-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/21/2020 17:22:16"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	Pc_Ld : OUT std_logic;
	PC_Ld_En : OUT std_logic;
	reset : IN std_logic;
	clock : IN std_logic;
	instruction : OUT std_logic_vector(31 DOWNTO 0);
	IR_Ld : OUT std_logic;
	Pc_Inc : OUT std_logic;
	Stat_Wr : OUT std_logic;
	Reg_Wr : OUT std_logic;
	ALU_2_DBus : OUT std_logic;
	DM_Wr : OUT std_logic;
	DM_Rd : OUT std_logic;
	DM_2_DBus : OUT std_logic;
	IO_IN : IN std_logic_vector(31 DOWNTO 0);
	IO_2_Reg : OUT std_logic;
	Reg_2_IO : OUT std_logic;
	DBus : OUT std_logic_vector(31 DOWNTO 0);
	IM_address : OUT std_logic_vector(31 DOWNTO 0);
	IM_instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	IO_OUT : OUT std_logic_vector(31 DOWNTO 0);
	RSource1 : OUT std_logic_vector(31 DOWNTO 0);
	RSource2 : OUT std_logic_vector(31 DOWNTO 0);
	stat_CVNZ : OUT std_logic_vector(3 DOWNTO 0)
	);
END CPU;

-- Design Ports Information
-- Pc_Ld	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_Ld_En	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[31]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[30]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[29]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[28]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[27]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[26]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[25]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[24]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[23]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[22]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[21]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[20]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[19]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[18]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[17]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[16]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[15]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[14]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[13]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[12]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[11]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[10]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[9]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[8]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[7]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[6]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[5]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[4]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_Ld	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Pc_Inc	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stat_Wr	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_Wr	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_2_DBus	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DM_Wr	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DM_Rd	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DM_2_DBus	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_2_Reg	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_2_IO	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[31]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[30]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[28]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[27]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[26]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[25]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[24]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[23]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[22]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[21]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[20]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[19]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[18]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[17]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[16]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[15]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[14]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[13]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[12]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[11]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[10]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[9]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[8]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[7]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[6]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[5]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[4]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[3]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[2]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DBus[0]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[31]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[30]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[29]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[28]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[27]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[26]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[25]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[24]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[23]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[22]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[21]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[20]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[19]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[18]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[17]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[16]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[15]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[14]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[13]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[10]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[9]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[8]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[6]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[1]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_address[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[31]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[30]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[29]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[28]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[27]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[26]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[25]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[24]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[23]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[21]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[20]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[18]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[17]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[16]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[15]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[14]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[13]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[12]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[10]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[9]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[8]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[6]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[4]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[2]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IM_instruction_out[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[31]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[30]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[29]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[28]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[27]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[26]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[25]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[24]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[23]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[22]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[21]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[20]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[19]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[18]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[17]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[16]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[15]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[14]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[13]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[12]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[10]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[9]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[8]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[4]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_OUT[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[31]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[30]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[29]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[28]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[27]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[26]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[25]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[24]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[23]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[22]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[21]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[20]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[19]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[18]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[17]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[16]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[15]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[14]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[13]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[10]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[9]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[8]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[7]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[5]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[4]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[1]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[31]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[30]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[29]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[28]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[27]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[26]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[25]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[24]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[22]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[21]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[20]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[19]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[18]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[17]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[16]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[14]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[12]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[11]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[10]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[9]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[8]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[4]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[3]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSource2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stat_CVNZ[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stat_CVNZ[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stat_CVNZ[1]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stat_CVNZ[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[31]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[29]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[28]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[27]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[26]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[25]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[24]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[23]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[21]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[20]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[19]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[18]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[17]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[16]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[15]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[14]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[13]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[12]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[10]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[9]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[7]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[3]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[1]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IO_IN[0]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Pc_Ld : std_logic;
SIGNAL ww_PC_Ld_En : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IR_Ld : std_logic;
SIGNAL ww_Pc_Inc : std_logic;
SIGNAL ww_Stat_Wr : std_logic;
SIGNAL ww_Reg_Wr : std_logic;
SIGNAL ww_ALU_2_DBus : std_logic;
SIGNAL ww_DM_Wr : std_logic;
SIGNAL ww_DM_Rd : std_logic;
SIGNAL ww_DM_2_DBus : std_logic;
SIGNAL ww_IO_IN : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IO_2_Reg : std_logic;
SIGNAL ww_Reg_2_IO : std_logic;
SIGNAL ww_DBus : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IM_address : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IM_instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IO_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RSource1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RSource2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stat_CVNZ : std_logic_vector(3 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \IO_IN[31]~input_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \UC|current_state.EX~q\ : std_logic;
SIGNAL \UC|current_state.FETCH~0_combout\ : std_logic;
SIGNAL \UC|current_state.FETCH~q\ : std_logic;
SIGNAL \UC|IR_Ld~0_combout\ : std_logic;
SIGNAL \UC|IR_Ld~q\ : std_logic;
SIGNAL \inst13|Add0~125_sumout\ : std_logic;
SIGNAL \inst13|Add0~126\ : std_logic;
SIGNAL \inst13|Add0~122\ : std_logic;
SIGNAL \inst13|Add0~117_sumout\ : std_logic;
SIGNAL \inst13|Add0~118\ : std_logic;
SIGNAL \inst13|Add0~113_sumout\ : std_logic;
SIGNAL \inst13|Add0~114\ : std_logic;
SIGNAL \inst13|Add0~109_sumout\ : std_logic;
SIGNAL \inst13|Add0~110\ : std_logic;
SIGNAL \inst13|Add0~105_sumout\ : std_logic;
SIGNAL \inst13|Add0~106\ : std_logic;
SIGNAL \inst13|Add0~102\ : std_logic;
SIGNAL \inst13|Add0~98\ : std_logic;
SIGNAL \inst13|Add0~93_sumout\ : std_logic;
SIGNAL \inst13|Add0~94\ : std_logic;
SIGNAL \inst13|Add0~89_sumout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \IR|dataout[27]~feeder_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \IR|dataout[31]~feeder_combout\ : std_logic;
SIGNAL \IR|dataout[31]~DUPLICATE_q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \IR|dataout[30]~feeder_combout\ : std_logic;
SIGNAL \UC|PC_Ld_En~0_combout\ : std_logic;
SIGNAL \UC|PC_Ld_En~q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~1_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \IR|dataout[24]~DUPLICATE_q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \UC|Reg_Wr~0_combout\ : std_logic;
SIGNAL \UC|Reg_Wr~q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst4|dec_wr|Mux1~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux2~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~3_combout\ : std_logic;
SIGNAL \IR|dataout[25]~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|dec_wr|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux16~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux21~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux17~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~32_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~34_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux8~0_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[31]~feeder_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux14~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~28_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux9~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux25~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~31_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~44_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~45_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~26_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux13~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux15~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~46_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux6~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~15_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux11~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~18_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux23~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux19~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~38_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~39_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~13_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux7~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~40_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux24~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~19_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux28~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~25_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux29~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux30~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~41_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux27~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux26~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~43_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux12~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~7_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux5~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~9_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux10~0_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux18~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux22~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux20~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~35_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~47_combout\ : std_logic;
SIGNAL \inst4|dec_wr|Mux0~0_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|Mux31~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[31]~48_combout\ : std_logic;
SIGNAL \UC|DM_Rd~1_combout\ : std_logic;
SIGNAL \UC|DM_Rd~q\ : std_logic;
SIGNAL \UC|IO_2_Reg~0_combout\ : std_logic;
SIGNAL \UC|IO_2_Reg~q\ : std_logic;
SIGNAL \IO_IN[30]~input_o\ : std_logic;
SIGNAL \UC|DM_Wr~0_combout\ : std_logic;
SIGNAL \UC|DM_Wr~q\ : std_logic;
SIGNAL \IO_IN[22]~input_o\ : std_logic;
SIGNAL \IO_IN[0]~input_o\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~351_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[0]~22_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[0]~10_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[0]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~354_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[0]~10_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~355_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g1:20:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~353_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g1:9:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g1:19:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~352_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g1:16:regs|dataout[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[0]~357_combout\ : std_logic;
SIGNAL \IO_IN[1]~input_o\ : std_logic;
SIGNAL \IO_IN[2]~input_o\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g1:20:regs|dataout[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~339_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~337_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g1:22:regs|dataout[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~342_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[2]~8_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[2]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~340_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[2]~8_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g1:4:regs|dataout[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~341_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[2]~20_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~338_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[2]~343_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~13_combout\ : std_logic;
SIGNAL \IO_IN[3]~input_o\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~1_combout\ : std_logic;
SIGNAL \IO_IN[4]~input_o\ : std_logic;
SIGNAL \IO_IN[5]~input_o\ : std_logic;
SIGNAL \IO_IN[6]~input_o\ : std_logic;
SIGNAL \IO_IN[7]~input_o\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~26_combout\ : std_logic;
SIGNAL \IO_IN[8]~input_o\ : std_logic;
SIGNAL \IO_IN[9]~input_o\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~327_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~328_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~334_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~335_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~329_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~330_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g1:8:regs|dataout[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~331_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~332_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[3]~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~333_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[3]~336_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[4]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[4]~18_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~317_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~318_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~319_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~320_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~324_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~325_combout\ : std_logic;
SIGNAL \inst4|g1:28:regs|dataout[4]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~321_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[4]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~322_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~476_combout\ : std_logic;
SIGNAL \inst4|g1:2:regs|dataout[4]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~477_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~323_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[4]~326_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[5]~17_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~310_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~311_combout\ : std_logic;
SIGNAL \inst4|g1:16:regs|dataout[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~314_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~315_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~308_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~312_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~313_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~306_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~307_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[5]~316_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g1:9:regs|dataout[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:11:regs|dataout[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~297_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~298_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~299_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~295_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~296_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[6]~16_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~301_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g1:5:regs|dataout[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~302_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~303_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~304_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[6]~305_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~288_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~289_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~292_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~293_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~286_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~287_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[7]~15_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~285_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g1:1:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:2:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~290_combout\ : std_logic;
SIGNAL \inst4|g1:7:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~291_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[7]~294_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~277_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~278_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~275_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~276_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[8]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[8]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~281_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~282_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[8]~14_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~279_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g1:3:regs|dataout[8]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~280_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[8]~283_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[9]~13_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g1:13:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:9:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:11:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~264_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~265_combout\ : std_logic;
SIGNAL \inst4|g1:8:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~266_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~267_combout\ : std_logic;
SIGNAL \inst4|g1:16:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~270_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~271_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~263_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g1:2:regs|dataout[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~268_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~269_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[9]~272_combout\ : std_logic;
SIGNAL \IO_IN[10]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \IO_IN[11]~input_o\ : std_logic;
SIGNAL \inst4|g1:16:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~27_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~28_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~31_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~295_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~296_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~297_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~0_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[11]~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~19_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~25_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~24_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~292_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~22_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~293_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~20_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~294_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~7_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~12_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~286_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~287_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~288_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~15_combout\ : std_logic;
SIGNAL \inst4|g1:8:regs|dataout[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~18_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~289_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~290_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~291_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~3_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~6_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|Mux31~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~283_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~285_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[11]~298_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g1:11:regs|dataout[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~345_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~344_combout\ : std_logic;
SIGNAL \inst4|g1:28:regs|dataout[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g1:20:regs|dataout[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g1:24:regs|dataout[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~346_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[1]~9_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[1]~9_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[1]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~347_combout\ : std_logic;
SIGNAL \inst4|g1:4:regs|dataout[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~348_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[1]~21_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~349_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[1]~350_combout\ : std_logic;
SIGNAL \ALU|Add0~70\ : std_logic;
SIGNAL \ALU|Add0~74\ : std_logic;
SIGNAL \ALU|Add0~102\ : std_logic;
SIGNAL \ALU|Add0~98\ : std_logic;
SIGNAL \ALU|Add0~114\ : std_logic;
SIGNAL \ALU|Add0~118\ : std_logic;
SIGNAL \ALU|Add0~14\ : std_logic;
SIGNAL \ALU|Add0~18\ : std_logic;
SIGNAL \ALU|Add0~38\ : std_logic;
SIGNAL \ALU|Add0~42\ : std_logic;
SIGNAL \ALU|Add0~78\ : std_logic;
SIGNAL \ALU|Add0~61_sumout\ : std_logic;
SIGNAL \ALU|Add0~77_sumout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[10]~7_combout\ : std_logic;
SIGNAL \inst4|g1:16:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~350_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~351_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~352_combout\ : std_logic;
SIGNAL \inst4|g1:15:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~338_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~339_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~340_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~344_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~345_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:24:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~346_combout\ : std_logic;
SIGNAL \inst4|g1:19:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~341_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~342_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~343_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~347_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~348_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~349_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[10]~353_combout\ : std_logic;
SIGNAL \ALU|Add0~41_sumout\ : std_logic;
SIGNAL \ALU|Add0~37_sumout\ : std_logic;
SIGNAL \ALU|Add0~17_sumout\ : std_logic;
SIGNAL \ALU|Add0~13_sumout\ : std_logic;
SIGNAL \ALU|Add0~117_sumout\ : std_logic;
SIGNAL \ALU|Add0~113_sumout\ : std_logic;
SIGNAL \ALU|Add0~97_sumout\ : std_logic;
SIGNAL \ALU|Add0~101_sumout\ : std_logic;
SIGNAL \ALU|Add0~73_sumout\ : std_logic;
SIGNAL \ALU|Add0~69_sumout\ : std_logic;
SIGNAL \ALU|Add1~70\ : std_logic;
SIGNAL \ALU|Add1~74\ : std_logic;
SIGNAL \ALU|Add1~102\ : std_logic;
SIGNAL \ALU|Add1~98\ : std_logic;
SIGNAL \ALU|Add1~114\ : std_logic;
SIGNAL \ALU|Add1~118\ : std_logic;
SIGNAL \ALU|Add1~14\ : std_logic;
SIGNAL \ALU|Add1~18\ : std_logic;
SIGNAL \ALU|Add1~38\ : std_logic;
SIGNAL \ALU|Add1~42\ : std_logic;
SIGNAL \ALU|Add1~78\ : std_logic;
SIGNAL \ALU|Add1~61_sumout\ : std_logic;
SIGNAL \ALU|Mux21~0_combout\ : std_logic;
SIGNAL \tri1[11]~53_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[11]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~244_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~248_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~249_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~242_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~246_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~247_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[11]~250_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ALU|Add1~77_sumout\ : std_logic;
SIGNAL \ALU|Mux22~0_combout\ : std_logic;
SIGNAL \ALU|Mux22~1_combout\ : std_logic;
SIGNAL \tri1[10]~54_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[10]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~253_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~254_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~259_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~251_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~252_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~255_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~257_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[10]~261_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ALU|Add1~41_sumout\ : std_logic;
SIGNAL \ALU|Mux23~0_combout\ : std_logic;
SIGNAL \tri1[9]~55_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~210_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~199_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~202_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~203_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~204_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~211_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~213_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[9]~214_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ALU|Add1~37_sumout\ : std_logic;
SIGNAL \ALU|Mux24~0_combout\ : std_logic;
SIGNAL \tri1[8]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~197_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[8]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~184_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~185_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[8]~198_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ALU|Add1~17_sumout\ : std_logic;
SIGNAL \ALU|Mux25~0_combout\ : std_logic;
SIGNAL \tri1[7]~57_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[7]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[7]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~99_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~100_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[7]~114_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ALU|Add1~13_sumout\ : std_logic;
SIGNAL \ALU|Mux26~0_combout\ : std_logic;
SIGNAL \tri1[6]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~88_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[6]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~83_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[6]~98_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ALU|Add1~117_sumout\ : std_logic;
SIGNAL \ALU|Mux27~0_combout\ : std_logic;
SIGNAL \tri1[5]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~498_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~499_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~500_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~510_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~511_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~512_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[5]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~501_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~502_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~503_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~507_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~508_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~509_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~504_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~505_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~506_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[5]~513_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ALU|Add1~113_sumout\ : std_logic;
SIGNAL \ALU|Mux28~0_combout\ : std_logic;
SIGNAL \tri1[4]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~482_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~483_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~484_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~485_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~486_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~487_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~494_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~495_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~496_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~488_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~489_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~490_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[4]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~491_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~492_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~493_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[4]~497_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ALU|Add1~97_sumout\ : std_logic;
SIGNAL \ALU|Mux29~0_combout\ : std_logic;
SIGNAL \tri1[3]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~427_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[3]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[3]~437_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \ALU|Add1~101_sumout\ : std_logic;
SIGNAL \ALU|Mux30~0_combout\ : std_logic;
SIGNAL \tri1[2]~62_combout\ : std_logic;
SIGNAL \inst4|g1:19:regs|dataout[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~440_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~441_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~445_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~438_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~439_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[2]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~446_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~447_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersA|F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[2]~448_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ALU|Add1~73_sumout\ : std_logic;
SIGNAL \ALU|Mux31~0_combout\ : std_logic;
SIGNAL \tri1[1]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~335_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~336_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[1]~6_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~329_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~330_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~327_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~328_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~333_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~334_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersA|F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~331_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~332_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[1]~337_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \ALU|Add1~69_sumout\ : std_logic;
SIGNAL \ALU|Mux32~0_combout\ : std_logic;
SIGNAL \tri1[0]~64_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[0]~5_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~322_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~323_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~320_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~321_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~316_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~317_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~318_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~319_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~324_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersA|F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~325_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[0]~326_combout\ : std_logic;
SIGNAL \IO_IN[24]~input_o\ : std_logic;
SIGNAL \IO_IN[25]~input_o\ : std_logic;
SIGNAL \IO_IN[26]~input_o\ : std_logic;
SIGNAL \IO_IN[27]~input_o\ : std_logic;
SIGNAL \IO_IN[28]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \IO_IN[29]~input_o\ : std_logic;
SIGNAL \inst4|g1:22:regs|dataout[29]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~150_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~151_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[29]~165_combout\ : std_logic;
SIGNAL \IO_IN[21]~input_o\ : std_logic;
SIGNAL \IO_IN[12]~input_o\ : std_logic;
SIGNAL \IO_IN[14]~input_o\ : std_logic;
SIGNAL \IO_IN[16]~input_o\ : std_logic;
SIGNAL \IO_IN[18]~input_o\ : std_logic;
SIGNAL \IO_IN[19]~input_o\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~242_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~235_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~236_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~237_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[19]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[19]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[19]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[19]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~244_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~246_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~239_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~247_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~232_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~233_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~234_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[19]~248_combout\ : std_logic;
SIGNAL \ALU|Add0~62\ : std_logic;
SIGNAL \ALU|Add0~106\ : std_logic;
SIGNAL \ALU|Add0~110\ : std_logic;
SIGNAL \ALU|Add0~122\ : std_logic;
SIGNAL \ALU|Add0~126\ : std_logic;
SIGNAL \ALU|Add0~22\ : std_logic;
SIGNAL \ALU|Add0~26\ : std_logic;
SIGNAL \ALU|Add0~46\ : std_logic;
SIGNAL \ALU|Add0~49_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~215_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~216_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~217_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~228_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~229_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~218_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~219_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~224_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~225_combout\ : std_logic;
SIGNAL \inst4|g1:3:regs|dataout[18]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~222_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~223_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~230_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[18]~231_combout\ : std_logic;
SIGNAL \ALU|Add0~45_sumout\ : std_logic;
SIGNAL \ALU|Add0~25_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~134_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[17]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~140_combout\ : std_logic;
SIGNAL \inst4|g1:21:regs|dataout[17]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~135_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[17]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~127_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[16]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~129_combout\ : std_logic;
SIGNAL \inst4|g1:9:regs|dataout[16]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~119_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[16]~131_combout\ : std_logic;
SIGNAL \ALU|Add0~21_sumout\ : std_logic;
SIGNAL \ALU|Add0~125_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~531_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~532_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~533_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~540_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~541_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~542_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~537_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~538_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~539_combout\ : std_logic;
SIGNAL \inst4|g1:13:regs|dataout[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~534_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~535_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~536_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~543_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~544_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~545_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~546_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[15]~547_combout\ : std_logic;
SIGNAL \inst4|g1:31:regs|dataout[14]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~514_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~515_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~516_combout\ : std_logic;
SIGNAL \inst4|g1:21:regs|dataout[14]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~517_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~518_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~519_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~526_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~527_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~528_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~523_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~524_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~525_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~520_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~521_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[14]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~522_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~529_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[14]~530_combout\ : std_logic;
SIGNAL \ALU|Add0~121_sumout\ : std_logic;
SIGNAL \ALU|Add0~109_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~465_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~466_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~467_combout\ : std_logic;
SIGNAL \inst4|g1:8:regs|dataout[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~471_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~472_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~473_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~474_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~475_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~476_combout\ : std_logic;
SIGNAL \inst4|g1:19:regs|dataout[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:9:regs|dataout[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~468_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~469_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~470_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~477_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~478_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~479_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~480_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[13]~481_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|F[12]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~451_combout\ : std_logic;
SIGNAL \inst4|g1:7:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:2:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~458_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~459_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~460_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:8:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~457_combout\ : std_logic;
SIGNAL \inst4|g1:9:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~454_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~461_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~462_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~463_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[12]~464_combout\ : std_logic;
SIGNAL \ALU|Add0~105_sumout\ : std_logic;
SIGNAL \ALU|Add1~62\ : std_logic;
SIGNAL \ALU|Add1~106\ : std_logic;
SIGNAL \ALU|Add1~110\ : std_logic;
SIGNAL \ALU|Add1~122\ : std_logic;
SIGNAL \ALU|Add1~126\ : std_logic;
SIGNAL \ALU|Add1~22\ : std_logic;
SIGNAL \ALU|Add1~26\ : std_logic;
SIGNAL \ALU|Add1~46\ : std_logic;
SIGNAL \ALU|Add1~49_sumout\ : std_logic;
SIGNAL \ALU|Mux13~0_combout\ : std_logic;
SIGNAL \tri1[19]~45_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[19]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~184_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~185_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~177_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[19]~192_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ALU|Add1~45_sumout\ : std_logic;
SIGNAL \ALU|Mux14~0_combout\ : std_logic;
SIGNAL \tri1[18]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~471_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~470_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~469_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~468_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~197_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[18]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~474_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~475_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~467_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~466_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~472_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~473_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[18]~198_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \IO_IN[17]~input_o\ : std_logic;
SIGNAL \ALU|Add1~25_sumout\ : std_logic;
SIGNAL \ALU|Mux15~0_combout\ : std_logic;
SIGNAL \tri1[17]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~203_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[17]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~199_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~202_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[17]~204_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ALU|Add1~21_sumout\ : std_logic;
SIGNAL \ALU|Mux16~0_combout\ : std_logic;
SIGNAL \tri1[16]~48_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[16]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~437_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~440_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~438_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[16]~210_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \IO_IN[15]~input_o\ : std_logic;
SIGNAL \ALU|Add1~125_sumout\ : std_logic;
SIGNAL \ALU|Mux17~0_combout\ : std_logic;
SIGNAL \tri1[15]~49_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[15]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~454_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~211_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~446_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~214_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~213_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~215_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[15]~216_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ALU|Add1~121_sumout\ : std_logic;
SIGNAL \ALU|Mux18~0_combout\ : std_logic;
SIGNAL \tri1[14]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~218_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[14]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~219_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~217_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[14]~222_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \IO_IN[13]~input_o\ : std_logic;
SIGNAL \ALU|Add1~109_sumout\ : std_logic;
SIGNAL \ALU|Mux19~0_combout\ : std_logic;
SIGNAL \tri1[13]~51_combout\ : std_logic;
SIGNAL \inst4|g1:21:regs|dataout[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~224_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[13]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~370_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~223_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~225_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[13]~228_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \ALU|Add1~105_sumout\ : std_logic;
SIGNAL \ALU|Mux20~0_combout\ : std_logic;
SIGNAL \tri1[12]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~233_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~234_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[12]~10_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~235_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~236_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~231_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~232_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~229_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~230_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~237_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[12]~239_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \IO_IN[20]~input_o\ : std_logic;
SIGNAL \ALU|Add0~50\ : std_logic;
SIGNAL \ALU|Add0~65_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~299_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~301_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~311_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~312_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~313_combout\ : std_logic;
SIGNAL \inst4|g1:11:regs|dataout[20]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~303_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~304_combout\ : std_logic;
SIGNAL \inst4|g1:8:regs|dataout[20]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~306_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~307_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~308_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~310_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~314_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[20]~315_combout\ : std_logic;
SIGNAL \ALU|Mux12~0_combout\ : std_logic;
SIGNAL \ALU|Add1~50\ : std_logic;
SIGNAL \ALU|Add1~65_sumout\ : std_logic;
SIGNAL \ALU|Mux12~1_combout\ : std_logic;
SIGNAL \tri1[20]~44_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~175_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[20]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~166_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~167_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[20]~176_combout\ : std_logic;
SIGNAL \ALU|Add0~66\ : std_logic;
SIGNAL \ALU|Add0~57_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~266_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~267_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~268_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~278_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~279_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~280_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~269_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~270_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~271_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~275_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~276_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~277_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~272_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~281_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[21]~282_combout\ : std_logic;
SIGNAL \ALU|Add1~66\ : std_logic;
SIGNAL \ALU|Add1~57_sumout\ : std_logic;
SIGNAL \ALU|Mux11~0_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \tri1[21]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~151_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~153_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[21]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~150_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[21]~160_combout\ : std_logic;
SIGNAL \ALU|Add0~58\ : std_logic;
SIGNAL \ALU|Add0~82\ : std_logic;
SIGNAL \ALU|Add0~90\ : std_logic;
SIGNAL \ALU|Add0~94\ : std_logic;
SIGNAL \ALU|Add0~86\ : std_logic;
SIGNAL \ALU|Add0~10\ : std_logic;
SIGNAL \ALU|Add0~6\ : std_logic;
SIGNAL \ALU|Add0~34\ : std_logic;
SIGNAL \ALU|Add0~29_sumout\ : std_logic;
SIGNAL \ALU|Add0~33_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~166_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~167_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~177_combout\ : std_logic;
SIGNAL \inst4|g1:25:regs|dataout[28]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[28]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~57_combout\ : std_logic;
SIGNAL \inst4|g1:17:regs|dataout[27]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~49_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[27]~65_combout\ : std_logic;
SIGNAL \ALU|Add0~5_sumout\ : std_logic;
SIGNAL \ALU|Add0~9_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~66_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[26]~82_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[25]~387_combout\ : std_logic;
SIGNAL \ALU|Add0~85_sumout\ : std_logic;
SIGNAL \ALU|Add0~93_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~413_combout\ : std_logic;
SIGNAL \inst4|g1:5:regs|dataout[24]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[24]~421_combout\ : std_logic;
SIGNAL \inst4|g1:18:regs|dataout[23]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~394_combout\ : std_logic;
SIGNAL \inst4|g1:28:regs|dataout[23]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[23]~404_combout\ : std_logic;
SIGNAL \ALU|Add0~89_sumout\ : std_logic;
SIGNAL \inst4|g1:11:regs|dataout[22]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~368_combout\ : std_logic;
SIGNAL \inst4|g1:5:regs|dataout[22]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~354_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[22]~370_combout\ : std_logic;
SIGNAL \ALU|Add0~81_sumout\ : std_logic;
SIGNAL \ALU|Add1~58\ : std_logic;
SIGNAL \ALU|Add1~82\ : std_logic;
SIGNAL \ALU|Add1~90\ : std_logic;
SIGNAL \ALU|Add1~94\ : std_logic;
SIGNAL \ALU|Add1~86\ : std_logic;
SIGNAL \ALU|Add1~10\ : std_logic;
SIGNAL \ALU|Add1~6\ : std_logic;
SIGNAL \ALU|Add1~34\ : std_logic;
SIGNAL \ALU|Add1~29_sumout\ : std_logic;
SIGNAL \ALU|Mux3~0_combout\ : std_logic;
SIGNAL \tri1[29]~35_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~459_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~458_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~461_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~460_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~465_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~464_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~463_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~462_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~66_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[29]~74_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ALU|Add1~33_sumout\ : std_logic;
SIGNAL \ALU|Mux4~0_combout\ : std_logic;
SIGNAL \tri1[28]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~82_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[28]~83_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ALU|Add1~5_sumout\ : std_logic;
SIGNAL \ALU|Mux5~0_combout\ : std_logic;
SIGNAL \tri1[27]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~387_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[27]~92_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ALU|Add1~9_sumout\ : std_logic;
SIGNAL \ALU|Mux6~0_combout\ : std_logic;
SIGNAL \tri1[26]~38_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~99_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~100_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[26]~101_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ALU|Add1~85_sumout\ : std_logic;
SIGNAL \ALU|Mux7~0_combout\ : std_logic;
SIGNAL \tri1[25]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~404_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[25]~110_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ALU|Add1~93_sumout\ : std_logic;
SIGNAL \ALU|Mux8~0_combout\ : std_logic;
SIGNAL \tri1[24]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[24]~119_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \IO_IN[23]~input_o\ : std_logic;
SIGNAL \ALU|Add1~89_sumout\ : std_logic;
SIGNAL \ALU|Mux9~0_combout\ : std_logic;
SIGNAL \tri1[23]~41_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~421_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~127_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[23]~128_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \ALU|Add1~81_sumout\ : std_logic;
SIGNAL \ALU|Mux10~0_combout\ : std_logic;
SIGNAL \tri1[22]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~140_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|F[22]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~129_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~135_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~134_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[22]~144_combout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~249_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~250_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~251_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~259_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~252_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~253_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~254_combout\ : std_logic;
SIGNAL \inst4|g1:23:regs|dataout[30]~feeder_combout\ : std_logic;
SIGNAL \inst4|g1:6:regs|dataout[30]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~261_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~263_combout\ : std_logic;
SIGNAL \inst4|g1:24:regs|dataout[30]~feeder_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~255_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~257_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~264_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[30]~265_combout\ : std_logic;
SIGNAL \ALU|Add0~30\ : std_logic;
SIGNAL \ALU|Add0~53_sumout\ : std_logic;
SIGNAL \ALU|Mux2~0_combout\ : std_logic;
SIGNAL \ALU|Add1~30\ : std_logic;
SIGNAL \ALU|Add1~53_sumout\ : std_logic;
SIGNAL \ALU|Mux2~1_combout\ : std_logic;
SIGNAL \tri1[30]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~49_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|F[30]~65_combout\ : std_logic;
SIGNAL \ALU|Add0~54\ : std_logic;
SIGNAL \ALU|Add0~1_sumout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~44_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~35_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~41_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~38_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~32_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|F[31]~48_combout\ : std_logic;
SIGNAL \ALU|Add1~54\ : std_logic;
SIGNAL \ALU|Add1~2\ : std_logic;
SIGNAL \ALU|Add1~129_sumout\ : std_logic;
SIGNAL \ALU|Mux0~0_combout\ : std_logic;
SIGNAL \ALU|Add1~1_sumout\ : std_logic;
SIGNAL \ALU|Mux1~0_combout\ : std_logic;
SIGNAL \ALU|V~0_combout\ : std_logic;
SIGNAL \ALU|Equal1~0_combout\ : std_logic;
SIGNAL \ALU|Equal1~2_combout\ : std_logic;
SIGNAL \ALU|Equal1~3_combout\ : std_logic;
SIGNAL \ALU|Equal1~4_combout\ : std_logic;
SIGNAL \ALU|Equal1~5_combout\ : std_logic;
SIGNAL \ALU|Equal1~6_combout\ : std_logic;
SIGNAL \ALU|Equal1~7_combout\ : std_logic;
SIGNAL \ALU|Equal1~1_combout\ : std_logic;
SIGNAL \ALU|Equal1~8_combout\ : std_logic;
SIGNAL \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst9~0_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \IR|dataout[8]~feeder_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst13|Add0~97_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT[7]~DUPLICATE_q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \IR|dataout[6]~feeder_combout\ : std_logic;
SIGNAL \inst13|Add0~101_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT[6]~DUPLICATE_q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \IR|dataout[5]~feeder_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \IR|dataout[4]~feeder_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \IR|dataout[3]~feeder_combout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \IR|dataout[2]~DUPLICATE_q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \IR|dataout[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|Add0~121_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT[1]~DUPLICATE_q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \IR|dataout[29]~feeder_combout\ : std_logic;
SIGNAL \UC|ALU_2_DBus~0_combout\ : std_logic;
SIGNAL \UC|ALU_2_DBus~q\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \tri1[31]~32_combout\ : std_logic;
SIGNAL \tri1[31]~33_combout\ : std_logic;
SIGNAL \UC|Reg_2_IO~0_combout\ : std_logic;
SIGNAL \UC|Reg_2_IO~q\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst13|Add0~90\ : std_logic;
SIGNAL \inst13|Add0~85_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|Add0~86\ : std_logic;
SIGNAL \inst13|Add0~81_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|Add0~82\ : std_logic;
SIGNAL \inst13|Add0~77_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|Add0~78\ : std_logic;
SIGNAL \inst13|Add0~73_sumout\ : std_logic;
SIGNAL \inst13|Add0~74\ : std_logic;
SIGNAL \inst13|Add0~69_sumout\ : std_logic;
SIGNAL \inst13|Add0~70\ : std_logic;
SIGNAL \inst13|Add0~65_sumout\ : std_logic;
SIGNAL \inst13|Add0~66\ : std_logic;
SIGNAL \inst13|Add0~61_sumout\ : std_logic;
SIGNAL \inst13|Add0~62\ : std_logic;
SIGNAL \inst13|Add0~57_sumout\ : std_logic;
SIGNAL \inst13|Add0~58\ : std_logic;
SIGNAL \inst13|Add0~53_sumout\ : std_logic;
SIGNAL \inst13|Add0~54\ : std_logic;
SIGNAL \inst13|Add0~49_sumout\ : std_logic;
SIGNAL \inst13|Add0~50\ : std_logic;
SIGNAL \inst13|Add0~45_sumout\ : std_logic;
SIGNAL \inst13|Add0~46\ : std_logic;
SIGNAL \inst13|Add0~41_sumout\ : std_logic;
SIGNAL \inst13|Add0~42\ : std_logic;
SIGNAL \inst13|Add0~37_sumout\ : std_logic;
SIGNAL \inst13|Add0~38\ : std_logic;
SIGNAL \inst13|Add0~33_sumout\ : std_logic;
SIGNAL \inst13|Add0~34\ : std_logic;
SIGNAL \inst13|Add0~29_sumout\ : std_logic;
SIGNAL \inst13|Add0~30\ : std_logic;
SIGNAL \inst13|Add0~25_sumout\ : std_logic;
SIGNAL \inst13|Add0~26\ : std_logic;
SIGNAL \inst13|Add0~21_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~5_combout\ : std_logic;
SIGNAL \inst13|Add0~22\ : std_logic;
SIGNAL \inst13|Add0~17_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~4_combout\ : std_logic;
SIGNAL \inst13|Add0~18\ : std_logic;
SIGNAL \inst13|Add0~13_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~3_combout\ : std_logic;
SIGNAL \inst13|Add0~14\ : std_logic;
SIGNAL \inst13|Add0~9_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~2_combout\ : std_logic;
SIGNAL \inst13|Add0~10\ : std_logic;
SIGNAL \inst13|Add0~5_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~1_combout\ : std_logic;
SIGNAL \inst13|Add0~6\ : std_logic;
SIGNAL \inst13|Add0~1_sumout\ : std_logic;
SIGNAL \inst13|DATA_OUT~0_combout\ : std_logic;
SIGNAL \inst13|DATA_OUT[23]~DUPLICATE_q\ : std_logic;
SIGNAL \inst4|g1:30:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst13|DATA_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:4:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IR|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Status|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:15:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:31:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:29:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:27:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:10:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:14:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:26:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:19:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:21:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:13:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:9:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:11:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:25:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:24:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:28:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:20:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:8:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:12:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:7:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:3:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:5:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:2:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:1:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:18:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:16:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:17:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:23:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:6:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:22:regs|dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:12:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:8:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:20:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:28:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:24:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:25:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~135_combout\ : std_logic;
SIGNAL \inst4|g1:11:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:9:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:13:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:21:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:19:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:26:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~134_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~132_combout\ : std_logic;
SIGNAL \inst4|g1:14:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:10:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:15:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:27:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:29:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:30:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:31:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALU|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~129_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~127_combout\ : std_logic;
SIGNAL \inst4|g1:22:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:6:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:23:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:17:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:16:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:18:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~124_combout\ : std_logic;
SIGNAL \inst4|g1:1:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:2:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:4:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:5:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:3:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g1:7:regs|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~119_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[16]~115_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~100_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[7]~99_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[7]~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~66_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~65_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[30]~49_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~48_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~44_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~31_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~28_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~26_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~41_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~25_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~38_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~15_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~35_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[31]~32_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst4|dec_rdB|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[0]~64_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[1]~63_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[2]~62_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[3]~61_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[4]~60_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[5]~59_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[6]~58_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[7]~57_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[8]~56_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[9]~55_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[10]~54_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[11]~53_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[12]~52_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[13]~51_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[14]~50_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[15]~49_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[16]~48_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[17]~47_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[18]~46_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[19]~45_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[20]~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[22]~42_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[23]~41_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[24]~40_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[27]~37_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[28]~36_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[29]~35_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[30]~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALT_INV_tri1[31]~32_combout\ : std_logic;
SIGNAL \UC|ALT_INV_current_state.FETCH~q\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~547_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~546_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~545_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~544_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~543_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~542_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~541_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~540_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~539_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~538_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~537_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~536_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~535_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~534_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~533_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~532_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[15]~531_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~530_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~529_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~528_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~527_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~526_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~525_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~524_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~523_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~522_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~521_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~520_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~519_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~518_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~517_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~516_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~515_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[14]~514_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~512_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~511_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~510_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~509_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~508_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~507_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[8]~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~177_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~167_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[28]~166_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~161_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~151_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~150_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[29]~149_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~145_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~140_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[17]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~223_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~222_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~219_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~218_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~217_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~216_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~215_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~213_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~211_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~210_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~205_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~204_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~203_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~202_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[9]~199_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~198_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~197_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~193_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~185_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~184_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[8]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[6]~83_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[6]~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~81_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~80_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~79_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~78_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~77_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~76_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~75_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~74_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~73_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~72_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~71_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~70_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~69_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~68_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~67_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[26]~66_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~65_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~64_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~63_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~62_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~61_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~60_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~59_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~58_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~57_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~56_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~55_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~54_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~53_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~52_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~51_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~50_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[27]~49_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~48_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~47_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~46_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~45_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~44_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~31_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~30_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~29_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~28_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~27_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~26_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~43_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~42_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~41_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~25_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~24_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~23_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~22_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~21_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~20_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~40_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~39_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~38_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~17_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~15_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~37_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~36_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~35_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~34_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~33_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[31]~32_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst4|dec_rdA|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_current_state.EX~q\ : std_logic;
SIGNAL \inst13|ALT_INV_DATA_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \UC|ALT_INV_IO_2_Reg~q\ : std_logic;
SIGNAL \UC|ALT_INV_DM_Rd~q\ : std_logic;
SIGNAL \UC|ALT_INV_Reg_Wr~q\ : std_logic;
SIGNAL \UC|ALT_INV_ALU_2_DBus~q\ : std_logic;
SIGNAL \UC|ALT_INV_IR_Ld~q\ : std_logic;
SIGNAL \IR|ALT_INV_dataout\ : std_logic_vector(31 DOWNTO 11);
SIGNAL \ALT_INV_inst9~0_combout\ : std_logic;
SIGNAL \mux4to1|$00001|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Status|ALT_INV_dataout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UC|ALT_INV_PC_Ld_En~q\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst13|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~129_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~371_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~370_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~356_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~354_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[0]~10_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[0]~10_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[0]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~353_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~352_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[0]~351_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[0]~2_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[0]~12_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[0]~22_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~350_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~349_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~348_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~347_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[1]~9_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[1]~9_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[1]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~346_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~345_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[1]~344_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[1]~11_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[1]~21_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~343_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~342_combout\ : std_logic;
SIGNAL \inst4|g2:22:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:6:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:23:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:17:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:16:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~341_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~340_combout\ : std_logic;
SIGNAL \inst4|g2:2:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:4:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[2]~8_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[2]~8_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[2]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~339_combout\ : std_logic;
SIGNAL \inst4|g2:12:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:8:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:20:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:28:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:24:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~338_combout\ : std_logic;
SIGNAL \inst4|g2:11:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:9:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:13:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:21:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:19:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[2]~337_combout\ : std_logic;
SIGNAL \inst4|g2:14:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:10:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:15:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:27:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:29:buffersB|ALT_INV_F[2]~0_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[2]~10_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[2]~20_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~336_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~335_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~334_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~333_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~332_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~331_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~330_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~329_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~328_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~327_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[3]~9_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[3]~19_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~326_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~325_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~324_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~323_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~322_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~321_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~320_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~319_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~318_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~317_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[4]~8_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[4]~18_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~316_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~315_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~314_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~313_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~312_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~311_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~310_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~308_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~307_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[5]~306_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[5]~7_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[5]~17_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~304_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~303_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~301_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~299_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~298_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~297_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~296_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[6]~295_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[6]~6_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[6]~16_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~294_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~293_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~292_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~291_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~290_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~289_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~288_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~287_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~286_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~285_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[7]~284_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[7]~5_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[7]~15_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~283_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~282_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~281_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~280_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~279_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~278_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~277_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~276_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~275_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[8]~273_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[8]~4_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[8]~14_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~272_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~271_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~270_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~269_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~268_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~267_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~266_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~265_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~264_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~263_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[9]~262_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[9]~3_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[9]~13_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~261_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~259_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~257_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~255_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~254_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~253_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~252_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[10]~251_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[10]~2_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[10]~12_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~250_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~249_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~248_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~247_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~246_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~244_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~242_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[11]~240_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[11]~1_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[11]~11_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~239_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~237_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~236_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~235_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~234_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~233_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~232_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~231_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~230_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[12]~229_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersB|ALT_INV_F[12]~0_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[12]~10_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~228_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~225_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~224_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[13]~223_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[13]~9_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~222_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~221_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~220_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~219_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~218_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[14]~217_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[14]~8_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~216_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~215_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~214_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~213_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~212_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~211_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[15]~7_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~210_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~209_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~208_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~207_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~206_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~205_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[16]~6_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~204_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~203_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~202_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~201_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~200_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~199_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[17]~5_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~198_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~197_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~196_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~195_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~194_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~193_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[18]~4_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~192_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~191_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~190_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~189_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~188_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~187_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~186_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~185_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~184_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~183_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~182_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~181_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~180_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~179_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~178_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[19]~177_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[19]~3_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~176_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~175_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~174_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~173_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~172_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~171_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~170_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~169_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~168_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~167_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~166_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~165_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~164_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~163_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~162_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[20]~161_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[20]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~160_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~159_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~158_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~157_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~156_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~155_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~154_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~153_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~152_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~151_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~150_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~149_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~148_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~147_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~146_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[21]~145_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[21]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~144_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~143_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~142_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~141_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~140_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~139_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~138_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~137_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~136_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~135_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~134_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~133_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~132_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~131_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~130_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[22]~129_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersB|ALT_INV_F[22]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~128_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~127_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~126_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~125_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~124_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~123_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~122_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~121_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~120_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~119_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~118_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~117_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~116_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~115_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~114_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~113_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~112_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~111_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~110_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~109_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~108_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~107_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~106_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~105_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~104_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~103_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~102_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~101_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~100_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~99_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~98_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~97_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~96_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~95_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~94_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~93_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~92_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~91_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~90_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~89_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~88_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~87_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~86_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~85_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~84_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~83_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~82_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~506_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~505_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~504_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~503_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~502_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~501_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~500_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~499_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[5]~498_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[5]~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~497_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~496_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~495_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~494_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~493_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~492_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~491_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~490_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~489_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~488_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~487_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~486_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~485_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~484_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~483_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[4]~482_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[4]~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~481_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~480_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~479_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~478_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~477_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~476_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~475_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~474_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~473_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~472_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~471_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~470_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~469_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~468_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~467_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~466_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[13]~465_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~464_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~463_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~462_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~461_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~460_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~459_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~458_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~454_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[12]~449_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[12]~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~446_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~444_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~442_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~440_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[2]~438_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersA|ALT_INV_F[2]~2_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[2]~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~437_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[3]~422_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[3]~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~421_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[24]~405_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~404_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[23]~388_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~387_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~385_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~384_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~383_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~382_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~381_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~380_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~379_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~378_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~377_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~376_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~375_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~374_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~373_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~372_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[25]~371_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~369_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~368_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~367_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~366_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~365_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~364_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~363_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~362_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~361_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~360_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~359_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~358_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~357_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~356_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~355_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[22]~354_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~353_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~352_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~351_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~350_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~349_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~348_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~347_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~346_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~345_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~344_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~343_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~342_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~341_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~340_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~339_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[10]~338_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[10]~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~337_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~336_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~335_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~334_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~333_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~332_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~331_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~330_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~329_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~328_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[1]~327_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersA|ALT_INV_F[1]~1_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[1]~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~326_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~325_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~324_combout\ : std_logic;
SIGNAL \inst4|g2:18:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~323_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~322_combout\ : std_logic;
SIGNAL \inst4|g2:5:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:3:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:7:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~321_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~320_combout\ : std_logic;
SIGNAL \inst4|g2:25:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~319_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~318_combout\ : std_logic;
SIGNAL \inst4|g2:26:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~317_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[0]~316_combout\ : std_logic;
SIGNAL \inst4|g2:30:buffersA|ALT_INV_F[0]~0_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[0]~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~315_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~314_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~313_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~312_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~311_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~310_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~309_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~308_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~307_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~306_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~305_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~304_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~302_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~301_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~300_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[20]~299_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~298_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~297_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~296_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~295_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~294_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~293_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~292_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~291_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~290_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~289_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~288_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~287_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~286_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~285_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~284_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[11]~283_combout\ : std_logic;
SIGNAL \inst4|g2:31:buffersA|ALT_INV_F[11]~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~282_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~281_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~280_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~279_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~278_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~277_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~276_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~275_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~274_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~273_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~272_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~271_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~270_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~268_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~267_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[21]~266_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~265_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~264_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~263_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~262_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~261_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~260_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~259_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~258_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~257_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~256_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~255_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~254_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~253_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~252_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~251_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~250_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[30]~249_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~248_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~247_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~246_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~245_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~244_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~243_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~242_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~241_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~240_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~239_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~238_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~237_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~236_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~235_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~234_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~233_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[19]~232_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~231_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~230_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~229_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~228_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~227_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~226_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~225_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersA|ALT_INV_F[18]~224_combout\ : std_logic;
SIGNAL \IR|ALT_INV_dataout[24]~DUPLICATE_q\ : std_logic;
SIGNAL \IR|ALT_INV_dataout[25]~DUPLICATE_q\ : std_logic;
SIGNAL \IR|ALT_INV_dataout[31]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|ALT_INV_DATA_OUT[10]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|ALT_INV_DATA_OUT[11]~DUPLICATE_q\ : std_logic;
SIGNAL \inst13|ALT_INV_DATA_OUT[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_IO_IN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_IO_IN[31]~input_o\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~477_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[4]~476_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~475_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~474_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~473_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~472_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~471_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~470_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~469_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~468_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~467_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[18]~466_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~465_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~464_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~463_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~462_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~461_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~460_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~459_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[29]~458_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~457_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[3]~456_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~455_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~454_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~453_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~452_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~451_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~450_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~449_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~448_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~447_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[15]~446_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~445_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~444_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~443_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~442_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~441_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~440_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~439_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~438_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~437_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[16]~436_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~435_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~434_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~433_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~432_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~431_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~430_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~429_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~428_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~427_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[17]~426_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~425_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~424_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~423_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~422_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~421_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~420_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~419_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[23]~418_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~417_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~416_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~415_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~414_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~413_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~412_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~411_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[24]~410_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~409_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~408_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~407_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~406_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~405_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~404_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~403_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[25]~402_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~401_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~400_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~399_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~398_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~397_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~396_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~395_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[26]~394_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~393_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~392_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~391_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~390_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~389_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~388_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~387_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[27]~386_combout\ : std_logic;
SIGNAL \inst4|g2:0:buffersB|ALT_INV_F[28]~385_combout\ : std_logic;

BEGIN

Pc_Ld <= ww_Pc_Ld;
PC_Ld_En <= ww_PC_Ld_En;
ww_reset <= reset;
ww_clock <= clock;
instruction <= ww_instruction;
IR_Ld <= ww_IR_Ld;
Pc_Inc <= ww_Pc_Inc;
Stat_Wr <= ww_Stat_Wr;
Reg_Wr <= ww_Reg_Wr;
ALU_2_DBus <= ww_ALU_2_DBus;
DM_Wr <= ww_DM_Wr;
DM_Rd <= ww_DM_Rd;
DM_2_DBus <= ww_DM_2_DBus;
ww_IO_IN <= IO_IN;
IO_2_Reg <= ww_IO_2_Reg;
Reg_2_IO <= ww_Reg_2_IO;
DBus <= ww_DBus;
IM_address <= ww_IM_address;
IM_instruction_out <= ww_IM_instruction_out;
IO_OUT <= ww_IO_OUT;
RSource1 <= ww_RSource1;
RSource2 <= ww_RSource2;
stat_CVNZ <= ww_stat_CVNZ;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT[7]~DUPLICATE_q\ & \inst13|DATA_OUT[6]~DUPLICATE_q\ & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & 
\inst13|DATA_OUT\(3) & \inst13|DATA_OUT\(2) & \inst13|DATA_OUT[1]~DUPLICATE_q\ & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a23\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a24\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(2);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a25\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(3);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a26\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(4);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a27\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(5);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a28\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(6);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a29\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(7);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a30\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(8);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a31\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(9);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT[7]~DUPLICATE_q\ & \inst13|DATA_OUT[6]~DUPLICATE_q\ & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & 
\inst13|DATA_OUT\(3) & \inst13|DATA_OUT\(2) & \inst13|DATA_OUT[1]~DUPLICATE_q\ & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a13\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a14\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a15\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a16\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a17\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a18\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a19\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a20\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a21\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT[7]~DUPLICATE_q\ & \inst13|DATA_OUT[6]~DUPLICATE_q\ & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & 
\inst13|DATA_OUT\(3) & \inst13|DATA_OUT\(2) & \inst13|DATA_OUT[1]~DUPLICATE_q\ & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a3\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a4\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a5\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a6\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a7\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a8\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a9\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a10\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a11\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(9);

\I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst13|DATA_OUT\(9) & \inst13|DATA_OUT\(8) & \inst13|DATA_OUT[7]~DUPLICATE_q\ & \inst13|DATA_OUT[6]~DUPLICATE_q\ & \inst13|DATA_OUT\(5) & \inst13|DATA_OUT\(4) & 
\inst13|DATA_OUT\(3) & \inst13|DATA_OUT\(2) & \inst13|DATA_OUT[1]~DUPLICATE_q\ & \inst13|DATA_OUT\(0));

\I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\I-Memory|ram_rtl_0|auto_generated|ram_block1a1\ <= \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\inst4|g2:0:buffersB|F[31]~48_combout\ & \inst4|g2:0:buffersB|F[30]~65_combout\ & \inst4|g2:0:buffersB|F[29]~74_combout\ & \inst4|g2:0:buffersB|F[28]~83_combout\ & 
\inst4|g2:0:buffersB|F[27]~92_combout\ & \inst4|g2:0:buffersB|F[26]~101_combout\ & \inst4|g2:0:buffersB|F[25]~110_combout\ & \inst4|g2:0:buffersB|F[24]~119_combout\ & \inst4|g2:0:buffersB|F[23]~128_combout\ & \inst4|g2:0:buffersB|F[22]~144_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~214_combout\ & \inst4|g2:0:buffersA|F[8]~198_combout\ & \inst4|g2:0:buffersA|F[7]~114_combout\ & \inst4|g2:0:buffersA|F[6]~98_combout\ & 
\inst4|g2:0:buffersA|F[5]~513_combout\ & \inst4|g2:0:buffersA|F[4]~497_combout\ & \inst4|g2:0:buffersA|F[3]~437_combout\ & \inst4|g2:0:buffersA|F[2]~448_combout\ & \inst4|g2:0:buffersA|F[1]~337_combout\ & \inst4|g2:0:buffersA|F[0]~326_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a23\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a24\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(2);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(3);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(4);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(5);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a28\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(6);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a29\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(7);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(8);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(9);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\inst4|g2:0:buffersB|F[21]~160_combout\ & \inst4|g2:0:buffersB|F[20]~176_combout\ & \inst4|g2:0:buffersB|F[19]~192_combout\ & \inst4|g2:0:buffersB|F[18]~198_combout\ & 
\inst4|g2:0:buffersB|F[17]~204_combout\ & \inst4|g2:0:buffersB|F[16]~210_combout\ & \inst4|g2:0:buffersB|F[15]~216_combout\ & \inst4|g2:0:buffersB|F[14]~222_combout\ & \inst4|g2:0:buffersB|F[13]~228_combout\ & \inst4|g2:0:buffersB|F[12]~239_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~214_combout\ & \inst4|g2:0:buffersA|F[8]~198_combout\ & \inst4|g2:0:buffersA|F[7]~114_combout\ & \inst4|g2:0:buffersA|F[6]~98_combout\ & 
\inst4|g2:0:buffersA|F[5]~513_combout\ & \inst4|g2:0:buffersA|F[4]~497_combout\ & \inst4|g2:0:buffersA|F[3]~437_combout\ & \inst4|g2:0:buffersA|F[2]~448_combout\ & \inst4|g2:0:buffersA|F[1]~337_combout\ & \inst4|g2:0:buffersA|F[0]~326_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a13\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a15\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a16\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a17\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst4|g2:0:buffersB|F[11]~250_combout\ & \inst4|g2:0:buffersB|F[10]~261_combout\ & \inst4|g2:0:buffersB|F[9]~272_combout\ & \inst4|g2:0:buffersB|F[8]~283_combout\ & 
\inst4|g2:0:buffersB|F[7]~294_combout\ & \inst4|g2:0:buffersB|F[6]~305_combout\ & \inst4|g2:0:buffersB|F[5]~316_combout\ & \inst4|g2:0:buffersB|F[4]~326_combout\ & \inst4|g2:0:buffersB|F[3]~336_combout\ & \inst4|g2:0:buffersB|F[2]~343_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~214_combout\ & \inst4|g2:0:buffersA|F[8]~198_combout\ & \inst4|g2:0:buffersA|F[7]~114_combout\ & \inst4|g2:0:buffersA|F[6]~98_combout\ & 
\inst4|g2:0:buffersA|F[5]~513_combout\ & \inst4|g2:0:buffersA|F[4]~497_combout\ & \inst4|g2:0:buffersA|F[3]~437_combout\ & \inst4|g2:0:buffersA|F[2]~448_combout\ & \inst4|g2:0:buffersA|F[1]~337_combout\ & \inst4|g2:0:buffersA|F[0]~326_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a3\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a4\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a10\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a11\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(9);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst4|g2:0:buffersB|F[1]~350_combout\ & \inst4|g2:0:buffersB|F[0]~357_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst4|g2:0:buffersA|F[9]~214_combout\ & \inst4|g2:0:buffersA|F[8]~198_combout\ & \inst4|g2:0:buffersA|F[7]~114_combout\ & \inst4|g2:0:buffersA|F[6]~98_combout\ & 
\inst4|g2:0:buffersA|F[5]~513_combout\ & \inst4|g2:0:buffersA|F[4]~497_combout\ & \inst4|g2:0:buffersA|F[3]~437_combout\ & \inst4|g2:0:buffersA|F[2]~448_combout\ & \inst4|g2:0:buffersA|F[1]~337_combout\ & \inst4|g2:0:buffersA|F[0]~326_combout\);

\D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ <= \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst4|g1:12:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:12:regs|dataout\(17);
\inst4|g1:8:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:8:regs|dataout\(17);
\inst4|g1:20:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:20:regs|dataout\(17);
\inst4|g1:28:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:28:regs|dataout\(17);
\inst4|g1:24:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:24:regs|dataout\(17);
\inst4|g1:25:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:25:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~137_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~137_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~136_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~136_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~135_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~135_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:11:regs|dataout\(17);
\inst4|g1:9:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:9:regs|dataout\(17);
\inst4|g1:13:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:13:regs|dataout\(17);
\inst4|g1:21:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:21:regs|dataout\(17);
\inst4|g1:19:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:19:regs|dataout\(17);
\inst4|g1:26:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:26:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~134_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~134_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~133_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~133_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~132_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~132_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:14:regs|dataout\(17);
\inst4|g1:10:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:10:regs|dataout\(17);
\inst4|g1:15:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:15:regs|dataout\(17);
\inst4|g1:27:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:27:regs|dataout\(17);
\inst4|g1:29:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:29:regs|dataout\(17);
\inst4|g1:30:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:30:regs|dataout\(17);
\inst4|g1:31:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:31:regs|dataout\(17);
\ALU|ALT_INV_Mux16~0_combout\ <= NOT \ALU|Mux16~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~131_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~131_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~130_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~130_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~129_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~129_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~128_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~128_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~127_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~127_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:22:regs|dataout\(16);
\inst4|g1:6:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:6:regs|dataout\(16);
\inst4|g1:23:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:23:regs|dataout\(16);
\inst4|g1:17:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:17:regs|dataout\(16);
\inst4|g1:16:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:16:regs|dataout\(16);
\inst4|g1:18:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:18:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~126_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~126_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~125_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~125_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~124_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~124_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:1:regs|dataout\(16);
\inst4|g1:2:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:2:regs|dataout\(16);
\inst4|g1:4:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:4:regs|dataout\(16);
\inst4|g1:5:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:5:regs|dataout\(16);
\inst4|g1:3:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:3:regs|dataout\(16);
\inst4|g1:7:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:7:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~123_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~123_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~122_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~122_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~121_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~121_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:12:regs|dataout\(16);
\inst4|g1:8:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:8:regs|dataout\(16);
\inst4|g1:20:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:20:regs|dataout\(16);
\inst4|g1:28:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:28:regs|dataout\(16);
\inst4|g1:24:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:24:regs|dataout\(16);
\inst4|g1:25:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:25:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~120_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~120_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~119_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~119_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~118_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~118_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:11:regs|dataout\(16);
\inst4|g1:9:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:9:regs|dataout\(16);
\inst4|g1:13:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:13:regs|dataout\(16);
\inst4|g1:21:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:21:regs|dataout\(16);
\inst4|g1:19:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:19:regs|dataout\(16);
\inst4|g1:26:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:26:regs|dataout\(16);
\inst4|g2:0:buffersA|ALT_INV_F[16]~117_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~117_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~116_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~116_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[16]~115_combout\ <= NOT \inst4|g2:0:buffersA|F[16]~115_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:14:regs|dataout\(16);
\inst4|g1:10:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:10:regs|dataout\(16);
\inst4|g1:15:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:15:regs|dataout\(16);
\inst4|g1:27:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:27:regs|dataout\(16);
\inst4|g1:29:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:29:regs|dataout\(16);
\inst4|g1:30:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:30:regs|dataout\(16);
\inst4|g1:31:regs|ALT_INV_dataout\(16) <= NOT \inst4|g1:31:regs|dataout\(16);
\ALU|ALT_INV_Mux25~0_combout\ <= NOT \ALU|Mux25~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~114_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~113_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~113_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~112_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~112_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~111_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~111_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:22:regs|dataout\(7);
\inst4|g1:6:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:6:regs|dataout\(7);
\inst4|g1:23:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:23:regs|dataout\(7);
\inst4|g1:17:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:17:regs|dataout\(7);
\inst4|g1:16:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:16:regs|dataout\(7);
\inst4|g1:18:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:18:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~110_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~110_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~109_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~109_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~108_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~108_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:1:regs|dataout\(7);
\inst4|g1:2:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:2:regs|dataout\(7);
\inst4|g1:4:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:4:regs|dataout\(7);
\inst4|g1:5:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:5:regs|dataout\(7);
\inst4|g1:3:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:3:regs|dataout\(7);
\inst4|g1:7:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:7:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~107_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~107_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~106_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~106_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~105_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~105_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:12:regs|dataout\(7);
\inst4|g1:8:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:8:regs|dataout\(7);
\inst4|g1:20:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:20:regs|dataout\(7);
\inst4|g1:28:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:28:regs|dataout\(7);
\inst4|g1:24:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:24:regs|dataout\(7);
\inst4|g1:25:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:25:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~104_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~104_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~103_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~103_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~102_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~102_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:11:regs|dataout\(7);
\inst4|g1:9:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:9:regs|dataout\(7);
\inst4|g1:13:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:13:regs|dataout\(7);
\inst4|g1:21:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:21:regs|dataout\(7);
\inst4|g1:19:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:19:regs|dataout\(7);
\inst4|g1:26:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:26:regs|dataout\(7);
\inst4|g2:0:buffersA|ALT_INV_F[7]~101_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~101_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~100_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~100_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[7]~99_combout\ <= NOT \inst4|g2:0:buffersA|F[7]~99_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:14:regs|dataout\(7);
\inst4|g1:10:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:10:regs|dataout\(7);
\inst4|g1:15:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:15:regs|dataout\(7);
\inst4|g1:27:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:27:regs|dataout\(7);
\inst4|g1:29:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:29:regs|dataout\(7);
\inst4|g1:30:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:30:regs|dataout\(7);
\inst4|g2:31:buffersA|ALT_INV_F[7]~1_combout\ <= NOT \inst4|g2:31:buffersA|F[7]~1_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(7) <= NOT \inst4|g1:31:regs|dataout\(7);
\ALU|ALT_INV_Mux26~0_combout\ <= NOT \ALU|Mux26~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~98_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~98_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~97_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~97_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~96_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~96_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~81_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~81_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~80_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~80_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~79_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~79_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~78_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~78_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~77_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~77_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~76_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~76_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~75_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~75_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~74_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~74_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~73_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~73_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~72_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~72_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~71_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~71_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~70_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~70_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~69_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~69_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~68_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~68_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~67_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~67_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~66_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~66_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~65_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~65_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~64_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~64_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~63_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~63_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~62_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~62_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~61_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~61_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~60_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~60_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~59_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~59_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~58_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~58_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~57_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~57_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~56_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~56_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~55_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~55_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~54_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~54_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~53_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~53_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~52_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~52_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~51_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~51_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~50_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~50_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[30]~49_combout\ <= NOT \inst4|g2:0:buffersB|F[30]~49_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~48_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~48_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~47_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~47_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~46_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~46_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~45_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~45_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~44_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~44_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~31_combout\ <= NOT \inst4|dec_rdB|Mux31~31_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~30_combout\ <= NOT \inst4|dec_rdB|Mux31~30_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~29_combout\ <= NOT \inst4|dec_rdB|Mux31~29_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~28_combout\ <= NOT \inst4|dec_rdB|Mux31~28_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~27_combout\ <= NOT \inst4|dec_rdB|Mux31~27_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~26_combout\ <= NOT \inst4|dec_rdB|Mux31~26_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~43_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~43_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~42_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~42_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~41_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~41_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~25_combout\ <= NOT \inst4|dec_rdB|Mux31~25_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~24_combout\ <= NOT \inst4|dec_rdB|Mux31~24_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~23_combout\ <= NOT \inst4|dec_rdB|Mux31~23_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~22_combout\ <= NOT \inst4|dec_rdB|Mux31~22_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~21_combout\ <= NOT \inst4|dec_rdB|Mux31~21_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~20_combout\ <= NOT \inst4|dec_rdB|Mux31~20_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~19_combout\ <= NOT \inst4|dec_rdB|Mux31~19_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~40_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~40_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~39_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~39_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~38_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~38_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~18_combout\ <= NOT \inst4|dec_rdB|Mux31~18_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~17_combout\ <= NOT \inst4|dec_rdB|Mux31~17_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~16_combout\ <= NOT \inst4|dec_rdB|Mux31~16_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~15_combout\ <= NOT \inst4|dec_rdB|Mux31~15_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~14_combout\ <= NOT \inst4|dec_rdB|Mux31~14_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~13_combout\ <= NOT \inst4|dec_rdB|Mux31~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~37_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~37_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~36_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~36_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~35_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~35_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~12_combout\ <= NOT \inst4|dec_rdB|Mux31~12_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~11_combout\ <= NOT \inst4|dec_rdB|Mux31~11_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~10_combout\ <= NOT \inst4|dec_rdB|Mux31~10_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~9_combout\ <= NOT \inst4|dec_rdB|Mux31~9_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~8_combout\ <= NOT \inst4|dec_rdB|Mux31~8_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~7_combout\ <= NOT \inst4|dec_rdB|Mux31~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~34_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~34_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~33_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~33_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[31]~32_combout\ <= NOT \inst4|g2:0:buffersB|F[31]~32_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~6_combout\ <= NOT \inst4|dec_rdB|Mux31~6_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~5_combout\ <= NOT \inst4|dec_rdB|Mux31~5_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~4_combout\ <= NOT \inst4|dec_rdB|Mux31~4_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~3_combout\ <= NOT \inst4|dec_rdB|Mux31~3_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~2_combout\ <= NOT \inst4|dec_rdB|Mux31~2_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~1_combout\ <= NOT \inst4|dec_rdB|Mux31~1_combout\;
\inst4|dec_rdB|ALT_INV_Mux31~0_combout\ <= NOT \inst4|dec_rdB|Mux31~0_combout\;
\ALT_INV_tri1[0]~64_combout\ <= NOT \tri1[0]~64_combout\;
\ALT_INV_tri1[1]~63_combout\ <= NOT \tri1[1]~63_combout\;
\ALT_INV_tri1[2]~62_combout\ <= NOT \tri1[2]~62_combout\;
\ALT_INV_tri1[3]~61_combout\ <= NOT \tri1[3]~61_combout\;
\ALT_INV_tri1[4]~60_combout\ <= NOT \tri1[4]~60_combout\;
\ALT_INV_tri1[5]~59_combout\ <= NOT \tri1[5]~59_combout\;
\ALT_INV_tri1[6]~58_combout\ <= NOT \tri1[6]~58_combout\;
\ALT_INV_tri1[7]~57_combout\ <= NOT \tri1[7]~57_combout\;
\ALT_INV_tri1[8]~56_combout\ <= NOT \tri1[8]~56_combout\;
\ALT_INV_tri1[9]~55_combout\ <= NOT \tri1[9]~55_combout\;
\ALT_INV_tri1[10]~54_combout\ <= NOT \tri1[10]~54_combout\;
\ALU|ALT_INV_Mux22~1_combout\ <= NOT \ALU|Mux22~1_combout\;
\ALT_INV_tri1[11]~53_combout\ <= NOT \tri1[11]~53_combout\;
\ALT_INV_tri1[12]~52_combout\ <= NOT \tri1[12]~52_combout\;
\ALT_INV_tri1[13]~51_combout\ <= NOT \tri1[13]~51_combout\;
\ALT_INV_tri1[14]~50_combout\ <= NOT \tri1[14]~50_combout\;
\ALT_INV_tri1[15]~49_combout\ <= NOT \tri1[15]~49_combout\;
\ALT_INV_tri1[16]~48_combout\ <= NOT \tri1[16]~48_combout\;
\ALT_INV_tri1[17]~47_combout\ <= NOT \tri1[17]~47_combout\;
\ALT_INV_tri1[18]~46_combout\ <= NOT \tri1[18]~46_combout\;
\ALT_INV_tri1[19]~45_combout\ <= NOT \tri1[19]~45_combout\;
\ALT_INV_tri1[20]~44_combout\ <= NOT \tri1[20]~44_combout\;
\ALU|ALT_INV_Mux12~1_combout\ <= NOT \ALU|Mux12~1_combout\;
\ALT_INV_tri1[22]~42_combout\ <= NOT \tri1[22]~42_combout\;
\ALT_INV_tri1[23]~41_combout\ <= NOT \tri1[23]~41_combout\;
\ALT_INV_tri1[24]~40_combout\ <= NOT \tri1[24]~40_combout\;
\ALT_INV_tri1[27]~37_combout\ <= NOT \tri1[27]~37_combout\;
\ALT_INV_tri1[28]~36_combout\ <= NOT \tri1[28]~36_combout\;
\ALT_INV_tri1[29]~35_combout\ <= NOT \tri1[29]~35_combout\;
\ALT_INV_tri1[30]~34_combout\ <= NOT \tri1[30]~34_combout\;
\ALU|ALT_INV_Mux2~1_combout\ <= NOT \ALU|Mux2~1_combout\;
\ALT_INV_tri1[31]~32_combout\ <= NOT \tri1[31]~32_combout\;
\UC|ALT_INV_current_state.FETCH~q\ <= NOT \UC|current_state.FETCH~q\;
\ALU|ALT_INV_Equal1~7_combout\ <= NOT \ALU|Equal1~7_combout\;
\ALU|ALT_INV_Equal1~6_combout\ <= NOT \ALU|Equal1~6_combout\;
\ALU|ALT_INV_Mux17~0_combout\ <= NOT \ALU|Mux17~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~547_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~547_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~546_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~546_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~545_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~545_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~544_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~544_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~543_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~543_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:22:regs|dataout\(15);
\inst4|g1:6:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:6:regs|dataout\(15);
\inst4|g1:23:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:23:regs|dataout\(15);
\inst4|g1:17:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:17:regs|dataout\(15);
\inst4|g1:16:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:16:regs|dataout\(15);
\inst4|g1:18:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:18:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~542_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~542_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~541_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~541_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~540_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~540_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:1:regs|dataout\(15);
\inst4|g1:2:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:2:regs|dataout\(15);
\inst4|g1:4:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:4:regs|dataout\(15);
\inst4|g1:5:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:5:regs|dataout\(15);
\inst4|g1:3:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:3:regs|dataout\(15);
\inst4|g1:7:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:7:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~539_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~539_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~538_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~538_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~537_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~537_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:12:regs|dataout\(15);
\inst4|g1:8:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:8:regs|dataout\(15);
\inst4|g1:20:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:20:regs|dataout\(15);
\inst4|g1:28:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:28:regs|dataout\(15);
\inst4|g1:24:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:24:regs|dataout\(15);
\inst4|g1:25:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:25:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~536_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~536_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~535_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~535_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~534_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~534_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:11:regs|dataout\(15);
\inst4|g1:9:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:9:regs|dataout\(15);
\inst4|g1:13:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:13:regs|dataout\(15);
\inst4|g1:21:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:21:regs|dataout\(15);
\inst4|g1:19:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:19:regs|dataout\(15);
\inst4|g1:26:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:26:regs|dataout\(15);
\inst4|g2:0:buffersA|ALT_INV_F[15]~533_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~533_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~532_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~532_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[15]~531_combout\ <= NOT \inst4|g2:0:buffersA|F[15]~531_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:14:regs|dataout\(15);
\inst4|g1:10:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:10:regs|dataout\(15);
\inst4|g1:15:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:15:regs|dataout\(15);
\inst4|g1:27:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:27:regs|dataout\(15);
\inst4|g1:29:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:29:regs|dataout\(15);
\inst4|g1:30:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:30:regs|dataout\(15);
\inst4|g1:31:regs|ALT_INV_dataout\(15) <= NOT \inst4|g1:31:regs|dataout\(15);
\ALU|ALT_INV_Mux18~0_combout\ <= NOT \ALU|Mux18~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~530_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~530_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~529_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~529_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~528_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~528_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~527_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~527_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~526_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~526_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:22:regs|dataout\(14);
\inst4|g1:6:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:6:regs|dataout\(14);
\inst4|g1:23:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:23:regs|dataout\(14);
\inst4|g1:17:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:17:regs|dataout\(14);
\inst4|g1:16:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:16:regs|dataout\(14);
\inst4|g1:18:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:18:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~525_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~525_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~524_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~524_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~523_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~523_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:1:regs|dataout\(14);
\inst4|g1:2:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:2:regs|dataout\(14);
\inst4|g1:4:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:4:regs|dataout\(14);
\inst4|g1:5:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:5:regs|dataout\(14);
\inst4|g1:3:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:3:regs|dataout\(14);
\inst4|g1:7:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:7:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~522_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~522_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~521_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~521_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~520_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~520_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:12:regs|dataout\(14);
\inst4|g1:8:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:8:regs|dataout\(14);
\inst4|g1:20:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:20:regs|dataout\(14);
\inst4|g1:28:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:28:regs|dataout\(14);
\inst4|g1:24:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:24:regs|dataout\(14);
\inst4|g1:25:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:25:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~519_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~519_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~518_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~518_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~517_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~517_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:11:regs|dataout\(14);
\inst4|g1:9:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:9:regs|dataout\(14);
\inst4|g1:13:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:13:regs|dataout\(14);
\inst4|g1:21:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:21:regs|dataout\(14);
\inst4|g1:19:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:19:regs|dataout\(14);
\inst4|g1:26:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:26:regs|dataout\(14);
\inst4|g2:0:buffersA|ALT_INV_F[14]~516_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~516_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~515_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~515_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[14]~514_combout\ <= NOT \inst4|g2:0:buffersA|F[14]~514_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:14:regs|dataout\(14);
\inst4|g1:10:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:10:regs|dataout\(14);
\inst4|g1:15:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:15:regs|dataout\(14);
\inst4|g1:27:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:27:regs|dataout\(14);
\inst4|g1:29:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:29:regs|dataout\(14);
\inst4|g1:30:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:30:regs|dataout\(14);
\inst4|g1:31:regs|ALT_INV_dataout\(14) <= NOT \inst4|g1:31:regs|dataout\(14);
\ALU|ALT_INV_Mux27~0_combout\ <= NOT \ALU|Mux27~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~513_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~512_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~512_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~511_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~511_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~510_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~510_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:22:regs|dataout\(5);
\inst4|g1:6:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:6:regs|dataout\(5);
\inst4|g1:23:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:23:regs|dataout\(5);
\inst4|g1:17:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:17:regs|dataout\(5);
\inst4|g1:16:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:16:regs|dataout\(5);
\inst4|g1:18:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:18:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~509_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~509_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~508_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~508_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~507_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~507_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:1:regs|dataout\(5);
\inst4|g1:2:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:2:regs|dataout\(5);
\inst4|g1:4:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:4:regs|dataout\(5);
\inst4|g1:5:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:5:regs|dataout\(5);
\inst4|g1:3:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:3:regs|dataout\(5);
\inst4|g1:7:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:7:regs|dataout\(5);
\inst4|g1:29:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:29:regs|dataout\(8);
\inst4|g1:30:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:30:regs|dataout\(8);
\inst4|g2:31:buffersA|ALT_INV_F[8]~2_combout\ <= NOT \inst4|g2:31:buffersA|F[8]~2_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:31:regs|dataout\(8);
\ALU|ALT_INV_Mux4~0_combout\ <= NOT \ALU|Mux4~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~182_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~181_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~181_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~180_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~180_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~179_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~179_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~178_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~178_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:22:regs|dataout\(28);
\inst4|g1:6:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:6:regs|dataout\(28);
\inst4|g1:23:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:23:regs|dataout\(28);
\inst4|g1:17:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:17:regs|dataout\(28);
\inst4|g1:16:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:16:regs|dataout\(28);
\inst4|g1:18:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:18:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~177_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~177_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~176_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~176_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~175_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~175_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:1:regs|dataout\(28);
\inst4|g1:2:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:2:regs|dataout\(28);
\inst4|g1:4:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:4:regs|dataout\(28);
\inst4|g1:5:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:5:regs|dataout\(28);
\inst4|g1:3:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:3:regs|dataout\(28);
\inst4|g1:7:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:7:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~174_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~174_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~173_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~173_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~172_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~172_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:12:regs|dataout\(28);
\inst4|g1:8:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:8:regs|dataout\(28);
\inst4|g1:20:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:20:regs|dataout\(28);
\inst4|g1:28:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:28:regs|dataout\(28);
\inst4|g1:24:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:24:regs|dataout\(28);
\inst4|g1:25:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:25:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~171_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~171_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~170_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~170_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~169_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~169_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:11:regs|dataout\(28);
\inst4|g1:9:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:9:regs|dataout\(28);
\inst4|g1:13:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:13:regs|dataout\(28);
\inst4|g1:21:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:21:regs|dataout\(28);
\inst4|g1:19:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:19:regs|dataout\(28);
\inst4|g1:26:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:26:regs|dataout\(28);
\inst4|g2:0:buffersA|ALT_INV_F[28]~168_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~168_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~167_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~167_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[28]~166_combout\ <= NOT \inst4|g2:0:buffersA|F[28]~166_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:14:regs|dataout\(28);
\inst4|g1:10:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:10:regs|dataout\(28);
\inst4|g1:15:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:15:regs|dataout\(28);
\inst4|g1:27:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:27:regs|dataout\(28);
\inst4|g1:29:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:29:regs|dataout\(28);
\inst4|g1:30:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:30:regs|dataout\(28);
\inst4|g1:31:regs|ALT_INV_dataout\(28) <= NOT \inst4|g1:31:regs|dataout\(28);
\ALU|ALT_INV_Mux3~0_combout\ <= NOT \ALU|Mux3~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~165_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~165_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~164_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~164_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~163_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~163_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~162_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~162_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~161_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~161_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:22:regs|dataout\(29);
\inst4|g1:6:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:6:regs|dataout\(29);
\inst4|g1:23:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:23:regs|dataout\(29);
\inst4|g1:17:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:17:regs|dataout\(29);
\inst4|g1:16:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:16:regs|dataout\(29);
\inst4|g1:18:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:18:regs|dataout\(29);
\inst4|g2:0:buffersA|ALT_INV_F[29]~160_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~160_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~159_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~159_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~158_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~158_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:1:regs|dataout\(29);
\inst4|g1:2:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:2:regs|dataout\(29);
\inst4|g1:4:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:4:regs|dataout\(29);
\inst4|g1:5:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:5:regs|dataout\(29);
\inst4|g1:3:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:3:regs|dataout\(29);
\inst4|g1:7:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:7:regs|dataout\(29);
\inst4|g2:0:buffersA|ALT_INV_F[29]~157_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~157_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~156_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~156_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~155_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~155_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:12:regs|dataout\(29);
\inst4|g1:8:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:8:regs|dataout\(29);
\inst4|g1:20:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:20:regs|dataout\(29);
\inst4|g1:28:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:28:regs|dataout\(29);
\inst4|g1:24:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:24:regs|dataout\(29);
\inst4|g1:25:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:25:regs|dataout\(29);
\inst4|g2:0:buffersA|ALT_INV_F[29]~154_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~154_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~153_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~153_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~152_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~152_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:11:regs|dataout\(29);
\inst4|g1:9:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:9:regs|dataout\(29);
\inst4|g1:13:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:13:regs|dataout\(29);
\inst4|g1:21:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:21:regs|dataout\(29);
\inst4|g1:19:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:19:regs|dataout\(29);
\inst4|g1:26:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:26:regs|dataout\(29);
\inst4|g2:0:buffersA|ALT_INV_F[29]~151_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~151_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~150_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~150_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[29]~149_combout\ <= NOT \inst4|g2:0:buffersA|F[29]~149_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:14:regs|dataout\(29);
\inst4|g1:10:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:10:regs|dataout\(29);
\inst4|g1:15:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:15:regs|dataout\(29);
\inst4|g1:27:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:27:regs|dataout\(29);
\inst4|g1:29:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:29:regs|dataout\(29);
\inst4|g1:30:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:30:regs|dataout\(29);
\inst4|g1:31:regs|ALT_INV_dataout\(29) <= NOT \inst4|g1:31:regs|dataout\(29);
\ALU|ALT_INV_Equal1~0_combout\ <= NOT \ALU|Equal1~0_combout\;
\ALU|ALT_INV_Mux15~0_combout\ <= NOT \ALU|Mux15~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~148_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~148_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~147_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~147_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~146_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~146_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~145_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~145_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~144_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~144_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:22:regs|dataout\(17);
\inst4|g1:6:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:6:regs|dataout\(17);
\inst4|g1:23:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:23:regs|dataout\(17);
\inst4|g1:17:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:17:regs|dataout\(17);
\inst4|g1:16:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:16:regs|dataout\(17);
\inst4|g1:18:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:18:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~143_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~143_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~142_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~142_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~141_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~141_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:1:regs|dataout\(17);
\inst4|g1:2:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:2:regs|dataout\(17);
\inst4|g1:4:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:4:regs|dataout\(17);
\inst4|g1:5:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:5:regs|dataout\(17);
\inst4|g1:3:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:3:regs|dataout\(17);
\inst4|g1:7:regs|ALT_INV_dataout\(17) <= NOT \inst4|g1:7:regs|dataout\(17);
\inst4|g2:0:buffersA|ALT_INV_F[17]~140_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~140_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~139_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~139_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[17]~138_combout\ <= NOT \inst4|g2:0:buffersA|F[17]~138_combout\;
\inst4|g1:2:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:2:regs|dataout\(18);
\inst4|g1:4:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:4:regs|dataout\(18);
\inst4|g1:5:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:5:regs|dataout\(18);
\inst4|g1:3:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:3:regs|dataout\(18);
\inst4|g1:7:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:7:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~223_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~223_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~222_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~222_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~221_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~221_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:12:regs|dataout\(18);
\inst4|g1:8:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:8:regs|dataout\(18);
\inst4|g1:20:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:20:regs|dataout\(18);
\inst4|g1:28:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:28:regs|dataout\(18);
\inst4|g1:24:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:24:regs|dataout\(18);
\inst4|g1:25:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:25:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~220_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~220_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~219_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~219_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~218_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~218_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:11:regs|dataout\(18);
\inst4|g1:9:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:9:regs|dataout\(18);
\inst4|g1:13:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:13:regs|dataout\(18);
\inst4|g1:21:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:21:regs|dataout\(18);
\inst4|g1:19:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:19:regs|dataout\(18);
\inst4|g1:26:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:26:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~217_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~217_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~216_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~216_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~215_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~215_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:14:regs|dataout\(18);
\inst4|g1:10:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:10:regs|dataout\(18);
\inst4|g1:15:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:15:regs|dataout\(18);
\inst4|g1:27:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:27:regs|dataout\(18);
\inst4|g1:29:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:29:regs|dataout\(18);
\inst4|g1:30:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:30:regs|dataout\(18);
\inst4|g1:31:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:31:regs|dataout\(18);
\ALU|ALT_INV_Mux23~0_combout\ <= NOT \ALU|Mux23~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~214_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~213_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~213_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~212_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~212_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~211_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~211_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:22:regs|dataout\(9);
\inst4|g1:6:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:6:regs|dataout\(9);
\inst4|g1:23:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:23:regs|dataout\(9);
\inst4|g1:17:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:17:regs|dataout\(9);
\inst4|g1:16:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:16:regs|dataout\(9);
\inst4|g1:18:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:18:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~210_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~210_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~209_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~209_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~208_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~208_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:1:regs|dataout\(9);
\inst4|g1:2:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:2:regs|dataout\(9);
\inst4|g1:4:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:4:regs|dataout\(9);
\inst4|g1:5:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:5:regs|dataout\(9);
\inst4|g1:3:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:3:regs|dataout\(9);
\inst4|g1:7:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:7:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~207_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~207_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~206_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~206_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~205_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~205_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:12:regs|dataout\(9);
\inst4|g1:8:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:8:regs|dataout\(9);
\inst4|g1:20:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:20:regs|dataout\(9);
\inst4|g1:28:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:28:regs|dataout\(9);
\inst4|g1:24:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:24:regs|dataout\(9);
\inst4|g1:25:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:25:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~204_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~204_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~203_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~203_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~202_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~202_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:11:regs|dataout\(9);
\inst4|g1:9:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:9:regs|dataout\(9);
\inst4|g1:13:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:13:regs|dataout\(9);
\inst4|g1:21:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:21:regs|dataout\(9);
\inst4|g1:19:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:19:regs|dataout\(9);
\inst4|g1:26:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:26:regs|dataout\(9);
\inst4|g2:0:buffersA|ALT_INV_F[9]~201_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~201_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~200_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~200_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[9]~199_combout\ <= NOT \inst4|g2:0:buffersA|F[9]~199_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:14:regs|dataout\(9);
\inst4|g1:10:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:10:regs|dataout\(9);
\inst4|g1:15:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:15:regs|dataout\(9);
\inst4|g1:27:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:27:regs|dataout\(9);
\inst4|g1:29:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:29:regs|dataout\(9);
\inst4|g1:30:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:30:regs|dataout\(9);
\inst4|g2:31:buffersA|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:31:buffersA|F[9]~3_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(9) <= NOT \inst4|g1:31:regs|dataout\(9);
\ALU|ALT_INV_Mux24~0_combout\ <= NOT \ALU|Mux24~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~198_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~198_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~197_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~197_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~196_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~196_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~195_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~195_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:22:regs|dataout\(8);
\inst4|g1:6:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:6:regs|dataout\(8);
\inst4|g1:23:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:23:regs|dataout\(8);
\inst4|g1:17:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:17:regs|dataout\(8);
\inst4|g1:16:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:16:regs|dataout\(8);
\inst4|g1:18:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:18:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~194_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~194_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~193_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~193_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~192_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~192_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:1:regs|dataout\(8);
\inst4|g1:2:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:2:regs|dataout\(8);
\inst4|g1:4:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:4:regs|dataout\(8);
\inst4|g1:5:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:5:regs|dataout\(8);
\inst4|g1:3:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:3:regs|dataout\(8);
\inst4|g1:7:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:7:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~191_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~191_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~190_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~190_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~189_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~189_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:12:regs|dataout\(8);
\inst4|g1:8:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:8:regs|dataout\(8);
\inst4|g1:20:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:20:regs|dataout\(8);
\inst4|g1:28:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:28:regs|dataout\(8);
\inst4|g1:24:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:24:regs|dataout\(8);
\inst4|g1:25:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:25:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~188_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~188_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~187_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~187_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~186_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~186_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:11:regs|dataout\(8);
\inst4|g1:9:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:9:regs|dataout\(8);
\inst4|g1:13:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:13:regs|dataout\(8);
\inst4|g1:21:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:21:regs|dataout\(8);
\inst4|g1:19:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:19:regs|dataout\(8);
\inst4|g1:26:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:26:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[8]~185_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~185_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~184_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~184_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[8]~183_combout\ <= NOT \inst4|g2:0:buffersA|F[8]~183_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:14:regs|dataout\(8);
\inst4|g1:10:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:10:regs|dataout\(8);
\inst4|g1:15:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:15:regs|dataout\(8);
\inst4|g1:27:regs|ALT_INV_dataout\(8) <= NOT \inst4|g1:27:regs|dataout\(8);
\inst4|g2:0:buffersA|ALT_INV_F[6]~95_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~95_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:22:regs|dataout\(6);
\inst4|g1:6:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:6:regs|dataout\(6);
\inst4|g1:23:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:23:regs|dataout\(6);
\inst4|g1:17:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:17:regs|dataout\(6);
\inst4|g1:16:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:16:regs|dataout\(6);
\inst4|g1:18:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:18:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~94_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~94_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~93_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~93_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~92_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~92_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:1:regs|dataout\(6);
\inst4|g1:2:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:2:regs|dataout\(6);
\inst4|g1:4:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:4:regs|dataout\(6);
\inst4|g1:5:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:5:regs|dataout\(6);
\inst4|g1:3:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:3:regs|dataout\(6);
\inst4|g1:7:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:7:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~91_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~91_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~90_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~90_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~89_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~89_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:12:regs|dataout\(6);
\inst4|g1:8:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:8:regs|dataout\(6);
\inst4|g1:20:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:20:regs|dataout\(6);
\inst4|g1:28:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:28:regs|dataout\(6);
\inst4|g1:24:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:24:regs|dataout\(6);
\inst4|g1:25:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:25:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~88_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~88_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~87_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~87_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~86_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~86_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:11:regs|dataout\(6);
\inst4|g1:9:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:9:regs|dataout\(6);
\inst4|g1:13:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:13:regs|dataout\(6);
\inst4|g1:21:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:21:regs|dataout\(6);
\inst4|g1:19:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:19:regs|dataout\(6);
\inst4|g1:26:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:26:regs|dataout\(6);
\inst4|g2:0:buffersA|ALT_INV_F[6]~85_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~85_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~84_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~84_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[6]~83_combout\ <= NOT \inst4|g2:0:buffersA|F[6]~83_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:14:regs|dataout\(6);
\inst4|g1:10:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:10:regs|dataout\(6);
\inst4|g1:15:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:15:regs|dataout\(6);
\inst4|g1:27:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:27:regs|dataout\(6);
\inst4|g1:29:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:29:regs|dataout\(6);
\inst4|g1:30:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:30:regs|dataout\(6);
\inst4|g2:31:buffersA|ALT_INV_F[6]~0_combout\ <= NOT \inst4|g2:31:buffersA|F[6]~0_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(6) <= NOT \inst4|g1:31:regs|dataout\(6);
\ALU|ALT_INV_Mux6~0_combout\ <= NOT \ALU|Mux6~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~82_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~81_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~81_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~80_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~80_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~79_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~79_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~78_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~78_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:22:regs|dataout\(26);
\inst4|g1:6:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:6:regs|dataout\(26);
\inst4|g1:23:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:23:regs|dataout\(26);
\inst4|g1:17:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:17:regs|dataout\(26);
\inst4|g1:16:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:16:regs|dataout\(26);
\inst4|g1:18:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:18:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~77_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~77_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~76_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~76_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~75_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~75_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:1:regs|dataout\(26);
\inst4|g1:2:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:2:regs|dataout\(26);
\inst4|g1:4:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:4:regs|dataout\(26);
\inst4|g1:5:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:5:regs|dataout\(26);
\inst4|g1:3:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:3:regs|dataout\(26);
\inst4|g1:7:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:7:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~74_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~74_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~73_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~73_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~72_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~72_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:12:regs|dataout\(26);
\inst4|g1:8:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:8:regs|dataout\(26);
\inst4|g1:20:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:20:regs|dataout\(26);
\inst4|g1:28:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:28:regs|dataout\(26);
\inst4|g1:24:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:24:regs|dataout\(26);
\inst4|g1:25:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:25:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~71_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~71_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~70_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~70_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~69_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~69_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:11:regs|dataout\(26);
\inst4|g1:9:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:9:regs|dataout\(26);
\inst4|g1:13:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:13:regs|dataout\(26);
\inst4|g1:21:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:21:regs|dataout\(26);
\inst4|g1:19:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:19:regs|dataout\(26);
\inst4|g1:26:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:26:regs|dataout\(26);
\inst4|g2:0:buffersA|ALT_INV_F[26]~68_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~68_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~67_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~67_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[26]~66_combout\ <= NOT \inst4|g2:0:buffersA|F[26]~66_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:14:regs|dataout\(26);
\inst4|g1:10:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:10:regs|dataout\(26);
\inst4|g1:15:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:15:regs|dataout\(26);
\inst4|g1:27:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:27:regs|dataout\(26);
\inst4|g1:29:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:29:regs|dataout\(26);
\inst4|g1:30:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:30:regs|dataout\(26);
\inst4|g1:31:regs|ALT_INV_dataout\(26) <= NOT \inst4|g1:31:regs|dataout\(26);
\ALU|ALT_INV_Mux5~0_combout\ <= NOT \ALU|Mux5~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~65_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~65_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~64_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~64_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~63_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~63_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~62_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~62_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~61_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~61_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:22:regs|dataout\(27);
\inst4|g1:6:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:6:regs|dataout\(27);
\inst4|g1:23:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:23:regs|dataout\(27);
\inst4|g1:17:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:17:regs|dataout\(27);
\inst4|g1:16:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:16:regs|dataout\(27);
\inst4|g1:18:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:18:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~60_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~60_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~59_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~59_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~58_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~58_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:1:regs|dataout\(27);
\inst4|g1:2:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:2:regs|dataout\(27);
\inst4|g1:4:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:4:regs|dataout\(27);
\inst4|g1:5:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:5:regs|dataout\(27);
\inst4|g1:3:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:3:regs|dataout\(27);
\inst4|g1:7:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:7:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~57_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~57_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~56_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~56_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~55_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~55_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:12:regs|dataout\(27);
\inst4|g1:8:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:8:regs|dataout\(27);
\inst4|g1:20:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:20:regs|dataout\(27);
\inst4|g1:28:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:28:regs|dataout\(27);
\inst4|g1:24:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:24:regs|dataout\(27);
\inst4|g1:25:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:25:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~54_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~54_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~53_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~53_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~52_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~52_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:11:regs|dataout\(27);
\inst4|g1:9:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:9:regs|dataout\(27);
\inst4|g1:13:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:13:regs|dataout\(27);
\inst4|g1:21:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:21:regs|dataout\(27);
\inst4|g1:19:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:19:regs|dataout\(27);
\inst4|g1:26:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:26:regs|dataout\(27);
\inst4|g2:0:buffersA|ALT_INV_F[27]~51_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~51_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~50_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~50_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[27]~49_combout\ <= NOT \inst4|g2:0:buffersA|F[27]~49_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:14:regs|dataout\(27);
\inst4|g1:10:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:10:regs|dataout\(27);
\inst4|g1:15:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:15:regs|dataout\(27);
\inst4|g1:27:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:27:regs|dataout\(27);
\inst4|g1:29:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:29:regs|dataout\(27);
\inst4|g1:30:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:30:regs|dataout\(27);
\inst4|g1:31:regs|ALT_INV_dataout\(27) <= NOT \inst4|g1:31:regs|dataout\(27);
\ALU|ALT_INV_Mux1~0_combout\ <= NOT \ALU|Mux1~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~48_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~48_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~47_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~47_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~46_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~46_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~45_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~45_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~44_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~44_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:22:regs|dataout\(31);
\inst4|g1:6:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:6:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~31_combout\ <= NOT \inst4|dec_rdA|Mux31~31_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~30_combout\ <= NOT \inst4|dec_rdA|Mux31~30_combout\;
\inst4|g1:23:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:23:regs|dataout\(31);
\inst4|g1:17:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:17:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~29_combout\ <= NOT \inst4|dec_rdA|Mux31~29_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~28_combout\ <= NOT \inst4|dec_rdA|Mux31~28_combout\;
\inst4|g1:16:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:16:regs|dataout\(31);
\inst4|g1:18:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:18:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~27_combout\ <= NOT \inst4|dec_rdA|Mux31~27_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~26_combout\ <= NOT \inst4|dec_rdA|Mux31~26_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~43_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~43_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~42_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~42_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~41_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~41_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:1:regs|dataout\(31);
\inst4|g1:2:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:2:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~25_combout\ <= NOT \inst4|dec_rdA|Mux31~25_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~24_combout\ <= NOT \inst4|dec_rdA|Mux31~24_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~23_combout\ <= NOT \inst4|dec_rdA|Mux31~23_combout\;
\inst4|g1:4:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:4:regs|dataout\(31);
\inst4|g1:5:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:5:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~22_combout\ <= NOT \inst4|dec_rdA|Mux31~22_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~21_combout\ <= NOT \inst4|dec_rdA|Mux31~21_combout\;
\inst4|g1:3:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:3:regs|dataout\(31);
\inst4|g1:7:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:7:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~20_combout\ <= NOT \inst4|dec_rdA|Mux31~20_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~19_combout\ <= NOT \inst4|dec_rdA|Mux31~19_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~40_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~40_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~39_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~39_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~38_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~38_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:12:regs|dataout\(31);
\inst4|g1:8:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:8:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~18_combout\ <= NOT \inst4|dec_rdA|Mux31~18_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~17_combout\ <= NOT \inst4|dec_rdA|Mux31~17_combout\;
\inst4|g1:20:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:20:regs|dataout\(31);
\inst4|g1:28:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:28:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~16_combout\ <= NOT \inst4|dec_rdA|Mux31~16_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~15_combout\ <= NOT \inst4|dec_rdA|Mux31~15_combout\;
\inst4|g1:24:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:24:regs|dataout\(31);
\inst4|g1:25:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:25:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~14_combout\ <= NOT \inst4|dec_rdA|Mux31~14_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~13_combout\ <= NOT \inst4|dec_rdA|Mux31~13_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~37_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~37_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~36_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~36_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~35_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~35_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:11:regs|dataout\(31);
\inst4|g1:9:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:9:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~12_combout\ <= NOT \inst4|dec_rdA|Mux31~12_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~11_combout\ <= NOT \inst4|dec_rdA|Mux31~11_combout\;
\inst4|g1:13:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:13:regs|dataout\(31);
\inst4|g1:21:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:21:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~10_combout\ <= NOT \inst4|dec_rdA|Mux31~10_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~9_combout\ <= NOT \inst4|dec_rdA|Mux31~9_combout\;
\inst4|g1:19:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:19:regs|dataout\(31);
\inst4|g1:26:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:26:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~8_combout\ <= NOT \inst4|dec_rdA|Mux31~8_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~7_combout\ <= NOT \inst4|dec_rdA|Mux31~7_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~34_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~34_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~33_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~33_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[31]~32_combout\ <= NOT \inst4|g2:0:buffersA|F[31]~32_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:14:regs|dataout\(31);
\inst4|g1:10:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:10:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~6_combout\ <= NOT \inst4|dec_rdA|Mux31~6_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~5_combout\ <= NOT \inst4|dec_rdA|Mux31~5_combout\;
\inst4|g1:15:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:15:regs|dataout\(31);
\inst4|g1:27:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:27:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~4_combout\ <= NOT \inst4|dec_rdA|Mux31~4_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~3_combout\ <= NOT \inst4|dec_rdA|Mux31~3_combout\;
\inst4|g1:29:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:29:regs|dataout\(31);
\inst4|g1:30:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:30:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~2_combout\ <= NOT \inst4|dec_rdA|Mux31~2_combout\;
\inst4|dec_rdA|ALT_INV_Mux31~1_combout\ <= NOT \inst4|dec_rdA|Mux31~1_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(31) <= NOT \inst4|g1:31:regs|dataout\(31);
\inst4|dec_rdA|ALT_INV_Mux31~0_combout\ <= NOT \inst4|dec_rdA|Mux31~0_combout\;
\UC|ALT_INV_current_state.EX~q\ <= NOT \UC|current_state.EX~q\;
\inst13|ALT_INV_DATA_OUT\(26) <= NOT \inst13|DATA_OUT\(26);
\inst13|ALT_INV_DATA_OUT\(27) <= NOT \inst13|DATA_OUT\(27);
\inst13|ALT_INV_DATA_OUT\(28) <= NOT \inst13|DATA_OUT\(28);
\inst13|ALT_INV_DATA_OUT\(29) <= NOT \inst13|DATA_OUT\(29);
\inst13|ALT_INV_DATA_OUT\(30) <= NOT \inst13|DATA_OUT\(30);
\inst13|ALT_INV_DATA_OUT\(31) <= NOT \inst13|DATA_OUT\(31);
\UC|ALT_INV_IO_2_Reg~q\ <= NOT \UC|IO_2_Reg~q\;
\UC|ALT_INV_DM_Rd~q\ <= NOT \UC|DM_Rd~q\;
\UC|ALT_INV_Reg_Wr~q\ <= NOT \UC|Reg_Wr~q\;
\UC|ALT_INV_ALU_2_DBus~q\ <= NOT \UC|ALU_2_DBus~q\;
\UC|ALT_INV_IR_Ld~q\ <= NOT \UC|IR_Ld~q\;
\IR|ALT_INV_dataout\(11) <= NOT \IR|dataout\(11);
\IR|ALT_INV_dataout\(12) <= NOT \IR|dataout\(12);
\IR|ALT_INV_dataout\(13) <= NOT \IR|dataout\(13);
\IR|ALT_INV_dataout\(14) <= NOT \IR|dataout\(14);
\IR|ALT_INV_dataout\(15) <= NOT \IR|dataout\(15);
\IR|ALT_INV_dataout\(16) <= NOT \IR|dataout\(16);
\IR|ALT_INV_dataout\(17) <= NOT \IR|dataout\(17);
\IR|ALT_INV_dataout\(18) <= NOT \IR|dataout\(18);
\IR|ALT_INV_dataout\(19) <= NOT \IR|dataout\(19);
\IR|ALT_INV_dataout\(20) <= NOT \IR|dataout\(20);
\IR|ALT_INV_dataout\(21) <= NOT \IR|dataout\(21);
\IR|ALT_INV_dataout\(22) <= NOT \IR|dataout\(22);
\IR|ALT_INV_dataout\(23) <= NOT \IR|dataout\(23);
\IR|ALT_INV_dataout\(24) <= NOT \IR|dataout\(24);
\IR|ALT_INV_dataout\(25) <= NOT \IR|dataout\(25);
\IR|ALT_INV_dataout\(29) <= NOT \IR|dataout\(29);
\IR|ALT_INV_dataout\(30) <= NOT \IR|dataout\(30);
\IR|ALT_INV_dataout\(31) <= NOT \IR|dataout\(31);
\ALT_INV_inst9~0_combout\ <= NOT \inst9~0_combout\;
\mux4to1|$00001|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ <= NOT \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\;
\Status|ALT_INV_dataout\(3) <= NOT \Status|dataout\(3);
\Status|ALT_INV_dataout\(2) <= NOT \Status|dataout\(2);
\Status|ALT_INV_dataout\(1) <= NOT \Status|dataout\(1);
\Status|ALT_INV_dataout\(0) <= NOT \Status|dataout\(0);
\IR|ALT_INV_dataout\(27) <= NOT \IR|dataout\(27);
\IR|ALT_INV_dataout\(26) <= NOT \IR|dataout\(26);
\IR|ALT_INV_dataout\(28) <= NOT \IR|dataout\(28);
\UC|ALT_INV_PC_Ld_En~q\ <= NOT \UC|PC_Ld_En~q\;
\inst13|ALT_INV_Add0~21_sumout\ <= NOT \inst13|Add0~21_sumout\;
\inst13|ALT_INV_Add0~17_sumout\ <= NOT \inst13|Add0~17_sumout\;
\inst13|ALT_INV_Add0~13_sumout\ <= NOT \inst13|Add0~13_sumout\;
\inst13|ALT_INV_Add0~9_sumout\ <= NOT \inst13|Add0~9_sumout\;
\inst13|ALT_INV_Add0~5_sumout\ <= NOT \inst13|Add0~5_sumout\;
\inst13|ALT_INV_Add0~1_sumout\ <= NOT \inst13|Add0~1_sumout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a1\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a3\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a4\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a5\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a6\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a7\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a8\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a9\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a10\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a11\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a13\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a14\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a15\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a16\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a17\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a18\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a19\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a20\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a21\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a23\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a24\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a25\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a26\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a27\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a28\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a29\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a30\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a31\;
\D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\;
\ALU|ALT_INV_Add1~129_sumout\ <= NOT \ALU|Add1~129_sumout\;
\ALU|ALT_INV_Add1~125_sumout\ <= NOT \ALU|Add1~125_sumout\;
\ALU|ALT_INV_Add0~125_sumout\ <= NOT \ALU|Add0~125_sumout\;
\ALU|ALT_INV_Add1~121_sumout\ <= NOT \ALU|Add1~121_sumout\;
\ALU|ALT_INV_Add0~121_sumout\ <= NOT \ALU|Add0~121_sumout\;
\ALU|ALT_INV_Add1~117_sumout\ <= NOT \ALU|Add1~117_sumout\;
\ALU|ALT_INV_Add0~117_sumout\ <= NOT \ALU|Add0~117_sumout\;
\ALU|ALT_INV_Add1~113_sumout\ <= NOT \ALU|Add1~113_sumout\;
\ALU|ALT_INV_Add0~113_sumout\ <= NOT \ALU|Add0~113_sumout\;
\ALU|ALT_INV_Add1~109_sumout\ <= NOT \ALU|Add1~109_sumout\;
\ALU|ALT_INV_Add0~109_sumout\ <= NOT \ALU|Add0~109_sumout\;
\ALU|ALT_INV_Add1~105_sumout\ <= NOT \ALU|Add1~105_sumout\;
\ALU|ALT_INV_Add0~105_sumout\ <= NOT \ALU|Add0~105_sumout\;
\ALU|ALT_INV_Add1~101_sumout\ <= NOT \ALU|Add1~101_sumout\;
\ALU|ALT_INV_Add0~101_sumout\ <= NOT \ALU|Add0~101_sumout\;
\ALU|ALT_INV_Add1~97_sumout\ <= NOT \ALU|Add1~97_sumout\;
\ALU|ALT_INV_Add0~97_sumout\ <= NOT \ALU|Add0~97_sumout\;
\ALU|ALT_INV_Add1~93_sumout\ <= NOT \ALU|Add1~93_sumout\;
\ALU|ALT_INV_Add0~93_sumout\ <= NOT \ALU|Add0~93_sumout\;
\ALU|ALT_INV_Add1~89_sumout\ <= NOT \ALU|Add1~89_sumout\;
\ALU|ALT_INV_Add0~89_sumout\ <= NOT \ALU|Add0~89_sumout\;
\ALU|ALT_INV_Add1~85_sumout\ <= NOT \ALU|Add1~85_sumout\;
\ALU|ALT_INV_Add0~85_sumout\ <= NOT \ALU|Add0~85_sumout\;
\ALU|ALT_INV_Add1~81_sumout\ <= NOT \ALU|Add1~81_sumout\;
\ALU|ALT_INV_Add0~81_sumout\ <= NOT \ALU|Add0~81_sumout\;
\ALU|ALT_INV_Add0~77_sumout\ <= NOT \ALU|Add0~77_sumout\;
\ALU|ALT_INV_Add1~77_sumout\ <= NOT \ALU|Add1~77_sumout\;
\ALU|ALT_INV_Add1~73_sumout\ <= NOT \ALU|Add1~73_sumout\;
\ALU|ALT_INV_Add0~73_sumout\ <= NOT \ALU|Add0~73_sumout\;
\ALU|ALT_INV_Add1~69_sumout\ <= NOT \ALU|Add1~69_sumout\;
\ALU|ALT_INV_Add0~69_sumout\ <= NOT \ALU|Add0~69_sumout\;
\ALU|ALT_INV_Add0~65_sumout\ <= NOT \ALU|Add0~65_sumout\;
\ALU|ALT_INV_Add1~65_sumout\ <= NOT \ALU|Add1~65_sumout\;
\ALU|ALT_INV_Add1~61_sumout\ <= NOT \ALU|Add1~61_sumout\;
\ALU|ALT_INV_Add0~61_sumout\ <= NOT \ALU|Add0~61_sumout\;
\ALU|ALT_INV_Add1~57_sumout\ <= NOT \ALU|Add1~57_sumout\;
\ALU|ALT_INV_Add0~57_sumout\ <= NOT \ALU|Add0~57_sumout\;
\ALU|ALT_INV_Add0~53_sumout\ <= NOT \ALU|Add0~53_sumout\;
\ALU|ALT_INV_Add1~53_sumout\ <= NOT \ALU|Add1~53_sumout\;
\ALU|ALT_INV_Add1~49_sumout\ <= NOT \ALU|Add1~49_sumout\;
\ALU|ALT_INV_Add0~49_sumout\ <= NOT \ALU|Add0~49_sumout\;
\ALU|ALT_INV_Add1~45_sumout\ <= NOT \ALU|Add1~45_sumout\;
\ALU|ALT_INV_Add0~45_sumout\ <= NOT \ALU|Add0~45_sumout\;
\ALU|ALT_INV_Add1~41_sumout\ <= NOT \ALU|Add1~41_sumout\;
\ALU|ALT_INV_Add0~41_sumout\ <= NOT \ALU|Add0~41_sumout\;
\ALU|ALT_INV_Add1~37_sumout\ <= NOT \ALU|Add1~37_sumout\;
\ALU|ALT_INV_Add0~37_sumout\ <= NOT \ALU|Add0~37_sumout\;
\ALU|ALT_INV_Add1~33_sumout\ <= NOT \ALU|Add1~33_sumout\;
\ALU|ALT_INV_Add0~33_sumout\ <= NOT \ALU|Add0~33_sumout\;
\ALU|ALT_INV_Add1~29_sumout\ <= NOT \ALU|Add1~29_sumout\;
\ALU|ALT_INV_Add0~29_sumout\ <= NOT \ALU|Add0~29_sumout\;
\ALU|ALT_INV_Add1~25_sumout\ <= NOT \ALU|Add1~25_sumout\;
\ALU|ALT_INV_Add0~25_sumout\ <= NOT \ALU|Add0~25_sumout\;
\ALU|ALT_INV_Add1~21_sumout\ <= NOT \ALU|Add1~21_sumout\;
\ALU|ALT_INV_Add0~21_sumout\ <= NOT \ALU|Add0~21_sumout\;
\ALU|ALT_INV_Add1~17_sumout\ <= NOT \ALU|Add1~17_sumout\;
\ALU|ALT_INV_Add0~17_sumout\ <= NOT \ALU|Add0~17_sumout\;
\ALU|ALT_INV_Add1~13_sumout\ <= NOT \ALU|Add1~13_sumout\;
\ALU|ALT_INV_Add0~13_sumout\ <= NOT \ALU|Add0~13_sumout\;
\ALU|ALT_INV_Add1~9_sumout\ <= NOT \ALU|Add1~9_sumout\;
\ALU|ALT_INV_Add0~9_sumout\ <= NOT \ALU|Add0~9_sumout\;
\ALU|ALT_INV_Add1~5_sumout\ <= NOT \ALU|Add1~5_sumout\;
\ALU|ALT_INV_Add0~5_sumout\ <= NOT \ALU|Add0~5_sumout\;
\ALU|ALT_INV_Add1~1_sumout\ <= NOT \ALU|Add1~1_sumout\;
\ALU|ALT_INV_Add0~1_sumout\ <= NOT \ALU|Add0~1_sumout\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a3\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a4\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a5\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a6\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a8\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a27\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a29\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a30\;
\I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\ <= NOT \I-Memory|ram_rtl_0|auto_generated|ram_block1a31\;
\inst13|ALT_INV_DATA_OUT\(0) <= NOT \inst13|DATA_OUT\(0);
\inst13|ALT_INV_DATA_OUT\(1) <= NOT \inst13|DATA_OUT\(1);
\inst13|ALT_INV_DATA_OUT\(2) <= NOT \inst13|DATA_OUT\(2);
\inst13|ALT_INV_DATA_OUT\(3) <= NOT \inst13|DATA_OUT\(3);
\inst13|ALT_INV_DATA_OUT\(4) <= NOT \inst13|DATA_OUT\(4);
\inst13|ALT_INV_DATA_OUT\(5) <= NOT \inst13|DATA_OUT\(5);
\inst13|ALT_INV_DATA_OUT\(6) <= NOT \inst13|DATA_OUT\(6);
\inst13|ALT_INV_DATA_OUT\(7) <= NOT \inst13|DATA_OUT\(7);
\inst13|ALT_INV_DATA_OUT\(8) <= NOT \inst13|DATA_OUT\(8);
\inst13|ALT_INV_DATA_OUT\(9) <= NOT \inst13|DATA_OUT\(9);
\inst13|ALT_INV_DATA_OUT\(13) <= NOT \inst13|DATA_OUT\(13);
\inst13|ALT_INV_DATA_OUT\(14) <= NOT \inst13|DATA_OUT\(14);
\inst13|ALT_INV_DATA_OUT\(15) <= NOT \inst13|DATA_OUT\(15);
\inst13|ALT_INV_DATA_OUT\(16) <= NOT \inst13|DATA_OUT\(16);
\inst13|ALT_INV_DATA_OUT\(17) <= NOT \inst13|DATA_OUT\(17);
\inst13|ALT_INV_DATA_OUT\(18) <= NOT \inst13|DATA_OUT\(18);
\inst13|ALT_INV_DATA_OUT\(19) <= NOT \inst13|DATA_OUT\(19);
\inst13|ALT_INV_DATA_OUT\(20) <= NOT \inst13|DATA_OUT\(20);
\inst13|ALT_INV_DATA_OUT\(21) <= NOT \inst13|DATA_OUT\(21);
\inst13|ALT_INV_DATA_OUT\(22) <= NOT \inst13|DATA_OUT\(22);
\inst13|ALT_INV_DATA_OUT\(23) <= NOT \inst13|DATA_OUT\(23);
\inst13|ALT_INV_DATA_OUT\(24) <= NOT \inst13|DATA_OUT\(24);
\inst13|ALT_INV_DATA_OUT\(25) <= NOT \inst13|DATA_OUT\(25);
\inst4|g2:0:buffersB|ALT_INV_F[28]~384_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~384_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~383_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~383_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~382_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~382_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~381_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~381_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~380_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~380_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~379_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~379_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~378_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~378_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~377_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~377_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~376_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~376_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~375_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~375_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~374_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~374_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~373_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~373_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~372_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~372_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~371_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~371_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~370_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~370_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~369_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~369_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~368_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~368_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~367_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~367_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~366_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~366_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~365_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~365_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~364_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~364_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~363_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~363_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~362_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~362_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~361_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~361_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~360_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~360_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~359_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~359_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~358_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~358_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~357_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~357_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~356_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~356_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:22:buffersB|F[0]~2_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:6:buffersB|F[0]~2_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:23:buffersB|F[0]~2_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:17:buffersB|F[0]~2_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:16:buffersB|F[0]~2_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:18:buffersB|F[0]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~355_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~355_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~354_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~354_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:2:buffersB|F[0]~2_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:4:buffersB|F[0]~2_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[0]~10_combout\ <= NOT \inst4|g2:5:buffersB|F[0]~10_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[0]~10_combout\ <= NOT \inst4|g2:3:buffersB|F[0]~10_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[0]~10_combout\ <= NOT \inst4|g2:7:buffersB|F[0]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~353_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~353_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:12:buffersB|F[0]~2_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:8:buffersB|F[0]~2_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:20:buffersB|F[0]~2_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:28:buffersB|F[0]~2_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:24:buffersB|F[0]~2_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:25:buffersB|F[0]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~352_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~352_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:11:buffersB|F[0]~2_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:9:buffersB|F[0]~2_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:13:buffersB|F[0]~2_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:21:buffersB|F[0]~2_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:19:buffersB|F[0]~2_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:26:buffersB|F[0]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[0]~351_combout\ <= NOT \inst4|g2:0:buffersB|F[0]~351_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:14:buffersB|F[0]~2_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:10:buffersB|F[0]~2_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:15:buffersB|F[0]~2_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:27:buffersB|F[0]~2_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[0]~2_combout\ <= NOT \inst4|g2:29:buffersB|F[0]~2_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[0]~12_combout\ <= NOT \inst4|g2:30:buffersB|F[0]~12_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[0]~22_combout\ <= NOT \inst4|g2:31:buffersB|F[0]~22_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~350_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~350_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~349_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~349_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:22:buffersB|F[1]~1_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:6:buffersB|F[1]~1_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:23:buffersB|F[1]~1_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:17:buffersB|F[1]~1_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:16:buffersB|F[1]~1_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:18:buffersB|F[1]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~348_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~348_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~347_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~347_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:2:buffersB|F[1]~1_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:4:buffersB|F[1]~1_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[1]~9_combout\ <= NOT \inst4|g2:5:buffersB|F[1]~9_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[1]~9_combout\ <= NOT \inst4|g2:3:buffersB|F[1]~9_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[1]~9_combout\ <= NOT \inst4|g2:7:buffersB|F[1]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~346_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~346_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:12:buffersB|F[1]~1_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:8:buffersB|F[1]~1_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:20:buffersB|F[1]~1_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:28:buffersB|F[1]~1_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:24:buffersB|F[1]~1_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:25:buffersB|F[1]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~345_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~345_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:11:buffersB|F[1]~1_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:9:buffersB|F[1]~1_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:13:buffersB|F[1]~1_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:21:buffersB|F[1]~1_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:19:buffersB|F[1]~1_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:26:buffersB|F[1]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[1]~344_combout\ <= NOT \inst4|g2:0:buffersB|F[1]~344_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:14:buffersB|F[1]~1_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:10:buffersB|F[1]~1_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:15:buffersB|F[1]~1_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:27:buffersB|F[1]~1_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:29:buffersB|F[1]~1_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[1]~11_combout\ <= NOT \inst4|g2:30:buffersB|F[1]~11_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[1]~21_combout\ <= NOT \inst4|g2:31:buffersB|F[1]~21_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~343_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~343_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~342_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~342_combout\;
\inst4|g2:22:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:22:buffersB|F[2]~0_combout\;
\inst4|g2:6:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:6:buffersB|F[2]~0_combout\;
\inst4|g2:23:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:23:buffersB|F[2]~0_combout\;
\inst4|g2:17:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:17:buffersB|F[2]~0_combout\;
\inst4|g2:16:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:16:buffersB|F[2]~0_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:18:buffersB|F[2]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~341_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~341_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~340_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~340_combout\;
\inst4|g2:2:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:2:buffersB|F[2]~0_combout\;
\inst4|g2:4:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:4:buffersB|F[2]~0_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[2]~8_combout\ <= NOT \inst4|g2:5:buffersB|F[2]~8_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[2]~8_combout\ <= NOT \inst4|g2:3:buffersB|F[2]~8_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[2]~8_combout\ <= NOT \inst4|g2:7:buffersB|F[2]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~339_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~339_combout\;
\inst4|g2:12:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:12:buffersB|F[2]~0_combout\;
\inst4|g2:8:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:8:buffersB|F[2]~0_combout\;
\inst4|g2:20:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:20:buffersB|F[2]~0_combout\;
\inst4|g2:28:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:28:buffersB|F[2]~0_combout\;
\inst4|g2:24:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:24:buffersB|F[2]~0_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:25:buffersB|F[2]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~338_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~338_combout\;
\inst4|g2:11:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:11:buffersB|F[2]~0_combout\;
\inst4|g2:9:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:9:buffersB|F[2]~0_combout\;
\inst4|g2:13:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:13:buffersB|F[2]~0_combout\;
\inst4|g2:21:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:21:buffersB|F[2]~0_combout\;
\inst4|g2:19:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:19:buffersB|F[2]~0_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:26:buffersB|F[2]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[2]~337_combout\ <= NOT \inst4|g2:0:buffersB|F[2]~337_combout\;
\inst4|g2:14:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:14:buffersB|F[2]~0_combout\;
\inst4|g2:10:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:10:buffersB|F[2]~0_combout\;
\inst4|g2:15:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:15:buffersB|F[2]~0_combout\;
\inst4|g2:27:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:27:buffersB|F[2]~0_combout\;
\inst4|g2:29:buffersB|ALT_INV_F[2]~0_combout\ <= NOT \inst4|g2:29:buffersB|F[2]~0_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[2]~10_combout\ <= NOT \inst4|g2:30:buffersB|F[2]~10_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[2]~20_combout\ <= NOT \inst4|g2:31:buffersB|F[2]~20_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~336_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~336_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~335_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~335_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~334_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~334_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:18:buffersB|F[3]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~333_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~333_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~332_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~332_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~331_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~331_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:25:buffersB|F[3]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~330_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~330_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~329_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~329_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:26:buffersB|F[3]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~328_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~328_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~327_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~327_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[3]~9_combout\ <= NOT \inst4|g2:30:buffersB|F[3]~9_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[3]~19_combout\ <= NOT \inst4|g2:31:buffersB|F[3]~19_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~326_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~326_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~325_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~325_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~324_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~324_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:18:buffersB|F[4]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~323_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~323_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~322_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~322_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~321_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~321_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:25:buffersB|F[4]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~320_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~320_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~319_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~319_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:26:buffersB|F[4]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~318_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~318_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~317_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~317_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[4]~8_combout\ <= NOT \inst4|g2:30:buffersB|F[4]~8_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[4]~18_combout\ <= NOT \inst4|g2:31:buffersB|F[4]~18_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~316_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~316_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~315_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~315_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~314_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~314_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:18:buffersB|F[5]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~313_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~313_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~312_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~312_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:5:buffersB|F[5]~7_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:3:buffersB|F[5]~7_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:7:buffersB|F[5]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~311_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~311_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~310_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~310_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:25:buffersB|F[5]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~309_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~309_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~308_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~308_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:26:buffersB|F[5]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~307_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~307_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[5]~306_combout\ <= NOT \inst4|g2:0:buffersB|F[5]~306_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[5]~7_combout\ <= NOT \inst4|g2:30:buffersB|F[5]~7_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[5]~17_combout\ <= NOT \inst4|g2:31:buffersB|F[5]~17_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~305_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~305_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~304_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~304_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~303_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~303_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:18:buffersB|F[6]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~302_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~302_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~301_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~301_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:5:buffersB|F[6]~6_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:3:buffersB|F[6]~6_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:7:buffersB|F[6]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~300_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~300_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~299_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~299_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:25:buffersB|F[6]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~298_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~298_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~297_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~297_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:26:buffersB|F[6]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~296_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~296_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[6]~295_combout\ <= NOT \inst4|g2:0:buffersB|F[6]~295_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[6]~6_combout\ <= NOT \inst4|g2:30:buffersB|F[6]~6_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[6]~16_combout\ <= NOT \inst4|g2:31:buffersB|F[6]~16_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~294_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~294_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~293_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~293_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~292_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~292_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:18:buffersB|F[7]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~291_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~291_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~290_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~290_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:5:buffersB|F[7]~5_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:3:buffersB|F[7]~5_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:7:buffersB|F[7]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~289_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~289_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~288_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~288_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:25:buffersB|F[7]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~287_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~287_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~286_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~286_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:26:buffersB|F[7]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~285_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~285_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[7]~284_combout\ <= NOT \inst4|g2:0:buffersB|F[7]~284_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[7]~5_combout\ <= NOT \inst4|g2:30:buffersB|F[7]~5_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[7]~15_combout\ <= NOT \inst4|g2:31:buffersB|F[7]~15_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~283_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~283_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~282_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~282_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~281_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~281_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:18:buffersB|F[8]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~280_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~280_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~279_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~279_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:5:buffersB|F[8]~4_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:3:buffersB|F[8]~4_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:7:buffersB|F[8]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~278_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~278_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~277_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~277_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:25:buffersB|F[8]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~276_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~276_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~275_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~275_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:26:buffersB|F[8]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~274_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~274_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[8]~273_combout\ <= NOT \inst4|g2:0:buffersB|F[8]~273_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[8]~4_combout\ <= NOT \inst4|g2:30:buffersB|F[8]~4_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[8]~14_combout\ <= NOT \inst4|g2:31:buffersB|F[8]~14_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~272_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~272_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~271_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~271_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~270_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~270_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:18:buffersB|F[9]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~269_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~269_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~268_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~268_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:5:buffersB|F[9]~3_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:3:buffersB|F[9]~3_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:7:buffersB|F[9]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~267_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~267_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~266_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~266_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:25:buffersB|F[9]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~265_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~265_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~264_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~264_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:26:buffersB|F[9]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~263_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~263_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[9]~262_combout\ <= NOT \inst4|g2:0:buffersB|F[9]~262_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[9]~3_combout\ <= NOT \inst4|g2:30:buffersB|F[9]~3_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[9]~13_combout\ <= NOT \inst4|g2:31:buffersB|F[9]~13_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~261_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~261_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~260_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~260_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~259_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~259_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:18:buffersB|F[10]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~258_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~258_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~257_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~257_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:5:buffersB|F[10]~2_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:3:buffersB|F[10]~2_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:7:buffersB|F[10]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~256_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~256_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~255_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~255_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:25:buffersB|F[10]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~254_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~254_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~253_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~253_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:26:buffersB|F[10]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~252_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~252_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[10]~251_combout\ <= NOT \inst4|g2:0:buffersB|F[10]~251_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[10]~2_combout\ <= NOT \inst4|g2:30:buffersB|F[10]~2_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[10]~12_combout\ <= NOT \inst4|g2:31:buffersB|F[10]~12_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~250_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~250_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~249_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~249_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~248_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~248_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:18:buffersB|F[11]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~247_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~247_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~246_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~246_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:5:buffersB|F[11]~1_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:3:buffersB|F[11]~1_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:7:buffersB|F[11]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~245_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~245_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~244_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~244_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:25:buffersB|F[11]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~243_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~243_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~242_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~242_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:26:buffersB|F[11]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~241_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~241_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[11]~240_combout\ <= NOT \inst4|g2:0:buffersB|F[11]~240_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[11]~1_combout\ <= NOT \inst4|g2:30:buffersB|F[11]~1_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[11]~11_combout\ <= NOT \inst4|g2:31:buffersB|F[11]~11_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~239_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~239_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~238_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~238_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~237_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~237_combout\;
\inst4|g2:18:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:18:buffersB|F[12]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~236_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~236_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~235_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~235_combout\;
\inst4|g2:5:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:5:buffersB|F[12]~0_combout\;
\inst4|g2:3:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:3:buffersB|F[12]~0_combout\;
\inst4|g2:7:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:7:buffersB|F[12]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~234_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~234_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~233_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~233_combout\;
\inst4|g2:25:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:25:buffersB|F[12]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~232_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~232_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~231_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~231_combout\;
\inst4|g2:26:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:26:buffersB|F[12]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~230_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~230_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[12]~229_combout\ <= NOT \inst4|g2:0:buffersB|F[12]~229_combout\;
\inst4|g2:30:buffersB|ALT_INV_F[12]~0_combout\ <= NOT \inst4|g2:30:buffersB|F[12]~0_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[12]~10_combout\ <= NOT \inst4|g2:31:buffersB|F[12]~10_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~228_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~228_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~227_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~227_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~226_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~226_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~225_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~225_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~224_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~224_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[13]~223_combout\ <= NOT \inst4|g2:0:buffersB|F[13]~223_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[13]~9_combout\ <= NOT \inst4|g2:31:buffersB|F[13]~9_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~222_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~222_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~221_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~221_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~220_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~220_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~219_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~219_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~218_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~218_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[14]~217_combout\ <= NOT \inst4|g2:0:buffersB|F[14]~217_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[14]~8_combout\ <= NOT \inst4|g2:31:buffersB|F[14]~8_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~216_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~216_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~215_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~215_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~214_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~214_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~213_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~213_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~212_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~212_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~211_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~211_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[15]~7_combout\ <= NOT \inst4|g2:31:buffersB|F[15]~7_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~210_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~210_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~209_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~209_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~208_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~208_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~207_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~207_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~206_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~206_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~205_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~205_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[16]~6_combout\ <= NOT \inst4|g2:31:buffersB|F[16]~6_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~204_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~204_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~203_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~203_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~202_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~202_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~201_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~201_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~200_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~200_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~199_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~199_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[17]~5_combout\ <= NOT \inst4|g2:31:buffersB|F[17]~5_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~198_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~198_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~197_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~197_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~196_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~196_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~195_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~195_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~194_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~194_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~193_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~193_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[18]~4_combout\ <= NOT \inst4|g2:31:buffersB|F[18]~4_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~192_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~192_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~191_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~191_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~190_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~190_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~189_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~189_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~188_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~188_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~187_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~187_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~186_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~186_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~185_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~185_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~184_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~184_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~183_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~183_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~182_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~182_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~181_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~181_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~180_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~180_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~179_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~179_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~178_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~178_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[19]~177_combout\ <= NOT \inst4|g2:0:buffersB|F[19]~177_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[19]~3_combout\ <= NOT \inst4|g2:31:buffersB|F[19]~3_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~176_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~176_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~175_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~175_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~174_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~174_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~173_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~173_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~172_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~172_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~171_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~171_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~170_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~170_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~169_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~169_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~168_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~168_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~167_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~167_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~166_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~166_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~165_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~165_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~164_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~164_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~163_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~163_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~162_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~162_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[20]~161_combout\ <= NOT \inst4|g2:0:buffersB|F[20]~161_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[20]~2_combout\ <= NOT \inst4|g2:31:buffersB|F[20]~2_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~160_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~160_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~159_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~159_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~158_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~158_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~157_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~157_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~156_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~156_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~155_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~155_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~154_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~154_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~153_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~153_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~152_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~152_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~151_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~151_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~150_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~150_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~149_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~149_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~148_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~148_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~147_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~147_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~146_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~146_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[21]~145_combout\ <= NOT \inst4|g2:0:buffersB|F[21]~145_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[21]~1_combout\ <= NOT \inst4|g2:31:buffersB|F[21]~1_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~144_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~144_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~143_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~143_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~142_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~142_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~141_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~141_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~140_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~140_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~139_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~139_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~138_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~138_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~137_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~137_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~136_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~136_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~135_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~135_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~134_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~134_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~133_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~133_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~132_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~132_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~131_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~131_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~130_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~130_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[22]~129_combout\ <= NOT \inst4|g2:0:buffersB|F[22]~129_combout\;
\inst4|g2:31:buffersB|ALT_INV_F[22]~0_combout\ <= NOT \inst4|g2:31:buffersB|F[22]~0_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~128_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~128_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~127_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~127_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~126_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~126_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~125_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~125_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~124_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~124_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~123_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~123_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~122_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~122_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~121_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~121_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~120_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~120_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~119_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~119_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~118_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~118_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~117_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~117_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~116_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~116_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~115_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~115_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~114_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~114_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~113_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~113_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~112_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~112_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~111_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~111_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~110_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~110_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~109_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~109_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~108_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~108_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~107_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~107_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~106_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~106_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~105_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~105_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~104_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~104_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~103_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~103_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~102_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~102_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~101_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~101_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~100_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~100_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~99_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~99_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~98_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~98_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~97_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~97_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~96_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~96_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~95_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~95_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~94_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~94_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~93_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~93_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~92_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~92_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~91_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~91_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~90_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~90_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~89_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~89_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~88_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~88_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~87_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~87_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~86_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~86_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~85_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~85_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~84_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~84_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~83_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~83_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~82_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~82_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~506_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~506_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~505_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~505_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~504_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~504_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:12:regs|dataout\(5);
\inst4|g1:8:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:8:regs|dataout\(5);
\inst4|g1:20:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:20:regs|dataout\(5);
\inst4|g1:28:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:28:regs|dataout\(5);
\inst4|g1:24:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:24:regs|dataout\(5);
\inst4|g1:25:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:25:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~503_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~503_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~502_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~502_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~501_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~501_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:11:regs|dataout\(5);
\inst4|g1:9:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:9:regs|dataout\(5);
\inst4|g1:13:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:13:regs|dataout\(5);
\inst4|g1:21:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:21:regs|dataout\(5);
\inst4|g1:19:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:19:regs|dataout\(5);
\inst4|g1:26:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:26:regs|dataout\(5);
\inst4|g2:0:buffersA|ALT_INV_F[5]~500_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~500_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~499_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~499_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[5]~498_combout\ <= NOT \inst4|g2:0:buffersA|F[5]~498_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:14:regs|dataout\(5);
\inst4|g1:10:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:10:regs|dataout\(5);
\inst4|g1:15:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:15:regs|dataout\(5);
\inst4|g1:27:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:27:regs|dataout\(5);
\inst4|g1:29:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:29:regs|dataout\(5);
\inst4|g1:30:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:30:regs|dataout\(5);
\inst4|g2:31:buffersA|ALT_INV_F[5]~12_combout\ <= NOT \inst4|g2:31:buffersA|F[5]~12_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(5) <= NOT \inst4|g1:31:regs|dataout\(5);
\ALU|ALT_INV_Mux28~0_combout\ <= NOT \ALU|Mux28~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~497_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~497_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~496_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~496_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~495_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~495_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~494_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~494_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:22:regs|dataout\(4);
\inst4|g1:6:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:6:regs|dataout\(4);
\inst4|g1:23:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:23:regs|dataout\(4);
\inst4|g1:17:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:17:regs|dataout\(4);
\inst4|g1:16:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:16:regs|dataout\(4);
\inst4|g1:18:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:18:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~493_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~493_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~492_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~492_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~491_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~491_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:1:regs|dataout\(4);
\inst4|g1:2:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:2:regs|dataout\(4);
\inst4|g1:4:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:4:regs|dataout\(4);
\inst4|g1:5:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:5:regs|dataout\(4);
\inst4|g1:3:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:3:regs|dataout\(4);
\inst4|g1:7:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:7:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~490_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~490_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~489_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~489_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~488_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~488_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:12:regs|dataout\(4);
\inst4|g1:8:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:8:regs|dataout\(4);
\inst4|g1:20:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:20:regs|dataout\(4);
\inst4|g1:28:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:28:regs|dataout\(4);
\inst4|g1:24:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:24:regs|dataout\(4);
\inst4|g1:25:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:25:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~487_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~487_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~486_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~486_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~485_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~485_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:11:regs|dataout\(4);
\inst4|g1:9:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:9:regs|dataout\(4);
\inst4|g1:13:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:13:regs|dataout\(4);
\inst4|g1:21:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:21:regs|dataout\(4);
\inst4|g1:19:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:19:regs|dataout\(4);
\inst4|g1:26:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:26:regs|dataout\(4);
\inst4|g2:0:buffersA|ALT_INV_F[4]~484_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~484_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~483_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~483_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[4]~482_combout\ <= NOT \inst4|g2:0:buffersA|F[4]~482_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:14:regs|dataout\(4);
\inst4|g1:10:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:10:regs|dataout\(4);
\inst4|g1:15:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:15:regs|dataout\(4);
\inst4|g1:27:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:27:regs|dataout\(4);
\inst4|g1:29:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:29:regs|dataout\(4);
\inst4|g1:30:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:30:regs|dataout\(4);
\inst4|g2:31:buffersA|ALT_INV_F[4]~11_combout\ <= NOT \inst4|g2:31:buffersA|F[4]~11_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(4) <= NOT \inst4|g1:31:regs|dataout\(4);
\ALU|ALT_INV_Equal1~5_combout\ <= NOT \ALU|Equal1~5_combout\;
\ALU|ALT_INV_Mux19~0_combout\ <= NOT \ALU|Mux19~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~481_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~481_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~480_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~480_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~479_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~479_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~478_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~478_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~477_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~477_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:22:regs|dataout\(13);
\inst4|g1:6:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:6:regs|dataout\(13);
\inst4|g1:23:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:23:regs|dataout\(13);
\inst4|g1:17:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:17:regs|dataout\(13);
\inst4|g1:16:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:16:regs|dataout\(13);
\inst4|g1:18:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:18:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~476_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~476_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~475_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~475_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~474_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~474_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:1:regs|dataout\(13);
\inst4|g1:2:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:2:regs|dataout\(13);
\inst4|g1:4:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:4:regs|dataout\(13);
\inst4|g1:5:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:5:regs|dataout\(13);
\inst4|g1:3:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:3:regs|dataout\(13);
\inst4|g1:7:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:7:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~473_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~473_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~472_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~472_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~471_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~471_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:12:regs|dataout\(13);
\inst4|g1:8:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:8:regs|dataout\(13);
\inst4|g1:20:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:20:regs|dataout\(13);
\inst4|g1:28:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:28:regs|dataout\(13);
\inst4|g1:24:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:24:regs|dataout\(13);
\inst4|g1:25:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:25:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~470_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~470_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~469_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~469_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~468_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~468_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:11:regs|dataout\(13);
\inst4|g1:9:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:9:regs|dataout\(13);
\inst4|g1:13:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:13:regs|dataout\(13);
\inst4|g1:21:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:21:regs|dataout\(13);
\inst4|g1:19:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:19:regs|dataout\(13);
\inst4|g1:26:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:26:regs|dataout\(13);
\inst4|g2:0:buffersA|ALT_INV_F[13]~467_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~467_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~466_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~466_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[13]~465_combout\ <= NOT \inst4|g2:0:buffersA|F[13]~465_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:14:regs|dataout\(13);
\inst4|g1:10:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:10:regs|dataout\(13);
\inst4|g1:15:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:15:regs|dataout\(13);
\inst4|g1:27:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:27:regs|dataout\(13);
\inst4|g1:29:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:29:regs|dataout\(13);
\inst4|g1:30:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:30:regs|dataout\(13);
\inst4|g1:31:regs|ALT_INV_dataout\(13) <= NOT \inst4|g1:31:regs|dataout\(13);
\ALU|ALT_INV_Mux20~0_combout\ <= NOT \ALU|Mux20~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~464_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~464_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~463_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~463_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~462_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~462_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~461_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~461_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:22:regs|dataout\(12);
\inst4|g1:6:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:6:regs|dataout\(12);
\inst4|g1:23:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:23:regs|dataout\(12);
\inst4|g1:17:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:17:regs|dataout\(12);
\inst4|g1:16:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:16:regs|dataout\(12);
\inst4|g1:18:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:18:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~460_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~460_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~459_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~459_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~458_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~458_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:1:regs|dataout\(12);
\inst4|g1:2:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:2:regs|dataout\(12);
\inst4|g1:4:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:4:regs|dataout\(12);
\inst4|g1:5:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:5:regs|dataout\(12);
\inst4|g1:3:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:3:regs|dataout\(12);
\inst4|g1:7:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:7:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~457_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~457_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~456_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~456_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~455_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~455_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:12:regs|dataout\(12);
\inst4|g1:8:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:8:regs|dataout\(12);
\inst4|g1:20:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:20:regs|dataout\(12);
\inst4|g1:28:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:28:regs|dataout\(12);
\inst4|g1:24:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:24:regs|dataout\(12);
\inst4|g1:25:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:25:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~454_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~454_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~453_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~453_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~452_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~452_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:11:regs|dataout\(12);
\inst4|g1:9:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:9:regs|dataout\(12);
\inst4|g1:13:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:13:regs|dataout\(12);
\inst4|g1:21:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:21:regs|dataout\(12);
\inst4|g1:19:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:19:regs|dataout\(12);
\inst4|g1:26:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:26:regs|dataout\(12);
\inst4|g2:0:buffersA|ALT_INV_F[12]~451_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~451_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~450_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~450_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[12]~449_combout\ <= NOT \inst4|g2:0:buffersA|F[12]~449_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:14:regs|dataout\(12);
\inst4|g1:10:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:10:regs|dataout\(12);
\inst4|g1:15:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:15:regs|dataout\(12);
\inst4|g1:27:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:27:regs|dataout\(12);
\inst4|g1:29:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:29:regs|dataout\(12);
\inst4|g1:30:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:30:regs|dataout\(12);
\inst4|g2:31:buffersA|ALT_INV_F[12]~10_combout\ <= NOT \inst4|g2:31:buffersA|F[12]~10_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(12) <= NOT \inst4|g1:31:regs|dataout\(12);
\ALU|ALT_INV_Mux30~0_combout\ <= NOT \ALU|Mux30~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~448_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~448_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~447_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~447_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~446_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~446_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:22:regs|dataout\(2);
\inst4|g1:6:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:6:regs|dataout\(2);
\inst4|g1:23:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:23:regs|dataout\(2);
\inst4|g2:18:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:18:buffersA|F[2]~2_combout\;
\inst4|g1:18:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:18:regs|dataout\(2);
\inst4|g1:17:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:17:regs|dataout\(2);
\inst4|g1:16:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:16:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~445_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~445_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~444_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~444_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:1:regs|dataout\(2);
\inst4|g1:2:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:2:regs|dataout\(2);
\inst4|g2:5:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:5:buffersA|F[2]~2_combout\;
\inst4|g1:5:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:5:regs|dataout\(2);
\inst4|g2:3:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:3:buffersA|F[2]~2_combout\;
\inst4|g1:3:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:3:regs|dataout\(2);
\inst4|g2:7:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:7:buffersA|F[2]~2_combout\;
\inst4|g1:7:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:7:regs|dataout\(2);
\inst4|g1:4:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:4:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~443_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~443_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~442_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~442_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:12:regs|dataout\(2);
\inst4|g1:8:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:8:regs|dataout\(2);
\inst4|g1:20:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:20:regs|dataout\(2);
\inst4|g2:25:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:25:buffersA|F[2]~2_combout\;
\inst4|g1:25:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:25:regs|dataout\(2);
\inst4|g1:28:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:28:regs|dataout\(2);
\inst4|g1:24:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:24:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~441_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~441_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~440_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~440_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:11:regs|dataout\(2);
\inst4|g1:9:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:9:regs|dataout\(2);
\inst4|g1:13:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:13:regs|dataout\(2);
\inst4|g2:26:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:26:buffersA|F[2]~2_combout\;
\inst4|g1:26:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:26:regs|dataout\(2);
\inst4|g1:21:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:21:regs|dataout\(2);
\inst4|g1:19:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:19:regs|dataout\(2);
\inst4|g2:0:buffersA|ALT_INV_F[2]~439_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~439_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[2]~438_combout\ <= NOT \inst4|g2:0:buffersA|F[2]~438_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:14:regs|dataout\(2);
\inst4|g1:10:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:10:regs|dataout\(2);
\inst4|g1:15:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:15:regs|dataout\(2);
\inst4|g2:30:buffersA|ALT_INV_F[2]~2_combout\ <= NOT \inst4|g2:30:buffersA|F[2]~2_combout\;
\inst4|g1:30:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:30:regs|dataout\(2);
\inst4|g1:27:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:27:regs|dataout\(2);
\inst4|g1:29:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:29:regs|dataout\(2);
\inst4|g2:31:buffersA|ALT_INV_F[2]~9_combout\ <= NOT \inst4|g2:31:buffersA|F[2]~9_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(2) <= NOT \inst4|g1:31:regs|dataout\(2);
\ALU|ALT_INV_Mux29~0_combout\ <= NOT \ALU|Mux29~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~437_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~437_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~436_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~436_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~435_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~435_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~434_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~434_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:22:regs|dataout\(3);
\inst4|g1:6:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:6:regs|dataout\(3);
\inst4|g1:23:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:23:regs|dataout\(3);
\inst4|g1:17:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:17:regs|dataout\(3);
\inst4|g1:16:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:16:regs|dataout\(3);
\inst4|g1:18:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:18:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~433_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~433_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~432_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~432_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~431_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~431_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:1:regs|dataout\(3);
\inst4|g1:2:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:2:regs|dataout\(3);
\inst4|g1:4:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:4:regs|dataout\(3);
\inst4|g1:5:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:5:regs|dataout\(3);
\inst4|g1:3:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:3:regs|dataout\(3);
\inst4|g1:7:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:7:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~430_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~430_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~429_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~429_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~428_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~428_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:12:regs|dataout\(3);
\inst4|g1:8:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:8:regs|dataout\(3);
\inst4|g1:20:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:20:regs|dataout\(3);
\inst4|g1:28:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:28:regs|dataout\(3);
\inst4|g1:24:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:24:regs|dataout\(3);
\inst4|g1:25:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:25:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~427_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~427_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~426_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~426_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~425_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~425_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:11:regs|dataout\(3);
\inst4|g1:9:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:9:regs|dataout\(3);
\inst4|g1:13:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:13:regs|dataout\(3);
\inst4|g1:21:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:21:regs|dataout\(3);
\inst4|g1:19:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:19:regs|dataout\(3);
\inst4|g1:26:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:26:regs|dataout\(3);
\inst4|g2:0:buffersA|ALT_INV_F[3]~424_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~424_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~423_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~423_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[3]~422_combout\ <= NOT \inst4|g2:0:buffersA|F[3]~422_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:14:regs|dataout\(3);
\inst4|g1:10:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:10:regs|dataout\(3);
\inst4|g1:15:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:15:regs|dataout\(3);
\inst4|g1:27:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:27:regs|dataout\(3);
\inst4|g1:29:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:29:regs|dataout\(3);
\inst4|g1:30:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:30:regs|dataout\(3);
\inst4|g2:31:buffersA|ALT_INV_F[3]~8_combout\ <= NOT \inst4|g2:31:buffersA|F[3]~8_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(3) <= NOT \inst4|g1:31:regs|dataout\(3);
\ALU|ALT_INV_Mux8~0_combout\ <= NOT \ALU|Mux8~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~421_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~421_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~420_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~419_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~419_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~418_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~418_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~417_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~417_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:22:regs|dataout\(24);
\inst4|g1:6:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:6:regs|dataout\(24);
\inst4|g1:23:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:23:regs|dataout\(24);
\inst4|g1:17:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:17:regs|dataout\(24);
\inst4|g1:16:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:16:regs|dataout\(24);
\inst4|g1:18:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:18:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~416_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~416_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~415_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~415_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~414_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~414_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:1:regs|dataout\(24);
\inst4|g1:2:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:2:regs|dataout\(24);
\inst4|g1:4:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:4:regs|dataout\(24);
\inst4|g1:5:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:5:regs|dataout\(24);
\inst4|g1:3:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:3:regs|dataout\(24);
\inst4|g1:7:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:7:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~413_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~413_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~412_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~412_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~411_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~411_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:12:regs|dataout\(24);
\inst4|g1:8:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:8:regs|dataout\(24);
\inst4|g1:20:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:20:regs|dataout\(24);
\inst4|g1:28:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:28:regs|dataout\(24);
\inst4|g1:24:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:24:regs|dataout\(24);
\inst4|g1:25:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:25:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~410_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~410_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~409_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~409_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~408_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~408_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:11:regs|dataout\(24);
\inst4|g1:9:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:9:regs|dataout\(24);
\inst4|g1:13:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:13:regs|dataout\(24);
\inst4|g1:21:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:21:regs|dataout\(24);
\inst4|g1:19:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:19:regs|dataout\(24);
\inst4|g1:26:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:26:regs|dataout\(24);
\inst4|g2:0:buffersA|ALT_INV_F[24]~407_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~407_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~406_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~406_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[24]~405_combout\ <= NOT \inst4|g2:0:buffersA|F[24]~405_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:14:regs|dataout\(24);
\inst4|g1:10:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:10:regs|dataout\(24);
\inst4|g1:15:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:15:regs|dataout\(24);
\inst4|g1:27:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:27:regs|dataout\(24);
\inst4|g1:29:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:29:regs|dataout\(24);
\inst4|g1:30:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:30:regs|dataout\(24);
\inst4|g1:31:regs|ALT_INV_dataout\(24) <= NOT \inst4|g1:31:regs|dataout\(24);
\ALU|ALT_INV_Mux9~0_combout\ <= NOT \ALU|Mux9~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~404_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~404_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~403_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~402_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~402_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~401_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~401_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~400_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~400_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:22:regs|dataout\(23);
\inst4|g1:6:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:6:regs|dataout\(23);
\inst4|g1:23:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:23:regs|dataout\(23);
\inst4|g1:17:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:17:regs|dataout\(23);
\inst4|g1:16:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:16:regs|dataout\(23);
\inst4|g1:18:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:18:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~399_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~399_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~398_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~398_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~397_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~397_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:1:regs|dataout\(23);
\inst4|g1:2:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:2:regs|dataout\(23);
\inst4|g1:4:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:4:regs|dataout\(23);
\inst4|g1:5:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:5:regs|dataout\(23);
\inst4|g1:3:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:3:regs|dataout\(23);
\inst4|g1:7:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:7:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~396_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~396_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~395_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~395_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~394_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~394_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:12:regs|dataout\(23);
\inst4|g1:8:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:8:regs|dataout\(23);
\inst4|g1:20:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:20:regs|dataout\(23);
\inst4|g1:28:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:28:regs|dataout\(23);
\inst4|g1:24:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:24:regs|dataout\(23);
\inst4|g1:25:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:25:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~393_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~393_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~392_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~392_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~391_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~391_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:11:regs|dataout\(23);
\inst4|g1:9:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:9:regs|dataout\(23);
\inst4|g1:13:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:13:regs|dataout\(23);
\inst4|g1:21:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:21:regs|dataout\(23);
\inst4|g1:19:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:19:regs|dataout\(23);
\inst4|g1:26:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:26:regs|dataout\(23);
\inst4|g2:0:buffersA|ALT_INV_F[23]~390_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~390_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~389_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~389_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[23]~388_combout\ <= NOT \inst4|g2:0:buffersA|F[23]~388_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:14:regs|dataout\(23);
\inst4|g1:10:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:10:regs|dataout\(23);
\inst4|g1:15:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:15:regs|dataout\(23);
\inst4|g1:27:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:27:regs|dataout\(23);
\inst4|g1:29:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:29:regs|dataout\(23);
\inst4|g1:30:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:30:regs|dataout\(23);
\inst4|g1:31:regs|ALT_INV_dataout\(23) <= NOT \inst4|g1:31:regs|dataout\(23);
\ALU|ALT_INV_Mux7~0_combout\ <= NOT \ALU|Mux7~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~387_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~387_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~386_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~386_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~385_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~385_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~384_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~384_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~383_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~383_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:22:regs|dataout\(25);
\inst4|g1:6:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:6:regs|dataout\(25);
\inst4|g1:23:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:23:regs|dataout\(25);
\inst4|g1:17:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:17:regs|dataout\(25);
\inst4|g1:16:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:16:regs|dataout\(25);
\inst4|g1:18:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:18:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~382_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~382_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~381_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~381_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~380_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~380_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:1:regs|dataout\(25);
\inst4|g1:2:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:2:regs|dataout\(25);
\inst4|g1:4:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:4:regs|dataout\(25);
\inst4|g1:5:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:5:regs|dataout\(25);
\inst4|g1:3:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:3:regs|dataout\(25);
\inst4|g1:7:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:7:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~379_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~379_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~378_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~378_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~377_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~377_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:12:regs|dataout\(25);
\inst4|g1:8:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:8:regs|dataout\(25);
\inst4|g1:20:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:20:regs|dataout\(25);
\inst4|g1:28:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:28:regs|dataout\(25);
\inst4|g1:24:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:24:regs|dataout\(25);
\inst4|g1:25:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:25:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~376_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~376_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~375_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~375_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~374_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~374_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:11:regs|dataout\(25);
\inst4|g1:9:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:9:regs|dataout\(25);
\inst4|g1:13:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:13:regs|dataout\(25);
\inst4|g1:21:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:21:regs|dataout\(25);
\inst4|g1:19:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:19:regs|dataout\(25);
\inst4|g1:26:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:26:regs|dataout\(25);
\inst4|g2:0:buffersA|ALT_INV_F[25]~373_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~373_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~372_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~372_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[25]~371_combout\ <= NOT \inst4|g2:0:buffersA|F[25]~371_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:14:regs|dataout\(25);
\inst4|g1:10:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:10:regs|dataout\(25);
\inst4|g1:15:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:15:regs|dataout\(25);
\inst4|g1:27:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:27:regs|dataout\(25);
\inst4|g1:29:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:29:regs|dataout\(25);
\inst4|g1:30:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:30:regs|dataout\(25);
\inst4|g1:31:regs|ALT_INV_dataout\(25) <= NOT \inst4|g1:31:regs|dataout\(25);
\ALU|ALT_INV_Mux10~0_combout\ <= NOT \ALU|Mux10~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~370_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~369_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~369_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~368_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~368_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~367_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~367_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~366_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~366_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:22:regs|dataout\(22);
\inst4|g1:6:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:6:regs|dataout\(22);
\inst4|g1:23:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:23:regs|dataout\(22);
\inst4|g1:17:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:17:regs|dataout\(22);
\inst4|g1:16:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:16:regs|dataout\(22);
\inst4|g1:18:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:18:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~365_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~365_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~364_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~364_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~363_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~363_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:1:regs|dataout\(22);
\inst4|g1:2:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:2:regs|dataout\(22);
\inst4|g1:4:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:4:regs|dataout\(22);
\inst4|g1:5:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:5:regs|dataout\(22);
\inst4|g1:3:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:3:regs|dataout\(22);
\inst4|g1:7:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:7:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~362_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~362_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~361_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~361_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~360_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~360_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:12:regs|dataout\(22);
\inst4|g1:8:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:8:regs|dataout\(22);
\inst4|g1:20:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:20:regs|dataout\(22);
\inst4|g1:28:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:28:regs|dataout\(22);
\inst4|g1:24:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:24:regs|dataout\(22);
\inst4|g1:25:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:25:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~359_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~359_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~358_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~358_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~357_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~357_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:11:regs|dataout\(22);
\inst4|g1:9:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:9:regs|dataout\(22);
\inst4|g1:13:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:13:regs|dataout\(22);
\inst4|g1:21:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:21:regs|dataout\(22);
\inst4|g1:19:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:19:regs|dataout\(22);
\inst4|g1:26:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:26:regs|dataout\(22);
\inst4|g2:0:buffersA|ALT_INV_F[22]~356_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~356_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~355_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~355_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[22]~354_combout\ <= NOT \inst4|g2:0:buffersA|F[22]~354_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:14:regs|dataout\(22);
\inst4|g1:10:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:10:regs|dataout\(22);
\inst4|g1:15:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:15:regs|dataout\(22);
\inst4|g1:27:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:27:regs|dataout\(22);
\inst4|g1:29:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:29:regs|dataout\(22);
\inst4|g1:30:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:30:regs|dataout\(22);
\inst4|g1:31:regs|ALT_INV_dataout\(22) <= NOT \inst4|g1:31:regs|dataout\(22);
\ALU|ALT_INV_Equal1~4_combout\ <= NOT \ALU|Equal1~4_combout\;
\ALU|ALT_INV_Equal1~3_combout\ <= NOT \ALU|Equal1~3_combout\;
\ALU|ALT_INV_Equal1~2_combout\ <= NOT \ALU|Equal1~2_combout\;
\ALU|ALT_INV_Mux22~0_combout\ <= NOT \ALU|Mux22~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~353_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~353_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~352_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~352_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~351_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~351_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~350_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~350_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:22:regs|dataout\(10);
\inst4|g1:6:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:6:regs|dataout\(10);
\inst4|g1:23:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:23:regs|dataout\(10);
\inst4|g1:17:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:17:regs|dataout\(10);
\inst4|g1:16:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:16:regs|dataout\(10);
\inst4|g1:18:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:18:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~349_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~349_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~348_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~348_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~347_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~347_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:1:regs|dataout\(10);
\inst4|g1:2:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:2:regs|dataout\(10);
\inst4|g1:4:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:4:regs|dataout\(10);
\inst4|g1:5:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:5:regs|dataout\(10);
\inst4|g1:3:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:3:regs|dataout\(10);
\inst4|g1:7:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:7:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~346_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~346_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~345_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~345_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~344_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~344_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:12:regs|dataout\(10);
\inst4|g1:8:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:8:regs|dataout\(10);
\inst4|g1:20:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:20:regs|dataout\(10);
\inst4|g1:28:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:28:regs|dataout\(10);
\inst4|g1:24:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:24:regs|dataout\(10);
\inst4|g1:25:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:25:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~343_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~343_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~342_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~342_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~341_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~341_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:11:regs|dataout\(10);
\inst4|g1:9:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:9:regs|dataout\(10);
\inst4|g1:13:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:13:regs|dataout\(10);
\inst4|g1:21:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:21:regs|dataout\(10);
\inst4|g1:19:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:19:regs|dataout\(10);
\inst4|g1:26:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:26:regs|dataout\(10);
\inst4|g2:0:buffersA|ALT_INV_F[10]~340_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~340_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~339_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~339_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[10]~338_combout\ <= NOT \inst4|g2:0:buffersA|F[10]~338_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:14:regs|dataout\(10);
\inst4|g1:10:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:10:regs|dataout\(10);
\inst4|g1:15:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:15:regs|dataout\(10);
\inst4|g1:27:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:27:regs|dataout\(10);
\inst4|g1:29:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:29:regs|dataout\(10);
\inst4|g1:30:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:30:regs|dataout\(10);
\inst4|g2:31:buffersA|ALT_INV_F[10]~7_combout\ <= NOT \inst4|g2:31:buffersA|F[10]~7_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(10) <= NOT \inst4|g1:31:regs|dataout\(10);
\ALU|ALT_INV_Mux31~0_combout\ <= NOT \ALU|Mux31~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~337_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~337_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~336_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~336_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~335_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~335_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:22:regs|dataout\(1);
\inst4|g1:6:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:6:regs|dataout\(1);
\inst4|g1:23:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:23:regs|dataout\(1);
\inst4|g2:18:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:18:buffersA|F[1]~1_combout\;
\inst4|g1:18:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:18:regs|dataout\(1);
\inst4|g1:17:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:17:regs|dataout\(1);
\inst4|g1:16:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:16:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~334_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~334_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~333_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~333_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:1:regs|dataout\(1);
\inst4|g1:2:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:2:regs|dataout\(1);
\inst4|g2:5:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:5:buffersA|F[1]~1_combout\;
\inst4|g1:5:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:5:regs|dataout\(1);
\inst4|g2:3:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:3:buffersA|F[1]~1_combout\;
\inst4|g1:3:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:3:regs|dataout\(1);
\inst4|g2:7:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:7:buffersA|F[1]~1_combout\;
\inst4|g1:7:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:7:regs|dataout\(1);
\inst4|g1:4:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:4:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~332_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~332_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~331_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~331_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:12:regs|dataout\(1);
\inst4|g1:8:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:8:regs|dataout\(1);
\inst4|g1:20:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:20:regs|dataout\(1);
\inst4|g2:25:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:25:buffersA|F[1]~1_combout\;
\inst4|g1:25:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:25:regs|dataout\(1);
\inst4|g1:28:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:28:regs|dataout\(1);
\inst4|g1:24:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:24:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~330_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~330_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~329_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~329_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:11:regs|dataout\(1);
\inst4|g1:9:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:9:regs|dataout\(1);
\inst4|g1:13:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:13:regs|dataout\(1);
\inst4|g2:26:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:26:buffersA|F[1]~1_combout\;
\inst4|g1:26:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:26:regs|dataout\(1);
\inst4|g1:21:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:21:regs|dataout\(1);
\inst4|g1:19:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:19:regs|dataout\(1);
\inst4|g2:0:buffersA|ALT_INV_F[1]~328_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~328_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[1]~327_combout\ <= NOT \inst4|g2:0:buffersA|F[1]~327_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:14:regs|dataout\(1);
\inst4|g1:10:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:10:regs|dataout\(1);
\inst4|g1:15:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:15:regs|dataout\(1);
\inst4|g2:30:buffersA|ALT_INV_F[1]~1_combout\ <= NOT \inst4|g2:30:buffersA|F[1]~1_combout\;
\inst4|g1:30:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:30:regs|dataout\(1);
\inst4|g1:27:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:27:regs|dataout\(1);
\inst4|g1:29:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:29:regs|dataout\(1);
\inst4|g2:31:buffersA|ALT_INV_F[1]~6_combout\ <= NOT \inst4|g2:31:buffersA|F[1]~6_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(1) <= NOT \inst4|g1:31:regs|dataout\(1);
\ALU|ALT_INV_Mux32~0_combout\ <= NOT \ALU|Mux32~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~326_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~326_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~325_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~325_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~324_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~324_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:22:regs|dataout\(0);
\inst4|g1:6:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:6:regs|dataout\(0);
\inst4|g1:23:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:23:regs|dataout\(0);
\inst4|g2:18:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:18:buffersA|F[0]~0_combout\;
\inst4|g1:18:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:18:regs|dataout\(0);
\inst4|g1:17:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:17:regs|dataout\(0);
\inst4|g1:16:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:16:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~323_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~323_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~322_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~322_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:1:regs|dataout\(0);
\inst4|g1:2:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:2:regs|dataout\(0);
\inst4|g2:5:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:5:buffersA|F[0]~0_combout\;
\inst4|g1:5:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:5:regs|dataout\(0);
\inst4|g2:3:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:3:buffersA|F[0]~0_combout\;
\inst4|g1:3:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:3:regs|dataout\(0);
\inst4|g2:7:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:7:buffersA|F[0]~0_combout\;
\inst4|g1:7:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:7:regs|dataout\(0);
\inst4|g1:4:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:4:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~321_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~321_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~320_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~320_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:12:regs|dataout\(0);
\inst4|g1:8:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:8:regs|dataout\(0);
\inst4|g1:20:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:20:regs|dataout\(0);
\inst4|g2:25:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:25:buffersA|F[0]~0_combout\;
\inst4|g1:25:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:25:regs|dataout\(0);
\inst4|g1:28:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:28:regs|dataout\(0);
\inst4|g1:24:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:24:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~319_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~319_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~318_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~318_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:11:regs|dataout\(0);
\inst4|g1:9:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:9:regs|dataout\(0);
\inst4|g1:13:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:13:regs|dataout\(0);
\inst4|g2:26:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:26:buffersA|F[0]~0_combout\;
\inst4|g1:26:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:26:regs|dataout\(0);
\inst4|g1:21:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:21:regs|dataout\(0);
\inst4|g1:19:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:19:regs|dataout\(0);
\inst4|g2:0:buffersA|ALT_INV_F[0]~317_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~317_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[0]~316_combout\ <= NOT \inst4|g2:0:buffersA|F[0]~316_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:14:regs|dataout\(0);
\inst4|g1:10:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:10:regs|dataout\(0);
\inst4|g1:15:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:15:regs|dataout\(0);
\inst4|g2:30:buffersA|ALT_INV_F[0]~0_combout\ <= NOT \inst4|g2:30:buffersA|F[0]~0_combout\;
\inst4|g1:30:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:30:regs|dataout\(0);
\inst4|g1:27:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:27:regs|dataout\(0);
\inst4|g1:29:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:29:regs|dataout\(0);
\inst4|g2:31:buffersA|ALT_INV_F[0]~5_combout\ <= NOT \inst4|g2:31:buffersA|F[0]~5_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(0) <= NOT \inst4|g1:31:regs|dataout\(0);
\ALU|ALT_INV_Mux12~0_combout\ <= NOT \ALU|Mux12~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~315_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~315_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~314_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~314_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~313_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~313_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~312_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~312_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~311_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~311_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:22:regs|dataout\(20);
\inst4|g1:6:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:6:regs|dataout\(20);
\inst4|g1:23:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:23:regs|dataout\(20);
\inst4|g1:17:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:17:regs|dataout\(20);
\inst4|g1:16:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:16:regs|dataout\(20);
\inst4|g1:18:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:18:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~310_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~310_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~309_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~309_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~308_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~308_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:1:regs|dataout\(20);
\inst4|g1:2:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:2:regs|dataout\(20);
\inst4|g1:4:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:4:regs|dataout\(20);
\inst4|g1:5:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:5:regs|dataout\(20);
\inst4|g1:3:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:3:regs|dataout\(20);
\inst4|g1:7:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:7:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~307_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~307_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~306_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~306_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~305_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~305_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:12:regs|dataout\(20);
\inst4|g1:8:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:8:regs|dataout\(20);
\inst4|g1:20:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:20:regs|dataout\(20);
\inst4|g1:28:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:28:regs|dataout\(20);
\inst4|g1:24:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:24:regs|dataout\(20);
\inst4|g1:25:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:25:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~304_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~304_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~303_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~302_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~302_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:11:regs|dataout\(20);
\inst4|g1:9:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:9:regs|dataout\(20);
\inst4|g1:13:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:13:regs|dataout\(20);
\inst4|g1:21:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:21:regs|dataout\(20);
\inst4|g1:19:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:19:regs|dataout\(20);
\inst4|g1:26:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:26:regs|dataout\(20);
\inst4|g2:0:buffersA|ALT_INV_F[20]~301_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~301_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~300_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~300_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[20]~299_combout\ <= NOT \inst4|g2:0:buffersA|F[20]~299_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:14:regs|dataout\(20);
\inst4|g1:10:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:10:regs|dataout\(20);
\inst4|g1:15:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:15:regs|dataout\(20);
\inst4|g1:27:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:27:regs|dataout\(20);
\inst4|g1:29:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:29:regs|dataout\(20);
\inst4|g1:30:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:30:regs|dataout\(20);
\inst4|g1:31:regs|ALT_INV_dataout\(20) <= NOT \inst4|g1:31:regs|dataout\(20);
\ALU|ALT_INV_Mux21~0_combout\ <= NOT \ALU|Mux21~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~298_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~298_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~297_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~297_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~296_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~296_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~295_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~295_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:22:regs|dataout\(11);
\inst4|g1:6:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:6:regs|dataout\(11);
\inst4|g1:23:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:23:regs|dataout\(11);
\inst4|g1:17:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:17:regs|dataout\(11);
\inst4|g1:16:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:16:regs|dataout\(11);
\inst4|g1:18:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:18:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~294_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~294_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~293_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~293_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~292_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~292_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:1:regs|dataout\(11);
\inst4|g1:2:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:2:regs|dataout\(11);
\inst4|g1:4:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:4:regs|dataout\(11);
\inst4|g1:5:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:5:regs|dataout\(11);
\inst4|g1:3:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:3:regs|dataout\(11);
\inst4|g1:7:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:7:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~291_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~291_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~290_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~290_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~289_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~289_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:12:regs|dataout\(11);
\inst4|g1:8:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:8:regs|dataout\(11);
\inst4|g1:20:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:20:regs|dataout\(11);
\inst4|g1:28:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:28:regs|dataout\(11);
\inst4|g1:24:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:24:regs|dataout\(11);
\inst4|g1:25:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:25:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~288_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~288_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~287_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~287_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~286_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~286_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:11:regs|dataout\(11);
\inst4|g1:9:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:9:regs|dataout\(11);
\inst4|g1:13:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:13:regs|dataout\(11);
\inst4|g1:21:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:21:regs|dataout\(11);
\inst4|g1:19:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:19:regs|dataout\(11);
\inst4|g1:26:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:26:regs|dataout\(11);
\inst4|g2:0:buffersA|ALT_INV_F[11]~285_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~285_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~284_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~284_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[11]~283_combout\ <= NOT \inst4|g2:0:buffersA|F[11]~283_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:14:regs|dataout\(11);
\inst4|g1:10:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:10:regs|dataout\(11);
\inst4|g1:15:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:15:regs|dataout\(11);
\inst4|g1:27:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:27:regs|dataout\(11);
\inst4|g1:29:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:29:regs|dataout\(11);
\inst4|g1:30:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:30:regs|dataout\(11);
\inst4|g2:31:buffersA|ALT_INV_F[11]~4_combout\ <= NOT \inst4|g2:31:buffersA|F[11]~4_combout\;
\inst4|g1:31:regs|ALT_INV_dataout\(11) <= NOT \inst4|g1:31:regs|dataout\(11);
\ALU|ALT_INV_Mux11~0_combout\ <= NOT \ALU|Mux11~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~282_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~282_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~281_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~281_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~280_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~280_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~279_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~279_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~278_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~278_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:22:regs|dataout\(21);
\inst4|g1:6:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:6:regs|dataout\(21);
\inst4|g1:23:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:23:regs|dataout\(21);
\inst4|g1:17:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:17:regs|dataout\(21);
\inst4|g1:16:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:16:regs|dataout\(21);
\inst4|g1:18:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:18:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~277_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~277_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~276_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~276_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~275_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~275_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:1:regs|dataout\(21);
\inst4|g1:2:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:2:regs|dataout\(21);
\inst4|g1:4:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:4:regs|dataout\(21);
\inst4|g1:5:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:5:regs|dataout\(21);
\inst4|g1:3:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:3:regs|dataout\(21);
\inst4|g1:7:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:7:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~274_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~274_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~273_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~273_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~272_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~272_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:12:regs|dataout\(21);
\inst4|g1:8:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:8:regs|dataout\(21);
\inst4|g1:20:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:20:regs|dataout\(21);
\inst4|g1:28:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:28:regs|dataout\(21);
\inst4|g1:24:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:24:regs|dataout\(21);
\inst4|g1:25:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:25:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~271_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~271_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~270_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~270_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~269_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:11:regs|dataout\(21);
\inst4|g1:9:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:9:regs|dataout\(21);
\inst4|g1:13:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:13:regs|dataout\(21);
\inst4|g1:21:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:21:regs|dataout\(21);
\inst4|g1:19:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:19:regs|dataout\(21);
\inst4|g1:26:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:26:regs|dataout\(21);
\inst4|g2:0:buffersA|ALT_INV_F[21]~268_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~268_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~267_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~267_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[21]~266_combout\ <= NOT \inst4|g2:0:buffersA|F[21]~266_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:14:regs|dataout\(21);
\inst4|g1:10:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:10:regs|dataout\(21);
\inst4|g1:15:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:15:regs|dataout\(21);
\inst4|g1:27:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:27:regs|dataout\(21);
\inst4|g1:29:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:29:regs|dataout\(21);
\inst4|g1:30:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:30:regs|dataout\(21);
\inst4|g1:31:regs|ALT_INV_dataout\(21) <= NOT \inst4|g1:31:regs|dataout\(21);
\ALU|ALT_INV_Mux2~0_combout\ <= NOT \ALU|Mux2~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~265_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~265_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~264_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~264_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~263_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~263_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~262_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~262_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~261_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~261_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:22:regs|dataout\(30);
\inst4|g1:6:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:6:regs|dataout\(30);
\inst4|g1:23:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:23:regs|dataout\(30);
\inst4|g1:17:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:17:regs|dataout\(30);
\inst4|g1:16:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:16:regs|dataout\(30);
\inst4|g1:18:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:18:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~260_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~260_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~259_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~259_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~258_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~258_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:1:regs|dataout\(30);
\inst4|g1:2:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:2:regs|dataout\(30);
\inst4|g1:4:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:4:regs|dataout\(30);
\inst4|g1:5:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:5:regs|dataout\(30);
\inst4|g1:3:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:3:regs|dataout\(30);
\inst4|g1:7:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:7:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~257_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~257_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~256_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~256_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~255_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~255_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:12:regs|dataout\(30);
\inst4|g1:8:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:8:regs|dataout\(30);
\inst4|g1:20:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:20:regs|dataout\(30);
\inst4|g1:28:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:28:regs|dataout\(30);
\inst4|g1:24:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:24:regs|dataout\(30);
\inst4|g1:25:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:25:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~254_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~254_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~253_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~253_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~252_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~252_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:11:regs|dataout\(30);
\inst4|g1:9:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:9:regs|dataout\(30);
\inst4|g1:13:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:13:regs|dataout\(30);
\inst4|g1:21:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:21:regs|dataout\(30);
\inst4|g1:19:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:19:regs|dataout\(30);
\inst4|g1:26:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:26:regs|dataout\(30);
\inst4|g2:0:buffersA|ALT_INV_F[30]~251_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~251_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~250_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~250_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[30]~249_combout\ <= NOT \inst4|g2:0:buffersA|F[30]~249_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:14:regs|dataout\(30);
\inst4|g1:10:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:10:regs|dataout\(30);
\inst4|g1:15:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:15:regs|dataout\(30);
\inst4|g1:27:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:27:regs|dataout\(30);
\inst4|g1:29:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:29:regs|dataout\(30);
\inst4|g1:30:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:30:regs|dataout\(30);
\inst4|g1:31:regs|ALT_INV_dataout\(30) <= NOT \inst4|g1:31:regs|dataout\(30);
\ALU|ALT_INV_Equal1~1_combout\ <= NOT \ALU|Equal1~1_combout\;
\ALU|ALT_INV_Mux13~0_combout\ <= NOT \ALU|Mux13~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~248_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~248_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~247_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~247_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~246_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~246_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~245_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~245_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~244_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~244_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:22:regs|dataout\(19);
\inst4|g1:6:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:6:regs|dataout\(19);
\inst4|g1:23:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:23:regs|dataout\(19);
\inst4|g1:17:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:17:regs|dataout\(19);
\inst4|g1:16:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:16:regs|dataout\(19);
\inst4|g1:18:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:18:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~243_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~243_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~242_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~242_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~241_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~241_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:1:regs|dataout\(19);
\inst4|g1:2:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:2:regs|dataout\(19);
\inst4|g1:4:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:4:regs|dataout\(19);
\inst4|g1:5:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:5:regs|dataout\(19);
\inst4|g1:3:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:3:regs|dataout\(19);
\inst4|g1:7:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:7:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~240_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~240_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~239_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~239_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~238_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~238_combout\;
\inst4|g1:12:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:12:regs|dataout\(19);
\inst4|g1:8:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:8:regs|dataout\(19);
\inst4|g1:20:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:20:regs|dataout\(19);
\inst4|g1:28:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:28:regs|dataout\(19);
\inst4|g1:24:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:24:regs|dataout\(19);
\inst4|g1:25:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:25:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~237_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~237_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~236_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~236_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~235_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~235_combout\;
\inst4|g1:11:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:11:regs|dataout\(19);
\inst4|g1:9:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:9:regs|dataout\(19);
\inst4|g1:13:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:13:regs|dataout\(19);
\inst4|g1:21:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:21:regs|dataout\(19);
\inst4|g1:19:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:19:regs|dataout\(19);
\inst4|g1:26:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:26:regs|dataout\(19);
\inst4|g2:0:buffersA|ALT_INV_F[19]~234_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~234_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~233_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~233_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[19]~232_combout\ <= NOT \inst4|g2:0:buffersA|F[19]~232_combout\;
\inst4|g1:14:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:14:regs|dataout\(19);
\inst4|g1:10:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:10:regs|dataout\(19);
\inst4|g1:15:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:15:regs|dataout\(19);
\inst4|g1:27:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:27:regs|dataout\(19);
\inst4|g1:29:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:29:regs|dataout\(19);
\inst4|g1:30:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:30:regs|dataout\(19);
\inst4|g1:31:regs|ALT_INV_dataout\(19) <= NOT \inst4|g1:31:regs|dataout\(19);
\ALU|ALT_INV_Mux14~0_combout\ <= NOT \ALU|Mux14~0_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~231_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~231_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~230_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~230_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~229_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~229_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~228_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~228_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~227_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~227_combout\;
\inst4|g1:22:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:22:regs|dataout\(18);
\inst4|g1:6:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:6:regs|dataout\(18);
\inst4|g1:23:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:23:regs|dataout\(18);
\inst4|g1:17:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:17:regs|dataout\(18);
\inst4|g1:16:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:16:regs|dataout\(18);
\inst4|g1:18:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:18:regs|dataout\(18);
\inst4|g2:0:buffersA|ALT_INV_F[18]~226_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~226_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~225_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~225_combout\;
\inst4|g2:0:buffersA|ALT_INV_F[18]~224_combout\ <= NOT \inst4|g2:0:buffersA|F[18]~224_combout\;
\inst4|g1:1:regs|ALT_INV_dataout\(18) <= NOT \inst4|g1:1:regs|dataout\(18);
\IR|ALT_INV_dataout[24]~DUPLICATE_q\ <= NOT \IR|dataout[24]~DUPLICATE_q\;
\IR|ALT_INV_dataout[25]~DUPLICATE_q\ <= NOT \IR|dataout[25]~DUPLICATE_q\;
\IR|ALT_INV_dataout[31]~DUPLICATE_q\ <= NOT \IR|dataout[31]~DUPLICATE_q\;
\inst13|ALT_INV_DATA_OUT[10]~DUPLICATE_q\ <= NOT \inst13|DATA_OUT[10]~DUPLICATE_q\;
\inst13|ALT_INV_DATA_OUT[11]~DUPLICATE_q\ <= NOT \inst13|DATA_OUT[11]~DUPLICATE_q\;
\inst13|ALT_INV_DATA_OUT[12]~DUPLICATE_q\ <= NOT \inst13|DATA_OUT[12]~DUPLICATE_q\;
\ALT_INV_reset~inputCLKENA0_outclk\ <= NOT \reset~inputCLKENA0_outclk\;
\ALT_INV_clock~inputCLKENA0_outclk\ <= NOT \clock~inputCLKENA0_outclk\;
\ALT_INV_IO_IN[0]~input_o\ <= NOT \IO_IN[0]~input_o\;
\ALT_INV_IO_IN[1]~input_o\ <= NOT \IO_IN[1]~input_o\;
\ALT_INV_IO_IN[2]~input_o\ <= NOT \IO_IN[2]~input_o\;
\ALT_INV_IO_IN[3]~input_o\ <= NOT \IO_IN[3]~input_o\;
\ALT_INV_IO_IN[4]~input_o\ <= NOT \IO_IN[4]~input_o\;
\ALT_INV_IO_IN[5]~input_o\ <= NOT \IO_IN[5]~input_o\;
\ALT_INV_IO_IN[6]~input_o\ <= NOT \IO_IN[6]~input_o\;
\ALT_INV_IO_IN[7]~input_o\ <= NOT \IO_IN[7]~input_o\;
\ALT_INV_IO_IN[8]~input_o\ <= NOT \IO_IN[8]~input_o\;
\ALT_INV_IO_IN[9]~input_o\ <= NOT \IO_IN[9]~input_o\;
\ALT_INV_IO_IN[10]~input_o\ <= NOT \IO_IN[10]~input_o\;
\ALT_INV_IO_IN[11]~input_o\ <= NOT \IO_IN[11]~input_o\;
\ALT_INV_IO_IN[12]~input_o\ <= NOT \IO_IN[12]~input_o\;
\ALT_INV_IO_IN[13]~input_o\ <= NOT \IO_IN[13]~input_o\;
\ALT_INV_IO_IN[14]~input_o\ <= NOT \IO_IN[14]~input_o\;
\ALT_INV_IO_IN[15]~input_o\ <= NOT \IO_IN[15]~input_o\;
\ALT_INV_IO_IN[16]~input_o\ <= NOT \IO_IN[16]~input_o\;
\ALT_INV_IO_IN[17]~input_o\ <= NOT \IO_IN[17]~input_o\;
\ALT_INV_IO_IN[18]~input_o\ <= NOT \IO_IN[18]~input_o\;
\ALT_INV_IO_IN[19]~input_o\ <= NOT \IO_IN[19]~input_o\;
\ALT_INV_IO_IN[20]~input_o\ <= NOT \IO_IN[20]~input_o\;
\ALT_INV_IO_IN[21]~input_o\ <= NOT \IO_IN[21]~input_o\;
\ALT_INV_IO_IN[22]~input_o\ <= NOT \IO_IN[22]~input_o\;
\ALT_INV_IO_IN[23]~input_o\ <= NOT \IO_IN[23]~input_o\;
\ALT_INV_IO_IN[24]~input_o\ <= NOT \IO_IN[24]~input_o\;
\ALT_INV_IO_IN[25]~input_o\ <= NOT \IO_IN[25]~input_o\;
\ALT_INV_IO_IN[26]~input_o\ <= NOT \IO_IN[26]~input_o\;
\ALT_INV_IO_IN[27]~input_o\ <= NOT \IO_IN[27]~input_o\;
\ALT_INV_IO_IN[28]~input_o\ <= NOT \IO_IN[28]~input_o\;
\ALT_INV_IO_IN[29]~input_o\ <= NOT \IO_IN[29]~input_o\;
\ALT_INV_IO_IN[30]~input_o\ <= NOT \IO_IN[30]~input_o\;
\ALT_INV_IO_IN[31]~input_o\ <= NOT \IO_IN[31]~input_o\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~477_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~477_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[4]~476_combout\ <= NOT \inst4|g2:0:buffersB|F[4]~476_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~475_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~475_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~474_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~474_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~473_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~473_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~472_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~472_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~471_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~471_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~470_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~470_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~469_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~469_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~468_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~468_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~467_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~467_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[18]~466_combout\ <= NOT \inst4|g2:0:buffersB|F[18]~466_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~465_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~465_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~464_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~464_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~463_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~463_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~462_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~462_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~461_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~461_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~460_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~460_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~459_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~459_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[29]~458_combout\ <= NOT \inst4|g2:0:buffersB|F[29]~458_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~457_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~457_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[3]~456_combout\ <= NOT \inst4|g2:0:buffersB|F[3]~456_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~455_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~455_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~454_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~454_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~453_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~453_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~452_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~452_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~451_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~451_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~450_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~450_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~449_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~449_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~448_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~448_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~447_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~447_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[15]~446_combout\ <= NOT \inst4|g2:0:buffersB|F[15]~446_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~445_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~445_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~444_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~444_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~443_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~443_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~442_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~442_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~441_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~441_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~440_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~440_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~439_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~439_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~438_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~438_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~437_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~437_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[16]~436_combout\ <= NOT \inst4|g2:0:buffersB|F[16]~436_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~435_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~435_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~434_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~434_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~433_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~433_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~432_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~432_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~431_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~431_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~430_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~430_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~429_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~429_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~428_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~428_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~427_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~427_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[17]~426_combout\ <= NOT \inst4|g2:0:buffersB|F[17]~426_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~425_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~425_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~424_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~424_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~423_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~423_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~422_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~422_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~421_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~421_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~420_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~420_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~419_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~419_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[23]~418_combout\ <= NOT \inst4|g2:0:buffersB|F[23]~418_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~417_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~417_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~416_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~416_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~415_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~415_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~414_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~414_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~413_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~413_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~412_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~412_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~411_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~411_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[24]~410_combout\ <= NOT \inst4|g2:0:buffersB|F[24]~410_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~409_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~409_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~408_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~408_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~407_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~407_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~406_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~406_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~405_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~405_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~404_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~404_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~403_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~403_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[25]~402_combout\ <= NOT \inst4|g2:0:buffersB|F[25]~402_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~401_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~401_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~400_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~400_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~399_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~399_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~398_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~398_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~397_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~397_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~396_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~396_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~395_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~395_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[26]~394_combout\ <= NOT \inst4|g2:0:buffersB|F[26]~394_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~393_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~393_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~392_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~392_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~391_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~391_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~390_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~390_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~389_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~389_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~388_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~388_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~387_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~387_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[27]~386_combout\ <= NOT \inst4|g2:0:buffersB|F[27]~386_combout\;
\inst4|g2:0:buffersB|ALT_INV_F[28]~385_combout\ <= NOT \inst4|g2:0:buffersB|F[28]~385_combout\;

-- Location: IOOBUF_X72_Y0_N19
\DBus[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[31]~32_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(31));

-- Location: IOOBUF_X58_Y0_N93
\DBus[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[30]~34_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(30));

-- Location: IOOBUF_X56_Y0_N19
\DBus[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[29]~35_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(29));

-- Location: IOOBUF_X68_Y0_N53
\DBus[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[28]~36_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(28));

-- Location: IOOBUF_X56_Y0_N53
\DBus[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[27]~37_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(27));

-- Location: IOOBUF_X70_Y0_N2
\DBus[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[26]~38_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(26));

-- Location: IOOBUF_X72_Y0_N53
\DBus[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[25]~39_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(25));

-- Location: IOOBUF_X88_Y0_N54
\DBus[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[24]~40_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(24));

-- Location: IOOBUF_X89_Y4_N45
\DBus[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[23]~41_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(23));

-- Location: IOOBUF_X58_Y0_N42
\DBus[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[22]~42_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(22));

-- Location: IOOBUF_X54_Y0_N36
\DBus[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[21]~43_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(21));

-- Location: IOOBUF_X64_Y0_N53
\DBus[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[20]~44_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(20));

-- Location: IOOBUF_X68_Y0_N19
\DBus[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[19]~45_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(19));

-- Location: IOOBUF_X60_Y0_N36
\DBus[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[18]~46_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(18));

-- Location: IOOBUF_X58_Y0_N76
\DBus[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[17]~47_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(17));

-- Location: IOOBUF_X70_Y0_N19
\DBus[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[16]~48_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(16));

-- Location: IOOBUF_X60_Y0_N53
\DBus[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[15]~49_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(15));

-- Location: IOOBUF_X72_Y0_N2
\DBus[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[14]~50_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(14));

-- Location: IOOBUF_X60_Y0_N2
\DBus[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[13]~51_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(13));

-- Location: IOOBUF_X56_Y0_N2
\DBus[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[12]~52_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(12));

-- Location: IOOBUF_X58_Y0_N59
\DBus[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[11]~53_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(11));

-- Location: IOOBUF_X89_Y11_N79
\DBus[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[10]~54_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(10));

-- Location: IOOBUF_X64_Y0_N2
\DBus[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[9]~55_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(9));

-- Location: IOOBUF_X64_Y0_N36
\DBus[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[8]~56_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(8));

-- Location: IOOBUF_X40_Y0_N36
\DBus[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[7]~57_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(7));

-- Location: IOOBUF_X89_Y15_N39
\DBus[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[6]~58_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(6));

-- Location: IOOBUF_X88_Y0_N3
\DBus[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[5]~59_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(5));

-- Location: IOOBUF_X89_Y11_N96
\DBus[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[4]~60_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(4));

-- Location: IOOBUF_X68_Y0_N36
\DBus[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[3]~61_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(3));

-- Location: IOOBUF_X89_Y15_N56
\DBus[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[2]~62_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(2));

-- Location: IOOBUF_X74_Y0_N93
\DBus[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[1]~63_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(1));

-- Location: IOOBUF_X89_Y13_N39
\DBus[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tri1[0]~64_combout\,
	oe => \tri1[31]~33_combout\,
	devoe => ww_devoe,
	o => ww_DBus(0));

-- Location: IOOBUF_X89_Y6_N56
\IO_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[31]~48_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(31));

-- Location: IOOBUF_X30_Y0_N53
\IO_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[30]~265_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(30));

-- Location: IOOBUF_X86_Y0_N19
\IO_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[29]~165_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(29));

-- Location: IOOBUF_X76_Y0_N36
\IO_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[28]~182_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(28));

-- Location: IOOBUF_X10_Y81_N59
\IO_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[27]~65_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(27));

-- Location: IOOBUF_X2_Y81_N76
\IO_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[26]~82_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(26));

-- Location: IOOBUF_X6_Y0_N2
\IO_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[25]~387_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(25));

-- Location: IOOBUF_X24_Y81_N19
\IO_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[24]~421_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(24));

-- Location: IOOBUF_X30_Y0_N2
\IO_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[23]~404_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(23));

-- Location: IOOBUF_X76_Y0_N19
\IO_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[22]~370_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(22));

-- Location: IOOBUF_X6_Y81_N2
\IO_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[21]~282_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(21));

-- Location: IOOBUF_X10_Y0_N42
\IO_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[20]~315_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(20));

-- Location: IOOBUF_X20_Y81_N2
\IO_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[19]~248_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(19));

-- Location: IOOBUF_X10_Y81_N93
\IO_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[18]~231_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(18));

-- Location: IOOBUF_X76_Y0_N2
\IO_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[17]~148_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(17));

-- Location: IOOBUF_X66_Y0_N42
\IO_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[16]~131_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(16));

-- Location: IOOBUF_X2_Y0_N59
\IO_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[15]~547_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(15));

-- Location: IOOBUF_X76_Y0_N53
\IO_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[14]~530_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(14));

-- Location: IOOBUF_X89_Y16_N5
\IO_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[13]~481_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(13));

-- Location: IOOBUF_X26_Y0_N59
\IO_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[12]~464_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(12));

-- Location: IOOBUF_X10_Y0_N76
\IO_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[11]~298_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(11));

-- Location: IOOBUF_X66_Y0_N59
\IO_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[10]~353_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(10));

-- Location: IOOBUF_X8_Y0_N53
\IO_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[9]~214_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(9));

-- Location: IOOBUF_X30_Y0_N36
\IO_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[8]~198_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(8));

-- Location: IOOBUF_X89_Y9_N56
\IO_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[7]~114_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(7));

-- Location: IOOBUF_X30_Y81_N53
\IO_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[6]~98_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(6));

-- Location: IOOBUF_X26_Y0_N42
\IO_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[5]~513_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(5));

-- Location: IOOBUF_X78_Y0_N2
\IO_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[4]~497_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(4));

-- Location: IOOBUF_X20_Y81_N53
\IO_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[3]~437_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(3));

-- Location: IOOBUF_X84_Y0_N36
\IO_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[2]~448_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(2));

-- Location: IOOBUF_X62_Y0_N2
\IO_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[1]~337_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(1));

-- Location: IOOBUF_X86_Y0_N36
\IO_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[0]~326_combout\,
	oe => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_IO_OUT(0));

-- Location: IOOBUF_X89_Y6_N5
\RSource1[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[31]~48_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(31));

-- Location: IOOBUF_X50_Y0_N76
\RSource1[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[30]~265_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(30));

-- Location: IOOBUF_X86_Y0_N53
\RSource1[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[29]~165_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(29));

-- Location: IOOBUF_X70_Y0_N53
\RSource1[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[28]~182_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(28));

-- Location: IOOBUF_X14_Y81_N2
\RSource1[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[27]~65_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(27));

-- Location: IOOBUF_X2_Y81_N42
\RSource1[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[26]~82_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(26));

-- Location: IOOBUF_X14_Y0_N36
\RSource1[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[25]~387_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(25));

-- Location: IOOBUF_X24_Y81_N2
\RSource1[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[24]~421_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(24));

-- Location: IOOBUF_X18_Y0_N76
\RSource1[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[23]~404_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(23));

-- Location: IOOBUF_X89_Y4_N79
\RSource1[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[22]~370_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(22));

-- Location: IOOBUF_X8_Y81_N36
\RSource1[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[21]~282_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(21));

-- Location: IOOBUF_X8_Y0_N19
\RSource1[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[20]~315_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(20));

-- Location: IOOBUF_X20_Y81_N19
\RSource1[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[19]~248_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(19));

-- Location: IOOBUF_X22_Y81_N53
\RSource1[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[18]~231_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(18));

-- Location: IOOBUF_X84_Y0_N2
\RSource1[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[17]~148_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(17));

-- Location: IOOBUF_X66_Y0_N76
\RSource1[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[16]~131_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(16));

-- Location: IOOBUF_X18_Y0_N59
\RSource1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[15]~547_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(15));

-- Location: IOOBUF_X72_Y0_N36
\RSource1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[14]~530_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(14));

-- Location: IOOBUF_X89_Y15_N5
\RSource1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[13]~481_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(13));

-- Location: IOOBUF_X6_Y0_N53
\RSource1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[12]~464_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(12));

-- Location: IOOBUF_X10_Y0_N93
\RSource1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[11]~298_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(11));

-- Location: IOOBUF_X78_Y0_N36
\RSource1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[10]~353_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(10));

-- Location: IOOBUF_X4_Y0_N53
\RSource1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[9]~214_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(9));

-- Location: IOOBUF_X34_Y0_N93
\RSource1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[8]~198_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(8));

-- Location: IOOBUF_X89_Y6_N39
\RSource1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[7]~114_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(7));

-- Location: IOOBUF_X28_Y81_N53
\RSource1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[6]~98_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(6));

-- Location: IOOBUF_X22_Y0_N2
\RSource1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[5]~513_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(5));

-- Location: IOOBUF_X82_Y0_N76
\RSource1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[4]~497_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(4));

-- Location: IOOBUF_X28_Y81_N2
\RSource1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[3]~437_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(3));

-- Location: IOOBUF_X88_Y0_N20
\RSource1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[2]~448_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(2));

-- Location: IOOBUF_X78_Y0_N19
\RSource1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[1]~337_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(1));

-- Location: IOOBUF_X84_Y0_N19
\RSource1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersA|F[0]~326_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource1(0));

-- Location: IOOBUF_X68_Y0_N2
\RSource2[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[31]~48_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(31));

-- Location: IOOBUF_X28_Y0_N2
\RSource2[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[30]~65_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(30));

-- Location: IOOBUF_X52_Y0_N19
\RSource2[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[29]~74_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(29));

-- Location: IOOBUF_X89_Y20_N96
\RSource2[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[28]~83_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(28));

-- Location: IOOBUF_X4_Y81_N36
\RSource2[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[27]~92_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(27));

-- Location: IOOBUF_X12_Y0_N53
\RSource2[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[26]~101_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(26));

-- Location: IOOBUF_X78_Y0_N53
\RSource2[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[25]~110_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(25));

-- Location: IOOBUF_X22_Y0_N19
\RSource2[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[24]~119_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(24));

-- Location: IOOBUF_X82_Y0_N59
\RSource2[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[23]~128_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(23));

-- Location: IOOBUF_X89_Y23_N56
\RSource2[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[22]~144_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(22));

-- Location: IOOBUF_X50_Y0_N59
\RSource2[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[21]~160_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(21));

-- Location: IOOBUF_X82_Y0_N93
\RSource2[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[20]~176_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(20));

-- Location: IOOBUF_X60_Y0_N19
\RSource2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[19]~192_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(19));

-- Location: IOOBUF_X89_Y4_N62
\RSource2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[18]~198_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(18));

-- Location: IOOBUF_X12_Y0_N2
\RSource2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[17]~204_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(17));

-- Location: IOOBUF_X70_Y0_N36
\RSource2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[16]~210_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(16));

-- Location: IOOBUF_X52_Y0_N2
\RSource2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[15]~216_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(15));

-- Location: IOOBUF_X62_Y0_N19
\RSource2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[14]~222_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(14));

-- Location: IOOBUF_X52_Y0_N53
\RSource2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[13]~228_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(13));

-- Location: IOOBUF_X16_Y0_N36
\RSource2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[12]~239_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(12));

-- Location: IOOBUF_X52_Y0_N36
\RSource2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[11]~250_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(11));

-- Location: IOOBUF_X89_Y11_N45
\RSource2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[10]~261_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(10));

-- Location: IOOBUF_X62_Y0_N36
\RSource2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[9]~272_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(9));

-- Location: IOOBUF_X24_Y0_N19
\RSource2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[8]~283_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(8));

-- Location: IOOBUF_X14_Y81_N36
\RSource2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[7]~294_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(7));

-- Location: IOOBUF_X66_Y0_N93
\RSource2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[6]~305_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(6));

-- Location: IOOBUF_X89_Y20_N45
\RSource2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[5]~316_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(5));

-- Location: IOOBUF_X80_Y0_N2
\RSource2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[4]~326_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(4));

-- Location: IOOBUF_X89_Y21_N5
\RSource2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[3]~336_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(3));

-- Location: IOOBUF_X34_Y81_N93
\RSource2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[2]~343_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(2));

-- Location: IOOBUF_X89_Y11_N62
\RSource2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[1]~350_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(1));

-- Location: IOOBUF_X89_Y9_N22
\RSource2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|g2:0:buffersB|F[0]~357_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_RSource2(0));

-- Location: IOOBUF_X34_Y0_N59
\Pc_Ld~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9~0_combout\,
	devoe => ww_devoe,
	o => ww_Pc_Ld);

-- Location: IOOBUF_X16_Y81_N36
\PC_Ld_En~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|PC_Ld_En~q\,
	devoe => ww_devoe,
	o => ww_PC_Ld_En);

-- Location: IOOBUF_X20_Y0_N2
\instruction[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout[31]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_instruction(31));

-- Location: IOOBUF_X6_Y0_N36
\instruction[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(30),
	devoe => ww_devoe,
	o => ww_instruction(30));

-- Location: IOOBUF_X22_Y0_N36
\instruction[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(29),
	devoe => ww_devoe,
	o => ww_instruction(29));

-- Location: IOOBUF_X20_Y81_N36
\instruction[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(28),
	devoe => ww_devoe,
	o => ww_instruction(28));

-- Location: IOOBUF_X36_Y0_N36
\instruction[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(27),
	devoe => ww_devoe,
	o => ww_instruction(27));

-- Location: IOOBUF_X62_Y0_N53
\instruction[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(26),
	devoe => ww_devoe,
	o => ww_instruction(26));

-- Location: IOOBUF_X12_Y81_N36
\instruction[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout[25]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_instruction(25));

-- Location: IOOBUF_X18_Y81_N76
\instruction[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout[24]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_instruction(24));

-- Location: IOOBUF_X89_Y16_N56
\instruction[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(23),
	devoe => ww_devoe,
	o => ww_instruction(23));

-- Location: IOOBUF_X86_Y0_N2
\instruction[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(22),
	devoe => ww_devoe,
	o => ww_instruction(22));

-- Location: IOOBUF_X89_Y4_N96
\instruction[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(21),
	devoe => ww_devoe,
	o => ww_instruction(21));

-- Location: IOOBUF_X22_Y0_N53
\instruction[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(20),
	devoe => ww_devoe,
	o => ww_instruction(20));

-- Location: IOOBUF_X28_Y0_N53
\instruction[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(19),
	devoe => ww_devoe,
	o => ww_instruction(19));

-- Location: IOOBUF_X34_Y0_N76
\instruction[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(18),
	devoe => ww_devoe,
	o => ww_instruction(18));

-- Location: IOOBUF_X16_Y0_N2
\instruction[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(17),
	devoe => ww_devoe,
	o => ww_instruction(17));

-- Location: IOOBUF_X24_Y0_N53
\instruction[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(16),
	devoe => ww_devoe,
	o => ww_instruction(16));

-- Location: IOOBUF_X64_Y0_N19
\instruction[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(15),
	devoe => ww_devoe,
	o => ww_instruction(15));

-- Location: IOOBUF_X89_Y13_N22
\instruction[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(14),
	devoe => ww_devoe,
	o => ww_instruction(14));

-- Location: IOOBUF_X89_Y13_N5
\instruction[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(13),
	devoe => ww_devoe,
	o => ww_instruction(13));

-- Location: IOOBUF_X89_Y15_N22
\instruction[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(12),
	devoe => ww_devoe,
	o => ww_instruction(12));

-- Location: IOOBUF_X50_Y0_N42
\instruction[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(11),
	devoe => ww_devoe,
	o => ww_instruction(11));

-- Location: IOOBUF_X12_Y81_N19
\instruction[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(10),
	devoe => ww_devoe,
	o => ww_instruction(10));

-- Location: IOOBUF_X2_Y0_N42
\instruction[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(9),
	devoe => ww_devoe,
	o => ww_instruction(9));

-- Location: IOOBUF_X20_Y0_N53
\instruction[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(8),
	devoe => ww_devoe,
	o => ww_instruction(8));

-- Location: IOOBUF_X24_Y0_N36
\instruction[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(7),
	devoe => ww_devoe,
	o => ww_instruction(7));

-- Location: IOOBUF_X10_Y0_N59
\instruction[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(6),
	devoe => ww_devoe,
	o => ww_instruction(6));

-- Location: IOOBUF_X26_Y81_N59
\instruction[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(5),
	devoe => ww_devoe,
	o => ww_instruction(5));

-- Location: IOOBUF_X14_Y0_N19
\instruction[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(4),
	devoe => ww_devoe,
	o => ww_instruction(4));

-- Location: IOOBUF_X36_Y81_N53
\instruction[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(3),
	devoe => ww_devoe,
	o => ww_instruction(3));

-- Location: IOOBUF_X36_Y81_N19
\instruction[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(2),
	devoe => ww_devoe,
	o => ww_instruction(2));

-- Location: IOOBUF_X32_Y81_N53
\instruction[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(1),
	devoe => ww_devoe,
	o => ww_instruction(1));

-- Location: IOOBUF_X14_Y81_N53
\instruction[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IR|dataout\(0),
	devoe => ww_devoe,
	o => ww_instruction(0));

-- Location: IOOBUF_X24_Y81_N53
\IR_Ld~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|IR_Ld~q\,
	devoe => ww_devoe,
	o => ww_IR_Ld);

-- Location: IOOBUF_X22_Y81_N19
\Pc_Inc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|IR_Ld~q\,
	devoe => ww_devoe,
	o => ww_Pc_Inc);

-- Location: IOOBUF_X89_Y8_N5
\Stat_Wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALU_2_DBus~q\,
	devoe => ww_devoe,
	o => ww_Stat_Wr);

-- Location: IOOBUF_X20_Y0_N36
\Reg_Wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Reg_Wr~q\,
	devoe => ww_devoe,
	o => ww_Reg_Wr);

-- Location: IOOBUF_X88_Y0_N37
\ALU_2_DBus~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALU_2_DBus~q\,
	devoe => ww_devoe,
	o => ww_ALU_2_DBus);

-- Location: IOOBUF_X89_Y8_N39
\DM_Wr~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|DM_Wr~q\,
	devoe => ww_devoe,
	o => ww_DM_Wr);

-- Location: IOOBUF_X82_Y0_N42
\DM_Rd~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|DM_Rd~q\,
	devoe => ww_devoe,
	o => ww_DM_Rd);

-- Location: IOOBUF_X84_Y0_N53
\DM_2_DBus~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|DM_Rd~q\,
	devoe => ww_devoe,
	o => ww_DM_2_DBus);

-- Location: IOOBUF_X74_Y0_N42
\IO_2_Reg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|IO_2_Reg~q\,
	devoe => ww_devoe,
	o => ww_IO_2_Reg);

-- Location: IOOBUF_X89_Y25_N39
\Reg_2_IO~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Reg_2_IO~q\,
	devoe => ww_devoe,
	o => ww_Reg_2_IO);

-- Location: IOOBUF_X26_Y81_N76
\IM_address[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(31),
	devoe => ww_devoe,
	o => ww_IM_address(31));

-- Location: IOOBUF_X34_Y81_N59
\IM_address[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(30),
	devoe => ww_devoe,
	o => ww_IM_address(30));

-- Location: IOOBUF_X16_Y81_N53
\IM_address[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(29),
	devoe => ww_devoe,
	o => ww_IM_address(29));

-- Location: IOOBUF_X4_Y0_N19
\IM_address[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(28),
	devoe => ww_devoe,
	o => ww_IM_address(28));

-- Location: IOOBUF_X2_Y81_N59
\IM_address[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(27),
	devoe => ww_devoe,
	o => ww_IM_address(27));

-- Location: IOOBUF_X2_Y0_N93
\IM_address[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(26),
	devoe => ww_devoe,
	o => ww_IM_address(26));

-- Location: IOOBUF_X12_Y81_N53
\IM_address[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(25),
	devoe => ww_devoe,
	o => ww_IM_address(25));

-- Location: IOOBUF_X28_Y0_N36
\IM_address[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(24),
	devoe => ww_devoe,
	o => ww_IM_address(24));

-- Location: IOOBUF_X24_Y81_N36
\IM_address[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT[23]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_IM_address(23));

-- Location: IOOBUF_X38_Y81_N2
\IM_address[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(22),
	devoe => ww_devoe,
	o => ww_IM_address(22));

-- Location: IOOBUF_X89_Y21_N56
\IM_address[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(21),
	devoe => ww_devoe,
	o => ww_IM_address(21));

-- Location: IOOBUF_X89_Y25_N56
\IM_address[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(20),
	devoe => ww_devoe,
	o => ww_IM_address(20));

-- Location: IOOBUF_X8_Y0_N36
\IM_address[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(19),
	devoe => ww_devoe,
	o => ww_IM_address(19));

-- Location: IOOBUF_X26_Y0_N76
\IM_address[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(18),
	devoe => ww_devoe,
	o => ww_IM_address(18));

-- Location: IOOBUF_X20_Y0_N19
\IM_address[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(17),
	devoe => ww_devoe,
	o => ww_IM_address(17));

-- Location: IOOBUF_X54_Y0_N2
\IM_address[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(16),
	devoe => ww_devoe,
	o => ww_IM_address(16));

-- Location: IOOBUF_X16_Y0_N53
\IM_address[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(15),
	devoe => ww_devoe,
	o => ww_IM_address(15));

-- Location: IOOBUF_X40_Y81_N2
\IM_address[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(14),
	devoe => ww_devoe,
	o => ww_IM_address(14));

-- Location: IOOBUF_X26_Y0_N93
\IM_address[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(13),
	devoe => ww_devoe,
	o => ww_IM_address(13));

-- Location: IOOBUF_X12_Y0_N19
\IM_address[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(12),
	devoe => ww_devoe,
	o => ww_IM_address(12));

-- Location: IOOBUF_X34_Y81_N76
\IM_address[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(11),
	devoe => ww_devoe,
	o => ww_IM_address(11));

-- Location: IOOBUF_X12_Y0_N36
\IM_address[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(10),
	devoe => ww_devoe,
	o => ww_IM_address(10));

-- Location: IOOBUF_X40_Y0_N53
\IM_address[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(9),
	devoe => ww_devoe,
	o => ww_IM_address(9));

-- Location: IOOBUF_X38_Y0_N53
\IM_address[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(8),
	devoe => ww_devoe,
	o => ww_IM_address(8));

-- Location: IOOBUF_X36_Y81_N2
\IM_address[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT[7]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_IM_address(7));

-- Location: IOOBUF_X38_Y0_N2
\IM_address[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT[6]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_IM_address(6));

-- Location: IOOBUF_X36_Y0_N2
\IM_address[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(5),
	devoe => ww_devoe,
	o => ww_IM_address(5));

-- Location: IOOBUF_X36_Y0_N19
\IM_address[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(4),
	devoe => ww_devoe,
	o => ww_IM_address(4));

-- Location: IOOBUF_X38_Y0_N36
\IM_address[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(3),
	devoe => ww_devoe,
	o => ww_IM_address(3));

-- Location: IOOBUF_X36_Y0_N53
\IM_address[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(2),
	devoe => ww_devoe,
	o => ww_IM_address(2));

-- Location: IOOBUF_X40_Y0_N2
\IM_address[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT[1]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_IM_address(1));

-- Location: IOOBUF_X89_Y8_N22
\IM_address[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|DATA_OUT\(0),
	devoe => ww_devoe,
	o => ww_IM_address(0));

-- Location: IOOBUF_X16_Y81_N19
\IM_instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a31\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(31));

-- Location: IOOBUF_X18_Y0_N42
\IM_instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a30\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(30));

-- Location: IOOBUF_X28_Y81_N19
\IM_instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a29\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(29));

-- Location: IOOBUF_X32_Y0_N36
\IM_instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a28\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(28));

-- Location: IOOBUF_X4_Y0_N2
\IM_instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a27\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(27));

-- Location: IOOBUF_X38_Y81_N53
\IM_instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a26\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(26));

-- Location: IOOBUF_X38_Y0_N19
\IM_instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(25));

-- Location: IOOBUF_X80_Y0_N36
\IM_instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(24));

-- Location: IOOBUF_X89_Y8_N56
\IM_instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a23\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(23));

-- Location: IOOBUF_X40_Y0_N19
\IM_instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(22));

-- Location: IOOBUF_X34_Y0_N42
\IM_instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a21\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(21));

-- Location: IOOBUF_X16_Y0_N19
\IM_instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a20\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(20));

-- Location: IOOBUF_X40_Y81_N19
\IM_instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a19\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(19));

-- Location: IOOBUF_X40_Y81_N53
\IM_instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a18\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(18));

-- Location: IOOBUF_X89_Y9_N5
\IM_instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a17\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(17));

-- Location: IOOBUF_X8_Y0_N2
\IM_instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a16\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(16));

-- Location: IOOBUF_X14_Y0_N53
\IM_instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a15\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(15));

-- Location: IOOBUF_X6_Y0_N19
\IM_instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a14\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(14));

-- Location: IOOBUF_X18_Y81_N93
\IM_instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a13\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(13));

-- Location: IOOBUF_X14_Y81_N19
\IM_instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(12));

-- Location: IOOBUF_X36_Y81_N36
\IM_instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a11\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(11));

-- Location: IOOBUF_X22_Y81_N36
\IM_instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a10\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(10));

-- Location: IOOBUF_X32_Y0_N19
\IM_instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a9\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(9));

-- Location: IOOBUF_X8_Y81_N53
\IM_instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a8\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(8));

-- Location: IOOBUF_X10_Y81_N42
\IM_instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a7\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(7));

-- Location: IOOBUF_X32_Y0_N2
\IM_instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a6\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(6));

-- Location: IOOBUF_X26_Y81_N42
\IM_instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a5\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(5));

-- Location: IOOBUF_X30_Y0_N19
\IM_instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a4\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(4));

-- Location: IOOBUF_X89_Y20_N79
\IM_instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a3\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(3));

-- Location: IOOBUF_X32_Y81_N2
\IM_instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(2));

-- Location: IOOBUF_X32_Y0_N53
\IM_instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(1));

-- Location: IOOBUF_X30_Y81_N36
\IM_instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	devoe => ww_devoe,
	o => ww_IM_instruction_out(0));

-- Location: IOOBUF_X26_Y81_N93
\stat_CVNZ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(3),
	devoe => ww_devoe,
	o => ww_stat_CVNZ(3));

-- Location: IOOBUF_X28_Y0_N19
\stat_CVNZ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(2),
	devoe => ww_devoe,
	o => ww_stat_CVNZ(2));

-- Location: IOOBUF_X74_Y0_N76
\stat_CVNZ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(1),
	devoe => ww_devoe,
	o => ww_stat_CVNZ(1));

-- Location: IOOBUF_X40_Y81_N36
\stat_CVNZ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Status|dataout\(0),
	devoe => ww_devoe,
	o => ww_stat_CVNZ(0));

-- Location: IOIBUF_X14_Y0_N1
\IO_IN[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(31),
	o => \IO_IN[31]~input_o\);

-- Location: IOIBUF_X89_Y25_N21
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G10
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: IOIBUF_X89_Y23_N4
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: FF_X43_Y6_N34
\UC|current_state.EX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \UC|IR_Ld~q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|current_state.EX~q\);

-- Location: LABCELL_X46_Y10_N3
\UC|current_state.FETCH~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|current_state.FETCH~0_combout\ = ( !\UC|current_state.EX~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|current_state.FETCH~0_combout\);

-- Location: FF_X46_Y10_N4
\UC|current_state.FETCH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|current_state.FETCH~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|current_state.FETCH~q\);

-- Location: LABCELL_X45_Y10_N42
\UC|IR_Ld~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|IR_Ld~0_combout\ = ( !\UC|current_state.FETCH~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \UC|ALT_INV_current_state.FETCH~q\,
	combout => \UC|IR_Ld~0_combout\);

-- Location: FF_X45_Y10_N44
\UC|IR_Ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|IR_Ld~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|IR_Ld~q\);

-- Location: LABCELL_X43_Y10_N0
\inst13|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~125_sumout\ = SUM(( \inst13|DATA_OUT\(0) ) + ( \UC|IR_Ld~q\ ) + ( !VCC ))
-- \inst13|Add0~126\ = CARRY(( \inst13|DATA_OUT\(0) ) + ( \UC|IR_Ld~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \UC|ALT_INV_IR_Ld~q\,
	datad => \inst13|ALT_INV_DATA_OUT\(0),
	cin => GND,
	sumout => \inst13|Add0~125_sumout\,
	cout => \inst13|Add0~126\);

-- Location: LABCELL_X43_Y10_N3
\inst13|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~121_sumout\ = SUM(( \inst13|DATA_OUT\(1) ) + ( GND ) + ( \inst13|Add0~126\ ))
-- \inst13|Add0~122\ = CARRY(( \inst13|DATA_OUT\(1) ) + ( GND ) + ( \inst13|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(1),
	cin => \inst13|Add0~126\,
	sumout => \inst13|Add0~121_sumout\,
	cout => \inst13|Add0~122\);

-- Location: LABCELL_X43_Y10_N6
\inst13|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~117_sumout\ = SUM(( \inst13|DATA_OUT\(2) ) + ( GND ) + ( \inst13|Add0~122\ ))
-- \inst13|Add0~118\ = CARRY(( \inst13|DATA_OUT\(2) ) + ( GND ) + ( \inst13|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(2),
	cin => \inst13|Add0~122\,
	sumout => \inst13|Add0~117_sumout\,
	cout => \inst13|Add0~118\);

-- Location: LABCELL_X43_Y10_N9
\inst13|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~113_sumout\ = SUM(( \inst13|DATA_OUT\(3) ) + ( GND ) + ( \inst13|Add0~118\ ))
-- \inst13|Add0~114\ = CARRY(( \inst13|DATA_OUT\(3) ) + ( GND ) + ( \inst13|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(3),
	cin => \inst13|Add0~118\,
	sumout => \inst13|Add0~113_sumout\,
	cout => \inst13|Add0~114\);

-- Location: LABCELL_X43_Y10_N12
\inst13|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~109_sumout\ = SUM(( \inst13|DATA_OUT\(4) ) + ( GND ) + ( \inst13|Add0~114\ ))
-- \inst13|Add0~110\ = CARRY(( \inst13|DATA_OUT\(4) ) + ( GND ) + ( \inst13|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(4),
	cin => \inst13|Add0~114\,
	sumout => \inst13|Add0~109_sumout\,
	cout => \inst13|Add0~110\);

-- Location: LABCELL_X43_Y10_N15
\inst13|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~105_sumout\ = SUM(( \inst13|DATA_OUT\(5) ) + ( GND ) + ( \inst13|Add0~110\ ))
-- \inst13|Add0~106\ = CARRY(( \inst13|DATA_OUT\(5) ) + ( GND ) + ( \inst13|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(5),
	cin => \inst13|Add0~110\,
	sumout => \inst13|Add0~105_sumout\,
	cout => \inst13|Add0~106\);

-- Location: LABCELL_X43_Y10_N18
\inst13|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~101_sumout\ = SUM(( \inst13|DATA_OUT\(6) ) + ( GND ) + ( \inst13|Add0~106\ ))
-- \inst13|Add0~102\ = CARRY(( \inst13|DATA_OUT\(6) ) + ( GND ) + ( \inst13|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(6),
	cin => \inst13|Add0~106\,
	sumout => \inst13|Add0~101_sumout\,
	cout => \inst13|Add0~102\);

-- Location: LABCELL_X43_Y10_N21
\inst13|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~97_sumout\ = SUM(( \inst13|DATA_OUT\(7) ) + ( GND ) + ( \inst13|Add0~102\ ))
-- \inst13|Add0~98\ = CARRY(( \inst13|DATA_OUT\(7) ) + ( GND ) + ( \inst13|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(7),
	cin => \inst13|Add0~102\,
	sumout => \inst13|Add0~97_sumout\,
	cout => \inst13|Add0~98\);

-- Location: LABCELL_X43_Y10_N24
\inst13|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~93_sumout\ = SUM(( \inst13|DATA_OUT\(8) ) + ( GND ) + ( \inst13|Add0~98\ ))
-- \inst13|Add0~94\ = CARRY(( \inst13|DATA_OUT\(8) ) + ( GND ) + ( \inst13|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(8),
	cin => \inst13|Add0~98\,
	sumout => \inst13|Add0~93_sumout\,
	cout => \inst13|Add0~94\);

-- Location: LABCELL_X43_Y10_N27
\inst13|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~89_sumout\ = SUM(( \inst13|DATA_OUT\(9) ) + ( GND ) + ( \inst13|Add0~94\ ))
-- \inst13|Add0~90\ = CARRY(( \inst13|DATA_OUT\(9) ) + ( GND ) + ( \inst13|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(9),
	cin => \inst13|Add0~94\,
	sumout => \inst13|Add0~89_sumout\,
	cout => \inst13|Add0~90\);

-- Location: M10K_X38_Y8_N0
\I-Memory|ram_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000000008000301400002000000000005800000000500000802000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: FF_X37_Y8_N31
\IR|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a9\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(9));

-- Location: M10K_X41_Y7_N0
\I-Memory|ram_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC3D027C82C007A24BC0E0090204815C08A20B805C09020B805C08A23C8F80A0180600",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y6_N36
\IR|dataout[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[27]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a27\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\,
	combout => \IR|dataout[27]~feeder_combout\);

-- Location: FF_X43_Y6_N37
\IR|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[27]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(27));

-- Location: MLABCELL_X34_Y7_N12
\IR|dataout[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[31]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a31\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\,
	combout => \IR|dataout[31]~feeder_combout\);

-- Location: FF_X34_Y7_N13
\IR|dataout[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[31]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout[31]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y7_N45
\IR|dataout[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[30]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a30\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\,
	combout => \IR|dataout[30]~feeder_combout\);

-- Location: FF_X34_Y7_N46
\IR|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[30]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(30));

-- Location: LABCELL_X43_Y6_N0
\UC|PC_Ld_En~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|PC_Ld_En~0_combout\ = ( \UC|current_state.EX~q\ & ( (\IR|dataout[31]~DUPLICATE_q\ & (\IR|dataout\(30) & \IR|dataout\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout[31]~DUPLICATE_q\,
	datac => \IR|ALT_INV_dataout\(30),
	datad => \IR|ALT_INV_dataout\(29),
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|PC_Ld_En~0_combout\);

-- Location: FF_X43_Y6_N2
\UC|PC_Ld_En\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|PC_Ld_En~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|PC_Ld_En~q\);

-- Location: FF_X52_Y7_N2
\IR|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a26\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(26));

-- Location: FF_X43_Y6_N43
\IR|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a28\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(28));

-- Location: M10K_X41_Y8_N0
\I-Memory|ram_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC4F5004013C000021F828011283113C001061F13C0010411800010020000200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X56_Y8_N59
\IR|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(12));

-- Location: FF_X56_Y8_N38
\IR|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a15\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(15));

-- Location: FF_X56_Y8_N32
\IR|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a14\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(14));

-- Location: FF_X56_Y8_N2
\IR|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a13\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(13));

-- Location: FF_X56_Y8_N41
\IR|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a11\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(11));

-- Location: LABCELL_X55_Y6_N33
\inst4|dec_rdB|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~2_combout\ = ( \IR|dataout\(13) & ( \IR|dataout\(11) & ( (!\IR|dataout\(12) & (\IR|dataout\(15) & \IR|dataout\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~2_combout\);

-- Location: LABCELL_X56_Y6_N30
\inst4|dec_rdB|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~1_combout\ = ( \IR|dataout\(12) & ( \IR|dataout\(15) & ( (!\IR|dataout\(11) & (\IR|dataout\(14) & \IR|dataout\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|dec_rdB|Mux31~1_combout\);

-- Location: FF_X43_Y5_N23
\IR|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a23\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(23));

-- Location: FF_X59_Y4_N50
\IR|dataout[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout[24]~DUPLICATE_q\);

-- Location: FF_X43_Y5_N50
\IR|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(25));

-- Location: FF_X34_Y7_N14
\IR|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[31]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(31));

-- Location: MLABCELL_X34_Y7_N0
\UC|Reg_Wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Reg_Wr~0_combout\ = ( !\IR|dataout\(30) & ( \IR|dataout\(29) & ( (!\IR|dataout\(31) & \UC|current_state.EX~q\) ) ) ) # ( !\IR|dataout\(30) & ( !\IR|dataout\(29) & ( \UC|current_state.EX~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(31),
	datad => \UC|ALT_INV_current_state.EX~q\,
	datae => \IR|ALT_INV_dataout\(30),
	dataf => \IR|ALT_INV_dataout\(29),
	combout => \UC|Reg_Wr~0_combout\);

-- Location: FF_X34_Y7_N1
\UC|Reg_Wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|Reg_Wr~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|Reg_Wr~q\);

-- Location: FF_X43_Y5_N2
\IR|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(22));

-- Location: FF_X43_Y5_N35
\IR|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a21\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(21));

-- Location: LABCELL_X43_Y5_N36
\inst4|dec_wr|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux1~0_combout\ = ( \IR|dataout\(22) & ( !\IR|dataout\(21) & ( (\IR|dataout\(23) & (\IR|dataout[24]~DUPLICATE_q\ & (\IR|dataout\(25) & \UC|Reg_Wr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \IR|ALT_INV_dataout\(25),
	datad => \UC|ALT_INV_Reg_Wr~q\,
	datae => \IR|ALT_INV_dataout\(22),
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux1~0_combout\);

-- Location: FF_X52_Y10_N1
\inst4|g1:30:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N39
\inst4|dec_wr|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux2~0_combout\ = ( \IR|dataout\(21) & ( !\IR|dataout\(22) & ( (\IR|dataout\(23) & (\IR|dataout[24]~DUPLICATE_q\ & (\UC|Reg_Wr~q\ & \IR|dataout\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(25),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \IR|ALT_INV_dataout\(22),
	combout => \inst4|dec_wr|Mux2~0_combout\);

-- Location: FF_X56_Y6_N56
\inst4|g1:29:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(31));

-- Location: LABCELL_X55_Y8_N3
\inst4|dec_rdB|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~4_combout\ = ( \IR|dataout\(13) & ( \IR|dataout\(14) & ( (\IR|dataout\(12) & (!\IR|dataout\(15) & \IR|dataout\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|dec_rdB|Mux31~4_combout\);

-- Location: LABCELL_X55_Y8_N6
\inst4|dec_rdB|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~3_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(14) & (\IR|dataout\(15) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~3_combout\);

-- Location: FF_X43_Y5_N49
\IR|dataout[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a25\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout[25]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y5_N54
\inst4|dec_wr|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux4~0_combout\ = ( \IR|dataout[25]~DUPLICATE_q\ & ( !\IR|dataout\(23) & ( (\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (\IR|dataout\(22) & \IR|dataout[24]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(22),
	datad => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(23),
	combout => \inst4|dec_wr|Mux4~0_combout\);

-- Location: FF_X52_Y10_N8
\inst4|g1:27:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N57
\inst4|dec_wr|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux16~0_combout\ = ( \IR|dataout\(23) & ( !\IR|dataout\(25) & ( (\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (\IR|dataout[24]~DUPLICATE_q\ & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(23),
	dataf => \IR|ALT_INV_dataout\(25),
	combout => \inst4|dec_wr|Mux16~0_combout\);

-- Location: FF_X52_Y10_N29
\inst4|g1:15:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N24
\inst4|dec_rdB|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~5_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(11) & ( (\IR|dataout\(12) & (!\IR|dataout\(15) & \IR|dataout\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~5_combout\);

-- Location: LABCELL_X43_Y5_N18
\inst4|dec_wr|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux21~0_combout\ = ( \IR|dataout[24]~DUPLICATE_q\ & ( !\IR|dataout\(23) & ( (\IR|dataout\(22) & (\UC|Reg_Wr~q\ & (!\IR|dataout\(25) & !\IR|dataout\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(22),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(25),
	datad => \IR|ALT_INV_dataout\(21),
	datae => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(23),
	combout => \inst4|dec_wr|Mux21~0_combout\);

-- Location: FF_X55_Y9_N5
\inst4|g1:10:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N24
\inst4|dec_wr|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux17~0_combout\ = ( \IR|dataout[24]~DUPLICATE_q\ & ( !\IR|dataout\(21) & ( (!\IR|dataout\(25) & (\IR|dataout\(23) & (\IR|dataout\(22) & \UC|Reg_Wr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(23),
	datac => \IR|ALT_INV_dataout\(22),
	datad => \UC|ALT_INV_Reg_Wr~q\,
	datae => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux17~0_combout\);

-- Location: FF_X55_Y9_N32
\inst4|g1:14:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(31));

-- Location: LABCELL_X55_Y9_N48
\inst4|dec_rdB|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~6_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (\IR|dataout\(14) & (!\IR|dataout\(15) & \IR|dataout\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~6_combout\);

-- Location: LABCELL_X55_Y9_N30
\inst4|g2:0:buffersB|F[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~32_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:14:regs|dataout\(31)) # ((\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(31))) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(31),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~32_combout\);

-- Location: MLABCELL_X47_Y6_N39
\inst4|g2:0:buffersB|F[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~33_combout\ = ( !\inst4|g2:0:buffersB|F[31]~32_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~32_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~33_combout\);

-- Location: LABCELL_X56_Y6_N54
\inst4|g2:0:buffersB|F[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~34_combout\ = ( \inst4|g2:0:buffersB|F[31]~33_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(31))))) # (\inst4|dec_rdB|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~33_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~34_combout\);

-- Location: MLABCELL_X59_Y4_N33
\inst4|dec_wr|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux8~0_combout\ = ( \IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (\IR|dataout\(23) & (\UC|Reg_Wr~q\ & (\IR|dataout\(22) & !\IR|dataout[24]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(22),
	datad => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux8~0_combout\);

-- Location: FF_X57_Y6_N20
\inst4|g1:23:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(31));

-- Location: LABCELL_X50_Y12_N48
\inst4|g1:17:regs|dataout[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[31]~feeder_combout\ = ( \tri1[31]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[31]~32_combout\,
	combout => \inst4|g1:17:regs|dataout[31]~feeder_combout\);

-- Location: LABCELL_X43_Y5_N42
\inst4|dec_wr|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux14~0_combout\ = ( !\IR|dataout\(22) & ( \IR|dataout\(21) & ( (!\IR|dataout\(23) & (!\IR|dataout[24]~DUPLICATE_q\ & (\IR|dataout\(25) & \UC|Reg_Wr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \IR|ALT_INV_dataout\(25),
	datad => \UC|ALT_INV_Reg_Wr~q\,
	datae => \IR|ALT_INV_dataout\(22),
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux14~0_combout\);

-- Location: FF_X50_Y12_N50
\inst4|g1:17:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[31]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N48
\inst4|dec_rdB|Mux31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~29_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~29_combout\);

-- Location: LABCELL_X55_Y8_N9
\inst4|dec_rdB|Mux31~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~28_combout\ = ( \IR|dataout\(11) & ( (!\IR|dataout\(14) & (\IR|dataout\(15) & (!\IR|dataout\(12) & !\IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~28_combout\);

-- Location: LABCELL_X43_Y5_N0
\inst4|dec_wr|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux9~0_combout\ = ( \IR|dataout\(22) & ( !\IR|dataout[24]~DUPLICATE_q\ & ( (\IR|dataout\(25) & (!\IR|dataout\(21) & (\IR|dataout\(23) & \UC|Reg_Wr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(21),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \UC|ALT_INV_Reg_Wr~q\,
	datae => \IR|ALT_INV_dataout\(22),
	dataf => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux9~0_combout\);

-- Location: FF_X51_Y10_N44
\inst4|g1:22:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N21
\inst4|dec_wr|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux25~0_combout\ = ( \IR|dataout\(23) & ( !\IR|dataout[24]~DUPLICATE_q\ & ( (\IR|dataout\(22) & (\UC|Reg_Wr~q\ & (!\IR|dataout\(21) & !\IR|dataout\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(22),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(21),
	datad => \IR|ALT_INV_dataout\(25),
	datae => \IR|ALT_INV_dataout\(23),
	dataf => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux25~0_combout\);

-- Location: FF_X51_Y10_N2
\inst4|g1:6:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N30
\inst4|dec_rdB|Mux31~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~30_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(15) & (\IR|dataout\(12) & (\IR|dataout\(13) & !\IR|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~30_combout\);

-- Location: LABCELL_X56_Y8_N51
\inst4|dec_rdB|Mux31~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~31_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(12) & \IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~31_combout\);

-- Location: LABCELL_X51_Y10_N24
\inst4|g2:0:buffersB|F[31]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~44_combout\ = ( \inst4|dec_rdB|Mux31~30_combout\ & ( \inst4|dec_rdB|Mux31~31_combout\ & ( (!\inst4|g1:22:regs|dataout\(31)) # (!\inst4|g1:6:regs|dataout\(31)) ) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(31) ) ) ) # ( \inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(31),
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(31),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~44_combout\);

-- Location: LABCELL_X57_Y6_N21
\inst4|g2:0:buffersB|F[31]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~45_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g2:0:buffersB|F[31]~44_combout\ & ( (\inst4|g1:17:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(31)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g2:0:buffersB|F[31]~44_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101001100110001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(31),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(31),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~44_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~45_combout\);

-- Location: LABCELL_X55_Y8_N24
\inst4|dec_rdB|Mux31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~26_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (!\IR|dataout\(14) & \IR|dataout\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~26_combout\);

-- Location: LABCELL_X43_Y5_N45
\inst4|dec_wr|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux13~0_combout\ = ( !\IR|dataout\(21) & ( \IR|dataout\(22) & ( (!\IR|dataout\(23) & (!\IR|dataout[24]~DUPLICATE_q\ & (\UC|Reg_Wr~q\ & \IR|dataout\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(25),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \IR|ALT_INV_dataout\(22),
	combout => \inst4|dec_wr|Mux13~0_combout\);

-- Location: FF_X51_Y11_N55
\inst4|g1:18:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N57
\inst4|dec_rdB|Mux31~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~27_combout\ = ( \IR|dataout\(15) & ( (!\IR|dataout\(13) & (!\IR|dataout\(11) & (!\IR|dataout\(14) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|dec_rdB|Mux31~27_combout\);

-- Location: LABCELL_X43_Y5_N33
\inst4|dec_wr|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux15~0_combout\ = ( !\IR|dataout\(21) & ( \IR|dataout\(25) & ( (!\IR|dataout\(22) & (!\IR|dataout[24]~DUPLICATE_q\ & (\UC|Reg_Wr~q\ & !\IR|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(22),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(23),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \IR|ALT_INV_dataout\(25),
	combout => \inst4|dec_wr|Mux15~0_combout\);

-- Location: FF_X57_Y6_N13
\inst4|g1:16:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(31));

-- Location: LABCELL_X57_Y6_N12
\inst4|g2:0:buffersB|F[31]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~46_combout\ = ( \inst4|g1:16:regs|dataout\(31) & ( (\inst4|g2:0:buffersB|F[31]~45_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(31)))) ) ) # ( !\inst4|g1:16:regs|dataout\(31) & ( 
-- (\inst4|g2:0:buffersB|F[31]~45_combout\ & (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000010001010100010101000101000000000100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[31]~45_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(31),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~46_combout\);

-- Location: LABCELL_X56_Y6_N24
\inst4|dec_rdB|Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~14_combout\ = ( \IR|dataout\(15) & ( (\IR|dataout\(14) & (!\IR|dataout\(12) & (!\IR|dataout\(11) & !\IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|dec_rdB|Mux31~14_combout\);

-- Location: LABCELL_X43_Y5_N9
\inst4|dec_wr|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux6~0_combout\ = ( !\IR|dataout\(23) & ( \IR|dataout\(25) & ( (\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (\IR|dataout[24]~DUPLICATE_q\ & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(23),
	dataf => \IR|ALT_INV_dataout\(25),
	combout => \inst4|dec_wr|Mux6~0_combout\);

-- Location: FF_X50_Y10_N14
\inst4|g1:25:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N39
\inst4|dec_rdB|Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~16_combout\ = ( \IR|dataout\(15) & ( (\IR|dataout\(13) & (!\IR|dataout\(14) & (!\IR|dataout\(12) & !\IR|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|dec_rdB|Mux31~16_combout\);

-- Location: LABCELL_X43_Y5_N3
\inst4|dec_wr|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux3~0_combout\ = ( \IR|dataout[24]~DUPLICATE_q\ & ( !\IR|dataout\(22) & ( (\IR|dataout\(25) & (!\IR|dataout\(21) & (\UC|Reg_Wr~q\ & \IR|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(21),
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(23),
	datae => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(22),
	combout => \inst4|dec_wr|Mux3~0_combout\);

-- Location: FF_X51_Y11_N37
\inst4|g1:28:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(31));

-- Location: LABCELL_X57_Y8_N36
\inst4|dec_rdB|Mux31~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~15_combout\ = ( !\IR|dataout\(12) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|dec_rdB|Mux31~15_combout\);

-- Location: MLABCELL_X59_Y4_N51
\inst4|dec_wr|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux11~0_combout\ = ( \IR|dataout\(23) & ( !\IR|dataout[24]~DUPLICATE_q\ & ( (!\IR|dataout\(21) & (\IR|dataout[25]~DUPLICATE_q\ & (\UC|Reg_Wr~q\ & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(23),
	dataf => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux11~0_combout\);

-- Location: FF_X60_Y9_N25
\inst4|g1:20:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(31));

-- Location: LABCELL_X57_Y8_N54
\inst4|dec_rdB|Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~18_combout\ = ( !\IR|dataout\(12) & ( (!\IR|dataout\(15) & (!\IR|dataout\(11) & (\IR|dataout\(13) & \IR|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|dec_rdB|Mux31~18_combout\);

-- Location: LABCELL_X56_Y8_N36
\inst4|dec_rdB|Mux31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~17_combout\ = ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (\IR|dataout\(14) & (!\IR|dataout\(12) & !\IR|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~17_combout\);

-- Location: FF_X59_Y4_N49
\IR|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a24\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(24));

-- Location: MLABCELL_X59_Y4_N42
\inst4|dec_wr|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux23~0_combout\ = ( \IR|dataout\(24) & ( !\IR|dataout\(22) & ( (!\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (!\IR|dataout\(23) & !\IR|dataout[25]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout\(24),
	dataf => \IR|ALT_INV_dataout\(22),
	combout => \inst4|dec_wr|Mux23~0_combout\);

-- Location: FF_X56_Y8_N14
\inst4|g1:8:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N51
\inst4|dec_wr|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux19~0_combout\ = ( !\IR|dataout\(22) & ( !\IR|dataout\(21) & ( (!\IR|dataout\(25) & (\IR|dataout[24]~DUPLICATE_q\ & (\UC|Reg_Wr~q\ & \IR|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(23),
	datae => \IR|ALT_INV_dataout\(22),
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux19~0_combout\);

-- Location: FF_X56_Y8_N8
\inst4|g1:12:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N12
\inst4|g2:0:buffersB|F[31]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~38_combout\ = ( !\inst4|g1:8:regs|dataout\(31) & ( \inst4|g1:12:regs|dataout\(31) & ( \inst4|dec_rdB|Mux31~17_combout\ ) ) ) # ( \inst4|g1:8:regs|dataout\(31) & ( !\inst4|g1:12:regs|dataout\(31) & ( 
-- \inst4|dec_rdB|Mux31~18_combout\ ) ) ) # ( !\inst4|g1:8:regs|dataout\(31) & ( !\inst4|g1:12:regs|dataout\(31) & ( (\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|dec_rdB|Mux31~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001100110011001100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~38_combout\);

-- Location: LABCELL_X60_Y9_N24
\inst4|g2:0:buffersB|F[31]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~39_combout\ = ( \inst4|g1:20:regs|dataout\(31) & ( !\inst4|g2:0:buffersB|F[31]~38_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(31)) ) ) ) # ( !\inst4|g1:20:regs|dataout\(31) & ( 
-- !\inst4|g2:0:buffersB|F[31]~38_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100010111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(31),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datae => \inst4|g1:20:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~38_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~39_combout\);

-- Location: LABCELL_X56_Y6_N21
\inst4|dec_rdB|Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~13_combout\ = ( \IR|dataout\(14) & ( (\IR|dataout\(11) & (!\IR|dataout\(13) & (\IR|dataout\(15) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|dec_rdB|Mux31~13_combout\);

-- Location: MLABCELL_X59_Y4_N57
\inst4|dec_wr|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux7~0_combout\ = ( !\IR|dataout\(21) & ( \IR|dataout[25]~DUPLICATE_q\ & ( (\IR|dataout[24]~DUPLICATE_q\ & (!\IR|dataout\(22) & (\UC|Reg_Wr~q\ & !\IR|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datab => \IR|ALT_INV_dataout\(22),
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(23),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux7~0_combout\);

-- Location: FF_X56_Y6_N14
\inst4|g1:24:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(31));

-- Location: LABCELL_X56_Y6_N6
\inst4|g2:0:buffersB|F[31]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~40_combout\ = ( \inst4|g1:24:regs|dataout\(31) & ( (\inst4|g2:0:buffersB|F[31]~39_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(31)))) ) ) # ( !\inst4|g1:24:regs|dataout\(31) & ( 
-- (!\inst4|dec_rdB|Mux31~14_combout\ & (\inst4|g2:0:buffersB|F[31]~39_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000010100000001000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(31),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[31]~39_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~40_combout\);

-- Location: LABCELL_X43_Y5_N27
\inst4|dec_wr|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux24~0_combout\ = ( \IR|dataout\(21) & ( !\IR|dataout[24]~DUPLICATE_q\ & ( (!\IR|dataout\(25) & (\IR|dataout\(23) & (\UC|Reg_Wr~q\ & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \IR|ALT_INV_dataout\(23),
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout\(21),
	dataf => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux24~0_combout\);

-- Location: FF_X51_Y13_N53
\inst4|g1:7:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(31));

-- Location: LABCELL_X55_Y6_N45
\inst4|dec_rdB|Mux31~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~20_combout\ = ( !\IR|dataout\(14) & ( !\IR|dataout\(15) & ( (!\IR|dataout\(13) & (\IR|dataout\(12) & \IR|dataout\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|dec_rdB|Mux31~20_combout\);

-- Location: LABCELL_X55_Y6_N27
\inst4|dec_rdB|Mux31~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~19_combout\ = ( \IR|dataout\(13) & ( \IR|dataout\(11) & ( (!\IR|dataout\(14) & (!\IR|dataout\(15) & \IR|dataout\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~19_combout\);

-- Location: LABCELL_X43_Y5_N12
\inst4|dec_wr|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux28~0_combout\ = ( !\IR|dataout\(23) & ( \IR|dataout\(22) & ( (!\IR|dataout\(25) & (\UC|Reg_Wr~q\ & (\IR|dataout\(21) & !\IR|dataout[24]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(21),
	datad => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout\(23),
	dataf => \IR|ALT_INV_dataout\(22),
	combout => \inst4|dec_wr|Mux28~0_combout\);

-- Location: FF_X55_Y7_N5
\inst4|g1:3:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(31));

-- Location: LABCELL_X56_Y6_N18
\inst4|dec_rdB|Mux31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~21_combout\ = ( !\IR|dataout\(12) & ( (\IR|dataout\(11) & (\IR|dataout\(13) & (!\IR|dataout\(14) & !\IR|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|dec_rdB|Mux31~21_combout\);

-- Location: LABCELL_X55_Y7_N48
\inst4|dec_rdB|Mux31~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~24_combout\ = ( !\IR|dataout\(12) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|dec_rdB|Mux31~24_combout\);

-- Location: LABCELL_X55_Y7_N30
\inst4|dec_rdB|Mux31~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~23_combout\ = ( !\IR|dataout\(13) & ( (!\IR|dataout\(15) & (\IR|dataout\(12) & (!\IR|dataout\(11) & !\IR|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|dec_rdB|Mux31~23_combout\);

-- Location: LABCELL_X55_Y7_N51
\inst4|dec_rdB|Mux31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~25_combout\ = ( !\IR|dataout\(13) & ( (!\IR|dataout\(15) & (!\IR|dataout\(14) & (!\IR|dataout\(12) & \IR|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|dec_rdB|Mux31~25_combout\);

-- Location: MLABCELL_X59_Y4_N45
\inst4|dec_wr|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux29~0_combout\ = ( \IR|dataout\(22) & ( !\IR|dataout[24]~DUPLICATE_q\ & ( (!\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (!\IR|dataout[25]~DUPLICATE_q\ & !\IR|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(23),
	datae => \IR|ALT_INV_dataout\(22),
	dataf => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux29~0_combout\);

-- Location: FF_X55_Y7_N13
\inst4|g1:2:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N30
\inst4|dec_wr|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux30~0_combout\ = ( !\IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (!\IR|dataout\(22) & (!\IR|dataout[24]~DUPLICATE_q\ & (!\IR|dataout\(23) & \UC|Reg_Wr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(22),
	datab => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datac => \IR|ALT_INV_dataout\(23),
	datad => \UC|ALT_INV_Reg_Wr~q\,
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux30~0_combout\);

-- Location: FF_X51_Y13_N25
\inst4|g1:1:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(31));

-- Location: LABCELL_X55_Y7_N12
\inst4|g2:0:buffersB|F[31]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~41_combout\ = ( \inst4|g1:1:regs|dataout\(31) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(31)))) ) ) # ( !\inst4|g1:1:regs|dataout\(31) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~41_combout\);

-- Location: LABCELL_X55_Y7_N33
\inst4|dec_rdB|Mux31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~22_combout\ = ( !\IR|dataout\(14) & ( (!\IR|dataout\(15) & (!\IR|dataout\(12) & (\IR|dataout\(13) & !\IR|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|dec_rdB|Mux31~22_combout\);

-- Location: MLABCELL_X59_Y4_N0
\inst4|dec_wr|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux27~0_combout\ = ( !\IR|dataout[25]~DUPLICATE_q\ & ( !\IR|dataout[24]~DUPLICATE_q\ & ( (!\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (\IR|dataout\(23) & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(23),
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux27~0_combout\);

-- Location: FF_X55_Y7_N44
\inst4|g1:4:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N15
\inst4|dec_wr|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux26~0_combout\ = ( !\IR|dataout\(22) & ( \IR|dataout\(23) & ( (!\IR|dataout\(25) & (\UC|Reg_Wr~q\ & (!\IR|dataout[24]~DUPLICATE_q\ & \IR|dataout\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(25),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(21),
	datae => \IR|ALT_INV_dataout\(22),
	dataf => \IR|ALT_INV_dataout\(23),
	combout => \inst4|dec_wr|Mux26~0_combout\);

-- Location: FF_X51_Y13_N55
\inst4|g1:5:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(31));

-- Location: LABCELL_X55_Y7_N42
\inst4|g2:0:buffersB|F[31]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~42_combout\ = ( \inst4|g1:5:regs|dataout\(31) & ( (\inst4|g2:0:buffersB|F[31]~41_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(31)))) ) ) # ( !\inst4|g1:5:regs|dataout\(31) & ( 
-- (!\inst4|dec_rdB|Mux31~21_combout\ & (\inst4|g2:0:buffersB|F[31]~41_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010001000000010001000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[31]~41_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersB|F[31]~42_combout\);

-- Location: LABCELL_X55_Y7_N18
\inst4|g2:0:buffersB|F[31]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~43_combout\ = ( \inst4|g2:0:buffersB|F[31]~42_combout\ & ( (!\inst4|g1:7:regs|dataout\(31) & (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(31))))) # 
-- (\inst4|g1:7:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101011100010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(31),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~42_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~43_combout\);

-- Location: MLABCELL_X59_Y4_N6
\inst4|dec_wr|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux12~0_combout\ = ( \IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (!\IR|dataout\(23) & (\UC|Reg_Wr~q\ & (!\IR|dataout[24]~DUPLICATE_q\ & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux12~0_combout\);

-- Location: FF_X48_Y10_N38
\inst4|g1:19:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N3
\inst4|dec_rdB|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~7_combout\ = ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(12) & !\IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~7_combout\);

-- Location: MLABCELL_X59_Y4_N39
\inst4|dec_wr|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux5~0_combout\ = ( !\IR|dataout\(23) & ( \IR|dataout[25]~DUPLICATE_q\ & ( (!\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (\IR|dataout\(22) & \IR|dataout[24]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(22),
	datad => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout\(23),
	dataf => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	combout => \inst4|dec_wr|Mux5~0_combout\);

-- Location: FF_X51_Y12_N43
\inst4|g1:26:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N0
\inst4|dec_rdB|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~8_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(15) & (!\IR|dataout\(14) & (\IR|dataout\(12) & !\IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~8_combout\);

-- Location: LABCELL_X56_Y8_N54
\inst4|dec_rdB|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~9_combout\ = ( !\IR|dataout\(14) & ( (\IR|dataout\(13) & (\IR|dataout\(11) & (\IR|dataout\(15) & !\IR|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|dec_rdB|Mux31~9_combout\);

-- Location: MLABCELL_X59_Y4_N15
\inst4|dec_wr|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux10~0_combout\ = ( \IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (\IR|dataout\(23) & (!\IR|dataout\(24) & (\UC|Reg_Wr~q\ & !\IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \IR|ALT_INV_dataout\(24),
	datac => \UC|ALT_INV_Reg_Wr~q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux10~0_combout\);

-- Location: FF_X51_Y12_N49
\inst4|g1:21:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(31));

-- Location: LABCELL_X43_Y5_N6
\inst4|dec_wr|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux18~0_combout\ = ( !\IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(23) & ( (\IR|dataout\(21) & (\UC|Reg_Wr~q\ & (!\IR|dataout\(22) & \IR|dataout[24]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(21),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout\(22),
	datad => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(23),
	combout => \inst4|dec_wr|Mux18~0_combout\);

-- Location: FF_X48_Y10_N56
\inst4|g1:13:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(31));

-- Location: LABCELL_X56_Y8_N33
\inst4|dec_rdB|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~10_combout\ = ( \IR|dataout\(14) & ( (!\IR|dataout\(15) & (!\IR|dataout\(12) & (\IR|dataout\(11) & \IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|dec_rdB|Mux31~10_combout\);

-- Location: MLABCELL_X59_Y4_N54
\inst4|dec_wr|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux22~0_combout\ = ( !\IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (\IR|dataout[24]~DUPLICATE_q\ & (!\IR|dataout\(22) & (!\IR|dataout\(23) & \UC|Reg_Wr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datab => \IR|ALT_INV_dataout\(22),
	datac => \IR|ALT_INV_dataout\(23),
	datad => \UC|ALT_INV_Reg_Wr~q\,
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux22~0_combout\);

-- Location: FF_X53_Y8_N41
\inst4|g1:9:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(31));

-- Location: LABCELL_X53_Y8_N9
\inst4|dec_rdB|Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~11_combout\ = ( !\IR|dataout\(13) & ( \IR|dataout\(11) & ( (\IR|dataout\(14) & (!\IR|dataout\(12) & !\IR|dataout\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~11_combout\);

-- Location: MLABCELL_X59_Y4_N24
\inst4|dec_wr|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux20~0_combout\ = ( !\IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (!\IR|dataout\(23) & (\UC|Reg_Wr~q\ & (\IR|dataout[24]~DUPLICATE_q\ & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux20~0_combout\);

-- Location: FF_X51_Y12_N56
\inst4|g1:11:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(31));

-- Location: LABCELL_X53_Y8_N12
\inst4|dec_rdB|Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~12_combout\ = ( !\IR|dataout\(13) & ( \IR|dataout\(11) & ( (\IR|dataout\(14) & (!\IR|dataout\(15) & \IR|dataout\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~12_combout\);

-- Location: LABCELL_X53_Y8_N51
\inst4|g2:0:buffersB|F[31]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~35_combout\ = ( \inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|g1:11:regs|dataout\(31)) # ((!\inst4|g1:9:regs|dataout\(31) & \inst4|dec_rdB|Mux31~11_combout\)) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- (!\inst4|g1:9:regs|dataout\(31) & \inst4|dec_rdB|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(31),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(31),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~35_combout\);

-- Location: LABCELL_X48_Y10_N15
\inst4|g2:0:buffersB|F[31]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~36_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|g2:0:buffersB|F[31]~35_combout\ & ( (\inst4|g1:13:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(31)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|g2:0:buffersB|F[31]~35_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(31),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~35_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~36_combout\);

-- Location: LABCELL_X48_Y10_N54
\inst4|g2:0:buffersB|F[31]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~37_combout\ = ( \inst4|g2:0:buffersB|F[31]~36_combout\ & ( (!\inst4|g1:19:regs|dataout\(31) & (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(31))))) # 
-- (\inst4|g1:19:regs|dataout\(31) & ((!\inst4|dec_rdB|Mux31~7_combout\) # ((\inst4|g1:26:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111010001011100111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(31),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(31),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~36_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~37_combout\);

-- Location: LABCELL_X56_Y6_N3
\inst4|g2:0:buffersB|F[31]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~47_combout\ = ( \inst4|g2:0:buffersB|F[31]~37_combout\ & ( (\inst4|g2:0:buffersB|F[31]~46_combout\ & (\inst4|g2:0:buffersB|F[31]~40_combout\ & \inst4|g2:0:buffersB|F[31]~43_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersB|ALT_INV_F[31]~46_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[31]~40_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[31]~43_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[31]~37_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~47_combout\);

-- Location: MLABCELL_X59_Y4_N18
\inst4|dec_wr|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_wr|Mux0~0_combout\ = ( \IR|dataout[25]~DUPLICATE_q\ & ( \IR|dataout\(21) & ( (\IR|dataout\(23) & (\UC|Reg_Wr~q\ & (\IR|dataout[24]~DUPLICATE_q\ & \IR|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(23),
	datab => \UC|ALT_INV_Reg_Wr~q\,
	datac => \IR|ALT_INV_dataout[24]~DUPLICATE_q\,
	datad => \IR|ALT_INV_dataout\(22),
	datae => \IR|ALT_INV_dataout[25]~DUPLICATE_q\,
	dataf => \IR|ALT_INV_dataout\(21),
	combout => \inst4|dec_wr|Mux0~0_combout\);

-- Location: FF_X56_Y6_N1
\inst4|g1:31:regs|dataout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[31]~32_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(31));

-- Location: LABCELL_X56_Y6_N27
\inst4|dec_rdB|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdB|Mux31~0_combout\ = ( \IR|dataout\(11) & ( (\IR|dataout\(14) & (\IR|dataout\(12) & (\IR|dataout\(15) & \IR|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|dec_rdB|Mux31~0_combout\);

-- Location: LABCELL_X56_Y6_N0
\inst4|g2:0:buffersB|F[31]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[31]~48_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( (\inst4|g2:0:buffersB|F[31]~34_combout\ & (\inst4|g2:0:buffersB|F[31]~47_combout\ & \inst4|g1:31:regs|dataout\(31))) ) ) # ( !\inst4|dec_rdB|Mux31~0_combout\ & ( 
-- (\inst4|g2:0:buffersB|F[31]~34_combout\ & \inst4|g2:0:buffersB|F[31]~47_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[31]~34_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[31]~47_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(31),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:0:buffersB|F[31]~48_combout\);

-- Location: LABCELL_X46_Y10_N51
\UC|DM_Rd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|DM_Rd~1_combout\ = ( !\IR|dataout[31]~DUPLICATE_q\ & ( \UC|current_state.EX~q\ & ( (!\IR|dataout\(30) & !\IR|dataout\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datae => \IR|ALT_INV_dataout[31]~DUPLICATE_q\,
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|DM_Rd~1_combout\);

-- Location: FF_X46_Y10_N52
\UC|DM_Rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|DM_Rd~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|DM_Rd~q\);

-- Location: LABCELL_X46_Y10_N54
\UC|IO_2_Reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|IO_2_Reg~0_combout\ = ( !\IR|dataout\(30) & ( \UC|current_state.EX~q\ & ( (!\IR|dataout\(29) & \IR|dataout[31]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(29),
	datac => \IR|ALT_INV_dataout[31]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout\(30),
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|IO_2_Reg~0_combout\);

-- Location: FF_X46_Y10_N55
\UC|IO_2_Reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|IO_2_Reg~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|IO_2_Reg~q\);

-- Location: IOIBUF_X32_Y81_N18
\IO_IN[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(30),
	o => \IO_IN[30]~input_o\);

-- Location: LABCELL_X46_Y10_N45
\UC|DM_Wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|DM_Wr~0_combout\ = ( !\IR|dataout[31]~DUPLICATE_q\ & ( \UC|current_state.EX~q\ & ( (\IR|dataout\(30) & !\IR|dataout\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(30),
	datac => \IR|ALT_INV_dataout\(29),
	datae => \IR|ALT_INV_dataout[31]~DUPLICATE_q\,
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|DM_Wr~0_combout\);

-- Location: FF_X46_Y10_N46
\UC|DM_Wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|DM_Wr~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|DM_Wr~q\);

-- Location: IOIBUF_X18_Y81_N58
\IO_IN[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(22),
	o => \IO_IN[22]~input_o\);

-- Location: IOIBUF_X89_Y13_N55
\IO_IN[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(0),
	o => \IO_IN[0]~input_o\);

-- Location: FF_X55_Y11_N40
\inst4|g1:27:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(0));

-- Location: LABCELL_X55_Y11_N39
\inst4|g2:27:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[0]~2_combout\ = ( !\inst4|g1:27:regs|dataout\(0) & ( !\IR|dataout\(13) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(11) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:27:buffersB|F[0]~2_combout\);

-- Location: FF_X53_Y9_N8
\inst4|g1:15:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(0));

-- Location: LABCELL_X53_Y9_N30
\inst4|g2:15:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(15) & ( !\inst4|g1:15:regs|dataout\(0) & ( (\IR|dataout\(11) & (\IR|dataout\(14) & (\IR|dataout\(12) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:15:buffersB|F[0]~2_combout\);

-- Location: FF_X56_Y10_N20
\inst4|g1:30:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(0));

-- Location: LABCELL_X56_Y10_N21
\inst4|g2:30:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[0]~12_combout\ = ( \IR|dataout\(14) & ( !\IR|dataout\(11) & ( (!\inst4|g1:30:regs|dataout\(0) & (\IR|dataout\(12) & (\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[0]~12_combout\);

-- Location: FF_X56_Y10_N53
\inst4|g1:29:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(0));

-- Location: LABCELL_X56_Y10_N30
\inst4|g2:29:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(12) & ( !\inst4|g1:29:regs|dataout\(0) & ( (\IR|dataout\(14) & (\IR|dataout\(11) & (\IR|dataout\(15) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:29:buffersB|F[0]~2_combout\);

-- Location: FF_X55_Y11_N16
\inst4|g1:14:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(0));

-- Location: LABCELL_X55_Y11_N15
\inst4|g2:14:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[0]~2_combout\ = ( !\inst4|g1:14:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (\IR|dataout\(14) & (\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:14:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:14:buffersB|F[0]~2_combout\);

-- Location: FF_X55_Y11_N34
\inst4|g1:10:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(0));

-- Location: LABCELL_X55_Y11_N33
\inst4|g2:10:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[0]~2_combout\ = ( !\inst4|g1:10:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (\IR|dataout\(14) & (\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:10:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X53_Y9_N3
\inst4|g2:0:buffersB|F[0]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~351_combout\ = ( !\inst4|g2:14:buffersB|F[0]~2_combout\ & ( !\inst4|g2:10:buffersB|F[0]~2_combout\ & ( (!\inst4|g2:27:buffersB|F[0]~2_combout\ & (!\inst4|g2:15:buffersB|F[0]~2_combout\ & (!\inst4|g2:30:buffersB|F[0]~12_combout\ & 
-- !\inst4|g2:29:buffersB|F[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:27:buffersB|ALT_INV_F[0]~2_combout\,
	datab => \inst4|g2:15:buffersB|ALT_INV_F[0]~2_combout\,
	datac => \inst4|g2:30:buffersB|ALT_INV_F[0]~12_combout\,
	datad => \inst4|g2:29:buffersB|ALT_INV_F[0]~2_combout\,
	datae => \inst4|g2:14:buffersB|ALT_INV_F[0]~2_combout\,
	dataf => \inst4|g2:10:buffersB|ALT_INV_F[0]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~351_combout\);

-- Location: LABCELL_X56_Y6_N9
\inst4|g2:31:buffersB|F[0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[0]~22_combout\ = ( !\inst4|g1:31:regs|dataout\(0) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:31:buffersB|F[0]~22_combout\);

-- Location: FF_X56_Y11_N50
\inst4|g1:5:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(0));

-- Location: LABCELL_X56_Y11_N51
\inst4|g2:5:buffersB|F[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[0]~10_combout\ = ( !\IR|dataout\(12) & ( !\IR|dataout\(14) & ( (!\inst4|g1:5:regs|dataout\(0) & (\IR|dataout\(13) & (\IR|dataout\(11) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:5:buffersB|F[0]~10_combout\);

-- Location: FF_X56_Y11_N56
\inst4|g1:3:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(0));

-- Location: LABCELL_X56_Y11_N57
\inst4|g2:3:buffersB|F[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[0]~10_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(13) & ( (!\inst4|g1:3:regs|dataout\(0) & (\IR|dataout\(11) & (!\IR|dataout\(14) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:3:buffersB|F[0]~10_combout\);

-- Location: FF_X57_Y11_N2
\inst4|g1:1:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(0));

-- Location: LABCELL_X57_Y11_N42
\inst4|g2:0:buffersB|F[0]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~354_combout\ = ( !\IR|dataout\(15) & ( \IR|dataout\(11) & ( (!\inst4|g1:1:regs|dataout\(0) & (!\IR|dataout\(14) & (!\IR|dataout\(12) & !\IR|dataout\(13)))) ) ) ) # ( !\IR|dataout\(15) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(14) 
-- & (!\IR|dataout\(12) & !\IR|dataout\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[0]~354_combout\);

-- Location: FF_X56_Y11_N2
\inst4|g1:7:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(0));

-- Location: LABCELL_X56_Y11_N3
\inst4|g2:7:buffersB|F[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[0]~10_combout\ = ( !\IR|dataout\(15) & ( !\IR|dataout\(14) & ( (!\inst4|g1:7:regs|dataout\(0) & (\IR|dataout\(11) & (\IR|dataout\(12) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:7:buffersB|F[0]~10_combout\);

-- Location: FF_X57_Y11_N14
\inst4|g1:4:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(0));

-- Location: LABCELL_X57_Y11_N15
\inst4|g2:4:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(15) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(12) & (!\inst4|g1:4:regs|dataout\(0) & (\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(0),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:4:buffersB|F[0]~2_combout\);

-- Location: FF_X57_Y11_N20
\inst4|g1:2:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(0));

-- Location: LABCELL_X57_Y11_N39
\inst4|g2:2:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(15) & ( !\IR|dataout\(11) & ( (!\inst4|g1:2:regs|dataout\(0) & (\IR|dataout\(12) & (!\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:2:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X56_Y11_N21
\inst4|g2:0:buffersB|F[0]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~355_combout\ = ( !\inst4|g2:4:buffersB|F[0]~2_combout\ & ( !\inst4|g2:2:buffersB|F[0]~2_combout\ & ( (!\inst4|g2:5:buffersB|F[0]~10_combout\ & (!\inst4|g2:3:buffersB|F[0]~10_combout\ & (!\inst4|g2:0:buffersB|F[0]~354_combout\ & 
-- !\inst4|g2:7:buffersB|F[0]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:5:buffersB|ALT_INV_F[0]~10_combout\,
	datab => \inst4|g2:3:buffersB|ALT_INV_F[0]~10_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[0]~354_combout\,
	datad => \inst4|g2:7:buffersB|ALT_INV_F[0]~10_combout\,
	datae => \inst4|g2:4:buffersB|ALT_INV_F[0]~2_combout\,
	dataf => \inst4|g2:2:buffersB|ALT_INV_F[0]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~355_combout\);

-- Location: LABCELL_X60_Y9_N6
\inst4|g1:25:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:25:regs|dataout[0]~feeder_combout\);

-- Location: FF_X60_Y9_N8
\inst4|g1:25:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(0));

-- Location: LABCELL_X60_Y9_N39
\inst4|g2:25:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[0]~12_combout\ = ( \IR|dataout\(14) & ( !\IR|dataout\(13) & ( (\IR|dataout\(11) & (!\IR|dataout\(12) & (!\inst4|g1:25:regs|dataout\(0) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(0),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:25:buffersB|F[0]~12_combout\);

-- Location: FF_X56_Y9_N59
\inst4|g1:8:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(0));

-- Location: LABCELL_X56_Y9_N48
\inst4|g2:8:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[0]~2_combout\ = ( !\inst4|g1:8:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (\IR|dataout\(14) & (!\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:8:buffersB|F[0]~2_combout\);

-- Location: FF_X56_Y8_N20
\inst4|g1:12:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(0));

-- Location: LABCELL_X56_Y8_N18
\inst4|g2:12:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[0]~2_combout\ = ( !\inst4|g1:12:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (!\IR|dataout\(12) & (!\IR|dataout\(15) & \IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \inst4|g1:12:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:12:buffersB|F[0]~2_combout\);

-- Location: FF_X57_Y9_N10
\inst4|g1:24:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(0));

-- Location: LABCELL_X57_Y9_N9
\inst4|g2:24:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[0]~2_combout\ = ( !\inst4|g1:24:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:24:buffersB|F[0]~2_combout\);

-- Location: FF_X57_Y9_N5
\inst4|g1:28:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(0));

-- Location: LABCELL_X57_Y9_N3
\inst4|g2:28:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[0]~2_combout\ = ( !\inst4|g1:28:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(13) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:28:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X61_Y9_N24
\inst4|g1:20:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:20:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:20:regs|dataout[0]~feeder_combout\);

-- Location: FF_X61_Y9_N26
\inst4|g1:20:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:20:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(0));

-- Location: LABCELL_X61_Y9_N54
\inst4|g2:20:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[0]~2_combout\ = ( \IR|dataout\(13) & ( !\IR|dataout\(11) & ( (!\inst4|g1:20:regs|dataout\(0) & (!\IR|dataout\(12) & (\IR|dataout\(15) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:20:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X57_Y9_N54
\inst4|g2:0:buffersB|F[0]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~353_combout\ = ( !\inst4|g2:28:buffersB|F[0]~2_combout\ & ( !\inst4|g2:20:buffersB|F[0]~2_combout\ & ( (!\inst4|g2:25:buffersB|F[0]~12_combout\ & (!\inst4|g2:8:buffersB|F[0]~2_combout\ & (!\inst4|g2:12:buffersB|F[0]~2_combout\ & 
-- !\inst4|g2:24:buffersB|F[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:25:buffersB|ALT_INV_F[0]~12_combout\,
	datab => \inst4|g2:8:buffersB|ALT_INV_F[0]~2_combout\,
	datac => \inst4|g2:12:buffersB|ALT_INV_F[0]~2_combout\,
	datad => \inst4|g2:24:buffersB|ALT_INV_F[0]~2_combout\,
	datae => \inst4|g2:28:buffersB|ALT_INV_F[0]~2_combout\,
	dataf => \inst4|g2:20:buffersB|ALT_INV_F[0]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~353_combout\);

-- Location: FF_X56_Y9_N38
\inst4|g1:26:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(0));

-- Location: LABCELL_X56_Y9_N39
\inst4|g2:26:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[0]~12_combout\ = ( !\inst4|g1:26:regs|dataout\(0) & ( !\IR|dataout\(13) & ( (\IR|dataout\(12) & (\IR|dataout\(14) & (\IR|dataout\(15) & !\IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:26:buffersB|F[0]~12_combout\);

-- Location: LABCELL_X55_Y13_N24
\inst4|g1:9:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:9:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:9:regs|dataout[0]~feeder_combout\);

-- Location: FF_X55_Y13_N26
\inst4|g1:9:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:9:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(0));

-- Location: LABCELL_X55_Y13_N57
\inst4|g2:9:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(15) & ( !\IR|dataout\(13) & ( (!\inst4|g1:9:regs|dataout\(0) & (!\IR|dataout\(12) & (\IR|dataout\(11) & \IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:9:buffersB|F[0]~2_combout\);

-- Location: FF_X51_Y12_N32
\inst4|g1:11:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(0));

-- Location: LABCELL_X51_Y12_N57
\inst4|g2:11:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[0]~2_combout\ = ( \IR|dataout\(14) & ( \IR|dataout\(11) & ( (!\IR|dataout\(15) & (!\inst4|g1:11:regs|dataout\(0) & (\IR|dataout\(12) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(0),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:11:buffersB|F[0]~2_combout\);

-- Location: FF_X56_Y9_N44
\inst4|g1:13:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(0));

-- Location: LABCELL_X56_Y9_N45
\inst4|g2:13:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[0]~2_combout\ = ( \IR|dataout\(13) & ( !\IR|dataout\(12) & ( (\IR|dataout\(14) & (!\inst4|g1:13:regs|dataout\(0) & (!\IR|dataout\(15) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(0),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:13:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X57_Y12_N36
\inst4|g1:19:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:19:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:19:regs|dataout[0]~feeder_combout\);

-- Location: FF_X57_Y12_N38
\inst4|g1:19:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:19:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(0));

-- Location: LABCELL_X57_Y12_N57
\inst4|g2:19:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[0]~2_combout\ = ( \IR|dataout\(11) & ( !\IR|dataout\(14) & ( (!\inst4|g1:19:regs|dataout\(0) & (\IR|dataout\(12) & (\IR|dataout\(15) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:19:buffersB|F[0]~2_combout\);

-- Location: FF_X51_Y12_N26
\inst4|g1:21:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(0));

-- Location: LABCELL_X51_Y12_N18
\inst4|g2:21:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(12) & ( !\inst4|g1:21:regs|dataout\(0) & ( (\IR|dataout\(11) & (!\IR|dataout\(14) & (\IR|dataout\(15) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:21:buffersB|F[0]~2_combout\);

-- Location: MLABCELL_X52_Y9_N21
\inst4|g2:0:buffersB|F[0]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~352_combout\ = ( !\inst4|g2:19:buffersB|F[0]~2_combout\ & ( !\inst4|g2:21:buffersB|F[0]~2_combout\ & ( (!\inst4|g2:26:buffersB|F[0]~12_combout\ & (!\inst4|g2:9:buffersB|F[0]~2_combout\ & (!\inst4|g2:11:buffersB|F[0]~2_combout\ & 
-- !\inst4|g2:13:buffersB|F[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[0]~12_combout\,
	datab => \inst4|g2:9:buffersB|ALT_INV_F[0]~2_combout\,
	datac => \inst4|g2:11:buffersB|ALT_INV_F[0]~2_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[0]~2_combout\,
	datae => \inst4|g2:19:buffersB|ALT_INV_F[0]~2_combout\,
	dataf => \inst4|g2:21:buffersB|ALT_INV_F[0]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~352_combout\);

-- Location: LABCELL_X56_Y12_N24
\inst4|g1:23:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:23:regs|dataout[0]~feeder_combout\);

-- Location: FF_X56_Y12_N26
\inst4|g1:23:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(0));

-- Location: LABCELL_X53_Y12_N36
\inst4|g2:23:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(14) & ( \IR|dataout\(12) & ( (\IR|dataout\(13) & (!\inst4|g1:23:regs|dataout\(0) & (\IR|dataout\(11) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(0),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:23:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X53_Y12_N24
\inst4|g1:17:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:17:regs|dataout[0]~feeder_combout\);

-- Location: FF_X53_Y12_N26
\inst4|g1:17:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(0));

-- Location: LABCELL_X53_Y12_N15
\inst4|g2:17:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(12) & ( (!\inst4|g1:17:regs|dataout\(0) & (!\IR|dataout\(14) & (\IR|dataout\(15) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:17:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X56_Y12_N54
\inst4|g1:6:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:6:regs|dataout[0]~feeder_combout\);

-- Location: FF_X56_Y12_N56
\inst4|g1:6:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(0));

-- Location: LABCELL_X56_Y12_N9
\inst4|g2:6:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[0]~2_combout\ = ( !\IR|dataout\(14) & ( !\IR|dataout\(15) & ( (!\inst4|g1:6:regs|dataout\(0) & (\IR|dataout\(13) & (\IR|dataout\(12) & !\IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:6:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X53_Y12_N42
\inst4|g1:18:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:18:regs|dataout[0]~feeder_combout\);

-- Location: FF_X53_Y12_N44
\inst4|g1:18:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(0));

-- Location: LABCELL_X53_Y12_N30
\inst4|g2:18:buffersB|F[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[0]~12_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(11) & ( (\IR|dataout\(15) & (!\inst4|g1:18:regs|dataout\(0) & (!\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(0),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:18:buffersB|F[0]~12_combout\);

-- Location: LABCELL_X55_Y12_N24
\inst4|g1:16:regs|dataout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:16:regs|dataout[0]~feeder_combout\ = ( \tri1[0]~64_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[0]~64_combout\,
	combout => \inst4|g1:16:regs|dataout[0]~feeder_combout\);

-- Location: FF_X55_Y12_N26
\inst4|g1:16:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:16:regs|dataout[0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(0));

-- Location: LABCELL_X55_Y12_N18
\inst4|g2:16:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[0]~2_combout\ = ( \IR|dataout\(15) & ( !\IR|dataout\(14) & ( (!\inst4|g1:16:regs|dataout\(0) & (!\IR|dataout\(12) & (!\IR|dataout\(11) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(0),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:16:buffersB|F[0]~2_combout\);

-- Location: FF_X51_Y10_N50
\inst4|g1:22:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(0));

-- Location: LABCELL_X56_Y8_N42
\inst4|g2:22:buffersB|F[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[0]~2_combout\ = ( !\inst4|g1:22:regs|dataout\(0) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (\IR|dataout\(12) & (\IR|dataout\(15) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:22:buffersB|F[0]~2_combout\);

-- Location: LABCELL_X53_Y12_N54
\inst4|g2:0:buffersB|F[0]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~356_combout\ = ( !\inst4|g2:16:buffersB|F[0]~2_combout\ & ( !\inst4|g2:22:buffersB|F[0]~2_combout\ & ( (!\inst4|g2:23:buffersB|F[0]~2_combout\ & (!\inst4|g2:17:buffersB|F[0]~2_combout\ & (!\inst4|g2:6:buffersB|F[0]~2_combout\ & 
-- !\inst4|g2:18:buffersB|F[0]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:23:buffersB|ALT_INV_F[0]~2_combout\,
	datab => \inst4|g2:17:buffersB|ALT_INV_F[0]~2_combout\,
	datac => \inst4|g2:6:buffersB|ALT_INV_F[0]~2_combout\,
	datad => \inst4|g2:18:buffersB|ALT_INV_F[0]~12_combout\,
	datae => \inst4|g2:16:buffersB|ALT_INV_F[0]~2_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[0]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~356_combout\);

-- Location: LABCELL_X53_Y9_N42
\inst4|g2:0:buffersB|F[0]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[0]~357_combout\ = ( \inst4|g2:0:buffersB|F[0]~352_combout\ & ( \inst4|g2:0:buffersB|F[0]~356_combout\ & ( (\inst4|g2:0:buffersB|F[0]~351_combout\ & (!\inst4|g2:31:buffersB|F[0]~22_combout\ & (\inst4|g2:0:buffersB|F[0]~355_combout\ & 
-- \inst4|g2:0:buffersB|F[0]~353_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[0]~351_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[0]~22_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[0]~355_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[0]~353_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[0]~352_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[0]~356_combout\,
	combout => \inst4|g2:0:buffersB|F[0]~357_combout\);

-- Location: IOIBUF_X89_Y23_N21
\IO_IN[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(1),
	o => \IO_IN[1]~input_o\);

-- Location: IOIBUF_X28_Y81_N35
\IO_IN[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(2),
	o => \IO_IN[2]~input_o\);

-- Location: FF_X56_Y9_N53
\inst4|g1:8:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(2));

-- Location: LABCELL_X56_Y9_N51
\inst4|g2:8:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[2]~0_combout\ = ( !\inst4|g1:8:regs|dataout\(2) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (\IR|dataout\(14) & (!\IR|dataout\(15) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:8:buffersB|F[2]~0_combout\);

-- Location: FF_X57_Y9_N26
\inst4|g1:24:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(2));

-- Location: LABCELL_X57_Y9_N6
\inst4|g2:24:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:24:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(12) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:24:buffersB|F[2]~0_combout\);

-- Location: FF_X57_Y9_N35
\inst4|g1:28:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(2));

-- Location: LABCELL_X57_Y9_N0
\inst4|g2:28:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:28:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (!\IR|dataout\(12) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:28:buffersB|F[2]~0_combout\);

-- Location: FF_X57_Y9_N20
\inst4|g1:12:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(2));

-- Location: LABCELL_X57_Y9_N42
\inst4|g2:12:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(11) & ( \IR|dataout\(13) & ( (!\inst4|g1:12:regs|dataout\(2) & (!\IR|dataout\(15) & (!\IR|dataout\(12) & \IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:12:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X60_Y9_N3
\inst4|g1:20:regs|dataout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:20:regs|dataout[2]~feeder_combout\ = ( \tri1[2]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[2]~62_combout\,
	combout => \inst4|g1:20:regs|dataout[2]~feeder_combout\);

-- Location: FF_X60_Y9_N5
\inst4|g1:20:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:20:regs|dataout[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(2));

-- Location: LABCELL_X60_Y9_N57
\inst4|g2:20:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(14) & ( !\IR|dataout\(11) & ( (!\inst4|g1:20:regs|dataout\(2) & (!\IR|dataout\(12) & (\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:20:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X57_Y12_N27
\inst4|g1:25:regs|dataout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[2]~feeder_combout\ = ( \tri1[2]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[2]~62_combout\,
	combout => \inst4|g1:25:regs|dataout[2]~feeder_combout\);

-- Location: FF_X57_Y12_N29
\inst4|g1:25:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(2));

-- Location: LABCELL_X57_Y12_N12
\inst4|g2:25:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[2]~10_combout\ = ( \IR|dataout\(11) & ( !\IR|dataout\(13) & ( (!\inst4|g1:25:regs|dataout\(2) & (\IR|dataout\(15) & (!\IR|dataout\(12) & \IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:25:buffersB|F[2]~10_combout\);

-- Location: LABCELL_X57_Y9_N36
\inst4|g2:0:buffersB|F[2]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~339_combout\ = ( !\inst4|g2:20:buffersB|F[2]~0_combout\ & ( !\inst4|g2:25:buffersB|F[2]~10_combout\ & ( (!\inst4|g2:8:buffersB|F[2]~0_combout\ & (!\inst4|g2:24:buffersB|F[2]~0_combout\ & (!\inst4|g2:28:buffersB|F[2]~0_combout\ & 
-- !\inst4|g2:12:buffersB|F[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:8:buffersB|ALT_INV_F[2]~0_combout\,
	datab => \inst4|g2:24:buffersB|ALT_INV_F[2]~0_combout\,
	datac => \inst4|g2:28:buffersB|ALT_INV_F[2]~0_combout\,
	datad => \inst4|g2:12:buffersB|ALT_INV_F[2]~0_combout\,
	datae => \inst4|g2:20:buffersB|ALT_INV_F[2]~0_combout\,
	dataf => \inst4|g2:25:buffersB|ALT_INV_F[2]~10_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~339_combout\);

-- Location: FF_X55_Y11_N11
\inst4|g1:27:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(2));

-- Location: LABCELL_X55_Y11_N36
\inst4|g2:27:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(13) & ( !\inst4|g1:27:regs|dataout\(2) & ( (\IR|dataout\(15) & (\IR|dataout\(14) & (\IR|dataout\(12) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:27:buffersB|F[2]~0_combout\);

-- Location: FF_X55_Y11_N47
\inst4|g1:14:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(2));

-- Location: LABCELL_X55_Y11_N12
\inst4|g2:14:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[2]~0_combout\ = ( !\inst4|g1:14:regs|dataout\(2) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (\IR|dataout\(14) & (!\IR|dataout\(15) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:14:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:14:buffersB|F[2]~0_combout\);

-- Location: FF_X55_Y13_N44
\inst4|g1:15:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(2));

-- Location: LABCELL_X55_Y13_N39
\inst4|g2:15:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(15) & ( \IR|dataout\(12) & ( (\IR|dataout\(14) & (!\inst4|g1:15:regs|dataout\(2) & (\IR|dataout\(13) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:15:buffersB|F[2]~0_combout\);

-- Location: FF_X55_Y11_N5
\inst4|g1:10:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(2));

-- Location: LABCELL_X55_Y11_N30
\inst4|g2:10:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[2]~0_combout\ = ( !\inst4|g1:10:regs|dataout\(2) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (\IR|dataout\(14) & (!\IR|dataout\(15) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:10:buffersB|F[2]~0_combout\);

-- Location: FF_X56_Y10_N16
\inst4|g1:30:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(2));

-- Location: LABCELL_X56_Y10_N15
\inst4|g2:30:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[2]~10_combout\ = ( !\inst4|g1:30:regs|dataout\(2) & ( !\IR|dataout\(11) & ( (\IR|dataout\(14) & (\IR|dataout\(12) & (\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[2]~10_combout\);

-- Location: FF_X56_Y10_N34
\inst4|g1:29:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(2));

-- Location: LABCELL_X56_Y10_N33
\inst4|g2:29:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[2]~0_combout\ = ( !\inst4|g1:29:regs|dataout\(2) & ( !\IR|dataout\(12) & ( (\IR|dataout\(14) & (\IR|dataout\(11) & (\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:29:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:29:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X55_Y11_N42
\inst4|g2:0:buffersB|F[2]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~337_combout\ = ( !\inst4|g2:30:buffersB|F[2]~10_combout\ & ( !\inst4|g2:29:buffersB|F[2]~0_combout\ & ( (!\inst4|g2:27:buffersB|F[2]~0_combout\ & (!\inst4|g2:14:buffersB|F[2]~0_combout\ & (!\inst4|g2:15:buffersB|F[2]~0_combout\ & 
-- !\inst4|g2:10:buffersB|F[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:27:buffersB|ALT_INV_F[2]~0_combout\,
	datab => \inst4|g2:14:buffersB|ALT_INV_F[2]~0_combout\,
	datac => \inst4|g2:15:buffersB|ALT_INV_F[2]~0_combout\,
	datad => \inst4|g2:10:buffersB|ALT_INV_F[2]~0_combout\,
	datae => \inst4|g2:30:buffersB|ALT_INV_F[2]~10_combout\,
	dataf => \inst4|g2:29:buffersB|ALT_INV_F[2]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~337_combout\);

-- Location: FF_X55_Y12_N8
\inst4|g1:18:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(2));

-- Location: LABCELL_X55_Y12_N33
\inst4|g2:18:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[2]~10_combout\ = ( \IR|dataout\(15) & ( !\IR|dataout\(11) & ( (\IR|dataout\(12) & (!\inst4|g1:18:regs|dataout\(2) & (!\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:18:buffersB|F[2]~10_combout\);

-- Location: FF_X55_Y12_N44
\inst4|g1:16:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(2));

-- Location: LABCELL_X55_Y12_N45
\inst4|g2:16:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[2]~0_combout\ = ( \IR|dataout\(15) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(12) & (!\inst4|g1:16:regs|dataout\(2) & (!\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:16:buffersB|F[2]~0_combout\);

-- Location: FF_X56_Y12_N20
\inst4|g1:23:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(2));

-- Location: LABCELL_X56_Y12_N21
\inst4|g2:23:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[2]~0_combout\ = ( \IR|dataout\(13) & ( !\IR|dataout\(14) & ( (\IR|dataout\(11) & (!\inst4|g1:23:regs|dataout\(2) & (\IR|dataout\(12) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:23:buffersB|F[2]~0_combout\);

-- Location: FF_X55_Y12_N38
\inst4|g1:17:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(2));

-- Location: LABCELL_X55_Y12_N3
\inst4|g2:17:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(12) & ( \IR|dataout\(11) & ( (!\inst4|g1:17:regs|dataout\(2) & (\IR|dataout\(15) & (!\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:17:buffersB|F[2]~0_combout\);

-- Location: FF_X56_Y12_N14
\inst4|g1:6:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(2));

-- Location: LABCELL_X56_Y12_N15
\inst4|g2:6:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[2]~0_combout\ = ( \IR|dataout\(13) & ( !\IR|dataout\(14) & ( (!\IR|dataout\(11) & (!\inst4|g1:6:regs|dataout\(2) & (\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:6:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X50_Y12_N57
\inst4|g1:22:regs|dataout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:22:regs|dataout[2]~feeder_combout\ = ( \tri1[2]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[2]~62_combout\,
	combout => \inst4|g1:22:regs|dataout[2]~feeder_combout\);

-- Location: FF_X50_Y12_N59
\inst4|g1:22:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:22:regs|dataout[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(2));

-- Location: LABCELL_X56_Y8_N45
\inst4|g2:22:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[2]~0_combout\ = ( !\inst4|g1:22:regs|dataout\(2) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (\IR|dataout\(12) & (!\IR|dataout\(14) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:22:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X55_Y11_N18
\inst4|g2:0:buffersB|F[2]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~342_combout\ = ( !\inst4|g2:6:buffersB|F[2]~0_combout\ & ( !\inst4|g2:22:buffersB|F[2]~0_combout\ & ( (!\inst4|g2:18:buffersB|F[2]~10_combout\ & (!\inst4|g2:16:buffersB|F[2]~0_combout\ & (!\inst4|g2:23:buffersB|F[2]~0_combout\ & 
-- !\inst4|g2:17:buffersB|F[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:18:buffersB|ALT_INV_F[2]~10_combout\,
	datab => \inst4|g2:16:buffersB|ALT_INV_F[2]~0_combout\,
	datac => \inst4|g2:23:buffersB|ALT_INV_F[2]~0_combout\,
	datad => \inst4|g2:17:buffersB|ALT_INV_F[2]~0_combout\,
	datae => \inst4|g2:6:buffersB|ALT_INV_F[2]~0_combout\,
	dataf => \inst4|g2:22:buffersB|ALT_INV_F[2]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~342_combout\);

-- Location: FF_X56_Y11_N47
\inst4|g1:3:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(2));

-- Location: LABCELL_X56_Y11_N36
\inst4|g2:3:buffersB|F[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[2]~8_combout\ = ( !\inst4|g1:3:regs|dataout\(2) & ( !\IR|dataout\(13) & ( (\IR|dataout\(11) & (!\IR|dataout\(14) & (!\IR|dataout\(15) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:3:buffersB|F[2]~8_combout\);

-- Location: FF_X56_Y11_N17
\inst4|g1:5:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(2));

-- Location: LABCELL_X56_Y11_N6
\inst4|g2:5:buffersB|F[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[2]~8_combout\ = ( !\IR|dataout\(12) & ( !\inst4|g1:5:regs|dataout\(2) & ( (\IR|dataout\(13) & (\IR|dataout\(11) & (!\IR|dataout\(15) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:5:buffersB|F[2]~8_combout\);

-- Location: FF_X57_Y11_N26
\inst4|g1:1:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(2));

-- Location: LABCELL_X57_Y11_N27
\inst4|g2:0:buffersB|F[2]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~340_combout\ = ( !\IR|dataout\(15) & ( !\IR|dataout\(13) & ( (!\IR|dataout\(12) & (!\IR|dataout\(14) & ((!\inst4|g1:1:regs|dataout\(2)) # (!\IR|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[2]~340_combout\);

-- Location: FF_X56_Y11_N29
\inst4|g1:7:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(2));

-- Location: LABCELL_X56_Y11_N30
\inst4|g2:7:buffersB|F[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[2]~8_combout\ = ( !\inst4|g1:7:regs|dataout\(2) & ( !\IR|dataout\(14) & ( (\IR|dataout\(13) & (\IR|dataout\(11) & (!\IR|dataout\(15) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:7:buffersB|F[2]~8_combout\);

-- Location: FF_X57_Y11_N8
\inst4|g1:2:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(2));

-- Location: LABCELL_X57_Y11_N9
\inst4|g2:2:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(15) & ( !\IR|dataout\(13) & ( (\IR|dataout\(12) & (!\IR|dataout\(11) & (!\inst4|g1:2:regs|dataout\(2) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(2),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:2:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X56_Y13_N24
\inst4|g1:4:regs|dataout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:4:regs|dataout[2]~feeder_combout\ = ( \tri1[2]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[2]~62_combout\,
	combout => \inst4|g1:4:regs|dataout[2]~feeder_combout\);

-- Location: FF_X56_Y13_N26
\inst4|g1:4:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:4:regs|dataout[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(2));

-- Location: LABCELL_X56_Y13_N36
\inst4|g2:4:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(11) & ( !\IR|dataout\(12) & ( (!\inst4|g1:4:regs|dataout\(2) & (!\IR|dataout\(15) & (!\IR|dataout\(14) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:4:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X56_Y11_N24
\inst4|g2:0:buffersB|F[2]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~341_combout\ = ( !\inst4|g2:2:buffersB|F[2]~0_combout\ & ( !\inst4|g2:4:buffersB|F[2]~0_combout\ & ( (!\inst4|g2:3:buffersB|F[2]~8_combout\ & (!\inst4|g2:5:buffersB|F[2]~8_combout\ & (!\inst4|g2:0:buffersB|F[2]~340_combout\ & 
-- !\inst4|g2:7:buffersB|F[2]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:3:buffersB|ALT_INV_F[2]~8_combout\,
	datab => \inst4|g2:5:buffersB|ALT_INV_F[2]~8_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[2]~340_combout\,
	datad => \inst4|g2:7:buffersB|ALT_INV_F[2]~8_combout\,
	datae => \inst4|g2:2:buffersB|ALT_INV_F[2]~0_combout\,
	dataf => \inst4|g2:4:buffersB|ALT_INV_F[2]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~341_combout\);

-- Location: LABCELL_X56_Y13_N6
\inst4|g1:31:regs|dataout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[2]~feeder_combout\ = ( \tri1[2]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[2]~62_combout\,
	combout => \inst4|g1:31:regs|dataout[2]~feeder_combout\);

-- Location: FF_X56_Y13_N8
\inst4|g1:31:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(2));

-- Location: LABCELL_X56_Y13_N45
\inst4|g2:31:buffersB|F[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[2]~20_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(2),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[2]~20_combout\);

-- Location: FF_X53_Y12_N14
\inst4|g1:11:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(2));

-- Location: LABCELL_X53_Y12_N6
\inst4|g2:11:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(15) & ( (\IR|dataout\(11) & (!\inst4|g1:11:regs|dataout\(2) & (\IR|dataout\(12) & \IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:11:buffersB|F[2]~0_combout\);

-- Location: LABCELL_X57_Y12_N42
\inst4|g2:19:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(14) & ( (!\inst4|g1:19:regs|dataout\(2) & (\IR|dataout\(11) & (\IR|dataout\(12) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:19:buffersB|F[2]~0_combout\);

-- Location: FF_X55_Y13_N53
\inst4|g1:13:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(2));

-- Location: LABCELL_X55_Y13_N30
\inst4|g2:13:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(15) & ( \IR|dataout\(11) & ( (!\inst4|g1:13:regs|dataout\(2) & (!\IR|dataout\(12) & (\IR|dataout\(14) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:13:buffersB|F[2]~0_combout\);

-- Location: FF_X55_Y13_N11
\inst4|g1:9:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(2));

-- Location: LABCELL_X55_Y13_N12
\inst4|g2:9:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[2]~0_combout\ = ( !\IR|dataout\(12) & ( \IR|dataout\(11) & ( (\IR|dataout\(14) & (!\inst4|g1:9:regs|dataout\(2) & (!\IR|dataout\(13) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(2),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:9:buffersB|F[2]~0_combout\);

-- Location: FF_X51_Y12_N29
\inst4|g1:21:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(2));

-- Location: LABCELL_X51_Y12_N21
\inst4|g2:21:buffersB|F[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[2]~0_combout\ = ( !\inst4|g1:21:regs|dataout\(2) & ( !\IR|dataout\(12) & ( (\IR|dataout\(11) & (!\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(2),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:21:buffersB|F[2]~0_combout\);

-- Location: FF_X51_Y12_N38
\inst4|g1:26:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[2]~62_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(2));

-- Location: LABCELL_X51_Y12_N39
\inst4|g2:26:buffersB|F[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[2]~10_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(11) & ( (!\inst4|g1:26:regs|dataout\(2) & (\IR|dataout\(14) & (\IR|dataout\(12) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(2),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[2]~10_combout\);

-- Location: LABCELL_X55_Y12_N48
\inst4|g2:0:buffersB|F[2]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~338_combout\ = ( !\inst4|g2:21:buffersB|F[2]~0_combout\ & ( !\inst4|g2:26:buffersB|F[2]~10_combout\ & ( (!\inst4|g2:11:buffersB|F[2]~0_combout\ & (!\inst4|g2:19:buffersB|F[2]~0_combout\ & (!\inst4|g2:13:buffersB|F[2]~0_combout\ & 
-- !\inst4|g2:9:buffersB|F[2]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:11:buffersB|ALT_INV_F[2]~0_combout\,
	datab => \inst4|g2:19:buffersB|ALT_INV_F[2]~0_combout\,
	datac => \inst4|g2:13:buffersB|ALT_INV_F[2]~0_combout\,
	datad => \inst4|g2:9:buffersB|ALT_INV_F[2]~0_combout\,
	datae => \inst4|g2:21:buffersB|ALT_INV_F[2]~0_combout\,
	dataf => \inst4|g2:26:buffersB|ALT_INV_F[2]~10_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~338_combout\);

-- Location: LABCELL_X55_Y11_N24
\inst4|g2:0:buffersB|F[2]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[2]~343_combout\ = ( !\inst4|g2:31:buffersB|F[2]~20_combout\ & ( \inst4|g2:0:buffersB|F[2]~338_combout\ & ( (\inst4|g2:0:buffersB|F[2]~339_combout\ & (\inst4|g2:0:buffersB|F[2]~337_combout\ & (\inst4|g2:0:buffersB|F[2]~342_combout\ & 
-- \inst4|g2:0:buffersB|F[2]~341_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[2]~339_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[2]~337_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[2]~342_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[2]~341_combout\,
	datae => \inst4|g2:31:buffersB|ALT_INV_F[2]~20_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[2]~338_combout\,
	combout => \inst4|g2:0:buffersB|F[2]~343_combout\);

-- Location: FF_X51_Y9_N20
\IR|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a16\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(16));

-- Location: FF_X51_Y9_N17
\IR|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a18\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(18));

-- Location: FF_X51_Y9_N14
\IR|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a17\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(17));

-- Location: FF_X51_Y9_N56
\IR|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a19\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(19));

-- Location: FF_X51_Y9_N50
\IR|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a20\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(20));

-- Location: LABCELL_X51_Y9_N9
\inst4|dec_rdA|Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~14_combout\ = ( \IR|dataout\(20) & ( (!\IR|dataout\(16) & (!\IR|dataout\(18) & (!\IR|dataout\(17) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~14_combout\);

-- Location: LABCELL_X51_Y9_N3
\inst4|dec_rdA|Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~13_combout\ = ( \IR|dataout\(20) & ( (\IR|dataout\(16) & (!\IR|dataout\(17) & (!\IR|dataout\(18) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~13_combout\);

-- Location: IOIBUF_X89_Y16_N38
\IO_IN[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(3),
	o => \IO_IN[3]~input_o\);

-- Location: LABCELL_X50_Y6_N36
\inst4|dec_rdA|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~2_combout\ = ( \IR|dataout\(16) & ( \IR|dataout\(20) & ( (\IR|dataout\(19) & (!\IR|dataout\(17) & \IR|dataout\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(19),
	datab => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(18),
	datae => \IR|ALT_INV_dataout\(16),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~2_combout\);

-- Location: LABCELL_X50_Y9_N27
\inst4|dec_rdA|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~1_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(18) & (\IR|dataout\(20) & (\IR|dataout\(17) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(18),
	datab => \IR|ALT_INV_dataout\(20),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~1_combout\);

-- Location: IOIBUF_X32_Y81_N35
\IO_IN[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(4),
	o => \IO_IN[4]~input_o\);

-- Location: IOIBUF_X38_Y81_N35
\IO_IN[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(5),
	o => \IO_IN[5]~input_o\);

-- Location: IOIBUF_X6_Y81_N35
\IO_IN[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(6),
	o => \IO_IN[6]~input_o\);

-- Location: IOIBUF_X80_Y0_N52
\IO_IN[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(7),
	o => \IO_IN[7]~input_o\);

-- Location: MLABCELL_X52_Y9_N42
\inst4|dec_rdA|Mux31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~26_combout\ = ( !\IR|dataout\(19) & ( (\IR|dataout\(20) & (!\IR|dataout\(16) & (\IR|dataout\(17) & !\IR|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(16),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(18),
	datae => \IR|ALT_INV_dataout\(19),
	combout => \inst4|dec_rdA|Mux31~26_combout\);

-- Location: IOIBUF_X30_Y81_N18
\IO_IN[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(8),
	o => \IO_IN[8]~input_o\);

-- Location: IOIBUF_X18_Y0_N92
\IO_IN[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(9),
	o => \IO_IN[9]~input_o\);

-- Location: FF_X53_Y9_N23
\inst4|g1:27:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(3));

-- Location: FF_X56_Y10_N23
\inst4|g1:30:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(3));

-- Location: LABCELL_X56_Y10_N12
\inst4|g2:30:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[3]~9_combout\ = ( !\inst4|g1:30:regs|dataout\(3) & ( !\IR|dataout\(11) & ( (\IR|dataout\(14) & (\IR|dataout\(12) & (\IR|dataout\(15) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(3),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[3]~9_combout\);

-- Location: FF_X56_Y10_N59
\inst4|g1:29:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(3));

-- Location: FF_X56_Y10_N38
\inst4|g1:14:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(3));

-- Location: FF_X53_Y9_N53
\inst4|g1:15:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(3));

-- Location: FF_X52_Y11_N5
\inst4|g1:10:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(3));

-- Location: LABCELL_X56_Y10_N39
\inst4|g2:0:buffersB|F[3]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~327_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:14:regs|dataout\(3) & (\inst4|g1:15:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(3))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(3)))) ) ) ) # ( \inst4|dec_rdB|Mux31~6_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:14:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(3)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(3),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~327_combout\);

-- Location: LABCELL_X56_Y10_N48
\inst4|g2:0:buffersB|F[3]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~328_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[3]~327_combout\ & ( (!\inst4|g2:30:buffersB|F[3]~9_combout\ & (\inst4|g1:29:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(3))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[3]~327_combout\ & ( (!\inst4|g2:30:buffersB|F[3]~9_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100110001000000000011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(3),
	datab => \inst4|g2:30:buffersB|ALT_INV_F[3]~9_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(3),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~327_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~328_combout\);

-- Location: FF_X46_Y8_N56
\inst4|g1:16:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(3));

-- Location: FF_X51_Y10_N56
\inst4|g1:17:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(3));

-- Location: FF_X46_Y8_N17
\inst4|g1:18:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(3));

-- Location: LABCELL_X46_Y8_N12
\inst4|g2:18:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[3]~9_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(14) & ( (\IR|dataout\(12) & (!\inst4|g1:18:regs|dataout\(3) & (!\IR|dataout\(11) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(3),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:18:buffersB|F[3]~9_combout\);

-- Location: FF_X46_Y8_N26
\inst4|g1:23:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(3));

-- Location: FF_X51_Y10_N29
\inst4|g1:22:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(3));

-- Location: LABCELL_X46_Y10_N6
\inst4|g1:6:regs|dataout[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[3]~feeder_combout\ = ( \tri1[3]~61_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[3]~61_combout\,
	combout => \inst4|g1:6:regs|dataout[3]~feeder_combout\);

-- Location: FF_X46_Y10_N8
\inst4|g1:6:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(3));

-- Location: LABCELL_X46_Y8_N27
\inst4|g2:0:buffersB|F[3]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~334_combout\ = ( \inst4|dec_rdB|Mux31~29_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:23:regs|dataout\(3) & (\inst4|g1:6:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(3))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~29_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(3)))) ) ) ) # ( \inst4|dec_rdB|Mux31~29_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:23:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(3)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~29_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001010100010100000000110011110000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(3),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(3),
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(3),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~334_combout\);

-- Location: LABCELL_X46_Y8_N57
\inst4|g2:0:buffersB|F[3]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~335_combout\ = ( \inst4|g2:0:buffersB|F[3]~334_combout\ & ( \inst4|dec_rdB|Mux31~27_combout\ & ( (\inst4|g1:16:regs|dataout\(3) & (!\inst4|g2:18:buffersB|F[3]~9_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # 
-- (\inst4|g1:17:regs|dataout\(3))))) ) ) ) # ( \inst4|g2:0:buffersB|F[3]~334_combout\ & ( !\inst4|dec_rdB|Mux31~27_combout\ & ( (!\inst4|g2:18:buffersB|F[3]~9_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000011000000000000000000000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(3),
	datac => \inst4|g2:18:buffersB|ALT_INV_F[3]~9_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[3]~334_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~335_combout\);

-- Location: FF_X56_Y9_N29
\inst4|g1:26:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(3));

-- Location: LABCELL_X56_Y9_N18
\inst4|g2:26:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[3]~9_combout\ = ( !\inst4|g1:26:regs|dataout\(3) & ( !\IR|dataout\(11) & ( (\IR|dataout\(12) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(3),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[3]~9_combout\);

-- Location: FF_X50_Y11_N38
\inst4|g1:21:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(3));

-- Location: FF_X53_Y10_N20
\inst4|g1:19:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(3));

-- Location: FF_X50_Y10_N2
\inst4|g1:13:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(3));

-- Location: FF_X48_Y9_N56
\inst4|g1:9:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(3));

-- Location: FF_X48_Y9_N10
\inst4|g1:11:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(3));

-- Location: LABCELL_X50_Y10_N12
\inst4|g2:0:buffersB|F[3]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~329_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(3) & (\inst4|g1:9:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(3))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(3)))) ) ) ) # ( \inst4|dec_rdB|Mux31~10_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(3)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(3),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~329_combout\);

-- Location: LABCELL_X53_Y10_N21
\inst4|g2:0:buffersB|F[3]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~330_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[3]~329_combout\ & ( (!\inst4|g2:26:buffersB|F[3]~9_combout\ & (\inst4|g1:19:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(3))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[3]~329_combout\ & ( (!\inst4|g2:26:buffersB|F[3]~9_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010101000100000000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersB|ALT_INV_F[3]~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(3),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~329_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~330_combout\);

-- Location: FF_X50_Y11_N14
\inst4|g1:28:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(3));

-- Location: FF_X50_Y10_N23
\inst4|g1:25:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(3));

-- Location: LABCELL_X50_Y10_N45
\inst4|g2:25:buffersB|F[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[3]~9_combout\ = ( !\IR|dataout\(12) & ( !\IR|dataout\(13) & ( (!\inst4|g1:25:regs|dataout\(3) & (\IR|dataout\(15) & (\IR|dataout\(14) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(3),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:25:buffersB|F[3]~9_combout\);

-- Location: FF_X59_Y9_N50
\inst4|g1:20:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(3));

-- Location: MLABCELL_X59_Y9_N27
\inst4|g1:8:regs|dataout[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:8:regs|dataout[3]~feeder_combout\ = \tri1[3]~61_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_tri1[3]~61_combout\,
	combout => \inst4|g1:8:regs|dataout[3]~feeder_combout\);

-- Location: FF_X59_Y9_N29
\inst4|g1:8:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:8:regs|dataout[3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(3));

-- Location: FF_X50_Y11_N20
\inst4|g1:12:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(3));

-- Location: MLABCELL_X59_Y9_N51
\inst4|g2:0:buffersB|F[3]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~331_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(3) & (\inst4|g1:8:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(3))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(3)))) ) ) ) # ( \inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(3)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001100110000001101010101000001010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(3),
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(3),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~331_combout\);

-- Location: LABCELL_X53_Y10_N39
\inst4|g2:0:buffersB|F[3]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~332_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|g2:0:buffersB|F[3]~331_combout\ & ( (\inst4|g1:24:regs|dataout\(3) & (!\inst4|g2:25:buffersB|F[3]~9_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(3))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|g2:0:buffersB|F[3]~331_combout\ & ( (!\inst4|g2:25:buffersB|F[3]~9_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g2:25:buffersB|ALT_INV_F[3]~9_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~331_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~332_combout\);

-- Location: LABCELL_X61_Y7_N42
\inst4|g1:31:regs|dataout[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[3]~feeder_combout\ = ( \tri1[3]~61_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[3]~61_combout\,
	combout => \inst4|g1:31:regs|dataout[3]~feeder_combout\);

-- Location: FF_X61_Y7_N44
\inst4|g1:31:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(3));

-- Location: LABCELL_X61_Y7_N9
\inst4|g2:31:buffersB|F[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[3]~19_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(3),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[3]~19_combout\);

-- Location: FF_X56_Y5_N19
\inst4|g1:4:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(3));

-- Location: FF_X55_Y7_N8
\inst4|g1:2:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(3));

-- Location: FF_X56_Y5_N44
\inst4|g1:1:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(3));

-- Location: LABCELL_X55_Y7_N9
\inst4|g2:0:buffersB|F[3]~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~457_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|g1:2:regs|dataout\(3)) # (!\inst4|g1:1:regs|dataout\(3)) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|g1:2:regs|dataout\(3) ) ) ) # ( \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|g1:1:regs|dataout\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(3),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(3),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~457_combout\);

-- Location: FF_X55_Y3_N38
\inst4|g1:3:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(3));

-- Location: FF_X55_Y5_N2
\inst4|g1:7:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(3));

-- Location: FF_X55_Y3_N17
\inst4|g1:5:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(3));

-- Location: LABCELL_X55_Y3_N39
\inst4|g2:0:buffersB|F[3]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~456_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(3) & (\inst4|g1:7:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(3))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~19_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(3)))) ) ) ) # ( \inst4|dec_rdB|Mux31~19_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~20_combout\ & ( (\inst4|g1:7:regs|dataout\(3) & ((!\inst4|dec_rdB|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(3)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001100110000001101010101000001010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(3),
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(3),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(3),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~456_combout\);

-- Location: LABCELL_X55_Y3_N33
\inst4|g2:0:buffersB|F[3]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~333_combout\ = ( !\inst4|g2:0:buffersB|F[3]~457_combout\ & ( \inst4|g2:0:buffersB|F[3]~456_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[3]~457_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~456_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~333_combout\);

-- Location: LABCELL_X53_Y10_N42
\inst4|g2:0:buffersB|F[3]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[3]~336_combout\ = ( !\inst4|g2:31:buffersB|F[3]~19_combout\ & ( \inst4|g2:0:buffersB|F[3]~333_combout\ & ( (\inst4|g2:0:buffersB|F[3]~328_combout\ & (\inst4|g2:0:buffersB|F[3]~335_combout\ & (\inst4|g2:0:buffersB|F[3]~330_combout\ & 
-- \inst4|g2:0:buffersB|F[3]~332_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[3]~328_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[3]~335_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[3]~330_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[3]~332_combout\,
	datae => \inst4|g2:31:buffersB|ALT_INV_F[3]~19_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[3]~333_combout\,
	combout => \inst4|g2:0:buffersB|F[3]~336_combout\);

-- Location: LABCELL_X61_Y7_N3
\inst4|g1:31:regs|dataout[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[4]~feeder_combout\ = ( \tri1[4]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[4]~60_combout\,
	combout => \inst4|g1:31:regs|dataout[4]~feeder_combout\);

-- Location: FF_X61_Y7_N5
\inst4|g1:31:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(4));

-- Location: LABCELL_X61_Y7_N51
\inst4|g2:31:buffersB|F[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[4]~18_combout\ = ( !\inst4|g1:31:regs|dataout\(4) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(4),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[4]~18_combout\);

-- Location: FF_X52_Y10_N38
\inst4|g1:27:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(4));

-- Location: LABCELL_X56_Y10_N9
\inst4|g2:30:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[4]~8_combout\ = ( !\inst4|g1:30:regs|dataout\(4) & ( !\IR|dataout\(11) & ( (\IR|dataout\(14) & (\IR|dataout\(12) & (\IR|dataout\(13) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(4),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[4]~8_combout\);

-- Location: FF_X56_Y10_N55
\inst4|g1:29:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(4));

-- Location: FF_X52_Y10_N20
\inst4|g1:15:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(4));

-- Location: FF_X52_Y11_N8
\inst4|g1:10:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(4));

-- Location: FF_X56_Y10_N47
\inst4|g1:14:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(4));

-- Location: LABCELL_X56_Y10_N42
\inst4|g2:0:buffersB|F[4]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~317_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(4) & (\inst4|g1:14:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(4))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(4)))) ) ) ) # ( \inst4|dec_rdB|Mux31~6_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:14:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(4)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000000001100111101000101010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(4),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(4),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~317_combout\);

-- Location: LABCELL_X56_Y10_N54
\inst4|g2:0:buffersB|F[4]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~318_combout\ = ( \inst4|g1:29:regs|dataout\(4) & ( \inst4|g2:0:buffersB|F[4]~317_combout\ & ( (!\inst4|g2:30:buffersB|F[4]~8_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(4)))) ) ) ) # ( 
-- !\inst4|g1:29:regs|dataout\(4) & ( \inst4|g2:0:buffersB|F[4]~317_combout\ & ( (!\inst4|g2:30:buffersB|F[4]~8_combout\ & (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100000000001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(4),
	datab => \inst4|g2:30:buffersB|ALT_INV_F[4]~8_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g1:29:regs|ALT_INV_dataout\(4),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[4]~317_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~318_combout\);

-- Location: FF_X56_Y9_N22
\inst4|g1:26:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(4));

-- Location: LABCELL_X56_Y9_N21
\inst4|g2:26:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[4]~8_combout\ = ( !\inst4|g1:26:regs|dataout\(4) & ( !\IR|dataout\(11) & ( (\IR|dataout\(12) & (\IR|dataout\(14) & (\IR|dataout\(15) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(4),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[4]~8_combout\);

-- Location: FF_X56_Y7_N32
\inst4|g1:19:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(4));

-- Location: FF_X50_Y10_N35
\inst4|g1:21:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(4));

-- Location: FF_X48_Y9_N58
\inst4|g1:9:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(4));

-- Location: FF_X50_Y10_N5
\inst4|g1:13:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(4));

-- Location: FF_X48_Y9_N32
\inst4|g1:11:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(4));

-- Location: LABCELL_X50_Y10_N48
\inst4|g2:0:buffersB|F[4]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~319_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(4) & (\inst4|g1:13:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(4))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(4)))) ) ) ) # ( \inst4|dec_rdB|Mux31~10_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(4)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~319_combout\);

-- Location: LABCELL_X56_Y7_N33
\inst4|g2:0:buffersB|F[4]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~320_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( \inst4|g2:0:buffersB|F[4]~319_combout\ & ( (!\inst4|g2:26:buffersB|F[4]~8_combout\ & (\inst4|g1:21:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~8_combout\) # 
-- (\inst4|g1:19:regs|dataout\(4))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~9_combout\ & ( \inst4|g2:0:buffersB|F[4]~319_combout\ & ( (!\inst4|g2:26:buffersB|F[4]~8_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100100011000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|g2:26:buffersB|ALT_INV_F[4]~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(4),
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[4]~319_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~320_combout\);

-- Location: FF_X56_Y7_N44
\inst4|g1:16:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(4));

-- Location: FF_X55_Y10_N59
\inst4|g1:17:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(4));

-- Location: FF_X55_Y10_N50
\inst4|g1:23:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(4));

-- Location: FF_X55_Y10_N32
\inst4|g1:6:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(4));

-- Location: FF_X52_Y8_N26
\inst4|g1:22:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(4));

-- Location: LABCELL_X55_Y10_N51
\inst4|g2:0:buffersB|F[4]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~324_combout\ = ( \inst4|g1:22:regs|dataout\(4) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(4)))) ) ) ) # ( 
-- !\inst4|g1:22:regs|dataout\(4) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(4) & (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(4))))) ) ) ) # ( \inst4|g1:22:regs|dataout\(4) 
-- & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(4)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(4) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111011101110100001101000000000000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(4),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(4),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(4),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~324_combout\);

-- Location: FF_X46_Y8_N50
\inst4|g1:18:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(4));

-- Location: LABCELL_X46_Y8_N51
\inst4|g2:18:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[4]~8_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(14) & ( (!\IR|dataout\(11) & (!\inst4|g1:18:regs|dataout\(4) & (\IR|dataout\(15) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(4),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:18:buffersB|F[4]~8_combout\);

-- Location: LABCELL_X56_Y7_N45
\inst4|g2:0:buffersB|F[4]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~325_combout\ = ( \inst4|g2:0:buffersB|F[4]~324_combout\ & ( !\inst4|g2:18:buffersB|F[4]~8_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # ((\inst4|g1:17:regs|dataout\(4))))) # 
-- (\inst4|dec_rdB|Mux31~27_combout\ & (\inst4|g1:16:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(4),
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(4),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[4]~324_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[4]~8_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~325_combout\);

-- Location: FF_X56_Y7_N50
\inst4|g1:24:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(4));

-- Location: LABCELL_X60_Y10_N0
\inst4|g1:28:regs|dataout[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:28:regs|dataout[4]~feeder_combout\ = ( \tri1[4]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[4]~60_combout\,
	combout => \inst4|g1:28:regs|dataout[4]~feeder_combout\);

-- Location: FF_X60_Y10_N2
\inst4|g1:28:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:28:regs|dataout[4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(4));

-- Location: FF_X59_Y9_N35
\inst4|g1:8:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(4));

-- Location: FF_X59_Y9_N8
\inst4|g1:20:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(4));

-- Location: FF_X59_Y9_N14
\inst4|g1:12:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(4));

-- Location: MLABCELL_X59_Y9_N9
\inst4|g2:0:buffersB|F[4]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~321_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(4) & (\inst4|g1:12:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4)))) ) ) ) # ( \inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000111100110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~321_combout\);

-- Location: LABCELL_X60_Y10_N6
\inst4|g1:25:regs|dataout[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[4]~feeder_combout\ = ( \tri1[4]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[4]~60_combout\,
	combout => \inst4|g1:25:regs|dataout[4]~feeder_combout\);

-- Location: FF_X60_Y10_N8
\inst4|g1:25:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(4));

-- Location: LABCELL_X60_Y10_N48
\inst4|g2:25:buffersB|F[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[4]~8_combout\ = ( \IR|dataout\(14) & ( \IR|dataout\(15) & ( (\IR|dataout\(11) & (!\inst4|g1:25:regs|dataout\(4) & (!\IR|dataout\(12) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(4),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:25:buffersB|F[4]~8_combout\);

-- Location: LABCELL_X56_Y7_N51
\inst4|g2:0:buffersB|F[4]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~322_combout\ = ( \inst4|g2:0:buffersB|F[4]~321_combout\ & ( !\inst4|g2:25:buffersB|F[4]~8_combout\ & ( (!\inst4|g1:24:regs|dataout\(4) & (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(4))))) # (\inst4|g1:24:regs|dataout\(4) & (((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(4),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(4),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[4]~321_combout\,
	dataf => \inst4|g2:25:buffersB|ALT_INV_F[4]~8_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~322_combout\);

-- Location: FF_X56_Y5_N40
\inst4|g1:4:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(4));

-- Location: FF_X55_Y3_N56
\inst4|g1:3:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(4));

-- Location: FF_X55_Y5_N59
\inst4|g1:7:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(4));

-- Location: FF_X55_Y3_N29
\inst4|g1:5:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(4));

-- Location: LABCELL_X55_Y3_N57
\inst4|g2:0:buffersB|F[4]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~476_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(4) & (\inst4|g1:5:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(4))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(4)))) ) ) ) # ( \inst4|dec_rdB|Mux31~21_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~20_combout\ & ( (\inst4|g1:5:regs|dataout\(4) & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(4)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~476_combout\);

-- Location: LABCELL_X57_Y3_N24
\inst4|g1:2:regs|dataout[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:2:regs|dataout[4]~feeder_combout\ = ( \tri1[4]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[4]~60_combout\,
	combout => \inst4|g1:2:regs|dataout[4]~feeder_combout\);

-- Location: FF_X57_Y3_N26
\inst4|g1:2:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:2:regs|dataout[4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(4));

-- Location: FF_X56_Y5_N47
\inst4|g1:1:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(4));

-- Location: LABCELL_X56_Y3_N45
\inst4|g2:0:buffersB|F[4]~477\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~477_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|g1:2:regs|dataout\(4)) # (!\inst4|g1:1:regs|dataout\(4)) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|g1:2:regs|dataout\(4) ) ) ) # ( \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|g1:1:regs|dataout\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000011110000111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(4),
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~477_combout\);

-- Location: LABCELL_X55_Y3_N24
\inst4|g2:0:buffersB|F[4]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~323_combout\ = ( \inst4|g2:0:buffersB|F[4]~476_combout\ & ( !\inst4|g2:0:buffersB|F[4]~477_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[4]~476_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[4]~477_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~323_combout\);

-- Location: LABCELL_X56_Y7_N6
\inst4|g2:0:buffersB|F[4]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[4]~326_combout\ = ( \inst4|g2:0:buffersB|F[4]~322_combout\ & ( \inst4|g2:0:buffersB|F[4]~323_combout\ & ( (!\inst4|g2:31:buffersB|F[4]~18_combout\ & (\inst4|g2:0:buffersB|F[4]~318_combout\ & (\inst4|g2:0:buffersB|F[4]~320_combout\ & 
-- \inst4|g2:0:buffersB|F[4]~325_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[4]~18_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[4]~318_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[4]~320_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[4]~325_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[4]~322_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[4]~323_combout\,
	combout => \inst4|g2:0:buffersB|F[4]~326_combout\);

-- Location: FF_X45_Y9_N11
\inst4|g1:31:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(5));

-- Location: LABCELL_X45_Y9_N54
\inst4|g2:31:buffersB|F[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[5]~17_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[5]~17_combout\);

-- Location: FF_X57_Y7_N5
\inst4|g1:28:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(5));

-- Location: FF_X56_Y7_N2
\inst4|g1:24:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(5));

-- Location: FF_X60_Y7_N8
\inst4|g1:25:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(5));

-- Location: LABCELL_X60_Y7_N42
\inst4|g2:25:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[5]~7_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( !\inst4|g1:25:regs|dataout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[5]~7_combout\);

-- Location: FF_X59_Y9_N56
\inst4|g1:12:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(5));

-- Location: FF_X59_Y9_N28
\inst4|g1:8:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(5));

-- Location: FF_X59_Y9_N44
\inst4|g1:20:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(5));

-- Location: MLABCELL_X59_Y9_N45
\inst4|g2:0:buffersB|F[5]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~310_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(5) & (\inst4|g1:20:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(5))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(5)))) ) ) ) # ( \inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(5)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101001100110001000100001111000001010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(5),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~310_combout\);

-- Location: LABCELL_X56_Y7_N12
\inst4|g2:0:buffersB|F[5]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~311_combout\ = ( !\inst4|g2:25:buffersB|F[5]~7_combout\ & ( \inst4|g2:0:buffersB|F[5]~310_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5))))) # 
-- (\inst4|dec_rdB|Mux31~15_combout\ & (\inst4|g1:28:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(5),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:25:buffersB|ALT_INV_F[5]~7_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~310_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~311_combout\);

-- Location: FF_X45_Y9_N50
\inst4|g1:17:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(5));

-- Location: MLABCELL_X47_Y11_N6
\inst4|g1:16:regs|dataout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:16:regs|dataout[5]~feeder_combout\ = ( \tri1[5]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[5]~59_combout\,
	combout => \inst4|g1:16:regs|dataout[5]~feeder_combout\);

-- Location: FF_X47_Y11_N8
\inst4|g1:16:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:16:regs|dataout[5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(5));

-- Location: MLABCELL_X47_Y11_N48
\inst4|g1:18:regs|dataout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[5]~feeder_combout\ = ( \tri1[5]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[5]~59_combout\,
	combout => \inst4|g1:18:regs|dataout[5]~feeder_combout\);

-- Location: FF_X47_Y11_N50
\inst4|g1:18:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(5));

-- Location: MLABCELL_X47_Y11_N54
\inst4|g2:18:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[5]~7_combout\ = ( \inst4|dec_rdB|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[5]~7_combout\);

-- Location: FF_X50_Y8_N29
\inst4|g1:22:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(5));

-- Location: LABCELL_X46_Y11_N48
\inst4|g1:6:regs|dataout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[5]~feeder_combout\ = ( \tri1[5]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[5]~59_combout\,
	combout => \inst4|g1:6:regs|dataout[5]~feeder_combout\);

-- Location: FF_X46_Y11_N50
\inst4|g1:6:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(5));

-- Location: MLABCELL_X47_Y11_N0
\inst4|g1:23:regs|dataout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[5]~feeder_combout\ = ( \tri1[5]~59_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[5]~59_combout\,
	combout => \inst4|g1:23:regs|dataout[5]~feeder_combout\);

-- Location: FF_X47_Y11_N2
\inst4|g1:23:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(5));

-- Location: MLABCELL_X47_Y11_N15
\inst4|g2:0:buffersB|F[5]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~314_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(5) & (\inst4|g1:6:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5)))) ) ) ) # ( \inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~314_combout\);

-- Location: MLABCELL_X47_Y11_N21
\inst4|g2:0:buffersB|F[5]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~315_combout\ = ( !\inst4|g2:18:buffersB|F[5]~7_combout\ & ( \inst4|g2:0:buffersB|F[5]~314_combout\ & ( (!\inst4|g1:17:regs|dataout\(5) & (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # 
-- (\inst4|g1:16:regs|dataout\(5))))) # (\inst4|g1:17:regs|dataout\(5) & (((!\inst4|dec_rdB|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g2:18:buffersB|ALT_INV_F[5]~7_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~314_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~315_combout\);

-- Location: FF_X47_Y8_N32
\inst4|g1:19:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(5));

-- Location: FF_X47_Y8_N29
\inst4|g1:26:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(5));

-- Location: MLABCELL_X47_Y8_N42
\inst4|g2:26:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[5]~7_combout\ = ( !\inst4|g1:26:regs|dataout\(5) & ( \inst4|dec_rdB|Mux31~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[5]~7_combout\);

-- Location: FF_X47_Y8_N2
\inst4|g1:21:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(5));

-- Location: FF_X48_Y8_N38
\inst4|g1:13:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(5));

-- Location: FF_X48_Y8_N22
\inst4|g1:9:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(5));

-- Location: FF_X48_Y8_N47
\inst4|g1:11:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(5));

-- Location: LABCELL_X48_Y8_N39
\inst4|g2:0:buffersB|F[5]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~308_combout\ = ( \inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(5) & (\inst4|g1:11:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) ) # ( \inst4|dec_rdB|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:11:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(5),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~308_combout\);

-- Location: MLABCELL_X47_Y8_N33
\inst4|g2:0:buffersB|F[5]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~309_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[5]~308_combout\ & ( (\inst4|g1:19:regs|dataout\(5) & (!\inst4|g2:26:buffersB|F[5]~7_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(5))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[5]~308_combout\ & ( (!\inst4|g2:26:buffersB|F[5]~7_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000111100000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(5),
	datac => \inst4|g2:26:buffersB|ALT_INV_F[5]~7_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~308_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~309_combout\);

-- Location: FF_X55_Y7_N29
\inst4|g1:2:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(5));

-- Location: FF_X45_Y8_N56
\inst4|g1:1:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(5));

-- Location: LABCELL_X55_Y7_N15
\inst4|g2:0:buffersB|F[5]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~312_combout\ = ( \inst4|g1:1:regs|dataout\(5) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(5)))) ) ) # ( !\inst4|g1:1:regs|dataout\(5) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersB|F[5]~312_combout\);

-- Location: FF_X45_Y8_N53
\inst4|g1:4:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(5));

-- Location: FF_X55_Y7_N2
\inst4|g1:3:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(5));

-- Location: LABCELL_X55_Y7_N45
\inst4|g2:3:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[5]~7_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:3:buffersB|F[5]~7_combout\);

-- Location: FF_X55_Y6_N44
\inst4|g1:7:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(5));

-- Location: LABCELL_X55_Y6_N15
\inst4|g2:7:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[5]~7_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|g1:7:regs|dataout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[5]~7_combout\);

-- Location: FF_X45_Y8_N23
\inst4|g1:5:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(5));

-- Location: LABCELL_X45_Y8_N6
\inst4|g2:5:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[5]~7_combout\ = ( !\inst4|g1:5:regs|dataout\(5) & ( \inst4|dec_rdB|Mux31~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:5:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[5]~7_combout\);

-- Location: LABCELL_X55_Y7_N54
\inst4|g2:0:buffersB|F[5]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~313_combout\ = ( !\inst4|g2:7:buffersB|F[5]~7_combout\ & ( !\inst4|g2:5:buffersB|F[5]~7_combout\ & ( (\inst4|g2:0:buffersB|F[5]~312_combout\ & (!\inst4|g2:3:buffersB|F[5]~7_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[5]~312_combout\,
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(5),
	datad => \inst4|g2:3:buffersB|ALT_INV_F[5]~7_combout\,
	datae => \inst4|g2:7:buffersB|ALT_INV_F[5]~7_combout\,
	dataf => \inst4|g2:5:buffersB|ALT_INV_F[5]~7_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~313_combout\);

-- Location: FF_X52_Y5_N50
\inst4|g1:29:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(5));

-- Location: FF_X52_Y5_N8
\inst4|g1:27:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(5));

-- Location: LABCELL_X50_Y5_N9
\inst4|g2:30:buffersB|F[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[5]~7_combout\ = ( \inst4|dec_rdB|Mux31~1_combout\ & ( !\inst4|g1:30:regs|dataout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[5]~7_combout\);

-- Location: FF_X45_Y7_N2
\inst4|g1:10:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(5));

-- Location: FF_X45_Y7_N20
\inst4|g1:15:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(5));

-- Location: FF_X45_Y7_N26
\inst4|g1:14:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(5));

-- Location: LABCELL_X45_Y7_N27
\inst4|g2:0:buffersB|F[5]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~306_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(5) & (\inst4|g1:14:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(5))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(5)))) ) ) ) # ( \inst4|dec_rdB|Mux31~6_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:14:regs|dataout\(5) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(5)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~306_combout\);

-- Location: MLABCELL_X52_Y5_N51
\inst4|g2:0:buffersB|F[5]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~307_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[5]~306_combout\ & ( (\inst4|g1:29:regs|dataout\(5) & (!\inst4|g2:30:buffersB|F[5]~7_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(5))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[5]~306_combout\ & ( (!\inst4|g2:30:buffersB|F[5]~7_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000001100000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(5),
	datac => \inst4|g2:30:buffersB|ALT_INV_F[5]~7_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~306_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~307_combout\);

-- Location: LABCELL_X55_Y7_N36
\inst4|g2:0:buffersB|F[5]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[5]~316_combout\ = ( \inst4|g2:0:buffersB|F[5]~313_combout\ & ( \inst4|g2:0:buffersB|F[5]~307_combout\ & ( (!\inst4|g2:31:buffersB|F[5]~17_combout\ & (\inst4|g2:0:buffersB|F[5]~311_combout\ & (\inst4|g2:0:buffersB|F[5]~315_combout\ & 
-- \inst4|g2:0:buffersB|F[5]~309_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[5]~17_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[5]~311_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[5]~315_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[5]~309_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[5]~313_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[5]~307_combout\,
	combout => \inst4|g2:0:buffersB|F[5]~316_combout\);

-- Location: FF_X53_Y10_N26
\inst4|g1:19:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(6));

-- Location: FF_X50_Y11_N53
\inst4|g1:21:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(6));

-- Location: FF_X56_Y9_N2
\inst4|g1:26:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(6));

-- Location: LABCELL_X56_Y9_N33
\inst4|g2:26:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[6]~6_combout\ = ( \inst4|dec_rdB|Mux31~7_combout\ & ( !\inst4|g1:26:regs|dataout\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[6]~6_combout\);

-- Location: FF_X48_Y10_N50
\inst4|g1:13:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(6));

-- Location: MLABCELL_X47_Y10_N24
\inst4|g1:9:regs|dataout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:9:regs|dataout[6]~feeder_combout\ = ( \tri1[6]~58_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[6]~58_combout\,
	combout => \inst4|g1:9:regs|dataout[6]~feeder_combout\);

-- Location: FF_X47_Y10_N26
\inst4|g1:9:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:9:regs|dataout[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(6));

-- Location: LABCELL_X48_Y11_N48
\inst4|g1:11:regs|dataout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:11:regs|dataout[6]~feeder_combout\ = ( \tri1[6]~58_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[6]~58_combout\,
	combout => \inst4|g1:11:regs|dataout[6]~feeder_combout\);

-- Location: FF_X48_Y11_N50
\inst4|g1:11:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:11:regs|dataout[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(6));

-- Location: LABCELL_X48_Y10_N39
\inst4|g2:0:buffersB|F[6]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~297_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:9:regs|dataout\(6) & (\inst4|g1:11:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)))) ) ) ) # ( \inst4|dec_rdB|Mux31~11_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:9:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000010110000101100000000101110110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(6),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~297_combout\);

-- Location: LABCELL_X53_Y10_N27
\inst4|g2:0:buffersB|F[6]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~298_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[6]~297_combout\ & ( (\inst4|g1:19:regs|dataout\(6) & (!\inst4|g2:26:buffersB|F[6]~6_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(6))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[6]~297_combout\ & ( (!\inst4|g2:26:buffersB|F[6]~6_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g2:26:buffersB|ALT_INV_F[6]~6_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~297_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~298_combout\);

-- Location: FF_X53_Y10_N56
\inst4|g1:24:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(6));

-- Location: FF_X57_Y9_N53
\inst4|g1:28:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(6));

-- Location: LABCELL_X50_Y10_N27
\inst4|g1:25:regs|dataout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[6]~feeder_combout\ = ( \tri1[6]~58_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[6]~58_combout\,
	combout => \inst4|g1:25:regs|dataout[6]~feeder_combout\);

-- Location: FF_X50_Y10_N29
\inst4|g1:25:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(6));

-- Location: LABCELL_X53_Y10_N51
\inst4|g2:25:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[6]~6_combout\ = ( !\inst4|g1:25:regs|dataout\(6) & ( \inst4|dec_rdB|Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[6]~6_combout\);

-- Location: FF_X57_Y8_N41
\inst4|g1:20:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(6));

-- Location: FF_X56_Y9_N10
\inst4|g1:8:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(6));

-- Location: FF_X57_Y9_N23
\inst4|g1:12:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(6));

-- Location: LABCELL_X57_Y8_N30
\inst4|g2:0:buffersB|F[6]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~299_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(6) & (\inst4|g1:12:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(6))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(6)))) ) ) ) # ( \inst4|dec_rdB|Mux31~18_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:12:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(6)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000001010111100100011001000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(6),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~299_combout\);

-- Location: LABCELL_X53_Y10_N57
\inst4|g2:0:buffersB|F[6]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~300_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|g2:0:buffersB|F[6]~299_combout\ & ( (\inst4|g1:24:regs|dataout\(6) & (!\inst4|g2:25:buffersB|F[6]~6_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(6))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|g2:0:buffersB|F[6]~299_combout\ & ( (!\inst4|g2:25:buffersB|F[6]~6_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g2:25:buffersB|ALT_INV_F[6]~6_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~299_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~300_combout\);

-- Location: FF_X52_Y10_N35
\inst4|g1:27:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(6));

-- Location: FF_X52_Y11_N14
\inst4|g1:29:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(6));

-- Location: FF_X52_Y11_N38
\inst4|g1:14:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(6));

-- Location: FF_X52_Y11_N59
\inst4|g1:10:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(6));

-- Location: FF_X52_Y10_N17
\inst4|g1:15:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(6));

-- Location: MLABCELL_X52_Y11_N39
\inst4|g2:0:buffersB|F[6]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~295_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~5_combout\ & ( (\inst4|g1:10:regs|dataout\(6) & (\inst4|g1:15:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(6))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~5_combout\ & ( (\inst4|g1:10:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(6)))) ) ) ) # ( \inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~5_combout\ & ( (\inst4|g1:15:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(6)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~5_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:10:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~295_combout\);

-- Location: FF_X52_Y10_N5
\inst4|g1:30:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(6));

-- Location: MLABCELL_X52_Y10_N9
\inst4|g2:30:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[6]~6_combout\ = ( !\inst4|g1:30:regs|dataout\(6) & ( \inst4|dec_rdB|Mux31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[6]~6_combout\);

-- Location: MLABCELL_X52_Y11_N9
\inst4|g2:0:buffersB|F[6]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~296_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( !\inst4|g2:30:buffersB|F[6]~6_combout\ & ( (\inst4|g1:29:regs|dataout\(6) & (\inst4|g2:0:buffersB|F[6]~295_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(6))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( !\inst4|g2:30:buffersB|F[6]~6_combout\ & ( (\inst4|g2:0:buffersB|F[6]~295_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000000110000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(6),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[6]~295_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:30:buffersB|ALT_INV_F[6]~6_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~296_combout\);

-- Location: FF_X59_Y8_N53
\inst4|g1:31:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(6));

-- Location: MLABCELL_X59_Y8_N6
\inst4|g2:31:buffersB|F[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[6]~16_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[6]~16_combout\);

-- Location: FF_X55_Y6_N32
\inst4|g1:4:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(6));

-- Location: LABCELL_X55_Y6_N3
\inst4|g2:7:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[6]~6_combout\ = ( !\inst4|g1:7:regs|dataout\(6) & ( \inst4|dec_rdB|Mux31~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:7:buffersB|F[6]~6_combout\);

-- Location: FF_X55_Y7_N41
\inst4|g1:2:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(6));

-- Location: FF_X55_Y6_N52
\inst4|g1:1:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(6));

-- Location: LABCELL_X55_Y7_N24
\inst4|g2:0:buffersB|F[6]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~301_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (\inst4|g1:1:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(6),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~301_combout\);

-- Location: FF_X55_Y7_N59
\inst4|g1:3:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(6));

-- Location: LABCELL_X55_Y7_N21
\inst4|g2:3:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[6]~6_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersB|F[6]~6_combout\);

-- Location: LABCELL_X57_Y5_N3
\inst4|g1:5:regs|dataout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:5:regs|dataout[6]~feeder_combout\ = ( \tri1[6]~58_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[6]~58_combout\,
	combout => \inst4|g1:5:regs|dataout[6]~feeder_combout\);

-- Location: FF_X57_Y5_N5
\inst4|g1:5:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:5:regs|dataout[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(6));

-- Location: LABCELL_X57_Y5_N9
\inst4|g2:5:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[6]~6_combout\ = ( !\inst4|g1:5:regs|dataout\(6) & ( \inst4|dec_rdB|Mux31~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:5:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[6]~6_combout\);

-- Location: LABCELL_X55_Y7_N3
\inst4|g2:0:buffersB|F[6]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~302_combout\ = ( !\inst4|g2:3:buffersB|F[6]~6_combout\ & ( !\inst4|g2:5:buffersB|F[6]~6_combout\ & ( (!\inst4|g2:7:buffersB|F[6]~6_combout\ & (\inst4|g2:0:buffersB|F[6]~301_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(6),
	datac => \inst4|g2:7:buffersB|ALT_INV_F[6]~6_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[6]~301_combout\,
	datae => \inst4|g2:3:buffersB|ALT_INV_F[6]~6_combout\,
	dataf => \inst4|g2:5:buffersB|ALT_INV_F[6]~6_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~302_combout\);

-- Location: FF_X46_Y8_N38
\inst4|g1:16:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(6));

-- Location: FF_X53_Y10_N17
\inst4|g1:17:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(6));

-- Location: MLABCELL_X47_Y10_N9
\inst4|g1:18:regs|dataout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[6]~feeder_combout\ = ( \tri1[6]~58_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[6]~58_combout\,
	combout => \inst4|g1:18:regs|dataout[6]~feeder_combout\);

-- Location: FF_X47_Y10_N11
\inst4|g1:18:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(6));

-- Location: MLABCELL_X47_Y10_N42
\inst4|g2:18:buffersB|F[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[6]~6_combout\ = ( \inst4|dec_rdB|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[6]~6_combout\);

-- Location: FF_X46_Y8_N32
\inst4|g1:23:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(6));

-- Location: FF_X52_Y8_N50
\inst4|g1:22:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(6));

-- Location: FF_X55_Y10_N41
\inst4|g1:6:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(6));

-- Location: LABCELL_X46_Y8_N33
\inst4|g2:0:buffersB|F[6]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~303_combout\ = ( \inst4|g1:6:regs|dataout\(6) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\ & (((!\inst4|dec_rdB|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(6)))) # 
-- (\inst4|dec_rdB|Mux31~31_combout\ & (\inst4|g1:22:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6))))) ) ) ) # ( \inst4|g1:6:regs|dataout\(6) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & (((!\inst4|dec_rdB|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(6)))) # (\inst4|dec_rdB|Mux31~31_combout\ & (\inst4|g1:22:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(6))))) ) ) ) # ( !\inst4|g1:6:regs|dataout\(6) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\ & (((!\inst4|dec_rdB|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(6)))) # 
-- (\inst4|dec_rdB|Mux31~31_combout\ & (\inst4|g1:22:regs|dataout\(6) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100100011101011110010001100000000000000001010111100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(6),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(6),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~303_combout\);

-- Location: LABCELL_X46_Y8_N39
\inst4|g2:0:buffersB|F[6]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~304_combout\ = ( !\inst4|g2:18:buffersB|F[6]~6_combout\ & ( \inst4|g2:0:buffersB|F[6]~303_combout\ & ( (!\inst4|g1:16:regs|dataout\(6) & (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # 
-- (\inst4|g1:17:regs|dataout\(6))))) # (\inst4|g1:16:regs|dataout\(6) & (((!\inst4|dec_rdB|Mux31~28_combout\)) # (\inst4|g1:17:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:18:buffersB|ALT_INV_F[6]~6_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~303_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~304_combout\);

-- Location: MLABCELL_X52_Y10_N24
\inst4|g2:0:buffersB|F[6]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[6]~305_combout\ = ( \inst4|g2:0:buffersB|F[6]~302_combout\ & ( \inst4|g2:0:buffersB|F[6]~304_combout\ & ( (\inst4|g2:0:buffersB|F[6]~298_combout\ & (\inst4|g2:0:buffersB|F[6]~300_combout\ & (\inst4|g2:0:buffersB|F[6]~296_combout\ & 
-- !\inst4|g2:31:buffersB|F[6]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[6]~298_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[6]~300_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[6]~296_combout\,
	datad => \inst4|g2:31:buffersB|ALT_INV_F[6]~16_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[6]~302_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[6]~304_combout\,
	combout => \inst4|g2:0:buffersB|F[6]~305_combout\);

-- Location: FF_X56_Y7_N56
\inst4|g1:24:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(7));

-- Location: FF_X59_Y7_N2
\inst4|g1:28:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(7));

-- Location: LABCELL_X60_Y7_N0
\inst4|g1:25:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:25:regs|dataout[7]~feeder_combout\);

-- Location: FF_X60_Y7_N2
\inst4|g1:25:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(7));

-- Location: LABCELL_X60_Y7_N9
\inst4|g2:25:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[7]~5_combout\ = ( !\inst4|g1:25:regs|dataout\(7) & ( \inst4|dec_rdB|Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[7]~5_combout\);

-- Location: FF_X60_Y8_N41
\inst4|g1:20:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(7));

-- Location: FF_X56_Y8_N29
\inst4|g1:8:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(7));

-- Location: FF_X59_Y7_N44
\inst4|g1:12:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(7));

-- Location: LABCELL_X60_Y8_N18
\inst4|g2:0:buffersB|F[7]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~288_combout\ = ( \inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (\inst4|g1:20:regs|dataout\(7) & (\inst4|g1:8:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(7))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (\inst4|g1:8:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(7)))) ) ) ) # ( \inst4|dec_rdB|Mux31~16_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~17_combout\ & ( (\inst4|g1:20:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(7)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111001000100011001100001010000011110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(7),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(7),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(7),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~288_combout\);

-- Location: LABCELL_X56_Y7_N57
\inst4|g2:0:buffersB|F[7]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~289_combout\ = ( !\inst4|g2:25:buffersB|F[7]~5_combout\ & ( \inst4|g2:0:buffersB|F[7]~288_combout\ & ( (!\inst4|g1:24:regs|dataout\(7) & (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(7))))) # (\inst4|g1:24:regs|dataout\(7) & (((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101000011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(7),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datae => \inst4|g2:25:buffersB|ALT_INV_F[7]~5_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~288_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~289_combout\);

-- Location: MLABCELL_X59_Y8_N45
\inst4|g1:17:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:17:regs|dataout[7]~feeder_combout\);

-- Location: FF_X59_Y8_N47
\inst4|g1:17:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(7));

-- Location: FF_X56_Y7_N38
\inst4|g1:16:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(7));

-- Location: FF_X60_Y8_N47
\inst4|g1:23:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(7));

-- Location: MLABCELL_X59_Y8_N39
\inst4|g1:6:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:6:regs|dataout[7]~feeder_combout\);

-- Location: FF_X59_Y8_N41
\inst4|g1:6:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(7));

-- Location: FF_X51_Y5_N14
\inst4|g1:22:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(7));

-- Location: LABCELL_X60_Y8_N42
\inst4|g2:0:buffersB|F[7]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~292_combout\ = ( \inst4|g1:22:regs|dataout\(7) & ( \inst4|dec_rdB|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|g1:22:regs|dataout\(7) & ( \inst4|dec_rdB|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(7) & (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(7))))) ) ) ) # ( \inst4|g1:22:regs|dataout\(7) 
-- & ( !\inst4|dec_rdB|Mux31~29_combout\ & ( (!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(7)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(7) & ( !\inst4|dec_rdB|Mux31~29_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011111010111100100011000000000010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(7),
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~292_combout\);

-- Location: LABCELL_X46_Y9_N3
\inst4|g1:18:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:18:regs|dataout[7]~feeder_combout\);

-- Location: FF_X46_Y9_N5
\inst4|g1:18:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(7));

-- Location: LABCELL_X50_Y9_N24
\inst4|g2:18:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[7]~5_combout\ = (\inst4|dec_rdB|Mux31~26_combout\ & !\inst4|g1:18:regs|dataout\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:18:buffersB|F[7]~5_combout\);

-- Location: LABCELL_X56_Y7_N39
\inst4|g2:0:buffersB|F[7]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~293_combout\ = ( \inst4|g2:0:buffersB|F[7]~292_combout\ & ( !\inst4|g2:18:buffersB|F[7]~5_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # ((\inst4|g1:17:regs|dataout\(7))))) # 
-- (\inst4|dec_rdB|Mux31~27_combout\ & (\inst4|g1:16:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(7),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(7),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[7]~292_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[7]~5_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~293_combout\);

-- Location: FF_X56_Y7_N26
\inst4|g1:19:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(7));

-- Location: FF_X47_Y9_N14
\inst4|g1:21:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(7));

-- Location: FF_X50_Y4_N2
\inst4|g1:26:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(7));

-- Location: LABCELL_X50_Y4_N33
\inst4|g2:26:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[7]~5_combout\ = ( \inst4|dec_rdB|Mux31~7_combout\ & ( !\inst4|g1:26:regs|dataout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[7]~5_combout\);

-- Location: FF_X47_Y9_N32
\inst4|g1:11:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(7));

-- Location: FF_X48_Y8_N11
\inst4|g1:9:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(7));

-- Location: FF_X48_Y8_N2
\inst4|g1:13:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(7));

-- Location: LABCELL_X48_Y8_N3
\inst4|g2:0:buffersB|F[7]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~286_combout\ = ( \inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(7) & (\inst4|g1:13:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(7))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(7)))) ) ) ) # ( \inst4|dec_rdB|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(7)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000111100110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(7),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~286_combout\);

-- Location: LABCELL_X56_Y7_N3
\inst4|g2:0:buffersB|F[7]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~287_combout\ = ( !\inst4|g2:26:buffersB|F[7]~5_combout\ & ( \inst4|g2:0:buffersB|F[7]~286_combout\ & ( (!\inst4|g1:19:regs|dataout\(7) & (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(7))))) # (\inst4|g1:19:regs|dataout\(7) & (((!\inst4|dec_rdB|Mux31~9_combout\)) # (\inst4|g1:21:regs|dataout\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:26:buffersB|ALT_INV_F[7]~5_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~286_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~287_combout\);

-- Location: LABCELL_X48_Y3_N45
\inst4|g2:31:buffersB|F[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[7]~15_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[7]~15_combout\);

-- Location: FF_X52_Y5_N35
\inst4|g1:27:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(7));

-- Location: FF_X52_Y5_N38
\inst4|g1:29:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(7));

-- Location: FF_X50_Y5_N23
\inst4|g1:30:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(7));

-- Location: LABCELL_X50_Y5_N3
\inst4|g2:30:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[7]~5_combout\ = ( !\inst4|g1:30:regs|dataout\(7) & ( \inst4|dec_rdB|Mux31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[7]~5_combout\);

-- Location: FF_X52_Y5_N29
\inst4|g1:14:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(7));

-- Location: FF_X50_Y5_N53
\inst4|g1:10:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(7));

-- Location: FF_X50_Y5_N17
\inst4|g1:15:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(7));

-- Location: MLABCELL_X52_Y5_N15
\inst4|g2:0:buffersB|F[7]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~284_combout\ = ( \inst4|dec_rdB|Mux31~5_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(7) & (\inst4|g1:10:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)))) ) ) ) # ( \inst4|dec_rdB|Mux31~5_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:10:regs|dataout\(7) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001100110000001101010101000001010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:10:regs|ALT_INV_dataout\(7),
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~284_combout\);

-- Location: MLABCELL_X52_Y5_N39
\inst4|g2:0:buffersB|F[7]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~285_combout\ = ( !\inst4|g2:30:buffersB|F[7]~5_combout\ & ( \inst4|g2:0:buffersB|F[7]~284_combout\ & ( (!\inst4|g1:27:regs|dataout\(7) & (!\inst4|dec_rdB|Mux31~3_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # 
-- (\inst4|g1:29:regs|dataout\(7))))) # (\inst4|g1:27:regs|dataout\(7) & (((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(7),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(7),
	datae => \inst4|g2:30:buffersB|ALT_INV_F[7]~5_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~284_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~285_combout\);

-- Location: FF_X50_Y3_N56
\inst4|g1:4:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(7));

-- Location: FF_X55_Y5_N41
\inst4|g1:5:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(7));

-- Location: LABCELL_X55_Y5_N54
\inst4|g2:5:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[7]~5_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[7]~5_combout\);

-- Location: FF_X48_Y6_N29
\inst4|g1:3:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[7]~57_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(7));

-- Location: LABCELL_X48_Y6_N0
\inst4|g2:3:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[7]~5_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersB|F[7]~5_combout\);

-- Location: LABCELL_X57_Y3_N42
\inst4|g1:1:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:1:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:1:regs|dataout[7]~feeder_combout\);

-- Location: FF_X57_Y3_N44
\inst4|g1:1:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:1:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(7));

-- Location: LABCELL_X57_Y3_N3
\inst4|g1:2:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:2:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:2:regs|dataout[7]~feeder_combout\);

-- Location: FF_X57_Y3_N5
\inst4|g1:2:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:2:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(7));

-- Location: LABCELL_X57_Y3_N21
\inst4|g2:0:buffersB|F[7]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~290_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(7) & (!\inst4|dec_rdB|Mux31~24_combout\ & \inst4|g1:2:regs|dataout\(7))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(7) & !\inst4|dec_rdB|Mux31~24_combout\) ) ) ) # ( \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & \inst4|g1:2:regs|dataout\(7)) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000001111000000110000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(7),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~290_combout\);

-- Location: LABCELL_X46_Y5_N51
\inst4|g1:7:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:7:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:7:regs|dataout[7]~feeder_combout\);

-- Location: FF_X46_Y5_N53
\inst4|g1:7:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:7:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(7));

-- Location: LABCELL_X46_Y5_N54
\inst4|g2:7:buffersB|F[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[7]~5_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|g1:7:regs|dataout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[7]~5_combout\);

-- Location: LABCELL_X55_Y5_N30
\inst4|g2:0:buffersB|F[7]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~291_combout\ = ( \inst4|g2:0:buffersB|F[7]~290_combout\ & ( !\inst4|g2:7:buffersB|F[7]~5_combout\ & ( (!\inst4|g2:5:buffersB|F[7]~5_combout\ & (!\inst4|g2:3:buffersB|F[7]~5_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(7),
	datac => \inst4|g2:5:buffersB|ALT_INV_F[7]~5_combout\,
	datad => \inst4|g2:3:buffersB|ALT_INV_F[7]~5_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[7]~290_combout\,
	dataf => \inst4|g2:7:buffersB|ALT_INV_F[7]~5_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~291_combout\);

-- Location: LABCELL_X56_Y7_N18
\inst4|g2:0:buffersB|F[7]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[7]~294_combout\ = ( \inst4|g2:0:buffersB|F[7]~285_combout\ & ( \inst4|g2:0:buffersB|F[7]~291_combout\ & ( (\inst4|g2:0:buffersB|F[7]~289_combout\ & (\inst4|g2:0:buffersB|F[7]~293_combout\ & (\inst4|g2:0:buffersB|F[7]~287_combout\ & 
-- !\inst4|g2:31:buffersB|F[7]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[7]~289_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[7]~293_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[7]~287_combout\,
	datad => \inst4|g2:31:buffersB|ALT_INV_F[7]~15_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[7]~285_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[7]~291_combout\,
	combout => \inst4|g2:0:buffersB|F[7]~294_combout\);

-- Location: FF_X53_Y7_N44
\inst4|g1:28:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(8));

-- Location: FF_X60_Y7_N14
\inst4|g1:24:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(8));

-- Location: FF_X60_Y7_N59
\inst4|g1:25:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(8));

-- Location: LABCELL_X60_Y7_N54
\inst4|g2:25:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[8]~4_combout\ = ( !\inst4|g1:25:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[8]~4_combout\);

-- Location: FF_X59_Y9_N2
\inst4|g1:20:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(8));

-- Location: FF_X59_Y9_N32
\inst4|g1:8:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(8));

-- Location: FF_X59_Y9_N38
\inst4|g1:12:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(8));

-- Location: MLABCELL_X59_Y9_N3
\inst4|g2:0:buffersB|F[8]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~277_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(8) & (\inst4|g1:8:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(8))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(8)))) ) ) ) # ( \inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(8)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~277_combout\);

-- Location: LABCELL_X60_Y7_N15
\inst4|g2:0:buffersB|F[8]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~278_combout\ = ( !\inst4|g2:25:buffersB|F[8]~4_combout\ & ( \inst4|g2:0:buffersB|F[8]~277_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(8))))) # 
-- (\inst4|dec_rdB|Mux31~15_combout\ & (\inst4|g1:28:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:25:buffersB|ALT_INV_F[8]~4_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~277_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~278_combout\);

-- Location: FF_X47_Y8_N59
\inst4|g1:19:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(8));

-- Location: FF_X53_Y7_N32
\inst4|g1:21:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(8));

-- Location: FF_X47_Y8_N53
\inst4|g1:26:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(8));

-- Location: MLABCELL_X47_Y8_N57
\inst4|g2:26:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[8]~4_combout\ = ( !\inst4|g1:26:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:26:buffersB|F[8]~4_combout\);

-- Location: FF_X48_Y9_N41
\inst4|g1:9:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(8));

-- Location: FF_X48_Y9_N50
\inst4|g1:11:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(8));

-- Location: FF_X53_Y8_N2
\inst4|g1:13:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(8));

-- Location: LABCELL_X53_Y8_N30
\inst4|g2:0:buffersB|F[8]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~275_combout\ = ( \inst4|g1:13:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|g1:13:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\ & (\inst4|g1:9:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(8))))) ) ) ) # ( \inst4|g1:13:regs|dataout\(8) 
-- & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(8)) ) ) ) # ( !\inst4|g1:13:regs|dataout\(8) & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010111111110000111100100010000000100011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:13:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~275_combout\);

-- Location: MLABCELL_X47_Y8_N21
\inst4|g2:0:buffersB|F[8]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~276_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[8]~275_combout\ & ( (\inst4|g1:19:regs|dataout\(8) & (!\inst4|g2:26:buffersB|F[8]~4_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(8))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[8]~275_combout\ & ( (!\inst4|g2:26:buffersB|F[8]~4_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111000000000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(8),
	datad => \inst4|g2:26:buffersB|ALT_INV_F[8]~4_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~275_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~276_combout\);

-- Location: MLABCELL_X59_Y8_N15
\inst4|g1:17:regs|dataout[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[8]~feeder_combout\ = ( \tri1[8]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[8]~56_combout\,
	combout => \inst4|g1:17:regs|dataout[8]~feeder_combout\);

-- Location: FF_X59_Y8_N17
\inst4|g1:17:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(8));

-- Location: FF_X50_Y7_N14
\inst4|g1:22:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(8));

-- Location: MLABCELL_X59_Y8_N33
\inst4|g1:6:regs|dataout[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[8]~feeder_combout\ = ( \tri1[8]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[8]~56_combout\,
	combout => \inst4|g1:6:regs|dataout[8]~feeder_combout\);

-- Location: FF_X59_Y8_N35
\inst4|g1:6:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(8));

-- Location: FF_X46_Y8_N20
\inst4|g1:23:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(8));

-- Location: LABCELL_X46_Y8_N21
\inst4|g2:0:buffersB|F[8]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~281_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(8) & (\inst4|g1:6:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8)))) ) ) ) # ( \inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111001000100011001100001010000011110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(8),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~281_combout\);

-- Location: FF_X46_Y9_N2
\inst4|g1:18:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(8));

-- Location: LABCELL_X46_Y9_N18
\inst4|g2:18:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[8]~4_combout\ = ( !\inst4|g1:18:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[8]~4_combout\);

-- Location: LABCELL_X46_Y8_N3
\inst4|g2:0:buffersB|F[8]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~282_combout\ = ( \inst4|g2:0:buffersB|F[8]~281_combout\ & ( !\inst4|g2:18:buffersB|F[8]~4_combout\ & ( (!\inst4|g1:16:regs|dataout\(8) & (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # 
-- (\inst4|g1:17:regs|dataout\(8))))) # (\inst4|g1:16:regs|dataout\(8) & (((!\inst4|dec_rdB|Mux31~28_combout\)) # (\inst4|g1:17:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100110101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[8]~281_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[8]~4_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~282_combout\);

-- Location: FF_X45_Y9_N2
\inst4|g1:31:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(8));

-- Location: LABCELL_X45_Y9_N12
\inst4|g2:31:buffersB|F[8]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[8]~14_combout\ = ( !\inst4|g1:31:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[8]~14_combout\);

-- Location: FF_X46_Y7_N26
\inst4|g1:5:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(8));

-- Location: LABCELL_X46_Y7_N27
\inst4|g2:5:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[8]~4_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[8]~4_combout\);

-- Location: FF_X47_Y7_N23
\inst4|g1:4:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(8));

-- Location: FF_X47_Y7_N11
\inst4|g1:1:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(8));

-- Location: FF_X46_Y7_N35
\inst4|g1:2:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(8));

-- Location: LABCELL_X46_Y7_N30
\inst4|g2:0:buffersB|F[8]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~279_combout\ = ( !\inst4|dec_rdB|Mux31~24_combout\ & ( \inst4|g1:2:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(8)) ) ) ) # ( !\inst4|dec_rdB|Mux31~24_combout\ & ( 
-- !\inst4|g1:2:regs|dataout\(8) & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100000000000000000011111111010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(8),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersB|F[8]~279_combout\);

-- Location: FF_X47_Y7_N53
\inst4|g1:7:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(8));

-- Location: MLABCELL_X47_Y7_N18
\inst4|g2:7:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[8]~4_combout\ = (!\inst4|g1:7:regs|dataout\(8) & \inst4|dec_rdB|Mux31~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[8]~4_combout\);

-- Location: LABCELL_X60_Y6_N51
\inst4|g1:3:regs|dataout[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:3:regs|dataout[8]~feeder_combout\ = ( \tri1[8]~56_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[8]~56_combout\,
	combout => \inst4|g1:3:regs|dataout[8]~feeder_combout\);

-- Location: FF_X60_Y6_N53
\inst4|g1:3:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:3:regs|dataout[8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(8));

-- Location: LABCELL_X60_Y6_N36
\inst4|g2:3:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[8]~4_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersB|F[8]~4_combout\);

-- Location: LABCELL_X46_Y7_N0
\inst4|g2:0:buffersB|F[8]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~280_combout\ = ( !\inst4|g2:7:buffersB|F[8]~4_combout\ & ( !\inst4|g2:3:buffersB|F[8]~4_combout\ & ( (!\inst4|g2:5:buffersB|F[8]~4_combout\ & (\inst4|g2:0:buffersB|F[8]~279_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g2:5:buffersB|ALT_INV_F[8]~4_combout\,
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(8),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[8]~279_combout\,
	datae => \inst4|g2:7:buffersB|ALT_INV_F[8]~4_combout\,
	dataf => \inst4|g2:3:buffersB|ALT_INV_F[8]~4_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~280_combout\);

-- Location: FF_X52_Y11_N20
\inst4|g1:29:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(8));

-- Location: FF_X53_Y9_N47
\inst4|g1:27:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(8));

-- Location: FF_X53_Y9_N38
\inst4|g1:30:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(8));

-- Location: LABCELL_X53_Y9_N18
\inst4|g2:30:buffersB|F[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[8]~4_combout\ = ( !\inst4|g1:30:regs|dataout\(8) & ( \inst4|dec_rdB|Mux31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[8]~4_combout\);

-- Location: FF_X52_Y11_N56
\inst4|g1:10:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(8));

-- Location: FF_X53_Y9_N29
\inst4|g1:15:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(8));

-- Location: FF_X52_Y11_N50
\inst4|g1:14:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(8));

-- Location: MLABCELL_X52_Y11_N51
\inst4|g2:0:buffersB|F[8]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~273_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~5_combout\ & ( (\inst4|g1:10:regs|dataout\(8) & (\inst4|g1:15:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(8))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~5_combout\ & ( (\inst4|g1:10:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(8)))) ) ) ) # ( \inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~5_combout\ & ( (\inst4|g1:15:regs|dataout\(8) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(8)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~5_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(8),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~273_combout\);

-- Location: MLABCELL_X52_Y11_N21
\inst4|g2:0:buffersB|F[8]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~274_combout\ = ( !\inst4|g2:30:buffersB|F[8]~4_combout\ & ( \inst4|g2:0:buffersB|F[8]~273_combout\ & ( (!\inst4|g1:29:regs|dataout\(8) & (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(8))))) # (\inst4|g1:29:regs|dataout\(8) & (((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101000011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(8),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g2:30:buffersB|ALT_INV_F[8]~4_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~273_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~274_combout\);

-- Location: LABCELL_X46_Y7_N18
\inst4|g2:0:buffersB|F[8]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[8]~283_combout\ = ( \inst4|g2:0:buffersB|F[8]~280_combout\ & ( \inst4|g2:0:buffersB|F[8]~274_combout\ & ( (\inst4|g2:0:buffersB|F[8]~278_combout\ & (\inst4|g2:0:buffersB|F[8]~276_combout\ & (\inst4|g2:0:buffersB|F[8]~282_combout\ & 
-- !\inst4|g2:31:buffersB|F[8]~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[8]~278_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[8]~276_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[8]~282_combout\,
	datad => \inst4|g2:31:buffersB|ALT_INV_F[8]~14_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[8]~280_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[8]~274_combout\,
	combout => \inst4|g2:0:buffersB|F[8]~283_combout\);

-- Location: MLABCELL_X52_Y3_N39
\inst4|g2:31:buffersB|F[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[9]~13_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[9]~13_combout\);

-- Location: FF_X47_Y9_N44
\inst4|g1:21:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(9));

-- Location: FF_X53_Y3_N8
\inst4|g1:19:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(9));

-- Location: FF_X46_Y7_N53
\inst4|g1:26:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(9));

-- Location: LABCELL_X46_Y7_N48
\inst4|g2:26:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[9]~3_combout\ = ( \inst4|dec_rdB|Mux31~7_combout\ & ( !\inst4|g1:26:regs|dataout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[9]~3_combout\);

-- Location: LABCELL_X48_Y10_N24
\inst4|g1:13:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:13:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:13:regs|dataout[9]~feeder_combout\);

-- Location: FF_X48_Y10_N26
\inst4|g1:13:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:13:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(9));

-- Location: MLABCELL_X47_Y10_N39
\inst4|g1:9:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:9:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:9:regs|dataout[9]~feeder_combout\);

-- Location: FF_X47_Y10_N40
\inst4|g1:9:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:9:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(9));

-- Location: LABCELL_X48_Y10_N30
\inst4|g1:11:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:11:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:11:regs|dataout[9]~feeder_combout\);

-- Location: FF_X48_Y10_N32
\inst4|g1:11:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:11:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(9));

-- Location: LABCELL_X48_Y10_N45
\inst4|g2:0:buffersB|F[9]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~264_combout\ = ( \inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(9) & (\inst4|g1:11:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)))) ) ) ) # ( \inst4|dec_rdB|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:11:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~264_combout\);

-- Location: LABCELL_X53_Y3_N9
\inst4|g2:0:buffersB|F[9]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~265_combout\ = ( !\inst4|g2:26:buffersB|F[9]~3_combout\ & ( \inst4|g2:0:buffersB|F[9]~264_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(9))))) # 
-- (\inst4|dec_rdB|Mux31~9_combout\ & (\inst4|g1:21:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:26:buffersB|ALT_INV_F[9]~3_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~264_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~265_combout\);

-- Location: FF_X57_Y7_N8
\inst4|g1:28:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(9));

-- Location: MLABCELL_X59_Y9_N33
\inst4|g1:8:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:8:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:8:regs|dataout[9]~feeder_combout\);

-- Location: FF_X59_Y9_N34
\inst4|g1:8:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:8:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(9));

-- Location: FF_X56_Y4_N44
\inst4|g1:20:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(9));

-- Location: FF_X59_Y7_N26
\inst4|g1:12:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(9));

-- Location: LABCELL_X56_Y4_N45
\inst4|g2:0:buffersB|F[9]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~266_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|g1:12:regs|dataout\(9) & ( (!\inst4|g1:8:regs|dataout\(9) & (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(9))))) # (\inst4|g1:8:regs|dataout\(9) & (((!\inst4|dec_rdB|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(9)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|g1:12:regs|dataout\(9) & ( 
-- (!\inst4|g1:8:regs|dataout\(9) & (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9))))) # (\inst4|g1:8:regs|dataout\(9) & (((!\inst4|dec_rdB|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(9)))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(9) & ( (!\inst4|g1:8:regs|dataout\(9) & (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(9))))) # 
-- (\inst4|g1:8:regs|dataout\(9) & (((!\inst4|dec_rdB|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100011111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersB|F[9]~266_combout\);

-- Location: FF_X56_Y4_N2
\inst4|g1:24:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(9));

-- Location: FF_X56_Y4_N59
\inst4|g1:25:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(9));

-- Location: LABCELL_X56_Y4_N9
\inst4|g2:25:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[9]~3_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( !\inst4|g1:25:regs|dataout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[9]~3_combout\);

-- Location: LABCELL_X56_Y4_N3
\inst4|g2:0:buffersB|F[9]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~267_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|g2:25:buffersB|F[9]~3_combout\ & ( (\inst4|g2:0:buffersB|F[9]~266_combout\ & (\inst4|g1:24:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(9))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|g2:25:buffersB|F[9]~3_combout\ & ( (\inst4|g2:0:buffersB|F[9]~266_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000000000000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(9),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[9]~266_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:25:buffersB|ALT_INV_F[9]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~267_combout\);

-- Location: LABCELL_X61_Y7_N18
\inst4|g1:16:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:16:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:16:regs|dataout[9]~feeder_combout\);

-- Location: FF_X61_Y7_N20
\inst4|g1:16:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:16:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(9));

-- Location: FF_X61_Y8_N50
\inst4|g1:17:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(9));

-- Location: FF_X61_Y8_N5
\inst4|g1:6:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(9));

-- Location: FF_X61_Y8_N32
\inst4|g1:23:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(9));

-- Location: FF_X50_Y7_N56
\inst4|g1:22:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(9));

-- Location: LABCELL_X61_Y8_N6
\inst4|g2:0:buffersB|F[9]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~270_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(9) & (\inst4|g1:22:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9))))) 
-- ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9)))) ) ) ) # ( \inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000001101010101000100010000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~270_combout\);

-- Location: LABCELL_X46_Y9_N42
\inst4|g1:18:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:18:regs|dataout[9]~feeder_combout\);

-- Location: FF_X46_Y9_N44
\inst4|g1:18:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(9));

-- Location: LABCELL_X46_Y9_N27
\inst4|g2:18:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[9]~3_combout\ = ( \inst4|dec_rdB|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[9]~3_combout\);

-- Location: LABCELL_X61_Y7_N15
\inst4|g2:0:buffersB|F[9]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~271_combout\ = ( \inst4|g2:0:buffersB|F[9]~270_combout\ & ( !\inst4|g2:18:buffersB|F[9]~3_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\ & (((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(9))))) # 
-- (\inst4|dec_rdB|Mux31~27_combout\ & (\inst4|g1:16:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110110000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[9]~270_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[9]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~271_combout\);

-- Location: FF_X55_Y9_N53
\inst4|g1:27:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(9));

-- Location: FF_X59_Y5_N8
\inst4|g1:29:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(9));

-- Location: FF_X59_Y5_N5
\inst4|g1:30:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(9));

-- Location: MLABCELL_X59_Y5_N9
\inst4|g2:30:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[9]~3_combout\ = ( !\inst4|g1:30:regs|dataout\(9) & ( \inst4|dec_rdB|Mux31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[9]~3_combout\);

-- Location: FF_X55_Y9_N46
\inst4|g1:10:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(9));

-- Location: FF_X55_Y9_N14
\inst4|g1:14:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(9));

-- Location: FF_X50_Y9_N41
\inst4|g1:15:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(9));

-- Location: LABCELL_X55_Y9_N15
\inst4|g2:0:buffersB|F[9]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~262_combout\ = ( \inst4|dec_rdB|Mux31~5_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:10:regs|dataout\(9) & (\inst4|g1:15:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(9))))) ) 
-- ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(9)))) ) ) ) # ( \inst4|dec_rdB|Mux31~5_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:10:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(9)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011010101010001000100001111000000110000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~262_combout\);

-- Location: MLABCELL_X59_Y5_N45
\inst4|g2:0:buffersB|F[9]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~263_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[9]~262_combout\ & ( (\inst4|g1:29:regs|dataout\(9) & (!\inst4|g2:30:buffersB|F[9]~3_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(9))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[9]~262_combout\ & ( (!\inst4|g2:30:buffersB|F[9]~3_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000010100000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(9),
	datac => \inst4|g2:30:buffersB|ALT_INV_F[9]~3_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~262_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~263_combout\);

-- Location: FF_X50_Y7_N26
\inst4|g1:7:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(9));

-- Location: MLABCELL_X47_Y3_N48
\inst4|g2:7:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[9]~3_combout\ = ( !\inst4|g1:7:regs|dataout\(9) & ( \inst4|dec_rdB|Mux31~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[9]~3_combout\);

-- Location: FF_X48_Y5_N20
\inst4|g1:4:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(9));

-- Location: LABCELL_X46_Y5_N9
\inst4|g1:2:regs|dataout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:2:regs|dataout[9]~feeder_combout\ = ( \tri1[9]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[9]~55_combout\,
	combout => \inst4|g1:2:regs|dataout[9]~feeder_combout\);

-- Location: FF_X46_Y5_N11
\inst4|g1:2:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:2:regs|dataout[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(9));

-- Location: FF_X48_Y5_N26
\inst4|g1:1:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(9));

-- Location: LABCELL_X46_Y5_N30
\inst4|g2:0:buffersB|F[9]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~268_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (\inst4|g1:2:regs|dataout\(9) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~268_combout\);

-- Location: FF_X55_Y5_N46
\inst4|g1:3:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(9));

-- Location: LABCELL_X55_Y5_N45
\inst4|g2:3:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[9]~3_combout\ = (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:3:buffersB|F[9]~3_combout\);

-- Location: FF_X55_Y5_N25
\inst4|g1:5:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(9));

-- Location: LABCELL_X55_Y5_N24
\inst4|g2:5:buffersB|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[9]~3_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[9]~3_combout\);

-- Location: MLABCELL_X47_Y3_N6
\inst4|g2:0:buffersB|F[9]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~269_combout\ = ( !\inst4|g2:3:buffersB|F[9]~3_combout\ & ( !\inst4|g2:5:buffersB|F[9]~3_combout\ & ( (!\inst4|g2:7:buffersB|F[9]~3_combout\ & (\inst4|g2:0:buffersB|F[9]~268_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[9]~3_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(9),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[9]~268_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g2:3:buffersB|ALT_INV_F[9]~3_combout\,
	dataf => \inst4|g2:5:buffersB|ALT_INV_F[9]~3_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~269_combout\);

-- Location: LABCELL_X53_Y3_N54
\inst4|g2:0:buffersB|F[9]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[9]~272_combout\ = ( \inst4|g2:0:buffersB|F[9]~263_combout\ & ( \inst4|g2:0:buffersB|F[9]~269_combout\ & ( (!\inst4|g2:31:buffersB|F[9]~13_combout\ & (\inst4|g2:0:buffersB|F[9]~265_combout\ & (\inst4|g2:0:buffersB|F[9]~267_combout\ & 
-- \inst4|g2:0:buffersB|F[9]~271_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[9]~13_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[9]~265_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[9]~267_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[9]~271_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[9]~263_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[9]~269_combout\,
	combout => \inst4|g2:0:buffersB|F[9]~272_combout\);

-- Location: IOIBUF_X89_Y21_N21
\IO_IN[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(10),
	o => \IO_IN[10]~input_o\);

-- Location: M10K_X49_Y8_N0
\D-Memory|ram_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: IOIBUF_X30_Y81_N1
\IO_IN[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(11),
	o => \IO_IN[11]~input_o\);

-- Location: MLABCELL_X47_Y3_N57
\inst4|g1:16:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:16:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:16:regs|dataout[11]~feeder_combout\);

-- Location: FF_X47_Y3_N59
\inst4|g1:16:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:16:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(11));

-- Location: MLABCELL_X47_Y3_N3
\inst4|g1:18:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:18:regs|dataout[11]~feeder_combout\);

-- Location: FF_X47_Y3_N5
\inst4|g1:18:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(11));

-- Location: LABCELL_X51_Y12_N3
\inst4|dec_rdA|Mux31~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~27_combout\ = ( !\IR|dataout\(19) & ( (!\IR|dataout\(18) & (!\IR|dataout\(17) & (!\IR|dataout\(16) & \IR|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(18),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(16),
	datad => \IR|ALT_INV_dataout\(20),
	dataf => \IR|ALT_INV_dataout\(19),
	combout => \inst4|dec_rdA|Mux31~27_combout\);

-- Location: LABCELL_X43_Y8_N24
\inst4|g1:17:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:17:regs|dataout[11]~feeder_combout\);

-- Location: FF_X43_Y8_N26
\inst4|g1:17:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(11));

-- Location: MLABCELL_X47_Y3_N27
\inst4|g1:23:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:23:regs|dataout[11]~feeder_combout\);

-- Location: FF_X47_Y3_N29
\inst4|g1:23:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N51
\inst4|dec_rdA|Mux31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~29_combout\ = ( \IR|dataout\(20) & ( (\IR|dataout\(16) & (\IR|dataout\(17) & (\IR|dataout\(18) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~29_combout\);

-- Location: LABCELL_X51_Y9_N57
\inst4|dec_rdA|Mux31~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~28_combout\ = ( \IR|dataout\(20) & ( (\IR|dataout\(16) & (!\IR|dataout\(18) & (!\IR|dataout\(17) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~28_combout\);

-- Location: FF_X52_Y8_N38
\inst4|g1:22:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(11));

-- Location: LABCELL_X43_Y8_N6
\inst4|g1:6:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:6:regs|dataout[11]~feeder_combout\);

-- Location: FF_X43_Y8_N8
\inst4|g1:6:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N39
\inst4|dec_rdA|Mux31~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~30_combout\ = ( !\IR|dataout\(20) & ( (!\IR|dataout\(16) & (\IR|dataout\(17) & (\IR|dataout\(18) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~30_combout\);

-- Location: LABCELL_X51_Y9_N42
\inst4|dec_rdA|Mux31~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~31_combout\ = ( \IR|dataout\(18) & ( (!\IR|dataout\(16) & (\IR|dataout\(17) & (\IR|dataout\(20) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~31_combout\);

-- Location: LABCELL_X43_Y8_N12
\inst4|g2:0:buffersA|F[11]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~295_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:22:regs|dataout\(11)) # (!\inst4|g1:6:regs|dataout\(11)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(11) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010101010101010101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~295_combout\);

-- Location: LABCELL_X43_Y8_N18
\inst4|g2:0:buffersA|F[11]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~296_combout\ = ( \inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[11]~295_combout\ & ( (\inst4|g1:17:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[11]~295_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~295_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~296_combout\);

-- Location: LABCELL_X45_Y8_N24
\inst4|g2:0:buffersA|F[11]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~297_combout\ = ( \inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[11]~296_combout\ & ( (\inst4|g1:16:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[11]~296_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(11),
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~296_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~297_combout\);

-- Location: MLABCELL_X52_Y9_N39
\inst4|dec_rdA|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~0_combout\ = ( \IR|dataout\(19) & ( \IR|dataout\(18) & ( (\IR|dataout\(17) & (\IR|dataout\(16) & \IR|dataout\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(16),
	datad => \IR|ALT_INV_dataout\(20),
	datae => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~0_combout\);

-- Location: LABCELL_X45_Y8_N39
\inst4|g2:31:buffersA|F[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[11]~4_combout\ = (!\inst4|g1:31:regs|dataout\(11) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[11]~4_combout\);

-- Location: LABCELL_X51_Y9_N54
\inst4|dec_rdA|Mux31~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~19_combout\ = ( \IR|dataout\(17) & ( (\IR|dataout\(16) & (\IR|dataout\(18) & (!\IR|dataout\(20) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(17),
	combout => \inst4|dec_rdA|Mux31~19_combout\);

-- Location: FF_X45_Y8_N35
\inst4|g1:5:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(11));

-- Location: FF_X45_Y8_N17
\inst4|g1:4:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N33
\inst4|dec_rdA|Mux31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~21_combout\ = ( !\IR|dataout\(20) & ( (\IR|dataout\(16) & (!\IR|dataout\(17) & (\IR|dataout\(18) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~21_combout\);

-- Location: FF_X46_Y5_N38
\inst4|g1:2:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(11));

-- Location: FF_X45_Y8_N11
\inst4|g1:1:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N6
\inst4|dec_rdA|Mux31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~25_combout\ = ( !\IR|dataout\(17) & ( (\IR|dataout\(16) & (!\IR|dataout\(18) & (!\IR|dataout\(20) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(17),
	combout => \inst4|dec_rdA|Mux31~25_combout\);

-- Location: LABCELL_X51_Y9_N18
\inst4|dec_rdA|Mux31~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~23_combout\ = ( !\IR|dataout\(18) & ( (!\IR|dataout\(20) & (\IR|dataout\(17) & (!\IR|dataout\(19) & !\IR|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(19),
	datad => \IR|ALT_INV_dataout\(16),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~23_combout\);

-- Location: LABCELL_X51_Y9_N24
\inst4|dec_rdA|Mux31~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~24_combout\ = ( !\IR|dataout\(17) & ( (!\IR|dataout\(16) & (!\IR|dataout\(18) & (!\IR|dataout\(20) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(17),
	combout => \inst4|dec_rdA|Mux31~24_combout\);

-- Location: LABCELL_X45_Y8_N0
\inst4|g2:0:buffersA|F[11]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~292_combout\ = ( !\inst4|dec_rdA|Mux31~24_combout\ & ( (!\inst4|g1:2:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(11))))) # 
-- (\inst4|g1:2:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~25_combout\)) # (\inst4|g1:1:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101010001111100110101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~292_combout\);

-- Location: LABCELL_X51_Y9_N45
\inst4|dec_rdA|Mux31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~22_combout\ = ( !\IR|dataout\(20) & ( (!\IR|dataout\(16) & (!\IR|dataout\(17) & (\IR|dataout\(18) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~22_combout\);

-- Location: LABCELL_X45_Y8_N12
\inst4|g2:0:buffersA|F[11]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~293_combout\ = ( \inst4|g2:0:buffersA|F[11]~292_combout\ & ( \inst4|dec_rdA|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(11)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[11]~292_combout\ & ( !\inst4|dec_rdA|Mux31~22_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~292_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~293_combout\);

-- Location: FF_X55_Y5_N56
\inst4|g1:7:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(11));

-- Location: FF_X55_Y5_N44
\inst4|g1:3:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(11));

-- Location: MLABCELL_X52_Y9_N9
\inst4|dec_rdA|Mux31~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~20_combout\ = ( !\IR|dataout\(18) & ( (!\IR|dataout\(20) & (\IR|dataout\(16) & (!\IR|dataout\(19) & \IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(16),
	datac => \IR|ALT_INV_dataout\(19),
	datad => \IR|ALT_INV_dataout\(17),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~20_combout\);

-- Location: LABCELL_X45_Y8_N18
\inst4|g2:0:buffersA|F[11]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~294_combout\ = ( \inst4|dec_rdA|Mux31~20_combout\ & ( (\inst4|g2:0:buffersA|F[11]~293_combout\ & (\inst4|g1:3:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(11))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~20_combout\ & ( (\inst4|g2:0:buffersA|F[11]~293_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011000000000010001100100011001000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[11]~293_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(11),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~294_combout\);

-- Location: LABCELL_X50_Y9_N30
\inst4|dec_rdA|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~8_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(18) & (\IR|dataout\(17) & (\IR|dataout\(20) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(18),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~8_combout\);

-- Location: FF_X46_Y7_N8
\inst4|g1:26:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(11));

-- Location: FF_X46_Y6_N53
\inst4|g1:19:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(11));

-- Location: LABCELL_X51_Y12_N0
\inst4|dec_rdA|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~7_combout\ = ( \IR|dataout\(19) & ( (!\IR|dataout\(18) & (\IR|dataout\(17) & (\IR|dataout\(20) & !\IR|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(18),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(16),
	dataf => \IR|ALT_INV_dataout\(19),
	combout => \inst4|dec_rdA|Mux31~7_combout\);

-- Location: FF_X48_Y8_N29
\inst4|g1:9:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(11));

-- Location: FF_X48_Y8_N17
\inst4|g1:11:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N48
\inst4|dec_rdA|Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~12_combout\ = ( !\IR|dataout\(18) & ( (\IR|dataout\(16) & (\IR|dataout\(17) & (\IR|dataout\(19) & !\IR|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(19),
	datad => \IR|ALT_INV_dataout\(20),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~12_combout\);

-- Location: LABCELL_X51_Y9_N30
\inst4|dec_rdA|Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~11_combout\ = ( !\IR|dataout\(18) & ( (\IR|dataout\(16) & (!\IR|dataout\(17) & (!\IR|dataout\(20) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~11_combout\);

-- Location: LABCELL_X48_Y8_N30
\inst4|g2:0:buffersA|F[11]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~286_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(11)) # ((!\inst4|g1:11:regs|dataout\(11) & \inst4|dec_rdA|Mux31~12_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (!\inst4|g1:11:regs|dataout\(11) & \inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~286_combout\);

-- Location: FF_X47_Y8_N14
\inst4|g1:21:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(11));

-- Location: FF_X46_Y6_N2
\inst4|g1:13:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N12
\inst4|dec_rdA|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~10_combout\ = ( \IR|dataout\(18) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(16) & !\IR|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(16),
	datad => \IR|ALT_INV_dataout\(17),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~10_combout\);

-- Location: LABCELL_X50_Y6_N21
\inst4|dec_rdA|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~9_combout\ = ( \IR|dataout\(16) & ( \IR|dataout\(20) & ( (\IR|dataout\(18) & (!\IR|dataout\(17) & !\IR|dataout\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(19),
	datae => \IR|ALT_INV_dataout\(16),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~9_combout\);

-- Location: MLABCELL_X47_Y8_N15
\inst4|g2:0:buffersA|F[11]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~287_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[11]~286_combout\ & (\inst4|g1:21:regs|dataout\(11) & \inst4|g1:13:regs|dataout\(11))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[11]~286_combout\ & \inst4|g1:21:regs|dataout\(11)) ) ) ) # ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( 
-- (!\inst4|g2:0:buffersA|F[11]~286_combout\ & \inst4|g1:13:regs|dataout\(11)) ) ) ) # ( !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|g2:0:buffersA|F[11]~286_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000010100000101000100010001000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[11]~286_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(11),
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~287_combout\);

-- Location: LABCELL_X45_Y8_N30
\inst4|g2:0:buffersA|F[11]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~288_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[11]~287_combout\ & ( (\inst4|g1:26:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[11]~287_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(11),
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~287_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~288_combout\);

-- Location: LABCELL_X60_Y6_N33
\inst4|g1:25:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:25:regs|dataout[11]~feeder_combout\);

-- Location: FF_X60_Y6_N35
\inst4|g1:25:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(11));

-- Location: FF_X59_Y6_N50
\inst4|g1:24:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(11));

-- Location: FF_X57_Y4_N38
\inst4|g1:28:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N21
\inst4|dec_rdA|Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~16_combout\ = ( !\IR|dataout\(16) & ( (\IR|dataout\(20) & (!\IR|dataout\(17) & (\IR|dataout\(18) & !\IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(18),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~16_combout\);

-- Location: MLABCELL_X52_Y9_N0
\inst4|dec_rdA|Mux31~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~15_combout\ = ( \IR|dataout\(20) & ( (!\IR|dataout\(17) & (!\IR|dataout\(16) & (\IR|dataout\(19) & \IR|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(17),
	datab => \IR|ALT_INV_dataout\(16),
	datac => \IR|ALT_INV_dataout\(19),
	datad => \IR|ALT_INV_dataout\(18),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~15_combout\);

-- Location: FF_X59_Y6_N44
\inst4|g1:20:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(11));

-- Location: FF_X59_Y6_N26
\inst4|g1:12:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(11));

-- Location: LABCELL_X60_Y8_N0
\inst4|g1:8:regs|dataout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:8:regs|dataout[11]~feeder_combout\ = ( \tri1[11]~53_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[11]~53_combout\,
	combout => \inst4|g1:8:regs|dataout[11]~feeder_combout\);

-- Location: FF_X60_Y8_N2
\inst4|g1:8:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:8:regs|dataout[11]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N27
\inst4|dec_rdA|Mux31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~17_combout\ = ( !\IR|dataout\(20) & ( (!\IR|dataout\(16) & (!\IR|dataout\(18) & (!\IR|dataout\(17) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(18),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(20),
	combout => \inst4|dec_rdA|Mux31~17_combout\);

-- Location: LABCELL_X51_Y9_N0
\inst4|dec_rdA|Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~18_combout\ = ( \IR|dataout\(18) & ( (!\IR|dataout\(16) & (!\IR|dataout\(17) & (!\IR|dataout\(20) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~18_combout\);

-- Location: MLABCELL_X59_Y6_N33
\inst4|g2:0:buffersA|F[11]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~289_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(11)) # (!\inst4|g1:8:regs|dataout\(11)) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( 
-- \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(11) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:8:regs|dataout\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010101010101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(11),
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~289_combout\);

-- Location: LABCELL_X57_Y4_N3
\inst4|g2:0:buffersA|F[11]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~290_combout\ = ( \inst4|g1:20:regs|dataout\(11) & ( !\inst4|g2:0:buffersA|F[11]~289_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(11)) ) ) ) # ( !\inst4|g1:20:regs|dataout\(11) & ( 
-- !\inst4|g2:0:buffersA|F[11]~289_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100111101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(11),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datae => \inst4|g1:20:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~289_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~290_combout\);

-- Location: LABCELL_X57_Y4_N45
\inst4|g2:0:buffersA|F[11]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~291_combout\ = ( \inst4|g2:0:buffersA|F[11]~290_combout\ & ( (!\inst4|g1:25:regs|dataout\(11) & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(11))))) # 
-- (\inst4|g1:25:regs|dataout\(11) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000001111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~290_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~291_combout\);

-- Location: FF_X51_Y8_N47
\inst4|g1:30:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(11));

-- Location: FF_X47_Y5_N50
\inst4|g1:29:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(11));

-- Location: LABCELL_X50_Y9_N33
\inst4|dec_rdA|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~3_combout\ = ( \IR|dataout\(16) & ( (!\IR|dataout\(18) & (\IR|dataout\(17) & (\IR|dataout\(19) & \IR|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(18),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(19),
	datad => \IR|ALT_INV_dataout\(20),
	dataf => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~3_combout\);

-- Location: MLABCELL_X52_Y9_N6
\inst4|dec_rdA|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~4_combout\ = ( \IR|dataout\(18) & ( (!\IR|dataout\(20) & (\IR|dataout\(16) & (\IR|dataout\(17) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(16),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~4_combout\);

-- Location: FF_X47_Y6_N31
\inst4|g1:27:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(11));

-- Location: FF_X50_Y9_N19
\inst4|g1:15:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(11));

-- Location: LABCELL_X51_Y9_N36
\inst4|dec_rdA|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~6_combout\ = ( \IR|dataout\(18) & ( (!\IR|dataout\(16) & (\IR|dataout\(17) & (!\IR|dataout\(20) & \IR|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(16),
	datab => \IR|ALT_INV_dataout\(17),
	datac => \IR|ALT_INV_dataout\(20),
	datad => \IR|ALT_INV_dataout\(19),
	dataf => \IR|ALT_INV_dataout\(18),
	combout => \inst4|dec_rdA|Mux31~6_combout\);

-- Location: LABCELL_X51_Y9_N15
\inst4|dec_rdA|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|dec_rdA|Mux31~5_combout\ = ( !\IR|dataout\(16) & ( (!\IR|dataout\(20) & (\IR|dataout\(19) & (\IR|dataout\(17) & !\IR|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(20),
	datab => \IR|ALT_INV_dataout\(19),
	datac => \IR|ALT_INV_dataout\(17),
	datad => \IR|ALT_INV_dataout\(18),
	dataf => \IR|ALT_INV_dataout\(16),
	combout => \inst4|dec_rdA|Mux31~5_combout\);

-- Location: FF_X50_Y9_N29
\inst4|g1:14:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(11));

-- Location: FF_X50_Y9_N53
\inst4|g1:10:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(11));

-- Location: LABCELL_X50_Y9_N12
\inst4|g2:0:buffersA|F[11]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~283_combout\ = ( \inst4|g1:10:regs|dataout\(11) & ( (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(11)) ) ) # ( !\inst4|g1:10:regs|dataout\(11) & ( ((\inst4|dec_rdA|Mux31~6_combout\ & 
-- !\inst4|g1:14:regs|dataout\(11))) # (\inst4|dec_rdA|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersA|F[11]~283_combout\);

-- Location: LABCELL_X50_Y9_N18
\inst4|g2:0:buffersA|F[11]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~284_combout\ = ( !\inst4|g2:0:buffersA|F[11]~283_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(11))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(11),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(11),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~283_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~284_combout\);

-- Location: LABCELL_X46_Y9_N36
\inst4|g2:0:buffersA|F[11]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~285_combout\ = ( \inst4|g2:0:buffersA|F[11]~284_combout\ & ( \inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g1:30:regs|dataout\(11) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(11)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[11]~284_combout\ & ( !\inst4|dec_rdA|Mux31~1_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(11),
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~284_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~285_combout\);

-- Location: LABCELL_X45_Y8_N42
\inst4|g2:0:buffersA|F[11]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[11]~298_combout\ = ( \inst4|g2:0:buffersA|F[11]~291_combout\ & ( \inst4|g2:0:buffersA|F[11]~285_combout\ & ( (\inst4|g2:0:buffersA|F[11]~297_combout\ & (!\inst4|g2:31:buffersA|F[11]~4_combout\ & 
-- (\inst4|g2:0:buffersA|F[11]~294_combout\ & \inst4|g2:0:buffersA|F[11]~288_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[11]~297_combout\,
	datab => \inst4|g2:31:buffersA|ALT_INV_F[11]~4_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[11]~294_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[11]~288_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[11]~291_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[11]~285_combout\,
	combout => \inst4|g2:0:buffersA|F[11]~298_combout\);

-- Location: FF_X52_Y12_N5
\inst4|g1:21:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(1));

-- Location: MLABCELL_X52_Y12_N0
\inst4|g2:21:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:21:buffersB|F[1]~1_combout\ = ( \IR|dataout\(11) & ( !\IR|dataout\(12) & ( (!\inst4|g1:21:regs|dataout\(1) & (\IR|dataout\(15) & (\IR|dataout\(13) & !\IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(15),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:21:buffersB|F[1]~1_combout\);

-- Location: FF_X53_Y11_N20
\inst4|g1:9:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(1));

-- Location: LABCELL_X53_Y11_N21
\inst4|g2:9:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:9:buffersB|F[1]~1_combout\ = ( \IR|dataout\(14) & ( !\IR|dataout\(15) & ( (!\inst4|g1:9:regs|dataout\(1) & (!\IR|dataout\(12) & (!\IR|dataout\(13) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:9:buffersB|F[1]~1_combout\);

-- Location: LABCELL_X53_Y12_N48
\inst4|g1:11:regs|dataout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:11:regs|dataout[1]~feeder_combout\ = ( \tri1[1]~63_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[1]~63_combout\,
	combout => \inst4|g1:11:regs|dataout[1]~feeder_combout\);

-- Location: FF_X53_Y12_N50
\inst4|g1:11:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:11:regs|dataout[1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(1));

-- Location: LABCELL_X53_Y12_N3
\inst4|g2:11:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:11:buffersB|F[1]~1_combout\ = ( \IR|dataout\(12) & ( !\IR|dataout\(15) & ( (!\inst4|g1:11:regs|dataout\(1) & (\IR|dataout\(14) & (!\IR|dataout\(13) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:11:buffersB|F[1]~1_combout\);

-- Location: FF_X53_Y11_N14
\inst4|g1:13:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(1));

-- Location: LABCELL_X53_Y11_N15
\inst4|g2:13:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:13:buffersB|F[1]~1_combout\ = ( \IR|dataout\(13) & ( !\IR|dataout\(15) & ( (\IR|dataout\(14) & (!\inst4|g1:13:regs|dataout\(1) & (!\IR|dataout\(12) & \IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:13:buffersB|F[1]~1_combout\);

-- Location: FF_X57_Y12_N50
\inst4|g1:19:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(1));

-- Location: LABCELL_X57_Y12_N51
\inst4|g2:19:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:19:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(14) & ( (\IR|dataout\(12) & (\IR|dataout\(11) & (\IR|dataout\(15) & !\inst4|g1:19:regs|dataout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(1),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:19:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y9_N17
\inst4|g1:26:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(1));

-- Location: LABCELL_X56_Y9_N12
\inst4|g2:26:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[1]~11_combout\ = ( \IR|dataout\(14) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(13) & (!\inst4|g1:26:regs|dataout\(1) & (\IR|dataout\(12) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:26:buffersB|F[1]~11_combout\);

-- Location: LABCELL_X53_Y11_N0
\inst4|g2:0:buffersB|F[1]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~345_combout\ = ( !\inst4|g2:19:buffersB|F[1]~1_combout\ & ( !\inst4|g2:26:buffersB|F[1]~11_combout\ & ( (!\inst4|g2:21:buffersB|F[1]~1_combout\ & (!\inst4|g2:9:buffersB|F[1]~1_combout\ & (!\inst4|g2:11:buffersB|F[1]~1_combout\ & 
-- !\inst4|g2:13:buffersB|F[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:21:buffersB|ALT_INV_F[1]~1_combout\,
	datab => \inst4|g2:9:buffersB|ALT_INV_F[1]~1_combout\,
	datac => \inst4|g2:11:buffersB|ALT_INV_F[1]~1_combout\,
	datad => \inst4|g2:13:buffersB|ALT_INV_F[1]~1_combout\,
	datae => \inst4|g2:19:buffersB|ALT_INV_F[1]~1_combout\,
	dataf => \inst4|g2:26:buffersB|ALT_INV_F[1]~11_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~345_combout\);

-- Location: FF_X53_Y9_N14
\inst4|g1:27:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(1));

-- Location: LABCELL_X53_Y9_N15
\inst4|g2:27:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:27:buffersB|F[1]~1_combout\ = ( \IR|dataout\(15) & ( \IR|dataout\(11) & ( (\IR|dataout\(14) & (!\inst4|g1:27:regs|dataout\(1) & (!\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:27:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y10_N2
\inst4|g1:29:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(1));

-- Location: LABCELL_X57_Y11_N33
\inst4|g2:29:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:29:buffersB|F[1]~1_combout\ = ( \IR|dataout\(15) & ( \IR|dataout\(13) & ( (\IR|dataout\(14) & (!\IR|dataout\(12) & (\IR|dataout\(11) & !\inst4|g1:29:regs|dataout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(1),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:29:buffersB|F[1]~1_combout\);

-- Location: FF_X52_Y12_N32
\inst4|g1:10:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(1));

-- Location: MLABCELL_X52_Y12_N33
\inst4|g2:10:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:10:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(11) & ( \IR|dataout\(12) & ( (!\IR|dataout\(13) & (!\inst4|g1:10:regs|dataout\(1) & (\IR|dataout\(14) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \inst4|g1:10:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(12),
	combout => \inst4|g2:10:buffersB|F[1]~1_combout\);

-- Location: FF_X53_Y9_N2
\inst4|g1:15:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(1));

-- Location: LABCELL_X53_Y9_N33
\inst4|g2:15:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:15:buffersB|F[1]~1_combout\ = ( !\inst4|g1:15:regs|dataout\(1) & ( !\IR|dataout\(15) & ( (\IR|dataout\(11) & (\IR|dataout\(14) & (\IR|dataout\(13) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \inst4|g1:15:regs|ALT_INV_dataout\(1),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:15:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y10_N26
\inst4|g1:14:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(1));

-- Location: LABCELL_X56_Y10_N27
\inst4|g2:14:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:14:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(11) & ( !\inst4|g1:14:regs|dataout\(1) & ( (!\IR|dataout\(15) & (\IR|dataout\(13) & (\IR|dataout\(12) & \IR|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(15),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(14),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:14:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y10_N7
\inst4|g1:30:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(1));

-- Location: LABCELL_X56_Y10_N6
\inst4|g2:30:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[1]~11_combout\ = ( !\inst4|g1:30:regs|dataout\(1) & ( !\IR|dataout\(11) & ( (\IR|dataout\(14) & (\IR|dataout\(12) & (\IR|dataout\(15) & \IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(14),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(1),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:30:buffersB|F[1]~11_combout\);

-- Location: LABCELL_X53_Y11_N42
\inst4|g2:0:buffersB|F[1]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~344_combout\ = ( !\inst4|g2:14:buffersB|F[1]~1_combout\ & ( !\inst4|g2:30:buffersB|F[1]~11_combout\ & ( (!\inst4|g2:27:buffersB|F[1]~1_combout\ & (!\inst4|g2:29:buffersB|F[1]~1_combout\ & (!\inst4|g2:10:buffersB|F[1]~1_combout\ & 
-- !\inst4|g2:15:buffersB|F[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:27:buffersB|ALT_INV_F[1]~1_combout\,
	datab => \inst4|g2:29:buffersB|ALT_INV_F[1]~1_combout\,
	datac => \inst4|g2:10:buffersB|ALT_INV_F[1]~1_combout\,
	datad => \inst4|g2:15:buffersB|ALT_INV_F[1]~1_combout\,
	datae => \inst4|g2:14:buffersB|ALT_INV_F[1]~1_combout\,
	dataf => \inst4|g2:30:buffersB|ALT_INV_F[1]~11_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~344_combout\);

-- Location: MLABCELL_X59_Y10_N54
\inst4|g1:28:regs|dataout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:28:regs|dataout[1]~feeder_combout\ = ( \tri1[1]~63_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[1]~63_combout\,
	combout => \inst4|g1:28:regs|dataout[1]~feeder_combout\);

-- Location: FF_X59_Y10_N56
\inst4|g1:28:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:28:regs|dataout[1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(1));

-- Location: MLABCELL_X59_Y10_N51
\inst4|g2:28:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:28:buffersB|F[1]~1_combout\ = ( \IR|dataout\(13) & ( \IR|dataout\(15) & ( (!\inst4|g1:28:regs|dataout\(1) & (!\IR|dataout\(11) & (\IR|dataout\(14) & !\IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:28:buffersB|F[1]~1_combout\);

-- Location: FF_X53_Y11_N38
\inst4|g1:8:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(1));

-- Location: LABCELL_X53_Y11_N9
\inst4|g2:8:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:8:buffersB|F[1]~1_combout\ = ( \IR|dataout\(14) & ( !\IR|dataout\(15) & ( (!\inst4|g1:8:regs|dataout\(1) & (!\IR|dataout\(12) & (!\IR|dataout\(13) & !\IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:8:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y8_N23
\inst4|g1:12:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(1));

-- Location: LABCELL_X56_Y8_N21
\inst4|g2:12:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:12:buffersB|F[1]~1_combout\ = ( !\inst4|g1:12:regs|dataout\(1) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (!\IR|dataout\(12) & (\IR|dataout\(14) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:12:regs|ALT_INV_dataout\(1),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:12:buffersB|F[1]~1_combout\);

-- Location: MLABCELL_X59_Y10_N6
\inst4|g1:20:regs|dataout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:20:regs|dataout[1]~feeder_combout\ = ( \tri1[1]~63_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[1]~63_combout\,
	combout => \inst4|g1:20:regs|dataout[1]~feeder_combout\);

-- Location: FF_X59_Y10_N8
\inst4|g1:20:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:20:regs|dataout[1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(1));

-- Location: MLABCELL_X59_Y10_N18
\inst4|g2:20:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:20:buffersB|F[1]~1_combout\ = ( \IR|dataout\(15) & ( !\IR|dataout\(14) & ( (!\IR|dataout\(12) & (!\inst4|g1:20:regs|dataout\(1) & (\IR|dataout\(13) & !\IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:20:buffersB|F[1]~1_combout\);

-- Location: MLABCELL_X59_Y11_N12
\inst4|g1:24:regs|dataout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:24:regs|dataout[1]~feeder_combout\ = ( \tri1[1]~63_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[1]~63_combout\,
	combout => \inst4|g1:24:regs|dataout[1]~feeder_combout\);

-- Location: FF_X59_Y11_N14
\inst4|g1:24:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:24:regs|dataout[1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(1));

-- Location: MLABCELL_X59_Y11_N6
\inst4|g2:24:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:24:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(13) & ( \IR|dataout\(14) & ( (!\IR|dataout\(12) & (!\inst4|g1:24:regs|dataout\(1) & (!\IR|dataout\(11) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:24:buffersB|F[1]~1_combout\);

-- Location: LABCELL_X60_Y10_N36
\inst4|g1:25:regs|dataout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[1]~feeder_combout\ = ( \tri1[1]~63_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[1]~63_combout\,
	combout => \inst4|g1:25:regs|dataout[1]~feeder_combout\);

-- Location: FF_X60_Y10_N38
\inst4|g1:25:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(1));

-- Location: LABCELL_X60_Y10_N18
\inst4|g2:25:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[1]~11_combout\ = ( \IR|dataout\(14) & ( !\IR|dataout\(13) & ( (!\inst4|g1:25:regs|dataout\(1) & (\IR|dataout\(11) & (!\IR|dataout\(12) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:25:buffersB|F[1]~11_combout\);

-- Location: LABCELL_X53_Y11_N51
\inst4|g2:0:buffersB|F[1]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~346_combout\ = ( !\inst4|g2:24:buffersB|F[1]~1_combout\ & ( !\inst4|g2:25:buffersB|F[1]~11_combout\ & ( (!\inst4|g2:28:buffersB|F[1]~1_combout\ & (!\inst4|g2:8:buffersB|F[1]~1_combout\ & (!\inst4|g2:12:buffersB|F[1]~1_combout\ & 
-- !\inst4|g2:20:buffersB|F[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:28:buffersB|ALT_INV_F[1]~1_combout\,
	datab => \inst4|g2:8:buffersB|ALT_INV_F[1]~1_combout\,
	datac => \inst4|g2:12:buffersB|ALT_INV_F[1]~1_combout\,
	datad => \inst4|g2:20:buffersB|ALT_INV_F[1]~1_combout\,
	datae => \inst4|g2:24:buffersB|ALT_INV_F[1]~1_combout\,
	dataf => \inst4|g2:25:buffersB|ALT_INV_F[1]~11_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~346_combout\);

-- Location: FF_X56_Y11_N5
\inst4|g1:7:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(1));

-- Location: LABCELL_X56_Y11_N33
\inst4|g2:7:buffersB|F[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[1]~9_combout\ = ( !\inst4|g1:7:regs|dataout\(1) & ( !\IR|dataout\(14) & ( (\IR|dataout\(13) & (\IR|dataout\(11) & (\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(1),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:7:buffersB|F[1]~9_combout\);

-- Location: FF_X57_Y11_N59
\inst4|g1:2:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(1));

-- Location: LABCELL_X56_Y11_N12
\inst4|g2:2:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:2:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(11) & ( !\IR|dataout\(14) & ( (!\IR|dataout\(13) & (\IR|dataout\(12) & (!\IR|dataout\(15) & !\inst4|g1:2:regs|dataout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(15),
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(1),
	datae => \IR|ALT_INV_dataout\(11),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:2:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y11_N20
\inst4|g1:5:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(1));

-- Location: LABCELL_X56_Y11_N9
\inst4|g2:5:buffersB|F[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[1]~9_combout\ = ( !\IR|dataout\(12) & ( !\inst4|g1:5:regs|dataout\(1) & ( (\IR|dataout\(13) & (\IR|dataout\(11) & (!\IR|dataout\(14) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \IR|ALT_INV_dataout\(11),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(12),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:5:buffersB|F[1]~9_combout\);

-- Location: FF_X56_Y11_N59
\inst4|g1:3:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(1));

-- Location: LABCELL_X56_Y11_N39
\inst4|g2:3:buffersB|F[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[1]~9_combout\ = ( !\inst4|g1:3:regs|dataout\(1) & ( !\IR|dataout\(13) & ( (\IR|dataout\(11) & (!\IR|dataout\(14) & (\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(14),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(1),
	dataf => \IR|ALT_INV_dataout\(13),
	combout => \inst4|g2:3:buffersB|F[1]~9_combout\);

-- Location: FF_X57_Y11_N53
\inst4|g1:1:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(1));

-- Location: LABCELL_X57_Y11_N48
\inst4|g2:0:buffersB|F[1]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~347_combout\ = ( !\IR|dataout\(15) & ( \IR|dataout\(11) & ( (!\inst4|g1:1:regs|dataout\(1) & (!\IR|dataout\(12) & (!\IR|dataout\(14) & !\IR|dataout\(13)))) ) ) ) # ( !\IR|dataout\(15) & ( !\IR|dataout\(11) & ( (!\IR|dataout\(12) 
-- & (!\IR|dataout\(14) & !\IR|dataout\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(14),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[1]~347_combout\);

-- Location: LABCELL_X56_Y13_N51
\inst4|g1:4:regs|dataout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:4:regs|dataout[1]~feeder_combout\ = ( \tri1[1]~63_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[1]~63_combout\,
	combout => \inst4|g1:4:regs|dataout[1]~feeder_combout\);

-- Location: FF_X56_Y13_N53
\inst4|g1:4:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:4:regs|dataout[1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(1));

-- Location: LABCELL_X56_Y13_N18
\inst4|g2:4:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:4:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(14) & ( !\IR|dataout\(11) & ( (!\inst4|g1:4:regs|dataout\(1) & (\IR|dataout\(13) & (!\IR|dataout\(12) & !\IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:4:buffersB|F[1]~1_combout\);

-- Location: LABCELL_X56_Y11_N42
\inst4|g2:0:buffersB|F[1]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~348_combout\ = ( !\inst4|g2:0:buffersB|F[1]~347_combout\ & ( !\inst4|g2:4:buffersB|F[1]~1_combout\ & ( (!\inst4|g2:7:buffersB|F[1]~9_combout\ & (!\inst4|g2:2:buffersB|F[1]~1_combout\ & (!\inst4|g2:5:buffersB|F[1]~9_combout\ & 
-- !\inst4|g2:3:buffersB|F[1]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:7:buffersB|ALT_INV_F[1]~9_combout\,
	datab => \inst4|g2:2:buffersB|ALT_INV_F[1]~1_combout\,
	datac => \inst4|g2:5:buffersB|ALT_INV_F[1]~9_combout\,
	datad => \inst4|g2:3:buffersB|ALT_INV_F[1]~9_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[1]~347_combout\,
	dataf => \inst4|g2:4:buffersB|ALT_INV_F[1]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~348_combout\);

-- Location: FF_X53_Y13_N14
\inst4|g1:31:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(1));

-- Location: LABCELL_X53_Y13_N42
\inst4|g2:31:buffersB|F[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[1]~21_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(1),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[1]~21_combout\);

-- Location: LABCELL_X55_Y12_N54
\inst4|g2:17:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:17:buffersB|F[1]~1_combout\ = ( \IR|dataout\(15) & ( !\IR|dataout\(14) & ( (\IR|dataout\(11) & (!\inst4|g1:17:regs|dataout\(1) & (!\IR|dataout\(12) & !\IR|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(13),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:17:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y12_N35
\inst4|g1:23:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(1));

-- Location: LABCELL_X56_Y12_N30
\inst4|g2:23:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:23:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(14) & ( \IR|dataout\(15) & ( (\IR|dataout\(11) & (\IR|dataout\(13) & (!\inst4|g1:23:regs|dataout\(1) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(1),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:23:buffersB|F[1]~1_combout\);

-- Location: FF_X50_Y12_N14
\inst4|g1:22:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(1));

-- Location: LABCELL_X56_Y12_N45
\inst4|g2:22:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:22:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(14) & ( !\IR|dataout\(11) & ( (\IR|dataout\(13) & (!\inst4|g1:22:regs|dataout\(1) & (\IR|dataout\(12) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(13),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(12),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(11),
	combout => \inst4|g2:22:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y12_N53
\inst4|g1:6:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(1));

-- Location: LABCELL_X56_Y12_N48
\inst4|g2:6:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:6:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(14) & ( !\IR|dataout\(15) & ( (!\IR|dataout\(11) & (\IR|dataout\(13) & (!\inst4|g1:6:regs|dataout\(1) & \IR|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(11),
	datab => \IR|ALT_INV_dataout\(13),
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(1),
	datad => \IR|ALT_INV_dataout\(12),
	datae => \IR|ALT_INV_dataout\(14),
	dataf => \IR|ALT_INV_dataout\(15),
	combout => \inst4|g2:6:buffersB|F[1]~1_combout\);

-- Location: FF_X56_Y12_N2
\inst4|g1:16:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(1));

-- Location: LABCELL_X56_Y12_N3
\inst4|g2:16:buffersB|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:16:buffersB|F[1]~1_combout\ = ( !\IR|dataout\(13) & ( !\IR|dataout\(14) & ( (!\inst4|g1:16:regs|dataout\(1) & (!\IR|dataout\(12) & (!\IR|dataout\(11) & \IR|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(1),
	datab => \IR|ALT_INV_dataout\(12),
	datac => \IR|ALT_INV_dataout\(11),
	datad => \IR|ALT_INV_dataout\(15),
	datae => \IR|ALT_INV_dataout\(13),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:16:buffersB|F[1]~1_combout\);

-- Location: FF_X55_Y12_N14
\inst4|g1:18:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(1));

-- Location: LABCELL_X55_Y12_N15
\inst4|g2:18:buffersB|F[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[1]~11_combout\ = ( \IR|dataout\(15) & ( !\IR|dataout\(14) & ( (\IR|dataout\(12) & (!\inst4|g1:18:regs|dataout\(1) & (!\IR|dataout\(13) & !\IR|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(12),
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(1),
	datac => \IR|ALT_INV_dataout\(13),
	datad => \IR|ALT_INV_dataout\(11),
	datae => \IR|ALT_INV_dataout\(15),
	dataf => \IR|ALT_INV_dataout\(14),
	combout => \inst4|g2:18:buffersB|F[1]~11_combout\);

-- Location: LABCELL_X56_Y12_N39
\inst4|g2:0:buffersB|F[1]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~349_combout\ = ( !\inst4|g2:16:buffersB|F[1]~1_combout\ & ( !\inst4|g2:18:buffersB|F[1]~11_combout\ & ( (!\inst4|g2:17:buffersB|F[1]~1_combout\ & (!\inst4|g2:23:buffersB|F[1]~1_combout\ & (!\inst4|g2:22:buffersB|F[1]~1_combout\ & 
-- !\inst4|g2:6:buffersB|F[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:17:buffersB|ALT_INV_F[1]~1_combout\,
	datab => \inst4|g2:23:buffersB|ALT_INV_F[1]~1_combout\,
	datac => \inst4|g2:22:buffersB|ALT_INV_F[1]~1_combout\,
	datad => \inst4|g2:6:buffersB|ALT_INV_F[1]~1_combout\,
	datae => \inst4|g2:16:buffersB|ALT_INV_F[1]~1_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[1]~11_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~349_combout\);

-- Location: LABCELL_X53_Y11_N54
\inst4|g2:0:buffersB|F[1]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[1]~350_combout\ = ( !\inst4|g2:31:buffersB|F[1]~21_combout\ & ( \inst4|g2:0:buffersB|F[1]~349_combout\ & ( (\inst4|g2:0:buffersB|F[1]~345_combout\ & (\inst4|g2:0:buffersB|F[1]~344_combout\ & (\inst4|g2:0:buffersB|F[1]~346_combout\ & 
-- \inst4|g2:0:buffersB|F[1]~348_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[1]~345_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[1]~344_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[1]~346_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[1]~348_combout\,
	datae => \inst4|g2:31:buffersB|ALT_INV_F[1]~21_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[1]~349_combout\,
	combout => \inst4|g2:0:buffersB|F[1]~350_combout\);

-- Location: MLABCELL_X52_Y7_N0
\ALU|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~69_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[0]~357_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( (\IR|dataout\(26) & !\IR|dataout\(27)) ) + ( !VCC ))
-- \ALU|Add0~70\ = CARRY(( !\inst4|g2:0:buffersB|F[0]~357_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( (\IR|dataout\(26) & !\IR|dataout\(27)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000000101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[0]~357_combout\,
	cin => GND,
	sumout => \ALU|Add0~69_sumout\,
	cout => \ALU|Add0~70\);

-- Location: MLABCELL_X52_Y7_N3
\ALU|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~73_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[1]~350_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~70\ ))
-- \ALU|Add0~74\ = CARRY(( !\inst4|g2:0:buffersB|F[1]~350_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[1]~350_combout\,
	cin => \ALU|Add0~70\,
	sumout => \ALU|Add0~73_sumout\,
	cout => \ALU|Add0~74\);

-- Location: MLABCELL_X52_Y7_N6
\ALU|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~101_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[2]~343_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~74\ ))
-- \ALU|Add0~102\ = CARRY(( !\inst4|g2:0:buffersB|F[2]~343_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[2]~343_combout\,
	cin => \ALU|Add0~74\,
	sumout => \ALU|Add0~101_sumout\,
	cout => \ALU|Add0~102\);

-- Location: MLABCELL_X52_Y7_N9
\ALU|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~97_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[3]~336_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~102\ ))
-- \ALU|Add0~98\ = CARRY(( !\inst4|g2:0:buffersB|F[3]~336_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[3]~336_combout\,
	cin => \ALU|Add0~102\,
	sumout => \ALU|Add0~97_sumout\,
	cout => \ALU|Add0~98\);

-- Location: MLABCELL_X52_Y7_N12
\ALU|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~113_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[4]~326_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~98\ ))
-- \ALU|Add0~114\ = CARRY(( !\inst4|g2:0:buffersB|F[4]~326_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[4]~326_combout\,
	cin => \ALU|Add0~98\,
	sumout => \ALU|Add0~113_sumout\,
	cout => \ALU|Add0~114\);

-- Location: MLABCELL_X52_Y7_N15
\ALU|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~117_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[5]~316_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~114\ ))
-- \ALU|Add0~118\ = CARRY(( !\inst4|g2:0:buffersB|F[5]~316_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[5]~316_combout\,
	cin => \ALU|Add0~114\,
	sumout => \ALU|Add0~117_sumout\,
	cout => \ALU|Add0~118\);

-- Location: MLABCELL_X52_Y7_N18
\ALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[6]~305_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~118\ ))
-- \ALU|Add0~14\ = CARRY(( !\inst4|g2:0:buffersB|F[6]~305_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[6]~305_combout\,
	cin => \ALU|Add0~118\,
	sumout => \ALU|Add0~13_sumout\,
	cout => \ALU|Add0~14\);

-- Location: MLABCELL_X52_Y7_N21
\ALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[7]~294_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~14\ ))
-- \ALU|Add0~18\ = CARRY(( !\inst4|g2:0:buffersB|F[7]~294_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[7]~294_combout\,
	cin => \ALU|Add0~14\,
	sumout => \ALU|Add0~17_sumout\,
	cout => \ALU|Add0~18\);

-- Location: MLABCELL_X52_Y7_N24
\ALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~37_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[8]~283_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~18\ ))
-- \ALU|Add0~38\ = CARRY(( !\inst4|g2:0:buffersB|F[8]~283_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[8]~283_combout\,
	cin => \ALU|Add0~18\,
	sumout => \ALU|Add0~37_sumout\,
	cout => \ALU|Add0~38\);

-- Location: MLABCELL_X52_Y7_N27
\ALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~41_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[9]~272_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~38\ ))
-- \ALU|Add0~42\ = CARRY(( !\inst4|g2:0:buffersB|F[9]~272_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[9]~272_combout\,
	cin => \ALU|Add0~38\,
	sumout => \ALU|Add0~41_sumout\,
	cout => \ALU|Add0~42\);

-- Location: MLABCELL_X52_Y7_N30
\ALU|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~77_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[10]~261_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~42\ ))
-- \ALU|Add0~78\ = CARRY(( !\inst4|g2:0:buffersB|F[10]~261_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[10]~261_combout\,
	cin => \ALU|Add0~42\,
	sumout => \ALU|Add0~77_sumout\,
	cout => \ALU|Add0~78\);

-- Location: MLABCELL_X52_Y7_N33
\ALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~61_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[11]~250_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~78\ ))
-- \ALU|Add0~62\ = CARRY(( !\inst4|g2:0:buffersB|F[11]~250_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[11]~250_combout\,
	cin => \ALU|Add0~78\,
	sumout => \ALU|Add0~61_sumout\,
	cout => \ALU|Add0~62\);

-- Location: LABCELL_X61_Y7_N24
\inst4|g2:31:buffersA|F[10]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[10]~7_combout\ = ( !\inst4|g1:31:regs|dataout\(10) & ( \inst4|dec_rdA|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[10]~7_combout\);

-- Location: FF_X51_Y11_N59
\inst4|g1:18:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(10));

-- Location: MLABCELL_X47_Y11_N36
\inst4|g1:16:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:16:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:16:regs|dataout[10]~feeder_combout\);

-- Location: FF_X47_Y11_N38
\inst4|g1:16:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:16:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(10));

-- Location: MLABCELL_X47_Y11_N30
\inst4|g1:23:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:23:regs|dataout[10]~feeder_combout\);

-- Location: FF_X47_Y11_N32
\inst4|g1:23:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(10));

-- Location: FF_X51_Y11_N29
\inst4|g1:17:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(10));

-- Location: FF_X52_Y8_N14
\inst4|g1:22:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(10));

-- Location: LABCELL_X48_Y11_N15
\inst4|g1:6:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:6:regs|dataout[10]~feeder_combout\);

-- Location: FF_X48_Y11_N17
\inst4|g1:6:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(10));

-- Location: LABCELL_X51_Y11_N33
\inst4|g2:0:buffersA|F[10]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~350_combout\ = ( \inst4|g1:6:regs|dataout\(10) & ( \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(10) ) ) ) # ( !\inst4|g1:6:regs|dataout\(10) & ( \inst4|dec_rdA|Mux31~31_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(10)) # (\inst4|dec_rdA|Mux31~30_combout\) ) ) ) # ( !\inst4|g1:6:regs|dataout\(10) & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( \inst4|dec_rdA|Mux31~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000010101010111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datae => \inst4|g1:6:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~350_combout\);

-- Location: LABCELL_X51_Y11_N24
\inst4|g2:0:buffersA|F[10]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~351_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[10]~350_combout\ & ( (\inst4|g1:23:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[10]~350_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~350_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~351_combout\);

-- Location: LABCELL_X51_Y11_N48
\inst4|g2:0:buffersA|F[10]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~352_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g2:0:buffersA|F[10]~351_combout\ & ( (\inst4|g1:18:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g2:0:buffersA|F[10]~351_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~351_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~352_combout\);

-- Location: FF_X52_Y11_N23
\inst4|g1:29:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(10));

-- Location: FF_X53_Y8_N35
\inst4|g1:30:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(10));

-- Location: FF_X55_Y11_N59
\inst4|g1:27:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(10));

-- Location: MLABCELL_X59_Y11_N33
\inst4|g1:15:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:15:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:15:regs|dataout[10]~feeder_combout\);

-- Location: FF_X59_Y11_N35
\inst4|g1:15:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:15:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(10));

-- Location: FF_X52_Y11_N29
\inst4|g1:10:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(10));

-- Location: FF_X52_Y11_N44
\inst4|g1:14:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(10));

-- Location: MLABCELL_X52_Y11_N27
\inst4|g2:0:buffersA|F[10]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~338_combout\ = ( \inst4|g1:14:regs|dataout\(10) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(10)) ) ) # ( !\inst4|g1:14:regs|dataout\(10) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(10))) # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersA|F[10]~338_combout\);

-- Location: MLABCELL_X59_Y11_N0
\inst4|g2:0:buffersA|F[10]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~339_combout\ = ( \inst4|dec_rdA|Mux31~3_combout\ & ( !\inst4|g2:0:buffersA|F[10]~338_combout\ & ( (\inst4|g1:27:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~3_combout\ & ( !\inst4|g2:0:buffersA|F[10]~338_combout\ & ( (!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001010100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(10),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(10),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~338_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~339_combout\);

-- Location: LABCELL_X53_Y11_N30
\inst4|g2:0:buffersA|F[10]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~340_combout\ = ( \inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g2:0:buffersA|F[10]~339_combout\ & ( (\inst4|g1:29:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g2:0:buffersA|F[10]~339_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(10),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~339_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~340_combout\);

-- Location: FF_X60_Y8_N14
\inst4|g1:20:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(10));

-- Location: FF_X51_Y11_N14
\inst4|g1:28:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(10));

-- Location: FF_X57_Y9_N47
\inst4|g1:12:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(10));

-- Location: FF_X60_Y8_N59
\inst4|g1:8:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(10));

-- Location: LABCELL_X57_Y9_N21
\inst4|g2:0:buffersA|F[10]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~344_combout\ = ( \inst4|g1:8:regs|dataout\(10) & ( (!\inst4|g1:12:regs|dataout\(10) & \inst4|dec_rdA|Mux31~18_combout\) ) ) # ( !\inst4|g1:8:regs|dataout\(10) & ( ((!\inst4|g1:12:regs|dataout\(10) & 
-- \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersA|F[10]~344_combout\);

-- Location: LABCELL_X51_Y11_N42
\inst4|g2:0:buffersA|F[10]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~345_combout\ = ( !\inst4|g2:0:buffersA|F[10]~344_combout\ & ( (!\inst4|g1:20:regs|dataout\(10) & (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(10))))) # 
-- (\inst4|g1:20:regs|dataout\(10) & (((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011101110100001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(10),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~344_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~345_combout\);

-- Location: LABCELL_X60_Y7_N3
\inst4|g1:25:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:25:regs|dataout[10]~feeder_combout\);

-- Location: FF_X60_Y7_N5
\inst4|g1:25:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(10));

-- Location: MLABCELL_X59_Y11_N57
\inst4|g1:24:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:24:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:24:regs|dataout[10]~feeder_combout\);

-- Location: FF_X59_Y11_N59
\inst4|g1:24:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:24:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(10));

-- Location: LABCELL_X51_Y11_N15
\inst4|g2:0:buffersA|F[10]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~346_combout\ = ( \inst4|g1:25:regs|dataout\(10) & ( \inst4|g1:24:regs|dataout\(10) & ( \inst4|g2:0:buffersA|F[10]~345_combout\ ) ) ) # ( !\inst4|g1:25:regs|dataout\(10) & ( \inst4|g1:24:regs|dataout\(10) & ( 
-- (!\inst4|dec_rdA|Mux31~13_combout\ & \inst4|g2:0:buffersA|F[10]~345_combout\) ) ) ) # ( \inst4|g1:25:regs|dataout\(10) & ( !\inst4|g1:24:regs|dataout\(10) & ( (!\inst4|dec_rdA|Mux31~14_combout\ & \inst4|g2:0:buffersA|F[10]~345_combout\) ) ) ) # ( 
-- !\inst4|g1:25:regs|dataout\(10) & ( !\inst4|g1:24:regs|dataout\(10) & ( (!\inst4|dec_rdA|Mux31~14_combout\ & (!\inst4|dec_rdA|Mux31~13_combout\ & \inst4|g2:0:buffersA|F[10]~345_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010100000101000001100000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[10]~345_combout\,
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersA|F[10]~346_combout\);

-- Location: FF_X46_Y9_N56
\inst4|g1:26:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(10));

-- Location: MLABCELL_X47_Y10_N33
\inst4|g1:19:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:19:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:19:regs|dataout[10]~feeder_combout\);

-- Location: FF_X47_Y10_N35
\inst4|g1:19:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:19:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(10));

-- Location: FF_X46_Y9_N17
\inst4|g1:21:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(10));

-- Location: FF_X53_Y8_N26
\inst4|g1:13:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(10));

-- Location: FF_X48_Y9_N17
\inst4|g1:9:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(10));

-- Location: FF_X47_Y9_N50
\inst4|g1:11:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(10));

-- Location: MLABCELL_X47_Y9_N21
\inst4|g2:0:buffersA|F[10]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~341_combout\ = ( \inst4|g1:11:regs|dataout\(10) & ( (\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(10)) ) ) # ( !\inst4|g1:11:regs|dataout\(10) & ( ((\inst4|dec_rdA|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(10))) # (\inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(10),
	combout => \inst4|g2:0:buffersA|F[10]~341_combout\);

-- Location: LABCELL_X46_Y9_N12
\inst4|g2:0:buffersA|F[10]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~342_combout\ = ( !\inst4|g2:0:buffersA|F[10]~341_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:21:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[10]~341_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111000000000000000000110011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~341_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~342_combout\);

-- Location: LABCELL_X46_Y9_N33
\inst4|g2:0:buffersA|F[10]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~343_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[10]~342_combout\ & ( (\inst4|g1:26:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[10]~342_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011110100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(10),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(10),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~342_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~343_combout\);

-- Location: FF_X55_Y5_N17
\inst4|g1:3:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(10));

-- Location: FF_X55_Y6_N38
\inst4|g1:7:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(10));

-- Location: FF_X55_Y5_N29
\inst4|g1:5:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(10));

-- Location: FF_X56_Y5_N4
\inst4|g1:4:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(10));

-- Location: FF_X56_Y5_N34
\inst4|g1:2:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(10));

-- Location: FF_X56_Y5_N49
\inst4|g1:1:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[10]~54_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(10));

-- Location: LABCELL_X56_Y5_N48
\inst4|g2:0:buffersA|F[10]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~347_combout\ = ( \inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & (\inst4|g1:2:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(10))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010100010001010101000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(10),
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~347_combout\);

-- Location: LABCELL_X56_Y5_N3
\inst4|g2:0:buffersA|F[10]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~348_combout\ = ( \inst4|g2:0:buffersA|F[10]~347_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(10))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(10) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(10),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(10),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~347_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~348_combout\);

-- Location: LABCELL_X55_Y6_N12
\inst4|g2:0:buffersA|F[10]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~349_combout\ = ( \inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g1:7:regs|dataout\(10) & (\inst4|g2:0:buffersA|F[10]~348_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(10))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[10]~348_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(10),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[10]~348_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~349_combout\);

-- Location: MLABCELL_X52_Y11_N0
\inst4|g2:0:buffersA|F[10]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[10]~353_combout\ = ( \inst4|g2:0:buffersA|F[10]~343_combout\ & ( \inst4|g2:0:buffersA|F[10]~349_combout\ & ( (!\inst4|g2:31:buffersA|F[10]~7_combout\ & (\inst4|g2:0:buffersA|F[10]~352_combout\ & 
-- (\inst4|g2:0:buffersA|F[10]~340_combout\ & \inst4|g2:0:buffersA|F[10]~346_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[10]~7_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[10]~352_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[10]~340_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[10]~346_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[10]~343_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[10]~349_combout\,
	combout => \inst4|g2:0:buffersA|F[10]~353_combout\);

-- Location: LABCELL_X51_Y7_N0
\ALU|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~69_sumout\ = SUM(( \inst4|g2:0:buffersA|F[0]~326_combout\ ) + ( \ALU|Add0~69_sumout\ ) + ( !VCC ))
-- \ALU|Add1~70\ = CARRY(( \inst4|g2:0:buffersA|F[0]~326_combout\ ) + ( \ALU|Add0~69_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Add0~69_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[0]~326_combout\,
	cin => GND,
	sumout => \ALU|Add1~69_sumout\,
	cout => \ALU|Add1~70\);

-- Location: LABCELL_X51_Y7_N3
\ALU|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~73_sumout\ = SUM(( \ALU|Add0~73_sumout\ ) + ( \inst4|g2:0:buffersA|F[1]~337_combout\ ) + ( \ALU|Add1~70\ ))
-- \ALU|Add1~74\ = CARRY(( \ALU|Add0~73_sumout\ ) + ( \inst4|g2:0:buffersA|F[1]~337_combout\ ) + ( \ALU|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[1]~337_combout\,
	datad => \ALU|ALT_INV_Add0~73_sumout\,
	cin => \ALU|Add1~70\,
	sumout => \ALU|Add1~73_sumout\,
	cout => \ALU|Add1~74\);

-- Location: LABCELL_X51_Y7_N6
\ALU|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~101_sumout\ = SUM(( \ALU|Add0~101_sumout\ ) + ( \inst4|g2:0:buffersA|F[2]~448_combout\ ) + ( \ALU|Add1~74\ ))
-- \ALU|Add1~102\ = CARRY(( \ALU|Add0~101_sumout\ ) + ( \inst4|g2:0:buffersA|F[2]~448_combout\ ) + ( \ALU|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[2]~448_combout\,
	datad => \ALU|ALT_INV_Add0~101_sumout\,
	cin => \ALU|Add1~74\,
	sumout => \ALU|Add1~101_sumout\,
	cout => \ALU|Add1~102\);

-- Location: LABCELL_X51_Y7_N9
\ALU|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~97_sumout\ = SUM(( \ALU|Add0~97_sumout\ ) + ( \inst4|g2:0:buffersA|F[3]~437_combout\ ) + ( \ALU|Add1~102\ ))
-- \ALU|Add1~98\ = CARRY(( \ALU|Add0~97_sumout\ ) + ( \inst4|g2:0:buffersA|F[3]~437_combout\ ) + ( \ALU|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[3]~437_combout\,
	datad => \ALU|ALT_INV_Add0~97_sumout\,
	cin => \ALU|Add1~102\,
	sumout => \ALU|Add1~97_sumout\,
	cout => \ALU|Add1~98\);

-- Location: LABCELL_X51_Y7_N12
\ALU|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~113_sumout\ = SUM(( \ALU|Add0~113_sumout\ ) + ( \inst4|g2:0:buffersA|F[4]~497_combout\ ) + ( \ALU|Add1~98\ ))
-- \ALU|Add1~114\ = CARRY(( \ALU|Add0~113_sumout\ ) + ( \inst4|g2:0:buffersA|F[4]~497_combout\ ) + ( \ALU|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~113_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[4]~497_combout\,
	cin => \ALU|Add1~98\,
	sumout => \ALU|Add1~113_sumout\,
	cout => \ALU|Add1~114\);

-- Location: LABCELL_X51_Y7_N15
\ALU|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~117_sumout\ = SUM(( \ALU|Add0~117_sumout\ ) + ( \inst4|g2:0:buffersA|F[5]~513_combout\ ) + ( \ALU|Add1~114\ ))
-- \ALU|Add1~118\ = CARRY(( \ALU|Add0~117_sumout\ ) + ( \inst4|g2:0:buffersA|F[5]~513_combout\ ) + ( \ALU|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\,
	datad => \ALU|ALT_INV_Add0~117_sumout\,
	cin => \ALU|Add1~114\,
	sumout => \ALU|Add1~117_sumout\,
	cout => \ALU|Add1~118\);

-- Location: LABCELL_X51_Y7_N18
\ALU|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~13_sumout\ = SUM(( \ALU|Add0~13_sumout\ ) + ( \inst4|g2:0:buffersA|F[6]~98_combout\ ) + ( \ALU|Add1~118\ ))
-- \ALU|Add1~14\ = CARRY(( \ALU|Add0~13_sumout\ ) + ( \inst4|g2:0:buffersA|F[6]~98_combout\ ) + ( \ALU|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~13_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[6]~98_combout\,
	cin => \ALU|Add1~118\,
	sumout => \ALU|Add1~13_sumout\,
	cout => \ALU|Add1~14\);

-- Location: LABCELL_X51_Y7_N21
\ALU|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~17_sumout\ = SUM(( \ALU|Add0~17_sumout\ ) + ( \inst4|g2:0:buffersA|F[7]~114_combout\ ) + ( \ALU|Add1~14\ ))
-- \ALU|Add1~18\ = CARRY(( \ALU|Add0~17_sumout\ ) + ( \inst4|g2:0:buffersA|F[7]~114_combout\ ) + ( \ALU|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\,
	datad => \ALU|ALT_INV_Add0~17_sumout\,
	cin => \ALU|Add1~14\,
	sumout => \ALU|Add1~17_sumout\,
	cout => \ALU|Add1~18\);

-- Location: LABCELL_X51_Y7_N24
\ALU|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~37_sumout\ = SUM(( \inst4|g2:0:buffersA|F[8]~198_combout\ ) + ( \ALU|Add0~37_sumout\ ) + ( \ALU|Add1~18\ ))
-- \ALU|Add1~38\ = CARRY(( \inst4|g2:0:buffersA|F[8]~198_combout\ ) + ( \ALU|Add0~37_sumout\ ) + ( \ALU|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~37_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~198_combout\,
	cin => \ALU|Add1~18\,
	sumout => \ALU|Add1~37_sumout\,
	cout => \ALU|Add1~38\);

-- Location: LABCELL_X51_Y7_N27
\ALU|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~41_sumout\ = SUM(( \ALU|Add0~41_sumout\ ) + ( \inst4|g2:0:buffersA|F[9]~214_combout\ ) + ( \ALU|Add1~38\ ))
-- \ALU|Add1~42\ = CARRY(( \ALU|Add0~41_sumout\ ) + ( \inst4|g2:0:buffersA|F[9]~214_combout\ ) + ( \ALU|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\,
	datad => \ALU|ALT_INV_Add0~41_sumout\,
	cin => \ALU|Add1~38\,
	sumout => \ALU|Add1~41_sumout\,
	cout => \ALU|Add1~42\);

-- Location: LABCELL_X51_Y7_N30
\ALU|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~77_sumout\ = SUM(( \inst4|g2:0:buffersA|F[10]~353_combout\ ) + ( \ALU|Add0~77_sumout\ ) + ( \ALU|Add1~42\ ))
-- \ALU|Add1~78\ = CARRY(( \inst4|g2:0:buffersA|F[10]~353_combout\ ) + ( \ALU|Add0~77_sumout\ ) + ( \ALU|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Add0~77_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[10]~353_combout\,
	cin => \ALU|Add1~42\,
	sumout => \ALU|Add1~77_sumout\,
	cout => \ALU|Add1~78\);

-- Location: LABCELL_X51_Y7_N33
\ALU|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~61_sumout\ = SUM(( \ALU|Add0~61_sumout\ ) + ( \inst4|g2:0:buffersA|F[11]~298_combout\ ) + ( \ALU|Add1~78\ ))
-- \ALU|Add1~62\ = CARRY(( \ALU|Add0~61_sumout\ ) + ( \inst4|g2:0:buffersA|F[11]~298_combout\ ) + ( \ALU|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[11]~298_combout\,
	datad => \ALU|ALT_INV_Add0~61_sumout\,
	cin => \ALU|Add1~78\,
	sumout => \ALU|Add1~61_sumout\,
	cout => \ALU|Add1~62\);

-- Location: MLABCELL_X52_Y8_N9
\ALU|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~0_combout\ = ( \ALU|Add1~61_sumout\ & ( \ALU|Add0~61_sumout\ & ( ((!\IR|dataout\(27)) # (\inst4|g2:0:buffersA|F[11]~298_combout\)) # (\IR|dataout\(26)) ) ) ) # ( !\ALU|Add1~61_sumout\ & ( \ALU|Add0~61_sumout\ & ( (\IR|dataout\(27) & 
-- ((\inst4|g2:0:buffersA|F[11]~298_combout\) # (\IR|dataout\(26)))) ) ) ) # ( \ALU|Add1~61_sumout\ & ( !\ALU|Add0~61_sumout\ & ( (!\IR|dataout\(27)) # ((\IR|dataout\(26) & \inst4|g2:0:buffersA|F[11]~298_combout\)) ) ) ) # ( !\ALU|Add1~61_sumout\ & ( 
-- !\ALU|Add0~61_sumout\ & ( (\IR|dataout\(26) & (\IR|dataout\(27) & \inst4|g2:0:buffersA|F[11]~298_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111100001111010100000101000011111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[11]~298_combout\,
	datae => \ALU|ALT_INV_Add1~61_sumout\,
	dataf => \ALU|ALT_INV_Add0~61_sumout\,
	combout => \ALU|Mux21~0_combout\);

-- Location: MLABCELL_X52_Y8_N39
\tri1[11]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[11]~53_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux21~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a11\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[11]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux21~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[11]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux21~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a11\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[11]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( !\ALU|Mux21~0_combout\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[11]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100000010000000110010101010111111110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	datad => \ALT_INV_IO_IN[11]~input_o\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux21~0_combout\,
	combout => \tri1[11]~53_combout\);

-- Location: FF_X55_Y4_N29
\inst4|g1:31:regs|dataout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[11]~53_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(11));

-- Location: LABCELL_X55_Y4_N54
\inst4|g2:31:buffersB|F[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[11]~11_combout\ = ( !\inst4|g1:31:regs|dataout\(11) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[11]~11_combout\);

-- Location: MLABCELL_X59_Y6_N45
\inst4|g2:0:buffersB|F[11]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~244_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(11) & (\inst4|g1:12:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(11))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000111100110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~244_combout\);

-- Location: LABCELL_X60_Y6_N18
\inst4|g2:25:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[11]~1_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( !\inst4|g1:25:regs|dataout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[11]~1_combout\);

-- Location: MLABCELL_X59_Y6_N51
\inst4|g2:0:buffersB|F[11]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~245_combout\ = ( \inst4|g2:0:buffersB|F[11]~244_combout\ & ( !\inst4|g2:25:buffersB|F[11]~1_combout\ & ( (!\inst4|g1:24:regs|dataout\(11) & (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(11))))) # (\inst4|g1:24:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~15_combout\) # ((\inst4|g1:28:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(11),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[11]~244_combout\,
	dataf => \inst4|g2:25:buffersB|ALT_INV_F[11]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~245_combout\);

-- Location: MLABCELL_X47_Y3_N36
\inst4|g2:0:buffersB|F[11]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~248_combout\ = ( \inst4|dec_rdB|Mux31~29_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:23:regs|dataout\(11) & (\inst4|g1:6:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~31_combout\) # 
-- (\inst4|g1:22:regs|dataout\(11))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~29_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(11)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~29_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:23:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(11)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~29_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000111100110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(11),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~248_combout\);

-- Location: MLABCELL_X47_Y3_N18
\inst4|g2:18:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[11]~1_combout\ = ( !\inst4|g1:18:regs|dataout\(11) & ( \inst4|dec_rdB|Mux31~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[11]~1_combout\);

-- Location: MLABCELL_X47_Y3_N30
\inst4|g2:0:buffersB|F[11]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~249_combout\ = ( \inst4|g2:0:buffersB|F[11]~248_combout\ & ( !\inst4|g2:18:buffersB|F[11]~1_combout\ & ( (!\inst4|g1:17:regs|dataout\(11) & (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # 
-- (\inst4|g1:16:regs|dataout\(11))))) # (\inst4|g1:17:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001001111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(11),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(11),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[11]~248_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[11]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~249_combout\);

-- Location: LABCELL_X46_Y6_N3
\inst4|g2:0:buffersB|F[11]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~242_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|g1:11:regs|dataout\(11) & ( (\inst4|g1:13:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|g1:11:regs|dataout\(11) & ( (!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(11)) ) ) ) # ( \inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|g1:11:regs|dataout\(11) & ( 
-- (\inst4|g1:13:regs|dataout\(11) & (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(11))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|g1:11:regs|dataout\(11) & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000010100010000000011110011111100110101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(11),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(11),
	combout => \inst4|g2:0:buffersB|F[11]~242_combout\);

-- Location: LABCELL_X46_Y7_N9
\inst4|g2:26:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[11]~1_combout\ = ( \inst4|dec_rdB|Mux31~7_combout\ & ( !\inst4|g1:26:regs|dataout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[11]~1_combout\);

-- Location: LABCELL_X46_Y6_N12
\inst4|g2:0:buffersB|F[11]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~243_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( !\inst4|g2:26:buffersB|F[11]~1_combout\ & ( (\inst4|g1:19:regs|dataout\(11) & (\inst4|g2:0:buffersB|F[11]~242_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(11))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( !\inst4|g2:26:buffersB|F[11]~1_combout\ & ( (\inst4|g2:0:buffersB|F[11]~242_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000011000001010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(11),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[11]~242_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:26:buffersB|ALT_INV_F[11]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~243_combout\);

-- Location: LABCELL_X46_Y5_N39
\inst4|g2:0:buffersB|F[11]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~246_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (\inst4|g1:2:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(11)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(11),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~246_combout\);

-- Location: LABCELL_X55_Y5_N18
\inst4|g2:3:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[11]~1_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersB|F[11]~1_combout\);

-- Location: LABCELL_X55_Y5_N39
\inst4|g2:7:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[11]~1_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|g1:7:regs|dataout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[11]~1_combout\);

-- Location: LABCELL_X45_Y8_N3
\inst4|g2:5:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[11]~1_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(11),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[11]~1_combout\);

-- Location: LABCELL_X46_Y5_N21
\inst4|g2:0:buffersB|F[11]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~247_combout\ = ( !\inst4|g2:7:buffersB|F[11]~1_combout\ & ( !\inst4|g2:5:buffersB|F[11]~1_combout\ & ( (\inst4|g2:0:buffersB|F[11]~246_combout\ & (!\inst4|g2:3:buffersB|F[11]~1_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(11),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[11]~246_combout\,
	datad => \inst4|g2:3:buffersB|ALT_INV_F[11]~1_combout\,
	datae => \inst4|g2:7:buffersB|ALT_INV_F[11]~1_combout\,
	dataf => \inst4|g2:5:buffersB|ALT_INV_F[11]~1_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~247_combout\);

-- Location: LABCELL_X51_Y8_N57
\inst4|g2:30:buffersB|F[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[11]~1_combout\ = (!\inst4|g1:30:regs|dataout\(11) & \inst4|dec_rdB|Mux31~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[11]~1_combout\);

-- Location: LABCELL_X50_Y9_N36
\inst4|g2:0:buffersB|F[11]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~240_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(11) & (\inst4|g1:14:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(11))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(11)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(11) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(11)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101001100110001000100001111000001010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(11),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(11),
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~240_combout\);

-- Location: MLABCELL_X47_Y5_N51
\inst4|g2:0:buffersB|F[11]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~241_combout\ = ( !\inst4|g2:30:buffersB|F[11]~1_combout\ & ( \inst4|g2:0:buffersB|F[11]~240_combout\ & ( (!\inst4|g1:29:regs|dataout\(11) & (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(11))))) # (\inst4|g1:29:regs|dataout\(11) & (((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101000011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(11),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(11),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g2:30:buffersB|ALT_INV_F[11]~1_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~240_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~241_combout\);

-- Location: LABCELL_X46_Y5_N15
\inst4|g2:0:buffersB|F[11]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[11]~250_combout\ = ( \inst4|g2:0:buffersB|F[11]~247_combout\ & ( \inst4|g2:0:buffersB|F[11]~241_combout\ & ( (!\inst4|g2:31:buffersB|F[11]~11_combout\ & (\inst4|g2:0:buffersB|F[11]~245_combout\ & 
-- (\inst4|g2:0:buffersB|F[11]~249_combout\ & \inst4|g2:0:buffersB|F[11]~243_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[11]~11_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[11]~245_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[11]~249_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[11]~243_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[11]~247_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[11]~241_combout\,
	combout => \inst4|g2:0:buffersB|F[11]~250_combout\);

-- Location: LABCELL_X51_Y8_N33
\ALU|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~0_combout\ = (!\inst4|g2:0:buffersA|F[10]~353_combout\ & (\IR|dataout\(26) & \ALU|Add0~77_sumout\)) # (\inst4|g2:0:buffersA|F[10]~353_combout\ & ((\ALU|Add0~77_sumout\) # (\IR|dataout\(26))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[10]~353_combout\,
	datac => \IR|ALT_INV_dataout\(26),
	datad => \ALU|ALT_INV_Add0~77_sumout\,
	combout => \ALU|Mux22~0_combout\);

-- Location: LABCELL_X51_Y8_N42
\ALU|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~1_combout\ = (!\IR|dataout\(27) & (\ALU|Add1~77_sumout\)) # (\IR|dataout\(27) & ((\ALU|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~77_sumout\,
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Mux22~0_combout\,
	combout => \ALU|Mux22~1_combout\);

-- Location: MLABCELL_X52_Y8_N15
\tri1[10]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[10]~54_combout\ = ( \ALU|Mux22~1_combout\ & ( \UC|IO_2_Reg~q\ & ( (\IO_IN[10]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a10\))) ) ) ) # ( !\ALU|Mux22~1_combout\ & ( \UC|IO_2_Reg~q\ & ( (\IO_IN[10]~input_o\ & 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a10\)))) ) ) ) # ( \ALU|Mux22~1_combout\ & ( !\UC|IO_2_Reg~q\ & ( (!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a10\) ) ) ) # ( !\ALU|Mux22~1_combout\ 
-- & ( !\UC|IO_2_Reg~q\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a10\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101010101111111100100000001100000010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_DM_Rd~q\,
	datab => \ALT_INV_IO_IN[10]~input_o\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datae => \ALU|ALT_INV_Mux22~1_combout\,
	dataf => \UC|ALT_INV_IO_2_Reg~q\,
	combout => \tri1[10]~54_combout\);

-- Location: LABCELL_X61_Y7_N57
\inst4|g1:31:regs|dataout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[10]~feeder_combout\ = ( \tri1[10]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[10]~54_combout\,
	combout => \inst4|g1:31:regs|dataout[10]~feeder_combout\);

-- Location: FF_X61_Y7_N59
\inst4|g1:31:regs|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[10]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(10));

-- Location: LABCELL_X61_Y7_N36
\inst4|g2:31:buffersB|F[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[10]~12_combout\ = ( !\inst4|g1:31:regs|dataout\(10) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[10]~12_combout\);

-- Location: LABCELL_X53_Y8_N27
\inst4|g2:0:buffersB|F[10]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~253_combout\ = ( \inst4|g1:11:regs|dataout\(10) & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)))) ) ) ) # ( 
-- !\inst4|g1:11:regs|dataout\(10) & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(10) & (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10))))) ) ) ) # ( 
-- \inst4|g1:11:regs|dataout\(10) & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)) ) ) ) # ( !\inst4|g1:11:regs|dataout\(10) & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~12_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000111111110101010100110000000100000011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g1:11:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~253_combout\);

-- Location: LABCELL_X46_Y9_N9
\inst4|g2:26:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[10]~2_combout\ = ( !\inst4|g1:26:regs|dataout\(10) & ( \inst4|dec_rdB|Mux31~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[10]~2_combout\);

-- Location: MLABCELL_X47_Y10_N0
\inst4|g2:0:buffersB|F[10]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~254_combout\ = ( \inst4|g2:0:buffersB|F[10]~253_combout\ & ( !\inst4|g2:26:buffersB|F[10]~2_combout\ & ( (!\inst4|g1:19:regs|dataout\(10) & (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(10))))) # (\inst4|g1:19:regs|dataout\(10) & (((!\inst4|dec_rdB|Mux31~9_combout\)) # (\inst4|g1:21:regs|dataout\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100110101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[10]~253_combout\,
	dataf => \inst4|g2:26:buffersB|ALT_INV_F[10]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~254_combout\);

-- Location: MLABCELL_X47_Y11_N45
\inst4|g2:0:buffersB|F[10]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~259_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(10) & (\inst4|g1:6:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(10))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111001000110010001100000000101011110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(10),
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(10),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~259_combout\);

-- Location: LABCELL_X51_Y11_N39
\inst4|g2:18:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[10]~2_combout\ = ( \inst4|dec_rdB|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[10]~2_combout\);

-- Location: MLABCELL_X47_Y11_N27
\inst4|g2:0:buffersB|F[10]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~260_combout\ = ( \inst4|g2:0:buffersB|F[10]~259_combout\ & ( !\inst4|g2:18:buffersB|F[10]~2_combout\ & ( (!\inst4|g1:16:regs|dataout\(10) & (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # 
-- (\inst4|g1:17:regs|dataout\(10))))) # (\inst4|g1:16:regs|dataout\(10) & (((!\inst4|dec_rdB|Mux31~28_combout\)) # (\inst4|g1:17:regs|dataout\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[10]~259_combout\,
	dataf => \inst4|g2:18:buffersB|ALT_INV_F[10]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~260_combout\);

-- Location: MLABCELL_X52_Y11_N45
\inst4|g2:0:buffersB|F[10]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~251_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(10) & (\inst4|g1:14:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(10))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(10)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(10)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101001100110001000100001111000001010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~251_combout\);

-- Location: LABCELL_X53_Y8_N57
\inst4|g2:30:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[10]~2_combout\ = ( \inst4|dec_rdB|Mux31~1_combout\ & ( !\inst4|g1:30:regs|dataout\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[10]~2_combout\);

-- Location: MLABCELL_X52_Y11_N15
\inst4|g2:0:buffersB|F[10]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~252_combout\ = ( \inst4|g2:0:buffersB|F[10]~251_combout\ & ( !\inst4|g2:30:buffersB|F[10]~2_combout\ & ( (!\inst4|g1:29:regs|dataout\(10) & (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(10))))) # (\inst4|g1:29:regs|dataout\(10) & (((!\inst4|dec_rdB|Mux31~3_combout\)) # (\inst4|g1:27:regs|dataout\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[10]~251_combout\,
	dataf => \inst4|g2:30:buffersB|ALT_INV_F[10]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~252_combout\);

-- Location: LABCELL_X60_Y7_N24
\inst4|g2:25:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[10]~2_combout\ = ( !\inst4|g1:25:regs|dataout\(10) & ( \inst4|dec_rdB|Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[10]~2_combout\);

-- Location: LABCELL_X60_Y8_N15
\inst4|g2:0:buffersB|F[10]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~255_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (\inst4|g1:8:regs|dataout\(10) & (\inst4|g1:12:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(10))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (\inst4|g1:8:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~17_combout\ & ( (\inst4|g1:12:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~17_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(10),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(10),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(10),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~255_combout\);

-- Location: MLABCELL_X59_Y11_N48
\inst4|g2:0:buffersB|F[10]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~256_combout\ = ( !\inst4|g2:25:buffersB|F[10]~2_combout\ & ( \inst4|g2:0:buffersB|F[10]~255_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (((!\inst4|dec_rdB|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(10)))) # 
-- (\inst4|dec_rdB|Mux31~15_combout\ & (\inst4|g1:28:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111001000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(10),
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:25:buffersB|ALT_INV_F[10]~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~255_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~256_combout\);

-- Location: LABCELL_X56_Y5_N33
\inst4|g2:0:buffersB|F[10]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~257_combout\ = ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~25_combout\) # ((\inst4|g1:1:regs|dataout\(10))))) # (\inst4|dec_rdB|Mux31~23_combout\ & 
-- (\inst4|g1:2:regs|dataout\(10) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(10),
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~257_combout\);

-- Location: LABCELL_X55_Y5_N9
\inst4|g2:5:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[10]~2_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[10]~2_combout\);

-- Location: LABCELL_X55_Y5_N48
\inst4|g2:3:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[10]~2_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(10),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersB|F[10]~2_combout\);

-- Location: LABCELL_X55_Y6_N6
\inst4|g2:7:buffersB|F[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[10]~2_combout\ = (!\inst4|g1:7:regs|dataout\(10) & \inst4|dec_rdB|Mux31~19_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(10),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[10]~2_combout\);

-- Location: LABCELL_X56_Y5_N12
\inst4|g2:0:buffersB|F[10]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~258_combout\ = ( !\inst4|g2:3:buffersB|F[10]~2_combout\ & ( !\inst4|g2:7:buffersB|F[10]~2_combout\ & ( (\inst4|g2:0:buffersB|F[10]~257_combout\ & (!\inst4|g2:5:buffersB|F[10]~2_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(10),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[10]~257_combout\,
	datad => \inst4|g2:5:buffersB|ALT_INV_F[10]~2_combout\,
	datae => \inst4|g2:3:buffersB|ALT_INV_F[10]~2_combout\,
	dataf => \inst4|g2:7:buffersB|ALT_INV_F[10]~2_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~258_combout\);

-- Location: LABCELL_X53_Y11_N24
\inst4|g2:0:buffersB|F[10]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[10]~261_combout\ = ( \inst4|g2:0:buffersB|F[10]~256_combout\ & ( \inst4|g2:0:buffersB|F[10]~258_combout\ & ( (!\inst4|g2:31:buffersB|F[10]~12_combout\ & (\inst4|g2:0:buffersB|F[10]~254_combout\ & 
-- (\inst4|g2:0:buffersB|F[10]~260_combout\ & \inst4|g2:0:buffersB|F[10]~252_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[10]~12_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[10]~254_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[10]~260_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[10]~252_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[10]~256_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[10]~258_combout\,
	combout => \inst4|g2:0:buffersB|F[10]~261_combout\);

-- Location: LABCELL_X50_Y7_N48
\ALU|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~0_combout\ = ( \ALU|Add1~41_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[9]~214_combout\ & \ALU|Add0~41_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~41_sumout\) # (\inst4|g2:0:buffersA|F[9]~214_combout\)))) ) ) 
-- # ( !\ALU|Add1~41_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[9]~214_combout\ & \ALU|Add0~41_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~41_sumout\) # (\inst4|g2:0:buffersA|F[9]~214_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[9]~214_combout\,
	datad => \ALU|ALT_INV_Add0~41_sumout\,
	dataf => \ALU|ALT_INV_Add1~41_sumout\,
	combout => \ALU|Mux23~0_combout\);

-- Location: LABCELL_X50_Y7_N15
\tri1[9]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[9]~55_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ & ( \ALU|Mux23~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[9]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ & ( \ALU|Mux23~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[9]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ & ( !\ALU|Mux23~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[9]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a9\ & ( !\ALU|Mux23~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[9]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000110011000100010011110000010100001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[9]~input_o\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \UC|ALT_INV_DM_Rd~q\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	dataf => \ALU|ALT_INV_Mux23~0_combout\,
	combout => \tri1[9]~55_combout\);

-- Location: FF_X51_Y3_N53
\inst4|g1:31:regs|dataout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[9]~55_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(9));

-- Location: LABCELL_X51_Y3_N42
\inst4|g2:31:buffersA|F[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[9]~3_combout\ = ( \inst4|dec_rdA|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[9]~3_combout\);

-- Location: LABCELL_X48_Y5_N27
\inst4|g2:0:buffersA|F[9]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~208_combout\ = ( !\inst4|dec_rdA|Mux31~24_combout\ & ( \inst4|g1:2:regs|dataout\(9) & ( (!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(9)) ) ) ) # ( !\inst4|dec_rdA|Mux31~24_combout\ & ( 
-- !\inst4|g1:2:regs|dataout\(9) & ( (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100000000000000000011111111010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(9),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(9),
	combout => \inst4|g2:0:buffersA|F[9]~208_combout\);

-- Location: LABCELL_X48_Y5_N21
\inst4|g2:0:buffersA|F[9]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~209_combout\ = ( \inst4|g2:0:buffersA|F[9]~208_combout\ & ( \inst4|dec_rdA|Mux31~21_combout\ & ( (\inst4|g1:5:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(9)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[9]~208_combout\ & ( !\inst4|dec_rdA|Mux31~21_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(9),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~208_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~209_combout\);

-- Location: LABCELL_X48_Y5_N12
\inst4|g2:0:buffersA|F[9]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~210_combout\ = ( \inst4|g2:0:buffersA|F[9]~209_combout\ & ( \inst4|dec_rdA|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(9)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[9]~209_combout\ & ( !\inst4|dec_rdA|Mux31~20_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000000000000000000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(9),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(9),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~209_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~210_combout\);

-- Location: LABCELL_X55_Y9_N45
\inst4|g2:0:buffersA|F[9]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~199_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(9)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(9))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111111010100001111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(9),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(9),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~199_combout\);

-- Location: LABCELL_X50_Y9_N21
\inst4|g2:0:buffersA|F[9]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~200_combout\ = ( !\inst4|g2:0:buffersA|F[9]~199_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(9))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(9),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(9),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~199_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~200_combout\);

-- Location: LABCELL_X48_Y9_N33
\inst4|g2:0:buffersA|F[9]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~201_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( \inst4|g2:0:buffersA|F[9]~200_combout\ & ( (\inst4|g1:30:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~1_combout\ & ( \inst4|g2:0:buffersA|F[9]~200_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(9),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~200_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~201_combout\);

-- Location: LABCELL_X48_Y10_N3
\inst4|g2:0:buffersA|F[9]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~202_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( \inst4|dec_rdA|Mux31~12_combout\ & ( (!\inst4|g1:9:regs|dataout\(9)) # (!\inst4|g1:11:regs|dataout\(9)) ) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- \inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|g1:11:regs|dataout\(9) ) ) ) # ( \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|g1:9:regs|dataout\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~202_combout\);

-- Location: MLABCELL_X47_Y9_N15
\inst4|g2:0:buffersA|F[9]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~203_combout\ = ( !\inst4|g2:0:buffersA|F[9]~202_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:21:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[9]~202_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000000000000000000001111000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~202_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~203_combout\);

-- Location: MLABCELL_X47_Y9_N33
\inst4|g2:0:buffersA|F[9]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~204_combout\ = ( \inst4|dec_rdA|Mux31~8_combout\ & ( \inst4|g2:0:buffersA|F[9]~203_combout\ & ( (\inst4|g1:19:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~8_combout\ & ( \inst4|g2:0:buffersA|F[9]~203_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111110101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~203_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~204_combout\);

-- Location: MLABCELL_X59_Y7_N57
\inst4|g2:0:buffersA|F[9]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~205_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(9)) # ((!\inst4|g1:8:regs|dataout\(9) & \inst4|dec_rdA|Mux31~17_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|g1:8:regs|dataout\(9) & \inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(9),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~205_combout\);

-- Location: LABCELL_X57_Y7_N9
\inst4|g2:0:buffersA|F[9]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~206_combout\ = ( \inst4|dec_rdA|Mux31~16_combout\ & ( !\inst4|g2:0:buffersA|F[9]~205_combout\ & ( (\inst4|g1:20:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~16_combout\ & ( !\inst4|g2:0:buffersA|F[9]~205_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000000001100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(9),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~205_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~206_combout\);

-- Location: LABCELL_X57_Y7_N12
\inst4|g2:0:buffersA|F[9]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~207_combout\ = ( \inst4|dec_rdA|Mux31~14_combout\ & ( \inst4|g2:0:buffersA|F[9]~206_combout\ & ( (\inst4|g1:24:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~14_combout\ & ( \inst4|g2:0:buffersA|F[9]~206_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(9),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~206_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~207_combout\);

-- Location: LABCELL_X61_Y8_N18
\inst4|g2:0:buffersA|F[9]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~211_combout\ = ( \inst4|dec_rdA|Mux31~31_combout\ & ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(9)) # (!\inst4|g1:22:regs|dataout\(9)) ) ) ) # ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(9) ) ) ) # ( \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:22:regs|dataout\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(9),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~211_combout\);

-- Location: LABCELL_X61_Y8_N51
\inst4|g2:0:buffersA|F[9]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~212_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[9]~211_combout\ & ( (\inst4|g1:23:regs|dataout\(9) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(9)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[9]~211_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000011010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(9),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(9),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~211_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~212_combout\);

-- Location: MLABCELL_X47_Y9_N0
\inst4|g2:0:buffersA|F[9]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~213_combout\ = ( \inst4|g2:0:buffersA|F[9]~212_combout\ & ( (!\inst4|g1:18:regs|dataout\(9) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(9))))) # 
-- (\inst4|g1:18:regs|dataout\(9) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100011111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(9),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(9),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~212_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~213_combout\);

-- Location: LABCELL_X48_Y9_N12
\inst4|g2:0:buffersA|F[9]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[9]~214_combout\ = ( \inst4|g2:0:buffersA|F[9]~207_combout\ & ( \inst4|g2:0:buffersA|F[9]~213_combout\ & ( (!\inst4|g2:31:buffersA|F[9]~3_combout\ & (\inst4|g2:0:buffersA|F[9]~210_combout\ & (\inst4|g2:0:buffersA|F[9]~201_combout\ & 
-- \inst4|g2:0:buffersA|F[9]~204_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[9]~3_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[9]~210_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[9]~201_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[9]~204_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[9]~207_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[9]~213_combout\,
	combout => \inst4|g2:0:buffersA|F[9]~214_combout\);

-- Location: LABCELL_X50_Y7_N33
\ALU|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~0_combout\ = ( \ALU|Add1~37_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~37_sumout\ & \inst4|g2:0:buffersA|F[8]~198_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[8]~198_combout\) # (\ALU|Add0~37_sumout\)))) ) ) 
-- # ( !\ALU|Add1~37_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~37_sumout\ & \inst4|g2:0:buffersA|F[8]~198_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[8]~198_combout\) # (\ALU|Add0~37_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \ALU|ALT_INV_Add0~37_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~198_combout\,
	dataf => \ALU|ALT_INV_Add1~37_sumout\,
	combout => \ALU|Mux24~0_combout\);

-- Location: LABCELL_X50_Y7_N3
\tri1[8]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[8]~56_combout\ = ( \UC|ALU_2_DBus~q\ & ( \ALU|Mux24~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\)))) # (\UC|IO_2_Reg~q\ & (\IO_IN[8]~input_o\ & ((!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( \ALU|Mux24~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\)))) # (\UC|IO_2_Reg~q\ & (\IO_IN[8]~input_o\ & 
-- ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( !\ALU|Mux24~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\)))) # (\UC|IO_2_Reg~q\ & 
-- (\IO_IN[8]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a8\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111011000000000000000010110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \ALT_INV_IO_IN[8]~input_o\,
	datac => \UC|ALT_INV_DM_Rd~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datae => \UC|ALT_INV_ALU_2_DBus~q\,
	dataf => \ALU|ALT_INV_Mux24~0_combout\,
	combout => \tri1[8]~56_combout\);

-- Location: FF_X46_Y8_N2
\inst4|g1:16:regs|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[8]~56_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(8));

-- Location: MLABCELL_X59_Y8_N0
\inst4|g2:0:buffersA|F[8]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~195_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:22:regs|dataout\(8)) # (!\inst4|g1:6:regs|dataout\(8)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(8) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~195_combout\);

-- Location: MLABCELL_X59_Y8_N18
\inst4|g2:0:buffersA|F[8]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~196_combout\ = ( !\inst4|g2:0:buffersA|F[8]~195_combout\ & ( \inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[8]~195_combout\ & ( !\inst4|dec_rdA|Mux31~29_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000000000000000000001111000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~195_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~196_combout\);

-- Location: LABCELL_X53_Y7_N0
\inst4|g2:0:buffersA|F[8]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~197_combout\ = ( \inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[8]~196_combout\ & ( (\inst4|g1:16:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[8]~196_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~196_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~197_combout\);

-- Location: LABCELL_X53_Y7_N39
\inst4|g2:31:buffersA|F[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[8]~2_combout\ = ( \inst4|dec_rdA|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[8]~2_combout\);

-- Location: LABCELL_X48_Y9_N21
\inst4|g2:0:buffersA|F[8]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~186_combout\ = ( \inst4|g1:11:regs|dataout\(8) & ( (\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(8)) ) ) # ( !\inst4|g1:11:regs|dataout\(8) & ( ((\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(8))) 
-- # (\inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersA|F[8]~186_combout\);

-- Location: LABCELL_X53_Y7_N36
\inst4|g2:0:buffersA|F[8]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~187_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(8) & (!\inst4|g2:0:buffersA|F[8]~186_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(8))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersA|F[8]~186_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000000101110110000000000001011000000000000101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(8),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~186_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~187_combout\);

-- Location: LABCELL_X53_Y7_N24
\inst4|g2:0:buffersA|F[8]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~188_combout\ = ( \inst4|g2:0:buffersA|F[8]~187_combout\ & ( \inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g1:26:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(8)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[8]~187_combout\ & ( !\inst4|dec_rdA|Mux31~7_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~187_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~188_combout\);

-- Location: MLABCELL_X47_Y7_N36
\inst4|g2:0:buffersA|F[8]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~192_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|g1:1:regs|dataout\(8) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|g1:1:regs|dataout\(8) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~25_combout\ & ( 
-- !\inst4|g1:1:regs|dataout\(8) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000000000000000000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersA|F[8]~192_combout\);

-- Location: MLABCELL_X47_Y7_N30
\inst4|g2:0:buffersA|F[8]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~193_combout\ = ( \inst4|g2:0:buffersA|F[8]~192_combout\ & ( \inst4|dec_rdA|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(8)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[8]~192_combout\ & ( !\inst4|dec_rdA|Mux31~22_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~192_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~193_combout\);

-- Location: MLABCELL_X47_Y7_N0
\inst4|g2:0:buffersA|F[8]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~194_combout\ = ( \inst4|dec_rdA|Mux31~20_combout\ & ( \inst4|g1:3:regs|dataout\(8) & ( (\inst4|g2:0:buffersA|F[8]~193_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~20_combout\ & ( \inst4|g1:3:regs|dataout\(8) & ( (\inst4|g2:0:buffersA|F[8]~193_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(8)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~20_combout\ & ( 
-- !\inst4|g1:3:regs|dataout\(8) & ( (\inst4|g2:0:buffersA|F[8]~193_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011000000000000000000100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[8]~193_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersA|F[8]~194_combout\);

-- Location: MLABCELL_X52_Y11_N33
\inst4|g2:0:buffersA|F[8]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~183_combout\ = ( \inst4|g1:14:regs|dataout\(8) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(8)) ) ) # ( !\inst4|g1:14:regs|dataout\(8) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(8))) 
-- # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(8),
	combout => \inst4|g2:0:buffersA|F[8]~183_combout\);

-- Location: LABCELL_X53_Y9_N9
\inst4|g2:0:buffersA|F[8]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~184_combout\ = ( \inst4|g1:15:regs|dataout\(8) & ( !\inst4|g2:0:buffersA|F[8]~183_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(8)) ) ) ) # ( !\inst4|g1:15:regs|dataout\(8) & ( 
-- !\inst4|g2:0:buffersA|F[8]~183_combout\ & ( (!\inst4|dec_rdA|Mux31~4_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g1:15:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~183_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~184_combout\);

-- Location: LABCELL_X53_Y9_N39
\inst4|g2:0:buffersA|F[8]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~185_combout\ = ( \inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g2:0:buffersA|F[8]~184_combout\ & ( (\inst4|g1:29:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g2:0:buffersA|F[8]~184_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(8),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~184_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~185_combout\);

-- Location: MLABCELL_X59_Y9_N30
\inst4|g2:0:buffersA|F[8]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~189_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(8)) # ((\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(8))) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000010101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(8),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(8),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~189_combout\);

-- Location: LABCELL_X53_Y7_N45
\inst4|g2:0:buffersA|F[8]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~190_combout\ = ( \inst4|dec_rdA|Mux31~16_combout\ & ( !\inst4|g2:0:buffersA|F[8]~189_combout\ & ( (\inst4|g1:20:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(8)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~16_combout\ & ( !\inst4|g2:0:buffersA|F[8]~189_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(8),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(8),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~189_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~190_combout\);

-- Location: MLABCELL_X52_Y10_N48
\inst4|g2:0:buffersA|F[8]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~191_combout\ = ( \inst4|g2:0:buffersA|F[8]~190_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(8))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(8) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(8),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(8),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~190_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~191_combout\);

-- Location: LABCELL_X53_Y7_N6
\inst4|g2:0:buffersA|F[8]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[8]~198_combout\ = ( \inst4|g2:0:buffersA|F[8]~185_combout\ & ( \inst4|g2:0:buffersA|F[8]~191_combout\ & ( (\inst4|g2:0:buffersA|F[8]~197_combout\ & (!\inst4|g2:31:buffersA|F[8]~2_combout\ & (\inst4|g2:0:buffersA|F[8]~188_combout\ & 
-- \inst4|g2:0:buffersA|F[8]~194_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[8]~197_combout\,
	datab => \inst4|g2:31:buffersA|ALT_INV_F[8]~2_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[8]~188_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[8]~194_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[8]~185_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[8]~191_combout\,
	combout => \inst4|g2:0:buffersA|F[8]~198_combout\);

-- Location: LABCELL_X50_Y5_N48
\ALU|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~0_combout\ = ( \ALU|Add1~17_sumout\ & ( (!\IR|dataout\(27)) # ((!\inst4|g2:0:buffersA|F[7]~114_combout\ & (\IR|dataout\(26) & \ALU|Add0~17_sumout\)) # (\inst4|g2:0:buffersA|F[7]~114_combout\ & ((\ALU|Add0~17_sumout\) # (\IR|dataout\(26))))) ) ) 
-- # ( !\ALU|Add1~17_sumout\ & ( (\IR|dataout\(27) & ((!\inst4|g2:0:buffersA|F[7]~114_combout\ & (\IR|dataout\(26) & \ALU|Add0~17_sumout\)) # (\inst4|g2:0:buffersA|F[7]~114_combout\ & ((\ALU|Add0~17_sumout\) # (\IR|dataout\(26)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011111110001111101111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[7]~114_combout\,
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \ALU|ALT_INV_Add0~17_sumout\,
	dataf => \ALU|ALT_INV_Add1~17_sumout\,
	combout => \ALU|Mux25~0_combout\);

-- Location: LABCELL_X51_Y5_N15
\tri1[7]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[7]~57_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ & ( \ALU|Mux25~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[7]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ & ( \ALU|Mux25~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[7]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ & ( !\ALU|Mux25~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[7]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a7\ & ( !\ALU|Mux25~0_combout\ & ( (!\UC|DM_Rd~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[7]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000110011000000110010101010000010101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_DM_Rd~q\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \ALT_INV_IO_IN[7]~input_o\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \ALU|ALT_INV_Mux25~0_combout\,
	combout => \tri1[7]~57_combout\);

-- Location: LABCELL_X48_Y3_N12
\inst4|g1:31:regs|dataout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[7]~feeder_combout\ = ( \tri1[7]~57_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[7]~57_combout\,
	combout => \inst4|g1:31:regs|dataout[7]~feeder_combout\);

-- Location: FF_X48_Y3_N14
\inst4|g1:31:regs|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[7]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(7));

-- Location: LABCELL_X50_Y5_N12
\inst4|g2:31:buffersA|F[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[7]~1_combout\ = ( \inst4|dec_rdA|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[7]~1_combout\);

-- Location: LABCELL_X57_Y3_N39
\inst4|g2:0:buffersA|F[7]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~108_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|dec_rdA|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(7) & (\inst4|g1:1:regs|dataout\(7) & !\inst4|dec_rdA|Mux31~24_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|dec_rdA|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(7) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( \inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|dec_rdA|Mux31~23_combout\ & ( 
-- (\inst4|g1:1:regs|dataout\(7) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|dec_rdA|Mux31~23_combout\ & ( !\inst4|dec_rdA|Mux31~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000001100110000000001010101000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~108_combout\);

-- Location: LABCELL_X50_Y3_N57
\inst4|g2:0:buffersA|F[7]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~109_combout\ = ( \inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g2:0:buffersA|F[7]~108_combout\ & ( (\inst4|g1:4:regs|dataout\(7) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g2:0:buffersA|F[7]~108_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011110101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(7),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[7]~108_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~109_combout\);

-- Location: LABCELL_X50_Y3_N15
\inst4|g2:0:buffersA|F[7]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~110_combout\ = ( \inst4|g2:0:buffersA|F[7]~109_combout\ & ( \inst4|g1:3:regs|dataout\(7) & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(7)) ) ) ) # ( \inst4|g2:0:buffersA|F[7]~109_combout\ & ( 
-- !\inst4|g1:3:regs|dataout\(7) & ( (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000110000000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~109_combout\,
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersA|F[7]~110_combout\);

-- Location: MLABCELL_X59_Y8_N48
\inst4|g2:0:buffersA|F[7]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~111_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:6:regs|dataout\(7)) # (!\inst4|g1:22:regs|dataout\(7)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(7) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(7),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(7),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~111_combout\);

-- Location: MLABCELL_X59_Y8_N54
\inst4|g2:0:buffersA|F[7]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~112_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(7) & (!\inst4|g2:0:buffersA|F[7]~111_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(7))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( (!\inst4|g2:0:buffersA|F[7]~111_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111100000011000001010000000100000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(7),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~111_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~112_combout\);

-- Location: LABCELL_X50_Y5_N54
\inst4|g2:0:buffersA|F[7]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~113_combout\ = ( \inst4|g2:0:buffersA|F[7]~112_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(7))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(7) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101100111100000000000000001000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(7),
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(7),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~112_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~113_combout\);

-- Location: MLABCELL_X47_Y9_N39
\inst4|g2:0:buffersA|F[7]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~102_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( \inst4|g1:9:regs|dataout\(7) & ( (!\inst4|g1:11:regs|dataout\(7) & \inst4|dec_rdA|Mux31~12_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- \inst4|g1:9:regs|dataout\(7) & ( (!\inst4|g1:11:regs|dataout\(7) & \inst4|dec_rdA|Mux31~12_combout\) ) ) ) # ( \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(7) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(7) & 
-- ( (!\inst4|g1:11:regs|dataout\(7) & \inst4|dec_rdA|Mux31~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111111111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(7),
	combout => \inst4|g2:0:buffersA|F[7]~102_combout\);

-- Location: LABCELL_X48_Y10_N21
\inst4|g2:0:buffersA|F[7]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~103_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[7]~102_combout\ & ( (\inst4|g1:13:regs|dataout\(7) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[7]~102_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(7),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[7]~102_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~103_combout\);

-- Location: LABCELL_X50_Y10_N9
\inst4|g2:0:buffersA|F[7]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~104_combout\ = ( \inst4|dec_rdA|Mux31~8_combout\ & ( \inst4|g2:0:buffersA|F[7]~103_combout\ & ( (\inst4|g1:19:regs|dataout\(7) & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(7)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~8_combout\ & ( \inst4|g2:0:buffersA|F[7]~103_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011111100110101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(7),
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[7]~103_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~104_combout\);

-- Location: MLABCELL_X59_Y7_N45
\inst4|g2:0:buffersA|F[7]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~105_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(7)) # ((!\inst4|g1:8:regs|dataout\(7) & \inst4|dec_rdA|Mux31~17_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|g1:8:regs|dataout\(7) & \inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(7),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(7),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~105_combout\);

-- Location: MLABCELL_X59_Y7_N27
\inst4|g2:0:buffersA|F[7]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~106_combout\ = ( \inst4|g1:20:regs|dataout\(7) & ( \inst4|dec_rdA|Mux31~15_combout\ & ( (\inst4|g1:28:regs|dataout\(7) & !\inst4|g2:0:buffersA|F[7]~105_combout\) ) ) ) # ( !\inst4|g1:20:regs|dataout\(7) & ( 
-- \inst4|dec_rdA|Mux31~15_combout\ & ( (\inst4|g1:28:regs|dataout\(7) & (!\inst4|g2:0:buffersA|F[7]~105_combout\ & !\inst4|dec_rdA|Mux31~16_combout\)) ) ) ) # ( \inst4|g1:20:regs|dataout\(7) & ( !\inst4|dec_rdA|Mux31~15_combout\ & ( 
-- !\inst4|g2:0:buffersA|F[7]~105_combout\ ) ) ) # ( !\inst4|g1:20:regs|dataout\(7) & ( !\inst4|dec_rdA|Mux31~15_combout\ & ( (!\inst4|g2:0:buffersA|F[7]~105_combout\ & !\inst4|dec_rdA|Mux31~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100001111000001010000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(7),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~105_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g1:20:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~106_combout\);

-- Location: MLABCELL_X59_Y7_N0
\inst4|g2:0:buffersA|F[7]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~107_combout\ = ( \inst4|g2:0:buffersA|F[7]~106_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(7))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(7) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(7),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(7),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[7]~106_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~107_combout\);

-- Location: LABCELL_X50_Y5_N30
\inst4|g2:0:buffersA|F[7]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~99_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(7)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(7))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000010101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(7),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~99_combout\);

-- Location: LABCELL_X50_Y5_N15
\inst4|g2:0:buffersA|F[7]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~100_combout\ = ( \inst4|dec_rdA|Mux31~3_combout\ & ( (!\inst4|g2:0:buffersA|F[7]~99_combout\ & (\inst4|g1:27:regs|dataout\(7) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~3_combout\ & ( (!\inst4|g2:0:buffersA|F[7]~99_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100100010001100110000001000000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[7]~99_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(7),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(7),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~100_combout\);

-- Location: LABCELL_X50_Y5_N39
\inst4|g2:0:buffersA|F[7]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~101_combout\ = ( \inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g1:29:regs|dataout\(7) & (\inst4|g2:0:buffersA|F[7]~100_combout\ & \inst4|g1:30:regs|dataout\(7))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g2:0:buffersA|F[7]~100_combout\ & \inst4|g1:30:regs|dataout\(7)) ) ) ) # ( \inst4|dec_rdA|Mux31~2_combout\ & ( !\inst4|dec_rdA|Mux31~1_combout\ & ( 
-- (\inst4|g1:29:regs|dataout\(7) & \inst4|g2:0:buffersA|F[7]~100_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~2_combout\ & ( !\inst4|dec_rdA|Mux31~1_combout\ & ( \inst4|g2:0:buffersA|F[7]~100_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001010000010100000000000011110000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(7),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~100_combout\,
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(7),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~101_combout\);

-- Location: LABCELL_X50_Y5_N18
\inst4|g2:0:buffersA|F[7]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[7]~114_combout\ = ( \inst4|g2:0:buffersA|F[7]~107_combout\ & ( \inst4|g2:0:buffersA|F[7]~101_combout\ & ( (!\inst4|g2:31:buffersA|F[7]~1_combout\ & (\inst4|g2:0:buffersA|F[7]~110_combout\ & (\inst4|g2:0:buffersA|F[7]~113_combout\ & 
-- \inst4|g2:0:buffersA|F[7]~104_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[7]~1_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[7]~110_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[7]~113_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[7]~104_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[7]~107_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[7]~101_combout\,
	combout => \inst4|g2:0:buffersA|F[7]~114_combout\);

-- Location: LABCELL_X51_Y8_N54
\ALU|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~0_combout\ = ( \ALU|Add1~13_sumout\ & ( (!\IR|dataout\(27)) # ((!\ALU|Add0~13_sumout\ & (\IR|dataout\(26) & \inst4|g2:0:buffersA|F[6]~98_combout\)) # (\ALU|Add0~13_sumout\ & ((\inst4|g2:0:buffersA|F[6]~98_combout\) # (\IR|dataout\(26))))) ) ) # 
-- ( !\ALU|Add1~13_sumout\ & ( (\IR|dataout\(27) & ((!\ALU|Add0~13_sumout\ & (\IR|dataout\(26) & \inst4|g2:0:buffersA|F[6]~98_combout\)) # (\ALU|Add0~13_sumout\ & ((\inst4|g2:0:buffersA|F[6]~98_combout\) # (\IR|dataout\(26)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011111111111000101111111111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~13_sumout\,
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[6]~98_combout\,
	datad => \IR|ALT_INV_dataout\(27),
	dataf => \ALU|ALT_INV_Add1~13_sumout\,
	combout => \ALU|Mux26~0_combout\);

-- Location: MLABCELL_X52_Y8_N27
\tri1[6]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[6]~58_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ & ( \ALU|Mux26~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[6]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ & ( \ALU|Mux26~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[6]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ & ( !\ALU|Mux26~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[6]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a6\ & ( !\ALU|Mux26~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[6]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101100001011000010111011000000001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \ALT_INV_IO_IN[6]~input_o\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \UC|ALT_INV_DM_Rd~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	dataf => \ALU|ALT_INV_Mux26~0_combout\,
	combout => \tri1[6]~58_combout\);

-- Location: FF_X55_Y6_N26
\inst4|g1:7:regs|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[6]~58_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(6));

-- Location: LABCELL_X55_Y6_N51
\inst4|g2:0:buffersA|F[6]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~92_combout\ = ( \inst4|g1:2:regs|dataout\(6) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(6)))) ) ) # ( !\inst4|g1:2:regs|dataout\(6) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100000001000100010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersA|F[6]~92_combout\);

-- Location: LABCELL_X55_Y6_N9
\inst4|g2:0:buffersA|F[6]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~93_combout\ = ( \inst4|g2:0:buffersA|F[6]~92_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(6)))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(6) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111001000111010111100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(6),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~92_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~93_combout\);

-- Location: LABCELL_X55_Y6_N39
\inst4|g2:0:buffersA|F[6]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~94_combout\ = ( \inst4|g2:0:buffersA|F[6]~93_combout\ & ( \inst4|dec_rdA|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(6) & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(6)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[6]~93_combout\ & ( !\inst4|dec_rdA|Mux31~20_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000000000000000000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(6),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(6),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~93_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~94_combout\);

-- Location: LABCELL_X48_Y11_N30
\inst4|g2:0:buffersA|F[6]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~86_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:11:regs|dataout\(6)) # (!\inst4|g1:9:regs|dataout\(6)) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( 
-- \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(6) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:11:regs|dataout\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011001100110011001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(6),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~86_combout\);

-- Location: LABCELL_X50_Y11_N48
\inst4|g2:0:buffersA|F[6]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~87_combout\ = ( \inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|g2:0:buffersA|F[6]~86_combout\ & ( (\inst4|g1:21:regs|dataout\(6) & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|g2:0:buffersA|F[6]~86_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000011010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(6),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~86_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~87_combout\);

-- Location: LABCELL_X51_Y10_N18
\inst4|g2:0:buffersA|F[6]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~88_combout\ = ( \inst4|g1:26:regs|dataout\(6) & ( \inst4|g2:0:buffersA|F[6]~87_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:26:regs|dataout\(6) & ( 
-- \inst4|g2:0:buffersA|F[6]~87_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000111100001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(6),
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~87_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~88_combout\);

-- Location: MLABCELL_X52_Y10_N51
\inst4|g2:31:buffersA|F[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[6]~0_combout\ = ( !\inst4|g1:31:regs|dataout\(6) & ( \inst4|dec_rdA|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:31:buffersA|F[6]~0_combout\);

-- Location: LABCELL_X55_Y10_N36
\inst4|g2:0:buffersA|F[6]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~95_combout\ = ( \inst4|dec_rdA|Mux31~31_combout\ & ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(6)) # (!\inst4|g1:22:regs|dataout\(6)) ) ) ) # ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(6) ) ) ) # ( \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:22:regs|dataout\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~95_combout\);

-- Location: LABCELL_X53_Y10_N6
\inst4|g2:0:buffersA|F[6]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~96_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[6]~95_combout\ & ( (\inst4|g1:23:regs|dataout\(6) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[6]~95_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~95_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~96_combout\);

-- Location: MLABCELL_X52_Y10_N12
\inst4|g2:0:buffersA|F[6]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~97_combout\ = ( \inst4|g1:18:regs|dataout\(6) & ( \inst4|g2:0:buffersA|F[6]~96_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(6) & ( 
-- \inst4|g2:0:buffersA|F[6]~96_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100110001001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(6),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~96_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~97_combout\);

-- Location: MLABCELL_X52_Y11_N57
\inst4|g2:0:buffersA|F[6]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~83_combout\ = ( \inst4|g1:14:regs|dataout\(6) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(6)) ) ) # ( !\inst4|g1:14:regs|dataout\(6) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(6))) 
-- # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersA|F[6]~83_combout\);

-- Location: MLABCELL_X52_Y10_N30
\inst4|g2:0:buffersA|F[6]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~84_combout\ = ( \inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|g2:0:buffersA|F[6]~83_combout\ & ( (\inst4|g1:15:regs|dataout\(6) & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(6)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|g2:0:buffersA|F[6]~83_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111001000110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(6),
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(6),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~83_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~84_combout\);

-- Location: MLABCELL_X52_Y10_N45
\inst4|g2:0:buffersA|F[6]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~85_combout\ = ( \inst4|g1:30:regs|dataout\(6) & ( \inst4|g2:0:buffersA|F[6]~84_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:30:regs|dataout\(6) & ( 
-- \inst4|g2:0:buffersA|F[6]~84_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000001100001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(6),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~84_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~85_combout\);

-- Location: LABCELL_X57_Y9_N12
\inst4|g2:0:buffersA|F[6]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~89_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(6))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(6)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(6),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(6),
	combout => \inst4|g2:0:buffersA|F[6]~89_combout\);

-- Location: LABCELL_X57_Y9_N51
\inst4|g2:0:buffersA|F[6]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~90_combout\ = ( !\inst4|g2:0:buffersA|F[6]~89_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(6))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(6) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(6),
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~89_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~90_combout\);

-- Location: MLABCELL_X52_Y10_N39
\inst4|g2:0:buffersA|F[6]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~91_combout\ = ( \inst4|g1:24:regs|dataout\(6) & ( \inst4|g2:0:buffersA|F[6]~90_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(6)) ) ) ) # ( !\inst4|g1:24:regs|dataout\(6) & ( 
-- \inst4|g2:0:buffersA|F[6]~90_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(6),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(6),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~90_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~91_combout\);

-- Location: MLABCELL_X52_Y10_N54
\inst4|g2:0:buffersA|F[6]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[6]~98_combout\ = ( \inst4|g2:0:buffersA|F[6]~85_combout\ & ( \inst4|g2:0:buffersA|F[6]~91_combout\ & ( (\inst4|g2:0:buffersA|F[6]~94_combout\ & (\inst4|g2:0:buffersA|F[6]~88_combout\ & (!\inst4|g2:31:buffersA|F[6]~0_combout\ & 
-- \inst4|g2:0:buffersA|F[6]~97_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[6]~94_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[6]~88_combout\,
	datac => \inst4|g2:31:buffersA|ALT_INV_F[6]~0_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[6]~97_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[6]~85_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[6]~91_combout\,
	combout => \inst4|g2:0:buffersA|F[6]~98_combout\);

-- Location: LABCELL_X50_Y8_N33
\ALU|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~0_combout\ = ( \ALU|Add0~117_sumout\ & ( \ALU|Add1~117_sumout\ & ( ((!\IR|dataout\(27)) # (\inst4|g2:0:buffersA|F[5]~513_combout\)) # (\IR|dataout\(26)) ) ) ) # ( !\ALU|Add0~117_sumout\ & ( \ALU|Add1~117_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\IR|dataout\(26) & \inst4|g2:0:buffersA|F[5]~513_combout\)) ) ) ) # ( \ALU|Add0~117_sumout\ & ( !\ALU|Add1~117_sumout\ & ( (\IR|dataout\(27) & ((\inst4|g2:0:buffersA|F[5]~513_combout\) # (\IR|dataout\(26)))) ) ) ) # ( !\ALU|Add0~117_sumout\ & ( 
-- !\ALU|Add1~117_sumout\ & ( (\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[5]~513_combout\ & \IR|dataout\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000011111111111111000000111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[5]~513_combout\,
	datad => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Add0~117_sumout\,
	dataf => \ALU|ALT_INV_Add1~117_sumout\,
	combout => \ALU|Mux27~0_combout\);

-- Location: LABCELL_X50_Y8_N24
\tri1[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[5]~59_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ & ( \ALU|Mux27~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[5]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ & ( \ALU|Mux27~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[5]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ & ( !\ALU|Mux27~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[5]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a5\ & ( !\ALU|Mux27~0_combout\ & ( (!\UC|DM_Rd~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[5]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000110000001111000010001000101010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_DM_Rd~q\,
	datab => \UC|ALT_INV_IO_2_Reg~q\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \ALT_INV_IO_IN[5]~input_o\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	dataf => \ALU|ALT_INV_Mux27~0_combout\,
	combout => \tri1[5]~59_combout\);

-- Location: FF_X50_Y5_N2
\inst4|g1:30:regs|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[5]~59_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(5));

-- Location: LABCELL_X45_Y7_N6
\inst4|g2:0:buffersA|F[5]~498\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~498_combout\ = ( \inst4|dec_rdA|Mux31~6_combout\ & ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:14:regs|dataout\(5)) # (!\inst4|g1:10:regs|dataout\(5)) ) ) ) # ( !\inst4|dec_rdA|Mux31~6_combout\ & ( 
-- \inst4|dec_rdA|Mux31~5_combout\ & ( !\inst4|g1:10:regs|dataout\(5) ) ) ) # ( \inst4|dec_rdA|Mux31~6_combout\ & ( !\inst4|dec_rdA|Mux31~5_combout\ & ( !\inst4|g1:14:regs|dataout\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~498_combout\);

-- Location: LABCELL_X45_Y7_N51
\inst4|g2:0:buffersA|F[5]~499\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~499_combout\ = ( \inst4|dec_rdA|Mux31~3_combout\ & ( !\inst4|g2:0:buffersA|F[5]~498_combout\ & ( (\inst4|g1:27:regs|dataout\(5) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~3_combout\ & ( !\inst4|g2:0:buffersA|F[5]~498_combout\ & ( (!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111001000100011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(5),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~498_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~499_combout\);

-- Location: LABCELL_X45_Y7_N54
\inst4|g2:0:buffersA|F[5]~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~500_combout\ = ( \inst4|g1:29:regs|dataout\(5) & ( \inst4|dec_rdA|Mux31~2_combout\ & ( (\inst4|g2:0:buffersA|F[5]~499_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(5)))) ) ) ) # ( 
-- \inst4|g1:29:regs|dataout\(5) & ( !\inst4|dec_rdA|Mux31~2_combout\ & ( (\inst4|g2:0:buffersA|F[5]~499_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:29:regs|dataout\(5) & ( 
-- !\inst4|dec_rdA|Mux31~2_combout\ & ( (\inst4|g2:0:buffersA|F[5]~499_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100000000000000000000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(5),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[5]~499_combout\,
	datae => \inst4|g1:29:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~500_combout\);

-- Location: LABCELL_X46_Y11_N30
\inst4|g2:0:buffersA|F[5]~510\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~510_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:6:regs|dataout\(5)) # (!\inst4|g1:22:regs|dataout\(5)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(5) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~510_combout\);

-- Location: LABCELL_X45_Y9_N30
\inst4|g2:0:buffersA|F[5]~511\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~511_combout\ = ( \inst4|g1:23:regs|dataout\(5) & ( !\inst4|g2:0:buffersA|F[5]~510_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:23:regs|dataout\(5) & ( 
-- !\inst4|g2:0:buffersA|F[5]~510_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010110011111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:23:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~510_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~511_combout\);

-- Location: LABCELL_X45_Y7_N42
\inst4|g2:0:buffersA|F[5]~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~512_combout\ = ( \inst4|g1:18:regs|dataout\(5) & ( \inst4|dec_rdA|Mux31~26_combout\ & ( (\inst4|g2:0:buffersA|F[5]~511_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(5)))) ) ) ) # ( 
-- \inst4|g1:18:regs|dataout\(5) & ( !\inst4|dec_rdA|Mux31~26_combout\ & ( (\inst4|g2:0:buffersA|F[5]~511_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:18:regs|dataout\(5) & ( 
-- !\inst4|dec_rdA|Mux31~26_combout\ & ( (\inst4|g2:0:buffersA|F[5]~511_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000011110000010100000000000000000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(5),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[5]~511_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~512_combout\);

-- Location: LABCELL_X45_Y7_N3
\inst4|g2:31:buffersA|F[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[5]~12_combout\ = ( !\inst4|g1:31:regs|dataout\(5) & ( \inst4|dec_rdA|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[5]~12_combout\);

-- Location: LABCELL_X48_Y8_N45
\inst4|g2:0:buffersA|F[5]~501\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~501_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(5)) # ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(5))) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101111100001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(5),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~501_combout\);

-- Location: MLABCELL_X47_Y8_N3
\inst4|g2:0:buffersA|F[5]~502\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~502_combout\ = ( \inst4|g1:21:regs|dataout\(5) & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[5]~501_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) ) # ( 
-- \inst4|g1:21:regs|dataout\(5) & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[5]~501_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) ) # ( !\inst4|g1:21:regs|dataout\(5) & ( 
-- !\inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[5]~501_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000000000000000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(5),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[5]~501_combout\,
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~502_combout\);

-- Location: LABCELL_X46_Y7_N36
\inst4|g2:0:buffersA|F[5]~503\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~503_combout\ = ( \inst4|g2:0:buffersA|F[5]~502_combout\ & ( (!\inst4|g1:26:regs|dataout\(5) & (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(5))))) # 
-- (\inst4|g1:26:regs|dataout\(5) & (((!\inst4|dec_rdA|Mux31~8_combout\)) # (\inst4|g1:19:regs|dataout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100011111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(5),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(5),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~502_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~503_combout\);

-- Location: LABCELL_X45_Y8_N57
\inst4|g2:0:buffersA|F[5]~507\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~507_combout\ = ( \inst4|g1:2:regs|dataout\(5) & ( !\inst4|dec_rdA|Mux31~24_combout\ & ( (!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:2:regs|dataout\(5) & ( 
-- !\inst4|dec_rdA|Mux31~24_combout\ & ( (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101010101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(5),
	datae => \inst4|g1:2:regs|ALT_INV_dataout\(5),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~507_combout\);

-- Location: LABCELL_X45_Y8_N48
\inst4|g2:0:buffersA|F[5]~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~508_combout\ = ( \inst4|g1:5:regs|dataout\(5) & ( (\inst4|g2:0:buffersA|F[5]~507_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(5)))) ) ) # ( !\inst4|g1:5:regs|dataout\(5) & ( 
-- (\inst4|g2:0:buffersA|F[5]~507_combout\ & (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100000000001100010011000100110001000000000011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(5),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[5]~507_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|g1:5:regs|ALT_INV_dataout\(5),
	combout => \inst4|g2:0:buffersA|F[5]~508_combout\);

-- Location: LABCELL_X45_Y8_N36
\inst4|g2:0:buffersA|F[5]~509\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~509_combout\ = ( \inst4|g2:0:buffersA|F[5]~508_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & (((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(5) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010111011101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(5),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~508_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~509_combout\);

-- Location: MLABCELL_X59_Y9_N57
\inst4|g2:0:buffersA|F[5]~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~504_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(5)) # ((!\inst4|g1:8:regs|dataout\(5) & \inst4|dec_rdA|Mux31~17_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|g1:8:regs|dataout\(5) & \inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000010101010111110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(5),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(5),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~504_combout\);

-- Location: LABCELL_X57_Y7_N18
\inst4|g2:0:buffersA|F[5]~505\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~505_combout\ = ( \inst4|g1:20:regs|dataout\(5) & ( !\inst4|g2:0:buffersA|F[5]~504_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(5)) ) ) ) # ( !\inst4|g1:20:regs|dataout\(5) & ( 
-- !\inst4|g2:0:buffersA|F[5]~504_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(5),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g1:20:regs|ALT_INV_dataout\(5),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~504_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~505_combout\);

-- Location: LABCELL_X45_Y7_N12
\inst4|g2:0:buffersA|F[5]~506\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~506_combout\ = ( \inst4|dec_rdA|Mux31~13_combout\ & ( \inst4|g2:0:buffersA|F[5]~505_combout\ & ( (\inst4|g1:25:regs|dataout\(5) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~13_combout\ & ( \inst4|g2:0:buffersA|F[5]~505_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010111111110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(5),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(5),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~505_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~506_combout\);

-- Location: LABCELL_X45_Y7_N36
\inst4|g2:0:buffersA|F[5]~513\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[5]~513_combout\ = ( \inst4|g2:0:buffersA|F[5]~509_combout\ & ( \inst4|g2:0:buffersA|F[5]~506_combout\ & ( (\inst4|g2:0:buffersA|F[5]~500_combout\ & (\inst4|g2:0:buffersA|F[5]~512_combout\ & (!\inst4|g2:31:buffersA|F[5]~12_combout\ & 
-- \inst4|g2:0:buffersA|F[5]~503_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[5]~500_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[5]~512_combout\,
	datac => \inst4|g2:31:buffersA|ALT_INV_F[5]~12_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[5]~503_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[5]~509_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[5]~506_combout\,
	combout => \inst4|g2:0:buffersA|F[5]~513_combout\);

-- Location: MLABCELL_X52_Y8_N33
\ALU|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~0_combout\ = ( \ALU|Add1~113_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~113_sumout\ & \inst4|g2:0:buffersA|F[4]~497_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[4]~497_combout\) # (\ALU|Add0~113_sumout\)))) 
-- ) ) # ( !\ALU|Add1~113_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~113_sumout\ & \inst4|g2:0:buffersA|F[4]~497_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[4]~497_combout\) # (\ALU|Add0~113_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011111110001111101111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \ALU|ALT_INV_Add0~113_sumout\,
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[4]~497_combout\,
	dataf => \ALU|ALT_INV_Add1~113_sumout\,
	combout => \ALU|Mux28~0_combout\);

-- Location: MLABCELL_X52_Y8_N3
\tri1[4]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[4]~60_combout\ = ( \UC|IO_2_Reg~q\ & ( \ALU|Mux28~0_combout\ & ( (\IO_IN[4]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a4\))) ) ) ) # ( !\UC|IO_2_Reg~q\ & ( \ALU|Mux28~0_combout\ & ( (!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a4\) ) ) ) # ( \UC|IO_2_Reg~q\ & ( !\ALU|Mux28~0_combout\ & ( (\IO_IN[4]~input_o\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a4\)))) ) ) ) # ( !\UC|IO_2_Reg~q\ & ( 
-- !\ALU|Mux28~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a4\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000001000000011000010101010111111110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_DM_Rd~q\,
	datab => \ALT_INV_IO_IN[4]~input_o\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	datae => \UC|ALT_INV_IO_2_Reg~q\,
	dataf => \ALU|ALT_INV_Mux28~0_combout\,
	combout => \tri1[4]~60_combout\);

-- Location: FF_X56_Y10_N11
\inst4|g1:30:regs|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[4]~60_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(4));

-- Location: MLABCELL_X52_Y11_N30
\inst4|g2:0:buffersA|F[4]~482\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~482_combout\ = ( \inst4|g1:10:regs|dataout\(4) & ( (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(4)) ) ) # ( !\inst4|g1:10:regs|dataout\(4) & ( ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(4))) 
-- # (\inst4|dec_rdA|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(4),
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:0:buffersA|F[4]~482_combout\);

-- Location: LABCELL_X53_Y10_N33
\inst4|g2:0:buffersA|F[4]~483\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~483_combout\ = ( \inst4|g1:27:regs|dataout\(4) & ( !\inst4|g2:0:buffersA|F[4]~482_combout\ & ( (!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(4)) ) ) ) # ( !\inst4|g1:27:regs|dataout\(4) & ( 
-- !\inst4|g2:0:buffersA|F[4]~482_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(4),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(4),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~482_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~483_combout\);

-- Location: LABCELL_X55_Y10_N24
\inst4|g2:0:buffersA|F[4]~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~484_combout\ = ( \inst4|g1:29:regs|dataout\(4) & ( \inst4|g2:0:buffersA|F[4]~483_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(4)) ) ) ) # ( !\inst4|g1:29:regs|dataout\(4) & ( 
-- \inst4|g2:0:buffersA|F[4]~483_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(4),
	datae => \inst4|g1:29:regs|ALT_INV_dataout\(4),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~483_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~484_combout\);

-- Location: LABCELL_X48_Y9_N36
\inst4|g2:0:buffersA|F[4]~485\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~485_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(4)) # ((!\inst4|g1:11:regs|dataout\(4) & \inst4|dec_rdA|Mux31~12_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (!\inst4|g1:11:regs|dataout\(4) & \inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~485_combout\);

-- Location: LABCELL_X51_Y10_N9
\inst4|g2:0:buffersA|F[4]~486\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~486_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[4]~485_combout\ & ( (\inst4|g1:13:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(4)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[4]~485_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~485_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~486_combout\);

-- Location: LABCELL_X55_Y10_N42
\inst4|g2:0:buffersA|F[4]~487\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~487_combout\ = ( \inst4|g2:0:buffersA|F[4]~486_combout\ & ( \inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g1:26:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(4)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[4]~486_combout\ & ( !\inst4|dec_rdA|Mux31~7_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000000000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(4),
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(4),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[4]~486_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~487_combout\);

-- Location: LABCELL_X55_Y10_N33
\inst4|g2:0:buffersA|F[4]~494\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~494_combout\ = ( \inst4|g1:22:regs|dataout\(4) & ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(4) ) ) ) # ( !\inst4|g1:22:regs|dataout\(4) & ( \inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:6:regs|dataout\(4)) # (\inst4|dec_rdA|Mux31~31_combout\) ) ) ) # ( !\inst4|g1:22:regs|dataout\(4) & ( !\inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000011110011111100111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(4),
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(4),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~494_combout\);

-- Location: LABCELL_X55_Y10_N54
\inst4|g2:0:buffersA|F[4]~495\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~495_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[4]~494_combout\ & ( (\inst4|g1:23:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(4)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[4]~494_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000010110000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(4),
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(4),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~494_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~495_combout\);

-- Location: LABCELL_X55_Y10_N0
\inst4|g2:0:buffersA|F[4]~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~496_combout\ = ( \inst4|g1:16:regs|dataout\(4) & ( (\inst4|g2:0:buffersA|F[4]~495_combout\ & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(4)))) ) ) # ( !\inst4|g1:16:regs|dataout\(4) & ( 
-- (\inst4|g2:0:buffersA|F[4]~495_combout\ & (!\inst4|dec_rdA|Mux31~27_combout\ & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000010001010000000001000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[4]~495_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(4),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(4),
	combout => \inst4|g2:0:buffersA|F[4]~496_combout\);

-- Location: MLABCELL_X59_Y9_N39
\inst4|g2:0:buffersA|F[4]~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~488_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(4)) # ((!\inst4|g1:8:regs|dataout\(4) & \inst4|dec_rdA|Mux31~17_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|g1:8:regs|dataout\(4) & \inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(4),
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(4),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~488_combout\);

-- Location: LABCELL_X60_Y10_N30
\inst4|g2:0:buffersA|F[4]~489\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~489_combout\ = ( \inst4|dec_rdA|Mux31~15_combout\ & ( !\inst4|g2:0:buffersA|F[4]~488_combout\ & ( (\inst4|g1:28:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~15_combout\ & ( !\inst4|g2:0:buffersA|F[4]~488_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~488_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~489_combout\);

-- Location: LABCELL_X55_Y10_N12
\inst4|g2:0:buffersA|F[4]~490\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~490_combout\ = ( \inst4|dec_rdA|Mux31~13_combout\ & ( \inst4|g2:0:buffersA|F[4]~489_combout\ & ( (\inst4|g1:25:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(4)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~13_combout\ & ( \inst4|g2:0:buffersA|F[4]~489_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101010011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(4),
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(4),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~489_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~490_combout\);

-- Location: LABCELL_X61_Y7_N30
\inst4|g2:31:buffersA|F[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[4]~11_combout\ = ( !\inst4|g1:31:regs|dataout\(4) & ( \inst4|dec_rdA|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(4),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[4]~11_combout\);

-- Location: LABCELL_X56_Y5_N24
\inst4|g2:0:buffersA|F[4]~491\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~491_combout\ = ( \inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & (\inst4|g1:2:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(4))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101000001010101000100000001000100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(4),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~491_combout\);

-- Location: LABCELL_X56_Y5_N39
\inst4|g2:0:buffersA|F[4]~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~492_combout\ = ( \inst4|g2:0:buffersA|F[4]~491_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(4))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(4),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(4),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~491_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~492_combout\);

-- Location: LABCELL_X55_Y5_N57
\inst4|g2:0:buffersA|F[4]~493\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~493_combout\ = ( \inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[4]~492_combout\ & (\inst4|g1:7:regs|dataout\(4) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(4))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[4]~492_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000100000000010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[4]~492_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(4),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(4),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~493_combout\);

-- Location: LABCELL_X55_Y10_N6
\inst4|g2:0:buffersA|F[4]~497\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[4]~497_combout\ = ( !\inst4|g2:31:buffersA|F[4]~11_combout\ & ( \inst4|g2:0:buffersA|F[4]~493_combout\ & ( (\inst4|g2:0:buffersA|F[4]~484_combout\ & (\inst4|g2:0:buffersA|F[4]~487_combout\ & (\inst4|g2:0:buffersA|F[4]~496_combout\ & 
-- \inst4|g2:0:buffersA|F[4]~490_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[4]~484_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[4]~487_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[4]~496_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[4]~490_combout\,
	datae => \inst4|g2:31:buffersA|ALT_INV_F[4]~11_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[4]~493_combout\,
	combout => \inst4|g2:0:buffersA|F[4]~497_combout\);

-- Location: LABCELL_X51_Y10_N33
\ALU|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~0_combout\ = ( \ALU|Add1~97_sumout\ & ( \ALU|Add0~97_sumout\ & ( ((!\IR|dataout\(27)) # (\IR|dataout\(26))) # (\inst4|g2:0:buffersA|F[3]~437_combout\) ) ) ) # ( !\ALU|Add1~97_sumout\ & ( \ALU|Add0~97_sumout\ & ( (\IR|dataout\(27) & 
-- ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[3]~437_combout\))) ) ) ) # ( \ALU|Add1~97_sumout\ & ( !\ALU|Add0~97_sumout\ & ( (!\IR|dataout\(27)) # ((\inst4|g2:0:buffersA|F[3]~437_combout\ & \IR|dataout\(26))) ) ) ) # ( !\ALU|Add1~97_sumout\ & ( 
-- !\ALU|Add0~97_sumout\ & ( (\inst4|g2:0:buffersA|F[3]~437_combout\ & (\IR|dataout\(26) & \IR|dataout\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111100011111000100000111000001111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[3]~437_combout\,
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Add1~97_sumout\,
	dataf => \ALU|ALT_INV_Add0~97_sumout\,
	combout => \ALU|Mux29~0_combout\);

-- Location: LABCELL_X51_Y10_N3
\tri1[3]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[3]~61_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux29~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a3\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[3]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux29~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[3]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux29~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a3\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[3]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( !\ALU|Mux29~0_combout\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100000000001000110010101111101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \ALT_INV_IO_IN[3]~input_o\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux29~0_combout\,
	combout => \tri1[3]~61_combout\);

-- Location: FF_X53_Y10_N38
\inst4|g1:24:regs|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[3]~61_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(3));

-- Location: LABCELL_X50_Y11_N57
\inst4|g2:0:buffersA|F[3]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~428_combout\ = ( \inst4|g1:8:regs|dataout\(3) & ( \inst4|dec_rdA|Mux31~17_combout\ & ( (!\inst4|g1:12:regs|dataout\(3) & \inst4|dec_rdA|Mux31~18_combout\) ) ) ) # ( !\inst4|g1:8:regs|dataout\(3) & ( 
-- \inst4|dec_rdA|Mux31~17_combout\ ) ) # ( \inst4|g1:8:regs|dataout\(3) & ( !\inst4|dec_rdA|Mux31~17_combout\ & ( (!\inst4|g1:12:regs|dataout\(3) & \inst4|dec_rdA|Mux31~18_combout\) ) ) ) # ( !\inst4|g1:8:regs|dataout\(3) & ( 
-- !\inst4|dec_rdA|Mux31~17_combout\ & ( (!\inst4|g1:12:regs|dataout\(3) & \inst4|dec_rdA|Mux31~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(3),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~428_combout\);

-- Location: LABCELL_X50_Y11_N15
\inst4|g2:0:buffersA|F[3]~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~429_combout\ = ( \inst4|dec_rdA|Mux31~15_combout\ & ( \inst4|g1:20:regs|dataout\(3) & ( (\inst4|g1:28:regs|dataout\(3) & !\inst4|g2:0:buffersA|F[3]~428_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~15_combout\ & ( 
-- \inst4|g1:20:regs|dataout\(3) & ( !\inst4|g2:0:buffersA|F[3]~428_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~15_combout\ & ( !\inst4|g1:20:regs|dataout\(3) & ( (!\inst4|dec_rdA|Mux31~16_combout\ & (\inst4|g1:28:regs|dataout\(3) & 
-- !\inst4|g2:0:buffersA|F[3]~428_combout\)) ) ) ) # ( !\inst4|dec_rdA|Mux31~15_combout\ & ( !\inst4|g1:20:regs|dataout\(3) & ( (!\inst4|dec_rdA|Mux31~16_combout\ & !\inst4|g2:0:buffersA|F[3]~428_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000001000000010000011110000111100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(3),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[3]~428_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:0:buffersA|F[3]~429_combout\);

-- Location: LABCELL_X50_Y11_N24
\inst4|g2:0:buffersA|F[3]~430\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~430_combout\ = ( \inst4|g1:25:regs|dataout\(3) & ( \inst4|g2:0:buffersA|F[3]~429_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(3)) ) ) ) # ( !\inst4|g1:25:regs|dataout\(3) & ( 
-- \inst4|g2:0:buffersA|F[3]~429_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100100011001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(3),
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~429_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~430_combout\);

-- Location: LABCELL_X48_Y9_N9
\inst4|g2:0:buffersA|F[3]~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~425_combout\ = ( \inst4|g1:9:regs|dataout\(3) & ( (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(3)) ) ) # ( !\inst4|g1:9:regs|dataout\(3) & ( ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(3))) 
-- # (\inst4|dec_rdA|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011101110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:0:buffersA|F[3]~425_combout\);

-- Location: LABCELL_X50_Y11_N39
\inst4|g2:0:buffersA|F[3]~426\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~426_combout\ = ( !\inst4|g2:0:buffersA|F[3]~425_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(3) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(3)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[3]~425_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000000000000000000001100000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(3),
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(3),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~425_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~426_combout\);

-- Location: LABCELL_X50_Y11_N42
\inst4|g2:0:buffersA|F[3]~427\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~427_combout\ = ( \inst4|g1:19:regs|dataout\(3) & ( \inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g1:26:regs|dataout\(3) & \inst4|g2:0:buffersA|F[3]~426_combout\) ) ) ) # ( !\inst4|g1:19:regs|dataout\(3) & ( 
-- \inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g1:26:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~8_combout\ & \inst4|g2:0:buffersA|F[3]~426_combout\)) ) ) ) # ( \inst4|g1:19:regs|dataout\(3) & ( !\inst4|dec_rdA|Mux31~7_combout\ & ( 
-- \inst4|g2:0:buffersA|F[3]~426_combout\ ) ) ) # ( !\inst4|g1:19:regs|dataout\(3) & ( !\inst4|dec_rdA|Mux31~7_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\ & \inst4|g2:0:buffersA|F[3]~426_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111111100000000001100000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[3]~426_combout\,
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(3),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~427_combout\);

-- Location: LABCELL_X50_Y11_N21
\inst4|g2:31:buffersA|F[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[3]~8_combout\ = ( !\inst4|g1:31:regs|dataout\(3) & ( \inst4|dec_rdA|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:31:buffersA|F[3]~8_combout\);

-- Location: LABCELL_X56_Y5_N45
\inst4|g2:0:buffersA|F[3]~431\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~431_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|dec_rdA|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(3) & (\inst4|g1:1:regs|dataout\(3) & !\inst4|dec_rdA|Mux31~24_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|dec_rdA|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(3) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( \inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|dec_rdA|Mux31~23_combout\ & ( 
-- (\inst4|g1:1:regs|dataout\(3) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|dec_rdA|Mux31~23_combout\ & ( !\inst4|dec_rdA|Mux31~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000011110000000000110011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(3),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(3),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~431_combout\);

-- Location: LABCELL_X56_Y5_N18
\inst4|g2:0:buffersA|F[3]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~432_combout\ = ( \inst4|g2:0:buffersA|F[3]~431_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(3))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(3) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(3),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~431_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~432_combout\);

-- Location: LABCELL_X55_Y5_N42
\inst4|g2:0:buffersA|F[3]~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~433_combout\ = ( \inst4|g2:0:buffersA|F[3]~432_combout\ & ( (!\inst4|g1:3:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(3))))) # 
-- (\inst4|g1:3:regs|dataout\(3) & (((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000110111011101000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(3),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~432_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~433_combout\);

-- Location: LABCELL_X46_Y10_N36
\inst4|g2:0:buffersA|F[3]~434\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~434_combout\ = ( \inst4|g1:22:regs|dataout\(3) & ( (!\inst4|g1:6:regs|dataout\(3) & \inst4|dec_rdA|Mux31~30_combout\) ) ) # ( !\inst4|g1:22:regs|dataout\(3) & ( ((!\inst4|g1:6:regs|dataout\(3) & \inst4|dec_rdA|Mux31~30_combout\)) 
-- # (\inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:0:buffersA|F[3]~434_combout\);

-- Location: LABCELL_X50_Y11_N30
\inst4|g2:0:buffersA|F[3]~435\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~435_combout\ = ( \inst4|g1:17:regs|dataout\(3) & ( !\inst4|g2:0:buffersA|F[3]~434_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(3)) ) ) ) # ( !\inst4|g1:17:regs|dataout\(3) & ( 
-- !\inst4|g2:0:buffersA|F[3]~434_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(3),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g1:17:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~434_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~435_combout\);

-- Location: LABCELL_X50_Y11_N0
\inst4|g2:0:buffersA|F[3]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~436_combout\ = ( \inst4|g2:0:buffersA|F[3]~435_combout\ & ( (!\inst4|g1:18:regs|dataout\(3) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(3))))) # 
-- (\inst4|g1:18:regs|dataout\(3) & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101011100010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(3),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~435_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~436_combout\);

-- Location: MLABCELL_X52_Y11_N54
\inst4|g2:0:buffersA|F[3]~422\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~422_combout\ = ( \inst4|g1:14:regs|dataout\(3) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(3)) ) ) # ( !\inst4|g1:14:regs|dataout\(3) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(3))) 
-- # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(3),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:0:buffersA|F[3]~422_combout\);

-- Location: LABCELL_X53_Y9_N54
\inst4|g2:0:buffersA|F[3]~423\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~423_combout\ = ( \inst4|dec_rdA|Mux31~3_combout\ & ( (\inst4|g1:27:regs|dataout\(3) & (!\inst4|g2:0:buffersA|F[3]~422_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(3))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~3_combout\ & ( (!\inst4|g2:0:buffersA|F[3]~422_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111010000000000001101000000000000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(3),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(3),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[3]~422_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~423_combout\);

-- Location: LABCELL_X53_Y9_N48
\inst4|g2:0:buffersA|F[3]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~424_combout\ = ( \inst4|g2:0:buffersA|F[3]~423_combout\ & ( \inst4|g1:29:regs|dataout\(3) & ( (!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(3)) ) ) ) # ( \inst4|g2:0:buffersA|F[3]~423_combout\ & ( 
-- !\inst4|g1:29:regs|dataout\(3) & ( (!\inst4|dec_rdA|Mux31~2_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000100010000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(3),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~423_combout\,
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(3),
	combout => \inst4|g2:0:buffersA|F[3]~424_combout\);

-- Location: LABCELL_X50_Y11_N6
\inst4|g2:0:buffersA|F[3]~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[3]~437_combout\ = ( \inst4|g2:0:buffersA|F[3]~436_combout\ & ( \inst4|g2:0:buffersA|F[3]~424_combout\ & ( (\inst4|g2:0:buffersA|F[3]~430_combout\ & (\inst4|g2:0:buffersA|F[3]~427_combout\ & (!\inst4|g2:31:buffersA|F[3]~8_combout\ & 
-- \inst4|g2:0:buffersA|F[3]~433_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[3]~430_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[3]~427_combout\,
	datac => \inst4|g2:31:buffersA|ALT_INV_F[3]~8_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[3]~433_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[3]~436_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[3]~424_combout\,
	combout => \inst4|g2:0:buffersA|F[3]~437_combout\);

-- Location: LABCELL_X51_Y10_N36
\ALU|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~0_combout\ = ( \ALU|Add0~101_sumout\ & ( \ALU|Add1~101_sumout\ & ( ((!\IR|dataout\(27)) # (\inst4|g2:0:buffersA|F[2]~448_combout\)) # (\IR|dataout\(26)) ) ) ) # ( !\ALU|Add0~101_sumout\ & ( \ALU|Add1~101_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\IR|dataout\(26) & \inst4|g2:0:buffersA|F[2]~448_combout\)) ) ) ) # ( \ALU|Add0~101_sumout\ & ( !\ALU|Add1~101_sumout\ & ( (\IR|dataout\(27) & ((\inst4|g2:0:buffersA|F[2]~448_combout\) # (\IR|dataout\(26)))) ) ) ) # ( !\ALU|Add0~101_sumout\ & ( 
-- !\ALU|Add1~101_sumout\ & ( (\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[2]~448_combout\ & \IR|dataout\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000011111111111111000000111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[2]~448_combout\,
	datad => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Add0~101_sumout\,
	dataf => \ALU|ALT_INV_Add1~101_sumout\,
	combout => \ALU|Mux30~0_combout\);

-- Location: LABCELL_X51_Y12_N33
\tri1[2]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[2]~62_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux30~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[2]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux30~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[2]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux30~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[2]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( 
-- !\ALU|Mux30~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000001100010000000011110101111101010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[2]~input_o\,
	datab => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \UC|ALT_INV_ALU_2_DBus~q\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux30~0_combout\,
	combout => \tri1[2]~62_combout\);

-- Location: LABCELL_X57_Y12_N21
\inst4|g1:19:regs|dataout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:19:regs|dataout[2]~feeder_combout\ = ( \tri1[2]~62_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[2]~62_combout\,
	combout => \inst4|g1:19:regs|dataout[2]~feeder_combout\);

-- Location: FF_X57_Y12_N23
\inst4|g1:19:regs|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:19:regs|dataout[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(2));

-- Location: LABCELL_X50_Y13_N33
\inst4|g2:0:buffersA|F[2]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~440_combout\ = ( \inst4|g1:9:regs|dataout\(2) & ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\ & (((!\inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|g1:11:regs|dataout\(2)))) # 
-- (\inst4|dec_rdA|Mux31~10_combout\ & (\inst4|g1:13:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(2))))) ) ) ) # ( \inst4|g1:9:regs|dataout\(2) & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~10_combout\ & (((!\inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|g1:11:regs|dataout\(2)))) # (\inst4|dec_rdA|Mux31~10_combout\ & (\inst4|g1:13:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(2))))) ) ) ) # ( !\inst4|g1:9:regs|dataout\(2) & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\ & (((!\inst4|dec_rdA|Mux31~12_combout\)) # (\inst4|g1:11:regs|dataout\(2)))) # 
-- (\inst4|dec_rdA|Mux31~10_combout\ & (\inst4|g1:13:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100100011101011110010001100000000000000001010111100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(2),
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(2),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(2),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~440_combout\);

-- Location: LABCELL_X51_Y12_N45
\inst4|g2:26:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersA|F[2]~2_combout\ = (\inst4|dec_rdA|Mux31~7_combout\ & !\inst4|g1:26:regs|dataout\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:26:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X51_Y13_N18
\inst4|g2:0:buffersA|F[2]~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~441_combout\ = ( !\inst4|g2:26:buffersA|F[2]~2_combout\ & ( \inst4|dec_rdA|Mux31~8_combout\ & ( (\inst4|g1:19:regs|dataout\(2) & (\inst4|g2:0:buffersA|F[2]~440_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # 
-- (\inst4|g1:21:regs|dataout\(2))))) ) ) ) # ( !\inst4|g2:26:buffersA|F[2]~2_combout\ & ( !\inst4|dec_rdA|Mux31~8_combout\ & ( (\inst4|g2:0:buffersA|F[2]~440_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000000000000000000000010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(2),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(2),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[2]~440_combout\,
	datae => \inst4|g2:26:buffersA|ALT_INV_F[2]~2_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~441_combout\);

-- Location: LABCELL_X51_Y13_N36
\inst4|g2:3:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersA|F[2]~2_combout\ = ( \inst4|dec_rdA|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:3:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X51_Y11_N6
\inst4|g2:5:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersA|F[2]~2_combout\ = ( !\inst4|g1:5:regs|dataout\(2) & ( \inst4|dec_rdA|Mux31~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|g1:5:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:5:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X51_Y13_N27
\inst4|g2:7:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersA|F[2]~2_combout\ = ( !\inst4|g1:7:regs|dataout\(2) & ( \inst4|dec_rdA|Mux31~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:7:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X51_Y13_N6
\inst4|g2:0:buffersA|F[2]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~444_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( \inst4|g1:2:regs|dataout\(2) & ( (\inst4|g1:1:regs|dataout\(2) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~25_combout\ & ( 
-- \inst4|g1:2:regs|dataout\(2) & ( !\inst4|dec_rdA|Mux31~24_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|g1:2:regs|dataout\(2) & ( (!\inst4|dec_rdA|Mux31~23_combout\ & (\inst4|g1:1:regs|dataout\(2) & !\inst4|dec_rdA|Mux31~24_combout\)) ) 
-- ) ) # ( !\inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|g1:2:regs|dataout\(2) & ( (!\inst4|dec_rdA|Mux31~23_combout\ & !\inst4|dec_rdA|Mux31~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000001000000010000011110000111100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:0:buffersA|F[2]~444_combout\);

-- Location: LABCELL_X51_Y13_N12
\inst4|g2:0:buffersA|F[2]~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~445_combout\ = ( \inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g2:0:buffersA|F[2]~444_combout\ & ( (!\inst4|g2:3:buffersA|F[2]~2_combout\ & (!\inst4|g2:5:buffersA|F[2]~2_combout\ & (!\inst4|g2:7:buffersA|F[2]~2_combout\ & 
-- \inst4|g1:4:regs|dataout\(2)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g2:0:buffersA|F[2]~444_combout\ & ( (!\inst4|g2:3:buffersA|F[2]~2_combout\ & (!\inst4|g2:5:buffersA|F[2]~2_combout\ & !\inst4|g2:7:buffersA|F[2]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:3:buffersA|ALT_INV_F[2]~2_combout\,
	datab => \inst4|g2:5:buffersA|ALT_INV_F[2]~2_combout\,
	datac => \inst4|g2:7:buffersA|ALT_INV_F[2]~2_combout\,
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(2),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[2]~444_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~445_combout\);

-- Location: LABCELL_X55_Y11_N51
\inst4|g2:30:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersA|F[2]~2_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( !\inst4|g1:30:regs|dataout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(2),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X55_Y11_N0
\inst4|g2:0:buffersA|F[2]~438\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~438_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( \inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(2) & (\inst4|g1:10:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(2))))) ) 
-- ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( \inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(2)))) ) ) ) # ( \inst4|dec_rdA|Mux31~5_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:10:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(2)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( !\inst4|dec_rdA|Mux31~4_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~6_combout\) # (\inst4|g1:14:regs|dataout\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000011000000111101000100010101010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(2),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(2),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(2),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~438_combout\);

-- Location: LABCELL_X55_Y11_N54
\inst4|g2:0:buffersA|F[2]~439\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~439_combout\ = ( \inst4|g2:0:buffersA|F[2]~438_combout\ & ( \inst4|dec_rdA|Mux31~2_combout\ & ( (\inst4|g1:29:regs|dataout\(2) & (!\inst4|g2:30:buffersA|F[2]~2_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(2))))) ) ) ) # ( \inst4|g2:0:buffersA|F[2]~438_combout\ & ( !\inst4|dec_rdA|Mux31~2_combout\ & ( (!\inst4|g2:30:buffersA|F[2]~2_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001111000000000000000000000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(2),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:30:buffersA|ALT_INV_F[2]~2_combout\,
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(2),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~438_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~439_combout\);

-- Location: LABCELL_X50_Y13_N3
\inst4|g2:31:buffersA|F[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[2]~9_combout\ = ( \inst4|dec_rdA|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(2),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[2]~9_combout\);

-- Location: LABCELL_X50_Y13_N48
\inst4|g2:0:buffersA|F[2]~446\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~446_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|g1:23:regs|dataout\(2) & ( (!\inst4|g1:22:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|dec_rdA|Mux31~30_combout\) # 
-- (\inst4|g1:6:regs|dataout\(2))))) # (\inst4|g1:22:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(2))))) ) ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|g1:23:regs|dataout\(2) & ( 
-- (!\inst4|g1:22:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(2))))) # (\inst4|g1:22:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(2))))) ) 
-- ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g1:23:regs|dataout\(2) & ( (!\inst4|g1:22:regs|dataout\(2) & (!\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(2))))) # 
-- (\inst4|g1:22:regs|dataout\(2) & (((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011101000000000000000011010000110111011101000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(2),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(2),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:0:buffersA|F[2]~446_combout\);

-- Location: LABCELL_X51_Y13_N33
\inst4|g2:18:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersA|F[2]~2_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:18:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X51_Y13_N3
\inst4|g2:0:buffersA|F[2]~447\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~447_combout\ = ( \inst4|g1:16:regs|dataout\(2) & ( !\inst4|g2:18:buffersA|F[2]~2_combout\ & ( (\inst4|g2:0:buffersA|F[2]~446_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(2)))) ) ) ) # ( 
-- !\inst4|g1:16:regs|dataout\(2) & ( !\inst4|g2:18:buffersA|F[2]~2_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\ & (\inst4|g2:0:buffersA|F[2]~446_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100010000000001111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[2]~446_combout\,
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(2),
	dataf => \inst4|g2:18:buffersA|ALT_INV_F[2]~2_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~447_combout\);

-- Location: LABCELL_X56_Y9_N30
\inst4|g2:25:buffersA|F[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersA|F[2]~2_combout\ = ( !\inst4|g1:25:regs|dataout\(2) & ( \inst4|dec_rdA|Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:25:buffersA|F[2]~2_combout\);

-- Location: LABCELL_X56_Y9_N3
\inst4|g2:0:buffersA|F[2]~442\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~442_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(2) & (\inst4|g1:8:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(2))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(2)))) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(2) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(2)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(2),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(2),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~442_combout\);

-- Location: LABCELL_X56_Y9_N54
\inst4|g2:0:buffersA|F[2]~443\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~443_combout\ = ( \inst4|g2:0:buffersA|F[2]~442_combout\ & ( \inst4|g1:28:regs|dataout\(2) & ( (!\inst4|g2:25:buffersA|F[2]~2_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(2)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[2]~442_combout\ & ( !\inst4|g1:28:regs|dataout\(2) & ( (!\inst4|dec_rdA|Mux31~15_combout\ & (!\inst4|g2:25:buffersA|F[2]~2_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000100000000000000000000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(2),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datad => \inst4|g2:25:buffersA|ALT_INV_F[2]~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~442_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(2),
	combout => \inst4|g2:0:buffersA|F[2]~443_combout\);

-- Location: LABCELL_X51_Y13_N42
\inst4|g2:0:buffersA|F[2]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[2]~448_combout\ = ( \inst4|g2:0:buffersA|F[2]~447_combout\ & ( \inst4|g2:0:buffersA|F[2]~443_combout\ & ( (\inst4|g2:0:buffersA|F[2]~441_combout\ & (\inst4|g2:0:buffersA|F[2]~445_combout\ & (\inst4|g2:0:buffersA|F[2]~439_combout\ & 
-- !\inst4|g2:31:buffersA|F[2]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[2]~441_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[2]~445_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[2]~439_combout\,
	datad => \inst4|g2:31:buffersA|ALT_INV_F[2]~9_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[2]~447_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[2]~443_combout\,
	combout => \inst4|g2:0:buffersA|F[2]~448_combout\);

-- Location: M10K_X49_Y9_N0
\D-Memory|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y8_N42
\ALU|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~0_combout\ = ( \ALU|Add0~73_sumout\ & ( \ALU|Add1~73_sumout\ & ( (!\IR|dataout\(27)) # ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[1]~337_combout\)) ) ) ) # ( !\ALU|Add0~73_sumout\ & ( \ALU|Add1~73_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\inst4|g2:0:buffersA|F[1]~337_combout\ & \IR|dataout\(26))) ) ) ) # ( \ALU|Add0~73_sumout\ & ( !\ALU|Add1~73_sumout\ & ( (\IR|dataout\(27) & ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[1]~337_combout\))) ) ) ) # ( !\ALU|Add0~73_sumout\ & ( 
-- !\ALU|Add1~73_sumout\ & ( (\IR|dataout\(27) & (\inst4|g2:0:buffersA|F[1]~337_combout\ & \IR|dataout\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000100010101010110101010101110111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[1]~337_combout\,
	datad => \IR|ALT_INV_dataout\(26),
	datae => \ALU|ALT_INV_Add0~73_sumout\,
	dataf => \ALU|ALT_INV_Add1~73_sumout\,
	combout => \ALU|Mux31~0_combout\);

-- Location: LABCELL_X50_Y12_N36
\tri1[1]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[1]~63_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ & ( \ALU|Mux31~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[1]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ & ( \ALU|Mux31~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[1]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ & ( !\ALU|Mux31~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[1]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a1\ & ( !\ALU|Mux31~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000100000101010100010001011110000001100001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \ALT_INV_IO_IN[1]~input_o\,
	datac => \UC|ALT_INV_DM_Rd~q\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \ALU|ALT_INV_Mux31~0_combout\,
	combout => \tri1[1]~63_combout\);

-- Location: FF_X55_Y12_N59
\inst4|g1:17:regs|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[1]~63_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(1));

-- Location: MLABCELL_X52_Y12_N18
\inst4|g2:0:buffersA|F[1]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~335_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (\inst4|g1:23:regs|dataout\(1) & (\inst4|g1:22:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(1))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (\inst4|g1:22:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(1)))) ) ) ) # ( \inst4|dec_rdA|Mux31~29_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~31_combout\ & ( (\inst4|g1:23:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(1)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000011010000110100000000110111010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(1),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(1),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~335_combout\);

-- Location: MLABCELL_X52_Y12_N15
\inst4|g2:18:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersA|F[1]~1_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(1),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersA|F[1]~1_combout\);

-- Location: MLABCELL_X52_Y12_N27
\inst4|g2:0:buffersA|F[1]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~336_combout\ = ( \inst4|g1:16:regs|dataout\(1) & ( !\inst4|g2:18:buffersA|F[1]~1_combout\ & ( (\inst4|g2:0:buffersA|F[1]~335_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(1)))) ) ) ) # ( 
-- !\inst4|g1:16:regs|dataout\(1) & ( !\inst4|g2:18:buffersA|F[1]~1_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\ & (\inst4|g2:0:buffersA|F[1]~335_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000100000000001111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(1),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[1]~335_combout\,
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(1),
	dataf => \inst4|g2:18:buffersA|ALT_INV_F[1]~1_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~336_combout\);

-- Location: MLABCELL_X52_Y12_N12
\inst4|g2:31:buffersA|F[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[1]~6_combout\ = ( !\inst4|g1:31:regs|dataout\(1) & ( \inst4|dec_rdA|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:31:buffersA|F[1]~6_combout\);

-- Location: MLABCELL_X52_Y12_N54
\inst4|g2:26:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersA|F[1]~1_combout\ = ( !\inst4|g1:26:regs|dataout\(1) & ( \inst4|dec_rdA|Mux31~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(1),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersA|F[1]~1_combout\);

-- Location: LABCELL_X51_Y11_N0
\inst4|g2:0:buffersA|F[1]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~329_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(1) & (\inst4|g1:11:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(1))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(1)))) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(1)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(1),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(1),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~329_combout\);

-- Location: MLABCELL_X52_Y12_N48
\inst4|g2:0:buffersA|F[1]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~330_combout\ = ( \inst4|dec_rdA|Mux31~9_combout\ & ( \inst4|g2:0:buffersA|F[1]~329_combout\ & ( (!\inst4|g2:26:buffersA|F[1]~1_combout\ & (\inst4|g1:21:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~8_combout\) # 
-- (\inst4|g1:19:regs|dataout\(1))))) ) ) ) # ( !\inst4|dec_rdA|Mux31~9_combout\ & ( \inst4|g2:0:buffersA|F[1]~329_combout\ & ( (!\inst4|g2:26:buffersA|F[1]~1_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000101010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:26:buffersA|ALT_INV_F[1]~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(1),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[1]~329_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~330_combout\);

-- Location: LABCELL_X53_Y9_N57
\inst4|g2:30:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersA|F[1]~1_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( !\inst4|g1:30:regs|dataout\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(1),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersA|F[1]~1_combout\);

-- Location: MLABCELL_X52_Y9_N54
\inst4|g2:0:buffersA|F[1]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~327_combout\ = ( \inst4|dec_rdA|Mux31~6_combout\ & ( \inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(1) & (\inst4|g1:14:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(1))))) ) 
-- ) ) # ( !\inst4|dec_rdA|Mux31~6_combout\ & ( \inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(1)))) ) ) ) # ( \inst4|dec_rdA|Mux31~6_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:14:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(1)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~6_combout\ & ( !\inst4|dec_rdA|Mux31~4_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(1),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(1),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~327_combout\);

-- Location: LABCELL_X53_Y9_N24
\inst4|g2:0:buffersA|F[1]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~328_combout\ = ( \inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g2:0:buffersA|F[1]~327_combout\ & ( (\inst4|g1:29:regs|dataout\(1) & (!\inst4|g2:30:buffersA|F[1]~1_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(1))))) ) ) ) # ( !\inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g2:0:buffersA|F[1]~327_combout\ & ( (!\inst4|g2:30:buffersA|F[1]~1_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110011000100000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(1),
	datab => \inst4|g2:30:buffersA|ALT_INV_F[1]~1_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[1]~327_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~328_combout\);

-- Location: LABCELL_X51_Y11_N21
\inst4|g2:3:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersA|F[1]~1_combout\ = ( !\inst4|g1:3:regs|dataout\(1) & ( \inst4|dec_rdA|Mux31~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(1),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersA|F[1]~1_combout\);

-- Location: MLABCELL_X52_Y12_N42
\inst4|g2:5:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersA|F[1]~1_combout\ = ( \inst4|dec_rdA|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersA|F[1]~1_combout\);

-- Location: LABCELL_X57_Y11_N54
\inst4|g2:0:buffersA|F[1]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~333_combout\ = ( \inst4|dec_rdA|Mux31~23_combout\ & ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(1) & (\inst4|g1:2:regs|dataout\(1) & !\inst4|dec_rdA|Mux31~24_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~23_combout\ & ( \inst4|dec_rdA|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(1) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( \inst4|dec_rdA|Mux31~23_combout\ & ( !\inst4|dec_rdA|Mux31~25_combout\ & ( 
-- (\inst4|g1:2:regs|dataout\(1) & !\inst4|dec_rdA|Mux31~24_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~23_combout\ & ( !\inst4|dec_rdA|Mux31~25_combout\ & ( !\inst4|dec_rdA|Mux31~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000001100000011000001010000010100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~333_combout\);

-- Location: LABCELL_X53_Y12_N21
\inst4|g2:7:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersA|F[1]~1_combout\ = ( \inst4|dec_rdA|Mux31~19_combout\ & ( !\inst4|g1:7:regs|dataout\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(1),
	combout => \inst4|g2:7:buffersA|F[1]~1_combout\);

-- Location: MLABCELL_X52_Y12_N36
\inst4|g2:0:buffersA|F[1]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~334_combout\ = ( \inst4|g2:0:buffersA|F[1]~333_combout\ & ( !\inst4|g2:7:buffersA|F[1]~1_combout\ & ( (!\inst4|g2:3:buffersA|F[1]~1_combout\ & (!\inst4|g2:5:buffersA|F[1]~1_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:3:buffersA|ALT_INV_F[1]~1_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g2:5:buffersA|ALT_INV_F[1]~1_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~333_combout\,
	dataf => \inst4|g2:7:buffersA|ALT_INV_F[1]~1_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~334_combout\);

-- Location: MLABCELL_X59_Y10_N27
\inst4|g2:25:buffersA|F[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersA|F[1]~1_combout\ = ( !\inst4|g1:25:regs|dataout\(1) & ( \inst4|dec_rdA|Mux31~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(1),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersA|F[1]~1_combout\);

-- Location: MLABCELL_X59_Y10_N12
\inst4|g2:0:buffersA|F[1]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~331_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(1) & (\inst4|g1:8:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(1))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(1)))) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(1) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(1)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(1),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~331_combout\);

-- Location: MLABCELL_X59_Y10_N42
\inst4|g2:0:buffersA|F[1]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~332_combout\ = ( !\inst4|g2:25:buffersA|F[1]~1_combout\ & ( \inst4|g2:0:buffersA|F[1]~331_combout\ & ( (!\inst4|g1:28:regs|dataout\(1) & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(1))))) # (\inst4|g1:28:regs|dataout\(1) & (((!\inst4|dec_rdA|Mux31~14_combout\)) # (\inst4|g1:24:regs|dataout\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(1),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(1),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:25:buffersA|ALT_INV_F[1]~1_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[1]~331_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~332_combout\);

-- Location: MLABCELL_X52_Y12_N6
\inst4|g2:0:buffersA|F[1]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[1]~337_combout\ = ( \inst4|g2:0:buffersA|F[1]~334_combout\ & ( \inst4|g2:0:buffersA|F[1]~332_combout\ & ( (\inst4|g2:0:buffersA|F[1]~336_combout\ & (!\inst4|g2:31:buffersA|F[1]~6_combout\ & (\inst4|g2:0:buffersA|F[1]~330_combout\ & 
-- \inst4|g2:0:buffersA|F[1]~328_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[1]~336_combout\,
	datab => \inst4|g2:31:buffersA|ALT_INV_F[1]~6_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[1]~330_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[1]~328_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[1]~334_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[1]~332_combout\,
	combout => \inst4|g2:0:buffersA|F[1]~337_combout\);

-- Location: LABCELL_X51_Y10_N12
\ALU|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~0_combout\ = ( \ALU|Add1~69_sumout\ & ( \IR|dataout\(26) & ( ((!\IR|dataout\(27)) # (\inst4|g2:0:buffersA|F[0]~326_combout\)) # (\ALU|Add0~69_sumout\) ) ) ) # ( !\ALU|Add1~69_sumout\ & ( \IR|dataout\(26) & ( (\IR|dataout\(27) & 
-- ((\inst4|g2:0:buffersA|F[0]~326_combout\) # (\ALU|Add0~69_sumout\))) ) ) ) # ( \ALU|Add1~69_sumout\ & ( !\IR|dataout\(26) & ( (!\IR|dataout\(27)) # ((\ALU|Add0~69_sumout\ & \inst4|g2:0:buffersA|F[0]~326_combout\)) ) ) ) # ( !\ALU|Add1~69_sumout\ & ( 
-- !\IR|dataout\(26) & ( (\ALU|Add0~69_sumout\ & (\inst4|g2:0:buffersA|F[0]~326_combout\ & \IR|dataout\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111111110000001100000000001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~69_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[0]~326_combout\,
	datad => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Add1~69_sumout\,
	dataf => \IR|ALT_INV_dataout\(26),
	combout => \ALU|Mux32~0_combout\);

-- Location: LABCELL_X51_Y10_N57
\tri1[0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[0]~64_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux32~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[0]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux32~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[0]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux32~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[0]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( 
-- !\ALU|Mux32~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000000000001011000010111011101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \ALT_INV_IO_IN[0]~input_o\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux32~0_combout\,
	combout => \tri1[0]~64_combout\);

-- Location: FF_X56_Y6_N35
\inst4|g1:31:regs|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[0]~64_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(0));

-- Location: LABCELL_X56_Y6_N15
\inst4|g2:31:buffersA|F[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[0]~5_combout\ = (!\inst4|g1:31:regs|dataout\(0) & \inst4|dec_rdA|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(0),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[0]~5_combout\);

-- Location: LABCELL_X57_Y10_N42
\inst4|g2:5:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersA|F[0]~0_combout\ = ( !\inst4|g1:5:regs|dataout\(0) & ( \inst4|dec_rdA|Mux31~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:5:regs|ALT_INV_dataout\(0),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersA|F[0]~0_combout\);

-- Location: LABCELL_X53_Y10_N0
\inst4|g2:3:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersA|F[0]~0_combout\ = ( \inst4|dec_rdA|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(0),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersA|F[0]~0_combout\);

-- Location: LABCELL_X56_Y10_N3
\inst4|g2:0:buffersA|F[0]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~322_combout\ = ( \inst4|dec_rdA|Mux31~23_combout\ & ( \inst4|g1:2:regs|dataout\(0) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(0)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~23_combout\ & ( \inst4|g1:2:regs|dataout\(0) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(0)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~23_combout\ & ( 
-- !\inst4|g1:2:regs|dataout\(0) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000000000000000000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:0:buffersA|F[0]~322_combout\);

-- Location: LABCELL_X55_Y10_N21
\inst4|g2:7:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersA|F[0]~0_combout\ = ( \inst4|dec_rdA|Mux31~19_combout\ & ( !\inst4|g1:7:regs|dataout\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:7:buffersA|F[0]~0_combout\);

-- Location: LABCELL_X57_Y10_N12
\inst4|g2:0:buffersA|F[0]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~323_combout\ = ( \inst4|dec_rdA|Mux31~22_combout\ & ( !\inst4|g2:7:buffersA|F[0]~0_combout\ & ( (\inst4|g1:4:regs|dataout\(0) & (!\inst4|g2:5:buffersA|F[0]~0_combout\ & (!\inst4|g2:3:buffersA|F[0]~0_combout\ & 
-- \inst4|g2:0:buffersA|F[0]~322_combout\))) ) ) ) # ( !\inst4|dec_rdA|Mux31~22_combout\ & ( !\inst4|g2:7:buffersA|F[0]~0_combout\ & ( (!\inst4|g2:5:buffersA|F[0]~0_combout\ & (!\inst4|g2:3:buffersA|F[0]~0_combout\ & \inst4|g2:0:buffersA|F[0]~322_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(0),
	datab => \inst4|g2:5:buffersA|ALT_INV_F[0]~0_combout\,
	datac => \inst4|g2:3:buffersA|ALT_INV_F[0]~0_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[0]~322_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|g2:7:buffersA|ALT_INV_F[0]~0_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~323_combout\);

-- Location: LABCELL_X57_Y9_N48
\inst4|g2:25:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersA|F[0]~0_combout\ = ( \inst4|dec_rdA|Mux31~13_combout\ & ( !\inst4|g1:25:regs|dataout\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(0),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersA|F[0]~0_combout\);

-- Location: MLABCELL_X59_Y10_N36
\inst4|g2:0:buffersA|F[0]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~320_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(0) & (\inst4|g1:20:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(0))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(0)))) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(0)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(0),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~320_combout\);

-- Location: LABCELL_X57_Y10_N36
\inst4|g2:0:buffersA|F[0]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~321_combout\ = ( \inst4|dec_rdA|Mux31~14_combout\ & ( \inst4|g2:0:buffersA|F[0]~320_combout\ & ( (!\inst4|g2:25:buffersA|F[0]~0_combout\ & (\inst4|g1:24:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~15_combout\) # 
-- (\inst4|g1:28:regs|dataout\(0))))) ) ) ) # ( !\inst4|dec_rdA|Mux31~14_combout\ & ( \inst4|g2:0:buffersA|F[0]~320_combout\ & ( (!\inst4|g2:25:buffersA|F[0]~0_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000110100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(0),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:25:buffersA|ALT_INV_F[0]~0_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(0),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[0]~320_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~321_combout\);

-- Location: LABCELL_X57_Y10_N0
\inst4|g2:0:buffersA|F[0]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~316_combout\ = ( \inst4|dec_rdA|Mux31~4_combout\ & ( \inst4|dec_rdA|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(0) & (\inst4|g1:15:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(0))))) ) 
-- ) ) # ( !\inst4|dec_rdA|Mux31~4_combout\ & ( \inst4|dec_rdA|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(0)))) ) ) ) # ( \inst4|dec_rdA|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(0)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|dec_rdA|Mux31~6_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111000010100000111100100010001100110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(0),
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(0),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(0),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~316_combout\);

-- Location: LABCELL_X57_Y10_N9
\inst4|g2:30:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersA|F[0]~0_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( !\inst4|g1:30:regs|dataout\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(0),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersA|F[0]~0_combout\);

-- Location: LABCELL_X57_Y10_N30
\inst4|g2:0:buffersA|F[0]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~317_combout\ = ( \inst4|dec_rdA|Mux31~2_combout\ & ( !\inst4|g2:30:buffersA|F[0]~0_combout\ & ( (\inst4|g2:0:buffersA|F[0]~316_combout\ & (\inst4|g1:29:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(0))))) ) ) ) # ( !\inst4|dec_rdA|Mux31~2_combout\ & ( !\inst4|g2:30:buffersA|F[0]~0_combout\ & ( (\inst4|g2:0:buffersA|F[0]~316_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000000000000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(0),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[0]~316_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(0),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:30:buffersA|ALT_INV_F[0]~0_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~317_combout\);

-- Location: LABCELL_X51_Y12_N51
\inst4|g2:26:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersA|F[0]~0_combout\ = ( !\inst4|g1:26:regs|dataout\(0) & ( \inst4|dec_rdA|Mux31~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(0),
	combout => \inst4|g2:26:buffersA|F[0]~0_combout\);

-- Location: LABCELL_X51_Y12_N12
\inst4|g2:0:buffersA|F[0]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~318_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(0) & (\inst4|g1:13:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(0))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(0)))) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(0)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101001100010011000100000000111101010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(0),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(0),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(0),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~318_combout\);

-- Location: LABCELL_X51_Y12_N6
\inst4|g2:0:buffersA|F[0]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~319_combout\ = ( \inst4|g1:19:regs|dataout\(0) & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:21:regs|dataout\(0) & (!\inst4|g2:26:buffersA|F[0]~0_combout\ & \inst4|g2:0:buffersA|F[0]~318_combout\)) ) ) ) # ( 
-- !\inst4|g1:19:regs|dataout\(0) & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:21:regs|dataout\(0) & (!\inst4|dec_rdA|Mux31~8_combout\ & (!\inst4|g2:26:buffersA|F[0]~0_combout\ & \inst4|g2:0:buffersA|F[0]~318_combout\))) ) ) ) # ( 
-- \inst4|g1:19:regs|dataout\(0) & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:26:buffersA|F[0]~0_combout\ & \inst4|g2:0:buffersA|F[0]~318_combout\) ) ) ) # ( !\inst4|g1:19:regs|dataout\(0) & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~8_combout\ & (!\inst4|g2:26:buffersA|F[0]~0_combout\ & \inst4|g2:0:buffersA|F[0]~318_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001111000000000000010000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(0),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g2:26:buffersA|ALT_INV_F[0]~0_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[0]~318_combout\,
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(0),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~319_combout\);

-- Location: LABCELL_X57_Y12_N0
\inst4|g2:0:buffersA|F[0]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~324_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:6:regs|dataout\(0) & (\inst4|g1:23:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(0))))) 
-- ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(0)))) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:6:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(0)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~29_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000011010000110100000000110111010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(0),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(0),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(0),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~324_combout\);

-- Location: LABCELL_X57_Y12_N9
\inst4|g2:18:buffersA|F[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersA|F[0]~0_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(0),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersA|F[0]~0_combout\);

-- Location: LABCELL_X57_Y12_N33
\inst4|g2:0:buffersA|F[0]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~325_combout\ = ( \inst4|dec_rdA|Mux31~27_combout\ & ( !\inst4|g2:18:buffersA|F[0]~0_combout\ & ( (\inst4|g2:0:buffersA|F[0]~324_combout\ & (\inst4|g1:16:regs|dataout\(0) & ((!\inst4|dec_rdA|Mux31~28_combout\) # 
-- (\inst4|g1:17:regs|dataout\(0))))) ) ) ) # ( !\inst4|dec_rdA|Mux31~27_combout\ & ( !\inst4|g2:18:buffersA|F[0]~0_combout\ & ( (\inst4|g2:0:buffersA|F[0]~324_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101000100010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[0]~324_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(0),
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(0),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:18:buffersA|ALT_INV_F[0]~0_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~325_combout\);

-- Location: LABCELL_X57_Y10_N18
\inst4|g2:0:buffersA|F[0]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[0]~326_combout\ = ( \inst4|g2:0:buffersA|F[0]~319_combout\ & ( \inst4|g2:0:buffersA|F[0]~325_combout\ & ( (!\inst4|g2:31:buffersA|F[0]~5_combout\ & (\inst4|g2:0:buffersA|F[0]~323_combout\ & (\inst4|g2:0:buffersA|F[0]~321_combout\ & 
-- \inst4|g2:0:buffersA|F[0]~317_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[0]~5_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[0]~323_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[0]~321_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[0]~317_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[0]~319_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[0]~325_combout\,
	combout => \inst4|g2:0:buffersA|F[0]~326_combout\);

-- Location: IOIBUF_X34_Y81_N41
\IO_IN[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(24),
	o => \IO_IN[24]~input_o\);

-- Location: IOIBUF_X74_Y0_N58
\IO_IN[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(25),
	o => \IO_IN[25]~input_o\);

-- Location: IOIBUF_X38_Y81_N18
\IO_IN[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(26),
	o => \IO_IN[26]~input_o\);

-- Location: IOIBUF_X18_Y81_N41
\IO_IN[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(27),
	o => \IO_IN[27]~input_o\);

-- Location: IOIBUF_X22_Y81_N1
\IO_IN[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(28),
	o => \IO_IN[28]~input_o\);

-- Location: M10K_X49_Y6_N0
\D-Memory|ram_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: IOIBUF_X50_Y0_N92
\IO_IN[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(29),
	o => \IO_IN[29]~input_o\);

-- Location: FF_X51_Y2_N53
\inst4|g1:31:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(29));

-- Location: FF_X51_Y1_N14
\inst4|g1:17:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(29));

-- Location: FF_X51_Y1_N53
\inst4|g1:6:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(29));

-- Location: LABCELL_X50_Y2_N42
\inst4|g1:22:regs|dataout[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:22:regs|dataout[29]~feeder_combout\ = ( \tri1[29]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[29]~35_combout\,
	combout => \inst4|g1:22:regs|dataout[29]~feeder_combout\);

-- Location: FF_X50_Y2_N44
\inst4|g1:22:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:22:regs|dataout[29]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(29));

-- Location: MLABCELL_X52_Y1_N54
\inst4|g2:0:buffersA|F[29]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~161_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(29)) # ((!\inst4|g1:22:regs|dataout\(29) & \inst4|dec_rdA|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(29) & \inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000010101010111110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(29),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(29),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~161_combout\);

-- Location: FF_X56_Y2_N17
\inst4|g1:23:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(29));

-- Location: LABCELL_X51_Y1_N57
\inst4|g2:0:buffersA|F[29]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~162_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( (!\inst4|g2:0:buffersA|F[29]~161_combout\ & (\inst4|g1:23:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(29))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( (!\inst4|g2:0:buffersA|F[29]~161_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100001011000000000000101100000000000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(29),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~161_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~162_combout\);

-- Location: FF_X51_Y2_N31
\inst4|g1:16:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(29));

-- Location: FF_X51_Y1_N19
\inst4|g1:18:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(29));

-- Location: LABCELL_X51_Y1_N18
\inst4|g2:0:buffersA|F[29]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~163_combout\ = ( \inst4|g1:18:regs|dataout\(29) & ( \inst4|dec_rdA|Mux31~27_combout\ & ( (\inst4|g2:0:buffersA|F[29]~162_combout\ & \inst4|g1:16:regs|dataout\(29)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(29) & ( 
-- \inst4|dec_rdA|Mux31~27_combout\ & ( (\inst4|g2:0:buffersA|F[29]~162_combout\ & (!\inst4|dec_rdA|Mux31~26_combout\ & \inst4|g1:16:regs|dataout\(29))) ) ) ) # ( \inst4|g1:18:regs|dataout\(29) & ( !\inst4|dec_rdA|Mux31~27_combout\ & ( 
-- \inst4|g2:0:buffersA|F[29]~162_combout\ ) ) ) # ( !\inst4|g1:18:regs|dataout\(29) & ( !\inst4|dec_rdA|Mux31~27_combout\ & ( (\inst4|g2:0:buffersA|F[29]~162_combout\ & !\inst4|dec_rdA|Mux31~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100110011001100000000001100000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[29]~162_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(29),
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~163_combout\);

-- Location: FF_X51_Y2_N55
\inst4|g1:7:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(29));

-- Location: FF_X55_Y3_N26
\inst4|g1:5:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(29));

-- Location: FF_X50_Y3_N50
\inst4|g1:4:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(29));

-- Location: FF_X50_Y3_N7
\inst4|g1:2:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(29));

-- Location: FF_X50_Y3_N26
\inst4|g1:1:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(29));

-- Location: LABCELL_X50_Y3_N6
\inst4|g2:0:buffersA|F[29]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~158_combout\ = ( \inst4|g1:1:regs|dataout\(29) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(29)))) ) ) # ( !\inst4|g1:1:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~158_combout\);

-- Location: LABCELL_X50_Y3_N48
\inst4|g2:0:buffersA|F[29]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~159_combout\ = ( \inst4|g2:0:buffersA|F[29]~158_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[29]~158_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~159_combout\);

-- Location: LABCELL_X51_Y2_N36
\inst4|g2:0:buffersA|F[29]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~160_combout\ = ( \inst4|g1:7:regs|dataout\(29) & ( \inst4|g2:0:buffersA|F[29]~159_combout\ & ( (!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(29)) ) ) ) # ( !\inst4|g1:7:regs|dataout\(29) & ( 
-- \inst4|g2:0:buffersA|F[29]~159_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110011001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(29),
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[29]~159_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~160_combout\);

-- Location: FF_X55_Y2_N49
\inst4|g1:24:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(29));

-- Location: FF_X52_Y2_N16
\inst4|g1:25:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(29));

-- Location: FF_X55_Y2_N25
\inst4|g1:12:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(29));

-- Location: FF_X52_Y2_N1
\inst4|g1:8:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(29));

-- Location: MLABCELL_X52_Y2_N0
\inst4|g2:0:buffersA|F[29]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~155_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( (!\inst4|g1:8:regs|dataout\(29)) # ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(29))) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~155_combout\);

-- Location: FF_X52_Y2_N19
\inst4|g1:20:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(29));

-- Location: FF_X55_Y2_N7
\inst4|g1:28:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(29));

-- Location: MLABCELL_X52_Y2_N18
\inst4|g2:0:buffersA|F[29]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~156_combout\ = ( \inst4|g1:28:regs|dataout\(29) & ( (!\inst4|g2:0:buffersA|F[29]~155_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(29)))) ) ) # ( !\inst4|g1:28:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdA|Mux31~15_combout\ & (!\inst4|g2:0:buffersA|F[29]~155_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~155_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~156_combout\);

-- Location: MLABCELL_X52_Y2_N15
\inst4|g2:0:buffersA|F[29]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~157_combout\ = ( \inst4|g2:0:buffersA|F[29]~156_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(29))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(29) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[29]~156_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~157_combout\);

-- Location: FF_X50_Y1_N20
\inst4|g1:13:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(29));

-- Location: FF_X53_Y2_N44
\inst4|g1:21:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(29));

-- Location: FF_X53_Y2_N41
\inst4|g1:11:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(29));

-- Location: FF_X50_Y1_N5
\inst4|g1:9:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(29));

-- Location: LABCELL_X50_Y1_N0
\inst4|g2:0:buffersA|F[29]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~152_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:11:regs|dataout\(29)) # (!\inst4|g1:9:regs|dataout\(29)) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( 
-- \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(29) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:11:regs|dataout\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(29),
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(29),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~152_combout\);

-- Location: LABCELL_X50_Y1_N21
\inst4|g2:0:buffersA|F[29]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~153_combout\ = ( \inst4|dec_rdA|Mux31~9_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(29) & (\inst4|g1:21:regs|dataout\(29) & !\inst4|g2:0:buffersA|F[29]~152_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~9_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(29) & !\inst4|g2:0:buffersA|F[29]~152_combout\) ) ) ) # ( \inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( 
-- (\inst4|g1:21:regs|dataout\(29) & !\inst4|g2:0:buffersA|F[29]~152_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[29]~152_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000011110000000001010101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(29),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(29),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[29]~152_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~153_combout\);

-- Location: FF_X50_Y2_N1
\inst4|g1:26:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(29));

-- Location: FF_X53_Y2_N26
\inst4|g1:19:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(29));

-- Location: LABCELL_X50_Y2_N0
\inst4|g2:0:buffersA|F[29]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~154_combout\ = ( \inst4|g1:26:regs|dataout\(29) & ( \inst4|g1:19:regs|dataout\(29) & ( \inst4|g2:0:buffersA|F[29]~153_combout\ ) ) ) # ( !\inst4|g1:26:regs|dataout\(29) & ( \inst4|g1:19:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdA|Mux31~7_combout\ & \inst4|g2:0:buffersA|F[29]~153_combout\) ) ) ) # ( \inst4|g1:26:regs|dataout\(29) & ( !\inst4|g1:19:regs|dataout\(29) & ( (!\inst4|dec_rdA|Mux31~8_combout\ & \inst4|g2:0:buffersA|F[29]~153_combout\) ) ) ) # ( 
-- !\inst4|g1:26:regs|dataout\(29) & ( !\inst4|g1:19:regs|dataout\(29) & ( (!\inst4|dec_rdA|Mux31~8_combout\ & (!\inst4|dec_rdA|Mux31~7_combout\ & \inst4|g2:0:buffersA|F[29]~153_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100110000000000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[29]~153_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g1:19:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~154_combout\);

-- Location: LABCELL_X51_Y2_N0
\inst4|g2:0:buffersA|F[29]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~164_combout\ = ( \inst4|g2:0:buffersA|F[29]~157_combout\ & ( \inst4|g2:0:buffersA|F[29]~154_combout\ & ( (\inst4|g2:0:buffersA|F[29]~163_combout\ & \inst4|g2:0:buffersA|F[29]~160_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[29]~163_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~160_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~157_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[29]~154_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~164_combout\);

-- Location: FF_X56_Y6_N37
\inst4|g1:29:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(29));

-- Location: FF_X50_Y6_N26
\inst4|g1:14:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(29));

-- Location: FF_X55_Y8_N56
\inst4|g1:10:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(29));

-- Location: LABCELL_X50_Y6_N54
\inst4|g2:0:buffersA|F[29]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~149_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( \inst4|g1:10:regs|dataout\(29) & ( (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(29)) ) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- \inst4|g1:10:regs|dataout\(29) & ( (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(29)) ) ) ) # ( \inst4|dec_rdA|Mux31~5_combout\ & ( !\inst4|g1:10:regs|dataout\(29) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- !\inst4|g1:10:regs|dataout\(29) & ( (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111111111111111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(29),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~149_combout\);

-- Location: FF_X50_Y6_N59
\inst4|g1:27:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(29));

-- Location: FF_X55_Y8_N13
\inst4|g1:15:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(29));

-- Location: LABCELL_X50_Y6_N42
\inst4|g2:0:buffersA|F[29]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~150_combout\ = ( \inst4|g1:15:regs|dataout\(29) & ( (!\inst4|g2:0:buffersA|F[29]~149_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(29)))) ) ) # ( !\inst4|g1:15:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdA|Mux31~4_combout\ & (!\inst4|g2:0:buffersA|F[29]~149_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~149_combout\,
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~150_combout\);

-- Location: FF_X50_Y6_N41
\inst4|g1:30:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(29));

-- Location: LABCELL_X50_Y6_N48
\inst4|g2:0:buffersA|F[29]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~151_combout\ = ( \inst4|g1:30:regs|dataout\(29) & ( (\inst4|g2:0:buffersA|F[29]~150_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(29)))) ) ) # ( !\inst4|g1:30:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdA|Mux31~1_combout\ & (\inst4|g2:0:buffersA|F[29]~150_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(29),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[29]~150_combout\,
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersA|F[29]~151_combout\);

-- Location: LABCELL_X50_Y2_N39
\inst4|g2:0:buffersA|F[29]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[29]~165_combout\ = ( \inst4|g2:0:buffersA|F[29]~164_combout\ & ( \inst4|g2:0:buffersA|F[29]~151_combout\ & ( (!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(29),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[29]~164_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[29]~151_combout\,
	combout => \inst4|g2:0:buffersA|F[29]~165_combout\);

-- Location: IOIBUF_X24_Y0_N1
\IO_IN[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(21),
	o => \IO_IN[21]~input_o\);

-- Location: IOIBUF_X89_Y20_N61
\IO_IN[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(12),
	o => \IO_IN[12]~input_o\);

-- Location: IOIBUF_X56_Y0_N35
\IO_IN[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(14),
	o => \IO_IN[14]~input_o\);

-- Location: IOIBUF_X16_Y81_N1
\IO_IN[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(16),
	o => \IO_IN[16]~input_o\);

-- Location: IOIBUF_X89_Y9_N38
\IO_IN[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(18),
	o => \IO_IN[18]~input_o\);

-- Location: IOIBUF_X54_Y0_N52
\IO_IN[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(19),
	o => \IO_IN[19]~input_o\);

-- Location: M10K_X49_Y5_N0
\D-Memory|ram_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:D-Memory|altsyncram:ram_rtl_0|altsyncram_auc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \UC|DM_Wr~q\,
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \D-Memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X53_Y4_N2
\inst4|g1:7:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(19));

-- Location: FF_X47_Y4_N34
\inst4|g1:3:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(19));

-- Location: FF_X55_Y5_N22
\inst4|g1:5:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(19));

-- Location: FF_X56_Y5_N37
\inst4|g1:4:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(19));

-- Location: FF_X56_Y5_N8
\inst4|g1:2:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(19));

-- Location: FF_X56_Y5_N53
\inst4|g1:1:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(19));

-- Location: LABCELL_X56_Y5_N51
\inst4|g2:0:buffersA|F[19]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~241_combout\ = ( \inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & (\inst4|g1:2:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(19))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010100010001010101000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(19),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~241_combout\);

-- Location: LABCELL_X56_Y5_N36
\inst4|g2:0:buffersA|F[19]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~242_combout\ = ( \inst4|g2:0:buffersA|F[19]~241_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(19))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~241_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~242_combout\);

-- Location: MLABCELL_X47_Y4_N33
\inst4|g2:0:buffersA|F[19]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~243_combout\ = ( \inst4|g2:0:buffersA|F[19]~242_combout\ & ( (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # ((\inst4|g1:7:regs|dataout\(19))))) # (\inst4|dec_rdA|Mux31~20_combout\ & 
-- (\inst4|g1:3:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~242_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~243_combout\);

-- Location: FF_X50_Y4_N29
\inst4|g1:26:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(19));

-- Location: FF_X47_Y4_N17
\inst4|g1:19:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(19));

-- Location: FF_X53_Y8_N17
\inst4|g1:9:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(19));

-- Location: FF_X48_Y9_N7
\inst4|g1:11:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(19));

-- Location: LABCELL_X48_Y9_N6
\inst4|g2:0:buffersA|F[19]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~235_combout\ = (!\inst4|dec_rdA|Mux31~12_combout\ & (\inst4|dec_rdA|Mux31~11_combout\ & (!\inst4|g1:9:regs|dataout\(19)))) # (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(19)) # 
-- ((\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(19)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100110000011101010011000001110101001100000111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersA|F[19]~235_combout\);

-- Location: FF_X48_Y8_N49
\inst4|g1:13:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(19));

-- Location: FF_X50_Y4_N20
\inst4|g1:21:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(19));

-- Location: LABCELL_X48_Y8_N48
\inst4|g2:0:buffersA|F[19]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~236_combout\ = ( \inst4|g1:21:regs|dataout\(19) & ( (!\inst4|g2:0:buffersA|F[19]~235_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19)))) ) ) # ( !\inst4|g1:21:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdA|Mux31~9_combout\ & (!\inst4|g2:0:buffersA|F[19]~235_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[19]~235_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersA|F[19]~236_combout\);

-- Location: MLABCELL_X47_Y4_N12
\inst4|g2:0:buffersA|F[19]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~237_combout\ = ( \inst4|g1:19:regs|dataout\(19) & ( \inst4|g2:0:buffersA|F[19]~236_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:19:regs|dataout\(19) & ( 
-- \inst4|g2:0:buffersA|F[19]~236_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000101010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(19),
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~236_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~237_combout\);

-- Location: LABCELL_X46_Y4_N3
\inst4|g1:18:regs|dataout[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[19]~feeder_combout\ = ( \tri1[19]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[19]~45_combout\,
	combout => \inst4|g1:18:regs|dataout[19]~feeder_combout\);

-- Location: FF_X46_Y4_N5
\inst4|g1:18:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[19]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(19));

-- Location: FF_X47_Y4_N5
\inst4|g1:16:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(19));

-- Location: LABCELL_X61_Y8_N12
\inst4|g1:23:regs|dataout[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[19]~feeder_combout\ = ( \tri1[19]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[19]~45_combout\,
	combout => \inst4|g1:23:regs|dataout[19]~feeder_combout\);

-- Location: FF_X61_Y8_N14
\inst4|g1:23:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[19]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(19));

-- Location: LABCELL_X46_Y4_N54
\inst4|g1:17:regs|dataout[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[19]~feeder_combout\ = ( \tri1[19]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[19]~45_combout\,
	combout => \inst4|g1:17:regs|dataout[19]~feeder_combout\);

-- Location: FF_X46_Y4_N56
\inst4|g1:17:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[19]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(19));

-- Location: LABCELL_X61_Y8_N42
\inst4|g1:6:regs|dataout[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[19]~feeder_combout\ = ( \tri1[19]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[19]~45_combout\,
	combout => \inst4|g1:6:regs|dataout[19]~feeder_combout\);

-- Location: FF_X61_Y8_N44
\inst4|g1:6:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[19]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(19));

-- Location: FF_X50_Y7_N8
\inst4|g1:22:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(19));

-- Location: LABCELL_X61_Y8_N36
\inst4|g2:0:buffersA|F[19]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~244_combout\ = ( \inst4|dec_rdA|Mux31~31_combout\ & ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(19)) # (!\inst4|g1:22:regs|dataout\(19)) ) ) ) # ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(19) ) ) ) # ( \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:22:regs|dataout\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(19),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(19),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~244_combout\);

-- Location: LABCELL_X61_Y8_N54
\inst4|g2:0:buffersA|F[19]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~245_combout\ = ( !\inst4|g2:0:buffersA|F[19]~244_combout\ & ( \inst4|dec_rdA|Mux31~28_combout\ & ( (\inst4|g1:17:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[19]~244_combout\ & ( !\inst4|dec_rdA|Mux31~28_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000000000000000000000111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(19),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~244_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~245_combout\);

-- Location: MLABCELL_X47_Y4_N3
\inst4|g2:0:buffersA|F[19]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~246_combout\ = ( \inst4|g2:0:buffersA|F[19]~245_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\ & ((!\inst4|dec_rdA|Mux31~26_combout\) # ((\inst4|g1:18:regs|dataout\(19))))) # (\inst4|dec_rdA|Mux31~27_combout\ & 
-- (\inst4|g1:16:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~245_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~246_combout\);

-- Location: FF_X56_Y4_N26
\inst4|g1:25:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(19));

-- Location: FF_X57_Y4_N49
\inst4|g1:24:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(19));

-- Location: FF_X57_Y7_N23
\inst4|g1:28:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(19));

-- Location: FF_X57_Y7_N50
\inst4|g1:12:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(19));

-- Location: FF_X57_Y7_N17
\inst4|g1:8:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(19));

-- Location: LABCELL_X57_Y7_N51
\inst4|g2:0:buffersA|F[19]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~238_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(19)) # (!\inst4|g1:8:regs|dataout\(19)) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( 
-- \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(19) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:8:regs|dataout\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(19),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(19),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~238_combout\);

-- Location: FF_X57_Y4_N44
\inst4|g1:20:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(19));

-- Location: LABCELL_X57_Y4_N15
\inst4|g2:0:buffersA|F[19]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~239_combout\ = ( \inst4|g1:20:regs|dataout\(19) & ( (!\inst4|g2:0:buffersA|F[19]~238_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(19)))) ) ) # ( !\inst4|g1:20:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdA|Mux31~16_combout\ & (!\inst4|g2:0:buffersA|F[19]~238_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(19),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[19]~238_combout\,
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersA|F[19]~239_combout\);

-- Location: LABCELL_X57_Y4_N48
\inst4|g2:0:buffersA|F[19]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~240_combout\ = ( \inst4|g2:0:buffersA|F[19]~239_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(19))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~239_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~240_combout\);

-- Location: MLABCELL_X47_Y4_N45
\inst4|g2:0:buffersA|F[19]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~247_combout\ = ( \inst4|g2:0:buffersA|F[19]~240_combout\ & ( (\inst4|g2:0:buffersA|F[19]~243_combout\ & (\inst4|g2:0:buffersA|F[19]~237_combout\ & \inst4|g2:0:buffersA|F[19]~246_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[19]~243_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[19]~237_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[19]~246_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~240_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~247_combout\);

-- Location: FF_X50_Y7_N2
\inst4|g1:30:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(19));

-- Location: FF_X47_Y6_N44
\inst4|g1:29:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(19));

-- Location: FF_X47_Y6_N29
\inst4|g1:15:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(19));

-- Location: FF_X47_Y6_N50
\inst4|g1:27:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(19));

-- Location: FF_X50_Y9_N47
\inst4|g1:14:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(19));

-- Location: FF_X50_Y9_N5
\inst4|g1:10:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(19));

-- Location: LABCELL_X50_Y9_N15
\inst4|g2:0:buffersA|F[19]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~232_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(19)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(19))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(19),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~232_combout\);

-- Location: MLABCELL_X47_Y6_N48
\inst4|g2:0:buffersA|F[19]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~233_combout\ = ( !\inst4|g2:0:buffersA|F[19]~232_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(19))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(19) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[19]~232_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~233_combout\);

-- Location: LABCELL_X50_Y7_N57
\inst4|g2:0:buffersA|F[19]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~234_combout\ = ( \inst4|g2:0:buffersA|F[19]~233_combout\ & ( (!\inst4|g1:30:regs|dataout\(19) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(19))))) # 
-- (\inst4|g1:30:regs|dataout\(19) & (((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000001101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(19),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(19),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[19]~233_combout\,
	combout => \inst4|g2:0:buffersA|F[19]~234_combout\);

-- Location: LABCELL_X50_Y7_N27
\inst4|g2:0:buffersA|F[19]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[19]~248_combout\ = ( \inst4|g1:31:regs|dataout\(19) & ( (\inst4|g2:0:buffersA|F[19]~247_combout\ & \inst4|g2:0:buffersA|F[19]~234_combout\) ) ) # ( !\inst4|g1:31:regs|dataout\(19) & ( (\inst4|g2:0:buffersA|F[19]~247_combout\ & 
-- (!\inst4|dec_rdA|Mux31~0_combout\ & \inst4|g2:0:buffersA|F[19]~234_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001010000010100000100000001000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[19]~247_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[19]~234_combout\,
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersA|F[19]~248_combout\);

-- Location: MLABCELL_X52_Y7_N36
\ALU|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~105_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[12]~239_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~62\ ))
-- \ALU|Add0~106\ = CARRY(( !\inst4|g2:0:buffersB|F[12]~239_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[12]~239_combout\,
	cin => \ALU|Add0~62\,
	sumout => \ALU|Add0~105_sumout\,
	cout => \ALU|Add0~106\);

-- Location: MLABCELL_X52_Y7_N39
\ALU|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~109_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[13]~228_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~106\ ))
-- \ALU|Add0~110\ = CARRY(( !\inst4|g2:0:buffersB|F[13]~228_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[13]~228_combout\,
	cin => \ALU|Add0~106\,
	sumout => \ALU|Add0~109_sumout\,
	cout => \ALU|Add0~110\);

-- Location: MLABCELL_X52_Y7_N42
\ALU|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~121_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[14]~222_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~110\ ))
-- \ALU|Add0~122\ = CARRY(( !\inst4|g2:0:buffersB|F[14]~222_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[14]~222_combout\,
	cin => \ALU|Add0~110\,
	sumout => \ALU|Add0~121_sumout\,
	cout => \ALU|Add0~122\);

-- Location: MLABCELL_X52_Y7_N45
\ALU|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~125_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[15]~216_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~122\ ))
-- \ALU|Add0~126\ = CARRY(( !\inst4|g2:0:buffersB|F[15]~216_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[15]~216_combout\,
	cin => \ALU|Add0~122\,
	sumout => \ALU|Add0~125_sumout\,
	cout => \ALU|Add0~126\);

-- Location: MLABCELL_X52_Y7_N48
\ALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[16]~210_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~126\ ))
-- \ALU|Add0~22\ = CARRY(( !\inst4|g2:0:buffersB|F[16]~210_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[16]~210_combout\,
	cin => \ALU|Add0~126\,
	sumout => \ALU|Add0~21_sumout\,
	cout => \ALU|Add0~22\);

-- Location: MLABCELL_X52_Y7_N51
\ALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[17]~204_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~22\ ))
-- \ALU|Add0~26\ = CARRY(( !\inst4|g2:0:buffersB|F[17]~204_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[17]~204_combout\,
	cin => \ALU|Add0~22\,
	sumout => \ALU|Add0~25_sumout\,
	cout => \ALU|Add0~26\);

-- Location: MLABCELL_X52_Y7_N54
\ALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~45_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[18]~198_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~26\ ))
-- \ALU|Add0~46\ = CARRY(( !\inst4|g2:0:buffersB|F[18]~198_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[18]~198_combout\,
	cin => \ALU|Add0~26\,
	sumout => \ALU|Add0~45_sumout\,
	cout => \ALU|Add0~46\);

-- Location: MLABCELL_X52_Y7_N57
\ALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~49_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[19]~192_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~46\ ))
-- \ALU|Add0~50\ = CARRY(( !\inst4|g2:0:buffersB|F[19]~192_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[19]~192_combout\,
	cin => \ALU|Add0~46\,
	sumout => \ALU|Add0~49_sumout\,
	cout => \ALU|Add0~50\);

-- Location: FF_X55_Y4_N38
\inst4|g1:31:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(18));

-- Location: FF_X47_Y5_N56
\inst4|g1:29:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(18));

-- Location: FF_X48_Y7_N22
\inst4|g1:30:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(18));

-- Location: FF_X47_Y5_N25
\inst4|g1:27:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(18));

-- Location: FF_X47_Y5_N8
\inst4|g1:14:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(18));

-- Location: FF_X48_Y7_N35
\inst4|g1:10:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(18));

-- Location: LABCELL_X48_Y7_N6
\inst4|g2:0:buffersA|F[18]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~215_combout\ = ( \inst4|g1:10:regs|dataout\(18) & ( (!\inst4|g1:14:regs|dataout\(18) & \inst4|dec_rdA|Mux31~6_combout\) ) ) # ( !\inst4|g1:10:regs|dataout\(18) & ( ((!\inst4|g1:14:regs|dataout\(18) & 
-- \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~215_combout\);

-- Location: FF_X48_Y7_N17
\inst4|g1:15:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(18));

-- Location: LABCELL_X48_Y7_N12
\inst4|g2:0:buffersA|F[18]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~216_combout\ = ( \inst4|g1:15:regs|dataout\(18) & ( (!\inst4|g2:0:buffersA|F[18]~215_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(18)))) ) ) # ( !\inst4|g1:15:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdA|Mux31~4_combout\ & (!\inst4|g2:0:buffersA|F[18]~215_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000110001000000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(18),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[18]~215_combout\,
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~216_combout\);

-- Location: LABCELL_X48_Y7_N21
\inst4|g2:0:buffersA|F[18]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~217_combout\ = ( \inst4|g2:0:buffersA|F[18]~216_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(18))))) # (\inst4|dec_rdA|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(18) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~216_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~217_combout\);

-- Location: FF_X43_Y7_N56
\inst4|g1:17:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(18));

-- Location: FF_X43_Y7_N50
\inst4|g1:6:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(18));

-- Location: FF_X50_Y7_N20
\inst4|g1:22:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(18));

-- Location: LABCELL_X43_Y7_N45
\inst4|g2:0:buffersA|F[18]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~227_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:6:regs|dataout\(18)) # (!\inst4|g1:22:regs|dataout\(18)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(18) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011111111000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(18),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~227_combout\);

-- Location: FF_X53_Y5_N50
\inst4|g1:23:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(18));

-- Location: LABCELL_X43_Y7_N27
\inst4|g2:0:buffersA|F[18]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~228_combout\ = ( \inst4|g1:23:regs|dataout\(18) & ( \inst4|dec_rdA|Mux31~28_combout\ & ( (\inst4|g1:17:regs|dataout\(18) & !\inst4|g2:0:buffersA|F[18]~227_combout\) ) ) ) # ( !\inst4|g1:23:regs|dataout\(18) & ( 
-- \inst4|dec_rdA|Mux31~28_combout\ & ( (\inst4|g1:17:regs|dataout\(18) & (!\inst4|g2:0:buffersA|F[18]~227_combout\ & !\inst4|dec_rdA|Mux31~29_combout\)) ) ) ) # ( \inst4|g1:23:regs|dataout\(18) & ( !\inst4|dec_rdA|Mux31~28_combout\ & ( 
-- !\inst4|g2:0:buffersA|F[18]~227_combout\ ) ) ) # ( !\inst4|g1:23:regs|dataout\(18) & ( !\inst4|dec_rdA|Mux31~28_combout\ & ( (!\inst4|g2:0:buffersA|F[18]~227_combout\ & !\inst4|dec_rdA|Mux31~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011001100110001000100000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(18),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[18]~227_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g1:23:regs|ALT_INV_dataout\(18),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~228_combout\);

-- Location: FF_X43_Y7_N26
\inst4|g1:16:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(18));

-- Location: FF_X53_Y5_N56
\inst4|g1:18:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(18));

-- Location: LABCELL_X43_Y7_N0
\inst4|g2:0:buffersA|F[18]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~229_combout\ = ( \inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g1:18:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~228_combout\ & \inst4|g1:16:regs|dataout\(18)) ) ) ) # ( !\inst4|dec_rdA|Mux31~27_combout\ & ( 
-- \inst4|g1:18:regs|dataout\(18) & ( \inst4|g2:0:buffersA|F[18]~228_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~27_combout\ & ( !\inst4|g1:18:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~228_combout\ & (!\inst4|dec_rdA|Mux31~26_combout\ & 
-- \inst4|g1:16:regs|dataout\(18))) ) ) ) # ( !\inst4|dec_rdA|Mux31~27_combout\ & ( !\inst4|g1:18:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~228_combout\ & !\inst4|dec_rdA|Mux31~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000001000000010001010101010101010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[18]~228_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(18),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~229_combout\);

-- Location: FF_X47_Y9_N26
\inst4|g1:19:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(18));

-- Location: FF_X47_Y9_N2
\inst4|g1:21:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(18));

-- Location: FF_X53_Y8_N59
\inst4|g1:13:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(18));

-- Location: FF_X48_Y9_N13
\inst4|g1:9:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(18));

-- Location: FF_X48_Y9_N46
\inst4|g1:11:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(18));

-- Location: LABCELL_X48_Y9_N45
\inst4|g2:0:buffersA|F[18]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~218_combout\ = (!\inst4|dec_rdA|Mux31~12_combout\ & (\inst4|dec_rdA|Mux31~11_combout\ & (!\inst4|g1:9:regs|dataout\(18)))) # (\inst4|dec_rdA|Mux31~12_combout\ & ((!\inst4|g1:11:regs|dataout\(18)) # 
-- ((\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(18)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100110000011101010011000001110101001100000111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~218_combout\);

-- Location: MLABCELL_X47_Y9_N45
\inst4|g2:0:buffersA|F[18]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~219_combout\ = ( \inst4|g1:13:regs|dataout\(18) & ( !\inst4|g2:0:buffersA|F[18]~218_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:13:regs|dataout\(18) & ( 
-- !\inst4|g2:0:buffersA|F[18]~218_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111011101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(18),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g1:13:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~218_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~219_combout\);

-- Location: FF_X53_Y5_N14
\inst4|g1:26:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(18));

-- Location: MLABCELL_X47_Y9_N27
\inst4|g2:0:buffersA|F[18]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~220_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g1:26:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~219_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(18)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g1:26:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~219_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(18)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~7_combout\ & ( 
-- !\inst4|g1:26:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~219_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001000000000000000000110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(18),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[18]~219_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~220_combout\);

-- Location: FF_X47_Y7_N35
\inst4|g1:4:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(18));

-- Location: FF_X57_Y5_N32
\inst4|g1:5:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(18));

-- Location: FF_X57_Y5_N38
\inst4|g1:2:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(18));

-- Location: FF_X47_Y7_N41
\inst4|g1:1:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(18));

-- Location: MLABCELL_X47_Y7_N12
\inst4|g2:0:buffersA|F[18]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~224_combout\ = ( \inst4|g1:1:regs|dataout\(18) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(18)))) ) ) # ( !\inst4|g1:1:regs|dataout\(18) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~224_combout\);

-- Location: MLABCELL_X47_Y7_N54
\inst4|g2:0:buffersA|F[18]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~225_combout\ = ( \inst4|g2:0:buffersA|F[18]~224_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(18))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(18) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~224_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~225_combout\);

-- Location: LABCELL_X57_Y3_N30
\inst4|g1:3:regs|dataout[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:3:regs|dataout[18]~feeder_combout\ = ( \tri1[18]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[18]~46_combout\,
	combout => \inst4|g1:3:regs|dataout[18]~feeder_combout\);

-- Location: FF_X57_Y3_N32
\inst4|g1:3:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:3:regs|dataout[18]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(18));

-- Location: FF_X47_Y7_N26
\inst4|g1:7:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(18));

-- Location: MLABCELL_X47_Y7_N27
\inst4|g2:0:buffersA|F[18]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~226_combout\ = ( \inst4|dec_rdA|Mux31~20_combout\ & ( \inst4|g1:7:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~225_combout\ & \inst4|g1:3:regs|dataout\(18)) ) ) ) # ( !\inst4|dec_rdA|Mux31~20_combout\ & ( 
-- \inst4|g1:7:regs|dataout\(18) & ( \inst4|g2:0:buffersA|F[18]~225_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~20_combout\ & ( !\inst4|g1:7:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~225_combout\ & (\inst4|g1:3:regs|dataout\(18) & 
-- !\inst4|dec_rdA|Mux31~19_combout\)) ) ) ) # ( !\inst4|dec_rdA|Mux31~20_combout\ & ( !\inst4|g1:7:regs|dataout\(18) & ( (\inst4|g2:0:buffersA|F[18]~225_combout\ & !\inst4|dec_rdA|Mux31~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000001010000000001010101010101010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[18]~225_combout\,
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersA|F[18]~226_combout\);

-- Location: FF_X59_Y7_N22
\inst4|g1:24:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(18));

-- Location: FF_X57_Y8_N11
\inst4|g1:20:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(18));

-- Location: FF_X59_Y7_N40
\inst4|g1:28:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(18));

-- Location: FF_X59_Y7_N32
\inst4|g1:12:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(18));

-- Location: FF_X56_Y9_N56
\inst4|g1:8:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(18));

-- Location: MLABCELL_X59_Y7_N12
\inst4|g2:0:buffersA|F[18]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~221_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (!\inst4|g1:12:regs|dataout\(18) & ((\inst4|dec_rdA|Mux31~18_combout\)))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(18)) # 
-- ((!\inst4|g1:12:regs|dataout\(18) & \inst4|dec_rdA|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011011100010100001101110001010000110111000101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(18),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~221_combout\);

-- Location: MLABCELL_X59_Y7_N39
\inst4|g2:0:buffersA|F[18]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~222_combout\ = ( !\inst4|g2:0:buffersA|F[18]~221_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # ((\inst4|g1:28:regs|dataout\(18))))) # (\inst4|dec_rdA|Mux31~16_combout\ & 
-- (\inst4|g1:20:regs|dataout\(18) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~221_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~222_combout\);

-- Location: MLABCELL_X59_Y7_N21
\inst4|g2:0:buffersA|F[18]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~223_combout\ = ( \inst4|g2:0:buffersA|F[18]~222_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(18))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(18) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~222_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~223_combout\);

-- Location: MLABCELL_X47_Y7_N6
\inst4|g2:0:buffersA|F[18]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~230_combout\ = ( \inst4|g2:0:buffersA|F[18]~226_combout\ & ( \inst4|g2:0:buffersA|F[18]~223_combout\ & ( (\inst4|g2:0:buffersA|F[18]~229_combout\ & \inst4|g2:0:buffersA|F[18]~220_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[18]~229_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[18]~220_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[18]~226_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~223_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~230_combout\);

-- Location: MLABCELL_X47_Y7_N45
\inst4|g2:0:buffersA|F[18]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[18]~231_combout\ = ( \inst4|g2:0:buffersA|F[18]~230_combout\ & ( (\inst4|g2:0:buffersA|F[18]~217_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(18),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[18]~217_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[18]~230_combout\,
	combout => \inst4|g2:0:buffersA|F[18]~231_combout\);

-- Location: FF_X48_Y7_N38
\inst4|g1:30:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(17));

-- Location: FF_X47_Y5_N43
\inst4|g1:27:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(17));

-- Location: FF_X48_Y7_N44
\inst4|g1:15:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(17));

-- Location: FF_X48_Y7_N29
\inst4|g1:10:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(17));

-- Location: FF_X47_Y5_N14
\inst4|g1:14:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(17));

-- Location: LABCELL_X48_Y7_N27
\inst4|g2:0:buffersA|F[17]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~132_combout\ = ( \inst4|g1:14:regs|dataout\(17) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(17)) ) ) # ( !\inst4|g1:14:regs|dataout\(17) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(17))) # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~132_combout\);

-- Location: LABCELL_X48_Y7_N45
\inst4|g2:0:buffersA|F[17]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~133_combout\ = ( !\inst4|g2:0:buffersA|F[17]~132_combout\ & ( \inst4|dec_rdA|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(17) & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[17]~132_combout\ & ( !\inst4|dec_rdA|Mux31~4_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000000000000000000001111000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(17),
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(17),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[17]~132_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~133_combout\);

-- Location: FF_X47_Y5_N2
\inst4|g1:29:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(17));

-- Location: LABCELL_X48_Y7_N18
\inst4|g2:0:buffersA|F[17]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~134_combout\ = ( \inst4|g1:29:regs|dataout\(17) & ( (\inst4|g2:0:buffersA|F[17]~133_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(17)))) ) ) # ( !\inst4|g1:29:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdA|Mux31~2_combout\ & (\inst4|g2:0:buffersA|F[17]~133_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(17),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~133_combout\,
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~134_combout\);

-- Location: LABCELL_X48_Y3_N30
\inst4|g1:31:regs|dataout[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[17]~feeder_combout\ = ( \tri1[17]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[17]~47_combout\,
	combout => \inst4|g1:31:regs|dataout[17]~feeder_combout\);

-- Location: FF_X48_Y3_N32
\inst4|g1:31:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[17]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(17));

-- Location: FF_X47_Y7_N5
\inst4|g1:7:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(17));

-- Location: FF_X52_Y6_N53
\inst4|g1:5:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(17));

-- Location: FF_X47_Y7_N58
\inst4|g1:4:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(17));

-- Location: FF_X47_Y7_N16
\inst4|g1:1:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(17));

-- Location: FF_X57_Y5_N26
\inst4|g1:2:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(17));

-- Location: MLABCELL_X47_Y7_N15
\inst4|g2:0:buffersA|F[17]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~141_combout\ = ( \inst4|g1:2:regs|dataout\(17) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(17)))) ) ) # ( !\inst4|g1:2:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100000001000100010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~141_combout\);

-- Location: MLABCELL_X47_Y7_N57
\inst4|g2:0:buffersA|F[17]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~142_combout\ = ( \inst4|g2:0:buffersA|F[17]~141_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(17))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(17) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~141_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~142_combout\);

-- Location: FF_X53_Y4_N8
\inst4|g1:3:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(17));

-- Location: MLABCELL_X47_Y7_N21
\inst4|g2:0:buffersA|F[17]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~143_combout\ = ( \inst4|g1:3:regs|dataout\(17) & ( (\inst4|g2:0:buffersA|F[17]~142_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(17)))) ) ) # ( !\inst4|g1:3:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdA|Mux31~20_combout\ & (\inst4|g2:0:buffersA|F[17]~142_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000010100000001000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(17),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[17]~142_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~143_combout\);

-- Location: FF_X53_Y5_N26
\inst4|g1:18:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(17));

-- Location: FF_X53_Y5_N44
\inst4|g1:23:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(17));

-- Location: FF_X53_Y6_N32
\inst4|g1:6:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(17));

-- Location: FF_X53_Y6_N44
\inst4|g1:22:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(17));

-- Location: LABCELL_X53_Y6_N51
\inst4|g2:0:buffersA|F[17]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~144_combout\ = ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:22:regs|dataout\(17)) # ((\inst4|dec_rdA|Mux31~30_combout\ & !\inst4|g1:6:regs|dataout\(17))) ) ) # ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~30_combout\ & !\inst4|g1:6:regs|dataout\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011110100111101001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(17),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(17),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~144_combout\);

-- Location: FF_X53_Y6_N14
\inst4|g1:17:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(17));

-- Location: LABCELL_X53_Y6_N0
\inst4|g2:0:buffersA|F[17]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~145_combout\ = ( \inst4|g1:17:regs|dataout\(17) & ( (!\inst4|g2:0:buffersA|F[17]~144_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)))) ) ) # ( !\inst4|g1:17:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdA|Mux31~28_combout\ & (!\inst4|g2:0:buffersA|F[17]~144_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(17),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~144_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~145_combout\);

-- Location: LABCELL_X48_Y7_N51
\inst4|g2:0:buffersA|F[17]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~146_combout\ = ( \inst4|g2:0:buffersA|F[17]~145_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(17))))) # (\inst4|dec_rdA|Mux31~26_combout\ & 
-- (\inst4|g1:18:regs|dataout\(17) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~145_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~146_combout\);

-- Location: FF_X59_Y7_N53
\inst4|g1:28:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(17));

-- Location: FF_X56_Y4_N50
\inst4|g1:20:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(17));

-- Location: FF_X57_Y7_N41
\inst4|g1:8:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(17));

-- Location: FF_X59_Y7_N35
\inst4|g1:12:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(17));

-- Location: MLABCELL_X59_Y7_N33
\inst4|g2:0:buffersA|F[17]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~138_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(17))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(17)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(17)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~138_combout\);

-- Location: MLABCELL_X59_Y7_N36
\inst4|g2:0:buffersA|F[17]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~139_combout\ = ( !\inst4|g2:0:buffersA|F[17]~138_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # ((\inst4|g1:28:regs|dataout\(17))))) # (\inst4|dec_rdA|Mux31~16_combout\ & 
-- (\inst4|g1:20:regs|dataout\(17) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(17),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~138_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~139_combout\);

-- Location: FF_X56_Y4_N32
\inst4|g1:25:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(17));

-- Location: FF_X59_Y7_N11
\inst4|g1:24:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(17));

-- Location: MLABCELL_X59_Y7_N18
\inst4|g2:0:buffersA|F[17]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~140_combout\ = ( \inst4|g1:24:regs|dataout\(17) & ( (\inst4|g2:0:buffersA|F[17]~139_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(17)))) ) ) # ( !\inst4|g1:24:regs|dataout\(17) & ( 
-- (!\inst4|dec_rdA|Mux31~14_combout\ & (\inst4|g2:0:buffersA|F[17]~139_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000010000000101000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[17]~139_combout\,
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersA|F[17]~140_combout\);

-- Location: FF_X48_Y6_N20
\inst4|g1:19:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(17));

-- Location: FF_X56_Y9_N25
\inst4|g1:26:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(17));

-- Location: LABCELL_X45_Y6_N39
\inst4|g1:21:regs|dataout[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:21:regs|dataout[17]~feeder_combout\ = ( \tri1[17]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[17]~47_combout\,
	combout => \inst4|g1:21:regs|dataout[17]~feeder_combout\);

-- Location: FF_X45_Y6_N41
\inst4|g1:21:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:21:regs|dataout[17]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(17));

-- Location: FF_X48_Y9_N38
\inst4|g1:9:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(17));

-- Location: FF_X48_Y9_N44
\inst4|g1:11:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(17));

-- Location: LABCELL_X48_Y9_N24
\inst4|g2:0:buffersA|F[17]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~135_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( (!\inst4|g1:11:regs|dataout\(17)) # ((!\inst4|g1:9:regs|dataout\(17) & \inst4|dec_rdA|Mux31~11_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( 
-- (!\inst4|g1:9:regs|dataout\(17) & \inst4|dec_rdA|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011001110110011101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~135_combout\);

-- Location: FF_X53_Y8_N47
\inst4|g1:13:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(17));

-- Location: LABCELL_X45_Y6_N30
\inst4|g2:0:buffersA|F[17]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~136_combout\ = ( \inst4|g1:13:regs|dataout\(17) & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersA|F[17]~135_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(17)))) ) ) ) # ( 
-- \inst4|g1:13:regs|dataout\(17) & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersA|F[17]~135_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(17)))) ) ) ) # ( !\inst4|g1:13:regs|dataout\(17) & ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersA|F[17]~135_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100110000000000000000000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~135_combout\,
	datae => \inst4|g1:13:regs|ALT_INV_dataout\(17),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~136_combout\);

-- Location: LABCELL_X48_Y6_N21
\inst4|g2:0:buffersA|F[17]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~137_combout\ = ( \inst4|dec_rdA|Mux31~8_combout\ & ( \inst4|g2:0:buffersA|F[17]~136_combout\ & ( (\inst4|g1:19:regs|dataout\(17) & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~8_combout\ & ( \inst4|g2:0:buffersA|F[17]~136_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111111110101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(17),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~136_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~137_combout\);

-- Location: LABCELL_X48_Y7_N9
\inst4|g2:0:buffersA|F[17]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~147_combout\ = ( \inst4|g2:0:buffersA|F[17]~137_combout\ & ( (\inst4|g2:0:buffersA|F[17]~143_combout\ & (\inst4|g2:0:buffersA|F[17]~146_combout\ & \inst4|g2:0:buffersA|F[17]~140_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[17]~143_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[17]~146_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~140_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~137_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~147_combout\);

-- Location: LABCELL_X48_Y7_N24
\inst4|g2:0:buffersA|F[17]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[17]~148_combout\ = ( \inst4|g2:0:buffersA|F[17]~147_combout\ & ( (\inst4|g2:0:buffersA|F[17]~134_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[17]~134_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(17),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[17]~147_combout\,
	combout => \inst4|g2:0:buffersA|F[17]~148_combout\);

-- Location: FF_X52_Y4_N23
\inst4|g1:30:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(16));

-- Location: FF_X47_Y6_N2
\inst4|g1:29:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(16));

-- Location: FF_X47_Y6_N35
\inst4|g1:27:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(16));

-- Location: FF_X47_Y6_N26
\inst4|g1:15:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(16));

-- Location: FF_X52_Y5_N20
\inst4|g1:14:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(16));

-- Location: FF_X55_Y9_N59
\inst4|g1:10:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(16));

-- Location: LABCELL_X55_Y9_N57
\inst4|g2:0:buffersA|F[16]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~115_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(16)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(16))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111111010100001111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(16),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~115_combout\);

-- Location: MLABCELL_X47_Y6_N27
\inst4|g2:0:buffersA|F[16]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~116_combout\ = ( !\inst4|g2:0:buffersA|F[16]~115_combout\ & ( (!\inst4|g1:27:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16))))) # 
-- (\inst4|g1:27:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011101110100001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~115_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~116_combout\);

-- Location: MLABCELL_X52_Y4_N36
\inst4|g2:0:buffersA|F[16]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~117_combout\ = ( \inst4|g2:0:buffersA|F[16]~116_combout\ & ( (!\inst4|g1:30:regs|dataout\(16) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(16))))) # 
-- (\inst4|g1:30:regs|dataout\(16) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100011111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~116_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~117_combout\);

-- Location: FF_X48_Y6_N56
\inst4|g1:3:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(16));

-- Location: FF_X51_Y6_N53
\inst4|g1:5:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(16));

-- Location: FF_X48_Y5_N46
\inst4|g1:4:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(16));

-- Location: FF_X48_Y5_N40
\inst4|g1:1:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(16));

-- Location: FF_X57_Y5_N44
\inst4|g1:2:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(16));

-- Location: LABCELL_X48_Y5_N39
\inst4|g2:0:buffersA|F[16]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~124_combout\ = ( \inst4|g1:2:regs|dataout\(16) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(16)))) ) ) # ( !\inst4|g1:2:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdA|Mux31~23_combout\ & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100000001000100011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~124_combout\);

-- Location: LABCELL_X48_Y5_N45
\inst4|g2:0:buffersA|F[16]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~125_combout\ = ( \inst4|g2:0:buffersA|F[16]~124_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(16))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(16) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~124_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~125_combout\);

-- Location: FF_X48_Y5_N17
\inst4|g1:7:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(16));

-- Location: LABCELL_X48_Y5_N57
\inst4|g2:0:buffersA|F[16]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~126_combout\ = ( \inst4|g1:7:regs|dataout\(16) & ( (\inst4|g2:0:buffersA|F[16]~125_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(16)))) ) ) # ( !\inst4|g1:7:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdA|Mux31~19_combout\ & (\inst4|g2:0:buffersA|F[16]~125_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(16),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[16]~125_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~126_combout\);

-- Location: FF_X50_Y4_N56
\inst4|g1:18:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(16));

-- Location: FF_X48_Y6_N38
\inst4|g1:16:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(16));

-- Location: FF_X53_Y6_N50
\inst4|g1:6:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(16));

-- Location: FF_X53_Y6_N38
\inst4|g1:22:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(16));

-- Location: LABCELL_X53_Y6_N27
\inst4|g2:0:buffersA|F[16]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~127_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(16)) # ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(16))) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000010111011101010101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(16),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~127_combout\);

-- Location: FF_X53_Y6_N11
\inst4|g1:17:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(16));

-- Location: LABCELL_X56_Y2_N30
\inst4|g1:23:regs|dataout[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[16]~feeder_combout\ = ( \tri1[16]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[16]~48_combout\,
	combout => \inst4|g1:23:regs|dataout[16]~feeder_combout\);

-- Location: FF_X56_Y2_N32
\inst4|g1:23:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[16]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(16));

-- Location: LABCELL_X53_Y6_N33
\inst4|g2:0:buffersA|F[16]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~128_combout\ = ( \inst4|g1:23:regs|dataout\(16) & ( (!\inst4|g2:0:buffersA|F[16]~127_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(16)))) ) ) # ( !\inst4|g1:23:regs|dataout\(16) & ( 
-- (!\inst4|g2:0:buffersA|F[16]~127_combout\ & (!\inst4|dec_rdA|Mux31~29_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000100010000000100010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[16]~127_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(16),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~128_combout\);

-- Location: LABCELL_X48_Y6_N39
\inst4|g2:0:buffersA|F[16]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~129_combout\ = ( \inst4|g1:16:regs|dataout\(16) & ( \inst4|g2:0:buffersA|F[16]~128_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(16)) ) ) ) # ( !\inst4|g1:16:regs|dataout\(16) & ( 
-- \inst4|g2:0:buffersA|F[16]~128_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\ & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:18:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~128_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~129_combout\);

-- Location: FF_X48_Y4_N2
\inst4|g1:26:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(16));

-- Location: FF_X47_Y9_N11
\inst4|g1:19:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(16));

-- Location: FF_X47_Y9_N5
\inst4|g1:21:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(16));

-- Location: FF_X47_Y9_N38
\inst4|g1:11:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(16));

-- Location: LABCELL_X48_Y8_N27
\inst4|g1:9:regs|dataout[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:9:regs|dataout[16]~feeder_combout\ = ( \tri1[16]~48_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[16]~48_combout\,
	combout => \inst4|g1:9:regs|dataout[16]~feeder_combout\);

-- Location: FF_X48_Y8_N28
\inst4|g1:9:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:9:regs|dataout[16]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(16));

-- Location: MLABCELL_X47_Y9_N57
\inst4|g2:0:buffersA|F[16]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~118_combout\ = ( \inst4|g1:9:regs|dataout\(16) & ( (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(16)) ) ) # ( !\inst4|g1:9:regs|dataout\(16) & ( ((\inst4|dec_rdA|Mux31~12_combout\ & 
-- !\inst4|g1:11:regs|dataout\(16))) # (\inst4|dec_rdA|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011101110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~118_combout\);

-- Location: FF_X52_Y8_N20
\inst4|g1:13:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(16));

-- Location: MLABCELL_X47_Y9_N6
\inst4|g2:0:buffersA|F[16]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~119_combout\ = ( !\inst4|g2:0:buffersA|F[16]~118_combout\ & ( \inst4|g1:13:regs|dataout\(16) & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(16)) ) ) ) # ( !\inst4|g2:0:buffersA|F[16]~118_combout\ & ( 
-- !\inst4|g1:13:regs|dataout\(16) & ( (!\inst4|dec_rdA|Mux31~10_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000000000000000000011111111010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~118_combout\,
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~119_combout\);

-- Location: MLABCELL_X47_Y9_N51
\inst4|g2:0:buffersA|F[16]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~120_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[16]~119_combout\ & ( (\inst4|g1:26:regs|dataout\(16) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(16)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[16]~119_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011110100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~119_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~120_combout\);

-- Location: FF_X52_Y4_N8
\inst4|g1:25:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(16));

-- Location: FF_X56_Y4_N38
\inst4|g1:20:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(16));

-- Location: FF_X59_Y7_N59
\inst4|g1:12:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(16));

-- Location: FF_X51_Y7_N53
\inst4|g1:8:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(16));

-- Location: MLABCELL_X59_Y7_N15
\inst4|g2:0:buffersA|F[16]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~121_combout\ = ( \inst4|g1:8:regs|dataout\(16) & ( (!\inst4|g1:12:regs|dataout\(16) & \inst4|dec_rdA|Mux31~18_combout\) ) ) # ( !\inst4|g1:8:regs|dataout\(16) & ( ((!\inst4|g1:12:regs|dataout\(16) & 
-- \inst4|dec_rdA|Mux31~18_combout\)) # (\inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(16),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~121_combout\);

-- Location: FF_X59_Y7_N49
\inst4|g1:28:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(16));

-- Location: MLABCELL_X59_Y7_N48
\inst4|g2:0:buffersA|F[16]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~122_combout\ = ( \inst4|g1:28:regs|dataout\(16) & ( (!\inst4|g2:0:buffersA|F[16]~121_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16)))) ) ) # ( !\inst4|g1:28:regs|dataout\(16) & ( 
-- (!\inst4|g2:0:buffersA|F[16]~121_combout\ & (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000110001001100010011000100000000001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(16),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[16]~121_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~122_combout\);

-- Location: FF_X59_Y7_N8
\inst4|g1:24:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(16));

-- Location: MLABCELL_X59_Y7_N6
\inst4|g2:0:buffersA|F[16]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~123_combout\ = ( \inst4|g1:24:regs|dataout\(16) & ( (\inst4|g2:0:buffersA|F[16]~122_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(16)))) ) ) # ( !\inst4|g1:24:regs|dataout\(16) & ( 
-- (!\inst4|dec_rdA|Mux31~14_combout\ & (\inst4|g2:0:buffersA|F[16]~122_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000011110000001100001010000000100000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(16),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[16]~122_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersA|F[16]~123_combout\);

-- Location: LABCELL_X48_Y5_N3
\inst4|g2:0:buffersA|F[16]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~130_combout\ = ( \inst4|g2:0:buffersA|F[16]~120_combout\ & ( \inst4|g2:0:buffersA|F[16]~123_combout\ & ( (\inst4|g2:0:buffersA|F[16]~126_combout\ & \inst4|g2:0:buffersA|F[16]~129_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[16]~126_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[16]~129_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[16]~120_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~123_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~130_combout\);

-- Location: LABCELL_X51_Y4_N15
\inst4|g2:0:buffersA|F[16]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[16]~131_combout\ = ( \inst4|g2:0:buffersA|F[16]~130_combout\ & ( (\inst4|g2:0:buffersA|F[16]~117_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[16]~117_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(16),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[16]~130_combout\,
	combout => \inst4|g2:0:buffersA|F[16]~131_combout\);

-- Location: FF_X50_Y5_N5
\inst4|g1:30:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(15));

-- Location: FF_X47_Y5_N38
\inst4|g1:29:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(15));

-- Location: FF_X50_Y5_N59
\inst4|g1:15:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(15));

-- Location: FF_X50_Y5_N11
\inst4|g1:10:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(15));

-- Location: FF_X47_Y5_N32
\inst4|g1:14:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(15));

-- Location: LABCELL_X50_Y5_N27
\inst4|g2:0:buffersA|F[15]~531\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~531_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(15)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(15))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101111100001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~531_combout\);

-- Location: FF_X47_Y5_N46
\inst4|g1:27:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(15));

-- Location: LABCELL_X50_Y5_N6
\inst4|g2:0:buffersA|F[15]~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~532_combout\ = ( \inst4|g1:27:regs|dataout\(15) & ( (!\inst4|g2:0:buffersA|F[15]~531_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15)))) ) ) # ( !\inst4|g1:27:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdA|Mux31~3_combout\ & (!\inst4|g2:0:buffersA|F[15]~531_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000101000100000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[15]~531_combout\,
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersA|F[15]~532_combout\);

-- Location: LABCELL_X50_Y5_N45
\inst4|g2:0:buffersA|F[15]~533\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~533_combout\ = ( \inst4|g2:0:buffersA|F[15]~532_combout\ & ( (!\inst4|g1:30:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(15))))) # 
-- (\inst4|g1:30:regs|dataout\(15) & (((!\inst4|dec_rdA|Mux31~2_combout\)) # (\inst4|g1:29:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101001100011111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~532_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~533_combout\);

-- Location: FF_X48_Y5_N2
\inst4|g1:7:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(15));

-- Location: FF_X53_Y4_N47
\inst4|g1:3:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(15));

-- Location: FF_X51_Y6_N50
\inst4|g1:5:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(15));

-- Location: FF_X48_Y5_N7
\inst4|g1:4:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(15));

-- Location: FF_X48_Y5_N49
\inst4|g1:1:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(15));

-- Location: FF_X46_Y7_N14
\inst4|g1:2:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(15));

-- Location: LABCELL_X48_Y5_N48
\inst4|g2:0:buffersA|F[15]~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~540_combout\ = ( \inst4|g1:2:regs|dataout\(15) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(15)))) ) ) # ( !\inst4|g1:2:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersA|F[15]~540_combout\);

-- Location: LABCELL_X48_Y5_N6
\inst4|g2:0:buffersA|F[15]~541\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~541_combout\ = ( \inst4|g2:0:buffersA|F[15]~540_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(15))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(15) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~540_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~541_combout\);

-- Location: LABCELL_X48_Y5_N54
\inst4|g2:0:buffersA|F[15]~542\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~542_combout\ = ( \inst4|g2:0:buffersA|F[15]~541_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(15))))) # (\inst4|dec_rdA|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(15) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~541_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~542_combout\);

-- Location: FF_X57_Y9_N41
\inst4|g1:24:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(15));

-- Location: FF_X56_Y4_N14
\inst4|g1:25:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(15));

-- Location: FF_X57_Y9_N32
\inst4|g1:28:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(15));

-- Location: FF_X56_Y4_N20
\inst4|g1:20:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(15));

-- Location: FF_X57_Y9_N59
\inst4|g1:12:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(15));

-- Location: FF_X56_Y8_N17
\inst4|g1:8:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(15));

-- Location: LABCELL_X57_Y9_N15
\inst4|g2:0:buffersA|F[15]~537\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~537_combout\ = ( \inst4|g1:8:regs|dataout\(15) & ( (\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(15)) ) ) # ( !\inst4|g1:8:regs|dataout\(15) & ( ((\inst4|dec_rdA|Mux31~18_combout\ & 
-- !\inst4|g1:12:regs|dataout\(15))) # (\inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersA|F[15]~537_combout\);

-- Location: LABCELL_X57_Y9_N33
\inst4|g2:0:buffersA|F[15]~538\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~538_combout\ = ( \inst4|dec_rdA|Mux31~16_combout\ & ( !\inst4|g2:0:buffersA|F[15]~537_combout\ & ( (\inst4|g1:20:regs|dataout\(15) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(15)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~16_combout\ & ( !\inst4|g2:0:buffersA|F[15]~537_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(15),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(15),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~537_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~538_combout\);

-- Location: LABCELL_X57_Y9_N24
\inst4|g2:0:buffersA|F[15]~539\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~539_combout\ = ( \inst4|g2:0:buffersA|F[15]~538_combout\ & ( (!\inst4|g1:24:regs|dataout\(15) & (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(15))))) # 
-- (\inst4|g1:24:regs|dataout\(15) & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111010001011100111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(15),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~538_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~539_combout\);

-- Location: FF_X47_Y8_N20
\inst4|g1:19:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(15));

-- Location: LABCELL_X46_Y5_N0
\inst4|g1:13:regs|dataout[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:13:regs|dataout[15]~feeder_combout\ = ( \tri1[15]~49_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[15]~49_combout\,
	combout => \inst4|g1:13:regs|dataout[15]~feeder_combout\);

-- Location: FF_X46_Y5_N2
\inst4|g1:13:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:13:regs|dataout[15]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(15));

-- Location: FF_X48_Y8_N14
\inst4|g1:11:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(15));

-- Location: FF_X48_Y8_N26
\inst4|g1:9:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(15));

-- Location: LABCELL_X48_Y8_N6
\inst4|g2:0:buffersA|F[15]~534\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~534_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(15)) # ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(15))) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011110100111101001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(15),
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~534_combout\);

-- Location: FF_X47_Y8_N41
\inst4|g1:21:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(15));

-- Location: MLABCELL_X47_Y8_N36
\inst4|g2:0:buffersA|F[15]~535\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~535_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:13:regs|dataout\(15) & (!\inst4|g2:0:buffersA|F[15]~534_combout\ & \inst4|g1:21:regs|dataout\(15))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[15]~534_combout\ & \inst4|g1:21:regs|dataout\(15)) ) ) ) # ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( 
-- (\inst4|g1:13:regs|dataout\(15) & !\inst4|g2:0:buffersA|F[15]~534_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|g2:0:buffersA|F[15]~534_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010100000101000000000000111100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(15),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~534_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~535_combout\);

-- Location: FF_X46_Y7_N56
\inst4|g1:26:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(15));

-- Location: MLABCELL_X47_Y8_N54
\inst4|g2:0:buffersA|F[15]~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~536_combout\ = ( \inst4|dec_rdA|Mux31~8_combout\ & ( (\inst4|g1:19:regs|dataout\(15) & (\inst4|g2:0:buffersA|F[15]~535_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(15))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~8_combout\ & ( (\inst4|g2:0:buffersA|F[15]~535_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000011000000111100000100000001010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~535_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~536_combout\);

-- Location: FF_X51_Y5_N44
\inst4|g1:22:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(15));

-- Location: FF_X51_Y5_N1
\inst4|g1:6:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(15));

-- Location: LABCELL_X51_Y5_N0
\inst4|g2:0:buffersA|F[15]~543\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~543_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(15)) # ((!\inst4|g1:22:regs|dataout\(15) & \inst4|dec_rdA|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(15) & \inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~543_combout\);

-- Location: FF_X51_Y5_N7
\inst4|g1:17:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(15));

-- Location: FF_X52_Y1_N32
\inst4|g1:23:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(15));

-- Location: LABCELL_X51_Y5_N6
\inst4|g2:0:buffersA|F[15]~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~544_combout\ = ( \inst4|g1:23:regs|dataout\(15) & ( (!\inst4|g2:0:buffersA|F[15]~543_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(15)))) ) ) # ( !\inst4|g1:23:regs|dataout\(15) & ( 
-- (!\inst4|dec_rdA|Mux31~29_combout\ & (!\inst4|g2:0:buffersA|F[15]~543_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~543_combout\,
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersA|F[15]~544_combout\);

-- Location: FF_X52_Y1_N38
\inst4|g1:16:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(15));

-- Location: FF_X52_Y1_N44
\inst4|g1:18:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(15));

-- Location: LABCELL_X51_Y1_N30
\inst4|g2:0:buffersA|F[15]~545\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~545_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g1:18:regs|dataout\(15) & ( (\inst4|g2:0:buffersA|F[15]~544_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(15)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g1:18:regs|dataout\(15) & ( (\inst4|g2:0:buffersA|F[15]~544_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(15)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~26_combout\ & ( 
-- !\inst4|g1:18:regs|dataout\(15) & ( (\inst4|g2:0:buffersA|F[15]~544_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000000000000000000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~544_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:0:buffersA|F[15]~545_combout\);

-- Location: LABCELL_X50_Y5_N33
\inst4|g2:0:buffersA|F[15]~546\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~546_combout\ = ( \inst4|g2:0:buffersA|F[15]~545_combout\ & ( (\inst4|g2:0:buffersA|F[15]~542_combout\ & (\inst4|g2:0:buffersA|F[15]~539_combout\ & \inst4|g2:0:buffersA|F[15]~536_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[15]~542_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~539_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[15]~536_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~545_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~546_combout\);

-- Location: LABCELL_X50_Y5_N24
\inst4|g2:0:buffersA|F[15]~547\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[15]~547_combout\ = ( \inst4|g2:0:buffersA|F[15]~546_combout\ & ( (\inst4|g2:0:buffersA|F[15]~533_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[15]~533_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(15),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[15]~546_combout\,
	combout => \inst4|g2:0:buffersA|F[15]~547_combout\);

-- Location: LABCELL_X56_Y2_N45
\inst4|g1:31:regs|dataout[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:31:regs|dataout[14]~feeder_combout\ = ( \tri1[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[14]~50_combout\,
	combout => \inst4|g1:31:regs|dataout[14]~feeder_combout\);

-- Location: FF_X56_Y2_N47
\inst4|g1:31:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:31:regs|dataout[14]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(14));

-- Location: FF_X59_Y5_N50
\inst4|g1:29:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(14));

-- Location: FF_X59_Y5_N20
\inst4|g1:30:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(14));

-- Location: FF_X50_Y9_N8
\inst4|g1:14:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(14));

-- Location: FF_X50_Y9_N56
\inst4|g1:10:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(14));

-- Location: LABCELL_X50_Y9_N42
\inst4|g2:0:buffersA|F[14]~514\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~514_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(14)) # ((!\inst4|g1:14:regs|dataout\(14) & \inst4|dec_rdA|Mux31~6_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (!\inst4|g1:14:regs|dataout\(14) & \inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(14),
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~514_combout\);

-- Location: FF_X50_Y9_N38
\inst4|g1:15:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(14));

-- Location: FF_X59_Y5_N35
\inst4|g1:27:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(14));

-- Location: LABCELL_X50_Y9_N57
\inst4|g2:0:buffersA|F[14]~515\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~515_combout\ = ( \inst4|dec_rdA|Mux31~4_combout\ & ( \inst4|g1:27:regs|dataout\(14) & ( (!\inst4|g2:0:buffersA|F[14]~514_combout\ & \inst4|g1:15:regs|dataout\(14)) ) ) ) # ( !\inst4|dec_rdA|Mux31~4_combout\ & ( 
-- \inst4|g1:27:regs|dataout\(14) & ( !\inst4|g2:0:buffersA|F[14]~514_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|g1:27:regs|dataout\(14) & ( (!\inst4|dec_rdA|Mux31~3_combout\ & (!\inst4|g2:0:buffersA|F[14]~514_combout\ & 
-- \inst4|g1:15:regs|dataout\(14))) ) ) ) # ( !\inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|g1:27:regs|dataout\(14) & ( (!\inst4|dec_rdA|Mux31~3_combout\ & !\inst4|g2:0:buffersA|F[14]~514_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000001000100011001100110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[14]~514_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersA|F[14]~515_combout\);

-- Location: MLABCELL_X59_Y5_N21
\inst4|g2:0:buffersA|F[14]~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~516_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( \inst4|g2:0:buffersA|F[14]~515_combout\ & ( (\inst4|g1:30:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~1_combout\ & ( \inst4|g2:0:buffersA|F[14]~515_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~515_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~516_combout\);

-- Location: FF_X46_Y6_N17
\inst4|g1:19:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(14));

-- Location: FF_X46_Y5_N26
\inst4|g1:13:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(14));

-- Location: LABCELL_X45_Y6_N24
\inst4|g1:21:regs|dataout[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:21:regs|dataout[14]~feeder_combout\ = ( \tri1[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[14]~50_combout\,
	combout => \inst4|g1:21:regs|dataout[14]~feeder_combout\);

-- Location: FF_X45_Y6_N26
\inst4|g1:21:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:21:regs|dataout[14]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(14));

-- Location: FF_X48_Y9_N23
\inst4|g1:11:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(14));

-- Location: FF_X48_Y9_N28
\inst4|g1:9:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(14));

-- Location: LABCELL_X48_Y9_N54
\inst4|g2:0:buffersA|F[14]~517\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~517_combout\ = (!\inst4|g1:11:regs|dataout\(14) & (((!\inst4|g1:9:regs|dataout\(14) & \inst4|dec_rdA|Mux31~11_combout\)) # (\inst4|dec_rdA|Mux31~12_combout\))) # (\inst4|g1:11:regs|dataout\(14) & (!\inst4|g1:9:regs|dataout\(14) 
-- & ((\inst4|dec_rdA|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000001010110011100000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~517_combout\);

-- Location: LABCELL_X45_Y6_N18
\inst4|g2:0:buffersA|F[14]~518\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~518_combout\ = ( \inst4|dec_rdA|Mux31~9_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(14) & (\inst4|g1:21:regs|dataout\(14) & !\inst4|g2:0:buffersA|F[14]~517_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~9_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(14) & !\inst4|g2:0:buffersA|F[14]~517_combout\) ) ) ) # ( \inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( 
-- (\inst4|g1:21:regs|dataout\(14) & !\inst4|g2:0:buffersA|F[14]~517_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[14]~517_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000001100000011000001010000010100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:21:regs|ALT_INV_dataout\(14),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~517_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~518_combout\);

-- Location: LABCELL_X46_Y6_N57
\inst4|g2:0:buffersA|F[14]~519\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~519_combout\ = ( \inst4|g2:0:buffersA|F[14]~518_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\ & (((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(14))))) # (\inst4|dec_rdA|Mux31~8_combout\ & 
-- (\inst4|g1:19:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010111011101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(14),
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~518_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~519_combout\);

-- Location: FF_X52_Y1_N50
\inst4|g1:18:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(14));

-- Location: FF_X52_Y1_N11
\inst4|g1:16:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(14));

-- Location: FF_X52_Y1_N14
\inst4|g1:23:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(14));

-- Location: FF_X51_Y5_N10
\inst4|g1:17:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(14));

-- Location: FF_X51_Y5_N38
\inst4|g1:22:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(14));

-- Location: FF_X51_Y5_N52
\inst4|g1:6:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(14));

-- Location: LABCELL_X51_Y5_N51
\inst4|g2:0:buffersA|F[14]~526\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~526_combout\ = (!\inst4|dec_rdA|Mux31~31_combout\ & (\inst4|dec_rdA|Mux31~30_combout\ & ((!\inst4|g1:6:regs|dataout\(14))))) # (\inst4|dec_rdA|Mux31~31_combout\ & ((!\inst4|g1:22:regs|dataout\(14)) # 
-- ((\inst4|dec_rdA|Mux31~30_combout\ & !\inst4|g1:6:regs|dataout\(14)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(14),
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersA|F[14]~526_combout\);

-- Location: LABCELL_X51_Y5_N9
\inst4|g2:0:buffersA|F[14]~527\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~527_combout\ = ( !\inst4|g2:0:buffersA|F[14]~526_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # ((\inst4|g1:17:regs|dataout\(14))))) # (\inst4|dec_rdA|Mux31~29_combout\ & 
-- (\inst4|g1:23:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(14),
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~526_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~527_combout\);

-- Location: MLABCELL_X52_Y1_N6
\inst4|g2:0:buffersA|F[14]~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~528_combout\ = ( \inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[14]~527_combout\ & ( (\inst4|g1:16:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[14]~527_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101010011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~527_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~528_combout\);

-- Location: FF_X53_Y4_N11
\inst4|g1:3:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(14));

-- Location: FF_X55_Y6_N20
\inst4|g1:4:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(14));

-- Location: FF_X52_Y6_N43
\inst4|g1:5:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(14));

-- Location: FF_X57_Y5_N8
\inst4|g1:2:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(14));

-- Location: FF_X55_Y6_N17
\inst4|g1:1:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(14));

-- Location: LABCELL_X55_Y6_N48
\inst4|g2:0:buffersA|F[14]~523\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~523_combout\ = ( \inst4|g1:1:regs|dataout\(14) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14)))) ) ) # ( !\inst4|g1:1:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersA|F[14]~523_combout\);

-- Location: LABCELL_X55_Y6_N21
\inst4|g2:0:buffersA|F[14]~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~524_combout\ = ( \inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g2:0:buffersA|F[14]~523_combout\ & ( (\inst4|g1:4:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(14)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g2:0:buffersA|F[14]~523_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011110101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(14),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~523_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~524_combout\);

-- Location: FF_X55_Y6_N1
\inst4|g1:7:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(14));

-- Location: LABCELL_X55_Y6_N0
\inst4|g2:0:buffersA|F[14]~525\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~525_combout\ = ( \inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[14]~524_combout\ & (\inst4|g1:7:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(14))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[14]~524_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100000000000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(14),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~524_combout\,
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~525_combout\);

-- Location: FF_X57_Y4_N2
\inst4|g1:28:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(14));

-- Location: FF_X59_Y6_N2
\inst4|g1:20:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(14));

-- Location: FF_X59_Y6_N56
\inst4|g1:12:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(14));

-- Location: FF_X57_Y7_N47
\inst4|g1:8:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(14));

-- Location: MLABCELL_X59_Y6_N57
\inst4|g2:0:buffersA|F[14]~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~520_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(14)) # (!\inst4|g1:8:regs|dataout\(14)) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( 
-- \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(14) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:8:regs|dataout\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(14),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~520_combout\);

-- Location: LABCELL_X57_Y4_N12
\inst4|g2:0:buffersA|F[14]~521\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~521_combout\ = ( !\inst4|g2:0:buffersA|F[14]~520_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # ((\inst4|g1:28:regs|dataout\(14))))) # (\inst4|dec_rdA|Mux31~16_combout\ & 
-- (\inst4|g1:20:regs|dataout\(14) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(14),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~520_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~521_combout\);

-- Location: LABCELL_X60_Y6_N0
\inst4|g1:25:regs|dataout[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[14]~feeder_combout\ = ( \tri1[14]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[14]~50_combout\,
	combout => \inst4|g1:25:regs|dataout[14]~feeder_combout\);

-- Location: FF_X60_Y6_N2
\inst4|g1:25:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[14]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(14));

-- Location: FF_X57_Y4_N20
\inst4|g1:24:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(14));

-- Location: LABCELL_X57_Y4_N51
\inst4|g2:0:buffersA|F[14]~522\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~522_combout\ = ( \inst4|g1:24:regs|dataout\(14) & ( (\inst4|g2:0:buffersA|F[14]~521_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(14)))) ) ) # ( !\inst4|g1:24:regs|dataout\(14) & ( 
-- (!\inst4|dec_rdA|Mux31~14_combout\ & (\inst4|g2:0:buffersA|F[14]~521_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000010000000101000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~521_combout\,
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(14),
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersA|F[14]~522_combout\);

-- Location: MLABCELL_X52_Y3_N30
\inst4|g2:0:buffersA|F[14]~529\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~529_combout\ = ( \inst4|g2:0:buffersA|F[14]~522_combout\ & ( (\inst4|g2:0:buffersA|F[14]~519_combout\ & (\inst4|g2:0:buffersA|F[14]~528_combout\ & \inst4|g2:0:buffersA|F[14]~525_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[14]~519_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~528_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[14]~525_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~522_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~529_combout\);

-- Location: MLABCELL_X52_Y3_N33
\inst4|g2:0:buffersA|F[14]~530\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[14]~530_combout\ = ( \inst4|g2:0:buffersA|F[14]~529_combout\ & ( (\inst4|g2:0:buffersA|F[14]~516_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(14),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[14]~516_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[14]~529_combout\,
	combout => \inst4|g2:0:buffersA|F[14]~530_combout\);

-- Location: FF_X51_Y3_N32
\inst4|g1:31:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(13));

-- Location: FF_X48_Y7_N56
\inst4|g1:15:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(13));

-- Location: FF_X48_Y7_N32
\inst4|g1:10:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(13));

-- Location: FF_X47_Y5_N20
\inst4|g1:14:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(13));

-- Location: MLABCELL_X47_Y7_N42
\inst4|g2:0:buffersA|F[13]~465\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~465_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(13)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(13))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000010101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~465_combout\);

-- Location: FF_X47_Y5_N29
\inst4|g1:27:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(13));

-- Location: LABCELL_X48_Y7_N57
\inst4|g2:0:buffersA|F[13]~466\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~466_combout\ = ( \inst4|g1:27:regs|dataout\(13) & ( (!\inst4|g2:0:buffersA|F[13]~465_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13)))) ) ) # ( !\inst4|g1:27:regs|dataout\(13) & ( 
-- (!\inst4|g2:0:buffersA|F[13]~465_combout\ & (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000110001001100010011000100000000001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(13),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[13]~465_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g1:27:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersA|F[13]~466_combout\);

-- Location: FF_X52_Y5_N56
\inst4|g1:29:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(13));

-- Location: FF_X48_Y7_N40
\inst4|g1:30:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(13));

-- Location: LABCELL_X48_Y7_N39
\inst4|g2:0:buffersA|F[13]~467\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~467_combout\ = ( \inst4|g1:30:regs|dataout\(13) & ( \inst4|dec_rdA|Mux31~2_combout\ & ( (\inst4|g2:0:buffersA|F[13]~466_combout\ & \inst4|g1:29:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:30:regs|dataout\(13) & ( 
-- \inst4|dec_rdA|Mux31~2_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & (\inst4|g2:0:buffersA|F[13]~466_combout\ & \inst4|g1:29:regs|dataout\(13))) ) ) ) # ( \inst4|g1:30:regs|dataout\(13) & ( !\inst4|dec_rdA|Mux31~2_combout\ & ( 
-- \inst4|g2:0:buffersA|F[13]~466_combout\ ) ) ) # ( !\inst4|g1:30:regs|dataout\(13) & ( !\inst4|dec_rdA|Mux31~2_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\ & \inst4|g2:0:buffersA|F[13]~466_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001100110011001100000010000000100000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[13]~466_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(13),
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~467_combout\);

-- Location: FF_X60_Y7_N38
\inst4|g1:25:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(13));

-- Location: FF_X60_Y7_N32
\inst4|g1:24:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(13));

-- Location: FF_X60_Y7_N50
\inst4|g1:28:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(13));

-- Location: FF_X59_Y6_N20
\inst4|g1:20:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(13));

-- Location: LABCELL_X56_Y9_N9
\inst4|g1:8:regs|dataout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:8:regs|dataout[13]~feeder_combout\ = ( \tri1[13]~51_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[13]~51_combout\,
	combout => \inst4|g1:8:regs|dataout[13]~feeder_combout\);

-- Location: FF_X56_Y9_N11
\inst4|g1:8:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:8:regs|dataout[13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(13));

-- Location: FF_X59_Y7_N47
\inst4|g1:12:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(13));

-- Location: MLABCELL_X59_Y7_N30
\inst4|g2:0:buffersA|F[13]~471\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~471_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & ((!\inst4|g1:12:regs|dataout\(13))))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(13)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010000011100110101000001110011010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(13),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersA|F[13]~471_combout\);

-- Location: LABCELL_X60_Y7_N51
\inst4|g2:0:buffersA|F[13]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~472_combout\ = ( \inst4|dec_rdA|Mux31~15_combout\ & ( !\inst4|g2:0:buffersA|F[13]~471_combout\ & ( (\inst4|g1:28:regs|dataout\(13) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~15_combout\ & ( !\inst4|g2:0:buffersA|F[13]~471_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~471_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~472_combout\);

-- Location: LABCELL_X60_Y7_N33
\inst4|g2:0:buffersA|F[13]~473\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~473_combout\ = ( \inst4|dec_rdA|Mux31~13_combout\ & ( \inst4|g2:0:buffersA|F[13]~472_combout\ & ( (\inst4|g1:25:regs|dataout\(13) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~13_combout\ & ( \inst4|g2:0:buffersA|F[13]~472_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011110100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(13),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~472_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~473_combout\);

-- Location: FF_X51_Y3_N56
\inst4|g1:7:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(13));

-- Location: FF_X55_Y3_N44
\inst4|g1:3:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(13));

-- Location: FF_X52_Y3_N44
\inst4|g1:4:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(13));

-- Location: FF_X55_Y3_N5
\inst4|g1:5:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(13));

-- Location: FF_X52_Y3_N2
\inst4|g1:2:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(13));

-- Location: FF_X52_Y3_N59
\inst4|g1:1:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(13));

-- Location: MLABCELL_X52_Y3_N36
\inst4|g2:0:buffersA|F[13]~474\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~474_combout\ = ( !\inst4|dec_rdA|Mux31~24_combout\ & ( (!\inst4|g1:2:regs|dataout\(13) & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(13))))) # 
-- (\inst4|g1:2:regs|dataout\(13) & (((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011101110100001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~474_combout\);

-- Location: MLABCELL_X52_Y3_N45
\inst4|g2:0:buffersA|F[13]~475\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~475_combout\ = ( \inst4|dec_rdA|Mux31~21_combout\ & ( (\inst4|g1:5:regs|dataout\(13) & (\inst4|g2:0:buffersA|F[13]~474_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(13))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~21_combout\ & ( (\inst4|g2:0:buffersA|F[13]~474_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000000000101100000000101110110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(13),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[13]~474_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~475_combout\);

-- Location: LABCELL_X51_Y3_N57
\inst4|g2:0:buffersA|F[13]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~476_combout\ = ( \inst4|g1:3:regs|dataout\(13) & ( \inst4|g2:0:buffersA|F[13]~475_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:3:regs|dataout\(13) & ( 
-- \inst4|g2:0:buffersA|F[13]~475_combout\ & ( (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100110001001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~475_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~476_combout\);

-- Location: LABCELL_X45_Y6_N15
\inst4|g1:19:regs|dataout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:19:regs|dataout[13]~feeder_combout\ = ( \tri1[13]~51_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[13]~51_combout\,
	combout => \inst4|g1:19:regs|dataout[13]~feeder_combout\);

-- Location: FF_X45_Y6_N17
\inst4|g1:19:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:19:regs|dataout[13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(13));

-- Location: FF_X46_Y6_N8
\inst4|g1:26:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(13));

-- Location: FF_X46_Y6_N38
\inst4|g1:13:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(13));

-- Location: LABCELL_X48_Y9_N57
\inst4|g1:9:regs|dataout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:9:regs|dataout[13]~feeder_combout\ = \tri1[13]~51_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_tri1[13]~51_combout\,
	combout => \inst4|g1:9:regs|dataout[13]~feeder_combout\);

-- Location: FF_X48_Y9_N59
\inst4|g1:9:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:9:regs|dataout[13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(13));

-- Location: FF_X48_Y9_N52
\inst4|g1:11:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(13));

-- Location: LABCELL_X48_Y9_N51
\inst4|g2:0:buffersA|F[13]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~468_combout\ = ( \inst4|g1:11:regs|dataout\(13) & ( \inst4|dec_rdA|Mux31~12_combout\ & ( (!\inst4|g1:9:regs|dataout\(13) & \inst4|dec_rdA|Mux31~11_combout\) ) ) ) # ( !\inst4|g1:11:regs|dataout\(13) & ( 
-- \inst4|dec_rdA|Mux31~12_combout\ ) ) # ( \inst4|g1:11:regs|dataout\(13) & ( !\inst4|dec_rdA|Mux31~12_combout\ & ( (!\inst4|g1:9:regs|dataout\(13) & \inst4|dec_rdA|Mux31~11_combout\) ) ) ) # ( !\inst4|g1:11:regs|dataout\(13) & ( 
-- !\inst4|dec_rdA|Mux31~12_combout\ & ( (!\inst4|g1:9:regs|dataout\(13) & \inst4|dec_rdA|Mux31~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111111111110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datae => \inst4|g1:11:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~468_combout\);

-- Location: LABCELL_X45_Y6_N51
\inst4|g2:0:buffersA|F[13]~469\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~469_combout\ = ( !\inst4|g2:0:buffersA|F[13]~468_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(13) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(13)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[13]~468_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111000000000000000000110011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~468_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~469_combout\);

-- Location: LABCELL_X45_Y6_N6
\inst4|g2:0:buffersA|F[13]~470\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~470_combout\ = ( \inst4|g1:26:regs|dataout\(13) & ( \inst4|g2:0:buffersA|F[13]~469_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(13)) ) ) ) # ( !\inst4|g1:26:regs|dataout\(13) & ( 
-- \inst4|g2:0:buffersA|F[13]~469_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000001100001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~469_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~470_combout\);

-- Location: FF_X56_Y3_N56
\inst4|g1:18:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(13));

-- Location: FF_X56_Y3_N41
\inst4|g1:16:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(13));

-- Location: FF_X51_Y5_N50
\inst4|g1:6:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(13));

-- Location: FF_X51_Y5_N32
\inst4|g1:22:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(13));

-- Location: LABCELL_X51_Y5_N48
\inst4|g2:0:buffersA|F[13]~477\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~477_combout\ = ( \inst4|g1:22:regs|dataout\(13) & ( (\inst4|dec_rdA|Mux31~30_combout\ & !\inst4|g1:6:regs|dataout\(13)) ) ) # ( !\inst4|g1:22:regs|dataout\(13) & ( ((\inst4|dec_rdA|Mux31~30_combout\ & 
-- !\inst4|g1:6:regs|dataout\(13))) # (\inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersA|F[13]~477_combout\);

-- Location: FF_X51_Y5_N56
\inst4|g1:17:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(13));

-- Location: FF_X56_Y3_N20
\inst4|g1:23:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[13]~51_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(13));

-- Location: LABCELL_X51_Y5_N54
\inst4|g2:0:buffersA|F[13]~478\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~478_combout\ = ( \inst4|g1:23:regs|dataout\(13) & ( (!\inst4|g2:0:buffersA|F[13]~477_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(13)))) ) ) # ( !\inst4|g1:23:regs|dataout\(13) & ( 
-- (!\inst4|dec_rdA|Mux31~29_combout\ & (!\inst4|g2:0:buffersA|F[13]~477_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~477_combout\,
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(13),
	dataf => \inst4|g1:23:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersA|F[13]~478_combout\);

-- Location: LABCELL_X56_Y3_N36
\inst4|g2:0:buffersA|F[13]~479\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~479_combout\ = ( \inst4|g2:0:buffersA|F[13]~478_combout\ & ( \inst4|dec_rdA|Mux31~27_combout\ & ( (\inst4|g1:16:regs|dataout\(13) & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(13)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[13]~478_combout\ & ( !\inst4|dec_rdA|Mux31~27_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(13),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~478_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~479_combout\);

-- Location: LABCELL_X53_Y7_N21
\inst4|g2:0:buffersA|F[13]~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~480_combout\ = ( \inst4|g2:0:buffersA|F[13]~470_combout\ & ( \inst4|g2:0:buffersA|F[13]~479_combout\ & ( (\inst4|g2:0:buffersA|F[13]~473_combout\ & \inst4|g2:0:buffersA|F[13]~476_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[13]~473_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~476_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[13]~470_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~479_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~480_combout\);

-- Location: LABCELL_X50_Y7_N42
\inst4|g2:0:buffersA|F[13]~481\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[13]~481_combout\ = ( \inst4|g2:0:buffersA|F[13]~480_combout\ & ( (\inst4|g2:0:buffersA|F[13]~467_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~467_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[13]~480_combout\,
	combout => \inst4|g2:0:buffersA|F[13]~481_combout\);

-- Location: FF_X55_Y4_N2
\inst4|g1:31:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(12));

-- Location: LABCELL_X48_Y9_N39
\inst4|g2:31:buffersA|F[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersA|F[12]~10_combout\ = ( \inst4|dec_rdA|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersA|F[12]~10_combout\);

-- Location: FF_X47_Y6_N23
\inst4|g1:27:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(12));

-- Location: FF_X47_Y6_N10
\inst4|g1:15:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(12));

-- Location: FF_X52_Y5_N2
\inst4|g1:14:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(12));

-- Location: FF_X50_Y9_N50
\inst4|g1:10:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(12));

-- Location: LABCELL_X50_Y9_N51
\inst4|g2:0:buffersA|F[12]~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~449_combout\ = ( \inst4|g1:10:regs|dataout\(12) & ( (!\inst4|g1:14:regs|dataout\(12) & \inst4|dec_rdA|Mux31~6_combout\) ) ) # ( !\inst4|g1:10:regs|dataout\(12) & ( ((!\inst4|g1:14:regs|dataout\(12) & 
-- \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersA|F[12]~449_combout\);

-- Location: MLABCELL_X47_Y6_N9
\inst4|g2:0:buffersA|F[12]~450\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~450_combout\ = ( !\inst4|g2:0:buffersA|F[12]~449_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(12))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(12) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(12),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~449_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~450_combout\);

-- Location: FF_X52_Y5_N44
\inst4|g1:29:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(12));

-- Location: FF_X50_Y5_N38
\inst4|g1:30:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(12));

-- Location: MLABCELL_X47_Y6_N18
\inst4|g2:0:buffersA|F[12]~451\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~451_combout\ = ( \inst4|dec_rdA|Mux31~2_combout\ & ( \inst4|g1:30:regs|dataout\(12) & ( (\inst4|g2:0:buffersA|F[12]~450_combout\ & \inst4|g1:29:regs|dataout\(12)) ) ) ) # ( !\inst4|dec_rdA|Mux31~2_combout\ & ( 
-- \inst4|g1:30:regs|dataout\(12) & ( \inst4|g2:0:buffersA|F[12]~450_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~2_combout\ & ( !\inst4|g1:30:regs|dataout\(12) & ( (\inst4|g2:0:buffersA|F[12]~450_combout\ & (\inst4|g1:29:regs|dataout\(12) & 
-- !\inst4|dec_rdA|Mux31~1_combout\)) ) ) ) # ( !\inst4|dec_rdA|Mux31~2_combout\ & ( !\inst4|g1:30:regs|dataout\(12) & ( (\inst4|g2:0:buffersA|F[12]~450_combout\ & !\inst4|dec_rdA|Mux31~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000110000000000110011001100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[12]~450_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersA|F[12]~451_combout\);

-- Location: LABCELL_X43_Y6_N51
\inst4|g1:7:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:7:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:7:regs|dataout[12]~feeder_combout\);

-- Location: FF_X43_Y6_N53
\inst4|g1:7:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:7:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(12));

-- Location: FF_X55_Y5_N14
\inst4|g1:3:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(12));

-- Location: FF_X48_Y5_N38
\inst4|g1:1:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(12));

-- Location: LABCELL_X42_Y7_N51
\inst4|g1:2:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:2:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:2:regs|dataout[12]~feeder_combout\);

-- Location: FF_X42_Y7_N53
\inst4|g1:2:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:2:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(12));

-- Location: LABCELL_X48_Y5_N36
\inst4|g2:0:buffersA|F[12]~458\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~458_combout\ = ( \inst4|g1:2:regs|dataout\(12) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(12)))) ) ) # ( !\inst4|g1:2:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdA|Mux31~23_combout\ & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100000001000100011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersA|F[12]~458_combout\);

-- Location: FF_X55_Y5_N35
\inst4|g1:5:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(12));

-- Location: FF_X48_Y5_N32
\inst4|g1:4:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(12));

-- Location: LABCELL_X48_Y5_N42
\inst4|g2:0:buffersA|F[12]~459\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~459_combout\ = ( \inst4|g1:4:regs|dataout\(12) & ( (\inst4|g2:0:buffersA|F[12]~458_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(12)))) ) ) # ( !\inst4|g1:4:regs|dataout\(12) & ( 
-- (!\inst4|dec_rdA|Mux31~22_combout\ & (\inst4|g2:0:buffersA|F[12]~458_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[12]~458_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersA|F[12]~459_combout\);

-- Location: LABCELL_X48_Y5_N33
\inst4|g2:0:buffersA|F[12]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~460_combout\ = ( \inst4|g2:0:buffersA|F[12]~459_combout\ & ( (!\inst4|g1:7:regs|dataout\(12) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(12))))) # 
-- (\inst4|g1:7:regs|dataout\(12) & (((!\inst4|dec_rdA|Mux31~20_combout\)) # (\inst4|g1:3:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011010100011111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~459_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~460_combout\);

-- Location: LABCELL_X60_Y6_N42
\inst4|g1:25:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:25:regs|dataout[12]~feeder_combout\);

-- Location: FF_X60_Y6_N44
\inst4|g1:25:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(12));

-- Location: FF_X59_Y6_N38
\inst4|g1:20:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(12));

-- Location: FF_X53_Y7_N17
\inst4|g1:28:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(12));

-- Location: FF_X53_Y7_N56
\inst4|g1:12:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(12));

-- Location: LABCELL_X60_Y8_N30
\inst4|g1:8:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:8:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:8:regs|dataout[12]~feeder_combout\);

-- Location: FF_X60_Y8_N32
\inst4|g1:8:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:8:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(12));

-- Location: LABCELL_X53_Y7_N33
\inst4|g2:0:buffersA|F[12]~455\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~455_combout\ = ( \inst4|g1:8:regs|dataout\(12) & ( \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(12) ) ) ) # ( !\inst4|g1:8:regs|dataout\(12) & ( \inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|g1:12:regs|dataout\(12)) # (\inst4|dec_rdA|Mux31~17_combout\) ) ) ) # ( !\inst4|g1:8:regs|dataout\(12) & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( \inst4|dec_rdA|Mux31~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000010101010111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~455_combout\);

-- Location: LABCELL_X53_Y7_N12
\inst4|g2:0:buffersA|F[12]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~456_combout\ = ( \inst4|dec_rdA|Mux31~15_combout\ & ( (\inst4|g1:28:regs|dataout\(12) & (!\inst4|g2:0:buffersA|F[12]~455_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~15_combout\ & ( (!\inst4|g2:0:buffersA|F[12]~455_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000001100000001000011110000010100000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(12),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[12]~455_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~456_combout\);

-- Location: LABCELL_X53_Y7_N48
\inst4|g2:0:buffersA|F[12]~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~457_combout\ = ( \inst4|g1:24:regs|dataout\(12) & ( \inst4|g2:0:buffersA|F[12]~456_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:24:regs|dataout\(12) & ( 
-- \inst4|g2:0:buffersA|F[12]~456_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100010001001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(12),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~456_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~457_combout\);

-- Location: FF_X47_Y8_N47
\inst4|g1:26:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(12));

-- Location: FF_X46_Y6_N47
\inst4|g1:19:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(12));

-- Location: FF_X46_Y9_N53
\inst4|g1:21:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(12));

-- Location: LABCELL_X48_Y8_N33
\inst4|g1:9:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:9:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:9:regs|dataout[12]~feeder_combout\);

-- Location: FF_X48_Y8_N34
\inst4|g1:9:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:9:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(12));

-- Location: FF_X47_Y9_N41
\inst4|g1:11:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(12));

-- Location: MLABCELL_X47_Y9_N18
\inst4|g2:0:buffersA|F[12]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~452_combout\ = ( \inst4|g1:11:regs|dataout\(12) & ( (\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(12)) ) ) # ( !\inst4|g1:11:regs|dataout\(12) & ( ((\inst4|dec_rdA|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(12))) # (\inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersA|F[12]~452_combout\);

-- Location: FF_X46_Y6_N26
\inst4|g1:13:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(12));

-- Location: LABCELL_X46_Y9_N48
\inst4|g2:0:buffersA|F[12]~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~453_combout\ = ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:21:regs|dataout\(12) & (!\inst4|g2:0:buffersA|F[12]~452_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[12]~452_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100110011000000110001000100000001000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(12),
	datab => \inst4|g2:0:buffersA|ALT_INV_F[12]~452_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~453_combout\);

-- Location: LABCELL_X46_Y8_N42
\inst4|g2:0:buffersA|F[12]~454\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~454_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[12]~453_combout\ & ( (\inst4|g1:26:regs|dataout\(12) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[12]~453_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011110101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(12),
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~453_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~454_combout\);

-- Location: FF_X43_Y7_N8
\inst4|g1:16:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(12));

-- Location: LABCELL_X43_Y8_N48
\inst4|g1:18:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:18:regs|dataout[12]~feeder_combout\);

-- Location: FF_X43_Y8_N50
\inst4|g1:18:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(12));

-- Location: FF_X43_Y7_N44
\inst4|g1:17:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(12));

-- Location: FF_X55_Y3_N23
\inst4|g1:23:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(12));

-- Location: LABCELL_X43_Y7_N39
\inst4|g1:6:regs|dataout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[12]~feeder_combout\ = ( \tri1[12]~52_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[12]~52_combout\,
	combout => \inst4|g1:6:regs|dataout[12]~feeder_combout\);

-- Location: FF_X43_Y7_N41
\inst4|g1:6:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(12));

-- Location: FF_X52_Y8_N2
\inst4|g1:22:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(12));

-- Location: LABCELL_X43_Y7_N30
\inst4|g2:0:buffersA|F[12]~461\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~461_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:6:regs|dataout\(12)) # (!\inst4|g1:22:regs|dataout\(12)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(12) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(12),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(12),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~461_combout\);

-- Location: LABCELL_X43_Y7_N51
\inst4|g2:0:buffersA|F[12]~462\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~462_combout\ = ( \inst4|g1:23:regs|dataout\(12) & ( !\inst4|g2:0:buffersA|F[12]~461_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:23:regs|dataout\(12) & ( 
-- !\inst4|g2:0:buffersA|F[12]~461_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000000101110111011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g1:23:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~461_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~462_combout\);

-- Location: LABCELL_X43_Y7_N15
\inst4|g2:0:buffersA|F[12]~463\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~463_combout\ = ( \inst4|g1:18:regs|dataout\(12) & ( \inst4|g2:0:buffersA|F[12]~462_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(12)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(12) & ( 
-- \inst4|g2:0:buffersA|F[12]~462_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000001100001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(12),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~462_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~463_combout\);

-- Location: LABCELL_X50_Y8_N39
\inst4|g2:0:buffersA|F[12]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[12]~464_combout\ = ( \inst4|g2:0:buffersA|F[12]~454_combout\ & ( \inst4|g2:0:buffersA|F[12]~463_combout\ & ( (!\inst4|g2:31:buffersA|F[12]~10_combout\ & (\inst4|g2:0:buffersA|F[12]~451_combout\ & 
-- (\inst4|g2:0:buffersA|F[12]~460_combout\ & \inst4|g2:0:buffersA|F[12]~457_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersA|ALT_INV_F[12]~10_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[12]~451_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[12]~460_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[12]~457_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[12]~454_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[12]~463_combout\,
	combout => \inst4|g2:0:buffersA|F[12]~464_combout\);

-- Location: LABCELL_X51_Y7_N36
\ALU|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~105_sumout\ = SUM(( \ALU|Add0~105_sumout\ ) + ( \inst4|g2:0:buffersA|F[12]~464_combout\ ) + ( \ALU|Add1~62\ ))
-- \ALU|Add1~106\ = CARRY(( \ALU|Add0~105_sumout\ ) + ( \inst4|g2:0:buffersA|F[12]~464_combout\ ) + ( \ALU|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[12]~464_combout\,
	datad => \ALU|ALT_INV_Add0~105_sumout\,
	cin => \ALU|Add1~62\,
	sumout => \ALU|Add1~105_sumout\,
	cout => \ALU|Add1~106\);

-- Location: LABCELL_X51_Y7_N39
\ALU|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~109_sumout\ = SUM(( \inst4|g2:0:buffersA|F[13]~481_combout\ ) + ( \ALU|Add0~109_sumout\ ) + ( \ALU|Add1~106\ ))
-- \ALU|Add1~110\ = CARRY(( \inst4|g2:0:buffersA|F[13]~481_combout\ ) + ( \ALU|Add0~109_sumout\ ) + ( \ALU|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~109_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[13]~481_combout\,
	cin => \ALU|Add1~106\,
	sumout => \ALU|Add1~109_sumout\,
	cout => \ALU|Add1~110\);

-- Location: LABCELL_X51_Y7_N42
\ALU|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~121_sumout\ = SUM(( \ALU|Add0~121_sumout\ ) + ( \inst4|g2:0:buffersA|F[14]~530_combout\ ) + ( \ALU|Add1~110\ ))
-- \ALU|Add1~122\ = CARRY(( \ALU|Add0~121_sumout\ ) + ( \inst4|g2:0:buffersA|F[14]~530_combout\ ) + ( \ALU|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[14]~530_combout\,
	datad => \ALU|ALT_INV_Add0~121_sumout\,
	cin => \ALU|Add1~110\,
	sumout => \ALU|Add1~121_sumout\,
	cout => \ALU|Add1~122\);

-- Location: LABCELL_X51_Y7_N45
\ALU|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~125_sumout\ = SUM(( \inst4|g2:0:buffersA|F[15]~547_combout\ ) + ( \ALU|Add0~125_sumout\ ) + ( \ALU|Add1~122\ ))
-- \ALU|Add1~126\ = CARRY(( \inst4|g2:0:buffersA|F[15]~547_combout\ ) + ( \ALU|Add0~125_sumout\ ) + ( \ALU|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~125_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[15]~547_combout\,
	cin => \ALU|Add1~122\,
	sumout => \ALU|Add1~125_sumout\,
	cout => \ALU|Add1~126\);

-- Location: LABCELL_X51_Y7_N48
\ALU|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~21_sumout\ = SUM(( \ALU|Add0~21_sumout\ ) + ( \inst4|g2:0:buffersA|F[16]~131_combout\ ) + ( \ALU|Add1~126\ ))
-- \ALU|Add1~22\ = CARRY(( \ALU|Add0~21_sumout\ ) + ( \inst4|g2:0:buffersA|F[16]~131_combout\ ) + ( \ALU|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[16]~131_combout\,
	datad => \ALU|ALT_INV_Add0~21_sumout\,
	cin => \ALU|Add1~126\,
	sumout => \ALU|Add1~21_sumout\,
	cout => \ALU|Add1~22\);

-- Location: LABCELL_X51_Y7_N51
\ALU|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~25_sumout\ = SUM(( \inst4|g2:0:buffersA|F[17]~148_combout\ ) + ( \ALU|Add0~25_sumout\ ) + ( \ALU|Add1~22\ ))
-- \ALU|Add1~26\ = CARRY(( \inst4|g2:0:buffersA|F[17]~148_combout\ ) + ( \ALU|Add0~25_sumout\ ) + ( \ALU|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~25_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~148_combout\,
	cin => \ALU|Add1~22\,
	sumout => \ALU|Add1~25_sumout\,
	cout => \ALU|Add1~26\);

-- Location: LABCELL_X51_Y7_N54
\ALU|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~45_sumout\ = SUM(( \ALU|Add0~45_sumout\ ) + ( \inst4|g2:0:buffersA|F[18]~231_combout\ ) + ( \ALU|Add1~26\ ))
-- \ALU|Add1~46\ = CARRY(( \ALU|Add0~45_sumout\ ) + ( \inst4|g2:0:buffersA|F[18]~231_combout\ ) + ( \ALU|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[18]~231_combout\,
	datad => \ALU|ALT_INV_Add0~45_sumout\,
	cin => \ALU|Add1~26\,
	sumout => \ALU|Add1~45_sumout\,
	cout => \ALU|Add1~46\);

-- Location: LABCELL_X51_Y7_N57
\ALU|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~49_sumout\ = SUM(( \inst4|g2:0:buffersA|F[19]~248_combout\ ) + ( \ALU|Add0~49_sumout\ ) + ( \ALU|Add1~46\ ))
-- \ALU|Add1~50\ = CARRY(( \inst4|g2:0:buffersA|F[19]~248_combout\ ) + ( \ALU|Add0~49_sumout\ ) + ( \ALU|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Add0~49_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[19]~248_combout\,
	cin => \ALU|Add1~46\,
	sumout => \ALU|Add1~49_sumout\,
	cout => \ALU|Add1~50\);

-- Location: LABCELL_X50_Y7_N30
\ALU|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~0_combout\ = ( \ALU|Add0~49_sumout\ & ( (!\IR|dataout\(27) & (((\ALU|Add1~49_sumout\)))) # (\IR|dataout\(27) & (((\inst4|g2:0:buffersA|F[19]~248_combout\)) # (\IR|dataout\(26)))) ) ) # ( !\ALU|Add0~49_sumout\ & ( (!\IR|dataout\(27) & 
-- (((\ALU|Add1~49_sumout\)))) # (\IR|dataout\(27) & (\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[19]~248_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[19]~248_combout\,
	datad => \ALU|ALT_INV_Add1~49_sumout\,
	dataf => \ALU|ALT_INV_Add0~49_sumout\,
	combout => \ALU|Mux13~0_combout\);

-- Location: LABCELL_X50_Y7_N9
\tri1[19]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[19]~45_combout\ = ( \UC|ALU_2_DBus~q\ & ( \ALU|Mux13~0_combout\ & ( (!\IO_IN[19]~input_o\ & (!\UC|IO_2_Reg~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\)))) # (\IO_IN[19]~input_o\ & ((!\UC|DM_Rd~q\) # 
-- ((\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( \ALU|Mux13~0_combout\ & ( (!\IO_IN[19]~input_o\ & (!\UC|IO_2_Reg~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\)))) # (\IO_IN[19]~input_o\ 
-- & ((!\UC|DM_Rd~q\) # ((\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( !\ALU|Mux13~0_combout\ & ( (!\IO_IN[19]~input_o\ & (!\UC|IO_2_Reg~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\)))) 
-- # (\IO_IN[19]~input_o\ & ((!\UC|DM_Rd~q\) # ((\D-Memory|ram_rtl_0|auto_generated|ram_block1a19\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000101000000000000000011001111010001011100111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[19]~input_o\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a19\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \UC|ALT_INV_ALU_2_DBus~q\,
	dataf => \ALU|ALT_INV_Mux13~0_combout\,
	combout => \tri1[19]~45_combout\);

-- Location: FF_X55_Y4_N44
\inst4|g1:31:regs|dataout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[19]~45_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(19));

-- Location: LABCELL_X55_Y4_N45
\inst4|g2:31:buffersB|F[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[19]~3_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(19),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[19]~3_combout\);

-- Location: LABCELL_X57_Y7_N42
\inst4|g2:0:buffersB|F[19]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~183_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (!\inst4|g1:8:regs|dataout\(19)) # (!\inst4|g1:12:regs|dataout\(19)) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|g1:8:regs|dataout\(19) ) ) ) # ( \inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|g1:12:regs|dataout\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(19),
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(19),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~183_combout\);

-- Location: LABCELL_X57_Y7_N39
\inst4|g2:0:buffersB|F[19]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~184_combout\ = ( \inst4|dec_rdB|Mux31~15_combout\ & ( !\inst4|g2:0:buffersB|F[19]~183_combout\ & ( (\inst4|g1:28:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~15_combout\ & ( !\inst4|g2:0:buffersB|F[19]~183_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011010100010101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(19),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~183_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~184_combout\);

-- Location: LABCELL_X56_Y4_N6
\inst4|g2:0:buffersB|F[19]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~185_combout\ = ( \inst4|g2:0:buffersB|F[19]~184_combout\ & ( (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(19))))) # (\inst4|dec_rdB|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~184_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~185_combout\);

-- Location: LABCELL_X53_Y8_N21
\inst4|g2:0:buffersB|F[19]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~180_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(19)) # ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(19))) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(19),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~180_combout\);

-- Location: LABCELL_X50_Y4_N18
\inst4|g2:0:buffersB|F[19]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~181_combout\ = ( \inst4|g1:21:regs|dataout\(19) & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(19) & !\inst4|g2:0:buffersB|F[19]~180_combout\) ) ) ) # ( !\inst4|g1:21:regs|dataout\(19) & ( 
-- \inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (\inst4|g1:13:regs|dataout\(19) & !\inst4|g2:0:buffersB|F[19]~180_combout\)) ) ) ) # ( \inst4|g1:21:regs|dataout\(19) & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( 
-- !\inst4|g2:0:buffersB|F[19]~180_combout\ ) ) ) # ( !\inst4|g1:21:regs|dataout\(19) & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g2:0:buffersB|F[19]~180_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111111110000000000001010000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(19),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[19]~180_combout\,
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(19),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~181_combout\);

-- Location: LABCELL_X50_Y4_N3
\inst4|g2:0:buffersB|F[19]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~182_combout\ = ( \inst4|g1:26:regs|dataout\(19) & ( (\inst4|g2:0:buffersB|F[19]~181_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(19)))) ) ) # ( !\inst4|g1:26:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g2:0:buffersB|F[19]~181_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001010111100000000100011000000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(19),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[19]~181_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~182_combout\);

-- Location: LABCELL_X56_Y5_N6
\inst4|g2:0:buffersB|F[19]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~186_combout\ = ( \inst4|g1:1:regs|dataout\(19) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(19)))) ) ) # ( !\inst4|g1:1:regs|dataout\(19) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(19),
	combout => \inst4|g2:0:buffersB|F[19]~186_combout\);

-- Location: LABCELL_X55_Y5_N21
\inst4|g2:0:buffersB|F[19]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~187_combout\ = ( \inst4|g2:0:buffersB|F[19]~186_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(19))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~186_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~187_combout\);

-- Location: LABCELL_X53_Y4_N30
\inst4|g2:0:buffersB|F[19]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~188_combout\ = ( \inst4|g2:0:buffersB|F[19]~187_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(19))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~187_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~188_combout\);

-- Location: LABCELL_X46_Y4_N9
\inst4|g2:0:buffersB|F[19]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~189_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|g1:22:regs|dataout\(19)) # (!\inst4|g1:6:regs|dataout\(19)) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- \inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(19) ) ) ) # ( \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|g1:22:regs|dataout\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111000000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(19),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~189_combout\);

-- Location: LABCELL_X46_Y4_N51
\inst4|g2:0:buffersB|F[19]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~190_combout\ = ( \inst4|dec_rdB|Mux31~29_combout\ & ( !\inst4|g2:0:buffersB|F[19]~189_combout\ & ( (\inst4|g1:23:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(19)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~29_combout\ & ( !\inst4|g2:0:buffersB|F[19]~189_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(19),
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(19),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~189_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~190_combout\);

-- Location: LABCELL_X46_Y4_N42
\inst4|g2:0:buffersB|F[19]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~191_combout\ = ( \inst4|dec_rdB|Mux31~27_combout\ & ( \inst4|g2:0:buffersB|F[19]~190_combout\ & ( (\inst4|g1:16:regs|dataout\(19) & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(19)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~27_combout\ & ( \inst4|g2:0:buffersB|F[19]~190_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(19),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(19),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~190_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~191_combout\);

-- Location: LABCELL_X50_Y9_N3
\inst4|g2:0:buffersB|F[19]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~177_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:14:regs|dataout\(19)) # ((\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(19))) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(19),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(19),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~177_combout\);

-- Location: MLABCELL_X47_Y6_N15
\inst4|g2:0:buffersB|F[19]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~178_combout\ = ( \inst4|g1:15:regs|dataout\(19) & ( !\inst4|g2:0:buffersB|F[19]~177_combout\ & ( (!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:15:regs|dataout\(19) & ( 
-- !\inst4|g2:0:buffersB|F[19]~177_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(19),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datae => \inst4|g1:15:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~177_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~178_combout\);

-- Location: MLABCELL_X47_Y6_N45
\inst4|g2:0:buffersB|F[19]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~179_combout\ = ( \inst4|g1:30:regs|dataout\(19) & ( \inst4|g2:0:buffersB|F[19]~178_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(19)) ) ) ) # ( !\inst4|g1:30:regs|dataout\(19) & ( 
-- \inst4|g2:0:buffersB|F[19]~178_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000011001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(19),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(19),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~178_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~179_combout\);

-- Location: LABCELL_X53_Y4_N42
\inst4|g2:0:buffersB|F[19]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[19]~192_combout\ = ( \inst4|g2:0:buffersB|F[19]~191_combout\ & ( \inst4|g2:0:buffersB|F[19]~179_combout\ & ( (!\inst4|g2:31:buffersB|F[19]~3_combout\ & (\inst4|g2:0:buffersB|F[19]~185_combout\ & 
-- (\inst4|g2:0:buffersB|F[19]~182_combout\ & \inst4|g2:0:buffersB|F[19]~188_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[19]~3_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[19]~185_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[19]~182_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[19]~188_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[19]~191_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[19]~179_combout\,
	combout => \inst4|g2:0:buffersB|F[19]~192_combout\);

-- Location: LABCELL_X50_Y7_N51
\ALU|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~0_combout\ = ( \ALU|Add0~45_sumout\ & ( (!\IR|dataout\(27) & (((\ALU|Add1~45_sumout\)))) # (\IR|dataout\(27) & (((\inst4|g2:0:buffersA|F[18]~231_combout\)) # (\IR|dataout\(26)))) ) ) # ( !\ALU|Add0~45_sumout\ & ( (!\IR|dataout\(27) & 
-- (((\ALU|Add1~45_sumout\)))) # (\IR|dataout\(27) & (\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[18]~231_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[18]~231_combout\,
	datad => \ALU|ALT_INV_Add1~45_sumout\,
	dataf => \ALU|ALT_INV_Add0~45_sumout\,
	combout => \ALU|Mux14~0_combout\);

-- Location: LABCELL_X50_Y7_N21
\tri1[18]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[18]~46_combout\ = ( \UC|ALU_2_DBus~q\ & ( \ALU|Mux14~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\)))) # (\UC|IO_2_Reg~q\ & (\IO_IN[18]~input_o\ & ((!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( \ALU|Mux14~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\)))) # (\UC|IO_2_Reg~q\ & (\IO_IN[18]~input_o\ & 
-- ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( !\ALU|Mux14~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\)))) # (\UC|IO_2_Reg~q\ & 
-- (\IO_IN[18]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a18\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111011000000000000000010110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \ALT_INV_IO_IN[18]~input_o\,
	datac => \UC|ALT_INV_DM_Rd~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a18\,
	datae => \UC|ALT_INV_ALU_2_DBus~q\,
	dataf => \ALU|ALT_INV_Mux14~0_combout\,
	combout => \tri1[18]~46_combout\);

-- Location: FF_X57_Y8_N17
\inst4|g1:25:regs|dataout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[18]~46_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(18));

-- Location: LABCELL_X57_Y8_N15
\inst4|g2:0:buffersB|F[18]~471\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~471_combout\ = ( !\inst4|g1:28:regs|dataout\(18) & ( \inst4|dec_rdB|Mux31~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~471_combout\);

-- Location: LABCELL_X57_Y8_N45
\inst4|g2:0:buffersB|F[18]~470\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~470_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(18) & (\inst4|g1:12:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(18))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(18)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:12:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(18)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000000001011101100001011000010110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(18),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(18),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~470_combout\);

-- Location: LABCELL_X57_Y8_N51
\inst4|g2:0:buffersB|F[18]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~195_combout\ = ( \inst4|g2:0:buffersB|F[18]~470_combout\ & ( \inst4|dec_rdB|Mux31~14_combout\ & ( (!\inst4|g2:0:buffersB|F[18]~471_combout\ & (\inst4|g1:24:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~13_combout\) # 
-- (\inst4|g1:25:regs|dataout\(18))))) ) ) ) # ( \inst4|g2:0:buffersB|F[18]~470_combout\ & ( !\inst4|dec_rdB|Mux31~14_combout\ & ( (!\inst4|g2:0:buffersB|F[18]~471_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101000000000000000000000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(18),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[18]~471_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(18),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~470_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~195_combout\);

-- Location: MLABCELL_X52_Y8_N30
\inst4|g2:0:buffersB|F[18]~469\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~469_combout\ = ( !\inst4|g1:17:regs|dataout\(18) & ( \inst4|dec_rdB|Mux31~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(18),
	combout => \inst4|g2:0:buffersB|F[18]~469_combout\);

-- Location: LABCELL_X53_Y5_N9
\inst4|g2:0:buffersB|F[18]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~468_combout\ = ( \inst4|g1:22:regs|dataout\(18) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18)))) ) ) ) # ( 
-- !\inst4|g1:22:regs|dataout\(18) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(18) & (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18))))) ) ) ) # ( 
-- \inst4|g1:22:regs|dataout\(18) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(18) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111011101110100001101000000000000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(18),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(18),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~468_combout\);

-- Location: LABCELL_X53_Y5_N57
\inst4|g2:0:buffersB|F[18]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~197_combout\ = ( \inst4|g1:18:regs|dataout\(18) & ( \inst4|g2:0:buffersB|F[18]~468_combout\ & ( (!\inst4|g2:0:buffersB|F[18]~469_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(18)))) ) ) ) # ( 
-- !\inst4|g1:18:regs|dataout\(18) & ( \inst4|g2:0:buffersB|F[18]~468_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & (!\inst4|g2:0:buffersB|F[18]~469_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000001000001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(18),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[18]~469_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(18),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~468_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~197_combout\);

-- Location: LABCELL_X56_Y5_N27
\inst4|g2:31:buffersB|F[18]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[18]~4_combout\ = (!\inst4|g1:31:regs|dataout\(18) & \inst4|dec_rdB|Mux31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[18]~4_combout\);

-- Location: MLABCELL_X47_Y5_N9
\inst4|g2:0:buffersB|F[18]~474\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~474_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(18) & (\inst4|g1:15:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(18))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(18)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(18)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(18),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(18),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~474_combout\);

-- Location: MLABCELL_X47_Y5_N24
\inst4|g2:0:buffersB|F[18]~475\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~475_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g1:27:regs|dataout\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(18),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~475_combout\);

-- Location: MLABCELL_X47_Y5_N57
\inst4|g2:0:buffersB|F[18]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~193_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( !\inst4|g2:0:buffersB|F[18]~475_combout\ & ( (\inst4|g1:29:regs|dataout\(18) & (\inst4|g2:0:buffersB|F[18]~474_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # 
-- (\inst4|g1:30:regs|dataout\(18))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( !\inst4|g2:0:buffersB|F[18]~475_combout\ & ( (\inst4|g2:0:buffersB|F[18]~474_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000000101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[18]~474_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~475_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~193_combout\);

-- Location: LABCELL_X57_Y3_N48
\inst4|g2:0:buffersB|F[18]~467\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~467_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:3:regs|dataout\(18)) # (!\inst4|g1:5:regs|dataout\(18)) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(18) ) ) ) # ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:5:regs|dataout\(18) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000011001100110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(18),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~467_combout\);

-- Location: LABCELL_X57_Y5_N39
\inst4|g2:0:buffersB|F[18]~466\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~466_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:2:regs|dataout\(18) & (\inst4|g1:1:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(18))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:2:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010000010100110011000000110001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(18),
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~466_combout\);

-- Location: LABCELL_X56_Y3_N57
\inst4|g2:0:buffersB|F[18]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~196_combout\ = ( !\inst4|g2:0:buffersB|F[18]~467_combout\ & ( \inst4|g2:0:buffersB|F[18]~466_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(18),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~467_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~466_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~196_combout\);

-- Location: LABCELL_X53_Y8_N3
\inst4|g2:0:buffersB|F[18]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~472_combout\ = ( \inst4|g1:9:regs|dataout\(18) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18)))) ) ) ) # ( 
-- !\inst4|g1:9:regs|dataout\(18) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(18) & (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18))))) ) ) ) # ( 
-- \inst4|g1:9:regs|dataout\(18) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(18) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111111110011001101010000000100000101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(18),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(18),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(18),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~472_combout\);

-- Location: LABCELL_X48_Y9_N3
\inst4|g2:0:buffersB|F[18]~473\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~473_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(18),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~473_combout\);

-- Location: LABCELL_X53_Y5_N15
\inst4|g2:0:buffersB|F[18]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~194_combout\ = ( \inst4|g2:0:buffersB|F[18]~472_combout\ & ( !\inst4|g2:0:buffersB|F[18]~473_combout\ & ( (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # ((\inst4|g1:26:regs|dataout\(18))))) # 
-- (\inst4|dec_rdB|Mux31~8_combout\ & (\inst4|g1:19:regs|dataout\(18) & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(18),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(18),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~472_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~473_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~194_combout\);

-- Location: LABCELL_X53_Y5_N18
\inst4|g2:0:buffersB|F[18]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[18]~198_combout\ = ( \inst4|g2:0:buffersB|F[18]~196_combout\ & ( \inst4|g2:0:buffersB|F[18]~194_combout\ & ( (\inst4|g2:0:buffersB|F[18]~195_combout\ & (\inst4|g2:0:buffersB|F[18]~197_combout\ & 
-- (!\inst4|g2:31:buffersB|F[18]~4_combout\ & \inst4|g2:0:buffersB|F[18]~193_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[18]~195_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[18]~197_combout\,
	datac => \inst4|g2:31:buffersB|ALT_INV_F[18]~4_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[18]~193_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[18]~196_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[18]~194_combout\,
	combout => \inst4|g2:0:buffersB|F[18]~198_combout\);

-- Location: IOIBUF_X12_Y81_N1
\IO_IN[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(17),
	o => \IO_IN[17]~input_o\);

-- Location: LABCELL_X50_Y6_N27
\ALU|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~0_combout\ = ( \ALU|Add1~25_sumout\ & ( \ALU|Add0~25_sumout\ & ( (!\IR|dataout\(27)) # ((\inst4|g2:0:buffersA|F[17]~148_combout\) # (\IR|dataout\(26))) ) ) ) # ( !\ALU|Add1~25_sumout\ & ( \ALU|Add0~25_sumout\ & ( (\IR|dataout\(27) & 
-- ((\inst4|g2:0:buffersA|F[17]~148_combout\) # (\IR|dataout\(26)))) ) ) ) # ( \ALU|Add1~25_sumout\ & ( !\ALU|Add0~25_sumout\ & ( (!\IR|dataout\(27)) # ((\IR|dataout\(26) & \inst4|g2:0:buffersA|F[17]~148_combout\)) ) ) ) # ( !\ALU|Add1~25_sumout\ & ( 
-- !\ALU|Add0~25_sumout\ & ( (\IR|dataout\(27) & (\IR|dataout\(26) & \inst4|g2:0:buffersA|F[17]~148_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101101010101010111100000101010101011010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datac => \IR|ALT_INV_dataout\(26),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[17]~148_combout\,
	datae => \ALU|ALT_INV_Add1~25_sumout\,
	dataf => \ALU|ALT_INV_Add0~25_sumout\,
	combout => \ALU|Mux15~0_combout\);

-- Location: LABCELL_X53_Y6_N45
\tri1[17]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[17]~47_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux15~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a17\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[17]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux15~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[17]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux15~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a17\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[17]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( !\ALU|Mux15~0_combout\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[17]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010000010000000101011001100111111110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_IO_2_Reg~q\,
	datac => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a17\,
	datad => \ALT_INV_IO_IN[17]~input_o\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux15~0_combout\,
	combout => \tri1[17]~47_combout\);

-- Location: FF_X48_Y6_N53
\inst4|g1:16:regs|dataout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[17]~47_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(17));

-- Location: LABCELL_X53_Y5_N39
\inst4|g2:0:buffersB|F[17]~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~429_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~429_combout\);

-- Location: LABCELL_X53_Y5_N45
\inst4|g2:0:buffersB|F[17]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~428_combout\ = ( \inst4|g1:22:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g1:22:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(17) & (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17))))) ) ) ) # ( 
-- \inst4|g1:22:regs|dataout\(17) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(17) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100111111001101010001000000000101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(17),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~428_combout\);

-- Location: LABCELL_X53_Y5_N27
\inst4|g2:0:buffersB|F[17]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~203_combout\ = ( \inst4|g2:0:buffersB|F[17]~428_combout\ & ( \inst4|dec_rdB|Mux31~27_combout\ & ( (\inst4|g1:16:regs|dataout\(17) & (!\inst4|g2:0:buffersB|F[17]~429_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # 
-- (\inst4|g1:18:regs|dataout\(17))))) ) ) ) # ( \inst4|g2:0:buffersB|F[17]~428_combout\ & ( !\inst4|dec_rdB|Mux31~27_combout\ & ( (!\inst4|g2:0:buffersB|F[17]~429_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001111000000000000000000000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(17),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[17]~429_combout\,
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(17),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~428_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~203_combout\);

-- Location: LABCELL_X48_Y6_N6
\inst4|g2:31:buffersB|F[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[17]~5_combout\ = ( !\inst4|g1:31:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:31:buffersB|F[17]~5_combout\);

-- Location: LABCELL_X56_Y4_N51
\inst4|g2:0:buffersB|F[17]~430\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~430_combout\ = ( \inst4|g1:8:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g1:8:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(17) & (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(17))))) ) ) ) # ( 
-- \inst4|g1:8:regs|dataout\(17) & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:8:regs|dataout\(17) & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~17_combout\ & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100111100001111111101000000010001000101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(17),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(17),
	datae => \inst4|g1:8:regs|ALT_INV_dataout\(17),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~430_combout\);

-- Location: LABCELL_X57_Y7_N0
\inst4|g2:0:buffersB|F[17]~431\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~431_combout\ = (!\inst4|g1:28:regs|dataout\(17) & \inst4|dec_rdB|Mux31~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(17),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~431_combout\);

-- Location: LABCELL_X56_Y4_N33
\inst4|g2:0:buffersB|F[17]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~201_combout\ = ( \inst4|g1:24:regs|dataout\(17) & ( !\inst4|g2:0:buffersB|F[17]~431_combout\ & ( (\inst4|g2:0:buffersB|F[17]~430_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g1:24:regs|dataout\(17) & ( !\inst4|g2:0:buffersB|F[17]~431_combout\ & ( (!\inst4|dec_rdB|Mux31~14_combout\ & (\inst4|g2:0:buffersB|F[17]~430_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(17),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[17]~430_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~431_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~201_combout\);

-- Location: MLABCELL_X47_Y5_N42
\inst4|g2:0:buffersB|F[17]~435\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~435_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g1:27:regs|dataout\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(17),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~435_combout\);

-- Location: MLABCELL_X47_Y5_N15
\inst4|g2:0:buffersB|F[17]~434\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~434_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(17) & (\inst4|g1:14:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(17))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(17)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(17)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(17),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~434_combout\);

-- Location: MLABCELL_X47_Y5_N3
\inst4|g2:0:buffersB|F[17]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~199_combout\ = ( \inst4|g1:30:regs|dataout\(17) & ( \inst4|g2:0:buffersB|F[17]~434_combout\ & ( (!\inst4|g2:0:buffersB|F[17]~435_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g1:30:regs|dataout\(17) & ( \inst4|g2:0:buffersB|F[17]~434_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & (!\inst4|g2:0:buffersB|F[17]~435_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(17),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[17]~435_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~434_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~199_combout\);

-- Location: LABCELL_X57_Y3_N57
\inst4|g2:0:buffersB|F[17]~427\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~427_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:3:regs|dataout\(17)) # (!\inst4|g1:5:regs|dataout\(17)) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(17) ) ) ) # ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:5:regs|dataout\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(17),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(17),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~427_combout\);

-- Location: LABCELL_X57_Y5_N33
\inst4|g2:0:buffersB|F[17]~426\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~426_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:2:regs|dataout\(17) & (\inst4|g1:4:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~25_combout\) # 
-- (\inst4|g1:1:regs|dataout\(17))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(17)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:2:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(17)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~22_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011010101010001000100001111000000110000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(17),
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(17),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~426_combout\);

-- Location: LABCELL_X57_Y5_N12
\inst4|g2:0:buffersB|F[17]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~202_combout\ = ( !\inst4|g2:0:buffersB|F[17]~427_combout\ & ( \inst4|g2:0:buffersB|F[17]~426_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~427_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~426_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~202_combout\);

-- Location: LABCELL_X57_Y9_N27
\inst4|g2:0:buffersB|F[17]~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~433_combout\ = (\inst4|dec_rdB|Mux31~9_combout\ & !\inst4|g1:21:regs|dataout\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(17),
	combout => \inst4|g2:0:buffersB|F[17]~433_combout\);

-- Location: LABCELL_X53_Y8_N42
\inst4|g2:0:buffersB|F[17]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~432_combout\ = ( \inst4|g1:13:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(17) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g1:13:regs|dataout\(17) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(17) & (!\inst4|dec_rdB|Mux31~10_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(17))))) ) ) ) # ( 
-- \inst4|g1:13:regs|dataout\(17) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(17)) ) ) ) # ( !\inst4|g1:13:regs|dataout\(17) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~10_combout\ & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111111110011001101010000000100000101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(17),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(17),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datae => \inst4|g1:13:regs|ALT_INV_dataout\(17),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~432_combout\);

-- Location: LABCELL_X56_Y9_N24
\inst4|g2:0:buffersB|F[17]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~200_combout\ = ( \inst4|g1:26:regs|dataout\(17) & ( \inst4|g2:0:buffersB|F[17]~432_combout\ & ( (!\inst4|g2:0:buffersB|F[17]~433_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(17)))) ) ) ) # ( 
-- !\inst4|g1:26:regs|dataout\(17) & ( \inst4|g2:0:buffersB|F[17]~432_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & (!\inst4|g2:0:buffersB|F[17]~433_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(17),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[17]~433_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(17),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~432_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~200_combout\);

-- Location: LABCELL_X53_Y5_N0
\inst4|g2:0:buffersB|F[17]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[17]~204_combout\ = ( \inst4|g2:0:buffersB|F[17]~202_combout\ & ( \inst4|g2:0:buffersB|F[17]~200_combout\ & ( (\inst4|g2:0:buffersB|F[17]~203_combout\ & (!\inst4|g2:31:buffersB|F[17]~5_combout\ & 
-- (\inst4|g2:0:buffersB|F[17]~201_combout\ & \inst4|g2:0:buffersB|F[17]~199_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[17]~203_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[17]~5_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[17]~201_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[17]~199_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[17]~202_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[17]~200_combout\,
	combout => \inst4|g2:0:buffersB|F[17]~204_combout\);

-- Location: LABCELL_X50_Y6_N15
\ALU|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~0_combout\ = ( \ALU|Add0~21_sumout\ & ( \ALU|Add1~21_sumout\ & ( (!\IR|dataout\(27)) # ((\inst4|g2:0:buffersA|F[16]~131_combout\) # (\IR|dataout\(26))) ) ) ) # ( !\ALU|Add0~21_sumout\ & ( \ALU|Add1~21_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\IR|dataout\(26) & \inst4|g2:0:buffersA|F[16]~131_combout\)) ) ) ) # ( \ALU|Add0~21_sumout\ & ( !\ALU|Add1~21_sumout\ & ( (\IR|dataout\(27) & ((\inst4|g2:0:buffersA|F[16]~131_combout\) # (\IR|dataout\(26)))) ) ) ) # ( !\ALU|Add0~21_sumout\ & ( 
-- !\ALU|Add1~21_sumout\ & ( (\IR|dataout\(27) & (\IR|dataout\(26) & \inst4|g2:0:buffersA|F[16]~131_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000101010001010110101011101010111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[16]~131_combout\,
	datae => \ALU|ALT_INV_Add0~21_sumout\,
	dataf => \ALU|ALT_INV_Add1~21_sumout\,
	combout => \ALU|Mux16~0_combout\);

-- Location: LABCELL_X53_Y6_N39
\tri1[16]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[16]~48_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux16~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a16\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[16]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux16~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[16]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux16~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a16\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[16]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( !\ALU|Mux16~0_combout\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[16]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010000000001000101011001111110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_IO_2_Reg~q\,
	datac => \ALT_INV_IO_IN[16]~input_o\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a16\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux16~0_combout\,
	combout => \tri1[16]~48_combout\);

-- Location: FF_X52_Y4_N17
\inst4|g1:31:regs|dataout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[16]~48_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(16));

-- Location: MLABCELL_X52_Y4_N57
\inst4|g2:31:buffersB|F[16]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[16]~6_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[16]~6_combout\);

-- Location: MLABCELL_X47_Y8_N24
\inst4|g2:0:buffersB|F[16]~443\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~443_combout\ = ( !\inst4|g1:21:regs|dataout\(16) & ( \inst4|dec_rdB|Mux31~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(16),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~443_combout\);

-- Location: MLABCELL_X52_Y8_N21
\inst4|g2:0:buffersB|F[16]~442\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~442_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(16) & (\inst4|g1:9:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(16)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~11_combout\ & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:9:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(16)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(16),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~442_combout\);

-- Location: LABCELL_X48_Y4_N3
\inst4|g2:0:buffersB|F[16]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~206_combout\ = ( \inst4|g2:0:buffersB|F[16]~442_combout\ & ( \inst4|dec_rdB|Mux31~8_combout\ & ( (\inst4|g1:19:regs|dataout\(16) & (!\inst4|g2:0:buffersB|F[16]~443_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # 
-- (\inst4|g1:26:regs|dataout\(16))))) ) ) ) # ( \inst4|g2:0:buffersB|F[16]~442_combout\ & ( !\inst4|dec_rdB|Mux31~8_combout\ & ( (!\inst4|g2:0:buffersB|F[16]~443_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000101000000000000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(16),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[16]~443_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~442_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~206_combout\);

-- Location: LABCELL_X57_Y5_N45
\inst4|g2:0:buffersB|F[16]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~436_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(16) & (\inst4|g1:2:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:2:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000001101010101000100010000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(16),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(16),
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(16),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~436_combout\);

-- Location: LABCELL_X48_Y6_N57
\inst4|g2:0:buffersB|F[16]~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~437_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:5:regs|dataout\(16)) # (!\inst4|g1:3:regs|dataout\(16)) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(16) ) ) ) # ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:5:regs|dataout\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011111111000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~437_combout\);

-- Location: MLABCELL_X52_Y4_N48
\inst4|g2:0:buffersB|F[16]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~208_combout\ = ( !\inst4|g2:0:buffersB|F[16]~437_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[16]~436_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000011000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[16]~436_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~437_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~208_combout\);

-- Location: LABCELL_X56_Y4_N39
\inst4|g2:0:buffersB|F[16]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~440_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(16) & (\inst4|g1:12:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(16)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:12:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(16)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000000001100111101000101010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~440_combout\);

-- Location: MLABCELL_X59_Y7_N54
\inst4|g2:0:buffersB|F[16]~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~441_combout\ = (!\inst4|g1:28:regs|dataout\(16) & \inst4|dec_rdB|Mux31~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:28:regs|ALT_INV_dataout\(16),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~441_combout\);

-- Location: MLABCELL_X52_Y4_N9
\inst4|g2:0:buffersB|F[16]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~207_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|g2:0:buffersB|F[16]~441_combout\ & ( (\inst4|g1:24:regs|dataout\(16) & (\inst4|g2:0:buffersB|F[16]~440_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # 
-- (\inst4|g1:25:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|g2:0:buffersB|F[16]~441_combout\ & ( (\inst4|g2:0:buffersB|F[16]~440_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000000100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(16),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[16]~440_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~441_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~207_combout\);

-- Location: MLABCELL_X52_Y4_N18
\inst4|g2:0:buffersB|F[16]~439\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~439_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(16),
	combout => \inst4|g2:0:buffersB|F[16]~439_combout\);

-- Location: LABCELL_X56_Y2_N54
\inst4|g2:0:buffersB|F[16]~438\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~438_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(16) & (\inst4|g1:6:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000010110000101100000000101110110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(16),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~438_combout\);

-- Location: LABCELL_X50_Y4_N57
\inst4|g2:0:buffersB|F[16]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~209_combout\ = ( \inst4|dec_rdB|Mux31~26_combout\ & ( \inst4|g2:0:buffersB|F[16]~438_combout\ & ( (\inst4|g1:18:regs|dataout\(16) & (!\inst4|g2:0:buffersB|F[16]~439_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # 
-- (\inst4|g1:16:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~26_combout\ & ( \inst4|g2:0:buffersB|F[16]~438_combout\ & ( (!\inst4|g2:0:buffersB|F[16]~439_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(16),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[16]~439_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~438_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~209_combout\);

-- Location: MLABCELL_X47_Y6_N54
\inst4|g2:0:buffersB|F[16]~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~445_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g1:27:regs|dataout\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(16),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~445_combout\);

-- Location: MLABCELL_X52_Y5_N21
\inst4|g2:0:buffersB|F[16]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~444_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(16) & (\inst4|g1:14:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(16))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:15:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(16)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|dec_rdB|Mux31~4_combout\ & ( (\inst4|g1:14:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(16)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~4_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(16),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(16),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~444_combout\);

-- Location: MLABCELL_X47_Y6_N3
\inst4|g2:0:buffersB|F[16]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~205_combout\ = ( !\inst4|g2:0:buffersB|F[16]~445_combout\ & ( \inst4|g2:0:buffersB|F[16]~444_combout\ & ( (!\inst4|g1:29:regs|dataout\(16) & (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # 
-- (\inst4|g1:30:regs|dataout\(16))))) # (\inst4|g1:29:regs|dataout\(16) & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(16),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(16),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~445_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~444_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~205_combout\);

-- Location: MLABCELL_X52_Y4_N42
\inst4|g2:0:buffersB|F[16]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[16]~210_combout\ = ( \inst4|g2:0:buffersB|F[16]~209_combout\ & ( \inst4|g2:0:buffersB|F[16]~205_combout\ & ( (!\inst4|g2:31:buffersB|F[16]~6_combout\ & (\inst4|g2:0:buffersB|F[16]~206_combout\ & 
-- (\inst4|g2:0:buffersB|F[16]~208_combout\ & \inst4|g2:0:buffersB|F[16]~207_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[16]~6_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[16]~206_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[16]~208_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[16]~207_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[16]~209_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[16]~205_combout\,
	combout => \inst4|g2:0:buffersB|F[16]~210_combout\);

-- Location: IOIBUF_X89_Y21_N38
\IO_IN[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(15),
	o => \IO_IN[15]~input_o\);

-- Location: LABCELL_X51_Y5_N24
\ALU|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~0_combout\ = ( \ALU|Add1~125_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[15]~547_combout\ & \ALU|Add0~125_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~125_sumout\) # 
-- (\inst4|g2:0:buffersA|F[15]~547_combout\)))) ) ) # ( !\ALU|Add1~125_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[15]~547_combout\ & \ALU|Add0~125_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~125_sumout\) # 
-- (\inst4|g2:0:buffersA|F[15]~547_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[15]~547_combout\,
	datad => \ALU|ALT_INV_Add0~125_sumout\,
	dataf => \ALU|ALT_INV_Add1~125_sumout\,
	combout => \ALU|Mux17~0_combout\);

-- Location: LABCELL_X51_Y5_N45
\tri1[15]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[15]~49_combout\ = ( \IO_IN[15]~input_o\ & ( \ALU|Mux17~0_combout\ & ( (!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a15\) ) ) ) # ( !\IO_IN[15]~input_o\ & ( \ALU|Mux17~0_combout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a15\))) ) ) ) # ( \IO_IN[15]~input_o\ & ( !\ALU|Mux17~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a15\))) ) ) ) # ( !\IO_IN[15]~input_o\ & ( 
-- !\ALU|Mux17~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a15\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000110000001111000010001000101010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datae => \ALT_INV_IO_IN[15]~input_o\,
	dataf => \ALU|ALT_INV_Mux17~0_combout\,
	combout => \tri1[15]~49_combout\);

-- Location: FF_X56_Y6_N11
\inst4|g1:31:regs|dataout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[15]~49_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(15));

-- Location: LABCELL_X56_Y6_N48
\inst4|g2:31:buffersB|F[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[15]~7_combout\ = ( !\inst4|g1:31:regs|dataout\(15) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(15),
	combout => \inst4|g2:31:buffersB|F[15]~7_combout\);

-- Location: LABCELL_X46_Y7_N39
\inst4|g2:0:buffersB|F[15]~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~453_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~453_combout\);

-- Location: LABCELL_X46_Y8_N9
\inst4|g2:0:buffersB|F[15]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~452_combout\ = ( \inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(15) & (\inst4|g1:13:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~11_combout\) # 
-- (\inst4|g1:9:regs|dataout\(15))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(15)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~12_combout\ & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(15)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001010100010100000000110011110000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~452_combout\);

-- Location: LABCELL_X46_Y7_N57
\inst4|g2:0:buffersB|F[15]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~212_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[15]~452_combout\ & ( (\inst4|g1:19:regs|dataout\(15) & (!\inst4|g2:0:buffersB|F[15]~453_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # 
-- (\inst4|g1:26:regs|dataout\(15))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[15]~452_combout\ & ( (!\inst4|g2:0:buffersB|F[15]~453_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000111100000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[15]~453_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~452_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~212_combout\);

-- Location: MLABCELL_X47_Y5_N45
\inst4|g2:0:buffersB|F[15]~455\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~455_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g1:27:regs|dataout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~455_combout\);

-- Location: MLABCELL_X47_Y5_N33
\inst4|g2:0:buffersB|F[15]~454\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~454_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(15) & (\inst4|g1:15:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(15))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(15)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(15)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000011000000111101000100010101010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~454_combout\);

-- Location: MLABCELL_X47_Y5_N39
\inst4|g2:0:buffersB|F[15]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~211_combout\ = ( !\inst4|g2:0:buffersB|F[15]~455_combout\ & ( \inst4|g2:0:buffersB|F[15]~454_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & (((!\inst4|dec_rdB|Mux31~1_combout\)) # (\inst4|g1:30:regs|dataout\(15)))) # 
-- (\inst4|dec_rdB|Mux31~2_combout\ & (\inst4|g1:29:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(15),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~455_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~454_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~211_combout\);

-- Location: LABCELL_X46_Y7_N15
\inst4|g2:0:buffersB|F[15]~446\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~446_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:1:regs|dataout\(15) & (\inst4|g1:4:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~23_combout\) # 
-- (\inst4|g1:2:regs|dataout\(15))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(15)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:1:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(15)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~22_combout\ & ( (!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001010100010100000000110011110000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~446_combout\);

-- Location: LABCELL_X53_Y4_N9
\inst4|g2:0:buffersB|F[15]~447\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~447_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( \inst4|dec_rdB|Mux31~21_combout\ & ( (!\inst4|g1:3:regs|dataout\(15)) # (!\inst4|g1:5:regs|dataout\(15)) ) ) ) # ( !\inst4|dec_rdB|Mux31~20_combout\ & ( 
-- \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(15) ) ) ) # ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:3:regs|dataout\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111000000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~447_combout\);

-- Location: LABCELL_X46_Y7_N42
\inst4|g2:0:buffersB|F[15]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~214_combout\ = ( !\inst4|dec_rdB|Mux31~24_combout\ & ( !\inst4|g2:0:buffersB|F[15]~447_combout\ & ( (\inst4|g2:0:buffersB|F[15]~446_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersB|ALT_INV_F[15]~446_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~447_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~214_combout\);

-- Location: LABCELL_X56_Y4_N21
\inst4|g2:0:buffersB|F[15]~450\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~450_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(15) & (\inst4|g1:8:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~18_combout\) # 
-- (\inst4|g1:12:regs|dataout\(15))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(15)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(15)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(15),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(15),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~450_combout\);

-- Location: LABCELL_X57_Y9_N18
\inst4|g2:0:buffersB|F[15]~451\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~451_combout\ = ( \inst4|dec_rdB|Mux31~15_combout\ & ( !\inst4|g1:28:regs|dataout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~451_combout\);

-- Location: LABCELL_X56_Y4_N15
\inst4|g2:0:buffersB|F[15]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~213_combout\ = ( \inst4|g2:0:buffersB|F[15]~450_combout\ & ( !\inst4|g2:0:buffersB|F[15]~451_combout\ & ( (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(15))))) # 
-- (\inst4|dec_rdB|Mux31~14_combout\ & (\inst4|g1:24:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(15),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~450_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~451_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~213_combout\);

-- Location: MLABCELL_X52_Y1_N57
\inst4|g2:0:buffersB|F[15]~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~449_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(15),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~449_combout\);

-- Location: MLABCELL_X52_Y1_N33
\inst4|g2:0:buffersB|F[15]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~448_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(15) & (\inst4|g1:22:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(15))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(15),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(15),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~448_combout\);

-- Location: MLABCELL_X52_Y1_N45
\inst4|g2:0:buffersB|F[15]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~215_combout\ = ( !\inst4|g2:0:buffersB|F[15]~449_combout\ & ( \inst4|g2:0:buffersB|F[15]~448_combout\ & ( (!\inst4|g1:16:regs|dataout\(15) & (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # 
-- (\inst4|g1:18:regs|dataout\(15))))) # (\inst4|g1:16:regs|dataout\(15) & ((!\inst4|dec_rdB|Mux31~26_combout\) # ((\inst4|g1:18:regs|dataout\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(15),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(15),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~449_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~448_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~215_combout\);

-- Location: MLABCELL_X47_Y7_N48
\inst4|g2:0:buffersB|F[15]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[15]~216_combout\ = ( \inst4|g2:0:buffersB|F[15]~213_combout\ & ( \inst4|g2:0:buffersB|F[15]~215_combout\ & ( (!\inst4|g2:31:buffersB|F[15]~7_combout\ & (\inst4|g2:0:buffersB|F[15]~212_combout\ & 
-- (\inst4|g2:0:buffersB|F[15]~211_combout\ & \inst4|g2:0:buffersB|F[15]~214_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:31:buffersB|ALT_INV_F[15]~7_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[15]~212_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[15]~211_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[15]~214_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[15]~213_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[15]~215_combout\,
	combout => \inst4|g2:0:buffersB|F[15]~216_combout\);

-- Location: LABCELL_X51_Y8_N12
\ALU|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~0_combout\ = ( \inst4|g2:0:buffersA|F[14]~530_combout\ & ( \ALU|Add1~121_sumout\ & ( ((!\IR|dataout\(27)) # (\ALU|Add0~121_sumout\)) # (\IR|dataout\(26)) ) ) ) # ( !\inst4|g2:0:buffersA|F[14]~530_combout\ & ( \ALU|Add1~121_sumout\ & ( 
-- (!\IR|dataout\(27)) # ((\IR|dataout\(26) & \ALU|Add0~121_sumout\)) ) ) ) # ( \inst4|g2:0:buffersA|F[14]~530_combout\ & ( !\ALU|Add1~121_sumout\ & ( (\IR|dataout\(27) & ((\ALU|Add0~121_sumout\) # (\IR|dataout\(26)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[14]~530_combout\ & ( !\ALU|Add1~121_sumout\ & ( (\IR|dataout\(26) & (\ALU|Add0~121_sumout\ & \IR|dataout\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000011111111111111000000111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \ALU|ALT_INV_Add0~121_sumout\,
	datad => \IR|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[14]~530_combout\,
	dataf => \ALU|ALT_INV_Add1~121_sumout\,
	combout => \ALU|Mux18~0_combout\);

-- Location: LABCELL_X51_Y5_N39
\tri1[14]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[14]~50_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ & ( \ALU|Mux18~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[14]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ & ( \ALU|Mux18~0_combout\ & ( (!\UC|DM_Rd~q\ 
-- & ((!\UC|IO_2_Reg~q\) # (\IO_IN[14]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ & ( !\ALU|Mux18~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[14]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a14\ & ( !\ALU|Mux18~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[14]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011001000110010101111000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \ALT_INV_IO_IN[14]~input_o\,
	datad => \UC|ALT_INV_DM_Rd~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	dataf => \ALU|ALT_INV_Mux18~0_combout\,
	combout => \tri1[14]~50_combout\);

-- Location: FF_X46_Y6_N32
\inst4|g1:26:regs|dataout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[14]~50_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(14));

-- Location: LABCELL_X46_Y6_N54
\inst4|g2:0:buffersB|F[14]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~365_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~365_combout\);

-- Location: LABCELL_X46_Y6_N42
\inst4|g2:0:buffersB|F[14]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~364_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(14) & (\inst4|g1:13:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(14))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(14)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(14)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~364_combout\);

-- Location: LABCELL_X46_Y6_N33
\inst4|g2:0:buffersB|F[14]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~218_combout\ = ( !\inst4|g2:0:buffersB|F[14]~365_combout\ & ( \inst4|g2:0:buffersB|F[14]~364_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & (((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(14))))) # 
-- (\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g1:26:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(14),
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[14]~365_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~364_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~218_combout\);

-- Location: LABCELL_X56_Y2_N24
\inst4|g2:31:buffersB|F[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[14]~8_combout\ = ( !\inst4|g1:31:regs|dataout\(14) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[14]~8_combout\);

-- Location: MLABCELL_X59_Y6_N12
\inst4|g2:0:buffersB|F[14]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~363_combout\ = ( !\inst4|g1:28:regs|dataout\(14) & ( \inst4|dec_rdB|Mux31~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~363_combout\);

-- Location: MLABCELL_X59_Y6_N3
\inst4|g2:0:buffersB|F[14]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~362_combout\ = ( \inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:20:regs|dataout\(14) & (\inst4|g1:12:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(14))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(14)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~16_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:20:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(14)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111010001010100010100000000110011110000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(14),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(14),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~362_combout\);

-- Location: LABCELL_X60_Y6_N57
\inst4|g2:0:buffersB|F[14]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~219_combout\ = ( !\inst4|g2:0:buffersB|F[14]~363_combout\ & ( \inst4|g2:0:buffersB|F[14]~362_combout\ & ( (!\inst4|g1:25:regs|dataout\(14) & (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(14))))) # (\inst4|g1:25:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(14),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(14),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[14]~363_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~362_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~219_combout\);

-- Location: LABCELL_X57_Y5_N27
\inst4|g2:0:buffersB|F[14]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~358_combout\ = ( \inst4|g1:4:regs|dataout\(14) & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (!\inst4|g1:1:regs|dataout\(14) & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # 
-- (\inst4|g1:2:regs|dataout\(14))))) # (\inst4|g1:1:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~23_combout\) # ((\inst4|g1:2:regs|dataout\(14))))) ) ) ) # ( \inst4|g1:4:regs|dataout\(14) & ( !\inst4|dec_rdB|Mux31~22_combout\ & ( 
-- (!\inst4|g1:1:regs|dataout\(14) & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14))))) # (\inst4|g1:1:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~23_combout\) # ((\inst4|g1:2:regs|dataout\(14))))) 
-- ) ) ) # ( !\inst4|g1:4:regs|dataout\(14) & ( !\inst4|dec_rdB|Mux31~22_combout\ & ( (!\inst4|g1:1:regs|dataout\(14) & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(14))))) # 
-- (\inst4|g1:1:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~23_combout\) # ((\inst4|g1:2:regs|dataout\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000101110011110100010100000000000000001100111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(14),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~358_combout\);

-- Location: LABCELL_X53_Y4_N3
\inst4|g2:0:buffersB|F[14]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~359_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( (!\inst4|g1:5:regs|dataout\(14)) # ((!\inst4|g1:3:regs|dataout\(14) & \inst4|dec_rdB|Mux31~20_combout\)) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- (!\inst4|g1:3:regs|dataout\(14) & \inst4|dec_rdB|Mux31~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~359_combout\);

-- Location: LABCELL_X57_Y5_N21
\inst4|g2:0:buffersB|F[14]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~220_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|g2:0:buffersB|F[14]~359_combout\ & ( (\inst4|g2:0:buffersB|F[14]~358_combout\ & (\inst4|g1:7:regs|dataout\(14) & !\inst4|dec_rdB|Mux31~24_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|g2:0:buffersB|F[14]~359_combout\ & ( (\inst4|g2:0:buffersB|F[14]~358_combout\ & !\inst4|dec_rdB|Mux31~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[14]~358_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(14),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~359_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~220_combout\);

-- Location: MLABCELL_X59_Y5_N39
\inst4|g2:0:buffersB|F[14]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~367_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g1:27:regs|dataout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(14),
	combout => \inst4|g2:0:buffersB|F[14]~367_combout\);

-- Location: LABCELL_X50_Y9_N9
\inst4|g2:0:buffersB|F[14]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~366_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(14) & (\inst4|g1:14:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(14))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(14)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(14)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~366_combout\);

-- Location: MLABCELL_X59_Y5_N51
\inst4|g2:0:buffersB|F[14]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~217_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[14]~366_combout\ & ( (\inst4|g1:29:regs|dataout\(14) & (!\inst4|g2:0:buffersB|F[14]~367_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # 
-- (\inst4|g1:30:regs|dataout\(14))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( \inst4|g2:0:buffersB|F[14]~366_combout\ & ( (!\inst4|g2:0:buffersB|F[14]~367_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000111100000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(14),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[14]~367_combout\,
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~366_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~217_combout\);

-- Location: MLABCELL_X52_Y1_N3
\inst4|g2:0:buffersB|F[14]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~361_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(14),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~361_combout\);

-- Location: MLABCELL_X52_Y1_N15
\inst4|g2:0:buffersB|F[14]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~360_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(14) & (\inst4|g1:22:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(14))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(14) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(14),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(14),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(14),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~360_combout\);

-- Location: MLABCELL_X52_Y1_N51
\inst4|g2:0:buffersB|F[14]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~221_combout\ = ( !\inst4|g2:0:buffersB|F[14]~361_combout\ & ( \inst4|g2:0:buffersB|F[14]~360_combout\ & ( (!\inst4|g1:18:regs|dataout\(14) & (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # 
-- (\inst4|g1:16:regs|dataout\(14))))) # (\inst4|g1:18:regs|dataout\(14) & (((!\inst4|dec_rdB|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(14),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(14),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[14]~361_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~360_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~221_combout\);

-- Location: LABCELL_X57_Y7_N30
\inst4|g2:0:buffersB|F[14]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[14]~222_combout\ = ( \inst4|g2:0:buffersB|F[14]~217_combout\ & ( \inst4|g2:0:buffersB|F[14]~221_combout\ & ( (\inst4|g2:0:buffersB|F[14]~218_combout\ & (!\inst4|g2:31:buffersB|F[14]~8_combout\ & 
-- (\inst4|g2:0:buffersB|F[14]~219_combout\ & \inst4|g2:0:buffersB|F[14]~220_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[14]~218_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[14]~8_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[14]~219_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[14]~220_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[14]~217_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[14]~221_combout\,
	combout => \inst4|g2:0:buffersB|F[14]~222_combout\);

-- Location: IOIBUF_X89_Y16_N21
\IO_IN[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(13),
	o => \IO_IN[13]~input_o\);

-- Location: LABCELL_X51_Y5_N27
\ALU|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~0_combout\ = ( \ALU|Add1~109_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[13]~481_combout\ & \ALU|Add0~109_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~109_sumout\) # 
-- (\inst4|g2:0:buffersA|F[13]~481_combout\)))) ) ) # ( !\ALU|Add1~109_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[13]~481_combout\ & \ALU|Add0~109_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~109_sumout\) # 
-- (\inst4|g2:0:buffersA|F[13]~481_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(26),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[13]~481_combout\,
	datad => \ALU|ALT_INV_Add0~109_sumout\,
	dataf => \ALU|ALT_INV_Add1~109_sumout\,
	combout => \ALU|Mux19~0_combout\);

-- Location: LABCELL_X51_Y5_N33
\tri1[13]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[13]~51_combout\ = ( \UC|IO_2_Reg~q\ & ( \ALU|Mux19~0_combout\ & ( (\IO_IN[13]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a13\))) ) ) ) # ( !\UC|IO_2_Reg~q\ & ( \ALU|Mux19~0_combout\ & ( (!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a13\) ) ) ) # ( \UC|IO_2_Reg~q\ & ( !\ALU|Mux19~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\IO_IN[13]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a13\)))) ) ) ) # ( !\UC|IO_2_Reg~q\ 
-- & ( !\ALU|Mux19~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a13\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000000000001101000011011101110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \ALT_INV_IO_IN[13]~input_o\,
	datae => \UC|ALT_INV_IO_2_Reg~q\,
	dataf => \ALU|ALT_INV_Mux19~0_combout\,
	combout => \tri1[13]~51_combout\);

-- Location: LABCELL_X45_Y6_N45
\inst4|g1:21:regs|dataout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:21:regs|dataout[13]~feeder_combout\ = ( \tri1[13]~51_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[13]~51_combout\,
	combout => \inst4|g1:21:regs|dataout[13]~feeder_combout\);

-- Location: FF_X45_Y6_N47
\inst4|g1:21:regs|dataout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:21:regs|dataout[13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(13));

-- Location: LABCELL_X46_Y6_N21
\inst4|g2:0:buffersB|F[13]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~375_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~375_combout\);

-- Location: LABCELL_X46_Y6_N39
\inst4|g2:0:buffersB|F[13]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~374_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(13) & (\inst4|g1:9:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(13)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(13)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010000010100110011000000110001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~374_combout\);

-- Location: LABCELL_X46_Y6_N9
\inst4|g2:0:buffersB|F[13]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~224_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[13]~374_combout\ & ( (!\inst4|g2:0:buffersB|F[13]~375_combout\ & (\inst4|g1:19:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~7_combout\) # 
-- (\inst4|g1:26:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[13]~374_combout\ & ( (!\inst4|g2:0:buffersB|F[13]~375_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010001000100000101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[13]~375_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~374_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~224_combout\);

-- Location: LABCELL_X51_Y3_N3
\inst4|g2:31:buffersB|F[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[13]~9_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[13]~9_combout\);

-- Location: LABCELL_X56_Y3_N3
\inst4|g2:0:buffersB|F[13]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~370_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(13) & (\inst4|g1:22:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~370_combout\);

-- Location: LABCELL_X56_Y3_N6
\inst4|g2:0:buffersB|F[13]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~371_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(13),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~371_combout\);

-- Location: LABCELL_X56_Y3_N48
\inst4|g2:0:buffersB|F[13]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~227_combout\ = ( \inst4|g2:0:buffersB|F[13]~370_combout\ & ( !\inst4|g2:0:buffersB|F[13]~371_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # ((\inst4|g1:16:regs|dataout\(13))))) # 
-- (\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g1:18:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(13),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(13),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[13]~370_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~371_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~227_combout\);

-- Location: MLABCELL_X47_Y5_N21
\inst4|g2:0:buffersB|F[13]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~376_combout\ = ( \inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(13) & (\inst4|g1:15:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~5_combout\) # 
-- (\inst4|g1:10:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( \inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:14:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(13)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~4_combout\ & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( (\inst4|g1:15:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(13)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~4_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000011000000111101000100010101010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(13),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(13),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~376_combout\);

-- Location: MLABCELL_X47_Y5_N27
\inst4|g2:0:buffersB|F[13]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~377_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g1:27:regs|dataout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(13),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~377_combout\);

-- Location: LABCELL_X53_Y5_N33
\inst4|g2:0:buffersB|F[13]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~223_combout\ = ( \inst4|g2:0:buffersB|F[13]~376_combout\ & ( !\inst4|g2:0:buffersB|F[13]~377_combout\ & ( (!\inst4|g1:29:regs|dataout\(13) & (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # 
-- (\inst4|g1:30:regs|dataout\(13))))) # (\inst4|g1:29:regs|dataout\(13) & (((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[13]~376_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~377_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~223_combout\);

-- Location: MLABCELL_X52_Y3_N3
\inst4|g2:0:buffersB|F[13]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~368_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(13) & (\inst4|g1:1:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(13)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:1:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(13)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000011110000001101010101000100010000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(13),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(13),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~368_combout\);

-- Location: LABCELL_X55_Y3_N51
\inst4|g2:0:buffersB|F[13]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~369_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( \inst4|dec_rdB|Mux31~21_combout\ & ( (!\inst4|g1:5:regs|dataout\(13)) # (!\inst4|g1:3:regs|dataout\(13)) ) ) ) # ( !\inst4|dec_rdB|Mux31~20_combout\ & ( 
-- \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(13) ) ) ) # ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:3:regs|dataout\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010101010101010101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(13),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~369_combout\);

-- Location: LABCELL_X51_Y3_N48
\inst4|g2:0:buffersB|F[13]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~226_combout\ = ( !\inst4|g2:0:buffersB|F[13]~369_combout\ & ( \inst4|dec_rdB|Mux31~19_combout\ & ( (\inst4|g1:7:regs|dataout\(13) & (!\inst4|dec_rdB|Mux31~24_combout\ & \inst4|g2:0:buffersB|F[13]~368_combout\)) ) ) ) # ( 
-- !\inst4|g2:0:buffersB|F[13]~369_combout\ & ( !\inst4|dec_rdB|Mux31~19_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & \inst4|g2:0:buffersB|F[13]~368_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[13]~368_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[13]~369_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~226_combout\);

-- Location: MLABCELL_X59_Y6_N21
\inst4|g2:0:buffersB|F[13]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~372_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(13) & (\inst4|g1:8:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(13) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000011000000111101000100010101010000010000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(13),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(13),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(13),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~372_combout\);

-- Location: MLABCELL_X59_Y7_N3
\inst4|g2:0:buffersB|F[13]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~373_combout\ = (\inst4|dec_rdB|Mux31~15_combout\ & !\inst4|g1:28:regs|dataout\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(13),
	combout => \inst4|g2:0:buffersB|F[13]~373_combout\);

-- Location: LABCELL_X60_Y7_N39
\inst4|g2:0:buffersB|F[13]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~225_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|g2:0:buffersB|F[13]~373_combout\ & ( (\inst4|g1:24:regs|dataout\(13) & (\inst4|g2:0:buffersB|F[13]~372_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # 
-- (\inst4|g1:25:regs|dataout\(13))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|g2:0:buffersB|F[13]~373_combout\ & ( (\inst4|g2:0:buffersB|F[13]~372_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000000110000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(13),
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(13),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[13]~372_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~373_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~225_combout\);

-- Location: MLABCELL_X52_Y5_N57
\inst4|g2:0:buffersB|F[13]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[13]~228_combout\ = ( \inst4|g2:0:buffersB|F[13]~226_combout\ & ( \inst4|g2:0:buffersB|F[13]~225_combout\ & ( (\inst4|g2:0:buffersB|F[13]~224_combout\ & (!\inst4|g2:31:buffersB|F[13]~9_combout\ & 
-- (\inst4|g2:0:buffersB|F[13]~227_combout\ & \inst4|g2:0:buffersB|F[13]~223_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[13]~224_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[13]~9_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[13]~227_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[13]~223_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[13]~226_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[13]~225_combout\,
	combout => \inst4|g2:0:buffersB|F[13]~228_combout\);

-- Location: MLABCELL_X52_Y8_N42
\ALU|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~0_combout\ = ( \IR|dataout\(26) & ( \ALU|Add1~105_sumout\ & ( ((!\IR|dataout\(27)) # (\ALU|Add0~105_sumout\)) # (\inst4|g2:0:buffersA|F[12]~464_combout\) ) ) ) # ( !\IR|dataout\(26) & ( \ALU|Add1~105_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\inst4|g2:0:buffersA|F[12]~464_combout\ & \ALU|Add0~105_sumout\)) ) ) ) # ( \IR|dataout\(26) & ( !\ALU|Add1~105_sumout\ & ( (\IR|dataout\(27) & ((\ALU|Add0~105_sumout\) # (\inst4|g2:0:buffersA|F[12]~464_combout\))) ) ) ) # ( !\IR|dataout\(26) & ( 
-- !\ALU|Add1~105_sumout\ & ( (\inst4|g2:0:buffersA|F[12]~464_combout\ & (\IR|dataout\(27) & \ALU|Add0~105_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000100110001001111001101110011011101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[12]~464_combout\,
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add0~105_sumout\,
	datae => \IR|ALT_INV_dataout\(26),
	dataf => \ALU|ALT_INV_Add1~105_sumout\,
	combout => \ALU|Mux20~0_combout\);

-- Location: MLABCELL_X52_Y8_N51
\tri1[12]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[12]~52_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux20~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[12]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux20~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[12]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux20~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[12]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( 
-- !\ALU|Mux20~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[12]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000000000001011000010111011101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \ALT_INV_IO_IN[12]~input_o\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux20~0_combout\,
	combout => \tri1[12]~52_combout\);

-- Location: FF_X59_Y6_N8
\inst4|g1:24:regs|dataout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[12]~52_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(12));

-- Location: MLABCELL_X59_Y6_N39
\inst4|g2:0:buffersB|F[12]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~233_combout\ = ( \inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:20:regs|dataout\(12) & (\inst4|g1:12:regs|dataout\(12) & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(12))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(12) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(12)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~16_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:20:regs|dataout\(12) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(12)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100110000001100110001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(12),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~233_combout\);

-- Location: LABCELL_X60_Y6_N15
\inst4|g2:25:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:25:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( !\inst4|g1:25:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:25:buffersB|F[12]~0_combout\);

-- Location: MLABCELL_X59_Y6_N9
\inst4|g2:0:buffersB|F[12]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~234_combout\ = ( !\inst4|g2:25:buffersB|F[12]~0_combout\ & ( \inst4|dec_rdB|Mux31~15_combout\ & ( (\inst4|g2:0:buffersB|F[12]~233_combout\ & (\inst4|g1:28:regs|dataout\(12) & ((!\inst4|dec_rdB|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(12))))) ) ) ) # ( !\inst4|g2:25:buffersB|F[12]~0_combout\ & ( !\inst4|dec_rdB|Mux31~15_combout\ & ( (\inst4|g2:0:buffersB|F[12]~233_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000000000000000000000000000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(12),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[12]~233_combout\,
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(12),
	datae => \inst4|g2:25:buffersB|ALT_INV_F[12]~0_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~234_combout\);

-- Location: LABCELL_X55_Y4_N39
\inst4|g2:31:buffersB|F[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[12]~10_combout\ = ( !\inst4|g1:31:regs|dataout\(12) & ( \inst4|dec_rdB|Mux31~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[12]~10_combout\);

-- Location: LABCELL_X55_Y5_N51
\inst4|g2:3:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:3:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:3:buffersB|F[12]~0_combout\);

-- Location: LABCELL_X42_Y7_N42
\inst4|g2:0:buffersB|F[12]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~235_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(12) & (\inst4|g1:2:regs|dataout\(12) & !\inst4|dec_rdB|Mux31~24_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(12) & !\inst4|dec_rdB|Mux31~24_combout\) ) ) ) # ( \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- (\inst4|g1:2:regs|dataout\(12) & !\inst4|dec_rdB|Mux31~24_combout\) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000001100000011000001010000010100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~235_combout\);

-- Location: LABCELL_X43_Y6_N3
\inst4|g2:7:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:7:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( !\inst4|g1:7:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:7:buffersB|F[12]~0_combout\);

-- Location: LABCELL_X55_Y5_N27
\inst4|g2:5:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:5:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|g1:5:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:5:buffersB|F[12]~0_combout\);

-- Location: LABCELL_X43_Y7_N18
\inst4|g2:0:buffersB|F[12]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~236_combout\ = ( !\inst4|g2:7:buffersB|F[12]~0_combout\ & ( !\inst4|g2:5:buffersB|F[12]~0_combout\ & ( (!\inst4|g2:3:buffersB|F[12]~0_combout\ & (\inst4|g2:0:buffersB|F[12]~235_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(12),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g2:3:buffersB|ALT_INV_F[12]~0_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[12]~235_combout\,
	datae => \inst4|g2:7:buffersB|ALT_INV_F[12]~0_combout\,
	dataf => \inst4|g2:5:buffersB|ALT_INV_F[12]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~236_combout\);

-- Location: MLABCELL_X47_Y8_N9
\inst4|g2:26:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:26:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~7_combout\ & ( !\inst4|g1:26:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:26:buffersB|F[12]~0_combout\);

-- Location: LABCELL_X46_Y6_N27
\inst4|g2:0:buffersB|F[12]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~231_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|g1:13:regs|dataout\(12) & ( (!\inst4|g1:9:regs|dataout\(12) & (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(12))))) # (\inst4|g1:9:regs|dataout\(12) & (((!\inst4|dec_rdB|Mux31~12_combout\)) # (\inst4|g1:11:regs|dataout\(12)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|g1:13:regs|dataout\(12) & ( 
-- (!\inst4|g1:9:regs|dataout\(12) & (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(12))))) # (\inst4|g1:9:regs|dataout\(12) & (((!\inst4|dec_rdB|Mux31~12_combout\)) # 
-- (\inst4|g1:11:regs|dataout\(12)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|g1:13:regs|dataout\(12) & ( (!\inst4|g1:9:regs|dataout\(12) & (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(12))))) # (\inst4|g1:9:regs|dataout\(12) & (((!\inst4|dec_rdB|Mux31~12_combout\)) # (\inst4|g1:11:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110001000000000000000011110101001100011111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(12),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~231_combout\);

-- Location: LABCELL_X46_Y6_N48
\inst4|g2:0:buffersB|F[12]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~232_combout\ = ( \inst4|g2:0:buffersB|F[12]~231_combout\ & ( \inst4|g1:21:regs|dataout\(12) & ( (!\inst4|g2:26:buffersB|F[12]~0_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12)))) ) ) ) # ( 
-- \inst4|g2:0:buffersB|F[12]~231_combout\ & ( !\inst4|g1:21:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~9_combout\ & (!\inst4|g2:26:buffersB|F[12]~0_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000100000000000000000000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(12),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datad => \inst4|g2:26:buffersB|ALT_INV_F[12]~0_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[12]~231_combout\,
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~232_combout\);

-- Location: MLABCELL_X52_Y5_N3
\inst4|g2:0:buffersB|F[12]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~229_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|g1:15:regs|dataout\(12) & ( (\inst4|g1:14:regs|dataout\(12) & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(12)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|g1:15:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(12)) ) ) ) # ( \inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|g1:15:regs|dataout\(12) & ( (\inst4|g1:14:regs|dataout\(12) 
-- & (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(12))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|g1:15:regs|dataout\(12) & ( (!\inst4|dec_rdB|Mux31~4_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~5_combout\) # (\inst4|g1:10:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000010001010000000011001111110011110100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(12),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~229_combout\);

-- Location: LABCELL_X50_Y5_N42
\inst4|g2:30:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:30:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~1_combout\ & ( !\inst4|g1:30:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:30:buffersB|F[12]~0_combout\);

-- Location: MLABCELL_X52_Y5_N45
\inst4|g2:0:buffersB|F[12]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~230_combout\ = ( \inst4|dec_rdB|Mux31~2_combout\ & ( !\inst4|g2:30:buffersB|F[12]~0_combout\ & ( (\inst4|g1:29:regs|dataout\(12) & (\inst4|g2:0:buffersB|F[12]~229_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # 
-- (\inst4|g1:27:regs|dataout\(12))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~2_combout\ & ( !\inst4|g2:30:buffersB|F[12]~0_combout\ & ( (\inst4|g2:0:buffersB|F[12]~229_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000000000101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datab => \inst4|g1:27:regs|ALT_INV_dataout\(12),
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(12),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[12]~229_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g2:30:buffersB|ALT_INV_F[12]~0_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~230_combout\);

-- Location: LABCELL_X43_Y8_N30
\inst4|g2:18:buffersB|F[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:18:buffersB|F[12]~0_combout\ = ( \inst4|dec_rdB|Mux31~26_combout\ & ( !\inst4|g1:18:regs|dataout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(12),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	combout => \inst4|g2:18:buffersB|F[12]~0_combout\);

-- Location: LABCELL_X55_Y3_N18
\inst4|g2:0:buffersB|F[12]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~237_combout\ = ( \inst4|dec_rdB|Mux31~30_combout\ & ( \inst4|g1:6:regs|dataout\(12) & ( (!\inst4|g1:23:regs|dataout\(12) & (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~31_combout\) # 
-- (\inst4|g1:22:regs|dataout\(12))))) # (\inst4|g1:23:regs|dataout\(12) & (((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(12))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( \inst4|g1:6:regs|dataout\(12) & ( 
-- (!\inst4|g1:23:regs|dataout\(12) & (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(12))))) # (\inst4|g1:23:regs|dataout\(12) & (((!\inst4|dec_rdB|Mux31~31_combout\) # 
-- (\inst4|g1:22:regs|dataout\(12))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(12) & ( (!\inst4|g1:23:regs|dataout\(12) & (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~31_combout\) # 
-- (\inst4|g1:22:regs|dataout\(12))))) # (\inst4|g1:23:regs|dataout\(12) & (((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101000000000000000011011101000011011101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(12),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(12),
	combout => \inst4|g2:0:buffersB|F[12]~237_combout\);

-- Location: LABCELL_X43_Y7_N9
\inst4|g2:0:buffersB|F[12]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~238_combout\ = ( !\inst4|g2:18:buffersB|F[12]~0_combout\ & ( \inst4|g2:0:buffersB|F[12]~237_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\ & (((!\inst4|dec_rdB|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(12)))) # 
-- (\inst4|dec_rdB|Mux31~28_combout\ & (\inst4|g1:17:regs|dataout\(12) & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111001000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(12),
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(12),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:18:buffersB|ALT_INV_F[12]~0_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~237_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~238_combout\);

-- Location: LABCELL_X45_Y7_N30
\inst4|g2:0:buffersB|F[12]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[12]~239_combout\ = ( \inst4|g2:0:buffersB|F[12]~230_combout\ & ( \inst4|g2:0:buffersB|F[12]~238_combout\ & ( (\inst4|g2:0:buffersB|F[12]~234_combout\ & (!\inst4|g2:31:buffersB|F[12]~10_combout\ & 
-- (\inst4|g2:0:buffersB|F[12]~236_combout\ & \inst4|g2:0:buffersB|F[12]~232_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[12]~234_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[12]~10_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[12]~236_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[12]~232_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[12]~230_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[12]~238_combout\,
	combout => \inst4|g2:0:buffersB|F[12]~239_combout\);

-- Location: IOIBUF_X54_Y0_N18
\IO_IN[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(20),
	o => \IO_IN[20]~input_o\);

-- Location: MLABCELL_X52_Y6_N0
\ALU|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~65_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[20]~176_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~50\ ))
-- \ALU|Add0~66\ = CARRY(( !\inst4|g2:0:buffersB|F[20]~176_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[20]~176_combout\,
	cin => \ALU|Add0~50\,
	sumout => \ALU|Add0~65_sumout\,
	cout => \ALU|Add0~66\);

-- Location: FF_X52_Y4_N29
\inst4|g1:30:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(20));

-- Location: FF_X55_Y8_N52
\inst4|g1:29:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(20));

-- Location: FF_X55_Y8_N23
\inst4|g1:15:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(20));

-- Location: FF_X52_Y9_N52
\inst4|g1:27:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(20));

-- Location: FF_X55_Y8_N35
\inst4|g1:10:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(20));

-- Location: FF_X55_Y9_N11
\inst4|g1:14:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(20));

-- Location: LABCELL_X55_Y9_N9
\inst4|g2:0:buffersA|F[20]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~299_combout\ = ( \inst4|g1:14:regs|dataout\(20) & ( \inst4|dec_rdA|Mux31~5_combout\ & ( !\inst4|g1:10:regs|dataout\(20) ) ) ) # ( !\inst4|g1:14:regs|dataout\(20) & ( \inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (!\inst4|g1:10:regs|dataout\(20)) # (\inst4|dec_rdA|Mux31~6_combout\) ) ) ) # ( !\inst4|g1:14:regs|dataout\(20) & ( !\inst4|dec_rdA|Mux31~5_combout\ & ( \inst4|dec_rdA|Mux31~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000011110101111101011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(20),
	datae => \inst4|g1:14:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~299_combout\);

-- Location: MLABCELL_X52_Y9_N51
\inst4|g2:0:buffersA|F[20]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~300_combout\ = ( !\inst4|g2:0:buffersA|F[20]~299_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(20))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(20) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~299_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~300_combout\);

-- Location: MLABCELL_X52_Y4_N24
\inst4|g2:0:buffersA|F[20]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~301_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g1:30:regs|dataout\(20) & (\inst4|g2:0:buffersA|F[20]~300_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(20))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g2:0:buffersA|F[20]~300_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000000101000100000000111100110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[20]~300_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~301_combout\);

-- Location: FF_X52_Y4_N56
\inst4|g1:31:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(20));

-- Location: FF_X55_Y4_N59
\inst4|g1:18:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(20));

-- Location: FF_X51_Y4_N11
\inst4|g1:6:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(20));

-- Location: FF_X51_Y4_N2
\inst4|g1:22:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(20));

-- Location: LABCELL_X51_Y4_N18
\inst4|g2:0:buffersA|F[20]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~311_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(20)) # ((!\inst4|g1:22:regs|dataout\(20) & \inst4|dec_rdA|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(20) & \inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(20),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~311_combout\);

-- Location: FF_X51_Y4_N44
\inst4|g1:23:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(20));

-- Location: FF_X55_Y4_N50
\inst4|g1:17:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(20));

-- Location: LABCELL_X51_Y4_N45
\inst4|g2:0:buffersA|F[20]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~312_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|g1:17:regs|dataout\(20) & ( (!\inst4|g2:0:buffersA|F[20]~311_combout\ & \inst4|g1:23:regs|dataout\(20)) ) ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( 
-- \inst4|g1:17:regs|dataout\(20) & ( !\inst4|g2:0:buffersA|F[20]~311_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g1:17:regs|dataout\(20) & ( (!\inst4|g2:0:buffersA|F[20]~311_combout\ & (!\inst4|dec_rdA|Mux31~28_combout\ & 
-- \inst4|g1:23:regs|dataout\(20))) ) ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g1:17:regs|dataout\(20) & ( (!\inst4|g2:0:buffersA|F[20]~311_combout\ & !\inst4|dec_rdA|Mux31~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000010000000100010101010101010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[20]~311_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(20),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersA|F[20]~312_combout\);

-- Location: MLABCELL_X47_Y4_N57
\inst4|g2:0:buffersA|F[20]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~313_combout\ = ( \inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[20]~312_combout\ & ( (\inst4|g1:16:regs|dataout\(20) & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(20)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~27_combout\ & ( \inst4|g2:0:buffersA|F[20]~312_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(20),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~312_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~313_combout\);

-- Location: FF_X47_Y4_N8
\inst4|g1:19:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(20));

-- Location: LABCELL_X48_Y10_N6
\inst4|g1:11:regs|dataout[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:11:regs|dataout[20]~feeder_combout\ = ( \tri1[20]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[20]~44_combout\,
	combout => \inst4|g1:11:regs|dataout[20]~feeder_combout\);

-- Location: FF_X48_Y10_N8
\inst4|g1:11:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:11:regs|dataout[20]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(20));

-- Location: FF_X53_Y8_N38
\inst4|g1:9:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(20));

-- Location: MLABCELL_X47_Y9_N54
\inst4|g2:0:buffersA|F[20]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~302_combout\ = ( \inst4|g1:9:regs|dataout\(20) & ( (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(20)) ) ) # ( !\inst4|g1:9:regs|dataout\(20) & ( ((\inst4|dec_rdA|Mux31~12_combout\ & 
-- !\inst4|g1:11:regs|dataout\(20))) # (\inst4|dec_rdA|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersA|F[20]~302_combout\);

-- Location: FF_X50_Y4_N46
\inst4|g1:21:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(20));

-- Location: FF_X46_Y5_N35
\inst4|g1:13:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(20));

-- Location: LABCELL_X46_Y5_N27
\inst4|g2:0:buffersA|F[20]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~303_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|g1:13:regs|dataout\(20) & ( (!\inst4|g2:0:buffersA|F[20]~302_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(20)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|g1:13:regs|dataout\(20) & ( (!\inst4|g2:0:buffersA|F[20]~302_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(20)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~10_combout\ & ( 
-- !\inst4|g1:13:regs|dataout\(20) & ( (!\inst4|g2:0:buffersA|F[20]~302_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100000000000000000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[20]~302_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(20),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g1:13:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersA|F[20]~303_combout\);

-- Location: FF_X50_Y4_N25
\inst4|g1:26:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(20));

-- Location: MLABCELL_X47_Y4_N9
\inst4|g2:0:buffersA|F[20]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~304_combout\ = ( \inst4|g1:26:regs|dataout\(20) & ( \inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g2:0:buffersA|F[20]~303_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20)))) ) ) ) # ( 
-- \inst4|g1:26:regs|dataout\(20) & ( !\inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g2:0:buffersA|F[20]~303_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20)))) ) ) ) # ( !\inst4|g1:26:regs|dataout\(20) & ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( (\inst4|g2:0:buffersA|F[20]~303_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100000000000000000000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(20),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[20]~303_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~304_combout\);

-- Location: FF_X52_Y4_N32
\inst4|g1:25:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(20));

-- Location: FF_X57_Y4_N31
\inst4|g1:24:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(20));

-- Location: FF_X57_Y4_N26
\inst4|g1:28:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(20));

-- Location: FF_X57_Y4_N7
\inst4|g1:20:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(20));

-- Location: FF_X57_Y7_N29
\inst4|g1:12:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(20));

-- Location: LABCELL_X60_Y8_N6
\inst4|g1:8:regs|dataout[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:8:regs|dataout[20]~feeder_combout\ = ( \tri1[20]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[20]~44_combout\,
	combout => \inst4|g1:8:regs|dataout[20]~feeder_combout\);

-- Location: FF_X60_Y8_N8
\inst4|g1:8:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:8:regs|dataout[20]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(20));

-- Location: LABCELL_X57_Y7_N24
\inst4|g2:0:buffersA|F[20]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~305_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(20)) # ((!\inst4|g1:8:regs|dataout\(20) & \inst4|dec_rdA|Mux31~17_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (!\inst4|g1:8:regs|dataout\(20) & \inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100101011101010111000001100000011001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~305_combout\);

-- Location: LABCELL_X57_Y4_N6
\inst4|g2:0:buffersA|F[20]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~306_combout\ = ( !\inst4|g2:0:buffersA|F[20]~305_combout\ & ( (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # ((\inst4|g1:28:regs|dataout\(20))))) # (\inst4|dec_rdA|Mux31~16_combout\ & 
-- (\inst4|g1:20:regs|dataout\(20) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~305_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~306_combout\);

-- Location: LABCELL_X57_Y4_N30
\inst4|g2:0:buffersA|F[20]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~307_combout\ = ( \inst4|g2:0:buffersA|F[20]~306_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(20))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(20) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~306_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~307_combout\);

-- Location: FF_X55_Y5_N4
\inst4|g1:7:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(20));

-- Location: FF_X47_Y4_N38
\inst4|g1:3:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(20));

-- Location: FF_X55_Y5_N7
\inst4|g1:5:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(20));

-- Location: FF_X56_Y5_N32
\inst4|g1:2:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(20));

-- Location: FF_X56_Y5_N59
\inst4|g1:1:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(20));

-- Location: LABCELL_X56_Y5_N57
\inst4|g2:0:buffersA|F[20]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~308_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & (\inst4|g1:1:regs|dataout\(20) & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010100010101000101000000000100010100000000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~308_combout\);

-- Location: FF_X56_Y5_N17
\inst4|g1:4:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(20));

-- Location: LABCELL_X56_Y5_N0
\inst4|g2:0:buffersA|F[20]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~309_combout\ = ( \inst4|g1:4:regs|dataout\(20) & ( (\inst4|g2:0:buffersA|F[20]~308_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(20)))) ) ) # ( !\inst4|g1:4:regs|dataout\(20) & ( 
-- (!\inst4|dec_rdA|Mux31~22_combout\ & (\inst4|g2:0:buffersA|F[20]~308_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(20),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[20]~308_combout\,
	dataf => \inst4|g1:4:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersA|F[20]~309_combout\);

-- Location: MLABCELL_X47_Y4_N39
\inst4|g2:0:buffersA|F[20]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~310_combout\ = ( \inst4|g1:3:regs|dataout\(20) & ( \inst4|g2:0:buffersA|F[20]~309_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(20)) ) ) ) # ( !\inst4|g1:3:regs|dataout\(20) & ( 
-- \inst4|g2:0:buffersA|F[20]~309_combout\ & ( (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000010101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~309_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~310_combout\);

-- Location: MLABCELL_X47_Y4_N42
\inst4|g2:0:buffersA|F[20]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~314_combout\ = ( \inst4|g2:0:buffersA|F[20]~310_combout\ & ( (\inst4|g2:0:buffersA|F[20]~313_combout\ & (\inst4|g2:0:buffersA|F[20]~304_combout\ & \inst4|g2:0:buffersA|F[20]~307_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[20]~313_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[20]~304_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[20]~307_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~310_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~314_combout\);

-- Location: MLABCELL_X52_Y4_N12
\inst4|g2:0:buffersA|F[20]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[20]~315_combout\ = ( \inst4|g2:0:buffersA|F[20]~314_combout\ & ( (\inst4|g2:0:buffersA|F[20]~301_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[20]~301_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~314_combout\,
	combout => \inst4|g2:0:buffersA|F[20]~315_combout\);

-- Location: LABCELL_X51_Y8_N39
\ALU|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~0_combout\ = ( \inst4|g2:0:buffersA|F[20]~315_combout\ & ( (\ALU|Add0~65_sumout\) # (\IR|dataout\(26)) ) ) # ( !\inst4|g2:0:buffersA|F[20]~315_combout\ & ( (\IR|dataout\(26) & \ALU|Add0~65_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IR|ALT_INV_dataout\(26),
	datad => \ALU|ALT_INV_Add0~65_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[20]~315_combout\,
	combout => \ALU|Mux12~0_combout\);

-- Location: LABCELL_X51_Y6_N0
\ALU|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~65_sumout\ = SUM(( \ALU|Add0~65_sumout\ ) + ( \inst4|g2:0:buffersA|F[20]~315_combout\ ) + ( \ALU|Add1~50\ ))
-- \ALU|Add1~66\ = CARRY(( \ALU|Add0~65_sumout\ ) + ( \inst4|g2:0:buffersA|F[20]~315_combout\ ) + ( \ALU|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[20]~315_combout\,
	datad => \ALU|ALT_INV_Add0~65_sumout\,
	cin => \ALU|Add1~50\,
	sumout => \ALU|Add1~65_sumout\,
	cout => \ALU|Add1~66\);

-- Location: LABCELL_X51_Y8_N27
\ALU|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~1_combout\ = ( \ALU|Add1~65_sumout\ & ( (!\IR|dataout\(27)) # (\ALU|Mux12~0_combout\) ) ) # ( !\ALU|Add1~65_sumout\ & ( (\ALU|Mux12~0_combout\ & \IR|dataout\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux12~0_combout\,
	datad => \IR|ALT_INV_dataout\(27),
	dataf => \ALU|ALT_INV_Add1~65_sumout\,
	combout => \ALU|Mux12~1_combout\);

-- Location: LABCELL_X51_Y4_N3
\tri1[20]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[20]~44_combout\ = ( \UC|ALU_2_DBus~q\ & ( \ALU|Mux12~1_combout\ & ( (!\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[20]~input_o\)))) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ & 
-- (((!\UC|IO_2_Reg~q\) # (\IO_IN[20]~input_o\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( \ALU|Mux12~1_combout\ & ( (!\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[20]~input_o\)))) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ & (((!\UC|IO_2_Reg~q\) # (\IO_IN[20]~input_o\)))) ) ) ) # ( !\UC|ALU_2_DBus~q\ & ( !\ALU|Mux12~1_combout\ & ( (!\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[20]~input_o\)))) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a20\ & (((!\UC|IO_2_Reg~q\) # (\IO_IN[20]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101000000000000000011011101000011011101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a20\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \ALT_INV_IO_IN[20]~input_o\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \UC|ALT_INV_ALU_2_DBus~q\,
	dataf => \ALU|ALT_INV_Mux12~1_combout\,
	combout => \tri1[20]~44_combout\);

-- Location: FF_X47_Y4_N56
\inst4|g1:16:regs|dataout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[20]~44_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(20));

-- Location: LABCELL_X55_Y4_N24
\inst4|g2:0:buffersB|F[20]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~173_combout\ = ( \inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(20)) # ((!\inst4|g1:22:regs|dataout\(20) & \inst4|dec_rdB|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(20) & \inst4|dec_rdB|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010110011101100111000001010000010101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(20),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~173_combout\);

-- Location: LABCELL_X55_Y4_N30
\inst4|g2:0:buffersB|F[20]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~174_combout\ = ( \inst4|g1:23:regs|dataout\(20) & ( !\inst4|g2:0:buffersB|F[20]~173_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(20)) ) ) ) # ( !\inst4|g1:23:regs|dataout\(20) & ( 
-- !\inst4|g2:0:buffersB|F[20]~173_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g1:23:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~173_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~174_combout\);

-- Location: LABCELL_X55_Y4_N51
\inst4|g2:0:buffersB|F[20]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~175_combout\ = ( \inst4|g1:18:regs|dataout\(20) & ( \inst4|g2:0:buffersB|F[20]~174_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(20)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(20) & ( 
-- \inst4|g2:0:buffersB|F[20]~174_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~174_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~175_combout\);

-- Location: MLABCELL_X52_Y4_N39
\inst4|g2:31:buffersB|F[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[20]~2_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[20]~2_combout\);

-- Location: LABCELL_X56_Y5_N30
\inst4|g2:0:buffersB|F[20]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~170_combout\ = ( \inst4|g1:1:regs|dataout\(20) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20)))) ) ) # ( !\inst4|g1:1:regs|dataout\(20) & ( 
-- (!\inst4|dec_rdB|Mux31~25_combout\ & (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersB|F[20]~170_combout\);

-- Location: LABCELL_X55_Y5_N6
\inst4|g2:0:buffersB|F[20]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~171_combout\ = ( \inst4|g2:0:buffersB|F[20]~170_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(20))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(20) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~170_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~171_combout\);

-- Location: LABCELL_X55_Y5_N3
\inst4|g2:0:buffersB|F[20]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~172_combout\ = ( \inst4|g1:7:regs|dataout\(20) & ( \inst4|g2:0:buffersB|F[20]~171_combout\ & ( (!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(20)) ) ) ) # ( !\inst4|g1:7:regs|dataout\(20) & ( 
-- \inst4|g2:0:buffersB|F[20]~171_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000111100001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(20),
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~171_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~172_combout\);

-- Location: LABCELL_X55_Y8_N33
\inst4|g2:0:buffersB|F[20]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~161_combout\ = ( \inst4|dec_rdB|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(20)) # ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(20))) ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~161_combout\);

-- Location: LABCELL_X55_Y8_N21
\inst4|g2:0:buffersB|F[20]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~162_combout\ = ( !\inst4|g2:0:buffersB|F[20]~161_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(20))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(20) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~161_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~162_combout\);

-- Location: LABCELL_X55_Y8_N51
\inst4|g2:0:buffersB|F[20]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~163_combout\ = ( \inst4|g2:0:buffersB|F[20]~162_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(20))))) # (\inst4|dec_rdB|Mux31~1_combout\ & 
-- (\inst4|g1:30:regs|dataout\(20) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(20),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~162_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~163_combout\);

-- Location: LABCELL_X53_Y8_N54
\inst4|g2:0:buffersB|F[20]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~164_combout\ = ( \inst4|g1:11:regs|dataout\(20) & ( (\inst4|dec_rdB|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(20)) ) ) # ( !\inst4|g1:11:regs|dataout\(20) & ( ((\inst4|dec_rdB|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(20))) # (\inst4|dec_rdB|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(20),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersB|F[20]~164_combout\);

-- Location: LABCELL_X50_Y4_N45
\inst4|g2:0:buffersB|F[20]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~165_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(20) & (!\inst4|g2:0:buffersB|F[20]~164_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(20))))) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersB|F[20]~164_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111000000100000001100000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(20),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[20]~164_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(20),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~165_combout\);

-- Location: LABCELL_X50_Y4_N24
\inst4|g2:0:buffersB|F[20]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~166_combout\ = ( \inst4|g1:26:regs|dataout\(20) & ( (\inst4|g2:0:buffersB|F[20]~165_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20)))) ) ) # ( !\inst4|g1:26:regs|dataout\(20) & ( 
-- (!\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g2:0:buffersB|F[20]~165_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001010111100000000100011000000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(20),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[20]~165_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(20),
	combout => \inst4|g2:0:buffersB|F[20]~166_combout\);

-- Location: LABCELL_X60_Y8_N51
\inst4|g2:0:buffersB|F[20]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~167_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (!\inst4|g1:12:regs|dataout\(20)) # (!\inst4|g1:8:regs|dataout\(20)) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|g1:8:regs|dataout\(20) ) ) ) # ( \inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|g1:12:regs|dataout\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(20),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(20),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~167_combout\);

-- Location: LABCELL_X57_Y4_N27
\inst4|g2:0:buffersB|F[20]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~168_combout\ = ( !\inst4|g2:0:buffersB|F[20]~167_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(20) & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(20)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersB|F[20]~167_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111000000000000000001010000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(20),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(20),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~167_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~168_combout\);

-- Location: MLABCELL_X52_Y4_N33
\inst4|g2:0:buffersB|F[20]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~169_combout\ = ( \inst4|g2:0:buffersB|F[20]~168_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # ((\inst4|g1:24:regs|dataout\(20))))) # (\inst4|dec_rdB|Mux31~13_combout\ & 
-- (\inst4|g1:25:regs|dataout\(20) & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000001000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(20),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(20),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~168_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~169_combout\);

-- Location: MLABCELL_X52_Y4_N0
\inst4|g2:0:buffersB|F[20]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[20]~176_combout\ = ( \inst4|g2:0:buffersB|F[20]~166_combout\ & ( \inst4|g2:0:buffersB|F[20]~169_combout\ & ( (\inst4|g2:0:buffersB|F[20]~175_combout\ & (!\inst4|g2:31:buffersB|F[20]~2_combout\ & 
-- (\inst4|g2:0:buffersB|F[20]~172_combout\ & \inst4|g2:0:buffersB|F[20]~163_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[20]~175_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[20]~2_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[20]~172_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[20]~163_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[20]~166_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[20]~169_combout\,
	combout => \inst4|g2:0:buffersB|F[20]~176_combout\);

-- Location: MLABCELL_X52_Y6_N3
\ALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~57_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[21]~160_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~66\ ))
-- \ALU|Add0~58\ = CARRY(( !\inst4|g2:0:buffersB|F[21]~160_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[21]~160_combout\,
	cin => \ALU|Add0~66\,
	sumout => \ALU|Add0~57_sumout\,
	cout => \ALU|Add0~58\);

-- Location: FF_X52_Y4_N5
\inst4|g1:31:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(21));

-- Location: FF_X55_Y8_N19
\inst4|g1:15:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(21));

-- Location: FF_X52_Y9_N59
\inst4|g1:27:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(21));

-- Location: FF_X50_Y9_N11
\inst4|g1:14:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(21));

-- Location: FF_X55_Y9_N55
\inst4|g1:10:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(21));

-- Location: LABCELL_X50_Y9_N0
\inst4|g2:0:buffersA|F[21]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~266_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(21)) # ((!\inst4|g1:14:regs|dataout\(21) & \inst4|dec_rdA|Mux31~6_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (!\inst4|g1:14:regs|dataout\(21) & \inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(21),
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(21),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~266_combout\);

-- Location: LABCELL_X56_Y9_N6
\inst4|g2:0:buffersA|F[21]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~267_combout\ = ( \inst4|dec_rdA|Mux31~3_combout\ & ( (\inst4|g1:27:regs|dataout\(21) & (!\inst4|g2:0:buffersA|F[21]~266_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~3_combout\ & ( (!\inst4|g2:0:buffersA|F[21]~266_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111010000000000001101000000000000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(21),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(21),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~266_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~267_combout\);

-- Location: FF_X52_Y9_N5
\inst4|g1:30:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(21));

-- Location: FF_X56_Y6_N43
\inst4|g1:29:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(21));

-- Location: MLABCELL_X52_Y9_N24
\inst4|g2:0:buffersA|F[21]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~268_combout\ = ( \inst4|g1:29:regs|dataout\(21) & ( (\inst4|g2:0:buffersA|F[21]~267_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(21)))) ) ) # ( !\inst4|g1:29:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdA|Mux31~2_combout\ & (\inst4|g2:0:buffersA|F[21]~267_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000010000000101000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~267_combout\,
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~268_combout\);

-- Location: FF_X48_Y6_N17
\inst4|g1:16:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(21));

-- Location: FF_X55_Y4_N14
\inst4|g1:18:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(21));

-- Location: FF_X51_Y4_N8
\inst4|g1:6:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(21));

-- Location: FF_X51_Y6_N41
\inst4|g1:22:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(21));

-- Location: LABCELL_X51_Y4_N9
\inst4|g2:0:buffersA|F[21]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~278_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(21)) # ((\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(21))) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011011100110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(21),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(21),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~278_combout\);

-- Location: FF_X51_Y4_N29
\inst4|g1:23:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(21));

-- Location: FF_X55_Y4_N23
\inst4|g1:17:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(21));

-- Location: LABCELL_X51_Y4_N24
\inst4|g2:0:buffersA|F[21]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~279_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|dec_rdA|Mux31~28_combout\ & ( (!\inst4|g2:0:buffersA|F[21]~278_combout\ & (\inst4|g1:23:regs|dataout\(21) & \inst4|g1:17:regs|dataout\(21))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( \inst4|dec_rdA|Mux31~28_combout\ & ( (!\inst4|g2:0:buffersA|F[21]~278_combout\ & \inst4|g1:17:regs|dataout\(21)) ) ) ) # ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|dec_rdA|Mux31~28_combout\ & ( 
-- (!\inst4|g2:0:buffersA|F[21]~278_combout\ & \inst4|g1:23:regs|dataout\(21)) ) ) ) # ( !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[21]~278_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001000100010001000001010000010100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[21]~278_combout\,
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(21),
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(21),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~279_combout\);

-- Location: LABCELL_X48_Y6_N12
\inst4|g2:0:buffersA|F[21]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~280_combout\ = ( \inst4|g1:18:regs|dataout\(21) & ( \inst4|g2:0:buffersA|F[21]~279_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(21) & ( 
-- \inst4|g2:0:buffersA|F[21]~279_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110011001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(21),
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~279_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~280_combout\);

-- Location: FF_X50_Y4_N7
\inst4|g1:21:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(21));

-- Location: FF_X46_Y6_N5
\inst4|g1:13:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(21));

-- Location: FF_X52_Y9_N38
\inst4|g1:9:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(21));

-- Location: FF_X48_Y9_N20
\inst4|g1:11:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(21));

-- Location: LABCELL_X48_Y9_N42
\inst4|g2:0:buffersA|F[21]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~269_combout\ = ( \inst4|g1:11:regs|dataout\(21) & ( (\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(21)) ) ) # ( !\inst4|g1:11:regs|dataout\(21) & ( ((\inst4|dec_rdA|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(21))) # (\inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~269_combout\);

-- Location: LABCELL_X46_Y6_N18
\inst4|g2:0:buffersA|F[21]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~270_combout\ = ( !\inst4|g2:0:buffersA|F[21]~269_combout\ & ( (!\inst4|g1:21:regs|dataout\(21) & (!\inst4|dec_rdA|Mux31~9_combout\ & ((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21))))) # 
-- (\inst4|g1:21:regs|dataout\(21) & (((!\inst4|dec_rdA|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011101110100001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(21),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~269_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~270_combout\);

-- Location: FF_X48_Y6_N47
\inst4|g1:19:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(21));

-- Location: FF_X50_Y4_N5
\inst4|g1:26:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(21));

-- Location: LABCELL_X48_Y6_N42
\inst4|g2:0:buffersA|F[21]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~271_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g1:26:regs|dataout\(21) & ( (\inst4|g2:0:buffersA|F[21]~270_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(21)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g1:26:regs|dataout\(21) & ( (\inst4|g2:0:buffersA|F[21]~270_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(21)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~7_combout\ & ( 
-- !\inst4|g1:26:regs|dataout\(21) & ( (\inst4|g2:0:buffersA|F[21]~270_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000000000000000000001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~270_combout\,
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(21),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g1:26:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~271_combout\);

-- Location: FF_X55_Y6_N11
\inst4|g1:7:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(21));

-- Location: FF_X47_Y4_N22
\inst4|g1:3:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(21));

-- Location: FF_X56_Y5_N26
\inst4|g1:1:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(21));

-- Location: FF_X56_Y5_N11
\inst4|g1:2:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(21));

-- Location: LABCELL_X56_Y5_N54
\inst4|g2:0:buffersA|F[21]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~275_combout\ = ( \inst4|g1:2:regs|dataout\(21) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(21)))) ) ) # ( !\inst4|g1:2:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000100010000000100010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(21),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~275_combout\);

-- Location: FF_X56_Y5_N23
\inst4|g1:4:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(21));

-- Location: FF_X55_Y5_N50
\inst4|g1:5:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(21));

-- Location: LABCELL_X56_Y5_N21
\inst4|g2:0:buffersA|F[21]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~276_combout\ = ( \inst4|g1:5:regs|dataout\(21) & ( (\inst4|g2:0:buffersA|F[21]~275_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21)))) ) ) # ( !\inst4|g1:5:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdA|Mux31~21_combout\ & (\inst4|g2:0:buffersA|F[21]~275_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~275_combout\,
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~276_combout\);

-- Location: MLABCELL_X47_Y4_N21
\inst4|g2:0:buffersA|F[21]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~277_combout\ = ( \inst4|g1:3:regs|dataout\(21) & ( \inst4|g2:0:buffersA|F[21]~276_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(21)) ) ) ) # ( !\inst4|g1:3:regs|dataout\(21) & ( 
-- \inst4|g2:0:buffersA|F[21]~276_combout\ & ( (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000010101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(21),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~276_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~277_combout\);

-- Location: FF_X57_Y4_N56
\inst4|g1:20:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(21));

-- Location: FF_X57_Y4_N5
\inst4|g1:28:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(21));

-- Location: FF_X57_Y7_N56
\inst4|g1:12:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(21));

-- Location: FF_X57_Y7_N38
\inst4|g1:8:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(21));

-- Location: LABCELL_X57_Y7_N57
\inst4|g2:0:buffersA|F[21]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~272_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(21)) # (!\inst4|g1:8:regs|dataout\(21)) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( 
-- \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(21) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:8:regs|dataout\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010101010101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(21),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~272_combout\);

-- Location: LABCELL_X57_Y4_N57
\inst4|g2:0:buffersA|F[21]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~273_combout\ = ( \inst4|dec_rdA|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(21) & (!\inst4|g2:0:buffersA|F[21]~272_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(21))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersA|F[21]~272_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000010001010000000011001111000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(21),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(21),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~272_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~273_combout\);

-- Location: FF_X56_Y4_N35
\inst4|g1:25:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(21));

-- Location: LABCELL_X57_Y4_N21
\inst4|g2:0:buffersA|F[21]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~274_combout\ = ( \inst4|g1:24:regs|dataout\(21) & ( \inst4|g1:25:regs|dataout\(21) & ( \inst4|g2:0:buffersA|F[21]~273_combout\ ) ) ) # ( !\inst4|g1:24:regs|dataout\(21) & ( \inst4|g1:25:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdA|Mux31~14_combout\ & \inst4|g2:0:buffersA|F[21]~273_combout\) ) ) ) # ( \inst4|g1:24:regs|dataout\(21) & ( !\inst4|g1:25:regs|dataout\(21) & ( (!\inst4|dec_rdA|Mux31~13_combout\ & \inst4|g2:0:buffersA|F[21]~273_combout\) ) ) ) # ( 
-- !\inst4|g1:24:regs|dataout\(21) & ( !\inst4|g1:25:regs|dataout\(21) & ( (!\inst4|dec_rdA|Mux31~14_combout\ & (!\inst4|dec_rdA|Mux31~13_combout\ & \inst4|g2:0:buffersA|F[21]~273_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000011000000110000001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~273_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersA|F[21]~274_combout\);

-- Location: MLABCELL_X47_Y4_N27
\inst4|g2:0:buffersA|F[21]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~281_combout\ = ( \inst4|g2:0:buffersA|F[21]~274_combout\ & ( (\inst4|g2:0:buffersA|F[21]~280_combout\ & (\inst4|g2:0:buffersA|F[21]~271_combout\ & \inst4|g2:0:buffersA|F[21]~277_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[21]~280_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~271_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~277_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~274_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~281_combout\);

-- Location: LABCELL_X51_Y4_N51
\inst4|g2:0:buffersA|F[21]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[21]~282_combout\ = ( \inst4|g2:0:buffersA|F[21]~281_combout\ & ( (\inst4|g2:0:buffersA|F[21]~268_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[21]~268_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~281_combout\,
	combout => \inst4|g2:0:buffersA|F[21]~282_combout\);

-- Location: LABCELL_X51_Y6_N3
\ALU|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~57_sumout\ = SUM(( \ALU|Add0~57_sumout\ ) + ( \inst4|g2:0:buffersA|F[21]~282_combout\ ) + ( \ALU|Add1~66\ ))
-- \ALU|Add1~58\ = CARRY(( \ALU|Add0~57_sumout\ ) + ( \inst4|g2:0:buffersA|F[21]~282_combout\ ) + ( \ALU|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[21]~282_combout\,
	datad => \ALU|ALT_INV_Add0~57_sumout\,
	cin => \ALU|Add1~66\,
	sumout => \ALU|Add1~57_sumout\,
	cout => \ALU|Add1~58\);

-- Location: LABCELL_X51_Y6_N54
\ALU|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~0_combout\ = ( \inst4|g2:0:buffersA|F[21]~282_combout\ & ( (!\IR|dataout\(27) & (((\ALU|Add1~57_sumout\)))) # (\IR|dataout\(27) & (((\ALU|Add0~57_sumout\)) # (\IR|dataout\(26)))) ) ) # ( !\inst4|g2:0:buffersA|F[21]~282_combout\ & ( 
-- (!\IR|dataout\(27) & (((\ALU|Add1~57_sumout\)))) # (\IR|dataout\(27) & (\IR|dataout\(26) & (\ALU|Add0~57_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \ALU|ALT_INV_Add0~57_sumout\,
	datad => \ALU|ALT_INV_Add1~57_sumout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[21]~282_combout\,
	combout => \ALU|Mux11~0_combout\);

-- Location: LABCELL_X51_Y6_N51
\tri1[21]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[21]~43_combout\ = ( \ALU|Mux11~0_combout\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[21]~input_o\) ) ) ) # ( !\ALU|Mux11~0_combout\ & ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[21]~input_o\))) ) ) ) # ( \ALU|Mux11~0_combout\ & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ & ( (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[21]~input_o\))) ) ) ) # ( !\ALU|Mux11~0_combout\ 
-- & ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a21\ & ( (!\UC|DM_Rd~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[21]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011001000110010101111000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \ALT_INV_IO_IN[21]~input_o\,
	datad => \UC|ALT_INV_ALU_2_DBus~q\,
	datae => \ALU|ALT_INV_Mux11~0_combout\,
	dataf => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a21\,
	combout => \tri1[21]~43_combout\);

-- Location: FF_X57_Y4_N23
\inst4|g1:24:regs|dataout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[21]~43_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(21));

-- Location: LABCELL_X57_Y7_N3
\inst4|g2:0:buffersB|F[21]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~151_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( (!\inst4|g1:8:regs|dataout\(21)) # ((!\inst4|g1:12:regs|dataout\(21) & \inst4|dec_rdB|Mux31~18_combout\)) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- (!\inst4|g1:12:regs|dataout\(21) & \inst4|dec_rdB|Mux31~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(21),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(21),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~151_combout\);

-- Location: LABCELL_X57_Y4_N39
\inst4|g2:0:buffersB|F[21]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~152_combout\ = ( !\inst4|g2:0:buffersB|F[21]~151_combout\ & ( (!\inst4|g1:20:regs|dataout\(21) & (!\inst4|dec_rdB|Mux31~16_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(21))))) # 
-- (\inst4|g1:20:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~15_combout\) # ((\inst4|g1:28:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000101000000000000000011001111010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(21),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(21),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~151_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~152_combout\);

-- Location: LABCELL_X56_Y4_N54
\inst4|g2:0:buffersB|F[21]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~153_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|g2:0:buffersB|F[21]~152_combout\ & ( (\inst4|g1:24:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(21)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|g2:0:buffersB|F[21]~152_combout\ & ( (!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011110100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(21),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(21),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~152_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~153_combout\);

-- Location: MLABCELL_X52_Y4_N51
\inst4|g2:31:buffersB|F[21]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[21]~1_combout\ = ( \inst4|dec_rdB|Mux31~0_combout\ & ( !\inst4|g1:31:regs|dataout\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(21),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	combout => \inst4|g2:31:buffersB|F[21]~1_combout\);

-- Location: LABCELL_X56_Y5_N9
\inst4|g2:0:buffersB|F[21]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~154_combout\ = ( \inst4|g1:1:regs|dataout\(21) & ( (!\inst4|dec_rdB|Mux31~24_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(21)))) ) ) # ( !\inst4|g1:1:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~154_combout\);

-- Location: LABCELL_X55_Y5_N36
\inst4|g2:0:buffersB|F[21]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~155_combout\ = ( \inst4|g2:0:buffersB|F[21]~154_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(21))))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~154_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~155_combout\);

-- Location: LABCELL_X55_Y6_N57
\inst4|g2:0:buffersB|F[21]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~156_combout\ = ( \inst4|g1:3:regs|dataout\(21) & ( (\inst4|g2:0:buffersB|F[21]~155_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(21)))) ) ) # ( !\inst4|g1:3:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~20_combout\ & (\inst4|g2:0:buffersB|F[21]~155_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(21),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[21]~155_combout\,
	dataf => \inst4|g1:3:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~156_combout\);

-- Location: LABCELL_X50_Y4_N30
\inst4|g2:0:buffersB|F[21]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~148_combout\ = ( \inst4|g1:11:regs|dataout\(21) & ( (\inst4|dec_rdB|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(21)) ) ) # ( !\inst4|g1:11:regs|dataout\(21) & ( ((\inst4|dec_rdB|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(21))) # (\inst4|dec_rdB|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111010111110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~148_combout\);

-- Location: LABCELL_X50_Y4_N6
\inst4|g2:0:buffersB|F[21]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~149_combout\ = ( !\inst4|g2:0:buffersB|F[21]~148_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(21))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~148_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~149_combout\);

-- Location: LABCELL_X50_Y4_N15
\inst4|g2:0:buffersB|F[21]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~150_combout\ = ( \inst4|g2:0:buffersB|F[21]~149_combout\ & ( (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # ((\inst4|g1:26:regs|dataout\(21))))) # (\inst4|dec_rdB|Mux31~8_combout\ & 
-- (\inst4|g1:19:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~149_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~150_combout\);

-- Location: LABCELL_X55_Y9_N54
\inst4|g2:0:buffersB|F[21]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~145_combout\ = ( \inst4|g1:14:regs|dataout\(21) & ( (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(21)) ) ) # ( !\inst4|g1:14:regs|dataout\(21) & ( ((\inst4|dec_rdB|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(21))) # (\inst4|dec_rdB|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~145_combout\);

-- Location: LABCELL_X55_Y8_N18
\inst4|g2:0:buffersB|F[21]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~146_combout\ = ( !\inst4|g2:0:buffersB|F[21]~145_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(21))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~145_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~146_combout\);

-- Location: LABCELL_X56_Y6_N42
\inst4|g2:0:buffersB|F[21]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~147_combout\ = ( \inst4|g2:0:buffersB|F[21]~146_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(21))))) # (\inst4|dec_rdB|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(21) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(21),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~146_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~147_combout\);

-- Location: LABCELL_X51_Y4_N21
\inst4|g2:0:buffersB|F[21]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~157_combout\ = ( \inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(21)) # ((\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(21))) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101111100001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(21),
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(21),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~157_combout\);

-- Location: LABCELL_X55_Y4_N18
\inst4|g2:0:buffersB|F[21]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~158_combout\ = ( !\inst4|g2:0:buffersB|F[21]~157_combout\ & ( (!\inst4|g1:17:regs|dataout\(21) & (!\inst4|dec_rdB|Mux31~28_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(21))))) # 
-- (\inst4|g1:17:regs|dataout\(21) & (((!\inst4|dec_rdB|Mux31~29_combout\)) # (\inst4|g1:23:regs|dataout\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101010001000000000000000011110011010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(21),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(21),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~157_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~158_combout\);

-- Location: LABCELL_X55_Y4_N15
\inst4|g2:0:buffersB|F[21]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~159_combout\ = ( \inst4|g1:16:regs|dataout\(21) & ( (\inst4|g2:0:buffersB|F[21]~158_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(21)))) ) ) # ( !\inst4|g1:16:regs|dataout\(21) & ( 
-- (!\inst4|dec_rdB|Mux31~27_combout\ & (\inst4|g2:0:buffersB|F[21]~158_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001100111100000000100010100000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(21),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[21]~158_combout\,
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(21),
	combout => \inst4|g2:0:buffersB|F[21]~159_combout\);

-- Location: LABCELL_X53_Y6_N6
\inst4|g2:0:buffersB|F[21]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[21]~160_combout\ = ( \inst4|g2:0:buffersB|F[21]~147_combout\ & ( \inst4|g2:0:buffersB|F[21]~159_combout\ & ( (\inst4|g2:0:buffersB|F[21]~153_combout\ & (!\inst4|g2:31:buffersB|F[21]~1_combout\ & 
-- (\inst4|g2:0:buffersB|F[21]~156_combout\ & \inst4|g2:0:buffersB|F[21]~150_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[21]~153_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[21]~1_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[21]~156_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[21]~150_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[21]~147_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[21]~159_combout\,
	combout => \inst4|g2:0:buffersB|F[21]~160_combout\);

-- Location: MLABCELL_X52_Y6_N6
\ALU|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~81_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[22]~144_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~58\ ))
-- \ALU|Add0~82\ = CARRY(( !\inst4|g2:0:buffersB|F[22]~144_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[22]~144_combout\,
	cin => \ALU|Add0~58\,
	sumout => \ALU|Add0~81_sumout\,
	cout => \ALU|Add0~82\);

-- Location: MLABCELL_X52_Y6_N9
\ALU|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~89_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[23]~128_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~82\ ))
-- \ALU|Add0~90\ = CARRY(( !\inst4|g2:0:buffersB|F[23]~128_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[23]~128_combout\,
	cin => \ALU|Add0~82\,
	sumout => \ALU|Add0~89_sumout\,
	cout => \ALU|Add0~90\);

-- Location: MLABCELL_X52_Y6_N12
\ALU|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~93_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[24]~119_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~90\ ))
-- \ALU|Add0~94\ = CARRY(( !\inst4|g2:0:buffersB|F[24]~119_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[24]~119_combout\,
	cin => \ALU|Add0~90\,
	sumout => \ALU|Add0~93_sumout\,
	cout => \ALU|Add0~94\);

-- Location: MLABCELL_X52_Y6_N15
\ALU|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~85_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[25]~110_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~94\ ))
-- \ALU|Add0~86\ = CARRY(( !\inst4|g2:0:buffersB|F[25]~110_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[25]~110_combout\,
	cin => \ALU|Add0~94\,
	sumout => \ALU|Add0~85_sumout\,
	cout => \ALU|Add0~86\);

-- Location: MLABCELL_X52_Y6_N18
\ALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~9_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[26]~101_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~86\ ))
-- \ALU|Add0~10\ = CARRY(( !\inst4|g2:0:buffersB|F[26]~101_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[26]~101_combout\,
	cin => \ALU|Add0~86\,
	sumout => \ALU|Add0~9_sumout\,
	cout => \ALU|Add0~10\);

-- Location: MLABCELL_X52_Y6_N21
\ALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[27]~92_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~10\ ))
-- \ALU|Add0~6\ = CARRY(( !\inst4|g2:0:buffersB|F[27]~92_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~92_combout\,
	cin => \ALU|Add0~10\,
	sumout => \ALU|Add0~5_sumout\,
	cout => \ALU|Add0~6\);

-- Location: MLABCELL_X52_Y6_N24
\ALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~33_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[28]~83_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~6\ ))
-- \ALU|Add0~34\ = CARRY(( !\inst4|g2:0:buffersB|F[28]~83_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~83_combout\,
	cin => \ALU|Add0~6\,
	sumout => \ALU|Add0~33_sumout\,
	cout => \ALU|Add0~34\);

-- Location: MLABCELL_X52_Y6_N27
\ALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[29]~74_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~34\ ))
-- \ALU|Add0~30\ = CARRY(( !\inst4|g2:0:buffersB|F[29]~74_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~74_combout\,
	cin => \ALU|Add0~34\,
	sumout => \ALU|Add0~29_sumout\,
	cout => \ALU|Add0~30\);

-- Location: FF_X57_Y10_N26
\inst4|g1:29:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(28));

-- Location: FF_X59_Y5_N38
\inst4|g1:30:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(28));

-- Location: FF_X59_Y5_N44
\inst4|g1:27:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(28));

-- Location: FF_X57_Y10_N56
\inst4|g1:15:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(28));

-- Location: FF_X57_Y10_N53
\inst4|g1:10:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(28));

-- Location: FF_X52_Y5_N26
\inst4|g1:14:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(28));

-- Location: LABCELL_X57_Y10_N48
\inst4|g2:0:buffersA|F[28]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~166_combout\ = ( \inst4|g1:14:regs|dataout\(28) & ( \inst4|dec_rdA|Mux31~6_combout\ & ( (!\inst4|g1:10:regs|dataout\(28) & \inst4|dec_rdA|Mux31~5_combout\) ) ) ) # ( !\inst4|g1:14:regs|dataout\(28) & ( 
-- \inst4|dec_rdA|Mux31~6_combout\ ) ) # ( \inst4|g1:14:regs|dataout\(28) & ( !\inst4|dec_rdA|Mux31~6_combout\ & ( (!\inst4|g1:10:regs|dataout\(28) & \inst4|dec_rdA|Mux31~5_combout\) ) ) ) # ( !\inst4|g1:14:regs|dataout\(28) & ( 
-- !\inst4|dec_rdA|Mux31~6_combout\ & ( (!\inst4|g1:10:regs|dataout\(28) & \inst4|dec_rdA|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:10:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datae => \inst4|g1:14:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~166_combout\);

-- Location: LABCELL_X57_Y10_N57
\inst4|g2:0:buffersA|F[28]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~167_combout\ = ( \inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|g2:0:buffersA|F[28]~166_combout\ & ( (\inst4|g1:15:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(28)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~4_combout\ & ( !\inst4|g2:0:buffersA|F[28]~166_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:27:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(28),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~166_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~167_combout\);

-- Location: LABCELL_X57_Y10_N27
\inst4|g2:0:buffersA|F[28]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~168_combout\ = ( \inst4|g2:0:buffersA|F[28]~167_combout\ & ( \inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g1:30:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(28)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[28]~167_combout\ & ( !\inst4|dec_rdA|Mux31~1_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000000000000000000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(28),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~167_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~168_combout\);

-- Location: FF_X53_Y3_N29
\inst4|g1:19:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(28));

-- Location: FF_X51_Y3_N26
\inst4|g1:26:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(28));

-- Location: FF_X53_Y3_N59
\inst4|g1:21:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(28));

-- Location: FF_X48_Y8_N58
\inst4|g1:13:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(28));

-- Location: FF_X48_Y9_N26
\inst4|g1:9:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(28));

-- Location: FF_X53_Y3_N38
\inst4|g1:11:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(28));

-- Location: LABCELL_X48_Y9_N18
\inst4|g2:0:buffersA|F[28]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~169_combout\ = ( \inst4|g1:11:regs|dataout\(28) & ( (\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(28)) ) ) # ( !\inst4|g1:11:regs|dataout\(28) & ( ((\inst4|dec_rdA|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(28))) # (\inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~169_combout\);

-- Location: LABCELL_X48_Y8_N57
\inst4|g2:0:buffersA|F[28]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~170_combout\ = ( !\inst4|g2:0:buffersA|F[28]~169_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # ((\inst4|g1:21:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~10_combout\ & 
-- (\inst4|g1:13:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~169_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~170_combout\);

-- Location: LABCELL_X51_Y3_N27
\inst4|g2:0:buffersA|F[28]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~171_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[28]~170_combout\ & ( (\inst4|g1:26:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(28)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[28]~170_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(28),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~170_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~171_combout\);

-- Location: FF_X57_Y6_N50
\inst4|g1:16:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(28));

-- Location: FF_X57_Y6_N32
\inst4|g1:23:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(28));

-- Location: FF_X53_Y6_N4
\inst4|g1:17:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(28));

-- Location: FF_X53_Y6_N20
\inst4|g1:22:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(28));

-- Location: FF_X53_Y6_N35
\inst4|g1:6:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(28));

-- Location: LABCELL_X53_Y6_N12
\inst4|g2:0:buffersA|F[28]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~178_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(28)) # ((!\inst4|g1:22:regs|dataout\(28) & \inst4|dec_rdA|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(28) & \inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001011110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|g1:6:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~178_combout\);

-- Location: LABCELL_X53_Y6_N3
\inst4|g2:0:buffersA|F[28]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~179_combout\ = ( !\inst4|g2:0:buffersA|F[28]~178_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # ((\inst4|g1:23:regs|dataout\(28))))) # (\inst4|dec_rdA|Mux31~28_combout\ & 
-- (\inst4|g1:17:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~178_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~179_combout\);

-- Location: FF_X52_Y1_N20
\inst4|g1:18:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(28));

-- Location: MLABCELL_X52_Y1_N21
\inst4|g2:0:buffersA|F[28]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~180_combout\ = ( \inst4|g2:0:buffersA|F[28]~179_combout\ & ( \inst4|g1:18:regs|dataout\(28) & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(28)) ) ) ) # ( \inst4|g2:0:buffersA|F[28]~179_combout\ & ( 
-- !\inst4|g1:18:regs|dataout\(28) & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000100010000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~179_combout\,
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersA|F[28]~180_combout\);

-- Location: FF_X52_Y3_N14
\inst4|g1:4:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(28));

-- Location: FF_X55_Y3_N31
\inst4|g1:5:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(28));

-- Location: FF_X52_Y3_N56
\inst4|g1:1:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(28));

-- Location: FF_X52_Y3_N20
\inst4|g1:2:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(28));

-- Location: MLABCELL_X52_Y3_N18
\inst4|g2:0:buffersA|F[28]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~175_combout\ = ( \inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & (\inst4|g1:2:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(28))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~23_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110000000000100011000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~175_combout\);

-- Location: LABCELL_X51_Y3_N0
\inst4|g2:0:buffersA|F[28]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~176_combout\ = ( \inst4|g2:0:buffersA|F[28]~175_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & (((!\inst4|dec_rdA|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(28)))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010111100111010001011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~175_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~176_combout\);

-- Location: FF_X51_Y3_N8
\inst4|g1:7:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(28));

-- Location: FF_X55_Y3_N10
\inst4|g1:3:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(28));

-- Location: LABCELL_X51_Y3_N45
\inst4|g2:0:buffersA|F[28]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~177_combout\ = ( \inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[28]~176_combout\ & (\inst4|g1:7:regs|dataout\(28) & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(28))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~19_combout\ & ( (\inst4|g2:0:buffersA|F[28]~176_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101010000010100010001000000010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[28]~176_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(28),
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(28),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~177_combout\);

-- Location: LABCELL_X60_Y10_N24
\inst4|g1:25:regs|dataout[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:25:regs|dataout[28]~feeder_combout\ = ( \tri1[28]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[28]~36_combout\,
	combout => \inst4|g1:25:regs|dataout[28]~feeder_combout\);

-- Location: FF_X60_Y10_N26
\inst4|g1:25:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:25:regs|dataout[28]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(28));

-- Location: FF_X59_Y6_N17
\inst4|g1:24:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(28));

-- Location: FF_X59_Y6_N32
\inst4|g1:12:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(28));

-- Location: FF_X59_Y10_N32
\inst4|g1:8:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(28));

-- Location: MLABCELL_X59_Y10_N33
\inst4|g2:0:buffersA|F[28]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~172_combout\ = ( \inst4|dec_rdA|Mux31~17_combout\ & ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(28)) # (!\inst4|g1:8:regs|dataout\(28)) ) ) ) # ( !\inst4|dec_rdA|Mux31~17_combout\ & ( 
-- \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:12:regs|dataout\(28) ) ) ) # ( \inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|g1:8:regs|dataout\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000010101010101010101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(28),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(28),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~172_combout\);

-- Location: FF_X59_Y10_N2
\inst4|g1:20:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(28));

-- Location: FF_X57_Y8_N59
\inst4|g1:28:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(28));

-- Location: MLABCELL_X59_Y10_N3
\inst4|g2:0:buffersA|F[28]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~173_combout\ = ( \inst4|g1:28:regs|dataout\(28) & ( \inst4|dec_rdA|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersA|F[28]~172_combout\ & \inst4|g1:20:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:28:regs|dataout\(28) & ( 
-- \inst4|dec_rdA|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersA|F[28]~172_combout\ & (!\inst4|dec_rdA|Mux31~15_combout\ & \inst4|g1:20:regs|dataout\(28))) ) ) ) # ( \inst4|g1:28:regs|dataout\(28) & ( !\inst4|dec_rdA|Mux31~16_combout\ & ( 
-- !\inst4|g2:0:buffersA|F[28]~172_combout\ ) ) ) # ( !\inst4|g1:28:regs|dataout\(28) & ( !\inst4|dec_rdA|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersA|F[28]~172_combout\ & !\inst4|dec_rdA|Mux31~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101010101010101000000000101000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[28]~172_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(28),
	datae => \inst4|g1:28:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~173_combout\);

-- Location: LABCELL_X60_Y10_N57
\inst4|g2:0:buffersA|F[28]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~174_combout\ = ( \inst4|g1:24:regs|dataout\(28) & ( \inst4|g2:0:buffersA|F[28]~173_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:24:regs|dataout\(28) & ( 
-- \inst4|g2:0:buffersA|F[28]~173_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100110001001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~173_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~174_combout\);

-- Location: LABCELL_X51_Y3_N18
\inst4|g2:0:buffersA|F[28]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~181_combout\ = ( \inst4|g2:0:buffersA|F[28]~177_combout\ & ( \inst4|g2:0:buffersA|F[28]~174_combout\ & ( (\inst4|g2:0:buffersA|F[28]~171_combout\ & \inst4|g2:0:buffersA|F[28]~180_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[28]~171_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[28]~180_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~177_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~174_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~181_combout\);

-- Location: LABCELL_X51_Y3_N9
\inst4|g2:0:buffersA|F[28]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[28]~182_combout\ = ( \inst4|g2:0:buffersA|F[28]~168_combout\ & ( \inst4|g2:0:buffersA|F[28]~181_combout\ & ( (!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(28),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[28]~168_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[28]~181_combout\,
	combout => \inst4|g2:0:buffersA|F[28]~182_combout\);

-- Location: FF_X53_Y2_N29
\inst4|g1:19:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(27));

-- Location: FF_X50_Y1_N41
\inst4|g1:26:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(27));

-- Location: FF_X50_Y1_N47
\inst4|g1:13:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(27));

-- Location: FF_X53_Y2_N47
\inst4|g1:21:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(27));

-- Location: FF_X50_Y1_N26
\inst4|g1:9:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(27));

-- Location: FF_X53_Y2_N38
\inst4|g1:11:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(27));

-- Location: LABCELL_X50_Y1_N27
\inst4|g2:0:buffersA|F[27]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~52_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(27)) # (!\inst4|g1:11:regs|dataout\(27)) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( 
-- \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(27) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:11:regs|dataout\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010101010101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(27),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~52_combout\);

-- Location: LABCELL_X50_Y1_N42
\inst4|g2:0:buffersA|F[27]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~53_combout\ = ( !\inst4|g2:0:buffersA|F[27]~52_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(27)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[27]~52_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000000000000000100011001000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(27),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~52_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~53_combout\);

-- Location: LABCELL_X50_Y1_N36
\inst4|g2:0:buffersA|F[27]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~54_combout\ = ( \inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[27]~53_combout\ & ( (\inst4|g1:26:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(27)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~7_combout\ & ( \inst4|g2:0:buffersA|F[27]~53_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(27),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[27]~53_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~54_combout\);

-- Location: FF_X55_Y2_N2
\inst4|g1:24:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(27));

-- Location: FF_X52_Y2_N25
\inst4|g1:25:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(27));

-- Location: FF_X52_Y2_N40
\inst4|g1:8:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(27));

-- Location: FF_X55_Y2_N56
\inst4|g1:12:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(27));

-- Location: MLABCELL_X52_Y2_N39
\inst4|g2:0:buffersA|F[27]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~55_combout\ = ( \inst4|g1:12:regs|dataout\(27) & ( (\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(27)) ) ) # ( !\inst4|g1:12:regs|dataout\(27) & ( ((\inst4|dec_rdA|Mux31~17_combout\ & 
-- !\inst4|g1:8:regs|dataout\(27))) # (\inst4|dec_rdA|Mux31~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011101110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~55_combout\);

-- Location: FF_X52_Y2_N10
\inst4|g1:20:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(27));

-- Location: FF_X57_Y8_N50
\inst4|g1:28:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(27));

-- Location: MLABCELL_X52_Y2_N9
\inst4|g2:0:buffersA|F[27]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~56_combout\ = ( \inst4|g1:28:regs|dataout\(27) & ( (!\inst4|g2:0:buffersA|F[27]~55_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27)))) ) ) # ( !\inst4|g1:28:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdA|Mux31~15_combout\ & (!\inst4|g2:0:buffersA|F[27]~55_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~55_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~56_combout\);

-- Location: MLABCELL_X52_Y2_N24
\inst4|g2:0:buffersA|F[27]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~57_combout\ = ( \inst4|g2:0:buffersA|F[27]~56_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(27))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(27) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[27]~56_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~57_combout\);

-- Location: FF_X56_Y3_N2
\inst4|g1:23:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(27));

-- Location: LABCELL_X53_Y1_N12
\inst4|g1:17:regs|dataout[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:17:regs|dataout[27]~feeder_combout\ = ( \tri1[27]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[27]~37_combout\,
	combout => \inst4|g1:17:regs|dataout[27]~feeder_combout\);

-- Location: FF_X53_Y1_N14
\inst4|g1:17:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:17:regs|dataout[27]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(27));

-- Location: FF_X53_Y6_N59
\inst4|g1:22:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(27));

-- Location: FF_X53_Y6_N53
\inst4|g1:6:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(27));

-- Location: LABCELL_X53_Y6_N24
\inst4|g2:0:buffersA|F[27]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~61_combout\ = ( \inst4|g1:6:regs|dataout\(27) & ( (\inst4|dec_rdA|Mux31~31_combout\ & !\inst4|g1:22:regs|dataout\(27)) ) ) # ( !\inst4|g1:6:regs|dataout\(27) & ( ((\inst4|dec_rdA|Mux31~31_combout\ & 
-- !\inst4|g1:22:regs|dataout\(27))) # (\inst4|dec_rdA|Mux31~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~61_combout\);

-- Location: MLABCELL_X52_Y1_N0
\inst4|g2:0:buffersA|F[27]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~62_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(27) & (!\inst4|g2:0:buffersA|F[27]~61_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(27))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( (!\inst4|g2:0:buffersA|F[27]~61_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100110000000001010001000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(27),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[27]~61_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~62_combout\);

-- Location: FF_X56_Y2_N38
\inst4|g1:16:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(27));

-- Location: FF_X51_Y1_N8
\inst4|g1:18:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(27));

-- Location: LABCELL_X51_Y1_N9
\inst4|g2:0:buffersA|F[27]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~63_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g1:18:regs|dataout\(27) & ( (\inst4|g2:0:buffersA|F[27]~62_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g1:18:regs|dataout\(27) & ( (\inst4|g2:0:buffersA|F[27]~62_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27)))) ) ) ) # ( !\inst4|dec_rdA|Mux31~26_combout\ & ( 
-- !\inst4|g1:18:regs|dataout\(27) & ( (\inst4|g2:0:buffersA|F[27]~62_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101000000000000000001010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[27]~62_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(27),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~63_combout\);

-- Location: FF_X53_Y4_N58
\inst4|g1:3:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(27));

-- Location: FF_X52_Y3_N23
\inst4|g1:2:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(27));

-- Location: FF_X53_Y4_N50
\inst4|g1:1:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(27));

-- Location: MLABCELL_X52_Y3_N21
\inst4|g2:0:buffersA|F[27]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~58_combout\ = ( \inst4|g1:1:regs|dataout\(27) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(27)))) ) ) # ( !\inst4|g1:1:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdA|Mux31~25_combout\ & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100000001000100011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~58_combout\);

-- Location: FF_X52_Y3_N29
\inst4|g1:4:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(27));

-- Location: FF_X55_Y3_N52
\inst4|g1:5:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(27));

-- Location: MLABCELL_X52_Y3_N27
\inst4|g2:0:buffersA|F[27]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~59_combout\ = ( \inst4|g1:5:regs|dataout\(27) & ( (\inst4|g2:0:buffersA|F[27]~58_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)))) ) ) # ( !\inst4|g1:5:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdA|Mux31~21_combout\ & (\inst4|g2:0:buffersA|F[27]~58_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~58_combout\,
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~59_combout\);

-- Location: FF_X53_Y4_N5
\inst4|g1:7:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(27));

-- Location: LABCELL_X51_Y1_N48
\inst4|g2:0:buffersA|F[27]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~60_combout\ = ( \inst4|g2:0:buffersA|F[27]~59_combout\ & ( \inst4|g1:7:regs|dataout\(27) & ( (!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(27)) ) ) ) # ( \inst4|g2:0:buffersA|F[27]~59_combout\ & ( 
-- !\inst4|g1:7:regs|dataout\(27) & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001010101000000000000000001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(27),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~59_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~60_combout\);

-- Location: LABCELL_X51_Y2_N15
\inst4|g2:0:buffersA|F[27]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~64_combout\ = ( \inst4|g2:0:buffersA|F[27]~63_combout\ & ( \inst4|g2:0:buffersA|F[27]~60_combout\ & ( (\inst4|g2:0:buffersA|F[27]~54_combout\ & \inst4|g2:0:buffersA|F[27]~57_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[27]~54_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~57_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[27]~63_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[27]~60_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~64_combout\);

-- Location: FF_X52_Y6_N40
\inst4|g1:31:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(27));

-- Location: FF_X50_Y6_N20
\inst4|g1:27:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(27));

-- Location: FF_X50_Y6_N11
\inst4|g1:14:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(27));

-- Location: FF_X55_Y8_N59
\inst4|g1:10:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(27));

-- Location: LABCELL_X50_Y6_N0
\inst4|g2:0:buffersA|F[27]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~49_combout\ = ( \inst4|g1:10:regs|dataout\(27) & ( (!\inst4|g1:14:regs|dataout\(27) & \inst4|dec_rdA|Mux31~6_combout\) ) ) # ( !\inst4|g1:10:regs|dataout\(27) & ( ((!\inst4|g1:14:regs|dataout\(27) & 
-- \inst4|dec_rdA|Mux31~6_combout\)) # (\inst4|dec_rdA|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~49_combout\);

-- Location: FF_X55_Y8_N40
\inst4|g1:15:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(27));

-- Location: LABCELL_X50_Y6_N45
\inst4|g2:0:buffersA|F[27]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~50_combout\ = ( \inst4|g1:15:regs|dataout\(27) & ( (!\inst4|g2:0:buffersA|F[27]~49_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(27)))) ) ) # ( !\inst4|g1:15:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdA|Mux31~4_combout\ & (!\inst4|g2:0:buffersA|F[27]~49_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011000000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[27]~49_combout\,
	dataf => \inst4|g1:15:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~50_combout\);

-- Location: FF_X56_Y6_N47
\inst4|g1:29:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(27));

-- Location: LABCELL_X50_Y6_N51
\inst4|g2:0:buffersA|F[27]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~51_combout\ = ( \inst4|g1:30:regs|dataout\(27) & ( (\inst4|g2:0:buffersA|F[27]~50_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(27)))) ) ) # ( !\inst4|g1:30:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdA|Mux31~1_combout\ & (\inst4|g2:0:buffersA|F[27]~50_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~50_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersA|F[27]~51_combout\);

-- Location: LABCELL_X50_Y6_N3
\inst4|g2:0:buffersA|F[27]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[27]~65_combout\ = ( \inst4|g2:0:buffersA|F[27]~51_combout\ & ( (\inst4|g2:0:buffersA|F[27]~64_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~64_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[27]~51_combout\,
	combout => \inst4|g2:0:buffersA|F[27]~65_combout\);

-- Location: FF_X50_Y1_N50
\inst4|g1:13:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(26));

-- Location: FF_X53_Y2_N50
\inst4|g1:21:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(26));

-- Location: FF_X50_Y1_N56
\inst4|g1:9:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(26));

-- Location: FF_X53_Y2_N8
\inst4|g1:11:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(26));

-- Location: LABCELL_X50_Y1_N57
\inst4|g2:0:buffersA|F[26]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~69_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(26)) # (!\inst4|g1:11:regs|dataout\(26)) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( 
-- \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(26) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:11:regs|dataout\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010101010101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(26),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~69_combout\);

-- Location: LABCELL_X50_Y1_N51
\inst4|g2:0:buffersA|F[26]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~70_combout\ = ( !\inst4|g2:0:buffersA|F[26]~69_combout\ & ( \inst4|dec_rdA|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(26)))) ) ) ) # ( 
-- !\inst4|g2:0:buffersA|F[26]~69_combout\ & ( !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111000000000000000001010101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(26),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(26),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~69_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~70_combout\);

-- Location: FF_X50_Y1_N8
\inst4|g1:26:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(26));

-- Location: FF_X53_Y2_N20
\inst4|g1:19:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(26));

-- Location: LABCELL_X50_Y1_N9
\inst4|g2:0:buffersA|F[26]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~71_combout\ = ( \inst4|g1:19:regs|dataout\(26) & ( (\inst4|g2:0:buffersA|F[26]~70_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(26)))) ) ) # ( !\inst4|g1:19:regs|dataout\(26) & ( 
-- (\inst4|g2:0:buffersA|F[26]~70_combout\ & (!\inst4|dec_rdA|Mux31~8_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000000010100010101000101010001000000000101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[26]~70_combout\,
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~71_combout\);

-- Location: FF_X51_Y2_N20
\inst4|g1:7:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(26));

-- Location: FF_X55_Y3_N8
\inst4|g1:3:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(26));

-- Location: FF_X55_Y3_N14
\inst4|g1:5:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(26));

-- Location: FF_X50_Y3_N40
\inst4|g1:4:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(26));

-- Location: FF_X50_Y3_N35
\inst4|g1:2:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(26));

-- Location: FF_X50_Y3_N14
\inst4|g1:1:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(26));

-- Location: LABCELL_X50_Y3_N33
\inst4|g2:0:buffersA|F[26]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~75_combout\ = ( \inst4|g1:1:regs|dataout\(26) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26)))) ) ) # ( !\inst4|g1:1:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdA|Mux31~25_combout\ & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~75_combout\);

-- Location: LABCELL_X50_Y3_N39
\inst4|g2:0:buffersA|F[26]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~76_combout\ = ( \inst4|g2:0:buffersA|F[26]~75_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[26]~75_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~76_combout\);

-- Location: LABCELL_X50_Y1_N15
\inst4|g2:0:buffersA|F[26]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~77_combout\ = ( \inst4|g1:3:regs|dataout\(26) & ( \inst4|g2:0:buffersA|F[26]~76_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:3:regs|dataout\(26) & ( 
-- \inst4|g2:0:buffersA|F[26]~76_combout\ & ( (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(26),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[26]~76_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~77_combout\);

-- Location: FF_X51_Y1_N5
\inst4|g1:18:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(26));

-- Location: FF_X51_Y1_N44
\inst4|g1:17:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(26));

-- Location: FF_X52_Y1_N26
\inst4|g1:23:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(26));

-- Location: FF_X51_Y4_N56
\inst4|g1:22:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(26));

-- Location: FF_X51_Y4_N13
\inst4|g1:6:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(26));

-- Location: LABCELL_X51_Y4_N12
\inst4|g2:0:buffersA|F[26]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~78_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(26)) # ((!\inst4|g1:22:regs|dataout\(26) & \inst4|dec_rdA|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(26) & \inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(26),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~78_combout\);

-- Location: LABCELL_X51_Y1_N45
\inst4|g2:0:buffersA|F[26]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~79_combout\ = ( !\inst4|g2:0:buffersA|F[26]~78_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\ & (((!\inst4|dec_rdA|Mux31~28_combout\)) # (\inst4|g1:17:regs|dataout\(26)))) # (\inst4|dec_rdA|Mux31~29_combout\ & 
-- (\inst4|g1:23:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100100011101011110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(26),
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(26),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[26]~78_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~79_combout\);

-- Location: FF_X52_Y1_N59
\inst4|g1:16:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(26));

-- Location: LABCELL_X51_Y1_N0
\inst4|g2:0:buffersA|F[26]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~80_combout\ = ( \inst4|g2:0:buffersA|F[26]~79_combout\ & ( \inst4|g1:16:regs|dataout\(26) & ( (!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(26)) ) ) ) # ( \inst4|g2:0:buffersA|F[26]~79_combout\ & ( 
-- !\inst4|g1:16:regs|dataout\(26) & ( (!\inst4|dec_rdA|Mux31~27_combout\ & ((!\inst4|dec_rdA|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000000000000000000000001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(26),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~79_combout\,
	dataf => \inst4|g1:16:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~80_combout\);

-- Location: FF_X52_Y2_N58
\inst4|g1:8:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(26));

-- Location: FF_X55_Y2_N44
\inst4|g1:12:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(26));

-- Location: MLABCELL_X52_Y2_N57
\inst4|g2:0:buffersA|F[26]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~72_combout\ = ( \inst4|g1:12:regs|dataout\(26) & ( (\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(26)) ) ) # ( !\inst4|g1:12:regs|dataout\(26) & ( ((\inst4|dec_rdA|Mux31~17_combout\ & 
-- !\inst4|g1:8:regs|dataout\(26))) # (\inst4|dec_rdA|Mux31~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111010111110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~72_combout\);

-- Location: FF_X52_Y2_N52
\inst4|g1:20:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(26));

-- Location: FF_X57_Y8_N44
\inst4|g1:28:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(26));

-- Location: MLABCELL_X52_Y2_N51
\inst4|g2:0:buffersA|F[26]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~73_combout\ = ( \inst4|g1:28:regs|dataout\(26) & ( (!\inst4|g2:0:buffersA|F[26]~72_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)))) ) ) # ( !\inst4|g1:28:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdA|Mux31~15_combout\ & (!\inst4|g2:0:buffersA|F[26]~72_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~72_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~73_combout\);

-- Location: FF_X55_Y2_N38
\inst4|g1:24:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(26));

-- Location: FF_X52_Y2_N32
\inst4|g1:25:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(26));

-- Location: MLABCELL_X52_Y2_N12
\inst4|g2:0:buffersA|F[26]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~74_combout\ = ( \inst4|g1:25:regs|dataout\(26) & ( (\inst4|g2:0:buffersA|F[26]~73_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(26)))) ) ) # ( !\inst4|g1:25:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdA|Mux31~13_combout\ & (\inst4|g2:0:buffersA|F[26]~73_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~73_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:25:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~74_combout\);

-- Location: LABCELL_X51_Y1_N39
\inst4|g2:0:buffersA|F[26]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~81_combout\ = ( \inst4|g2:0:buffersA|F[26]~80_combout\ & ( \inst4|g2:0:buffersA|F[26]~74_combout\ & ( (\inst4|g2:0:buffersA|F[26]~71_combout\ & \inst4|g2:0:buffersA|F[26]~77_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[26]~71_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~77_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~80_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[26]~74_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~81_combout\);

-- Location: FF_X56_Y6_N41
\inst4|g1:29:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(26));

-- Location: FF_X55_Y8_N37
\inst4|g1:15:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(26));

-- Location: FF_X55_Y9_N23
\inst4|g1:10:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(26));

-- Location: FF_X55_Y9_N41
\inst4|g1:14:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(26));

-- Location: LABCELL_X55_Y9_N27
\inst4|g2:0:buffersA|F[26]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~66_combout\ = ( \inst4|g1:14:regs|dataout\(26) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(26)) ) ) # ( !\inst4|g1:14:regs|dataout\(26) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(26))) # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111010111110000111101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~66_combout\);

-- Location: FF_X52_Y9_N20
\inst4|g1:27:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(26));

-- Location: MLABCELL_X52_Y9_N48
\inst4|g2:0:buffersA|F[26]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~67_combout\ = ( \inst4|g1:27:regs|dataout\(26) & ( (!\inst4|g2:0:buffersA|F[26]~66_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(26)))) ) ) # ( !\inst4|g1:27:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdA|Mux31~3_combout\ & (!\inst4|g2:0:buffersA|F[26]~66_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(26),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[26]~66_combout\,
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~67_combout\);

-- Location: MLABCELL_X52_Y9_N27
\inst4|g2:0:buffersA|F[26]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~68_combout\ = ( \inst4|g2:0:buffersA|F[26]~67_combout\ & ( (!\inst4|dec_rdA|Mux31~2_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(26))))) # (\inst4|dec_rdA|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(26) & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[26]~67_combout\,
	combout => \inst4|g2:0:buffersA|F[26]~68_combout\);

-- Location: FF_X52_Y6_N58
\inst4|g1:31:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(26));

-- Location: LABCELL_X51_Y3_N39
\inst4|g2:0:buffersA|F[26]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[26]~82_combout\ = ( \inst4|g2:0:buffersA|F[26]~68_combout\ & ( \inst4|g1:31:regs|dataout\(26) & ( \inst4|g2:0:buffersA|F[26]~81_combout\ ) ) ) # ( \inst4|g2:0:buffersA|F[26]~68_combout\ & ( !\inst4|g1:31:regs|dataout\(26) & ( 
-- (!\inst4|dec_rdA|Mux31~0_combout\ & \inst4|g2:0:buffersA|F[26]~81_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~81_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[26]~68_combout\,
	dataf => \inst4|g1:31:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersA|F[26]~82_combout\);

-- Location: FF_X52_Y6_N38
\inst4|g1:31:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(25));

-- Location: FF_X50_Y8_N38
\inst4|g1:30:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(25));

-- Location: FF_X55_Y8_N46
\inst4|g1:15:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(25));

-- Location: FF_X52_Y9_N16
\inst4|g1:27:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(25));

-- Location: FF_X55_Y9_N44
\inst4|g1:10:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(25));

-- Location: FF_X55_Y9_N35
\inst4|g1:14:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(25));

-- Location: LABCELL_X55_Y9_N33
\inst4|g2:0:buffersA|F[25]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~371_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(25)) # ((\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(25))) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101111100001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:14:regs|ALT_INV_dataout\(25),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~371_combout\);

-- Location: MLABCELL_X52_Y9_N15
\inst4|g2:0:buffersA|F[25]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~372_combout\ = ( !\inst4|g2:0:buffersA|F[25]~371_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~371_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~372_combout\);

-- Location: LABCELL_X50_Y8_N54
\inst4|g2:0:buffersA|F[25]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~373_combout\ = ( \inst4|g2:0:buffersA|F[25]~372_combout\ & ( (!\inst4|g1:29:regs|dataout\(25) & (!\inst4|dec_rdA|Mux31~2_combout\ & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(25))))) # 
-- (\inst4|g1:29:regs|dataout\(25) & (((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000110111011101000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:29:regs|ALT_INV_dataout\(25),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|g1:30:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~372_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~373_combout\);

-- Location: FF_X57_Y8_N35
\inst4|g1:28:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(25));

-- Location: FF_X55_Y2_N14
\inst4|g1:12:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(25));

-- Location: FF_X52_Y2_N37
\inst4|g1:8:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(25));

-- Location: MLABCELL_X52_Y2_N36
\inst4|g2:0:buffersA|F[25]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~377_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(25)) # ((\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(25))) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101111100001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(25),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~377_combout\);

-- Location: FF_X52_Y2_N44
\inst4|g1:20:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(25));

-- Location: MLABCELL_X52_Y2_N6
\inst4|g2:0:buffersA|F[25]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~378_combout\ = ( \inst4|g1:20:regs|dataout\(25) & ( (!\inst4|g2:0:buffersA|F[25]~377_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(25)))) ) ) # ( !\inst4|g1:20:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdA|Mux31~16_combout\ & (!\inst4|g2:0:buffersA|F[25]~377_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011000000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(25),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[25]~377_combout\,
	dataf => \inst4|g1:20:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~378_combout\);

-- Location: FF_X55_Y2_N20
\inst4|g1:24:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(25));

-- Location: FF_X52_Y2_N34
\inst4|g1:25:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(25));

-- Location: MLABCELL_X52_Y2_N33
\inst4|g2:0:buffersA|F[25]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~379_combout\ = ( \inst4|g1:25:regs|dataout\(25) & ( (\inst4|g2:0:buffersA|F[25]~378_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(25)))) ) ) # ( !\inst4|g1:25:regs|dataout\(25) & ( 
-- (\inst4|g2:0:buffersA|F[25]~378_combout\ & (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000110000001000100011001100100000001100000010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[25]~378_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(25),
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~379_combout\);

-- Location: FF_X48_Y4_N8
\inst4|g1:26:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(25));

-- Location: FF_X53_Y2_N2
\inst4|g1:19:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(25));

-- Location: FF_X48_Y4_N50
\inst4|g1:13:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(25));

-- Location: FF_X50_Y4_N23
\inst4|g1:21:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(25));

-- Location: FF_X48_Y9_N2
\inst4|g1:9:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(25));

-- Location: FF_X53_Y2_N56
\inst4|g1:11:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(25));

-- Location: LABCELL_X48_Y9_N0
\inst4|g2:0:buffersA|F[25]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~374_combout\ = ( \inst4|g1:11:regs|dataout\(25) & ( (\inst4|dec_rdA|Mux31~11_combout\ & !\inst4|g1:9:regs|dataout\(25)) ) ) # ( !\inst4|g1:11:regs|dataout\(25) & ( ((\inst4|dec_rdA|Mux31~11_combout\ & 
-- !\inst4|g1:9:regs|dataout\(25))) # (\inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g1:11:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~374_combout\);

-- Location: LABCELL_X48_Y4_N51
\inst4|g2:0:buffersA|F[25]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~375_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[25]~374_combout\ & ( (\inst4|g1:13:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(25)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[25]~374_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111010100000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(25),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~374_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~375_combout\);

-- Location: LABCELL_X48_Y4_N9
\inst4|g2:0:buffersA|F[25]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~376_combout\ = ( \inst4|g2:0:buffersA|F[25]~375_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # ((\inst4|g1:26:regs|dataout\(25))))) # (\inst4|dec_rdA|Mux31~8_combout\ & 
-- (\inst4|g1:19:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~375_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~376_combout\);

-- Location: FF_X50_Y3_N2
\inst4|g1:4:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(25));

-- Location: FF_X50_Y3_N23
\inst4|g1:2:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(25));

-- Location: FF_X48_Y3_N38
\inst4|g1:1:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(25));

-- Location: LABCELL_X50_Y3_N30
\inst4|g2:0:buffersA|F[25]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~380_combout\ = ( \inst4|g1:1:regs|dataout\(25) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(25)))) ) ) # ( !\inst4|g1:1:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdA|Mux31~25_combout\ & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010100000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(25),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~380_combout\);

-- Location: FF_X52_Y6_N47
\inst4|g1:5:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(25));

-- Location: LABCELL_X50_Y3_N3
\inst4|g2:0:buffersA|F[25]~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~381_combout\ = ( \inst4|dec_rdA|Mux31~22_combout\ & ( \inst4|g1:5:regs|dataout\(25) & ( (\inst4|g1:4:regs|dataout\(25) & \inst4|g2:0:buffersA|F[25]~380_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~22_combout\ & ( 
-- \inst4|g1:5:regs|dataout\(25) & ( \inst4|g2:0:buffersA|F[25]~380_combout\ ) ) ) # ( \inst4|dec_rdA|Mux31~22_combout\ & ( !\inst4|g1:5:regs|dataout\(25) & ( (\inst4|g1:4:regs|dataout\(25) & (\inst4|g2:0:buffersA|F[25]~380_combout\ & 
-- !\inst4|dec_rdA|Mux31~21_combout\)) ) ) ) # ( !\inst4|dec_rdA|Mux31~22_combout\ & ( !\inst4|g1:5:regs|dataout\(25) & ( (\inst4|g2:0:buffersA|F[25]~380_combout\ & !\inst4|dec_rdA|Mux31~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000001010000000000001111000011110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(25),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[25]~380_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~381_combout\);

-- Location: FF_X53_Y4_N25
\inst4|g1:3:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(25));

-- Location: FF_X51_Y2_N11
\inst4|g1:7:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(25));

-- Location: LABCELL_X50_Y3_N18
\inst4|g2:0:buffersA|F[25]~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~382_combout\ = ( \inst4|g1:3:regs|dataout\(25) & ( \inst4|g1:7:regs|dataout\(25) & ( \inst4|g2:0:buffersA|F[25]~381_combout\ ) ) ) # ( !\inst4|g1:3:regs|dataout\(25) & ( \inst4|g1:7:regs|dataout\(25) & ( 
-- (\inst4|g2:0:buffersA|F[25]~381_combout\ & !\inst4|dec_rdA|Mux31~20_combout\) ) ) ) # ( \inst4|g1:3:regs|dataout\(25) & ( !\inst4|g1:7:regs|dataout\(25) & ( (\inst4|g2:0:buffersA|F[25]~381_combout\ & !\inst4|dec_rdA|Mux31~19_combout\) ) ) ) # ( 
-- !\inst4|g1:3:regs|dataout\(25) & ( !\inst4|g1:7:regs|dataout\(25) & ( (\inst4|g2:0:buffersA|F[25]~381_combout\ & (!\inst4|dec_rdA|Mux31~19_combout\ & !\inst4|dec_rdA|Mux31~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000101000001010101000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[25]~381_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersA|F[25]~382_combout\);

-- Location: FF_X51_Y2_N25
\inst4|g1:16:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(25));

-- Location: FF_X48_Y4_N23
\inst4|g1:18:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(25));

-- Location: FF_X50_Y8_N17
\inst4|g1:17:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(25));

-- Location: FF_X61_Y8_N26
\inst4|g1:23:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(25));

-- Location: FF_X59_Y8_N29
\inst4|g1:6:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(25));

-- Location: FF_X50_Y8_N20
\inst4|g1:22:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(25));

-- Location: MLABCELL_X59_Y8_N24
\inst4|g2:0:buffersA|F[25]~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~383_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:6:regs|dataout\(25)) # (!\inst4|g1:22:regs|dataout\(25)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(25) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011110000111100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(25),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(25),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~383_combout\);

-- Location: LABCELL_X48_Y4_N24
\inst4|g2:0:buffersA|F[25]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~384_combout\ = ( \inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[25]~383_combout\ & ( (\inst4|g1:17:regs|dataout\(25) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[25]~383_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111001000100011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(25),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~383_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~384_combout\);

-- Location: LABCELL_X48_Y4_N18
\inst4|g2:0:buffersA|F[25]~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~385_combout\ = ( \inst4|g1:18:regs|dataout\(25) & ( \inst4|g2:0:buffersA|F[25]~384_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(25)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(25) & ( 
-- \inst4|g2:0:buffersA|F[25]~384_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100110001001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(25),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~384_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~385_combout\);

-- Location: LABCELL_X48_Y4_N33
\inst4|g2:0:buffersA|F[25]~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~386_combout\ = ( \inst4|g2:0:buffersA|F[25]~385_combout\ & ( (\inst4|g2:0:buffersA|F[25]~379_combout\ & (\inst4|g2:0:buffersA|F[25]~376_combout\ & \inst4|g2:0:buffersA|F[25]~382_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[25]~379_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[25]~376_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[25]~382_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~385_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~386_combout\);

-- Location: LABCELL_X48_Y4_N30
\inst4|g2:0:buffersA|F[25]~387\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[25]~387_combout\ = ( \inst4|g2:0:buffersA|F[25]~386_combout\ & ( (\inst4|g2:0:buffersA|F[25]~373_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(25),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[25]~373_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[25]~386_combout\,
	combout => \inst4|g2:0:buffersA|F[25]~387_combout\);

-- Location: FF_X52_Y6_N56
\inst4|g1:31:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(24));

-- Location: FF_X52_Y9_N32
\inst4|g1:30:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(24));

-- Location: FF_X55_Y8_N29
\inst4|g1:15:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(24));

-- Location: FF_X52_Y9_N47
\inst4|g1:27:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(24));

-- Location: FF_X55_Y9_N2
\inst4|g1:10:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(24));

-- Location: FF_X55_Y9_N38
\inst4|g1:14:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(24));

-- Location: LABCELL_X55_Y9_N39
\inst4|g2:0:buffersA|F[24]~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~405_combout\ = ( \inst4|g1:14:regs|dataout\(24) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(24)) ) ) # ( !\inst4|g1:14:regs|dataout\(24) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(24))) # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~405_combout\);

-- Location: MLABCELL_X52_Y9_N12
\inst4|g2:0:buffersA|F[24]~406\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~406_combout\ = ( !\inst4|g2:0:buffersA|F[24]~405_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~405_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~406_combout\);

-- Location: MLABCELL_X52_Y9_N33
\inst4|g2:0:buffersA|F[24]~407\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~407_combout\ = ( \inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g1:30:regs|dataout\(24) & (\inst4|g2:0:buffersA|F[24]~406_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(24))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~1_combout\ & ( (\inst4|g2:0:buffersA|F[24]~406_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000000100000001100001010000011110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(24),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~406_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(24),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~407_combout\);

-- Location: FF_X51_Y1_N29
\inst4|g1:18:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(24));

-- Location: FF_X56_Y3_N32
\inst4|g1:16:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(24));

-- Location: FF_X51_Y1_N38
\inst4|g1:6:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(24));

-- Location: FF_X52_Y8_N56
\inst4|g1:22:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(24));

-- Location: LABCELL_X50_Y1_N30
\inst4|g2:0:buffersA|F[24]~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~417_combout\ = ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:22:regs|dataout\(24)) # ((!\inst4|g1:6:regs|dataout\(24) & \inst4|dec_rdA|Mux31~30_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- (!\inst4|g1:6:regs|dataout\(24) & \inst4|dec_rdA|Mux31~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(24),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(24),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~417_combout\);

-- Location: FF_X53_Y6_N17
\inst4|g1:17:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(24));

-- Location: FF_X56_Y3_N14
\inst4|g1:23:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(24));

-- Location: LABCELL_X51_Y1_N15
\inst4|g2:0:buffersA|F[24]~418\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~418_combout\ = ( \inst4|dec_rdA|Mux31~28_combout\ & ( (!\inst4|g2:0:buffersA|F[24]~417_combout\ & (\inst4|g1:17:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(24))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~28_combout\ & ( (!\inst4|g2:0:buffersA|F[24]~417_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100100010001100110000001000000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[24]~417_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~418_combout\);

-- Location: LABCELL_X51_Y1_N24
\inst4|g2:0:buffersA|F[24]~419\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~419_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g2:0:buffersA|F[24]~418_combout\ & ( (\inst4|g1:18:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(24)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g2:0:buffersA|F[24]~418_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111001100110101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(24),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(24),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~418_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~419_combout\);

-- Location: FF_X48_Y4_N17
\inst4|g1:26:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(24));

-- Location: FF_X53_Y3_N32
\inst4|g1:19:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(24));

-- Location: FF_X48_Y4_N47
\inst4|g1:13:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(24));

-- Location: FF_X53_Y3_N53
\inst4|g1:21:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(24));

-- Location: FF_X53_Y3_N20
\inst4|g1:11:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(24));

-- Location: FF_X48_Y8_N32
\inst4|g1:9:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(24));

-- Location: LABCELL_X48_Y8_N12
\inst4|g2:0:buffersA|F[24]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~408_combout\ = ( \inst4|g1:9:regs|dataout\(24) & ( (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(24)) ) ) # ( !\inst4|g1:9:regs|dataout\(24) & ( ((\inst4|dec_rdA|Mux31~12_combout\ & 
-- !\inst4|g1:11:regs|dataout\(24))) # (\inst4|dec_rdA|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~408_combout\);

-- Location: LABCELL_X48_Y4_N42
\inst4|g2:0:buffersA|F[24]~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~409_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[24]~408_combout\ & ( (\inst4|g1:13:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(24)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|g2:0:buffersA|F[24]~408_combout\ & ( (!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111001000110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(24),
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(24),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~408_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~409_combout\);

-- Location: LABCELL_X48_Y4_N12
\inst4|g2:0:buffersA|F[24]~410\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~410_combout\ = ( \inst4|g1:19:regs|dataout\(24) & ( \inst4|g2:0:buffersA|F[24]~409_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(24)) ) ) ) # ( !\inst4|g1:19:regs|dataout\(24) & ( 
-- \inst4|g2:0:buffersA|F[24]~409_combout\ & ( (!\inst4|dec_rdA|Mux31~8_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000111100001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(24),
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~409_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~410_combout\);

-- Location: FF_X56_Y4_N11
\inst4|g1:24:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(24));

-- Location: FF_X52_Y2_N28
\inst4|g1:25:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(24));

-- Location: FF_X55_Y2_N32
\inst4|g1:12:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(24));

-- Location: FF_X52_Y2_N55
\inst4|g1:8:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(24));

-- Location: MLABCELL_X52_Y2_N54
\inst4|g2:0:buffersA|F[24]~411\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~411_combout\ = (!\inst4|dec_rdA|Mux31~17_combout\ & (\inst4|dec_rdA|Mux31~18_combout\ & (!\inst4|g1:12:regs|dataout\(24)))) # (\inst4|dec_rdA|Mux31~17_combout\ & ((!\inst4|g1:8:regs|dataout\(24)) # 
-- ((\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(24)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100110000011101010011000001110101001100000111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~411_combout\);

-- Location: FF_X52_Y2_N49
\inst4|g1:20:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(24));

-- Location: FF_X57_Y8_N20
\inst4|g1:28:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(24));

-- Location: MLABCELL_X52_Y2_N48
\inst4|g2:0:buffersA|F[24]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~412_combout\ = ( \inst4|g1:28:regs|dataout\(24) & ( (!\inst4|g2:0:buffersA|F[24]~411_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(24)))) ) ) # ( !\inst4|g1:28:regs|dataout\(24) & ( 
-- (!\inst4|dec_rdA|Mux31~15_combout\ & (!\inst4|g2:0:buffersA|F[24]~411_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~411_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersA|F[24]~412_combout\);

-- Location: MLABCELL_X52_Y2_N27
\inst4|g2:0:buffersA|F[24]~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~413_combout\ = ( \inst4|g2:0:buffersA|F[24]~412_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:24:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~412_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~413_combout\);

-- Location: FF_X53_Y4_N35
\inst4|g1:3:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(24));

-- Location: MLABCELL_X52_Y6_N42
\inst4|g1:5:regs|dataout[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:5:regs|dataout[24]~feeder_combout\ = \tri1[24]~40_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_tri1[24]~40_combout\,
	combout => \inst4|g1:5:regs|dataout[24]~feeder_combout\);

-- Location: FF_X52_Y6_N44
\inst4|g1:5:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:5:regs|dataout[24]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(24));

-- Location: FF_X50_Y3_N53
\inst4|g1:4:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(24));

-- Location: FF_X53_Y4_N38
\inst4|g1:1:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(24));

-- Location: FF_X50_Y3_N10
\inst4|g1:2:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(24));

-- Location: LABCELL_X50_Y3_N9
\inst4|g2:0:buffersA|F[24]~414\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~414_combout\ = ( \inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & (\inst4|g1:1:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(24))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~25_combout\ & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001100100010001100110000001000000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~414_combout\);

-- Location: LABCELL_X50_Y3_N51
\inst4|g2:0:buffersA|F[24]~415\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~415_combout\ = ( \inst4|g2:0:buffersA|F[24]~414_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(24))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(24) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~414_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~415_combout\);

-- Location: FF_X53_Y4_N17
\inst4|g1:7:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(24));

-- Location: LABCELL_X51_Y3_N12
\inst4|g2:0:buffersA|F[24]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~416_combout\ = ( \inst4|g1:7:regs|dataout\(24) & ( \inst4|dec_rdA|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(24) & \inst4|g2:0:buffersA|F[24]~415_combout\) ) ) ) # ( !\inst4|g1:7:regs|dataout\(24) & ( 
-- \inst4|dec_rdA|Mux31~20_combout\ & ( (\inst4|g1:3:regs|dataout\(24) & (!\inst4|dec_rdA|Mux31~19_combout\ & \inst4|g2:0:buffersA|F[24]~415_combout\)) ) ) ) # ( \inst4|g1:7:regs|dataout\(24) & ( !\inst4|dec_rdA|Mux31~20_combout\ & ( 
-- \inst4|g2:0:buffersA|F[24]~415_combout\ ) ) ) # ( !\inst4|g1:7:regs|dataout\(24) & ( !\inst4|dec_rdA|Mux31~20_combout\ & ( (!\inst4|dec_rdA|Mux31~19_combout\ & \inst4|g2:0:buffersA|F[24]~415_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011110000111100000100000001000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(24),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~415_combout\,
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~416_combout\);

-- Location: LABCELL_X50_Y2_N24
\inst4|g2:0:buffersA|F[24]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~420_combout\ = ( \inst4|g2:0:buffersA|F[24]~413_combout\ & ( \inst4|g2:0:buffersA|F[24]~416_combout\ & ( (\inst4|g2:0:buffersA|F[24]~419_combout\ & \inst4|g2:0:buffersA|F[24]~410_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[24]~419_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~410_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~413_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~416_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~420_combout\);

-- Location: LABCELL_X50_Y2_N9
\inst4|g2:0:buffersA|F[24]~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[24]~421_combout\ = ( \inst4|g2:0:buffersA|F[24]~407_combout\ & ( \inst4|g2:0:buffersA|F[24]~420_combout\ & ( (!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(24),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[24]~407_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[24]~420_combout\,
	combout => \inst4|g2:0:buffersA|F[24]~421_combout\);

-- Location: FF_X56_Y6_N50
\inst4|g1:31:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(23));

-- Location: FF_X57_Y6_N56
\inst4|g1:16:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(23));

-- Location: LABCELL_X48_Y11_N54
\inst4|g1:18:regs|dataout[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:18:regs|dataout[23]~feeder_combout\ = ( \tri1[23]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[23]~41_combout\,
	combout => \inst4|g1:18:regs|dataout[23]~feeder_combout\);

-- Location: FF_X48_Y11_N56
\inst4|g1:18:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:18:regs|dataout[23]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(23));

-- Location: FF_X57_Y6_N2
\inst4|g1:23:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(23));

-- Location: FF_X51_Y5_N4
\inst4|g1:6:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(23));

-- Location: FF_X51_Y5_N20
\inst4|g1:22:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(23));

-- Location: LABCELL_X51_Y5_N3
\inst4|g2:0:buffersA|F[23]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~400_combout\ = ( \inst4|g1:22:regs|dataout\(23) & ( (\inst4|dec_rdA|Mux31~30_combout\ & !\inst4|g1:6:regs|dataout\(23)) ) ) # ( !\inst4|g1:22:regs|dataout\(23) & ( ((\inst4|dec_rdA|Mux31~30_combout\ & 
-- !\inst4|g1:6:regs|dataout\(23))) # (\inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g1:22:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~400_combout\);

-- Location: FF_X51_Y5_N59
\inst4|g1:17:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(23));

-- Location: LABCELL_X48_Y11_N24
\inst4|g2:0:buffersA|F[23]~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~401_combout\ = ( !\inst4|g2:0:buffersA|F[23]~400_combout\ & ( \inst4|g1:17:regs|dataout\(23) & ( (!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(23)) ) ) ) # ( !\inst4|g2:0:buffersA|F[23]~400_combout\ & ( 
-- !\inst4|g1:17:regs|dataout\(23) & ( (!\inst4|dec_rdA|Mux31~28_combout\ & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100000000000000000011110101111101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(23),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~400_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~401_combout\);

-- Location: LABCELL_X48_Y11_N6
\inst4|g2:0:buffersA|F[23]~402\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~402_combout\ = ( \inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g2:0:buffersA|F[23]~401_combout\ & ( (\inst4|g1:18:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(23)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~26_combout\ & ( \inst4|g2:0:buffersA|F[23]~401_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(23),
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(23),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~401_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~402_combout\);

-- Location: FF_X57_Y6_N38
\inst4|g1:24:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(23));

-- Location: FF_X59_Y9_N59
\inst4|g1:12:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(23));

-- Location: FF_X59_Y9_N25
\inst4|g1:8:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(23));

-- Location: MLABCELL_X59_Y9_N24
\inst4|g2:0:buffersA|F[23]~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~394_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( (!\inst4|g1:12:regs|dataout\(23)) # ((\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(23))) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(23),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~394_combout\);

-- Location: LABCELL_X60_Y6_N24
\inst4|g1:28:regs|dataout[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:28:regs|dataout[23]~feeder_combout\ = ( \tri1[23]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[23]~41_combout\,
	combout => \inst4|g1:28:regs|dataout[23]~feeder_combout\);

-- Location: FF_X60_Y6_N26
\inst4|g1:28:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:28:regs|dataout[23]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(23));

-- Location: FF_X59_Y9_N20
\inst4|g1:20:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(23));

-- Location: MLABCELL_X59_Y9_N21
\inst4|g2:0:buffersA|F[23]~395\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~395_combout\ = ( \inst4|dec_rdA|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersA|F[23]~394_combout\ & (\inst4|g1:20:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(23))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersA|F[23]~394_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010000000001010001010100010101000100000000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[23]~394_combout\,
	datab => \inst4|g1:28:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(23),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~395_combout\);

-- Location: FF_X60_Y7_N20
\inst4|g1:25:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(23));

-- Location: LABCELL_X60_Y7_N21
\inst4|g2:0:buffersA|F[23]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~396_combout\ = ( \inst4|dec_rdA|Mux31~13_combout\ & ( (\inst4|g2:0:buffersA|F[23]~395_combout\ & (\inst4|g1:25:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(23))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~13_combout\ & ( (\inst4|g2:0:buffersA|F[23]~395_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000000000000110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(23),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[23]~395_combout\,
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(23),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~396_combout\);

-- Location: FF_X53_Y4_N56
\inst4|g1:3:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(23));

-- Location: FF_X53_Y4_N20
\inst4|g1:7:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(23));

-- Location: FF_X55_Y3_N49
\inst4|g1:5:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(23));

-- Location: FF_X52_Y3_N47
\inst4|g1:4:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(23));

-- Location: FF_X52_Y3_N5
\inst4|g1:2:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(23));

-- Location: FF_X52_Y3_N8
\inst4|g1:1:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(23));

-- Location: MLABCELL_X52_Y3_N48
\inst4|g2:0:buffersA|F[23]~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~397_combout\ = ( \inst4|g1:1:regs|dataout\(23) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23)))) ) ) # ( !\inst4|g1:1:regs|dataout\(23) & ( 
-- (!\inst4|dec_rdA|Mux31~25_combout\ & (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g1:1:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~397_combout\);

-- Location: MLABCELL_X52_Y3_N24
\inst4|g2:0:buffersA|F[23]~398\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~398_combout\ = ( \inst4|g2:0:buffersA|F[23]~397_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\ & ((!\inst4|dec_rdA|Mux31~21_combout\) # ((\inst4|g1:5:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~22_combout\ & 
-- (\inst4|g1:4:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~397_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~398_combout\);

-- Location: LABCELL_X51_Y3_N33
\inst4|g2:0:buffersA|F[23]~399\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~399_combout\ = ( \inst4|g2:0:buffersA|F[23]~398_combout\ & ( (!\inst4|g1:3:regs|dataout\(23) & (!\inst4|dec_rdA|Mux31~20_combout\ & ((!\inst4|dec_rdA|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(23))))) # 
-- (\inst4|g1:3:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~19_combout\) # ((\inst4|g1:7:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101011100010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(23),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~398_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~399_combout\);

-- Location: FF_X53_Y3_N44
\inst4|g1:21:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(23));

-- Location: FF_X48_Y8_N52
\inst4|g1:13:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(23));

-- Location: FF_X48_Y8_N35
\inst4|g1:9:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(23));

-- Location: FF_X53_Y3_N2
\inst4|g1:11:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(23));

-- Location: LABCELL_X48_Y8_N24
\inst4|g2:0:buffersA|F[23]~391\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~391_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(23)) # ((!\inst4|g1:11:regs|dataout\(23) & \inst4|dec_rdA|Mux31~12_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (!\inst4|g1:11:regs|dataout\(23) & \inst4|dec_rdA|Mux31~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:9:regs|ALT_INV_dataout\(23),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~391_combout\);

-- Location: LABCELL_X48_Y8_N51
\inst4|g2:0:buffersA|F[23]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~392_combout\ = ( !\inst4|g2:0:buffersA|F[23]~391_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # ((\inst4|g1:21:regs|dataout\(23))))) # (\inst4|dec_rdA|Mux31~10_combout\ & 
-- (\inst4|g1:13:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~391_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~392_combout\);

-- Location: FF_X47_Y8_N50
\inst4|g1:26:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(23));

-- Location: FF_X53_Y3_N14
\inst4|g1:19:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(23));

-- Location: MLABCELL_X47_Y8_N51
\inst4|g2:0:buffersA|F[23]~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~393_combout\ = ( \inst4|g1:19:regs|dataout\(23) & ( (\inst4|g2:0:buffersA|F[23]~392_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(23)))) ) ) # ( !\inst4|g1:19:regs|dataout\(23) & ( 
-- (\inst4|g2:0:buffersA|F[23]~392_combout\ & (!\inst4|dec_rdA|Mux31~8_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010000010001000101010101000000010100000100010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[23]~392_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(23),
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~393_combout\);

-- Location: LABCELL_X48_Y7_N0
\inst4|g2:0:buffersA|F[23]~403\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~403_combout\ = ( \inst4|g2:0:buffersA|F[23]~393_combout\ & ( (\inst4|g2:0:buffersA|F[23]~402_combout\ & (\inst4|g2:0:buffersA|F[23]~396_combout\ & \inst4|g2:0:buffersA|F[23]~399_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[23]~402_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[23]~396_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[23]~399_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~393_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~403_combout\);

-- Location: FF_X56_Y6_N59
\inst4|g1:29:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(23));

-- Location: FF_X55_Y11_N29
\inst4|g1:27:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(23));

-- Location: FF_X55_Y8_N16
\inst4|g1:15:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(23));

-- Location: FF_X55_Y11_N23
\inst4|g1:14:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(23));

-- Location: FF_X55_Y8_N32
\inst4|g1:10:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(23));

-- Location: LABCELL_X55_Y11_N48
\inst4|g2:0:buffersA|F[23]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~388_combout\ = ( \inst4|g1:10:regs|dataout\(23) & ( (\inst4|dec_rdA|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(23)) ) ) # ( !\inst4|g1:10:regs|dataout\(23) & ( ((\inst4|dec_rdA|Mux31~6_combout\ & 
-- !\inst4|g1:14:regs|dataout\(23))) # (\inst4|dec_rdA|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111010100001111111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(23),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	dataf => \inst4|g1:10:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersA|F[23]~388_combout\);

-- Location: LABCELL_X55_Y11_N6
\inst4|g2:0:buffersA|F[23]~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~389_combout\ = ( \inst4|g1:15:regs|dataout\(23) & ( !\inst4|g2:0:buffersA|F[23]~388_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(23)) ) ) ) # ( !\inst4|g1:15:regs|dataout\(23) & ( 
-- !\inst4|g2:0:buffersA|F[23]~388_combout\ & ( (!\inst4|dec_rdA|Mux31~4_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(23),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datae => \inst4|g1:15:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~388_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~389_combout\);

-- Location: LABCELL_X48_Y7_N30
\inst4|g2:0:buffersA|F[23]~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~390_combout\ = ( \inst4|g2:0:buffersA|F[23]~389_combout\ & ( \inst4|dec_rdA|Mux31~2_combout\ & ( (\inst4|g1:29:regs|dataout\(23) & ((!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(23)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[23]~389_combout\ & ( !\inst4|dec_rdA|Mux31~2_combout\ & ( (!\inst4|dec_rdA|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(23),
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[23]~389_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~390_combout\);

-- Location: LABCELL_X48_Y7_N3
\inst4|g2:0:buffersA|F[23]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[23]~404_combout\ = ( \inst4|g2:0:buffersA|F[23]~390_combout\ & ( (\inst4|g2:0:buffersA|F[23]~403_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(23),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[23]~403_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[23]~390_combout\,
	combout => \inst4|g2:0:buffersA|F[23]~404_combout\);

-- Location: FF_X55_Y4_N8
\inst4|g1:31:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(22));

-- Location: FF_X48_Y6_N35
\inst4|g1:19:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(22));

-- Location: FF_X48_Y4_N59
\inst4|g1:26:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(22));

-- Location: FF_X48_Y4_N38
\inst4|g1:13:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(22));

-- Location: LABCELL_X45_Y5_N12
\inst4|g1:11:regs|dataout[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:11:regs|dataout[22]~feeder_combout\ = ( \tri1[22]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[22]~42_combout\,
	combout => \inst4|g1:11:regs|dataout[22]~feeder_combout\);

-- Location: FF_X45_Y5_N14
\inst4|g1:11:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:11:regs|dataout[22]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(22));

-- Location: FF_X53_Y8_N8
\inst4|g1:9:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(22));

-- Location: LABCELL_X45_Y5_N18
\inst4|g2:0:buffersA|F[22]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~357_combout\ = ( \inst4|dec_rdA|Mux31~12_combout\ & ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:11:regs|dataout\(22)) # (!\inst4|g1:9:regs|dataout\(22)) ) ) ) # ( !\inst4|dec_rdA|Mux31~12_combout\ & ( 
-- \inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:9:regs|dataout\(22) ) ) ) # ( \inst4|dec_rdA|Mux31~12_combout\ & ( !\inst4|dec_rdA|Mux31~11_combout\ & ( !\inst4|g1:11:regs|dataout\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(22),
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~357_combout\);

-- Location: FF_X50_Y4_N50
\inst4|g1:21:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(22));

-- Location: LABCELL_X48_Y4_N39
\inst4|g2:0:buffersA|F[22]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~358_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (\inst4|g1:13:regs|dataout\(22) & (!\inst4|g2:0:buffersA|F[22]~357_combout\ & \inst4|g1:21:regs|dataout\(22))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( \inst4|dec_rdA|Mux31~9_combout\ & ( (!\inst4|g2:0:buffersA|F[22]~357_combout\ & \inst4|g1:21:regs|dataout\(22)) ) ) ) # ( \inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( 
-- (\inst4|g1:13:regs|dataout\(22) & !\inst4|g2:0:buffersA|F[22]~357_combout\) ) ) ) # ( !\inst4|dec_rdA|Mux31~10_combout\ & ( !\inst4|dec_rdA|Mux31~9_combout\ & ( !\inst4|g2:0:buffersA|F[22]~357_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010100000101000000000000111100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(22),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~357_combout\,
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~358_combout\);

-- Location: LABCELL_X48_Y6_N48
\inst4|g2:0:buffersA|F[22]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~359_combout\ = ( \inst4|g2:0:buffersA|F[22]~358_combout\ & ( (!\inst4|g1:19:regs|dataout\(22) & (!\inst4|dec_rdA|Mux31~8_combout\ & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(22))))) # 
-- (\inst4|g1:19:regs|dataout\(22) & (((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101000011011101110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(22),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(22),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~358_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~359_combout\);

-- Location: FF_X46_Y4_N20
\inst4|g1:18:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(22));

-- Location: FF_X48_Y6_N50
\inst4|g1:16:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(22));

-- Location: FF_X51_Y4_N38
\inst4|g1:23:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(22));

-- Location: FF_X46_Y4_N17
\inst4|g1:17:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(22));

-- Location: FF_X51_Y4_N32
\inst4|g1:22:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(22));

-- Location: FF_X51_Y4_N50
\inst4|g1:6:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(22));

-- Location: LABCELL_X51_Y4_N48
\inst4|g2:0:buffersA|F[22]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~366_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(22)) # ((!\inst4|g1:22:regs|dataout\(22) & \inst4|dec_rdA|Mux31~31_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- (!\inst4|g1:22:regs|dataout\(22) & \inst4|dec_rdA|Mux31~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(22),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~366_combout\);

-- Location: LABCELL_X51_Y4_N39
\inst4|g2:0:buffersA|F[22]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~367_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(22) & (!\inst4|g2:0:buffersA|F[22]~366_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(22))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( (!\inst4|g2:0:buffersA|F[22]~366_combout\ & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000010100010000000011110011000000000101000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(22),
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[22]~366_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~367_combout\);

-- Location: LABCELL_X48_Y6_N9
\inst4|g2:0:buffersA|F[22]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~368_combout\ = ( \inst4|g2:0:buffersA|F[22]~367_combout\ & ( (!\inst4|g1:18:regs|dataout\(22) & (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(22))))) # 
-- (\inst4|g1:18:regs|dataout\(22) & (((!\inst4|dec_rdA|Mux31~27_combout\)) # (\inst4|g1:16:regs|dataout\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101001100011111010100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(22),
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~367_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~368_combout\);

-- Location: FF_X48_Y6_N5
\inst4|g1:3:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(22));

-- Location: LABCELL_X45_Y5_N9
\inst4|g1:5:regs|dataout[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:5:regs|dataout[22]~feeder_combout\ = ( \tri1[22]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[22]~42_combout\,
	combout => \inst4|g1:5:regs|dataout[22]~feeder_combout\);

-- Location: FF_X45_Y5_N11
\inst4|g1:5:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:5:regs|dataout[22]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(22));

-- Location: FF_X48_Y5_N10
\inst4|g1:4:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(22));

-- Location: FF_X48_Y5_N52
\inst4|g1:1:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(22));

-- Location: FF_X46_Y5_N44
\inst4|g1:2:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(22));

-- Location: LABCELL_X48_Y5_N51
\inst4|g2:0:buffersA|F[22]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~363_combout\ = ( \inst4|g1:2:regs|dataout\(22) & ( (!\inst4|dec_rdA|Mux31~24_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(22)))) ) ) # ( !\inst4|g1:2:regs|dataout\(22) & ( 
-- (!\inst4|dec_rdA|Mux31~24_combout\ & (!\inst4|dec_rdA|Mux31~23_combout\ & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g1:2:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~363_combout\);

-- Location: LABCELL_X48_Y5_N9
\inst4|g2:0:buffersA|F[22]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~364_combout\ = ( \inst4|g2:0:buffersA|F[22]~363_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~363_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~364_combout\);

-- Location: LABCELL_X48_Y6_N3
\inst4|g2:0:buffersA|F[22]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~365_combout\ = ( \inst4|g2:0:buffersA|F[22]~364_combout\ & ( (!\inst4|g1:7:regs|dataout\(22) & (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(22))))) # 
-- (\inst4|g1:7:regs|dataout\(22) & (((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000110111011101000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(22),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~364_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~365_combout\);

-- Location: FF_X57_Y8_N26
\inst4|g1:25:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(22));

-- Location: FF_X57_Y4_N34
\inst4|g1:24:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(22));

-- Location: FF_X60_Y8_N26
\inst4|g1:8:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(22));

-- Location: FF_X57_Y7_N35
\inst4|g1:12:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(22));

-- Location: LABCELL_X57_Y5_N48
\inst4|g2:0:buffersA|F[22]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~360_combout\ = ( \inst4|dec_rdA|Mux31~18_combout\ & ( \inst4|dec_rdA|Mux31~17_combout\ & ( (!\inst4|g1:8:regs|dataout\(22)) # (!\inst4|g1:12:regs|dataout\(22)) ) ) ) # ( !\inst4|dec_rdA|Mux31~18_combout\ & ( 
-- \inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|g1:8:regs|dataout\(22) ) ) ) # ( \inst4|dec_rdA|Mux31~18_combout\ & ( !\inst4|dec_rdA|Mux31~17_combout\ & ( !\inst4|g1:12:regs|dataout\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010101010101010101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(22),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~360_combout\);

-- Location: FF_X57_Y4_N10
\inst4|g1:20:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(22));

-- Location: FF_X57_Y8_N2
\inst4|g1:28:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(22));

-- Location: LABCELL_X57_Y4_N9
\inst4|g2:0:buffersA|F[22]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~361_combout\ = ( \inst4|g1:28:regs|dataout\(22) & ( (!\inst4|g2:0:buffersA|F[22]~360_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(22)))) ) ) # ( !\inst4|g1:28:regs|dataout\(22) & ( 
-- (!\inst4|dec_rdA|Mux31~15_combout\ & (!\inst4|g2:0:buffersA|F[22]~360_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~360_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersA|F[22]~361_combout\);

-- Location: LABCELL_X57_Y4_N33
\inst4|g2:0:buffersA|F[22]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~362_combout\ = ( \inst4|g2:0:buffersA|F[22]~361_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~361_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~362_combout\);

-- Location: LABCELL_X48_Y6_N24
\inst4|g2:0:buffersA|F[22]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~369_combout\ = ( \inst4|g2:0:buffersA|F[22]~362_combout\ & ( (\inst4|g2:0:buffersA|F[22]~359_combout\ & (\inst4|g2:0:buffersA|F[22]~368_combout\ & \inst4|g2:0:buffersA|F[22]~365_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[22]~359_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[22]~368_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~365_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~362_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~369_combout\);

-- Location: FF_X57_Y5_N59
\inst4|g1:30:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(22));

-- Location: FF_X47_Y6_N58
\inst4|g1:29:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(22));

-- Location: FF_X47_Y6_N14
\inst4|g1:15:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(22));

-- Location: FF_X59_Y5_N17
\inst4|g1:27:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(22));

-- Location: FF_X55_Y9_N8
\inst4|g1:14:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(22));

-- Location: FF_X55_Y9_N26
\inst4|g1:10:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(22));

-- Location: LABCELL_X55_Y9_N18
\inst4|g2:0:buffersA|F[22]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~354_combout\ = ( \inst4|dec_rdA|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(22)) # ((!\inst4|g1:14:regs|dataout\(22) & \inst4|dec_rdA|Mux31~6_combout\)) ) ) # ( !\inst4|dec_rdA|Mux31~5_combout\ & ( 
-- (!\inst4|g1:14:regs|dataout\(22) & \inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(22),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~354_combout\);

-- Location: MLABCELL_X47_Y6_N51
\inst4|g2:0:buffersA|F[22]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~355_combout\ = ( !\inst4|g2:0:buffersA|F[22]~354_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(22))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~354_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~355_combout\);

-- Location: MLABCELL_X47_Y6_N57
\inst4|g2:0:buffersA|F[22]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~356_combout\ = ( \inst4|g2:0:buffersA|F[22]~355_combout\ & ( (!\inst4|g1:30:regs|dataout\(22) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(22))))) # 
-- (\inst4|g1:30:regs|dataout\(22) & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101011100010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(22),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~355_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~356_combout\);

-- Location: LABCELL_X48_Y6_N30
\inst4|g2:0:buffersA|F[22]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[22]~370_combout\ = ( \inst4|g2:0:buffersA|F[22]~356_combout\ & ( (\inst4|g2:0:buffersA|F[22]~369_combout\ & ((!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(22),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~369_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[22]~356_combout\,
	combout => \inst4|g2:0:buffersA|F[22]~370_combout\);

-- Location: LABCELL_X51_Y6_N6
\ALU|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~81_sumout\ = SUM(( \ALU|Add0~81_sumout\ ) + ( \inst4|g2:0:buffersA|F[22]~370_combout\ ) + ( \ALU|Add1~58\ ))
-- \ALU|Add1~82\ = CARRY(( \ALU|Add0~81_sumout\ ) + ( \inst4|g2:0:buffersA|F[22]~370_combout\ ) + ( \ALU|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\,
	datad => \ALU|ALT_INV_Add0~81_sumout\,
	cin => \ALU|Add1~58\,
	sumout => \ALU|Add1~81_sumout\,
	cout => \ALU|Add1~82\);

-- Location: LABCELL_X51_Y6_N9
\ALU|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~89_sumout\ = SUM(( \ALU|Add0~89_sumout\ ) + ( \inst4|g2:0:buffersA|F[23]~404_combout\ ) + ( \ALU|Add1~82\ ))
-- \ALU|Add1~90\ = CARRY(( \ALU|Add0~89_sumout\ ) + ( \inst4|g2:0:buffersA|F[23]~404_combout\ ) + ( \ALU|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[23]~404_combout\,
	datad => \ALU|ALT_INV_Add0~89_sumout\,
	cin => \ALU|Add1~82\,
	sumout => \ALU|Add1~89_sumout\,
	cout => \ALU|Add1~90\);

-- Location: LABCELL_X51_Y6_N12
\ALU|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~93_sumout\ = SUM(( \ALU|Add0~93_sumout\ ) + ( \inst4|g2:0:buffersA|F[24]~421_combout\ ) + ( \ALU|Add1~90\ ))
-- \ALU|Add1~94\ = CARRY(( \ALU|Add0~93_sumout\ ) + ( \inst4|g2:0:buffersA|F[24]~421_combout\ ) + ( \ALU|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~93_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[24]~421_combout\,
	cin => \ALU|Add1~90\,
	sumout => \ALU|Add1~93_sumout\,
	cout => \ALU|Add1~94\);

-- Location: LABCELL_X51_Y6_N15
\ALU|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~85_sumout\ = SUM(( \ALU|Add0~85_sumout\ ) + ( \inst4|g2:0:buffersA|F[25]~387_combout\ ) + ( \ALU|Add1~94\ ))
-- \ALU|Add1~86\ = CARRY(( \ALU|Add0~85_sumout\ ) + ( \inst4|g2:0:buffersA|F[25]~387_combout\ ) + ( \ALU|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[25]~387_combout\,
	datad => \ALU|ALT_INV_Add0~85_sumout\,
	cin => \ALU|Add1~94\,
	sumout => \ALU|Add1~85_sumout\,
	cout => \ALU|Add1~86\);

-- Location: LABCELL_X51_Y6_N18
\ALU|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~9_sumout\ = SUM(( \inst4|g2:0:buffersA|F[26]~82_combout\ ) + ( \ALU|Add0~9_sumout\ ) + ( \ALU|Add1~86\ ))
-- \ALU|Add1~10\ = CARRY(( \inst4|g2:0:buffersA|F[26]~82_combout\ ) + ( \ALU|Add0~9_sumout\ ) + ( \ALU|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~9_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\,
	cin => \ALU|Add1~86\,
	sumout => \ALU|Add1~9_sumout\,
	cout => \ALU|Add1~10\);

-- Location: LABCELL_X51_Y6_N21
\ALU|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~5_sumout\ = SUM(( \ALU|Add0~5_sumout\ ) + ( \inst4|g2:0:buffersA|F[27]~65_combout\ ) + ( \ALU|Add1~10\ ))
-- \ALU|Add1~6\ = CARRY(( \ALU|Add0~5_sumout\ ) + ( \inst4|g2:0:buffersA|F[27]~65_combout\ ) + ( \ALU|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~65_combout\,
	datad => \ALU|ALT_INV_Add0~5_sumout\,
	cin => \ALU|Add1~10\,
	sumout => \ALU|Add1~5_sumout\,
	cout => \ALU|Add1~6\);

-- Location: LABCELL_X51_Y6_N24
\ALU|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~33_sumout\ = SUM(( \inst4|g2:0:buffersA|F[28]~182_combout\ ) + ( \ALU|Add0~33_sumout\ ) + ( \ALU|Add1~6\ ))
-- \ALU|Add1~34\ = CARRY(( \inst4|g2:0:buffersA|F[28]~182_combout\ ) + ( \ALU|Add0~33_sumout\ ) + ( \ALU|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~33_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\,
	cin => \ALU|Add1~6\,
	sumout => \ALU|Add1~33_sumout\,
	cout => \ALU|Add1~34\);

-- Location: LABCELL_X51_Y6_N27
\ALU|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~29_sumout\ = SUM(( \ALU|Add0~29_sumout\ ) + ( \inst4|g2:0:buffersA|F[29]~165_combout\ ) + ( \ALU|Add1~34\ ))
-- \ALU|Add1~30\ = CARRY(( \ALU|Add0~29_sumout\ ) + ( \inst4|g2:0:buffersA|F[29]~165_combout\ ) + ( \ALU|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[29]~165_combout\,
	datad => \ALU|ALT_INV_Add0~29_sumout\,
	cin => \ALU|Add1~34\,
	sumout => \ALU|Add1~29_sumout\,
	cout => \ALU|Add1~30\);

-- Location: LABCELL_X50_Y2_N33
\ALU|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~0_combout\ = ( \ALU|Add0~29_sumout\ & ( \ALU|Add1~29_sumout\ & ( (!\IR|dataout\(27)) # ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[29]~165_combout\)) ) ) ) # ( !\ALU|Add0~29_sumout\ & ( \ALU|Add1~29_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\inst4|g2:0:buffersA|F[29]~165_combout\ & \IR|dataout\(26))) ) ) ) # ( \ALU|Add0~29_sumout\ & ( !\ALU|Add1~29_sumout\ & ( (\IR|dataout\(27) & ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[29]~165_combout\))) ) ) ) # ( !\ALU|Add0~29_sumout\ & ( 
-- !\ALU|Add1~29_sumout\ & ( (\IR|dataout\(27) & (\inst4|g2:0:buffersA|F[29]~165_combout\ & \IR|dataout\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000001010101010110101010101011111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[29]~165_combout\,
	datad => \IR|ALT_INV_dataout\(26),
	datae => \ALU|ALT_INV_Add0~29_sumout\,
	dataf => \ALU|ALT_INV_Add1~29_sumout\,
	combout => \ALU|Mux3~0_combout\);

-- Location: LABCELL_X50_Y2_N51
\tri1[29]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[29]~35_combout\ = ( \IO_IN[29]~input_o\ & ( \ALU|Mux3~0_combout\ & ( (!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a29\) ) ) ) # ( !\IO_IN[29]~input_o\ & ( \ALU|Mux3~0_combout\ & ( (!\UC|IO_2_Reg~q\ & ((!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a29\))) ) ) ) # ( \IO_IN[29]~input_o\ & ( !\ALU|Mux3~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a29\))) ) ) ) # ( !\IO_IN[29]~input_o\ & ( 
-- !\ALU|Mux3~0_combout\ & ( (!\UC|IO_2_Reg~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a29\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000110011000000110010101010000010101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_IO_2_Reg~q\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\,
	datad => \UC|ALT_INV_DM_Rd~q\,
	datae => \ALT_INV_IO_IN[29]~input_o\,
	dataf => \ALU|ALT_INV_Mux3~0_combout\,
	combout => \tri1[29]~35_combout\);

-- Location: FF_X55_Y3_N47
\inst4|g1:3:regs|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[29]~35_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(29));

-- Location: LABCELL_X55_Y3_N12
\inst4|g2:0:buffersB|F[29]~459\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~459_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:3:regs|dataout\(29)) # (!\inst4|g1:5:regs|dataout\(29)) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(29) ) ) ) # ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:5:regs|dataout\(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:3:regs|ALT_INV_dataout\(29),
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(29),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~459_combout\);

-- Location: LABCELL_X50_Y3_N24
\inst4|g2:0:buffersB|F[29]~458\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~458_combout\ = ( \inst4|g1:1:regs|dataout\(29) & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29)))) ) ) ) # ( 
-- !\inst4|g1:1:regs|dataout\(29) & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\ & (\inst4|g1:2:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29))))) ) ) ) # ( \inst4|g1:1:regs|dataout\(29) 
-- & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29)) ) ) ) # ( !\inst4|g1:1:regs|dataout\(29) & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100111111110101010100001100000001000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(29),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datac => \inst4|g1:2:regs|ALT_INV_dataout\(29),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~458_combout\);

-- Location: LABCELL_X51_Y2_N54
\inst4|g2:0:buffersB|F[29]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~71_combout\ = ( \inst4|g1:7:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~458_combout\ & ( (!\inst4|g2:0:buffersB|F[29]~459_combout\ & !\inst4|dec_rdB|Mux31~24_combout\) ) ) ) # ( !\inst4|g1:7:regs|dataout\(29) & ( 
-- \inst4|g2:0:buffersB|F[29]~458_combout\ & ( (!\inst4|g2:0:buffersB|F[29]~459_combout\ & (!\inst4|dec_rdB|Mux31~24_combout\ & !\inst4|dec_rdB|Mux31~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[29]~459_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g1:7:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~458_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~71_combout\);

-- Location: LABCELL_X51_Y1_N12
\inst4|g2:0:buffersB|F[29]~461\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~461_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~461_combout\);

-- Location: LABCELL_X56_Y2_N12
\inst4|g2:0:buffersB|F[29]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~460_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(29) & (\inst4|g1:22:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(29))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(29)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(29)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(29),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(29),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(29),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~460_combout\);

-- Location: LABCELL_X51_Y2_N30
\inst4|g2:0:buffersB|F[29]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~72_combout\ = ( \inst4|g1:16:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~460_combout\ & ( (!\inst4|g2:0:buffersB|F[29]~461_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(29)))) ) ) ) # ( 
-- !\inst4|g1:16:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~460_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\ & (!\inst4|g2:0:buffersB|F[29]~461_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000101000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~461_combout\,
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(29),
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~460_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~72_combout\);

-- Location: LABCELL_X55_Y2_N9
\inst4|g2:0:buffersB|F[29]~465\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~465_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~465_combout\);

-- Location: MLABCELL_X52_Y2_N45
\inst4|g2:0:buffersB|F[29]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~464_combout\ = ( \inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(29) & (\inst4|g1:13:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(29))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( \inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:9:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(29)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~10_combout\ & ( !\inst4|dec_rdB|Mux31~11_combout\ & ( (\inst4|g1:13:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(29)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~10_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(29),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(29),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(29),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~464_combout\);

-- Location: LABCELL_X53_Y2_N24
\inst4|g2:0:buffersB|F[29]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~69_combout\ = ( \inst4|g1:19:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~464_combout\ & ( (!\inst4|g2:0:buffersB|F[29]~465_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(29)))) ) ) ) # ( 
-- !\inst4|g1:19:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~464_combout\ & ( (!\inst4|dec_rdB|Mux31~8_combout\ & (!\inst4|g2:0:buffersB|F[29]~465_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000101000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~465_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(29),
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~464_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~69_combout\);

-- Location: LABCELL_X55_Y2_N6
\inst4|g2:0:buffersB|F[29]~463\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~463_combout\ = ( \inst4|dec_rdB|Mux31~15_combout\ & ( !\inst4|g1:28:regs|dataout\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~463_combout\);

-- Location: LABCELL_X55_Y2_N24
\inst4|g2:0:buffersB|F[29]~462\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~462_combout\ = ( \inst4|g1:12:regs|dataout\(29) & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(29)))) ) ) ) # ( 
-- !\inst4|g1:12:regs|dataout\(29) & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(29) & (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(29))))) ) ) ) # ( 
-- \inst4|g1:12:regs|dataout\(29) & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(29)) ) ) ) # ( !\inst4|g1:12:regs|dataout\(29) & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~18_combout\ & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111111110011001101010000000100000101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(29),
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(29),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datae => \inst4|g1:12:regs|ALT_INV_dataout\(29),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~462_combout\);

-- Location: LABCELL_X55_Y2_N48
\inst4|g2:0:buffersB|F[29]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~70_combout\ = ( \inst4|g1:24:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~462_combout\ & ( (!\inst4|g2:0:buffersB|F[29]~463_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(29)))) ) ) ) # ( 
-- !\inst4|g1:24:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~462_combout\ & ( (!\inst4|dec_rdB|Mux31~14_combout\ & (!\inst4|g2:0:buffersB|F[29]~463_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(29),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[29]~463_combout\,
	datae => \inst4|g1:24:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~462_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~70_combout\);

-- Location: LABCELL_X51_Y2_N21
\inst4|g2:0:buffersB|F[29]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~73_combout\ = ( \inst4|g2:0:buffersB|F[29]~69_combout\ & ( \inst4|g2:0:buffersB|F[29]~70_combout\ & ( (\inst4|g2:0:buffersB|F[29]~71_combout\ & \inst4|g2:0:buffersB|F[29]~72_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[29]~71_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~72_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[29]~69_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~70_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~73_combout\);

-- Location: LABCELL_X55_Y8_N54
\inst4|g2:0:buffersB|F[29]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~66_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & (!\inst4|g1:14:regs|dataout\(29)))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(29)) # ((\inst4|dec_rdB|Mux31~6_combout\ 
-- & !\inst4|g1:14:regs|dataout\(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100110000011101010011000001110101001100000111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~66_combout\);

-- Location: LABCELL_X55_Y8_N12
\inst4|g2:0:buffersB|F[29]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~67_combout\ = ( \inst4|g1:27:regs|dataout\(29) & ( (!\inst4|g2:0:buffersB|F[29]~66_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(29)))) ) ) # ( !\inst4|g1:27:regs|dataout\(29) & ( 
-- (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:0:buffersB|F[29]~66_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[29]~66_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(29),
	combout => \inst4|g2:0:buffersB|F[29]~67_combout\);

-- Location: LABCELL_X56_Y6_N36
\inst4|g2:0:buffersB|F[29]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~68_combout\ = ( \inst4|g2:0:buffersB|F[29]~67_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(29))))) # (\inst4|dec_rdB|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(29) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(29),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~67_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~68_combout\);

-- Location: LABCELL_X51_Y2_N51
\inst4|g2:0:buffersB|F[29]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[29]~74_combout\ = ( \inst4|g1:31:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~68_combout\ & ( \inst4|g2:0:buffersB|F[29]~73_combout\ ) ) ) # ( !\inst4|g1:31:regs|dataout\(29) & ( \inst4|g2:0:buffersB|F[29]~68_combout\ & ( 
-- (\inst4|g2:0:buffersB|F[29]~73_combout\ & !\inst4|dec_rdB|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[29]~73_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(29),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[29]~68_combout\,
	combout => \inst4|g2:0:buffersB|F[29]~74_combout\);

-- Location: MLABCELL_X52_Y6_N45
\ALU|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~0_combout\ = ( \ALU|Add1~33_sumout\ & ( (!\IR|dataout\(27)) # ((!\ALU|Add0~33_sumout\ & (\inst4|g2:0:buffersA|F[28]~182_combout\ & \IR|dataout\(26))) # (\ALU|Add0~33_sumout\ & ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[28]~182_combout\)))) ) 
-- ) # ( !\ALU|Add1~33_sumout\ & ( (\IR|dataout\(27) & ((!\ALU|Add0~33_sumout\ & (\inst4|g2:0:buffersA|F[28]~182_combout\ & \IR|dataout\(26))) # (\ALU|Add0~33_sumout\ & ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[28]~182_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001111001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~33_sumout\,
	datab => \IR|ALT_INV_dataout\(27),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[28]~182_combout\,
	datad => \IR|ALT_INV_dataout\(26),
	dataf => \ALU|ALT_INV_Add1~33_sumout\,
	combout => \ALU|Mux4~0_combout\);

-- Location: LABCELL_X53_Y6_N21
\tri1[28]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[28]~36_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux4~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a28\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[28]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux4~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[28]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux4~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (\D-Memory|ram_rtl_0|auto_generated|ram_block1a28\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[28]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( !\ALU|Mux4~0_combout\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[28]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010000000001010001011110011111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \ALT_INV_IO_IN[28]~input_o\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a28\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux4~0_combout\,
	combout => \tri1[28]~36_combout\);

-- Location: FF_X51_Y3_N23
\inst4|g1:31:regs|dataout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[28]~36_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(28));

-- Location: LABCELL_X56_Y3_N15
\inst4|g2:0:buffersB|F[28]~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~381_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~381_combout\);

-- Location: LABCELL_X57_Y6_N3
\inst4|g2:0:buffersB|F[28]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~380_combout\ = ( \inst4|g1:22:regs|dataout\(28) & ( \inst4|g1:6:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(28) & ( 
-- \inst4|g1:6:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28)))) ) ) ) # ( \inst4|g1:22:regs|dataout\(28) & ( !\inst4|g1:6:regs|dataout\(28) & ( 
-- (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28)))) ) ) ) # ( !\inst4|g1:22:regs|dataout\(28) & ( !\inst4|g1:6:regs|dataout\(28) & ( (!\inst4|dec_rdB|Mux31~31_combout\ & 
-- (!\inst4|dec_rdB|Mux31~30_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000110011000000110010101010000010101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datac => \inst4|g1:23:regs|ALT_INV_dataout\(28),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g1:6:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~380_combout\);

-- Location: LABCELL_X57_Y6_N51
\inst4|g2:0:buffersB|F[28]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~81_combout\ = ( \inst4|g2:0:buffersB|F[28]~380_combout\ & ( \inst4|g1:18:regs|dataout\(28) & ( (!\inst4|g2:0:buffersB|F[28]~381_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(28)))) ) ) ) # ( 
-- \inst4|g2:0:buffersB|F[28]~380_combout\ & ( !\inst4|g1:18:regs|dataout\(28) & ( (!\inst4|g2:0:buffersB|F[28]~381_combout\ & (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001000000000000000000000000001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(28),
	datab => \inst4|g2:0:buffersB|ALT_INV_F[28]~381_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~380_combout\,
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(28),
	combout => \inst4|g2:0:buffersB|F[28]~81_combout\);

-- Location: LABCELL_X57_Y8_N39
\inst4|g2:0:buffersB|F[28]~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~383_combout\ = ( \inst4|dec_rdB|Mux31~15_combout\ & ( !\inst4|g1:28:regs|dataout\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~383_combout\);

-- Location: MLABCELL_X59_Y6_N27
\inst4|g2:0:buffersB|F[28]~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~382_combout\ = ( \inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(28) & (\inst4|g1:20:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~17_combout\) # 
-- (\inst4|g1:8:regs|dataout\(28))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(28)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~16_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:20:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(28)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~16_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~17_combout\) # (\inst4|g1:8:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(28),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(28),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~382_combout\);

-- Location: LABCELL_X57_Y6_N6
\inst4|g2:0:buffersB|F[28]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~79_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( \inst4|g2:0:buffersB|F[28]~382_combout\ & ( (!\inst4|g2:0:buffersB|F[28]~383_combout\ & (\inst4|g1:25:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(28))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~13_combout\ & ( \inst4|g2:0:buffersB|F[28]~382_combout\ & ( (!\inst4|g2:0:buffersB|F[28]~383_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010001000100000101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[28]~383_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(28),
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(28),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~382_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~79_combout\);

-- Location: LABCELL_X53_Y3_N39
\inst4|g2:0:buffersB|F[28]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~384_combout\ = ( \inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(28) & (\inst4|g1:11:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~11_combout\) # 
-- (\inst4|g1:9:regs|dataout\(28))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(28)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~12_combout\ & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:11:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(28)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~11_combout\) # (\inst4|g1:9:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000000001100111101000101010001010000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(28),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~384_combout\);

-- Location: LABCELL_X53_Y3_N48
\inst4|g2:0:buffersB|F[28]~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~385_combout\ = ( !\inst4|g1:21:regs|dataout\(28) & ( \inst4|dec_rdB|Mux31~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|g1:21:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~385_combout\);

-- Location: LABCELL_X53_Y3_N15
\inst4|g2:0:buffersB|F[28]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~78_combout\ = ( \inst4|g1:19:regs|dataout\(28) & ( !\inst4|g2:0:buffersB|F[28]~385_combout\ & ( (\inst4|g2:0:buffersB|F[28]~384_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(28)))) ) ) ) # ( 
-- !\inst4|g1:19:regs|dataout\(28) & ( !\inst4|g2:0:buffersB|F[28]~385_combout\ & ( (\inst4|g2:0:buffersB|F[28]~384_combout\ & (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000000000011010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:26:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~384_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datae => \inst4|g1:19:regs|ALT_INV_dataout\(28),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~385_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~78_combout\);

-- Location: LABCELL_X55_Y3_N9
\inst4|g2:0:buffersB|F[28]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~379_combout\ = ( \inst4|g1:3:regs|dataout\(28) & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:5:regs|dataout\(28) & \inst4|dec_rdB|Mux31~21_combout\) ) ) ) # ( !\inst4|g1:3:regs|dataout\(28) & ( 
-- \inst4|dec_rdB|Mux31~20_combout\ ) ) # ( \inst4|g1:3:regs|dataout\(28) & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:5:regs|dataout\(28) & \inst4|dec_rdB|Mux31~21_combout\) ) ) ) # ( !\inst4|g1:3:regs|dataout\(28) & ( 
-- !\inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:5:regs|dataout\(28) & \inst4|dec_rdB|Mux31~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111111111110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:5:regs|ALT_INV_dataout\(28),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~379_combout\);

-- Location: MLABCELL_X52_Y3_N54
\inst4|g2:0:buffersB|F[28]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~378_combout\ = ( \inst4|g1:1:regs|dataout\(28) & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28)))) ) ) ) # ( 
-- !\inst4|g1:1:regs|dataout\(28) & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(28) & (!\inst4|dec_rdB|Mux31~25_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28))))) ) ) ) # ( \inst4|g1:1:regs|dataout\(28) 
-- & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28)) ) ) ) # ( !\inst4|g1:1:regs|dataout\(28) & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\ & 
-- ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100111100001111111101000000010001000101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(28),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(28),
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~378_combout\);

-- Location: LABCELL_X53_Y3_N45
\inst4|g2:0:buffersB|F[28]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~80_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( \inst4|g2:0:buffersB|F[28]~378_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g1:7:regs|dataout\(28) & !\inst4|g2:0:buffersB|F[28]~379_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~19_combout\ & ( \inst4|g2:0:buffersB|F[28]~378_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & !\inst4|g2:0:buffersB|F[28]~379_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(28),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~379_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~378_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~80_combout\);

-- Location: LABCELL_X57_Y6_N27
\inst4|g2:0:buffersB|F[28]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~82_combout\ = ( \inst4|g2:0:buffersB|F[28]~78_combout\ & ( \inst4|g2:0:buffersB|F[28]~80_combout\ & ( (\inst4|g2:0:buffersB|F[28]~81_combout\ & \inst4|g2:0:buffersB|F[28]~79_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[28]~81_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[28]~79_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~78_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~80_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~82_combout\);

-- Location: MLABCELL_X52_Y5_N9
\inst4|g2:0:buffersB|F[28]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~75_combout\ = ( \inst4|g1:10:regs|dataout\(28) & ( \inst4|dec_rdB|Mux31~6_combout\ & ( !\inst4|g1:14:regs|dataout\(28) ) ) ) # ( !\inst4|g1:10:regs|dataout\(28) & ( \inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (!\inst4|g1:14:regs|dataout\(28)) # (\inst4|dec_rdB|Mux31~5_combout\) ) ) ) # ( !\inst4|g1:10:regs|dataout\(28) & ( !\inst4|dec_rdB|Mux31~6_combout\ & ( \inst4|dec_rdB|Mux31~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000010101111101011111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datae => \inst4|g1:10:regs|ALT_INV_dataout\(28),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~75_combout\);

-- Location: MLABCELL_X59_Y5_N24
\inst4|g2:0:buffersB|F[28]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~76_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g2:0:buffersB|F[28]~75_combout\ & ( (\inst4|g1:27:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(28)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g2:0:buffersB|F[28]~75_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(28),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(28),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~75_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~76_combout\);

-- Location: MLABCELL_X59_Y5_N54
\inst4|g2:0:buffersB|F[28]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~77_combout\ = ( \inst4|dec_rdB|Mux31~1_combout\ & ( \inst4|g2:0:buffersB|F[28]~76_combout\ & ( (\inst4|g1:30:regs|dataout\(28) & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(28)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~1_combout\ & ( \inst4|g2:0:buffersB|F[28]~76_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011110101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(28),
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(28),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~76_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~77_combout\);

-- Location: LABCELL_X57_Y6_N42
\inst4|g2:0:buffersB|F[28]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[28]~83_combout\ = ( \inst4|g2:0:buffersB|F[28]~82_combout\ & ( \inst4|g2:0:buffersB|F[28]~77_combout\ & ( (!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:31:regs|ALT_INV_dataout\(28),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[28]~82_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[28]~77_combout\,
	combout => \inst4|g2:0:buffersB|F[28]~83_combout\);

-- Location: LABCELL_X50_Y6_N30
\ALU|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~0_combout\ = ( \ALU|Add0~5_sumout\ & ( (!\IR|dataout\(27) & (((\ALU|Add1~5_sumout\)))) # (\IR|dataout\(27) & (((\inst4|g2:0:buffersA|F[27]~65_combout\)) # (\IR|dataout\(26)))) ) ) # ( !\ALU|Add0~5_sumout\ & ( (!\IR|dataout\(27) & 
-- (((\ALU|Add1~5_sumout\)))) # (\IR|dataout\(27) & (\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[27]~65_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[27]~65_combout\,
	datad => \ALU|ALT_INV_Add1~5_sumout\,
	dataf => \ALU|ALT_INV_Add0~5_sumout\,
	combout => \ALU|Mux5~0_combout\);

-- Location: LABCELL_X53_Y6_N54
\tri1[27]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[27]~37_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ & ( \ALU|Mux5~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[27]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ & ( \ALU|Mux5~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[27]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ & ( !\ALU|Mux5~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[27]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a27\ & ( !\ALU|Mux5~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[27]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000101010100000101011001100000011001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \ALT_INV_IO_IN[27]~input_o\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a27\,
	dataf => \ALU|ALT_INV_Mux5~0_combout\,
	combout => \tri1[27]~37_combout\);

-- Location: FF_X50_Y6_N14
\inst4|g1:30:regs|dataout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[27]~37_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(27));

-- Location: LABCELL_X55_Y8_N57
\inst4|g2:0:buffersB|F[27]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~84_combout\ = (!\inst4|dec_rdB|Mux31~5_combout\ & (\inst4|dec_rdB|Mux31~6_combout\ & (!\inst4|g1:14:regs|dataout\(27)))) # (\inst4|dec_rdB|Mux31~5_combout\ & ((!\inst4|g1:10:regs|dataout\(27)) # ((\inst4|dec_rdB|Mux31~6_combout\ 
-- & !\inst4|g1:14:regs|dataout\(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100110000011101010011000001110101001100000111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~84_combout\);

-- Location: LABCELL_X55_Y8_N39
\inst4|g2:0:buffersB|F[27]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~85_combout\ = ( \inst4|g1:27:regs|dataout\(27) & ( (!\inst4|g2:0:buffersB|F[27]~84_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(27)))) ) ) # ( !\inst4|g1:27:regs|dataout\(27) & ( 
-- (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:0:buffersB|F[27]~84_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~84_combout\,
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~85_combout\);

-- Location: LABCELL_X56_Y6_N45
\inst4|g2:0:buffersB|F[27]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~86_combout\ = ( \inst4|g2:0:buffersB|F[27]~85_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(27))))) # (\inst4|dec_rdB|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(27),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~85_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~86_combout\);

-- Location: LABCELL_X53_Y2_N15
\inst4|g2:0:buffersB|F[27]~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~393_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(27),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~393_combout\);

-- Location: LABCELL_X53_Y2_N39
\inst4|g2:0:buffersB|F[27]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~392_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(27) & (\inst4|g1:9:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~10_combout\) # 
-- (\inst4|g1:13:regs|dataout\(27))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~11_combout\ & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:9:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(27),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(27),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~392_combout\);

-- Location: LABCELL_X53_Y2_N51
\inst4|g2:0:buffersB|F[27]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~87_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[27]~392_combout\ & ( (\inst4|g1:19:regs|dataout\(27) & (!\inst4|g2:0:buffersB|F[27]~393_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # 
-- (\inst4|g1:26:regs|dataout\(27))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|g2:0:buffersB|F[27]~392_combout\ & ( (!\inst4|g2:0:buffersB|F[27]~393_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000111100000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(27),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~393_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(27),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~392_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~87_combout\);

-- Location: LABCELL_X55_Y2_N57
\inst4|g2:0:buffersB|F[27]~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~390_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(27) & (\inst4|g1:8:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~18_combout\) # 
-- (\inst4|g1:12:regs|dataout\(27))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(27)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(27)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:12:regs|ALT_INV_dataout\(27),
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(27),
	datac => \inst4|g1:8:regs|ALT_INV_dataout\(27),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~390_combout\);

-- Location: LABCELL_X57_Y8_N0
\inst4|g2:0:buffersB|F[27]~391\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~391_combout\ = ( !\inst4|g1:28:regs|dataout\(27) & ( \inst4|dec_rdB|Mux31~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~391_combout\);

-- Location: LABCELL_X55_Y2_N3
\inst4|g2:0:buffersB|F[27]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~88_combout\ = ( \inst4|g2:0:buffersB|F[27]~390_combout\ & ( !\inst4|g2:0:buffersB|F[27]~391_combout\ & ( (!\inst4|g1:24:regs|dataout\(27) & (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # 
-- (\inst4|g1:25:regs|dataout\(27))))) # (\inst4|g1:24:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011110100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(27),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(27),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[27]~390_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~391_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~88_combout\);

-- Location: LABCELL_X53_Y4_N57
\inst4|g2:0:buffersB|F[27]~387\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~387_combout\ = ( \inst4|g1:5:regs|dataout\(27) & ( (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(27)) ) ) # ( !\inst4|g1:5:regs|dataout\(27) & ( ((\inst4|dec_rdB|Mux31~20_combout\ & 
-- !\inst4|g1:3:regs|dataout\(27))) # (\inst4|dec_rdB|Mux31~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(27),
	combout => \inst4|g2:0:buffersB|F[27]~387_combout\);

-- Location: LABCELL_X53_Y4_N51
\inst4|g2:0:buffersB|F[27]~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~386_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(27) & (\inst4|g1:2:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(27))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:1:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( (\inst4|g1:2:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~23_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(27),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(27),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(27),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~386_combout\);

-- Location: LABCELL_X53_Y4_N12
\inst4|g2:0:buffersB|F[27]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~89_combout\ = ( \inst4|g2:0:buffersB|F[27]~386_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|g2:0:buffersB|F[27]~387_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g1:7:regs|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[27]~387_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~386_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~89_combout\);

-- Location: LABCELL_X56_Y3_N24
\inst4|g2:0:buffersB|F[27]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~388_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(27) & (\inst4|g1:22:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(27))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(27) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(27),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(27),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(27),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~388_combout\);

-- Location: LABCELL_X53_Y1_N54
\inst4|g2:0:buffersB|F[27]~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~389_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(27),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~389_combout\);

-- Location: LABCELL_X56_Y2_N39
\inst4|g2:0:buffersB|F[27]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~90_combout\ = ( \inst4|g1:18:regs|dataout\(27) & ( !\inst4|g2:0:buffersB|F[27]~389_combout\ & ( (\inst4|g2:0:buffersB|F[27]~388_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27)))) ) ) ) # ( 
-- !\inst4|g1:18:regs|dataout\(27) & ( !\inst4|g2:0:buffersB|F[27]~389_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g2:0:buffersB|F[27]~388_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001010000011000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~388_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(27),
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~389_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~90_combout\);

-- Location: LABCELL_X53_Y2_N45
\inst4|g2:0:buffersB|F[27]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~91_combout\ = ( \inst4|g2:0:buffersB|F[27]~90_combout\ & ( (\inst4|g2:0:buffersB|F[27]~87_combout\ & (\inst4|g2:0:buffersB|F[27]~88_combout\ & \inst4|g2:0:buffersB|F[27]~89_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[27]~87_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~88_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[27]~89_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~90_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~91_combout\);

-- Location: MLABCELL_X52_Y6_N39
\inst4|g2:0:buffersB|F[27]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[27]~92_combout\ = ( \inst4|g2:0:buffersB|F[27]~91_combout\ & ( (\inst4|g2:0:buffersB|F[27]~86_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[27]~86_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(27),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[27]~91_combout\,
	combout => \inst4|g2:0:buffersB|F[27]~92_combout\);

-- Location: LABCELL_X50_Y6_N33
\ALU|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~0_combout\ = ( \ALU|Add1~9_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[26]~82_combout\ & \ALU|Add0~9_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~9_sumout\) # (\inst4|g2:0:buffersA|F[26]~82_combout\)))) ) ) # ( 
-- !\ALU|Add1~9_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[26]~82_combout\ & \ALU|Add0~9_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~9_sumout\) # (\inst4|g2:0:buffersA|F[26]~82_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[26]~82_combout\,
	datad => \ALU|ALT_INV_Add0~9_sumout\,
	dataf => \ALU|ALT_INV_Add1~9_sumout\,
	combout => \ALU|Mux6~0_combout\);

-- Location: LABCELL_X51_Y4_N57
\tri1[26]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[26]~38_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ & ( \ALU|Mux6~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[26]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ & ( \ALU|Mux6~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[26]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ & ( !\ALU|Mux6~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[26]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a26\ & ( !\ALU|Mux6~0_combout\ & ( (!\UC|DM_Rd~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[26]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111100000101000011001100010001001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[26]~input_o\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a26\,
	dataf => \ALU|ALT_INV_Mux6~0_combout\,
	combout => \tri1[26]~38_combout\);

-- Location: FF_X52_Y9_N28
\inst4|g1:30:regs|dataout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[26]~38_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(26));

-- Location: LABCELL_X55_Y9_N21
\inst4|g2:0:buffersB|F[26]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~93_combout\ = ( \inst4|dec_rdB|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(26)) # ((\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(26))) ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~6_combout\ & !\inst4|g1:14:regs|dataout\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111111010100001111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(26),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~93_combout\);

-- Location: LABCELL_X55_Y8_N36
\inst4|g2:0:buffersB|F[26]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~94_combout\ = ( !\inst4|g2:0:buffersB|F[26]~93_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(26))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~93_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~94_combout\);

-- Location: LABCELL_X56_Y6_N39
\inst4|g2:0:buffersB|F[26]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~95_combout\ = ( \inst4|g2:0:buffersB|F[26]~94_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(26))))) # (\inst4|dec_rdB|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~94_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~95_combout\);

-- Location: MLABCELL_X52_Y3_N15
\inst4|g2:0:buffersB|F[26]~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~394_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(26) & (\inst4|g1:1:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~23_combout\) # 
-- (\inst4|g1:2:regs|dataout\(26))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:1:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~22_combout\ & ( (!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(26),
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(26),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(26),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~394_combout\);

-- Location: LABCELL_X55_Y3_N45
\inst4|g2:0:buffersB|F[26]~395\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~395_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( \inst4|dec_rdB|Mux31~20_combout\ & ( (!\inst4|g1:5:regs|dataout\(26)) # (!\inst4|g1:3:regs|dataout\(26)) ) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- \inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:3:regs|dataout\(26) ) ) ) # ( \inst4|dec_rdB|Mux31~21_combout\ & ( !\inst4|dec_rdB|Mux31~20_combout\ & ( !\inst4|g1:5:regs|dataout\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(26),
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(26),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~395_combout\);

-- Location: LABCELL_X53_Y2_N12
\inst4|g2:0:buffersB|F[26]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~98_combout\ = ( !\inst4|g2:0:buffersB|F[26]~395_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[26]~394_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000010100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~394_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~395_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~98_combout\);

-- Location: LABCELL_X53_Y2_N9
\inst4|g2:0:buffersB|F[26]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~400_combout\ = ( \inst4|g1:9:regs|dataout\(26) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26)))) ) ) ) # ( 
-- !\inst4|g1:9:regs|dataout\(26) & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(26) & (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26))))) ) ) ) # ( 
-- \inst4|g1:9:regs|dataout\(26) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:9:regs|dataout\(26) & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~11_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101011111010100110001000000000011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:13:regs|ALT_INV_dataout\(26),
	datab => \inst4|g1:11:regs|ALT_INV_dataout\(26),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	datae => \inst4|g1:9:regs|ALT_INV_dataout\(26),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~400_combout\);

-- Location: LABCELL_X53_Y2_N33
\inst4|g2:0:buffersB|F[26]~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~401_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(26),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~401_combout\);

-- Location: LABCELL_X53_Y2_N21
\inst4|g2:0:buffersB|F[26]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~96_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( !\inst4|g2:0:buffersB|F[26]~401_combout\ & ( (\inst4|g2:0:buffersB|F[26]~400_combout\ & (\inst4|g1:19:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~7_combout\) # 
-- (\inst4|g1:26:regs|dataout\(26))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( !\inst4|g2:0:buffersB|F[26]~401_combout\ & ( (\inst4|g2:0:buffersB|F[26]~400_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101000000000100010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[26]~400_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:19:regs|ALT_INV_dataout\(26),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~401_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~96_combout\);

-- Location: LABCELL_X57_Y8_N24
\inst4|g2:0:buffersB|F[26]~399\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~399_combout\ = ( !\inst4|g1:28:regs|dataout\(26) & ( \inst4|dec_rdB|Mux31~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~399_combout\);

-- Location: LABCELL_X55_Y2_N45
\inst4|g2:0:buffersB|F[26]~398\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~398_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(26) & (\inst4|g1:12:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(26))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010000010100110011000000110001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(26),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(26),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(26),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~398_combout\);

-- Location: LABCELL_X55_Y2_N39
\inst4|g2:0:buffersB|F[26]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~97_combout\ = ( \inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|dec_rdB|Mux31~13_combout\ & ( (\inst4|g1:25:regs|dataout\(26) & (!\inst4|g2:0:buffersB|F[26]~399_combout\ & (\inst4|g2:0:buffersB|F[26]~398_combout\ & 
-- \inst4|g1:24:regs|dataout\(26)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( \inst4|dec_rdB|Mux31~13_combout\ & ( (\inst4|g1:25:regs|dataout\(26) & (!\inst4|g2:0:buffersB|F[26]~399_combout\ & \inst4|g2:0:buffersB|F[26]~398_combout\)) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~14_combout\ & ( !\inst4|dec_rdB|Mux31~13_combout\ & ( (!\inst4|g2:0:buffersB|F[26]~399_combout\ & (\inst4|g2:0:buffersB|F[26]~398_combout\ & \inst4|g1:24:regs|dataout\(26))) ) ) ) # ( !\inst4|dec_rdB|Mux31~14_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~13_combout\ & ( (!\inst4|g2:0:buffersB|F[26]~399_combout\ & \inst4|g2:0:buffersB|F[26]~398_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000110000000100000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(26),
	datab => \inst4|g2:0:buffersB|ALT_INV_F[26]~399_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~398_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(26),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~97_combout\);

-- Location: MLABCELL_X52_Y1_N27
\inst4|g2:0:buffersB|F[26]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~396_combout\ = ( \inst4|g1:22:regs|dataout\(26) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26)))) ) ) ) # ( 
-- !\inst4|g1:22:regs|dataout\(26) & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\ & (\inst4|g1:6:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26))))) ) ) ) # ( 
-- \inst4|g1:22:regs|dataout\(26) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(26) & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100111101011111010100000000110001000000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(26),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(26),
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(26),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~396_combout\);

-- Location: LABCELL_X51_Y1_N54
\inst4|g2:0:buffersB|F[26]~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~397_combout\ = ( !\inst4|g1:17:regs|dataout\(26) & ( \inst4|dec_rdB|Mux31~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g1:17:regs|ALT_INV_dataout\(26),
	combout => \inst4|g2:0:buffersB|F[26]~397_combout\);

-- Location: MLABCELL_X52_Y1_N39
\inst4|g2:0:buffersB|F[26]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~99_combout\ = ( \inst4|g2:0:buffersB|F[26]~396_combout\ & ( !\inst4|g2:0:buffersB|F[26]~397_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # ((\inst4|g1:18:regs|dataout\(26))))) # 
-- (\inst4|dec_rdB|Mux31~27_combout\ & (\inst4|g1:16:regs|dataout\(26) & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(26))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:18:regs|ALT_INV_dataout\(26),
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(26),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[26]~396_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~397_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~99_combout\);

-- Location: LABCELL_X53_Y2_N30
\inst4|g2:0:buffersB|F[26]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~100_combout\ = ( \inst4|g2:0:buffersB|F[26]~99_combout\ & ( (\inst4|g2:0:buffersB|F[26]~98_combout\ & (\inst4|g2:0:buffersB|F[26]~96_combout\ & \inst4|g2:0:buffersB|F[26]~97_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersB|ALT_INV_F[26]~98_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~96_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[26]~97_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~99_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~100_combout\);

-- Location: MLABCELL_X52_Y6_N57
\inst4|g2:0:buffersB|F[26]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[26]~101_combout\ = ( \inst4|g2:0:buffersB|F[26]~100_combout\ & ( (\inst4|g2:0:buffersB|F[26]~95_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[26]~95_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(26),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[26]~100_combout\,
	combout => \inst4|g2:0:buffersB|F[26]~101_combout\);

-- Location: LABCELL_X50_Y8_N12
\ALU|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~0_combout\ = ( \ALU|Add0~85_sumout\ & ( \ALU|Add1~85_sumout\ & ( ((!\IR|dataout\(27)) # (\IR|dataout\(26))) # (\inst4|g2:0:buffersA|F[25]~387_combout\) ) ) ) # ( !\ALU|Add0~85_sumout\ & ( \ALU|Add1~85_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\inst4|g2:0:buffersA|F[25]~387_combout\ & \IR|dataout\(26))) ) ) ) # ( \ALU|Add0~85_sumout\ & ( !\ALU|Add1~85_sumout\ & ( (\IR|dataout\(27) & ((\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[25]~387_combout\))) ) ) ) # ( !\ALU|Add0~85_sumout\ & ( 
-- !\ALU|Add1~85_sumout\ & ( (\inst4|g2:0:buffersA|F[25]~387_combout\ & (\IR|dataout\(26) & \IR|dataout\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000001110000011111110001111100011111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[25]~387_combout\,
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Add0~85_sumout\,
	dataf => \ALU|ALT_INV_Add1~85_sumout\,
	combout => \ALU|Mux7~0_combout\);

-- Location: LABCELL_X50_Y8_N21
\tri1[25]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[25]~39_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ & ( \ALU|Mux7~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[25]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ & ( \ALU|Mux7~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[25]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ & ( !\ALU|Mux7~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[25]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a25\ & ( !\ALU|Mux7~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[25]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000100010101000101011001111000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_ALU_2_DBus~q\,
	datab => \UC|ALT_INV_IO_2_Reg~q\,
	datac => \ALT_INV_IO_IN[25]~input_o\,
	datad => \UC|ALT_INV_DM_Rd~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a25\,
	dataf => \ALU|ALT_INV_Mux7~0_combout\,
	combout => \tri1[25]~39_combout\);

-- Location: FF_X55_Y8_N5
\inst4|g1:29:regs|dataout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[25]~39_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(25));

-- Location: LABCELL_X55_Y9_N42
\inst4|g2:0:buffersB|F[25]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~102_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:14:regs|dataout\(25)) # ((\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(25))) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(25),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~102_combout\);

-- Location: LABCELL_X55_Y8_N45
\inst4|g2:0:buffersB|F[25]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~103_combout\ = ( !\inst4|g2:0:buffersB|F[25]~102_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(25))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~102_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~103_combout\);

-- Location: LABCELL_X55_Y8_N48
\inst4|g2:0:buffersB|F[25]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~104_combout\ = ( \inst4|g1:30:regs|dataout\(25) & ( (\inst4|g2:0:buffersB|F[25]~103_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(25)))) ) ) # ( !\inst4|g1:30:regs|dataout\(25) & ( 
-- (!\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g2:0:buffersB|F[25]~103_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datac => \inst4|g1:29:regs|ALT_INV_dataout\(25),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[25]~103_combout\,
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~104_combout\);

-- Location: LABCELL_X53_Y2_N57
\inst4|g2:0:buffersB|F[25]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~408_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(25) & (\inst4|g1:9:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~10_combout\) # 
-- (\inst4|g1:13:regs|dataout\(25))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:11:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~11_combout\ & ( !\inst4|dec_rdB|Mux31~12_combout\ & ( (\inst4|g1:9:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~12_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(25),
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(25),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(25),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~408_combout\);

-- Location: LABCELL_X50_Y4_N42
\inst4|g2:0:buffersB|F[25]~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~409_combout\ = ( \inst4|dec_rdB|Mux31~9_combout\ & ( !\inst4|g1:21:regs|dataout\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(25),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~409_combout\);

-- Location: LABCELL_X53_Y2_N3
\inst4|g2:0:buffersB|F[25]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~105_combout\ = ( \inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|dec_rdB|Mux31~7_combout\ & ( (\inst4|g1:19:regs|dataout\(25) & (\inst4|g1:26:regs|dataout\(25) & (\inst4|g2:0:buffersB|F[25]~408_combout\ & 
-- !\inst4|g2:0:buffersB|F[25]~409_combout\))) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( \inst4|dec_rdB|Mux31~7_combout\ & ( (\inst4|g1:26:regs|dataout\(25) & (\inst4|g2:0:buffersB|F[25]~408_combout\ & !\inst4|g2:0:buffersB|F[25]~409_combout\)) ) ) ) # 
-- ( \inst4|dec_rdB|Mux31~8_combout\ & ( !\inst4|dec_rdB|Mux31~7_combout\ & ( (\inst4|g1:19:regs|dataout\(25) & (\inst4|g2:0:buffersB|F[25]~408_combout\ & !\inst4|g2:0:buffersB|F[25]~409_combout\)) ) ) ) # ( !\inst4|dec_rdB|Mux31~8_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~7_combout\ & ( (\inst4|g2:0:buffersB|F[25]~408_combout\ & !\inst4|g2:0:buffersB|F[25]~409_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000001010000000000000011000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(25),
	datab => \inst4|g1:26:regs|ALT_INV_dataout\(25),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~408_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[25]~409_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~105_combout\);

-- Location: LABCELL_X50_Y8_N57
\inst4|g2:0:buffersB|F[25]~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~405_combout\ = (!\inst4|g1:17:regs|dataout\(25) & \inst4|dec_rdB|Mux31~28_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(25),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~405_combout\);

-- Location: LABCELL_X61_Y8_N27
\inst4|g2:0:buffersB|F[25]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~404_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(25) & (\inst4|g1:22:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~29_combout\) # 
-- (\inst4|g1:23:regs|dataout\(25))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:6:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( (\inst4|g1:22:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100110011000100010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:23:regs|ALT_INV_dataout\(25),
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(25),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(25),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~404_combout\);

-- Location: LABCELL_X51_Y2_N24
\inst4|g2:0:buffersB|F[25]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~108_combout\ = ( \inst4|g1:16:regs|dataout\(25) & ( \inst4|g2:0:buffersB|F[25]~404_combout\ & ( (!\inst4|g2:0:buffersB|F[25]~405_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(25)))) ) ) ) # ( 
-- !\inst4|g1:16:regs|dataout\(25) & ( \inst4|g2:0:buffersB|F[25]~404_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\ & (!\inst4|g2:0:buffersB|F[25]~405_combout\ & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000101000001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~405_combout\,
	datad => \inst4|g1:18:regs|ALT_INV_dataout\(25),
	datae => \inst4|g1:16:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~404_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~108_combout\);

-- Location: LABCELL_X57_Y8_N9
\inst4|g2:0:buffersB|F[25]~407\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~407_combout\ = ( !\inst4|g1:28:regs|dataout\(25) & ( \inst4|dec_rdB|Mux31~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(25),
	combout => \inst4|g2:0:buffersB|F[25]~407_combout\);

-- Location: LABCELL_X55_Y2_N15
\inst4|g2:0:buffersB|F[25]~406\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~406_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(25) & (\inst4|g1:8:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(25))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101000000001101110100001101000011010000000000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(25),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:12:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(25),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~406_combout\);

-- Location: LABCELL_X55_Y2_N21
\inst4|g2:0:buffersB|F[25]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~106_combout\ = ( !\inst4|g2:0:buffersB|F[25]~407_combout\ & ( \inst4|g2:0:buffersB|F[25]~406_combout\ & ( (!\inst4|g1:24:regs|dataout\(25) & (!\inst4|dec_rdB|Mux31~14_combout\ & ((!\inst4|dec_rdB|Mux31~13_combout\) # 
-- (\inst4|g1:25:regs|dataout\(25))))) # (\inst4|g1:24:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~13_combout\) # ((\inst4|g1:25:regs|dataout\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:24:regs|ALT_INV_dataout\(25),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datac => \inst4|g1:25:regs|ALT_INV_dataout\(25),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~407_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~406_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~106_combout\);

-- Location: LABCELL_X53_Y4_N24
\inst4|g2:0:buffersB|F[25]~403\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~403_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( (!\inst4|g1:5:regs|dataout\(25)) # ((\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(25))) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(25),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~403_combout\);

-- Location: LABCELL_X48_Y3_N0
\inst4|g2:0:buffersB|F[25]~402\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~402_combout\ = ( \inst4|dec_rdB|Mux31~22_combout\ & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(25) & (\inst4|g1:4:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~25_combout\) # 
-- (\inst4|g1:1:regs|dataout\(25))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~22_combout\ & ( \inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:2:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(25)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~22_combout\ & ( !\inst4|dec_rdB|Mux31~23_combout\ & ( (\inst4|g1:4:regs|dataout\(25) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(25)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~22_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000001010111100100011001000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(25),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(25),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(25),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~402_combout\);

-- Location: LABCELL_X51_Y2_N6
\inst4|g2:0:buffersB|F[25]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~107_combout\ = ( \inst4|g2:0:buffersB|F[25]~402_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (!\inst4|g2:0:buffersB|F[25]~403_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000010000000000000000000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datab => \inst4|g1:7:regs|ALT_INV_dataout\(25),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~403_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~402_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~107_combout\);

-- Location: LABCELL_X51_Y2_N42
\inst4|g2:0:buffersB|F[25]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~109_combout\ = ( \inst4|g2:0:buffersB|F[25]~106_combout\ & ( \inst4|g2:0:buffersB|F[25]~107_combout\ & ( (\inst4|g2:0:buffersB|F[25]~105_combout\ & \inst4|g2:0:buffersB|F[25]~108_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[25]~105_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[25]~108_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[25]~106_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~107_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~109_combout\);

-- Location: MLABCELL_X52_Y6_N36
\inst4|g2:0:buffersB|F[25]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[25]~110_combout\ = ( \inst4|g2:0:buffersB|F[25]~109_combout\ & ( (\inst4|g2:0:buffersB|F[25]~104_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[25]~104_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(25),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[25]~109_combout\,
	combout => \inst4|g2:0:buffersB|F[25]~110_combout\);

-- Location: LABCELL_X51_Y6_N57
\ALU|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~0_combout\ = ( \ALU|Add1~93_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~93_sumout\ & \inst4|g2:0:buffersA|F[24]~421_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[24]~421_combout\) # (\ALU|Add0~93_sumout\)))) ) 
-- ) # ( !\ALU|Add1~93_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~93_sumout\ & \inst4|g2:0:buffersA|F[24]~421_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[24]~421_combout\) # (\ALU|Add0~93_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \ALU|ALT_INV_Add0~93_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[24]~421_combout\,
	dataf => \ALU|ALT_INV_Add1~93_sumout\,
	combout => \ALU|Mux8~0_combout\);

-- Location: MLABCELL_X52_Y8_N57
\tri1[24]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[24]~40_combout\ = ( \UC|IO_2_Reg~q\ & ( \ALU|Mux8~0_combout\ & ( (\IO_IN[24]~input_o\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a24\))) ) ) ) # ( !\UC|IO_2_Reg~q\ & ( \ALU|Mux8~0_combout\ & ( (!\UC|DM_Rd~q\) # 
-- (\D-Memory|ram_rtl_0|auto_generated|ram_block1a24\) ) ) ) # ( \UC|IO_2_Reg~q\ & ( !\ALU|Mux8~0_combout\ & ( (\IO_IN[24]~input_o\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a24\)))) ) ) ) # ( !\UC|IO_2_Reg~q\ & 
-- ( !\ALU|Mux8~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|DM_Rd~q\) # (\D-Memory|ram_rtl_0|auto_generated|ram_block1a24\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100010000000100010011110000111111110101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[24]~input_o\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \UC|ALT_INV_DM_Rd~q\,
	datad => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a24\,
	datae => \UC|ALT_INV_IO_2_Reg~q\,
	dataf => \ALU|ALT_INV_Mux8~0_combout\,
	combout => \tri1[24]~40_combout\);

-- Location: FF_X55_Y8_N2
\inst4|g1:29:regs|dataout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[24]~40_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(24));

-- Location: LABCELL_X55_Y9_N3
\inst4|g2:0:buffersB|F[24]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~111_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:14:regs|dataout\(24)) # ((\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(24))) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000010101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:14:regs|ALT_INV_dataout\(24),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~111_combout\);

-- Location: LABCELL_X55_Y8_N42
\inst4|g2:0:buffersB|F[24]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~112_combout\ = ( \inst4|g1:27:regs|dataout\(24) & ( (!\inst4|g2:0:buffersB|F[24]~111_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(24)))) ) ) # ( !\inst4|g1:27:regs|dataout\(24) & ( 
-- (!\inst4|dec_rdB|Mux31~3_combout\ & (!\inst4|g2:0:buffersB|F[24]~111_combout\ & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011000000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(24),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[24]~111_combout\,
	dataf => \inst4|g1:27:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~112_combout\);

-- Location: LABCELL_X57_Y8_N3
\inst4|g2:0:buffersB|F[24]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~113_combout\ = ( \inst4|g1:30:regs|dataout\(24) & ( (\inst4|g2:0:buffersB|F[24]~112_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(24)))) ) ) # ( !\inst4|g1:30:regs|dataout\(24) & ( 
-- (!\inst4|dec_rdB|Mux31~1_combout\ & (\inst4|g2:0:buffersB|F[24]~112_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000010100000001000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(24),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~112_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	dataf => \inst4|g1:30:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~113_combout\);

-- Location: LABCELL_X53_Y3_N21
\inst4|g2:0:buffersB|F[24]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~416_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(24) & (\inst4|g1:9:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(24))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(24)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~11_combout\ & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:9:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(24)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(24),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(24),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(24),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~416_combout\);

-- Location: LABCELL_X53_Y3_N24
\inst4|g2:0:buffersB|F[24]~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~417_combout\ = ( !\inst4|g1:21:regs|dataout\(24) & ( \inst4|dec_rdB|Mux31~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~417_combout\);

-- Location: LABCELL_X53_Y3_N33
\inst4|g2:0:buffersB|F[24]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~114_combout\ = ( \inst4|g1:26:regs|dataout\(24) & ( !\inst4|g2:0:buffersB|F[24]~417_combout\ & ( (\inst4|g2:0:buffersB|F[24]~416_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(24)))) ) ) ) # ( 
-- !\inst4|g1:26:regs|dataout\(24) & ( !\inst4|g2:0:buffersB|F[24]~417_combout\ & ( (!\inst4|dec_rdB|Mux31~7_combout\ & (\inst4|g2:0:buffersB|F[24]~416_combout\ & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(24),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[24]~416_combout\,
	datae => \inst4|g1:26:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~417_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~114_combout\);

-- Location: LABCELL_X53_Y4_N39
\inst4|g2:0:buffersB|F[24]~410\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~410_combout\ = ( \inst4|g1:1:regs|dataout\(24) & ( \inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|g1:2:regs|dataout\(24) & (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # 
-- (\inst4|g1:4:regs|dataout\(24))))) # (\inst4|g1:2:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(24))))) ) ) ) # ( \inst4|g1:1:regs|dataout\(24) & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- (!\inst4|g1:2:regs|dataout\(24) & (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(24))))) # (\inst4|g1:2:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(24))))) 
-- ) ) ) # ( !\inst4|g1:1:regs|dataout\(24) & ( !\inst4|dec_rdB|Mux31~25_combout\ & ( (!\inst4|g1:2:regs|dataout\(24) & (!\inst4|dec_rdB|Mux31~23_combout\ & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(24))))) # 
-- (\inst4|g1:2:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101000101110011110100010100000000000000001100111101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(24),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(24),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datae => \inst4|g1:1:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~410_combout\);

-- Location: LABCELL_X53_Y4_N33
\inst4|g2:0:buffersB|F[24]~411\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~411_combout\ = ( \inst4|dec_rdB|Mux31~21_combout\ & ( (!\inst4|g1:5:regs|dataout\(24)) # ((\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(24))) ) ) # ( !\inst4|dec_rdB|Mux31~21_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(24),
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~411_combout\);

-- Location: LABCELL_X53_Y4_N15
\inst4|g2:0:buffersB|F[24]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~116_combout\ = ( !\inst4|g2:0:buffersB|F[24]~411_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & (\inst4|g2:0:buffersB|F[24]~410_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~410_combout\,
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~411_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~116_combout\);

-- Location: LABCELL_X57_Y8_N57
\inst4|g2:0:buffersB|F[24]~415\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~415_combout\ = ( !\inst4|g1:28:regs|dataout\(24) & ( \inst4|dec_rdB|Mux31~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(24),
	combout => \inst4|g2:0:buffersB|F[24]~415_combout\);

-- Location: LABCELL_X55_Y2_N33
\inst4|g2:0:buffersB|F[24]~414\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~414_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(24) & (\inst4|g1:20:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~18_combout\) # 
-- (\inst4|g1:12:regs|dataout\(24))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:20:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(24)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~16_combout\ & ( (\inst4|g1:8:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(24)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|dec_rdB|Mux31~18_combout\) # (\inst4|g1:12:regs|dataout\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011010101010001000100001111000000110000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(24),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(24),
	datac => \inst4|g1:20:regs|ALT_INV_dataout\(24),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~414_combout\);

-- Location: LABCELL_X56_Y4_N27
\inst4|g2:0:buffersB|F[24]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~115_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( \inst4|g2:0:buffersB|F[24]~414_combout\ & ( (!\inst4|g2:0:buffersB|F[24]~415_combout\ & (\inst4|g1:25:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(24))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~13_combout\ & ( \inst4|g2:0:buffersB|F[24]~414_combout\ & ( (!\inst4|g2:0:buffersB|F[24]~415_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101100000000000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(24),
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~415_combout\,
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(24),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~414_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~115_combout\);

-- Location: LABCELL_X57_Y3_N15
\inst4|g2:0:buffersB|F[24]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~412_combout\ = ( \inst4|dec_rdB|Mux31~30_combout\ & ( \inst4|dec_rdB|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(24) & (\inst4|g1:6:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~31_combout\) # 
-- (\inst4|g1:22:regs|dataout\(24))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( \inst4|dec_rdB|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(24)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|dec_rdB|Mux31~29_combout\ & ( (\inst4|g1:6:regs|dataout\(24) & ((!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(24)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~30_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~29_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\) # (\inst4|g1:22:regs|dataout\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:22:regs|ALT_INV_dataout\(24),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(24),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datad => \inst4|g1:6:regs|ALT_INV_dataout\(24),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~412_combout\);

-- Location: LABCELL_X53_Y6_N15
\inst4|g2:0:buffersB|F[24]~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~413_combout\ = ( \inst4|dec_rdB|Mux31~28_combout\ & ( !\inst4|g1:17:regs|dataout\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(24),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~413_combout\);

-- Location: LABCELL_X56_Y3_N33
\inst4|g2:0:buffersB|F[24]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~117_combout\ = ( \inst4|g1:18:regs|dataout\(24) & ( !\inst4|g2:0:buffersB|F[24]~413_combout\ & ( (\inst4|g2:0:buffersB|F[24]~412_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(24)))) ) ) ) # ( 
-- !\inst4|g1:18:regs|dataout\(24) & ( !\inst4|g2:0:buffersB|F[24]~413_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & (\inst4|g2:0:buffersB|F[24]~412_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100010000000001111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|g1:16:regs|ALT_INV_dataout\(24),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[24]~412_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~413_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~117_combout\);

-- Location: LABCELL_X53_Y4_N27
\inst4|g2:0:buffersB|F[24]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~118_combout\ = ( \inst4|g2:0:buffersB|F[24]~117_combout\ & ( (\inst4|g2:0:buffersB|F[24]~114_combout\ & (\inst4|g2:0:buffersB|F[24]~116_combout\ & \inst4|g2:0:buffersB|F[24]~115_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[24]~114_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~116_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[24]~115_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~117_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~118_combout\);

-- Location: MLABCELL_X52_Y6_N54
\inst4|g2:0:buffersB|F[24]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[24]~119_combout\ = ( \inst4|g2:0:buffersB|F[24]~118_combout\ & ( (\inst4|g2:0:buffersB|F[24]~113_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[24]~113_combout\,
	datad => \inst4|g1:31:regs|ALT_INV_dataout\(24),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[24]~118_combout\,
	combout => \inst4|g2:0:buffersB|F[24]~119_combout\);

-- Location: IOIBUF_X89_Y6_N21
\IO_IN[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_IN(23),
	o => \IO_IN[23]~input_o\);

-- Location: MLABCELL_X52_Y5_N30
\ALU|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~0_combout\ = ( \ALU|Add0~89_sumout\ & ( \ALU|Add1~89_sumout\ & ( (!\IR|dataout\(27)) # ((\inst4|g2:0:buffersA|F[23]~404_combout\) # (\IR|dataout\(26))) ) ) ) # ( !\ALU|Add0~89_sumout\ & ( \ALU|Add1~89_sumout\ & ( (!\IR|dataout\(27)) # 
-- ((\IR|dataout\(26) & \inst4|g2:0:buffersA|F[23]~404_combout\)) ) ) ) # ( \ALU|Add0~89_sumout\ & ( !\ALU|Add1~89_sumout\ & ( (\IR|dataout\(27) & ((\inst4|g2:0:buffersA|F[23]~404_combout\) # (\IR|dataout\(26)))) ) ) ) # ( !\ALU|Add0~89_sumout\ & ( 
-- !\ALU|Add1~89_sumout\ & ( (\IR|dataout\(27) & (\IR|dataout\(26) & \inst4|g2:0:buffersA|F[23]~404_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000101010001010110101011101010111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[23]~404_combout\,
	datae => \ALU|ALT_INV_Add0~89_sumout\,
	dataf => \ALU|ALT_INV_Add1~89_sumout\,
	combout => \ALU|Mux9~0_combout\);

-- Location: LABCELL_X51_Y5_N21
\tri1[23]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[23]~41_combout\ = ( \UC|DM_Rd~q\ & ( \ALU|Mux9~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a23\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[23]~input_o\))) ) ) ) # ( !\UC|DM_Rd~q\ & ( \ALU|Mux9~0_combout\ & ( (!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[23]~input_o\) ) ) ) # ( \UC|DM_Rd~q\ & ( !\ALU|Mux9~0_combout\ & ( (\D-Memory|ram_rtl_0|auto_generated|ram_block1a23\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[23]~input_o\)))) ) ) ) # ( !\UC|DM_Rd~q\ & ( !\ALU|Mux9~0_combout\ & ( 
-- (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[23]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000010100000001000011111111001100110101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a23\,
	datab => \ALT_INV_IO_IN[23]~input_o\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \ALU|ALT_INV_Mux9~0_combout\,
	combout => \tri1[23]~41_combout\);

-- Location: FF_X48_Y7_N50
\inst4|g1:30:regs|dataout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[23]~41_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(23));

-- Location: LABCELL_X55_Y8_N30
\inst4|g2:0:buffersB|F[23]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~120_combout\ = ( \inst4|g1:14:regs|dataout\(23) & ( (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(23)) ) ) # ( !\inst4|g1:14:regs|dataout\(23) & ( ((\inst4|dec_rdB|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(23))) # (\inst4|dec_rdB|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011101110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~120_combout\);

-- Location: LABCELL_X55_Y8_N15
\inst4|g2:0:buffersB|F[23]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~121_combout\ = ( !\inst4|g2:0:buffersB|F[23]~120_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~120_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~121_combout\);

-- Location: LABCELL_X56_Y6_N57
\inst4|g2:0:buffersB|F[23]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~122_combout\ = ( \inst4|g2:0:buffersB|F[23]~121_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # ((\inst4|g1:30:regs|dataout\(23))))) # (\inst4|dec_rdB|Mux31~2_combout\ & 
-- (\inst4|g1:29:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g1:30:regs|ALT_INV_dataout\(23),
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~121_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~122_combout\);

-- Location: MLABCELL_X59_Y9_N15
\inst4|g2:0:buffersB|F[23]~422\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~422_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(23) & (\inst4|g1:8:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~16_combout\) # 
-- (\inst4|g1:20:regs|dataout\(23))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( \inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:12:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(23)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|dec_rdB|Mux31~18_combout\ & ( (\inst4|g1:8:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(23)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~18_combout\ & ( (!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(23),
	datab => \inst4|g1:12:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(23),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~422_combout\);

-- Location: LABCELL_X60_Y6_N9
\inst4|g2:0:buffersB|F[23]~423\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~423_combout\ = ( \inst4|dec_rdB|Mux31~15_combout\ & ( !\inst4|g1:28:regs|dataout\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	dataf => \inst4|g1:28:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~423_combout\);

-- Location: LABCELL_X57_Y6_N39
\inst4|g2:0:buffersB|F[23]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~124_combout\ = ( \inst4|dec_rdB|Mux31~13_combout\ & ( !\inst4|g2:0:buffersB|F[23]~423_combout\ & ( (\inst4|g1:25:regs|dataout\(23) & (\inst4|g2:0:buffersB|F[23]~422_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # 
-- (\inst4|g1:24:regs|dataout\(23))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~13_combout\ & ( !\inst4|g2:0:buffersB|F[23]~423_combout\ & ( (\inst4|g2:0:buffersB|F[23]~422_combout\ & ((!\inst4|dec_rdB|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000001000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:25:regs|ALT_INV_dataout\(23),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[23]~422_combout\,
	datad => \inst4|g1:24:regs|ALT_INV_dataout\(23),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~423_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~124_combout\);

-- Location: LABCELL_X51_Y5_N57
\inst4|g2:0:buffersB|F[23]~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~421_combout\ = (\inst4|dec_rdB|Mux31~28_combout\ & !\inst4|g1:17:regs|dataout\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~421_combout\);

-- Location: LABCELL_X57_Y6_N33
\inst4|g2:0:buffersB|F[23]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~420_combout\ = ( \inst4|g1:22:regs|dataout\(23) & ( \inst4|dec_rdB|Mux31~29_combout\ & ( (\inst4|g1:23:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(23)))) ) ) ) # ( 
-- !\inst4|g1:22:regs|dataout\(23) & ( \inst4|dec_rdB|Mux31~29_combout\ & ( (!\inst4|dec_rdB|Mux31~31_combout\ & (\inst4|g1:23:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(23))))) ) ) ) # ( 
-- \inst4|g1:22:regs|dataout\(23) & ( !\inst4|dec_rdB|Mux31~29_combout\ & ( (!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(23)) ) ) ) # ( !\inst4|g1:22:regs|dataout\(23) & ( !\inst4|dec_rdB|Mux31~29_combout\ & ( 
-- (!\inst4|dec_rdB|Mux31~31_combout\ & ((!\inst4|dec_rdB|Mux31~30_combout\) # (\inst4|g1:6:regs|dataout\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010111100111111001100000000101000100000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|g1:23:regs|ALT_INV_dataout\(23),
	datae => \inst4|g1:22:regs|ALT_INV_dataout\(23),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~420_combout\);

-- Location: LABCELL_X57_Y6_N57
\inst4|g2:0:buffersB|F[23]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~126_combout\ = ( !\inst4|g2:0:buffersB|F[23]~421_combout\ & ( \inst4|g2:0:buffersB|F[23]~420_combout\ & ( (!\inst4|g1:18:regs|dataout\(23) & (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # 
-- (\inst4|g1:16:regs|dataout\(23))))) # (\inst4|g1:18:regs|dataout\(23) & (((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(23),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(23),
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~421_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~420_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~126_combout\);

-- Location: LABCELL_X53_Y3_N27
\inst4|g2:0:buffersB|F[23]~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~425_combout\ = ( !\inst4|g1:21:regs|dataout\(23) & ( \inst4|dec_rdB|Mux31~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	dataf => \inst4|g1:21:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~425_combout\);

-- Location: LABCELL_X53_Y3_N3
\inst4|g2:0:buffersB|F[23]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~424_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(23) & (\inst4|g1:9:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~12_combout\) # 
-- (\inst4|g1:11:regs|dataout\(23))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( \inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:13:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(23)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~11_combout\ & ( !\inst4|dec_rdB|Mux31~10_combout\ & ( (\inst4|g1:9:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(23)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~10_combout\ & ( (!\inst4|dec_rdB|Mux31~12_combout\) # (\inst4|g1:11:regs|dataout\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000001111010100110001001100010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:11:regs|ALT_INV_dataout\(23),
	datab => \inst4|g1:13:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:9:regs|ALT_INV_dataout\(23),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~424_combout\);

-- Location: LABCELL_X55_Y3_N0
\inst4|g2:0:buffersB|F[23]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~123_combout\ = ( !\inst4|g2:0:buffersB|F[23]~425_combout\ & ( \inst4|g2:0:buffersB|F[23]~424_combout\ & ( (!\inst4|dec_rdB|Mux31~8_combout\ & (((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(23))))) # 
-- (\inst4|dec_rdB|Mux31~8_combout\ & (\inst4|g1:19:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|g1:19:regs|ALT_INV_dataout\(23),
	datac => \inst4|g1:26:regs|ALT_INV_dataout\(23),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[23]~425_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~424_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~123_combout\);

-- Location: LABCELL_X53_Y4_N54
\inst4|g2:0:buffersB|F[23]~419\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~419_combout\ = ( \inst4|g1:5:regs|dataout\(23) & ( (\inst4|dec_rdB|Mux31~20_combout\ & !\inst4|g1:3:regs|dataout\(23)) ) ) # ( !\inst4|g1:5:regs|dataout\(23) & ( ((\inst4|dec_rdB|Mux31~20_combout\ & 
-- !\inst4|g1:3:regs|dataout\(23))) # (\inst4|dec_rdB|Mux31~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datad => \inst4|g1:3:regs|ALT_INV_dataout\(23),
	dataf => \inst4|g1:5:regs|ALT_INV_dataout\(23),
	combout => \inst4|g2:0:buffersB|F[23]~419_combout\);

-- Location: MLABCELL_X52_Y3_N9
\inst4|g2:0:buffersB|F[23]~418\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~418_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:1:regs|dataout\(23) & (\inst4|g1:4:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~23_combout\) # 
-- (\inst4|g1:2:regs|dataout\(23))))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( \inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:4:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23)))) ) ) ) # ( 
-- \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~22_combout\ & ( (\inst4|g1:1:regs|dataout\(23) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23)))) ) ) ) # ( !\inst4|dec_rdB|Mux31~25_combout\ & ( 
-- !\inst4|dec_rdB|Mux31~22_combout\ & ( (!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101001100110001000100001111000001010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(23),
	datab => \inst4|g1:1:regs|ALT_INV_dataout\(23),
	datac => \inst4|g1:4:regs|ALT_INV_dataout\(23),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~418_combout\);

-- Location: LABCELL_X53_Y4_N21
\inst4|g2:0:buffersB|F[23]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~125_combout\ = ( \inst4|dec_rdB|Mux31~19_combout\ & ( \inst4|g2:0:buffersB|F[23]~418_combout\ & ( (\inst4|g1:7:regs|dataout\(23) & (!\inst4|dec_rdB|Mux31~24_combout\ & !\inst4|g2:0:buffersB|F[23]~419_combout\)) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~19_combout\ & ( \inst4|g2:0:buffersB|F[23]~418_combout\ & ( (!\inst4|dec_rdB|Mux31~24_combout\ & !\inst4|g2:0:buffersB|F[23]~419_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(23),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[23]~419_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~418_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~125_combout\);

-- Location: LABCELL_X56_Y6_N51
\inst4|g2:0:buffersB|F[23]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~127_combout\ = ( \inst4|g2:0:buffersB|F[23]~125_combout\ & ( (\inst4|g2:0:buffersB|F[23]~124_combout\ & (\inst4|g2:0:buffersB|F[23]~126_combout\ & \inst4|g2:0:buffersB|F[23]~123_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[23]~124_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[23]~126_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[23]~123_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~125_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~127_combout\);

-- Location: LABCELL_X56_Y6_N12
\inst4|g2:0:buffersB|F[23]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[23]~128_combout\ = ( \inst4|g2:0:buffersB|F[23]~127_combout\ & ( (\inst4|g2:0:buffersB|F[23]~122_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersB|ALT_INV_F[23]~122_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(23),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[23]~127_combout\,
	combout => \inst4|g2:0:buffersB|F[23]~128_combout\);

-- Location: LABCELL_X51_Y6_N45
\ALU|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~0_combout\ = ( \ALU|Add1~81_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[22]~370_combout\ & \ALU|Add0~81_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~81_sumout\) # (\inst4|g2:0:buffersA|F[22]~370_combout\)))) ) 
-- ) # ( !\ALU|Add1~81_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\inst4|g2:0:buffersA|F[22]~370_combout\ & \ALU|Add0~81_sumout\)) # (\IR|dataout\(26) & ((\ALU|Add0~81_sumout\) # (\inst4|g2:0:buffersA|F[22]~370_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \inst4|g2:0:buffersA|ALT_INV_F[22]~370_combout\,
	datad => \ALU|ALT_INV_Add0~81_sumout\,
	dataf => \ALU|ALT_INV_Add1~81_sumout\,
	combout => \ALU|Mux10~0_combout\);

-- Location: LABCELL_X51_Y4_N33
\tri1[22]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[22]~42_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( \ALU|Mux10~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[22]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( 
-- \ALU|Mux10~0_combout\ & ( (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[22]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( !\ALU|Mux10~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # 
-- (\IO_IN[22]~input_o\))) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( !\ALU|Mux10~0_combout\ & ( (!\UC|DM_Rd~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[22]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000111100000101000011001100010001001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[22]~input_o\,
	datab => \UC|ALT_INV_DM_Rd~q\,
	datac => \UC|ALT_INV_ALU_2_DBus~q\,
	datad => \UC|ALT_INV_IO_2_Reg~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \ALU|ALT_INV_Mux10~0_combout\,
	combout => \tri1[22]~42_combout\);

-- Location: FF_X45_Y5_N53
\inst4|g1:7:regs|dataout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[22]~42_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(22));

-- Location: LABCELL_X46_Y5_N45
\inst4|g2:0:buffersB|F[22]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~138_combout\ = ( \inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (\inst4|g1:2:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(22)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~23_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (!\inst4|dec_rdB|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101001100110001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:1:regs|ALT_INV_dataout\(22),
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(22),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~138_combout\);

-- Location: LABCELL_X45_Y5_N24
\inst4|g2:0:buffersB|F[22]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~139_combout\ = ( \inst4|g1:4:regs|dataout\(22) & ( \inst4|g2:0:buffersB|F[22]~138_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(22)) ) ) ) # ( !\inst4|g1:4:regs|dataout\(22) & ( 
-- \inst4|g2:0:buffersB|F[22]~138_combout\ & ( (!\inst4|dec_rdB|Mux31~22_combout\ & ((!\inst4|dec_rdB|Mux31~21_combout\) # (\inst4|g1:5:regs|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010101000101111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datab => \inst4|g1:5:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datae => \inst4|g1:4:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~138_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~139_combout\);

-- Location: LABCELL_X45_Y5_N48
\inst4|g2:0:buffersB|F[22]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~140_combout\ = ( \inst4|g1:3:regs|dataout\(22) & ( (\inst4|g2:0:buffersB|F[22]~139_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(22)))) ) ) # ( !\inst4|g1:3:regs|dataout\(22) & ( 
-- (!\inst4|dec_rdB|Mux31~20_combout\ & (\inst4|g2:0:buffersB|F[22]~139_combout\ & ((!\inst4|dec_rdB|Mux31~19_combout\) # (\inst4|g1:7:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000011110000010100001100000001000000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:7:regs|ALT_INV_dataout\(22),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[22]~139_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g1:3:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:0:buffersB|F[22]~140_combout\);

-- Location: LABCELL_X55_Y4_N9
\inst4|g2:31:buffersB|F[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:31:buffersB|F[22]~0_combout\ = (\inst4|dec_rdB|Mux31~0_combout\ & !\inst4|g1:31:regs|dataout\(22))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g1:31:regs|ALT_INV_dataout\(22),
	combout => \inst4|g2:31:buffersB|F[22]~0_combout\);

-- Location: LABCELL_X55_Y9_N24
\inst4|g2:0:buffersB|F[22]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~129_combout\ = ( \inst4|dec_rdB|Mux31~5_combout\ & ( (!\inst4|g1:10:regs|dataout\(22)) # ((!\inst4|g1:14:regs|dataout\(22) & \inst4|dec_rdB|Mux31~6_combout\)) ) ) # ( !\inst4|dec_rdB|Mux31~5_combout\ & ( 
-- (!\inst4|g1:14:regs|dataout\(22) & \inst4|dec_rdB|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:14:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(22),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~129_combout\);

-- Location: MLABCELL_X59_Y5_N12
\inst4|g2:0:buffersB|F[22]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~130_combout\ = ( \inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g2:0:buffersB|F[22]~129_combout\ & ( (\inst4|g1:27:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(22)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~3_combout\ & ( !\inst4|g2:0:buffersB|F[22]~129_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:15:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~129_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~130_combout\);

-- Location: LABCELL_X57_Y5_N54
\inst4|g2:0:buffersB|F[22]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~131_combout\ = ( \inst4|g1:30:regs|dataout\(22) & ( \inst4|g2:0:buffersB|F[22]~130_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(22)) ) ) ) # ( !\inst4|g1:30:regs|dataout\(22) & ( 
-- \inst4|g2:0:buffersB|F[22]~130_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\ & ((!\inst4|dec_rdB|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000001100001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:29:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~130_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~131_combout\);

-- Location: LABCELL_X46_Y4_N30
\inst4|g2:0:buffersB|F[22]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~141_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( \inst4|dec_rdB|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(22)) # (!\inst4|g1:22:regs|dataout\(22)) ) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- \inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(22) ) ) ) # ( \inst4|dec_rdB|Mux31~31_combout\ & ( !\inst4|dec_rdB|Mux31~30_combout\ & ( !\inst4|g1:22:regs|dataout\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(22),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~141_combout\);

-- Location: LABCELL_X46_Y4_N24
\inst4|g2:0:buffersB|F[22]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~142_combout\ = ( \inst4|g1:23:regs|dataout\(22) & ( !\inst4|g2:0:buffersB|F[22]~141_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(22)) ) ) ) # ( !\inst4|g1:23:regs|dataout\(22) & ( 
-- !\inst4|g2:0:buffersB|F[22]~141_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010111100111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datab => \inst4|g1:17:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g1:23:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~141_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~142_combout\);

-- Location: LABCELL_X46_Y4_N21
\inst4|g2:0:buffersB|F[22]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~143_combout\ = ( \inst4|dec_rdB|Mux31~27_combout\ & ( \inst4|g2:0:buffersB|F[22]~142_combout\ & ( (\inst4|g1:16:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(22)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~27_combout\ & ( \inst4|g2:0:buffersB|F[22]~142_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\) # (\inst4|g1:18:regs|dataout\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:18:regs|ALT_INV_dataout\(22),
	datab => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~142_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~143_combout\);

-- Location: LABCELL_X60_Y8_N27
\inst4|g2:0:buffersB|F[22]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~135_combout\ = ( \inst4|dec_rdB|Mux31~18_combout\ & ( \inst4|dec_rdB|Mux31~17_combout\ & ( (!\inst4|g1:8:regs|dataout\(22)) # (!\inst4|g1:12:regs|dataout\(22)) ) ) ) # ( !\inst4|dec_rdB|Mux31~18_combout\ & ( 
-- \inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|g1:8:regs|dataout\(22) ) ) ) # ( \inst4|dec_rdB|Mux31~18_combout\ & ( !\inst4|dec_rdB|Mux31~17_combout\ & ( !\inst4|g1:12:regs|dataout\(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010101010101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:8:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~135_combout\);

-- Location: LABCELL_X57_Y8_N12
\inst4|g2:0:buffersB|F[22]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~136_combout\ = ( !\inst4|g2:0:buffersB|F[22]~135_combout\ & ( (!\inst4|dec_rdB|Mux31~15_combout\ & (((!\inst4|dec_rdB|Mux31~16_combout\)) # (\inst4|g1:20:regs|dataout\(22)))) # (\inst4|dec_rdB|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001011110011101000101111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g1:20:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~135_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~136_combout\);

-- Location: LABCELL_X57_Y8_N21
\inst4|g2:0:buffersB|F[22]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~137_combout\ = ( \inst4|g2:0:buffersB|F[22]~136_combout\ & ( (!\inst4|dec_rdB|Mux31~14_combout\ & (((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(22))))) # (\inst4|dec_rdB|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~136_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~137_combout\);

-- Location: LABCELL_X53_Y8_N39
\inst4|g2:0:buffersB|F[22]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~132_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(22)) # ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(22))) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:9:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(22),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~132_combout\);

-- Location: LABCELL_X50_Y4_N51
\inst4|g2:0:buffersB|F[22]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~133_combout\ = ( \inst4|g1:13:regs|dataout\(22) & ( !\inst4|g2:0:buffersB|F[22]~132_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(22)) ) ) ) # ( !\inst4|g1:13:regs|dataout\(22) & ( 
-- !\inst4|g2:0:buffersB|F[22]~132_combout\ & ( (!\inst4|dec_rdB|Mux31~10_combout\ & ((!\inst4|dec_rdB|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000111111110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:21:regs|ALT_INV_dataout\(22),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datad => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datae => \inst4|g1:13:regs|ALT_INV_dataout\(22),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~132_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~133_combout\);

-- Location: LABCELL_X48_Y4_N54
\inst4|g2:0:buffersB|F[22]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~134_combout\ = ( \inst4|dec_rdB|Mux31~7_combout\ & ( \inst4|g2:0:buffersB|F[22]~133_combout\ & ( (\inst4|g1:26:regs|dataout\(22) & ((!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(22)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~7_combout\ & ( \inst4|g2:0:buffersB|F[22]~133_combout\ & ( (!\inst4|dec_rdB|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(22),
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(22),
	datae => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~133_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~134_combout\);

-- Location: MLABCELL_X52_Y6_N48
\inst4|g2:0:buffersB|F[22]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[22]~144_combout\ = ( \inst4|g2:0:buffersB|F[22]~137_combout\ & ( \inst4|g2:0:buffersB|F[22]~134_combout\ & ( (\inst4|g2:0:buffersB|F[22]~140_combout\ & (!\inst4|g2:31:buffersB|F[22]~0_combout\ & 
-- (\inst4|g2:0:buffersB|F[22]~131_combout\ & \inst4|g2:0:buffersB|F[22]~143_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[22]~140_combout\,
	datab => \inst4|g2:31:buffersB|ALT_INV_F[22]~0_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[22]~131_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[22]~143_combout\,
	datae => \inst4|g2:0:buffersB|ALT_INV_F[22]~137_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[22]~134_combout\,
	combout => \inst4|g2:0:buffersB|F[22]~144_combout\);

-- Location: FF_X50_Y8_N50
\inst4|g1:30:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:30:regs|dataout\(30));

-- Location: FF_X47_Y6_N56
\inst4|g1:29:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:29:regs|dataout\(30));

-- Location: FF_X47_Y6_N38
\inst4|g1:27:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:27:regs|dataout\(30));

-- Location: FF_X47_Y6_N7
\inst4|g1:15:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:15:regs|dataout\(30));

-- Location: FF_X52_Y11_N26
\inst4|g1:10:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:10:regs|dataout\(30));

-- Location: FF_X52_Y5_N14
\inst4|g1:14:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:14:regs|dataout\(30));

-- Location: MLABCELL_X52_Y11_N24
\inst4|g2:0:buffersA|F[30]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~249_combout\ = ( \inst4|g1:14:regs|dataout\(30) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(30)) ) ) # ( !\inst4|g1:14:regs|dataout\(30) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(30))) # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011101110101010100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~249_combout\);

-- Location: MLABCELL_X47_Y6_N6
\inst4|g2:0:buffersA|F[30]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~250_combout\ = ( !\inst4|g2:0:buffersA|F[30]~249_combout\ & ( (!\inst4|dec_rdA|Mux31~3_combout\ & ((!\inst4|dec_rdA|Mux31~4_combout\) # ((\inst4|g1:15:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~3_combout\ & 
-- (\inst4|g1:27:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~4_combout\) # (\inst4|g1:15:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:15:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~249_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~250_combout\);

-- Location: MLABCELL_X47_Y6_N33
\inst4|g2:0:buffersA|F[30]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~251_combout\ = ( \inst4|g2:0:buffersA|F[30]~250_combout\ & ( (!\inst4|g1:30:regs|dataout\(30) & (!\inst4|dec_rdA|Mux31~1_combout\ & ((!\inst4|dec_rdA|Mux31~2_combout\) # (\inst4|g1:29:regs|dataout\(30))))) # 
-- (\inst4|g1:30:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~2_combout\) # ((\inst4|g1:29:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101011100010011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:30:regs|ALT_INV_dataout\(30),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datad => \inst4|g1:29:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~250_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~251_combout\);

-- Location: FF_X47_Y4_N20
\inst4|g1:3:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:3:regs|dataout\(30));

-- Location: FF_X55_Y5_N53
\inst4|g1:5:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:5:regs|dataout\(30));

-- Location: FF_X50_Y3_N37
\inst4|g1:4:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:4:regs|dataout\(30));

-- Location: FF_X50_Y3_N44
\inst4|g1:1:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:1:regs|dataout\(30));

-- Location: FF_X52_Y3_N52
\inst4|g1:2:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:2:regs|dataout\(30));

-- Location: MLABCELL_X52_Y3_N51
\inst4|g2:0:buffersA|F[30]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~258_combout\ = ( !\inst4|dec_rdA|Mux31~24_combout\ & ( (!\inst4|dec_rdA|Mux31~25_combout\ & ((!\inst4|dec_rdA|Mux31~23_combout\) # ((\inst4|g1:2:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~25_combout\ & 
-- (\inst4|g1:1:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:2:regs|ALT_INV_dataout\(30),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~258_combout\);

-- Location: LABCELL_X50_Y3_N36
\inst4|g2:0:buffersA|F[30]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~259_combout\ = ( \inst4|g2:0:buffersA|F[30]~258_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # ((\inst4|g1:4:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datac => \inst4|g1:5:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:4:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~258_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~259_combout\);

-- Location: FF_X55_Y6_N55
\inst4|g1:7:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:7:regs|dataout\(30));

-- Location: MLABCELL_X47_Y4_N30
\inst4|g2:0:buffersA|F[30]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~260_combout\ = ( \inst4|g1:7:regs|dataout\(30) & ( (\inst4|g2:0:buffersA|F[30]~259_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(30)))) ) ) # ( !\inst4|g1:7:regs|dataout\(30) & ( 
-- (!\inst4|dec_rdA|Mux31~19_combout\ & (\inst4|g2:0:buffersA|F[30]~259_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(30),
	datad => \inst4|g2:0:buffersA|ALT_INV_F[30]~259_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~260_combout\);

-- Location: FF_X47_Y4_N50
\inst4|g1:19:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:19:regs|dataout\(30));

-- Location: FF_X50_Y4_N13
\inst4|g1:26:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:26:regs|dataout\(30));

-- Location: FF_X50_Y4_N10
\inst4|g1:21:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:21:regs|dataout\(30));

-- Location: FF_X48_Y8_N5
\inst4|g1:13:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:13:regs|dataout\(30));

-- Location: FF_X48_Y8_N44
\inst4|g1:11:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:11:regs|dataout\(30));

-- Location: FF_X48_Y8_N8
\inst4|g1:9:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:9:regs|dataout\(30));

-- Location: LABCELL_X48_Y8_N15
\inst4|g2:0:buffersA|F[30]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~252_combout\ = ( \inst4|g1:9:regs|dataout\(30) & ( (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(30)) ) ) # ( !\inst4|g1:9:regs|dataout\(30) & ( ((\inst4|dec_rdA|Mux31~12_combout\ & 
-- !\inst4|g1:11:regs|dataout\(30))) # (\inst4|dec_rdA|Mux31~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g1:9:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~252_combout\);

-- Location: LABCELL_X48_Y8_N54
\inst4|g2:0:buffersA|F[30]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~253_combout\ = ( !\inst4|g2:0:buffersA|F[30]~252_combout\ & ( (!\inst4|dec_rdA|Mux31~10_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # ((\inst4|g1:21:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~10_combout\ & 
-- (\inst4|g1:13:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:21:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:13:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~252_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~253_combout\);

-- Location: MLABCELL_X47_Y4_N51
\inst4|g2:0:buffersA|F[30]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~254_combout\ = ( \inst4|g2:0:buffersA|F[30]~253_combout\ & ( \inst4|dec_rdA|Mux31~8_combout\ & ( (\inst4|g1:19:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(30)))) ) ) ) # ( 
-- \inst4|g2:0:buffersA|F[30]~253_combout\ & ( !\inst4|dec_rdA|Mux31~8_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:19:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(30),
	datae => \inst4|g2:0:buffersA|ALT_INV_F[30]~253_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~254_combout\);

-- Location: LABCELL_X45_Y4_N39
\inst4|g1:23:regs|dataout[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:23:regs|dataout[30]~feeder_combout\ = ( \tri1[30]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[30]~34_combout\,
	combout => \inst4|g1:23:regs|dataout[30]~feeder_combout\);

-- Location: FF_X45_Y4_N41
\inst4|g1:23:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:23:regs|dataout[30]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:23:regs|dataout\(30));

-- Location: FF_X50_Y8_N8
\inst4|g1:17:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:17:regs|dataout\(30));

-- Location: LABCELL_X45_Y4_N9
\inst4|g1:6:regs|dataout[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:6:regs|dataout[30]~feeder_combout\ = ( \tri1[30]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[30]~34_combout\,
	combout => \inst4|g1:6:regs|dataout[30]~feeder_combout\);

-- Location: FF_X45_Y4_N11
\inst4|g1:6:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:6:regs|dataout[30]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:6:regs|dataout\(30));

-- Location: FF_X50_Y8_N2
\inst4|g1:22:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:22:regs|dataout\(30));

-- Location: LABCELL_X45_Y4_N24
\inst4|g2:0:buffersA|F[30]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~261_combout\ = ( \inst4|dec_rdA|Mux31~30_combout\ & ( \inst4|dec_rdA|Mux31~31_combout\ & ( (!\inst4|g1:6:regs|dataout\(30)) # (!\inst4|g1:22:regs|dataout\(30)) ) ) ) # ( !\inst4|dec_rdA|Mux31~30_combout\ & ( 
-- \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:22:regs|dataout\(30) ) ) ) # ( \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|g1:6:regs|dataout\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011110000111100001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(30),
	datac => \inst4|g1:22:regs|ALT_INV_dataout\(30),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~261_combout\);

-- Location: LABCELL_X45_Y4_N30
\inst4|g2:0:buffersA|F[30]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~262_combout\ = ( \inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[30]~261_combout\ & ( (\inst4|g1:17:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(30)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~28_combout\ & ( !\inst4|g2:0:buffersA|F[30]~261_combout\ & ( (!\inst4|dec_rdA|Mux31~29_combout\) # (\inst4|g1:23:regs|dataout\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	datad => \inst4|g1:17:regs|ALT_INV_dataout\(30),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~261_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~262_combout\);

-- Location: FF_X47_Y4_N2
\inst4|g1:16:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:16:regs|dataout\(30));

-- Location: FF_X50_Y4_N38
\inst4|g1:18:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:18:regs|dataout\(30));

-- Location: MLABCELL_X47_Y4_N0
\inst4|g2:0:buffersA|F[30]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~263_combout\ = ( \inst4|g1:18:regs|dataout\(30) & ( (\inst4|g2:0:buffersA|F[30]~262_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(30)))) ) ) # ( !\inst4|g1:18:regs|dataout\(30) & ( 
-- (!\inst4|dec_rdA|Mux31~26_combout\ & (\inst4|g2:0:buffersA|F[30]~262_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001100000010000000110000001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~262_combout\,
	datad => \inst4|g1:16:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g1:18:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~263_combout\);

-- Location: LABCELL_X50_Y2_N12
\inst4|g1:24:regs|dataout[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g1:24:regs|dataout[30]~feeder_combout\ = ( \tri1[30]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_tri1[30]~34_combout\,
	combout => \inst4|g1:24:regs|dataout[30]~feeder_combout\);

-- Location: FF_X50_Y2_N14
\inst4|g1:24:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \inst4|g1:24:regs|dataout[30]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \inst4|dec_wr|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:24:regs|dataout\(30));

-- Location: FF_X57_Y8_N28
\inst4|g1:25:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:25:regs|dataout\(30));

-- Location: FF_X57_Y8_N23
\inst4|g1:28:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:28:regs|dataout\(30));

-- Location: FF_X52_Y2_N22
\inst4|g1:20:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:20:regs|dataout\(30));

-- Location: FF_X52_Y2_N4
\inst4|g1:8:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:8:regs|dataout\(30));

-- Location: FF_X56_Y8_N11
\inst4|g1:12:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:12:regs|dataout\(30));

-- Location: MLABCELL_X52_Y2_N3
\inst4|g2:0:buffersA|F[30]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~255_combout\ = ( \inst4|g1:12:regs|dataout\(30) & ( (\inst4|dec_rdA|Mux31~17_combout\ & !\inst4|g1:8:regs|dataout\(30)) ) ) # ( !\inst4|g1:12:regs|dataout\(30) & ( ((\inst4|dec_rdA|Mux31~17_combout\ & 
-- !\inst4|g1:8:regs|dataout\(30))) # (\inst4|dec_rdA|Mux31~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011101110011001101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:8:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g1:12:regs|ALT_INV_dataout\(30),
	combout => \inst4|g2:0:buffersA|F[30]~255_combout\);

-- Location: MLABCELL_X52_Y2_N21
\inst4|g2:0:buffersA|F[30]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~256_combout\ = ( !\inst4|g2:0:buffersA|F[30]~255_combout\ & ( (!\inst4|dec_rdA|Mux31~15_combout\ & ((!\inst4|dec_rdA|Mux31~16_combout\) # ((\inst4|g1:20:regs|dataout\(30))))) # (\inst4|dec_rdA|Mux31~15_combout\ & 
-- (\inst4|g1:28:regs|dataout\(30) & ((!\inst4|dec_rdA|Mux31~16_combout\) # (\inst4|g1:20:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~255_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~256_combout\);

-- Location: LABCELL_X50_Y2_N18
\inst4|g2:0:buffersA|F[30]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~257_combout\ = ( \inst4|g1:25:regs|dataout\(30) & ( \inst4|g2:0:buffersA|F[30]~256_combout\ & ( (!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(30)) ) ) ) # ( !\inst4|g1:25:regs|dataout\(30) & ( 
-- \inst4|g2:0:buffersA|F[30]~256_combout\ & ( (!\inst4|dec_rdA|Mux31~13_combout\ & ((!\inst4|dec_rdA|Mux31~14_combout\) # (\inst4|g1:24:regs|dataout\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datae => \inst4|g1:25:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~256_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~257_combout\);

-- Location: MLABCELL_X47_Y4_N24
\inst4|g2:0:buffersA|F[30]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~264_combout\ = ( \inst4|g2:0:buffersA|F[30]~257_combout\ & ( (\inst4|g2:0:buffersA|F[30]~260_combout\ & (\inst4|g2:0:buffersA|F[30]~254_combout\ & \inst4|g2:0:buffersA|F[30]~263_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g2:0:buffersA|ALT_INV_F[30]~260_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~254_combout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[30]~263_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~257_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~264_combout\);

-- Location: LABCELL_X46_Y4_N36
\inst4|g2:0:buffersA|F[30]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[30]~265_combout\ = ( \inst4|g1:31:regs|dataout\(30) & ( \inst4|g2:0:buffersA|F[30]~264_combout\ & ( \inst4|g2:0:buffersA|F[30]~251_combout\ ) ) ) # ( !\inst4|g1:31:regs|dataout\(30) & ( \inst4|g2:0:buffersA|F[30]~264_combout\ & ( 
-- (!\inst4|dec_rdA|Mux31~0_combout\ & \inst4|g2:0:buffersA|F[30]~251_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~251_combout\,
	datae => \inst4|g1:31:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[30]~264_combout\,
	combout => \inst4|g2:0:buffersA|F[30]~265_combout\);

-- Location: MLABCELL_X52_Y6_N30
\ALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~53_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[30]~65_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~30\ ))
-- \ALU|Add0~54\ = CARRY(( !\inst4|g2:0:buffersB|F[30]~65_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(26),
	datac => \IR|ALT_INV_dataout\(27),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[30]~65_combout\,
	cin => \ALU|Add0~30\,
	sumout => \ALU|Add0~53_sumout\,
	cout => \ALU|Add0~54\);

-- Location: LABCELL_X51_Y8_N0
\ALU|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~0_combout\ = ( \ALU|Add0~53_sumout\ & ( (\IR|dataout\(26)) # (\inst4|g2:0:buffersA|F[30]~265_combout\) ) ) # ( !\ALU|Add0~53_sumout\ & ( (\inst4|g2:0:buffersA|F[30]~265_combout\ & \IR|dataout\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst4|g2:0:buffersA|ALT_INV_F[30]~265_combout\,
	datad => \IR|ALT_INV_dataout\(26),
	dataf => \ALU|ALT_INV_Add0~53_sumout\,
	combout => \ALU|Mux2~0_combout\);

-- Location: LABCELL_X51_Y6_N30
\ALU|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~53_sumout\ = SUM(( \inst4|g2:0:buffersA|F[30]~265_combout\ ) + ( \ALU|Add0~53_sumout\ ) + ( \ALU|Add1~30\ ))
-- \ALU|Add1~54\ = CARRY(( \inst4|g2:0:buffersA|F[30]~265_combout\ ) + ( \ALU|Add0~53_sumout\ ) + ( \ALU|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Add0~53_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[30]~265_combout\,
	cin => \ALU|Add1~30\,
	sumout => \ALU|Add1~53_sumout\,
	cout => \ALU|Add1~54\);

-- Location: LABCELL_X50_Y8_N9
\ALU|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~1_combout\ = ( \ALU|Mux2~0_combout\ & ( \ALU|Add1~53_sumout\ ) ) # ( !\ALU|Mux2~0_combout\ & ( \ALU|Add1~53_sumout\ & ( !\IR|dataout\(27) ) ) ) # ( \ALU|Mux2~0_combout\ & ( !\ALU|Add1~53_sumout\ & ( \IR|dataout\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Mux2~0_combout\,
	dataf => \ALU|ALT_INV_Add1~53_sumout\,
	combout => \ALU|Mux2~1_combout\);

-- Location: LABCELL_X50_Y8_N3
\tri1[30]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[30]~34_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ & ( \ALU|Mux2~1_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[30]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ & ( \ALU|Mux2~1_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[30]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ & ( !\ALU|Mux2~1_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[30]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a30\ & ( !\ALU|Mux2~1_combout\ & ( (!\UC|DM_Rd~q\ & (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[30]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000110011110000000010001010100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \UC|ALT_INV_DM_Rd~q\,
	datab => \UC|ALT_INV_IO_2_Reg~q\,
	datac => \ALT_INV_IO_IN[30]~input_o\,
	datad => \UC|ALT_INV_ALU_2_DBus~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a30\,
	dataf => \ALU|ALT_INV_Mux2~1_combout\,
	combout => \tri1[30]~34_combout\);

-- Location: FF_X46_Y4_N37
\inst4|g1:31:regs|dataout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \tri1[30]~34_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \inst4|dec_wr|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|g1:31:regs|dataout\(30));

-- Location: MLABCELL_X52_Y5_N27
\inst4|g2:0:buffersB|F[30]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~49_combout\ = ( \inst4|dec_rdB|Mux31~6_combout\ & ( (!\inst4|g1:14:regs|dataout\(30)) # ((\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(30))) ) ) # ( !\inst4|dec_rdB|Mux31~6_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|dec_rdB|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:14:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:10:regs|ALT_INV_dataout\(30),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~6_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~49_combout\);

-- Location: MLABCELL_X47_Y6_N36
\inst4|g2:0:buffersB|F[30]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~50_combout\ = ( !\inst4|g2:0:buffersB|F[30]~49_combout\ & ( (!\inst4|dec_rdB|Mux31~4_combout\ & ((!\inst4|dec_rdB|Mux31~3_combout\) # ((\inst4|g1:27:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~4_combout\ & 
-- (\inst4|g1:15:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~4_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~3_combout\,
	datac => \inst4|g1:15:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:27:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~49_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~50_combout\);

-- Location: LABCELL_X48_Y8_N18
\inst4|g2:0:buffersB|F[30]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~51_combout\ = ( \inst4|g1:29:regs|dataout\(30) & ( \inst4|g2:0:buffersB|F[30]~50_combout\ & ( (!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(30)) ) ) ) # ( !\inst4|g1:29:regs|dataout\(30) & ( 
-- \inst4|g2:0:buffersB|F[30]~50_combout\ & ( (!\inst4|dec_rdB|Mux31~2_combout\ & ((!\inst4|dec_rdB|Mux31~1_combout\) # (\inst4|g1:30:regs|dataout\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~1_combout\,
	datab => \inst4|g1:30:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~2_combout\,
	datae => \inst4|g1:29:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~50_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~51_combout\);

-- Location: LABCELL_X56_Y8_N9
\inst4|g2:0:buffersB|F[30]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~55_combout\ = ( \inst4|dec_rdB|Mux31~17_combout\ & ( (!\inst4|g1:8:regs|dataout\(30)) # ((\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(30))) ) ) # ( !\inst4|dec_rdB|Mux31~17_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:8:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(30),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~17_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~55_combout\);

-- Location: LABCELL_X57_Y8_N6
\inst4|g2:0:buffersB|F[30]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~56_combout\ = ( \inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersB|F[30]~55_combout\ & (\inst4|g1:20:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(30))))) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~16_combout\ & ( (!\inst4|g2:0:buffersB|F[30]~55_combout\ & ((!\inst4|dec_rdB|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110000000000100011000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~15_combout\,
	datab => \inst4|g2:0:buffersB|ALT_INV_F[30]~55_combout\,
	datac => \inst4|g1:28:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:20:regs|ALT_INV_dataout\(30),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~16_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~56_combout\);

-- Location: LABCELL_X57_Y8_N27
\inst4|g2:0:buffersB|F[30]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~57_combout\ = ( \inst4|g2:0:buffersB|F[30]~56_combout\ & ( (!\inst4|dec_rdB|Mux31~14_combout\ & (((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~14_combout\ & 
-- (\inst4|g1:24:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000101110111011000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~14_combout\,
	datab => \inst4|g1:24:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~13_combout\,
	datad => \inst4|g1:25:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~56_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~57_combout\);

-- Location: LABCELL_X48_Y8_N42
\inst4|g2:0:buffersB|F[30]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~52_combout\ = ( \inst4|dec_rdB|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(30)) # ((\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(30))) ) ) # ( !\inst4|dec_rdB|Mux31~11_combout\ & ( 
-- (\inst4|dec_rdB|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~12_combout\,
	datad => \inst4|g1:11:regs|ALT_INV_dataout\(30),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~52_combout\);

-- Location: LABCELL_X50_Y4_N9
\inst4|g2:0:buffersB|F[30]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~53_combout\ = ( !\inst4|g2:0:buffersB|F[30]~52_combout\ & ( (!\inst4|dec_rdB|Mux31~9_combout\ & ((!\inst4|dec_rdB|Mux31~10_combout\) # ((\inst4|g1:13:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~9_combout\ & 
-- (\inst4|g1:21:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~10_combout\) # (\inst4|g1:13:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~9_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~10_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~52_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~53_combout\);

-- Location: LABCELL_X50_Y4_N12
\inst4|g2:0:buffersB|F[30]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~54_combout\ = ( \inst4|g2:0:buffersB|F[30]~53_combout\ & ( (!\inst4|dec_rdB|Mux31~8_combout\ & ((!\inst4|dec_rdB|Mux31~7_combout\) # ((\inst4|g1:26:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~8_combout\ & 
-- (\inst4|g1:19:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~7_combout\) # (\inst4|g1:26:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~8_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~7_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~53_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~54_combout\);

-- Location: MLABCELL_X47_Y8_N6
\inst4|g2:0:buffersB|F[30]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~61_combout\ = ( \inst4|dec_rdB|Mux31~31_combout\ & ( (!\inst4|g1:22:regs|dataout\(30)) # ((!\inst4|g1:6:regs|dataout\(30) & \inst4|dec_rdB|Mux31~30_combout\)) ) ) # ( !\inst4|dec_rdB|Mux31~31_combout\ & ( 
-- (!\inst4|g1:6:regs|dataout\(30) & \inst4|dec_rdB|Mux31~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst4|g1:6:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~30_combout\,
	datad => \inst4|g1:22:regs|ALT_INV_dataout\(30),
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~31_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~61_combout\);

-- Location: LABCELL_X50_Y8_N51
\inst4|g2:0:buffersB|F[30]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~62_combout\ = ( \inst4|g1:23:regs|dataout\(30) & ( !\inst4|g2:0:buffersB|F[30]~61_combout\ & ( (!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(30)) ) ) ) # ( !\inst4|g1:23:regs|dataout\(30) & ( 
-- !\inst4|g2:0:buffersB|F[30]~61_combout\ & ( (!\inst4|dec_rdB|Mux31~29_combout\ & ((!\inst4|dec_rdB|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~29_combout\,
	datac => \inst4|g1:17:regs|ALT_INV_dataout\(30),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~28_combout\,
	datae => \inst4|g1:23:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~61_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~62_combout\);

-- Location: LABCELL_X50_Y4_N36
\inst4|g2:0:buffersB|F[30]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~63_combout\ = ( \inst4|g1:18:regs|dataout\(30) & ( \inst4|g2:0:buffersB|F[30]~62_combout\ & ( (!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(30)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(30) & ( 
-- \inst4|g2:0:buffersB|F[30]~62_combout\ & ( (!\inst4|dec_rdB|Mux31~26_combout\ & ((!\inst4|dec_rdB|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~26_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~27_combout\,
	datac => \inst4|g1:16:regs|ALT_INV_dataout\(30),
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~62_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~63_combout\);

-- Location: LABCELL_X50_Y3_N45
\inst4|g2:0:buffersB|F[30]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~58_combout\ = ( \inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (\inst4|g1:1:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30)))) ) ) ) # ( 
-- !\inst4|dec_rdB|Mux31~25_combout\ & ( !\inst4|dec_rdB|Mux31~24_combout\ & ( (!\inst4|dec_rdB|Mux31~23_combout\) # (\inst4|g1:2:regs|dataout\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:2:regs|ALT_INV_dataout\(30),
	datac => \inst4|g1:1:regs|ALT_INV_dataout\(30),
	datad => \inst4|dec_rdB|ALT_INV_Mux31~23_combout\,
	datae => \inst4|dec_rdB|ALT_INV_Mux31~25_combout\,
	dataf => \inst4|dec_rdB|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~58_combout\);

-- Location: LABCELL_X55_Y5_N15
\inst4|g2:0:buffersB|F[30]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~59_combout\ = ( \inst4|g2:0:buffersB|F[30]~58_combout\ & ( (!\inst4|dec_rdB|Mux31~21_combout\ & (((!\inst4|dec_rdB|Mux31~22_combout\)) # (\inst4|g1:4:regs|dataout\(30)))) # (\inst4|dec_rdB|Mux31~21_combout\ & 
-- (\inst4|g1:5:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010111100111010001011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~21_combout\,
	datab => \inst4|g1:4:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~22_combout\,
	datad => \inst4|g1:5:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~58_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~59_combout\);

-- Location: LABCELL_X55_Y6_N54
\inst4|g2:0:buffersB|F[30]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~60_combout\ = ( \inst4|g2:0:buffersB|F[30]~59_combout\ & ( (!\inst4|dec_rdB|Mux31~19_combout\ & ((!\inst4|dec_rdB|Mux31~20_combout\) # ((\inst4|g1:3:regs|dataout\(30))))) # (\inst4|dec_rdB|Mux31~19_combout\ & 
-- (\inst4|g1:7:regs|dataout\(30) & ((!\inst4|dec_rdB|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdB|ALT_INV_Mux31~19_combout\,
	datab => \inst4|dec_rdB|ALT_INV_Mux31~20_combout\,
	datac => \inst4|g1:3:regs|ALT_INV_dataout\(30),
	datad => \inst4|g1:7:regs|ALT_INV_dataout\(30),
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~59_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~60_combout\);

-- Location: LABCELL_X53_Y8_N18
\inst4|g2:0:buffersB|F[30]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~64_combout\ = ( \inst4|g2:0:buffersB|F[30]~60_combout\ & ( (\inst4|g2:0:buffersB|F[30]~57_combout\ & (\inst4|g2:0:buffersB|F[30]~54_combout\ & \inst4|g2:0:buffersB|F[30]~63_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersB|ALT_INV_F[30]~57_combout\,
	datac => \inst4|g2:0:buffersB|ALT_INV_F[30]~54_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[30]~63_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~60_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~64_combout\);

-- Location: LABCELL_X53_Y8_N48
\inst4|g2:0:buffersB|F[30]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersB|F[30]~65_combout\ = ( \inst4|g2:0:buffersB|F[30]~64_combout\ & ( (\inst4|g2:0:buffersB|F[30]~51_combout\ & ((!\inst4|dec_rdB|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(30),
	datac => \inst4|dec_rdB|ALT_INV_Mux31~0_combout\,
	datad => \inst4|g2:0:buffersB|ALT_INV_F[30]~51_combout\,
	dataf => \inst4|g2:0:buffersB|ALT_INV_F[30]~64_combout\,
	combout => \inst4|g2:0:buffersB|F[30]~65_combout\);

-- Location: MLABCELL_X52_Y6_N33
\ALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_sumout\ = SUM(( !\inst4|g2:0:buffersB|F[31]~48_combout\ $ (((!\IR|dataout\(26)) # (\IR|dataout\(27)))) ) + ( GND ) + ( \ALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datad => \inst4|g2:0:buffersB|ALT_INV_F[31]~48_combout\,
	cin => \ALU|Add0~54\,
	sumout => \ALU|Add0~1_sumout\);

-- Location: LABCELL_X51_Y10_N51
\inst4|g2:0:buffersA|F[31]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~44_combout\ = ( \inst4|dec_rdA|Mux31~31_combout\ & ( \inst4|dec_rdA|Mux31~30_combout\ & ( (!\inst4|g1:6:regs|dataout\(31)) # (!\inst4|g1:22:regs|dataout\(31)) ) ) ) # ( !\inst4|dec_rdA|Mux31~31_combout\ & ( 
-- \inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:6:regs|dataout\(31) ) ) ) # ( \inst4|dec_rdA|Mux31~31_combout\ & ( !\inst4|dec_rdA|Mux31~30_combout\ & ( !\inst4|g1:22:regs|dataout\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010101010101010101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:6:regs|ALT_INV_dataout\(31),
	datab => \inst4|g1:22:regs|ALT_INV_dataout\(31),
	datae => \inst4|dec_rdA|ALT_INV_Mux31~31_combout\,
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~30_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~44_combout\);

-- Location: LABCELL_X50_Y12_N45
\inst4|g2:0:buffersA|F[31]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~45_combout\ = ( \inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[31]~44_combout\ & ( (\inst4|g1:23:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(31)))) ) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~29_combout\ & ( !\inst4|g2:0:buffersA|F[31]~44_combout\ & ( (!\inst4|dec_rdA|Mux31~28_combout\) # (\inst4|g1:17:regs|dataout\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101001100010011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:17:regs|ALT_INV_dataout\(31),
	datab => \inst4|g1:23:regs|ALT_INV_dataout\(31),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~28_combout\,
	datae => \inst4|dec_rdA|ALT_INV_Mux31~29_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~44_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~45_combout\);

-- Location: LABCELL_X51_Y11_N54
\inst4|g2:0:buffersA|F[31]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~46_combout\ = ( \inst4|g1:18:regs|dataout\(31) & ( \inst4|g2:0:buffersA|F[31]~45_combout\ & ( (!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(31)) ) ) ) # ( !\inst4|g1:18:regs|dataout\(31) & ( 
-- \inst4|g2:0:buffersA|F[31]~45_combout\ & ( (!\inst4|dec_rdA|Mux31~26_combout\ & ((!\inst4|dec_rdA|Mux31~27_combout\) # (\inst4|g1:16:regs|dataout\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100010001001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:16:regs|ALT_INV_dataout\(31),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~26_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~27_combout\,
	datae => \inst4|g1:18:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~45_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~46_combout\);

-- Location: LABCELL_X51_Y12_N24
\inst4|g2:0:buffersA|F[31]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~35_combout\ = ( \inst4|dec_rdA|Mux31~11_combout\ & ( (!\inst4|g1:9:regs|dataout\(31)) # ((\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(31))) ) ) # ( !\inst4|dec_rdA|Mux31~11_combout\ & ( 
-- (\inst4|dec_rdA|Mux31~12_combout\ & !\inst4|g1:11:regs|dataout\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011011100110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~12_combout\,
	datab => \inst4|g1:9:regs|ALT_INV_dataout\(31),
	datac => \inst4|g1:11:regs|ALT_INV_dataout\(31),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~11_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~35_combout\);

-- Location: LABCELL_X51_Y12_N48
\inst4|g2:0:buffersA|F[31]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~36_combout\ = ( \inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersA|F[31]~35_combout\ & (\inst4|g1:13:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(31))))) ) ) # ( 
-- !\inst4|dec_rdA|Mux31~10_combout\ & ( (!\inst4|g2:0:buffersA|F[31]~35_combout\ & ((!\inst4|dec_rdA|Mux31~9_combout\) # (\inst4|g1:21:regs|dataout\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010100010001010101000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[31]~35_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~9_combout\,
	datac => \inst4|g1:13:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:21:regs|ALT_INV_dataout\(31),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~10_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~36_combout\);

-- Location: LABCELL_X51_Y12_N42
\inst4|g2:0:buffersA|F[31]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~37_combout\ = ( \inst4|g2:0:buffersA|F[31]~36_combout\ & ( (!\inst4|dec_rdA|Mux31~7_combout\ & ((!\inst4|dec_rdA|Mux31~8_combout\) # ((\inst4|g1:19:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~7_combout\ & 
-- (\inst4|g1:26:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~8_combout\) # (\inst4|g1:19:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~7_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~8_combout\,
	datac => \inst4|g1:19:regs|ALT_INV_dataout\(31),
	datad => \inst4|g1:26:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~36_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~37_combout\);

-- Location: LABCELL_X51_Y13_N24
\inst4|g2:0:buffersA|F[31]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~41_combout\ = ( !\inst4|dec_rdA|Mux31~24_combout\ & ( (!\inst4|dec_rdA|Mux31~23_combout\ & (((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(31))))) # (\inst4|dec_rdA|Mux31~23_combout\ & 
-- (\inst4|g1:2:regs|dataout\(31) & ((!\inst4|dec_rdA|Mux31~25_combout\) # (\inst4|g1:1:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111011101100001011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~23_combout\,
	datab => \inst4|g1:2:regs|ALT_INV_dataout\(31),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~25_combout\,
	datad => \inst4|g1:1:regs|ALT_INV_dataout\(31),
	dataf => \inst4|dec_rdA|ALT_INV_Mux31~24_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~41_combout\);

-- Location: LABCELL_X51_Y13_N54
\inst4|g2:0:buffersA|F[31]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~42_combout\ = ( \inst4|g1:5:regs|dataout\(31) & ( \inst4|g2:0:buffersA|F[31]~41_combout\ & ( (!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(31)) ) ) ) # ( !\inst4|g1:5:regs|dataout\(31) & ( 
-- \inst4|g2:0:buffersA|F[31]~41_combout\ & ( (!\inst4|dec_rdA|Mux31~21_combout\ & ((!\inst4|dec_rdA|Mux31~22_combout\) # (\inst4|g1:4:regs|dataout\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100110001001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:4:regs|ALT_INV_dataout\(31),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~21_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~22_combout\,
	datae => \inst4|g1:5:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~41_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~42_combout\);

-- Location: LABCELL_X51_Y13_N48
\inst4|g2:0:buffersA|F[31]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~43_combout\ = ( \inst4|g2:0:buffersA|F[31]~42_combout\ & ( \inst4|g1:7:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(31)) ) ) ) # ( \inst4|g2:0:buffersA|F[31]~42_combout\ & ( 
-- !\inst4|g1:7:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~19_combout\ & ((!\inst4|dec_rdA|Mux31~20_combout\) # (\inst4|g1:3:regs|dataout\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101010000000000000000000000001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:3:regs|ALT_INV_dataout\(31),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~20_combout\,
	datad => \inst4|dec_rdA|ALT_INV_Mux31~19_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~42_combout\,
	dataf => \inst4|g1:7:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~43_combout\);

-- Location: LABCELL_X56_Y8_N6
\inst4|g2:0:buffersA|F[31]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~38_combout\ = ( \inst4|g1:8:regs|dataout\(31) & ( (\inst4|dec_rdA|Mux31~18_combout\ & !\inst4|g1:12:regs|dataout\(31)) ) ) # ( !\inst4|g1:8:regs|dataout\(31) & ( ((\inst4|dec_rdA|Mux31~18_combout\ & 
-- !\inst4|g1:12:regs|dataout\(31))) # (\inst4|dec_rdA|Mux31~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~17_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~18_combout\,
	datad => \inst4|g1:12:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g1:8:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~38_combout\);

-- Location: LABCELL_X51_Y11_N36
\inst4|g2:0:buffersA|F[31]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~39_combout\ = ( !\inst4|g2:0:buffersA|F[31]~38_combout\ & ( (!\inst4|g1:20:regs|dataout\(31) & (!\inst4|dec_rdA|Mux31~16_combout\ & ((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(31))))) # 
-- (\inst4|g1:20:regs|dataout\(31) & (((!\inst4|dec_rdA|Mux31~15_combout\) # (\inst4|g1:28:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011101110100001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:20:regs|ALT_INV_dataout\(31),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~16_combout\,
	datac => \inst4|dec_rdA|ALT_INV_Mux31~15_combout\,
	datad => \inst4|g1:28:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~38_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~39_combout\);

-- Location: LABCELL_X50_Y10_N30
\inst4|g2:0:buffersA|F[31]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~40_combout\ = ( \inst4|g2:0:buffersA|F[31]~39_combout\ & ( \inst4|g1:24:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(31)) ) ) ) # ( \inst4|g2:0:buffersA|F[31]~39_combout\ & ( 
-- !\inst4|g1:24:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~14_combout\ & ((!\inst4|dec_rdA|Mux31~13_combout\) # (\inst4|g1:25:regs|dataout\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101100001011000000000000000000001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~13_combout\,
	datab => \inst4|g1:25:regs|ALT_INV_dataout\(31),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~14_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~39_combout\,
	dataf => \inst4|g1:24:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~40_combout\);

-- Location: LABCELL_X50_Y10_N36
\inst4|g2:0:buffersA|F[31]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~47_combout\ = ( \inst4|g2:0:buffersA|F[31]~43_combout\ & ( \inst4|g2:0:buffersA|F[31]~40_combout\ & ( (\inst4|g2:0:buffersA|F[31]~46_combout\ & \inst4|g2:0:buffersA|F[31]~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g2:0:buffersA|ALT_INV_F[31]~46_combout\,
	datab => \inst4|g2:0:buffersA|ALT_INV_F[31]~37_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~43_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~40_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~47_combout\);

-- Location: LABCELL_X55_Y9_N36
\inst4|g2:0:buffersA|F[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~32_combout\ = ( \inst4|g1:14:regs|dataout\(31) & ( (\inst4|dec_rdA|Mux31~5_combout\ & !\inst4|g1:10:regs|dataout\(31)) ) ) # ( !\inst4|g1:14:regs|dataout\(31) & ( ((\inst4|dec_rdA|Mux31~5_combout\ & 
-- !\inst4|g1:10:regs|dataout\(31))) # (\inst4|dec_rdA|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~6_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~5_combout\,
	datac => \inst4|g1:10:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g1:14:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~32_combout\);

-- Location: MLABCELL_X52_Y10_N21
\inst4|g2:0:buffersA|F[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~33_combout\ = ( !\inst4|g2:0:buffersA|F[31]~32_combout\ & ( (!\inst4|g1:15:regs|dataout\(31) & (!\inst4|dec_rdA|Mux31~4_combout\ & ((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(31))))) # 
-- (\inst4|g1:15:regs|dataout\(31) & (((!\inst4|dec_rdA|Mux31~3_combout\) # (\inst4|g1:27:regs|dataout\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100001101110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:15:regs|ALT_INV_dataout\(31),
	datab => \inst4|dec_rdA|ALT_INV_Mux31~4_combout\,
	datac => \inst4|g1:27:regs|ALT_INV_dataout\(31),
	datad => \inst4|dec_rdA|ALT_INV_Mux31~3_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~32_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~33_combout\);

-- Location: MLABCELL_X52_Y10_N0
\inst4|g2:0:buffersA|F[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~34_combout\ = ( \inst4|g1:30:regs|dataout\(31) & ( \inst4|g1:29:regs|dataout\(31) & ( \inst4|g2:0:buffersA|F[31]~33_combout\ ) ) ) # ( !\inst4|g1:30:regs|dataout\(31) & ( \inst4|g1:29:regs|dataout\(31) & ( 
-- (!\inst4|dec_rdA|Mux31~1_combout\ & \inst4|g2:0:buffersA|F[31]~33_combout\) ) ) ) # ( \inst4|g1:30:regs|dataout\(31) & ( !\inst4|g1:29:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~2_combout\ & \inst4|g2:0:buffersA|F[31]~33_combout\) ) ) ) # ( 
-- !\inst4|g1:30:regs|dataout\(31) & ( !\inst4|g1:29:regs|dataout\(31) & ( (!\inst4|dec_rdA|Mux31~2_combout\ & (!\inst4|dec_rdA|Mux31~1_combout\ & \inst4|g2:0:buffersA|F[31]~33_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010100000101000001100000011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|dec_rdA|ALT_INV_Mux31~2_combout\,
	datab => \inst4|dec_rdA|ALT_INV_Mux31~1_combout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[31]~33_combout\,
	datae => \inst4|g1:30:regs|ALT_INV_dataout\(31),
	dataf => \inst4|g1:29:regs|ALT_INV_dataout\(31),
	combout => \inst4|g2:0:buffersA|F[31]~34_combout\);

-- Location: LABCELL_X50_Y10_N54
\inst4|g2:0:buffersA|F[31]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|g2:0:buffersA|F[31]~48_combout\ = ( \inst4|g2:0:buffersA|F[31]~47_combout\ & ( \inst4|g2:0:buffersA|F[31]~34_combout\ & ( (!\inst4|dec_rdA|Mux31~0_combout\) # (\inst4|g1:31:regs|dataout\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|g1:31:regs|ALT_INV_dataout\(31),
	datac => \inst4|dec_rdA|ALT_INV_Mux31~0_combout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~47_combout\,
	dataf => \inst4|g2:0:buffersA|ALT_INV_F[31]~34_combout\,
	combout => \inst4|g2:0:buffersA|F[31]~48_combout\);

-- Location: LABCELL_X51_Y6_N33
\ALU|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~1_sumout\ = SUM(( \ALU|Add0~1_sumout\ ) + ( \inst4|g2:0:buffersA|F[31]~48_combout\ ) + ( \ALU|Add1~54\ ))
-- \ALU|Add1~2\ = CARRY(( \ALU|Add0~1_sumout\ ) + ( \inst4|g2:0:buffersA|F[31]~48_combout\ ) + ( \ALU|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~1_sumout\,
	datac => \inst4|g2:0:buffersA|ALT_INV_F[31]~48_combout\,
	cin => \ALU|Add1~54\,
	sumout => \ALU|Add1~1_sumout\,
	cout => \ALU|Add1~2\);

-- Location: LABCELL_X51_Y6_N36
\ALU|Add1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ALU|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ALU|Add1~2\,
	sumout => \ALU|Add1~129_sumout\);

-- Location: LABCELL_X45_Y6_N54
\ALU|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~0_combout\ = ( !\IR|dataout\(27) & ( \ALU|Add1~129_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \IR|ALT_INV_dataout\(27),
	dataf => \ALU|ALT_INV_Add1~129_sumout\,
	combout => \ALU|Mux0~0_combout\);

-- Location: FF_X45_Y6_N55
\Status|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ALU|Mux0~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(3));

-- Location: LABCELL_X51_Y6_N42
\ALU|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~0_combout\ = ( \ALU|Add1~1_sumout\ & ( (!\IR|dataout\(27)) # ((!\IR|dataout\(26) & (\ALU|Add0~1_sumout\ & \inst4|g2:0:buffersA|F[31]~48_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[31]~48_combout\) # (\ALU|Add0~1_sumout\)))) ) ) # ( 
-- !\ALU|Add1~1_sumout\ & ( (\IR|dataout\(27) & ((!\IR|dataout\(26) & (\ALU|Add0~1_sumout\ & \inst4|g2:0:buffersA|F[31]~48_combout\)) # (\IR|dataout\(26) & ((\inst4|g2:0:buffersA|F[31]~48_combout\) # (\ALU|Add0~1_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010110101011101111111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout\(27),
	datab => \IR|ALT_INV_dataout\(26),
	datac => \ALU|ALT_INV_Add0~1_sumout\,
	datad => \inst4|g2:0:buffersA|ALT_INV_F[31]~48_combout\,
	dataf => \ALU|ALT_INV_Add1~1_sumout\,
	combout => \ALU|Mux1~0_combout\);

-- Location: LABCELL_X45_Y6_N3
\ALU|V~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|V~0_combout\ = ( !\inst4|g2:0:buffersA|F[31]~48_combout\ & ( \ALU|Mux1~0_combout\ & ( !\ALU|Add0~1_sumout\ ) ) ) # ( \inst4|g2:0:buffersA|F[31]~48_combout\ & ( !\ALU|Mux1~0_combout\ & ( \ALU|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~1_sumout\,
	datae => \inst4|g2:0:buffersA|ALT_INV_F[31]~48_combout\,
	dataf => \ALU|ALT_INV_Mux1~0_combout\,
	combout => \ALU|V~0_combout\);

-- Location: FF_X45_Y6_N4
\Status|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ALU|V~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(2));

-- Location: FF_X51_Y6_N44
\Status|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ALU|Mux1~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(1));

-- Location: LABCELL_X50_Y6_N6
\ALU|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~0_combout\ = ( !\ALU|Mux15~0_combout\ & ( !\ALU|Mux5~0_combout\ & ( (!\ALU|Mux6~0_combout\ & (!\ALU|Mux25~0_combout\ & (!\ALU|Mux26~0_combout\ & !\ALU|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux6~0_combout\,
	datab => \ALU|ALT_INV_Mux25~0_combout\,
	datac => \ALU|ALT_INV_Mux26~0_combout\,
	datad => \ALU|ALT_INV_Mux16~0_combout\,
	datae => \ALU|ALT_INV_Mux15~0_combout\,
	dataf => \ALU|ALT_INV_Mux5~0_combout\,
	combout => \ALU|Equal1~0_combout\);

-- Location: LABCELL_X51_Y8_N3
\ALU|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~2_combout\ = ( \ALU|Mux22~0_combout\ & ( (!\ALU|Add1~77_sumout\ & (!\IR|dataout\(27) & (!\ALU|Mux32~0_combout\ & !\ALU|Mux31~0_combout\))) ) ) # ( !\ALU|Mux22~0_combout\ & ( (!\ALU|Mux32~0_combout\ & (!\ALU|Mux31~0_combout\ & 
-- ((!\ALU|Add1~77_sumout\) # (\IR|dataout\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000000101100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~77_sumout\,
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Mux32~0_combout\,
	datad => \ALU|ALT_INV_Mux31~0_combout\,
	dataf => \ALU|ALT_INV_Mux22~0_combout\,
	combout => \ALU|Equal1~2_combout\);

-- Location: LABCELL_X51_Y8_N48
\ALU|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~3_combout\ = ( !\ALU|Mux21~0_combout\ & ( \ALU|Add1~65_sumout\ & ( (!\ALU|Mux12~0_combout\ & (\ALU|Equal1~2_combout\ & \IR|dataout\(27))) ) ) ) # ( !\ALU|Mux21~0_combout\ & ( !\ALU|Add1~65_sumout\ & ( (\ALU|Equal1~2_combout\ & 
-- ((!\ALU|Mux12~0_combout\) # (!\IR|dataout\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux12~0_combout\,
	datac => \ALU|ALT_INV_Equal1~2_combout\,
	datad => \IR|ALT_INV_dataout\(27),
	datae => \ALU|ALT_INV_Mux21~0_combout\,
	dataf => \ALU|ALT_INV_Add1~65_sumout\,
	combout => \ALU|Equal1~3_combout\);

-- Location: LABCELL_X51_Y8_N9
\ALU|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~4_combout\ = ( !\ALU|Mux11~0_combout\ & ( \ALU|Equal1~3_combout\ & ( (!\IR|dataout\(27) & (!\ALU|Add1~53_sumout\)) # (\IR|dataout\(27) & ((!\ALU|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(27),
	datac => \ALU|ALT_INV_Add1~53_sumout\,
	datad => \ALU|ALT_INV_Mux2~0_combout\,
	datae => \ALU|ALT_INV_Mux11~0_combout\,
	dataf => \ALU|ALT_INV_Equal1~3_combout\,
	combout => \ALU|Equal1~4_combout\);

-- Location: LABCELL_X51_Y8_N36
\ALU|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~5_combout\ = ( !\ALU|Mux19~0_combout\ & ( (!\ALU|Mux30~0_combout\ & (!\ALU|Mux29~0_combout\ & !\ALU|Mux20~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux30~0_combout\,
	datac => \ALU|ALT_INV_Mux29~0_combout\,
	datad => \ALU|ALT_INV_Mux20~0_combout\,
	dataf => \ALU|ALT_INV_Mux19~0_combout\,
	combout => \ALU|Equal1~5_combout\);

-- Location: LABCELL_X51_Y8_N30
\ALU|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~6_combout\ = ( !\ALU|Mux17~0_combout\ & ( (!\ALU|Mux18~0_combout\ & (!\ALU|Mux28~0_combout\ & !\ALU|Mux27~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux18~0_combout\,
	datac => \ALU|ALT_INV_Mux28~0_combout\,
	datad => \ALU|ALT_INV_Mux27~0_combout\,
	dataf => \ALU|ALT_INV_Mux17~0_combout\,
	combout => \ALU|Equal1~6_combout\);

-- Location: LABCELL_X51_Y8_N18
\ALU|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~7_combout\ = ( !\ALU|Mux10~0_combout\ & ( !\ALU|Mux9~0_combout\ & ( (!\ALU|Mux7~0_combout\ & (!\ALU|Mux8~0_combout\ & (\ALU|Equal1~5_combout\ & \ALU|Equal1~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux7~0_combout\,
	datab => \ALU|ALT_INV_Mux8~0_combout\,
	datac => \ALU|ALT_INV_Equal1~5_combout\,
	datad => \ALU|ALT_INV_Equal1~6_combout\,
	datae => \ALU|ALT_INV_Mux10~0_combout\,
	dataf => \ALU|ALT_INV_Mux9~0_combout\,
	combout => \ALU|Equal1~7_combout\);

-- Location: LABCELL_X50_Y7_N36
\ALU|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~1_combout\ = ( !\ALU|Mux4~0_combout\ & ( !\ALU|Mux3~0_combout\ & ( (!\ALU|Mux14~0_combout\ & (!\ALU|Mux13~0_combout\ & (!\ALU|Mux23~0_combout\ & !\ALU|Mux24~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux14~0_combout\,
	datab => \ALU|ALT_INV_Mux13~0_combout\,
	datac => \ALU|ALT_INV_Mux23~0_combout\,
	datad => \ALU|ALT_INV_Mux24~0_combout\,
	datae => \ALU|ALT_INV_Mux4~0_combout\,
	dataf => \ALU|ALT_INV_Mux3~0_combout\,
	combout => \ALU|Equal1~1_combout\);

-- Location: LABCELL_X51_Y8_N24
\ALU|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal1~8_combout\ = ( \ALU|Equal1~1_combout\ & ( (\ALU|Equal1~0_combout\ & (\ALU|Equal1~4_combout\ & (\ALU|Equal1~7_combout\ & !\ALU|Mux1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal1~0_combout\,
	datab => \ALU|ALT_INV_Equal1~4_combout\,
	datac => \ALU|ALT_INV_Equal1~7_combout\,
	datad => \ALU|ALT_INV_Mux1~0_combout\,
	dataf => \ALU|ALT_INV_Equal1~1_combout\,
	combout => \ALU|Equal1~8_combout\);

-- Location: FF_X51_Y8_N26
\Status|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ALU|Equal1~8_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|ALU_2_DBus~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Status|dataout\(0));

-- Location: LABCELL_X43_Y6_N30
\mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ = ( \Status|dataout\(0) & ( \IR|dataout\(26) & ( (!\IR|dataout\(27) & ((\Status|dataout\(1)))) # (\IR|dataout\(27) & (\Status|dataout\(3))) ) ) ) # ( !\Status|dataout\(0) & ( \IR|dataout\(26) 
-- & ( (!\IR|dataout\(27) & ((\Status|dataout\(1)))) # (\IR|dataout\(27) & (\Status|dataout\(3))) ) ) ) # ( \Status|dataout\(0) & ( !\IR|dataout\(26) & ( (!\IR|dataout\(27)) # (\Status|dataout\(2)) ) ) ) # ( !\Status|dataout\(0) & ( !\IR|dataout\(26) & ( 
-- (\IR|dataout\(27) & \Status|dataout\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Status|ALT_INV_dataout\(3),
	datab => \IR|ALT_INV_dataout\(27),
	datac => \Status|ALT_INV_dataout\(2),
	datad => \Status|ALT_INV_dataout\(1),
	datae => \Status|ALT_INV_dataout\(0),
	dataf => \IR|ALT_INV_dataout\(26),
	combout => \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y6_N42
\inst9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9~0_combout\ = ( \IR|dataout\(28) & ( \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( (\IR|dataout\(27) & (\UC|PC_Ld_En~q\ & \IR|dataout\(26))) ) ) ) # ( !\IR|dataout\(28) & ( 
-- \mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( \UC|PC_Ld_En~q\ ) ) ) # ( \IR|dataout\(28) & ( !\mux4to1|$00001|auto_generated|l2_w0_n0_mux_dataout~0_combout\ & ( \UC|PC_Ld_En~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(27),
	datac => \UC|ALT_INV_PC_Ld_En~q\,
	datad => \IR|ALT_INV_dataout\(26),
	datae => \IR|ALT_INV_dataout\(28),
	dataf => \mux4to1|$00001|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\,
	combout => \inst9~0_combout\);

-- Location: FF_X43_Y10_N29
\inst13|DATA_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~89_sumout\,
	asdata => \IR|dataout\(9),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(9));

-- Location: LABCELL_X37_Y8_N51
\IR|dataout[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[8]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a8\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	combout => \IR|dataout[8]~feeder_combout\);

-- Location: FF_X37_Y8_N52
\IR|dataout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[8]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(8));

-- Location: FF_X43_Y10_N25
\inst13|DATA_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~93_sumout\,
	asdata => \IR|dataout\(8),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(8));

-- Location: FF_X37_Y8_N55
\IR|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a7\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(7));

-- Location: FF_X43_Y10_N23
\inst13|DATA_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~97_sumout\,
	asdata => \IR|dataout\(7),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(7));

-- Location: FF_X43_Y10_N22
\inst13|DATA_OUT[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~97_sumout\,
	asdata => \IR|dataout\(7),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[7]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y8_N24
\IR|dataout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[6]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a6\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	combout => \IR|dataout[6]~feeder_combout\);

-- Location: FF_X37_Y8_N25
\IR|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[6]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(6));

-- Location: FF_X43_Y10_N19
\inst13|DATA_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~101_sumout\,
	asdata => \IR|dataout\(6),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(6));

-- Location: FF_X43_Y10_N20
\inst13|DATA_OUT[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~101_sumout\,
	asdata => \IR|dataout\(6),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[6]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y7_N18
\IR|dataout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[5]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a5\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \IR|dataout[5]~feeder_combout\);

-- Location: FF_X34_Y7_N19
\IR|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[5]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(5));

-- Location: FF_X43_Y10_N17
\inst13|DATA_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~105_sumout\,
	asdata => \IR|dataout\(5),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(5));

-- Location: MLABCELL_X34_Y7_N36
\IR|dataout[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[4]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a4\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \IR|dataout[4]~feeder_combout\);

-- Location: FF_X34_Y7_N37
\IR|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[4]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(4));

-- Location: FF_X43_Y10_N14
\inst13|DATA_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~109_sumout\,
	asdata => \IR|dataout\(4),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(4));

-- Location: LABCELL_X37_Y8_N18
\IR|dataout[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[3]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a3\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \IR|dataout[3]~feeder_combout\);

-- Location: FF_X37_Y8_N19
\IR|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[3]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(3));

-- Location: FF_X43_Y10_N10
\inst13|DATA_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~113_sumout\,
	asdata => \IR|dataout\(3),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(3));

-- Location: FF_X37_Y8_N16
\IR|dataout[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout[2]~DUPLICATE_q\);

-- Location: FF_X43_Y10_N8
\inst13|DATA_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~117_sumout\,
	asdata => \IR|dataout[2]~DUPLICATE_q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(2));

-- Location: M10K_X38_Y7_N0
\I-Memory|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000100400000000000000001000000000100000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fibonacci.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:I-Memory|altsyncram:ram_rtl_0|altsyncram_tva1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X37_Y8_N10
\IR|dataout[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout[1]~DUPLICATE_q\);

-- Location: FF_X43_Y10_N5
\inst13|DATA_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~121_sumout\,
	asdata => \IR|dataout[1]~DUPLICATE_q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(1));

-- Location: FF_X43_Y10_N4
\inst13|DATA_OUT[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~121_sumout\,
	asdata => \IR|dataout[1]~DUPLICATE_q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[1]~DUPLICATE_q\);

-- Location: FF_X34_Y7_N31
\IR|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(0));

-- Location: FF_X43_Y10_N1
\inst13|DATA_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~125_sumout\,
	asdata => \IR|dataout\(0),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(0));

-- Location: MLABCELL_X34_Y7_N24
\IR|dataout[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IR|dataout[29]~feeder_combout\ = ( \I-Memory|ram_rtl_0|auto_generated|ram_block1a29\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \I-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a29\,
	combout => \IR|dataout[29]~feeder_combout\);

-- Location: FF_X34_Y7_N25
\IR|dataout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IR|dataout[29]~feeder_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(29));

-- Location: LABCELL_X46_Y10_N24
\UC|ALU_2_DBus~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|ALU_2_DBus~0_combout\ = ( !\IR|dataout\(30) & ( \UC|current_state.EX~q\ & ( (\IR|dataout\(29) & !\IR|dataout[31]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IR|ALT_INV_dataout\(29),
	datac => \IR|ALT_INV_dataout[31]~DUPLICATE_q\,
	datae => \IR|ALT_INV_dataout\(30),
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|ALU_2_DBus~0_combout\);

-- Location: FF_X46_Y10_N26
\UC|ALU_2_DBus\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|ALU_2_DBus~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|ALU_2_DBus~q\);

-- Location: LABCELL_X51_Y10_N42
\tri1[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[31]~32_combout\ = ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ & ( \ALU|Mux1~0_combout\ & ( (!\UC|IO_2_Reg~q\) # (\IO_IN[31]~input_o\) ) ) ) # ( !\D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ & ( \ALU|Mux1~0_combout\ & ( (!\UC|DM_Rd~q\ & 
-- ((!\UC|IO_2_Reg~q\) # (\IO_IN[31]~input_o\))) ) ) ) # ( \D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ & ( !\ALU|Mux1~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[31]~input_o\))) ) ) ) # ( 
-- !\D-Memory|ram_rtl_0|auto_generated|ram_block1a31\ & ( !\ALU|Mux1~0_combout\ & ( (!\UC|ALU_2_DBus~q\ & (!\UC|DM_Rd~q\ & ((!\UC|IO_2_Reg~q\) # (\IO_IN[31]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000000110001001100010011110101000000001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_IN[31]~input_o\,
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datac => \UC|ALT_INV_IO_2_Reg~q\,
	datad => \UC|ALT_INV_DM_Rd~q\,
	datae => \D-Memory|ram_rtl_0|auto_generated|ALT_INV_ram_block1a31\,
	dataf => \ALU|ALT_INV_Mux1~0_combout\,
	combout => \tri1[31]~32_combout\);

-- Location: LABCELL_X64_Y4_N36
\tri1[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \tri1[31]~33_combout\ = ( \UC|DM_Rd~q\ & ( \UC|IO_2_Reg~q\ ) ) # ( !\UC|DM_Rd~q\ & ( \UC|IO_2_Reg~q\ ) ) # ( \UC|DM_Rd~q\ & ( !\UC|IO_2_Reg~q\ ) ) # ( !\UC|DM_Rd~q\ & ( !\UC|IO_2_Reg~q\ & ( \UC|ALU_2_DBus~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \UC|ALT_INV_ALU_2_DBus~q\,
	datae => \UC|ALT_INV_DM_Rd~q\,
	dataf => \UC|ALT_INV_IO_2_Reg~q\,
	combout => \tri1[31]~33_combout\);

-- Location: LABCELL_X46_Y10_N39
\UC|Reg_2_IO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \UC|Reg_2_IO~0_combout\ = ( \UC|current_state.EX~q\ & ( (\IR|dataout[31]~DUPLICATE_q\ & (!\IR|dataout\(29) & \IR|dataout\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IR|ALT_INV_dataout[31]~DUPLICATE_q\,
	datac => \IR|ALT_INV_dataout\(29),
	datad => \IR|ALT_INV_dataout\(30),
	dataf => \UC|ALT_INV_current_state.EX~q\,
	combout => \UC|Reg_2_IO~0_combout\);

-- Location: FF_X46_Y10_N40
\UC|Reg_2_IO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \UC|Reg_2_IO~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|Reg_2_IO~q\);

-- Location: FF_X37_Y8_N40
\IR|dataout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a10\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(10));

-- Location: FF_X37_Y8_N17
\IR|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(2));

-- Location: FF_X37_Y8_N11
\IR|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \I-Memory|ram_rtl_0|auto_generated|ram_block1a1\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \UC|IR_Ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IR|dataout\(1));

-- Location: LABCELL_X43_Y10_N30
\inst13|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~85_sumout\ = SUM(( \inst13|DATA_OUT[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst13|Add0~90\ ))
-- \inst13|Add0~86\ = CARRY(( \inst13|DATA_OUT[10]~DUPLICATE_q\ ) + ( GND ) + ( \inst13|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT[10]~DUPLICATE_q\,
	cin => \inst13|Add0~90\,
	sumout => \inst13|Add0~85_sumout\,
	cout => \inst13|Add0~86\);

-- Location: FF_X43_Y10_N32
\inst13|DATA_OUT[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~85_sumout\,
	asdata => \IR|dataout\(10),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[10]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y10_N33
\inst13|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~81_sumout\ = SUM(( \inst13|DATA_OUT[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst13|Add0~86\ ))
-- \inst13|Add0~82\ = CARRY(( \inst13|DATA_OUT[11]~DUPLICATE_q\ ) + ( GND ) + ( \inst13|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT[11]~DUPLICATE_q\,
	cin => \inst13|Add0~86\,
	sumout => \inst13|Add0~81_sumout\,
	cout => \inst13|Add0~82\);

-- Location: FF_X43_Y10_N35
\inst13|DATA_OUT[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~81_sumout\,
	asdata => \IR|dataout\(11),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[11]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y10_N36
\inst13|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~77_sumout\ = SUM(( \inst13|DATA_OUT[12]~DUPLICATE_q\ ) + ( GND ) + ( \inst13|Add0~82\ ))
-- \inst13|Add0~78\ = CARRY(( \inst13|DATA_OUT[12]~DUPLICATE_q\ ) + ( GND ) + ( \inst13|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT[12]~DUPLICATE_q\,
	cin => \inst13|Add0~82\,
	sumout => \inst13|Add0~77_sumout\,
	cout => \inst13|Add0~78\);

-- Location: FF_X43_Y10_N38
\inst13|DATA_OUT[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~77_sumout\,
	asdata => \IR|dataout\(12),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[12]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y10_N39
\inst13|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~73_sumout\ = SUM(( \inst13|DATA_OUT\(13) ) + ( GND ) + ( \inst13|Add0~78\ ))
-- \inst13|Add0~74\ = CARRY(( \inst13|DATA_OUT\(13) ) + ( GND ) + ( \inst13|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(13),
	cin => \inst13|Add0~78\,
	sumout => \inst13|Add0~73_sumout\,
	cout => \inst13|Add0~74\);

-- Location: FF_X43_Y10_N40
\inst13|DATA_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~73_sumout\,
	asdata => \IR|dataout\(13),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(13));

-- Location: LABCELL_X43_Y10_N42
\inst13|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~69_sumout\ = SUM(( \inst13|DATA_OUT\(14) ) + ( GND ) + ( \inst13|Add0~74\ ))
-- \inst13|Add0~70\ = CARRY(( \inst13|DATA_OUT\(14) ) + ( GND ) + ( \inst13|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(14),
	cin => \inst13|Add0~74\,
	sumout => \inst13|Add0~69_sumout\,
	cout => \inst13|Add0~70\);

-- Location: FF_X43_Y10_N44
\inst13|DATA_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~69_sumout\,
	asdata => \IR|dataout\(14),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(14));

-- Location: LABCELL_X43_Y10_N45
\inst13|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~65_sumout\ = SUM(( \inst13|DATA_OUT\(15) ) + ( GND ) + ( \inst13|Add0~70\ ))
-- \inst13|Add0~66\ = CARRY(( \inst13|DATA_OUT\(15) ) + ( GND ) + ( \inst13|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(15),
	cin => \inst13|Add0~70\,
	sumout => \inst13|Add0~65_sumout\,
	cout => \inst13|Add0~66\);

-- Location: FF_X43_Y10_N46
\inst13|DATA_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~65_sumout\,
	asdata => \IR|dataout\(15),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(15));

-- Location: LABCELL_X43_Y10_N48
\inst13|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~61_sumout\ = SUM(( \inst13|DATA_OUT\(16) ) + ( GND ) + ( \inst13|Add0~66\ ))
-- \inst13|Add0~62\ = CARRY(( \inst13|DATA_OUT\(16) ) + ( GND ) + ( \inst13|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(16),
	cin => \inst13|Add0~66\,
	sumout => \inst13|Add0~61_sumout\,
	cout => \inst13|Add0~62\);

-- Location: FF_X43_Y10_N49
\inst13|DATA_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~61_sumout\,
	asdata => \IR|dataout\(16),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(16));

-- Location: LABCELL_X43_Y10_N51
\inst13|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~57_sumout\ = SUM(( \inst13|DATA_OUT\(17) ) + ( GND ) + ( \inst13|Add0~62\ ))
-- \inst13|Add0~58\ = CARRY(( \inst13|DATA_OUT\(17) ) + ( GND ) + ( \inst13|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(17),
	cin => \inst13|Add0~62\,
	sumout => \inst13|Add0~57_sumout\,
	cout => \inst13|Add0~58\);

-- Location: FF_X43_Y10_N53
\inst13|DATA_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~57_sumout\,
	asdata => \IR|dataout\(17),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(17));

-- Location: LABCELL_X43_Y10_N54
\inst13|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~53_sumout\ = SUM(( \inst13|DATA_OUT\(18) ) + ( GND ) + ( \inst13|Add0~58\ ))
-- \inst13|Add0~54\ = CARRY(( \inst13|DATA_OUT\(18) ) + ( GND ) + ( \inst13|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(18),
	cin => \inst13|Add0~58\,
	sumout => \inst13|Add0~53_sumout\,
	cout => \inst13|Add0~54\);

-- Location: FF_X43_Y10_N56
\inst13|DATA_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~53_sumout\,
	asdata => \IR|dataout\(18),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(18));

-- Location: LABCELL_X43_Y10_N57
\inst13|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~49_sumout\ = SUM(( \inst13|DATA_OUT\(19) ) + ( GND ) + ( \inst13|Add0~54\ ))
-- \inst13|Add0~50\ = CARRY(( \inst13|DATA_OUT\(19) ) + ( GND ) + ( \inst13|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(19),
	cin => \inst13|Add0~54\,
	sumout => \inst13|Add0~49_sumout\,
	cout => \inst13|Add0~50\);

-- Location: FF_X43_Y10_N59
\inst13|DATA_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~49_sumout\,
	asdata => \IR|dataout\(19),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(19));

-- Location: LABCELL_X43_Y9_N0
\inst13|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~45_sumout\ = SUM(( \inst13|DATA_OUT\(20) ) + ( GND ) + ( \inst13|Add0~50\ ))
-- \inst13|Add0~46\ = CARRY(( \inst13|DATA_OUT\(20) ) + ( GND ) + ( \inst13|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(20),
	cin => \inst13|Add0~50\,
	sumout => \inst13|Add0~45_sumout\,
	cout => \inst13|Add0~46\);

-- Location: FF_X43_Y9_N2
\inst13|DATA_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~45_sumout\,
	asdata => \IR|dataout\(20),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(20));

-- Location: LABCELL_X43_Y9_N3
\inst13|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~41_sumout\ = SUM(( \inst13|DATA_OUT\(21) ) + ( GND ) + ( \inst13|Add0~46\ ))
-- \inst13|Add0~42\ = CARRY(( \inst13|DATA_OUT\(21) ) + ( GND ) + ( \inst13|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst13|ALT_INV_DATA_OUT\(21),
	cin => \inst13|Add0~46\,
	sumout => \inst13|Add0~41_sumout\,
	cout => \inst13|Add0~42\);

-- Location: FF_X43_Y9_N4
\inst13|DATA_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~41_sumout\,
	asdata => \IR|dataout\(21),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(21));

-- Location: LABCELL_X43_Y9_N6
\inst13|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~37_sumout\ = SUM(( \inst13|DATA_OUT\(22) ) + ( GND ) + ( \inst13|Add0~42\ ))
-- \inst13|Add0~38\ = CARRY(( \inst13|DATA_OUT\(22) ) + ( GND ) + ( \inst13|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(22),
	cin => \inst13|Add0~42\,
	sumout => \inst13|Add0~37_sumout\,
	cout => \inst13|Add0~38\);

-- Location: FF_X43_Y9_N8
\inst13|DATA_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~37_sumout\,
	asdata => \IR|dataout\(22),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(22));

-- Location: LABCELL_X43_Y9_N9
\inst13|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~33_sumout\ = SUM(( \inst13|DATA_OUT\(23) ) + ( GND ) + ( \inst13|Add0~38\ ))
-- \inst13|Add0~34\ = CARRY(( \inst13|DATA_OUT\(23) ) + ( GND ) + ( \inst13|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|ALT_INV_DATA_OUT\(23),
	cin => \inst13|Add0~38\,
	sumout => \inst13|Add0~33_sumout\,
	cout => \inst13|Add0~34\);

-- Location: FF_X43_Y9_N10
\inst13|DATA_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~33_sumout\,
	asdata => \IR|dataout\(23),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(23));

-- Location: LABCELL_X43_Y9_N12
\inst13|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~29_sumout\ = SUM(( \inst13|DATA_OUT\(24) ) + ( GND ) + ( \inst13|Add0~34\ ))
-- \inst13|Add0~30\ = CARRY(( \inst13|DATA_OUT\(24) ) + ( GND ) + ( \inst13|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(24),
	cin => \inst13|Add0~34\,
	sumout => \inst13|Add0~29_sumout\,
	cout => \inst13|Add0~30\);

-- Location: FF_X43_Y9_N14
\inst13|DATA_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~29_sumout\,
	asdata => \IR|dataout[24]~DUPLICATE_q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(24));

-- Location: LABCELL_X43_Y9_N15
\inst13|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~25_sumout\ = SUM(( \inst13|DATA_OUT\(25) ) + ( GND ) + ( \inst13|Add0~30\ ))
-- \inst13|Add0~26\ = CARRY(( \inst13|DATA_OUT\(25) ) + ( GND ) + ( \inst13|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(25),
	cin => \inst13|Add0~30\,
	sumout => \inst13|Add0~25_sumout\,
	cout => \inst13|Add0~26\);

-- Location: FF_X43_Y9_N16
\inst13|DATA_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~25_sumout\,
	asdata => \IR|dataout[25]~DUPLICATE_q\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(25));

-- Location: LABCELL_X43_Y9_N18
\inst13|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~21_sumout\ = SUM(( \inst13|DATA_OUT\(26) ) + ( GND ) + ( \inst13|Add0~26\ ))
-- \inst13|Add0~22\ = CARRY(( \inst13|DATA_OUT\(26) ) + ( GND ) + ( \inst13|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(26),
	cin => \inst13|Add0~26\,
	sumout => \inst13|Add0~21_sumout\,
	cout => \inst13|Add0~22\);

-- Location: LABCELL_X43_Y9_N51
\inst13|DATA_OUT~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~5_combout\ = ( \inst13|Add0~21_sumout\ & ( !\inst9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	dataf => \inst13|ALT_INV_Add0~21_sumout\,
	combout => \inst13|DATA_OUT~5_combout\);

-- Location: FF_X43_Y9_N53
\inst13|DATA_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|DATA_OUT~5_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(26));

-- Location: LABCELL_X43_Y9_N21
\inst13|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~17_sumout\ = SUM(( \inst13|DATA_OUT\(27) ) + ( GND ) + ( \inst13|Add0~22\ ))
-- \inst13|Add0~18\ = CARRY(( \inst13|DATA_OUT\(27) ) + ( GND ) + ( \inst13|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(27),
	cin => \inst13|Add0~22\,
	sumout => \inst13|Add0~17_sumout\,
	cout => \inst13|Add0~18\);

-- Location: LABCELL_X43_Y9_N45
\inst13|DATA_OUT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~4_combout\ = ( \inst13|Add0~17_sumout\ & ( !\inst9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	dataf => \inst13|ALT_INV_Add0~17_sumout\,
	combout => \inst13|DATA_OUT~4_combout\);

-- Location: FF_X43_Y9_N46
\inst13|DATA_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|DATA_OUT~4_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(27));

-- Location: LABCELL_X43_Y9_N24
\inst13|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~13_sumout\ = SUM(( \inst13|DATA_OUT\(28) ) + ( GND ) + ( \inst13|Add0~18\ ))
-- \inst13|Add0~14\ = CARRY(( \inst13|DATA_OUT\(28) ) + ( GND ) + ( \inst13|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(28),
	cin => \inst13|Add0~18\,
	sumout => \inst13|Add0~13_sumout\,
	cout => \inst13|Add0~14\);

-- Location: LABCELL_X43_Y9_N48
\inst13|DATA_OUT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~3_combout\ = ( \inst13|Add0~13_sumout\ & ( !\inst9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	dataf => \inst13|ALT_INV_Add0~13_sumout\,
	combout => \inst13|DATA_OUT~3_combout\);

-- Location: FF_X43_Y9_N49
\inst13|DATA_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|DATA_OUT~3_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(28));

-- Location: LABCELL_X43_Y9_N27
\inst13|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~9_sumout\ = SUM(( \inst13|DATA_OUT\(29) ) + ( GND ) + ( \inst13|Add0~14\ ))
-- \inst13|Add0~10\ = CARRY(( \inst13|DATA_OUT\(29) ) + ( GND ) + ( \inst13|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(29),
	cin => \inst13|Add0~14\,
	sumout => \inst13|Add0~9_sumout\,
	cout => \inst13|Add0~10\);

-- Location: LABCELL_X43_Y9_N42
\inst13|DATA_OUT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~2_combout\ = ( \inst13|Add0~9_sumout\ & ( !\inst9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	dataf => \inst13|ALT_INV_Add0~9_sumout\,
	combout => \inst13|DATA_OUT~2_combout\);

-- Location: FF_X43_Y9_N44
\inst13|DATA_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|DATA_OUT~2_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(29));

-- Location: LABCELL_X43_Y9_N30
\inst13|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~5_sumout\ = SUM(( \inst13|DATA_OUT\(30) ) + ( GND ) + ( \inst13|Add0~10\ ))
-- \inst13|Add0~6\ = CARRY(( \inst13|DATA_OUT\(30) ) + ( GND ) + ( \inst13|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst13|ALT_INV_DATA_OUT\(30),
	cin => \inst13|Add0~10\,
	sumout => \inst13|Add0~5_sumout\,
	cout => \inst13|Add0~6\);

-- Location: LABCELL_X43_Y9_N39
\inst13|DATA_OUT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~1_combout\ = ( \inst13|Add0~5_sumout\ & ( !\inst9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	dataf => \inst13|ALT_INV_Add0~5_sumout\,
	combout => \inst13|DATA_OUT~1_combout\);

-- Location: FF_X43_Y9_N41
\inst13|DATA_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|DATA_OUT~1_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(30));

-- Location: LABCELL_X43_Y9_N33
\inst13|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|Add0~1_sumout\ = SUM(( \inst13|DATA_OUT\(31) ) + ( GND ) + ( \inst13|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst13|ALT_INV_DATA_OUT\(31),
	cin => \inst13|Add0~6\,
	sumout => \inst13|Add0~1_sumout\);

-- Location: LABCELL_X43_Y9_N36
\inst13|DATA_OUT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst13|DATA_OUT~0_combout\ = ( \inst13|Add0~1_sumout\ & ( !\inst9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inst9~0_combout\,
	dataf => \inst13|ALT_INV_Add0~1_sumout\,
	combout => \inst13|DATA_OUT~0_combout\);

-- Location: FF_X43_Y9_N37
\inst13|DATA_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|DATA_OUT~0_combout\,
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(31));

-- Location: FF_X43_Y9_N11
\inst13|DATA_OUT[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~33_sumout\,
	asdata => \IR|dataout\(23),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT[23]~DUPLICATE_q\);

-- Location: FF_X43_Y10_N37
\inst13|DATA_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~77_sumout\,
	asdata => \IR|dataout\(12),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(12));

-- Location: FF_X43_Y10_N34
\inst13|DATA_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~81_sumout\,
	asdata => \IR|dataout\(11),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(11));

-- Location: FF_X43_Y10_N31
\inst13|DATA_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clock~inputCLKENA0_outclk\,
	d => \inst13|Add0~85_sumout\,
	asdata => \IR|dataout\(10),
	clrn => \ALT_INV_reset~inputCLKENA0_outclk\,
	sload => \inst9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|DATA_OUT\(10));

-- Location: LABCELL_X57_Y34_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


