Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/pedro/Documents/unb/labCD/proj5/testbench/testbench_isim_beh.exe -prj /home/pedro/Documents/unb/labCD/proj5/testbench/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedro/Documents/unb/labCD/proj5/testbench/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105460 KB
Fuse CPU Usage: 1190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/pedro/Documents/unb/labCD/proj5/testbench/testbench_isim_beh.exe
Fuse Memory Usage: 677912 KB
Fuse CPU Usage: 1250 ms
GCC CPU Usage: 180 ms
