
---------- Begin Simulation Statistics ----------
simSeconds                                  93.937875                       # Number of seconds simulated (Second)
simTicks                                 93937875311000                       # Number of ticks simulated (Tick)
finalTick                                93937875311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 702357.88                       # Real time elapsed on the host (Second)
hostTickRate                                133746453                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18134212                       # Number of bytes of host memory used (Byte)
simInsts                                  37000841884                       # Number of instructions simulated (Count)
simOps                                    60078885530                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    52681                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      85539                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      7798422403                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.committedInsts                12390410750                       # Number of instructions committed (Count)
system.cpu0.numVMExits                         167300                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                        9763                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                            157537                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data    630561589                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total        630561589                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data    630561592                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total       630561592                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data    819868410                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total      819868410                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data    819868448                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total     819868448                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data 119181919705308                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 119181919705308                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data 119181919705308                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 119181919705308                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data   1450429999                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total   1450429999                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data   1450430040                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total   1450430040                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.565259                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.565259                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.565259                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.565259                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 145367.132398                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 145367.132398                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 145367.125660                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 145367.125660                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs   2647594223                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets        12656                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs     24953455                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           44                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    106.101308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   287.636364                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks     31320010                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total         31320010                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data    691757627                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total    691757627                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data    691757627                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total    691757627                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data    128110783                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total    128110783                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data    128110820                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total    128110820                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data        65811                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total        65811                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data 21447896052720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 21447896052720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data 21447901877220                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 21447901877220                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data   3496132000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total   3496132000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.088326                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.088326                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.088326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.088326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 167416.789988                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 167416.789988                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 167416.787101                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 167416.787101                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 53123.824285                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 53123.824285                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements             128140207                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data            2                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data            2                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total            2                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data    605269770                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total      605269770                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data    575134796                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total    575134796                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data 84436088260000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 84436088260000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data   1180404566                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total   1180404566                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.487235                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.487235                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 146810.954314                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 146810.954314                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data    477910431                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total    477910431                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data     97224365                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total     97224365                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data        56861                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total        56861                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data 15993149902000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 15993149902000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data   3496132000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total   3496132000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.082365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 164497.344899                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 164497.344899                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 61485.587661                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 61485.587661                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data            3                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total            3                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data           38                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total           38                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data           41                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total           41                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.926829                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.926829                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data           37                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total           37                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data      5824500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total      5824500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.902439                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.902439                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 157418.918919                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 157418.918919                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::switch_cpus0.data       232703                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total         232703                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::switch_cpus0.data        31547                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total        31547                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::switch_cpus0.data   4598189500                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total   4598189500                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::switch_cpus0.data       264250                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total       264250                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::switch_cpus0.data     0.119383                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.119383                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::switch_cpus0.data 145756.791454                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 145756.791454                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrMisses::switch_cpus0.data        31547                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total        31547                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::switch_cpus0.data   4566642500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total   4566642500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::switch_cpus0.data     0.119383                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.119383                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::switch_cpus0.data 144756.791454                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 144756.791454                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.misses::switch_cpus0.data          512                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total          512                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.missLatency::switch_cpus0.data     30473075                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.missLatency::total     30473075                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.accesses::switch_cpus0.data          512                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total          512                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::switch_cpus0.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMissLatency::switch_cpus0.data 59517.724609                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMissLatency::total 59517.724609                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.mshrMisses::switch_cpus0.data          512                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::total          512                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::switch_cpus0.data     29961075                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::total     29961075                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus0.data 58517.724609                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::total 58517.724609                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data     25291819                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      25291819                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data    244733102                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total    244733102                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data 34745800972233                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 34745800972233                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data    270024921                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total    270024921                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.906335                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.906335                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 141974.259666                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 141974.259666                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data    213847196                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total    213847196                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data     30885906                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total     30885906                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data         8950                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total         8950                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data 5454716189645                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 5454716189645                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.114382                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.114382                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 176608.586118                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 176608.586118                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          897.991118                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs           758939099                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs         128141316                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              5.922673                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       6396038456500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   897.991118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.876944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.876944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.tagAccesses        5930918484                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses       5930918484                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.demandHits::switch_cpus0.inst     36670624                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         36670624                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst     36670624                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        36670624                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst      1374891                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        1374891                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst      1374891                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       1374891                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst 169892363484                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total 169892363484                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst 169892363484                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total 169892363484                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst     38045515                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     38045515                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst     38045515                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     38045515                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.036138                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.036138                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.036138                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.036138                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 123567.878097                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 123567.878097                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 123567.878097                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 123567.878097                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs       234082                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs         1356                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    172.626844                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks      1219281                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total          1219281                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst       154586                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total       154586                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst       154586                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total       154586                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst      1220305                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total      1220305                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst      1220305                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total      1220305                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst 151023475490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total 151023475490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst 151023475490                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total 151023475490                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.032075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.032075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.032075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.032075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 123758.794310                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 123758.794310                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 123758.794310                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 123758.794310                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements               1219281                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst     36670624                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       36670624                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst      1374891                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      1374891                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst 169892363484                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total 169892363484                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst     38045515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     38045515                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.036138                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.036138                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 123567.878097                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 123567.878097                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst       154586                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total       154586                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst      1220305                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total      1220305                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst 151023475490                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total 151023475490                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.032075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.032075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 123758.794310                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 123758.794310                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          952.608606                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            37890929                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           1220305                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             31.050376                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       6396038304500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   952.608606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.930282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.930282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.tagAccesses         153402365                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        153402365                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb_walker      1426424                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb_walker        24567                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst       307325                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data       332733                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total         2091049                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb_walker      1426424                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb_walker        24567                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst       307325                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data       332733                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total        2091049                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb_walker       266569                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb_walker        42938                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst       912980                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data    127728987                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total     128951474                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb_walker       266569                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb_walker        42938                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst       912980                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data    127728987                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total    128951474                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb_walker  44417959591                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb_walker   7200253857                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst 145862475500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data 21251824621500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total 21449305310448                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb_walker  44417959591                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb_walker   7200253857                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst 145862475500                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data 21251824621500                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total 21449305310448                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb_walker      1692993                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb_walker        67505                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst      1220305                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data    128061720                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total    131042523                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb_walker      1692993                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb_walker        67505                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst      1220305                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data    128061720                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total    131042523                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb_walker     0.157454                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb_walker     0.636071                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.748157                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.997402                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.984043                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb_walker     0.157454                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb_walker     0.636071                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.748157                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.997402                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.984043                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 166628.376109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 167689.549047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 159765.247322                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 166382.158981                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 166336.255377                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 166628.376109                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 167689.549047                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 159765.247322                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 166382.158981                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 166336.255377                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks     31054843                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total        31054843                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.mmu.itb_walker           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.mmu.itb_walker           26                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb_walker       266564                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb_walker        42912                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst       912980                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data    127728987                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total    128951443                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb_walker       266564                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb_walker        42912                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst       912980                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data    127728987                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total    128951443                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data        65811                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total        65811                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker  41751759595                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb_walker   6767231381                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst 136732675500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data 19974534741500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total 20159786407976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker  41751759595                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb_walker   6767231381                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst 136732675500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data 19974534741500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total 20159786407976                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data   2813496000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total   2813496000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.157451                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.635686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.748157                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.997402                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.984043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.157451                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.635686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.748157                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.997402                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.984043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 156629.400801                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 157700.209289                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 149765.247322                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 156382.158903                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 156336.260681                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 156629.400801                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 157700.209289                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 149765.247322                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 156382.158903                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 156336.260681                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 42751.151023                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 42751.151023                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.replacements            130292322                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks          103                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total          103                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data         2777                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total         2777                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data        76818                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total        76818                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data        79595                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total        79595                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.965111                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.965111                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data        76818                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total        76818                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data   3500035500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total   3500035500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.965111                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.965111                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 45562.700148                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 45562.700148                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst       307325                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total       307325                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst       912980                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total       912980                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst 145862475500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total 145862475500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst      1220305                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total      1220305                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.748157                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.748157                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 159765.247322                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 159765.247322                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst       912980                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total       912980                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst 136732675500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total 136732675500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.748157                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.748157                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 149765.247322                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 149765.247322                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data       176132                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       176132                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data     30661186                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total     30661186                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data 5406524189500                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total 5406524189500                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data     30837318                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total     30837318                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.994288                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.994288                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 176331.215286                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 176331.215286                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data     30661186                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total     30661186                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data 5099912319500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total 5099912319500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.994288                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.994288                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 166331.214960                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 166331.214960                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb_walker      1426424                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb_walker        24567                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total       1450991                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb_walker       266569                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb_walker        42938                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total       309507                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb_walker  44417959591                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb_walker   7200253857                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total  51618213448                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb_walker      1692993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb_walker        67505                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total      1760498                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb_walker     0.157454                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb_walker     0.636071                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.175807                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 166628.376109                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb_walker 167689.549047                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 166775.592953                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrHits::switch_cpus0.mmu.dtb_walker            5                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrHits::switch_cpus0.mmu.itb_walker           26                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb_walker       266564                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb_walker        42912                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total       309476                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data        56861                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total        56861                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker  41751759595                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb_walker   6767231381                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total  48518990976                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data   2813496000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total   2813496000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.157451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.635686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.175789                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 156629.400801                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 157700.209289                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 156777.879306                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 49480.241290                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 49480.241290                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data       156601                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total       156601                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data     97067801                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total     97067801                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data 15845300432000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total 15845300432000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data     97224402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total     97224402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.998389                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.998389                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 163239.511648                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 163239.511648                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data     97067801                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total     97067801                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data 14874622422000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total 14874622422000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.998389                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.998389                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 153239.511648                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 153239.511648                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data            9                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            9                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data         1043                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         1043                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data     47471498                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     47471498                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data         1052                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         1052                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.991445                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.991445                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 45514.379674                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 45514.379674                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data         1043                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         1043                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data     37051498                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     37051498                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.991445                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.991445                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 35523.967402                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 35523.967402                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data         8950                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total         8950                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks      1219281                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total      1219281                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks      1219281                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total      1219281                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks     31320010                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total     31320010                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks     31320010                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total     31320010                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse        7568.311815                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs          260405700                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs        130303381                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             1.998457                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick      6396037754000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks   518.902007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb_walker    63.497095                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb_walker     1.024127                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst   481.107544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  6503.781043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.063343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.007751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.058729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.793919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.923866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.tagAccesses       4298025797                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses      4298025797                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  1                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   1                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        1                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::samples  -1780456124                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::0  -1780456124    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::total  -1780456124                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.writeMisses               1                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts                   2                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                    1                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                  1                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 6396037592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 87541837719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq        1952486                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp     100421184                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq         31368                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp        31368                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty     62375052                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean      1219281                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict    324994406                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         1190                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         1100                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq     30837363                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp     30837330                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq      1220305                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq     97344259                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq        79595                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp        79595                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3659891                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    384895682                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port       135010                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port      3385997                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total         392076580                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    156133504                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port  10202817535                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port       540040                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port     13543944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total        10373035023                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                  259373353                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic           1989058904                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples    390538283                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.006133                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.078071                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0          388143209     99.39%     99.39% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1            2395074      0.61%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total      390538283                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy  163520781133                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy   1830691032                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy 192226030293                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy     67565379                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy   1693010498                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy     36027500                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests    258722173                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests    129360553                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops      2395054                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops      2395054                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                      8031106539                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.committedInsts                 1899137817                       # Number of instructions committed (Count)
system.cpu1.numVMExits                          54430                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                        9397                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                             45033                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data   1774104911                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total       1774104911                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data   1774104911                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total      1774104911                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data  15379364735                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total    15379364735                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data  15379364735                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total   15379364735                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data 1295753149698247                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 1295753149698247                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data 1295753149698247                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 1295753149698247                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data  17153469646                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total  17153469646                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data  17153469646                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total  17153469646                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.896575                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.896575                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.896575                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.896575                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 84252.709525                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 84252.709525                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 84252.709525                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 84252.709525                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs 169354202915                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         3058                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs   2850034631                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          453                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     59.421805                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets     6.750552                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks   1429352465                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total       1429352465                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data  12520592867                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total  12520592867                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data  12520592867                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total  12520592867                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data   2858771868                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total   2858771868                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data   2858771868                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total   2858771868                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data        27357                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total        27357                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data 346575328263508                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 346575328263508                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data 346575328263508                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 346575328263508                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data   1570697000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total   1570697000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.166659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.166659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.166659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.166659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 121232.243868                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 121232.243868                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 121232.243868                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 121232.243868                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 57414.811566                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 57414.811566                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements            2858771560                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data    639930213                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total      639930213                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data   5078615649                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total   5078615649                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data 434263706317000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 434263706317000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data   5718545862                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total   5718545862                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.888096                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.888096                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 85508.283424                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 85508.283424                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data   3649144565                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total   3649144565                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data   1429471084                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total   1429471084                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data        25568                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total        25568                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data 172064990347500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total 172064990347500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1570697000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total   1570697000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.249971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.249971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 120369.689372                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 120369.689372                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 61432.141740                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 61432.141740                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::switch_cpus1.data         1883                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total           1883                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::switch_cpus1.data         1793                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total         1793                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::switch_cpus1.data    242647500                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total    242647500                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::switch_cpus1.data         3676                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total         3676                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::switch_cpus1.data     0.487758                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.487758                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::switch_cpus1.data 135330.451757                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 135330.451757                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrMisses::switch_cpus1.data         1793                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total         1793                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::switch_cpus1.data    240854500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total    240854500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::switch_cpus1.data     0.487758                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.487758                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::switch_cpus1.data 134330.451757                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 134330.451757                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data   1134174698                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total    1134174698                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data  10300749086                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total  10300749086                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data 861489443381247                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total 861489443381247                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data  11434923784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total  11434923784                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.900815                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.900815                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 83633.669376                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 83633.669376                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data   8871448302                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total   8871448302                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data   1429300784                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total   1429300784                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data         1789                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         1789                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data 174510337916008                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total 174510337916008                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.124994                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.124994                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 122094.901136                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 122094.901136                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          952.661197                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs          4632880559                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs        2858773584                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              1.620583                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       6396039193500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   952.661197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.930333                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.930333                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.tagAccesses       71472666872                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses      71472666872                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.demandHits::switch_cpus1.inst   2860042860                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total       2860042860                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst   2860042860                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total      2860042860                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst         7178                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           7178                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst         7178                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          7178                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst    384382500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    384382500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst    384382500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    384382500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst   2860050038                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total   2860050038                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst   2860050038                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total   2860050038                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 53550.083589                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 53550.083589                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 53550.083589                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 53550.083589                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          279                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs    139.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         6156                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             6156                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst          326                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          326                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst          326                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          326                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst         6852                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         6852                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst         6852                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         6852                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst    354229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    354229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst    354229000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    354229000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 51697.168710                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 51697.168710                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 51697.168710                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 51697.168710                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                  6156                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst   2860042860                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total     2860042860                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst         7178                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         7178                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst    384382500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    384382500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst   2860050038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total   2860050038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 53550.083589                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 53550.083589                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst          326                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          326                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst         6852                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         6852                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst    354229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    354229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 51697.168710                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 51697.168710                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          628.302813                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs          2860049712                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              6852                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          417403.635727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       6396038606000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   628.302813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.613577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.613577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.tagAccesses       11440207004                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses      11440207004                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb_walker     22080777                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb_walker           11                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst         3975                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data           71                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total        22084834                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb_walker     22080777                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb_walker           11                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst         3975                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data           71                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total       22084834                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb_walker      3345001                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb_walker           12                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst         2877                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data   2858770982                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total    2862118872                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb_walker      3345001                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb_walker           12                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst         2877                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data   2858770982                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total   2862118872                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb_walker 431859267131                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb_walker      1471488                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst    302048500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data 341202482774000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total 341634645561119                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb_walker 431859267131                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb_walker      1471488                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst    302048500                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data 341202482774000                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total 341634645561119                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb_walker     25425778                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb_walker           23                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst         6852                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data   2858771053                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total   2884203706                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb_walker     25425778                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb_walker           23                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst         6852                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data   2858771053                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total   2884203706                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb_walker     0.131559                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb_walker     0.521739                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.419877                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     1.000000                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.992343                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb_walker     0.131559                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb_walker     0.521739                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.419877                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     1.000000                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.992343                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 129105.870860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb_walker       122624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 104987.313173                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 119352.856498                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 119364.240564                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 129105.870860                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb_walker       122624                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 104987.313173                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 119352.856498                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 119364.240564                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks   1429348843                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total      1429348843                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb_walker      3345001                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb_walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst         2877                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data   2858770982                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total   2862118872                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb_walker      3345001                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb_walker           12                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst         2877                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data   2858770982                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total   2862118872                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data        27357                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total        27357                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker 398409257131                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb_walker      1351488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst    273278500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data 312614772954000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total 313013456841119                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker 398409257131                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb_walker      1351488                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst    273278500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data 312614772954000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total 313013456841119                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data   1263875500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total   1263875500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.131559                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.521739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.419877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     1.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.992343                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.131559                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.521739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.419877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     1.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.992343                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 119105.870860                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker       112624                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 94987.313173                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 109352.856498                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 109364.240564                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 119105.870860                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker       112624                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 94987.313173                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 109352.856498                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 109364.240564                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 46199.345688                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 46199.345688                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.replacements           2862116555                       # number of replacements (Count)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data            1                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data         2530                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total         2530                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data         2531                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total         2531                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.999605                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.999605                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data         2530                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total         2530                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data    115481500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total    115481500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.999605                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.999605                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 45644.861660                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 45644.861660                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst         3975                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total         3975                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst         2877                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total         2877                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst    302048500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total    302048500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst         6852                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total         6852                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.419877                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.419877                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 104987.313173                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 104987.313173                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst         2877                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total         2877                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst    273278500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total    273278500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.419877                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.419877                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 94987.313173                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 94987.313173                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data           12                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total           12                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data   1429299949                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total   1429299949                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data 171580278050500                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total 171580278050500                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data   1429299961                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total   1429299961                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 120044.975983                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 120044.975983                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data   1429299949                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total   1429299949                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data 157287278560500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total 157287278560500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 110044.975983                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 110044.975983                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb_walker     22080777                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb_walker           11                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total      22080788                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb_walker      3345001                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb_walker           12                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total      3345013                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb_walker 431859267131                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb_walker      1471488                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total 431860738619                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb_walker     25425778                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb_walker           23                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total     25425801                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb_walker     0.131559                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb_walker     0.521739                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.131560                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 129105.870860                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb_walker       122624                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 129105.847606                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb_walker      3345001                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb_walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total      3345013                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data        25568                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total        25568                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker 398409257131                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb_walker      1351488                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total 398410608619                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1263875500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total   1263875500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.131559                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.521739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.131560                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 119105.870860                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker       112624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 119105.847606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 49431.926627                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 49431.926627                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data           59                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total           59                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data   1429471033                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total   1429471033                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data 169622204723500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total 169622204723500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data   1429471092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total   1429471092                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     1.000000                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     1.000000                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 118660.819847                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 118660.819847                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data   1429471033                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total   1429471033                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data 155327494393500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total 155327494393500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     1.000000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     1.000000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 108660.819847                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 108660.819847                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data           86                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           86                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data      3635500                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total      3635500                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data           86                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total           86                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 42273.255814                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 42273.255814                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data           86                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           86                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data      2775500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total      2775500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 32273.255814                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 32273.255814                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data         1789                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total         1789                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks         6156                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total         6156                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks         6156                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total         6156                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks   1429352465                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total   1429352465                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks   1429352465                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total   1429352465                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        7621.277927                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs         5742981509                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs       2862125766                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             2.006544                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      6396037748000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     0.019829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb_walker     8.421886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb_walker     0.000037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst     0.008910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  7612.827290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.001028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.929300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.930332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.tagAccesses      94749870390                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses     94749870390                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 6396037592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 87541837719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq       25493009                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp    1454971724                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq          5182                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp         5182                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty   2858704819                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean         6156                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict   3032232686                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         1064                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp           87                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq   1429301152                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp   1429300017                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq         6852                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq   1429830986                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq         2531                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp         2531                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19860                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   8576464514                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port           46                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port     50851556                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total        8627335976                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       832512                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port 274440243610                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port    203406224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total       274644482530                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                 3032528842                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic          91478603968                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples   5916761688                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.000098                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.009912                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0         5916180265     99.99%     99.99% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1             581423      0.01%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total     5916761688                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy  4310875286733                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy     10278000                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy 4288337926233                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy        23000                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy  25425778000                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      1250000                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests   5717558238                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests   2858777830                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops       581423                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops       581423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                      8145950218                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.committedInsts                 1845714890                       # Number of instructions committed (Count)
system.cpu2.numVMExits                          90468                       # total number of KVM exits (Count)
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu2.numExitSignal                        9455                       # exits due to signal delivery (Count)
system.cpu2.numMMIO                             81013                       # number of VM exits due to memory mapped IO (Count)
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu2.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu2.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data    109925820                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total        109925820                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data    109925820                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total       109925820                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data    917003513                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total      917003513                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data    917003513                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total     917003513                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data 106675217743673                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 106675217743673                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data 106675217743673                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 106675217743673                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data   1026929333                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total   1026929333                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data   1026929333                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total   1026929333                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.892957                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.892957                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.892957                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.892957                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 116330.217094                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 116330.217094                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 116330.217094                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 116330.217094                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs  13891143255                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         3759                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs    170087249                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets          464                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     81.670692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets     8.101293                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks     85471624                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total         85471624                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data    745998543                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total    745998543                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data    745998543                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total    745998543                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data    171004970                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total    171004970                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data    171004970                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total    171004970                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data        27773                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total        27773                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data 28336155832492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 28336155832492                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data 28336155832492                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 28336155832492                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data   1596532500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total   1596532500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.166521                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.166521                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.166521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.166521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 165703.697574                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 165703.697574                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 165703.697574                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 165703.697574                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 57485.057430                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 57485.057430                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.replacements             171004688                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data            1                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     41736482                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       41736482                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data    301295437                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total    301295437                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data 35648443872500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 35648443872500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data    343031919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total    343031919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.878331                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.878331                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 118317.237816                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 118317.237816                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data    215710158                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total    215710158                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data     85585279                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total     85585279                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data        25982                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total        25982                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data 14147352889500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total 14147352889500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data   1596532500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total   1596532500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.249497                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.249497                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 165301.241695                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 165301.241695                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 61447.636825                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 61447.636825                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::switch_cpus2.data         2054                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total           2054                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::switch_cpus2.data         1805                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total         1805                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::switch_cpus2.data    232083500                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total    232083500                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::switch_cpus2.data         3859                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total         3859                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::switch_cpus2.data     0.467738                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.467738                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::switch_cpus2.data 128578.116343                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total 128578.116343                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrMisses::switch_cpus2.data         1805                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total         1805                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::switch_cpus2.data    230278500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total    230278500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::switch_cpus2.data     0.467738                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.467738                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::switch_cpus2.data 127578.116343                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total 127578.116343                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data     68189338                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      68189338                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data    615708076                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total    615708076                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data 71026773871173                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total 71026773871173                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data    683897414                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total    683897414                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.900293                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.900293                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 115357.872732                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 115357.872732                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data    530288385                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total    530288385                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data     85419691                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total     85419691                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data         1791                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total         1791                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data 14188802942992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total 14188802942992                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.124901                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.124901                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 166106.933623                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 166106.933623                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          951.807030                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs           280934791                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs         171006711                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              1.642829                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       6396038866500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   951.807030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.929499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.929499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.tagAccesses        4278739483                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses       4278739483                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.demandHits::switch_cpus2.inst    172270649                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total        172270649                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst    172270649                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total       172270649                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst         8138                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           8138                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst         8138                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          8138                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst    508715500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    508715500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst    508715500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    508715500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst    172278787                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total    172278787                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst    172278787                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total    172278787                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 62511.120668                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 62511.120668                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 62511.120668                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 62511.120668                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          337                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     84.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         6892                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             6892                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst          517                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total          517                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst          517                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total          517                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst         7621                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         7621                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst         7621                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         7621                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst    455392000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    455392000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst    455392000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    455392000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 59754.887810                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 59754.887810                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 59754.887810                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 59754.887810                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                  6892                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst    172270649                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total      172270649                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst         8138                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         8138                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst    508715500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    508715500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst    172278787                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total    172278787                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 62511.120668                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 62511.120668                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst          517                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total          517                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst         7621                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         7621                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst    455392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    455392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 59754.887810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 59754.887810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          668.642969                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs           172278270                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              7621                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          22605.730219                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       6396038276500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   668.642969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.652972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.652972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.tagAccesses         689122769                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        689122769                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb_walker      1325156                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb_walker           11                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst         3934                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.data           82                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total         1329183                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb_walker      1325156                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb_walker           11                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst         3934                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.data           82                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total        1329183                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb_walker       209841                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb_walker           12                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst         3687                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data    171005641                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total     171219181                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb_walker       209841                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb_walker           12                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst         3687                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data    171005641                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total    171219181                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb_walker  34699411872                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb_walker      1332488                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst    402444500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data 28019603257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total 28054706446360                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb_walker  34699411872                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb_walker      1332488                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst    402444500                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data 28019603257500                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total 28054706446360                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb_walker      1534997                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb_walker           23                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst         7621                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data    171005723                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total    172548364                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb_walker      1534997                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb_walker           23                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst         7621                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data    171005723                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total    172548364                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb_walker     0.136705                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb_walker     0.521739                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.483795                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data     1.000000                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.992297                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb_walker     0.136705                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb_walker     0.521739                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.483795                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data     1.000000                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.992297                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb_walker 165360.496147                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb_walker 111040.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 109152.291836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 163851.923794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 163852.591062                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb_walker 165360.496147                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb_walker 111040.666667                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 109152.291836                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 163851.923794                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 163852.591062                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.writebacks::writebacks     85468106                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total        85468106                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb_walker       209841                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb_walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst         3687                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data    171005641                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total    171219181                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb_walker       209841                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb_walker           12                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst         3687                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data    171005641                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total    171219181                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data        27773                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total        27773                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb_walker  32601001872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb_walker      1212488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst    365574500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data 26309546837500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total 26342514626360                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb_walker  32601001872                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb_walker      1212488                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst    365574500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data 26309546837500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total 26342514626360                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data   1284732500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total   1284732500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb_walker     0.136705                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb_walker     0.521739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.483795                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     1.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.992297                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb_walker     0.136705                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb_walker     0.521739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.483795                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     1.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.992297                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb_walker 155360.496147                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb_walker 101040.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 99152.291836                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 153851.923736                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 153852.591004                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb_walker 155360.496147                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb_walker 101040.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 99152.291836                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 153851.923736                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 153852.591004                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data 46258.326432                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 46258.326432                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.replacements            171216045                       # number of replacements (Count)
system.cpu2.l2cache.InvalidateReq.hits::switch_cpus2.data            1                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::switch_cpus2.data          986                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total          986                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data          987                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total          987                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::switch_cpus2.data     0.998987                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.998987                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMisses::switch_cpus2.data          986                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total          986                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::switch_cpus2.data     45260000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total     45260000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::switch_cpus2.data     0.998987                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.998987                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 45902.636917                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total 45902.636917                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst         3934                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total         3934                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst         3687                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total         3687                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst    402444500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total    402444500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst         7621                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total         7621                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.483795                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.483795                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 109152.291836                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 109152.291836                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst         3687                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total         3687                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst    365574500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total    365574500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.483795                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.483795                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 99152.291836                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 99152.291836                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::switch_cpus2.data           17                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total           17                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data     85420420                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total     85420420                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data 14021004352500                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total 14021004352500                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data     85420437                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total     85420437                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data 164141.131038                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 164141.131038                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data     85420420                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total     85420420                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data 13166800142500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total 13166800142500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data 154141.130920                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 154141.130920                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb_walker      1325156                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb_walker           11                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total       1325167                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb_walker       209841                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb_walker           12                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total       209853                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb_walker  34699411872                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb_walker      1332488                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total  34700744360                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb_walker      1534997                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb_walker           23                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total      1535020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb_walker     0.136705                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb_walker     0.521739                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.136710                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb_walker 165360.496147                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb_walker 111040.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 165357.389983                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb_walker       209841                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb_walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total       209853                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data        25982                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total        25982                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb_walker  32601001872                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb_walker      1212488                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total  32602214360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data   1284732500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total   1284732500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb_walker     0.136705                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb_walker     0.521739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.136710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb_walker 155360.496147                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb_walker 101040.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 155357.389983                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 49447.021015                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total 49447.021015                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::switch_cpus2.data           65                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total           65                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data     85585221                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total     85585221                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data 13998598905000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total 13998598905000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data     85585286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total     85585286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data     0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 163563.273442                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 163563.273442                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data     85585221                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total     85585221                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data 13142746695000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total 13142746695000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 153563.273442                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 153563.273442                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.misses::switch_cpus2.data           73                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total           73                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::switch_cpus2.data      2867000                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total      2867000                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::switch_cpus2.data           73                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total           73                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::switch_cpus2.data 39273.972603                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 39273.972603                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::switch_cpus2.data           73                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total           73                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::switch_cpus2.data      2147000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total      2147000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus2.data 29410.958904                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 29410.958904                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data         1791                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total         1791                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks         6892                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total         6892                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks         6892                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total         6892                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks     85471624                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total     85471624                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks     85471624                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total     85471624                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse        7618.715785                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs          343560019                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs        171225267                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             2.006480                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick      6396037742000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks    42.729274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb_walker    33.176856                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb_walker     0.000038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst   140.957116                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data  7401.852500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.005216                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb_walker     0.004050                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.017207                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.903546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.930019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.tagAccesses       5668201331                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses      5668201331                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 6396037592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 87541837719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq        1629484                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp      87223212                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate            7                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq         14321                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp        14321                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty    170958437                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean         6892                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict    342111152                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq         1115                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp          104                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq     85421427                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp     85420446                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq         7621                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq     85950589                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq          987                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp          987                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        22134                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    513236692                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb_walker.port::system.cpu2.l2cache.cpu_side_port           46                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb_walker.port::system.cpu2.l2cache.cpu_side_port      3069994                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total         516328866                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       928832                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port  16415006182                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb_walker.port::system.cpu2.l2cache.cpu_side_port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb_walker.port::system.cpu2.l2cache.cpu_side_port     12279976                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total        16428215174                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                  342433104                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic           5471209536                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples    515009433                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.001132                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.033625                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0          514426489     99.89%     99.89% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1             582944      0.11%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total      515009433                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy  257865218792                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy     11431999                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy 256549711508                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy        23000                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy   1534997000                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy      1270000                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests    342025984                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests    171011669                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops       582944                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops       582944                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                      8059287584                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.committedInsts                 1876084732                       # Number of instructions committed (Count)
system.cpu3.numVMExits                          53026                       # total number of KVM exits (Count)
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu3.numExitSignal                        9410                       # exits due to signal delivery (Count)
system.cpu3.numMMIO                             43616                       # number of VM exits due to memory mapped IO (Count)
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu3.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu3.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data    109280389                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total        109280389                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data    109280389                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total       109280389                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data    914254765                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total      914254765                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data    914254765                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total     914254765                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data 106614204537429                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 106614204537429                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data 106614204537429                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 106614204537429                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data   1023535154                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total   1023535154                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data   1023535154                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total   1023535154                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.893232                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.893232                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.893232                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.893232                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 116613.233662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 116613.233662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 116613.233662                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 116613.233662                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs  13893159592                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3095                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs    169521292                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets          423                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     81.955248                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets     7.316785                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks     85190666                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total         85190666                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data    743811700                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total    743811700                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data    743811700                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total    743811700                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data    170443065                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total    170443065                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data    170443065                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total    170443065                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data        27390                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total        27390                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data 28337814971185                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 28337814971185                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data 28337814971185                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 28337814971185                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data   1573641500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total   1573641500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.166524                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.166524                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.166524                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.166524                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 166259.712422                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 166259.712422                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 166259.712422                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 166259.712422                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 57453.139832                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 57453.139832                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.replacements             170442857                       # number of replacements (Count)
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data            1                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     41481754                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       41481754                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data    300412927                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total    300412927                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data 35631956776500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 35631956776500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data    341894681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total    341894681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.878671                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.878671                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 118609.931777                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 118609.931777                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data    215108779                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total    215108779                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data     85304148                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total     85304148                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data        25600                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total        25600                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data 14146720739500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total 14146720739500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data   1573641500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total   1573641500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.249504                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.249504                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 165838.603059                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 165838.603059                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 61470.371094                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total 61470.371094                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SwapReq.hits::switch_cpus3.data         1889                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.hits::total           1889                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.misses::switch_cpus3.data         1804                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.misses::total         1804                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.missLatency::switch_cpus3.data    246209000                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.missLatency::total    246209000                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.accesses::switch_cpus3.data         3693                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.accesses::total         3693                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.missRate::switch_cpus3.data     0.488492                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.missRate::total     0.488492                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMissLatency::switch_cpus3.data 136479.490022                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMissLatency::total 136479.490022                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.mshrMisses::switch_cpus3.data         1804                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMisses::total         1804                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMissLatency::switch_cpus3.data    244405000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissLatency::total    244405000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissRate::switch_cpus3.data     0.488492                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.mshrMissRate::total     0.488492                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMshrMissLatency::switch_cpus3.data 135479.490022                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMshrMissLatency::total 135479.490022                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data     67798635                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      67798635                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data    613841838                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total    613841838                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data 70982247760929                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total 70982247760929                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data    681640473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total    681640473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.900536                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.900536                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 115636.053730                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 115636.053730                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data    528702921                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total    528702921                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data     85138917                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total     85138917                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data         1790                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total         1790                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data 14191094231685                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total 14191094231685                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.124903                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.124903                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 166681.639040                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 166681.639040                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          950.952764                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs           279727258                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs         170444763                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              1.641161                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       6396039129500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   950.952764                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.928665                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.928665                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.tagAccesses        4264600155                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses       4264600155                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.demandHits::switch_cpus3.inst    171682214                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total        171682214                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst    171682214                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total       171682214                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst         7968                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           7968                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst         7968                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          7968                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst    493318500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total    493318500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst    493318500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total    493318500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst    171690182                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total    171690182                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst    171690182                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total    171690182                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.000046                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000046                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.000046                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000046                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 61912.462349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 61912.462349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 61912.462349                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 61912.462349                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          431                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     71.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         6594                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             6594                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst          510                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total          510                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst          510                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total          510                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst         7458                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         7458                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst         7458                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         7458                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst    432312500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    432312500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst    432312500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    432312500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 57966.277822                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 57966.277822                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 57966.277822                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 57966.277822                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                  6594                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst    171682214                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total      171682214                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst         7968                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         7968                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst    493318500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total    493318500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst    171690182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total    171690182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.000046                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000046                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 61912.462349                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 61912.462349                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst          510                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total          510                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst         7458                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         7458                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst    432312500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    432312500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 57966.277822                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 57966.277822                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          798.047824                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs           171689672                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              7458                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          23020.873156                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       6396038605500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   798.047824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.779344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.779344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.tagAccesses         686768186                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        686768186                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb_walker      1320826                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb_walker           11                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst         4064                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data           81                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total         1324982                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb_walker      1320826                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb_walker           11                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst         4064                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data           81                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total        1324982                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb_walker       208241                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb_walker           12                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst         3394                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data    170443701                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total     170655348                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb_walker       208241                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb_walker           12                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst         3394                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data    170443701                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total    170655348                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb_walker  34362095761                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb_walker      1613988                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst    378273500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data 28022284381000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total 28057026364249                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb_walker  34362095761                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb_walker      1613988                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst    378273500                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data 28022284381000                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total 28057026364249                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb_walker      1529067                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb_walker           23                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst         7458                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data    170443782                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total    171980330                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb_walker      1529067                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb_walker           23                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst         7458                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data    170443782                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total    171980330                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb_walker     0.136188                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb_walker     0.521739                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.455082                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     1.000000                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.992296                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb_walker     0.136188                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb_walker     0.521739                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.455082                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     1.000000                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.992296                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb_walker 165011.192613                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb_walker       134499                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 111453.594579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 164407.861462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 164407.542413                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb_walker 165011.192613                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb_walker       134499                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 111453.594579                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 164407.861462                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 164407.542413                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.writebacks::writebacks     85187104                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total        85187104                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb_walker       208241                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb_walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst         3394                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data    170443701                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total    170655348                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb_walker       208241                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb_walker           12                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst         3394                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data    170443701                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total    170655348                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data        27390                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total        27390                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb_walker  32279685761                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb_walker      1493988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst    344333500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data 26317847371000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total 26350472884249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb_walker  32279685761                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb_walker      1493988                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst    344333500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data 26317847371000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total 26350472884249                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data   1266426500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total   1266426500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb_walker     0.136188                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb_walker     0.521739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.455082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     1.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.992296                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb_walker     0.136188                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb_walker     0.521739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.455082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     1.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.992296                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb_walker 155011.192613                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb_walker       124499                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 101453.594579                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 154407.861462                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 154407.542413                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb_walker 155011.192613                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb_walker       124499                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 101453.594579                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 154407.861462                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 154407.542413                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 46236.820007                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 46236.820007                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.replacements            170651996                       # number of replacements (Count)
system.cpu3.l2cache.InvalidateReq.hits::switch_cpus3.data            1                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::switch_cpus3.data          980                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total          980                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data          981                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total          981                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::switch_cpus3.data     0.998981                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.998981                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMisses::switch_cpus3.data          980                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total          980                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::switch_cpus3.data     44969000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total     44969000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::switch_cpus3.data     0.998981                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.998981                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 45886.734694                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total 45886.734694                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst         4064                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total         4064                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst         3394                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total         3394                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst    378273500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total    378273500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst         7458                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total         7458                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.455082                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.455082                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 111453.594579                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 111453.594579                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst         3394                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total         3394                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst    344333500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total    344333500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.455082                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.455082                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 101453.594579                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 101453.594579                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data           13                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total           13                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data     85139619                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total     85139619                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data 14023804375500                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total 14023804375500                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data     85139632                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total     85139632                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 164715.376228                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 164715.376228                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data     85139619                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total     85139619                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data 13172408185500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total 13172408185500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 154715.376228                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 154715.376228                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb_walker      1320826                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb_walker           11                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total       1320837                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb_walker       208241                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb_walker           12                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total       208253                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb_walker  34362095761                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb_walker      1613988                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total  34363709749                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb_walker      1529067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb_walker           23                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total      1529090                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb_walker     0.136188                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb_walker     0.521739                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.136194                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb_walker 165011.192613                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb_walker       134499                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total 165009.434433                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb_walker       208241                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb_walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total       208253                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data        25600                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total        25600                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb_walker  32279685761                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb_walker      1493988                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total  32281179749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data   1266426500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total   1266426500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb_walker     0.136188                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb_walker     0.521739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.136194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb_walker 155011.192613                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb_walker       124499                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total 155009.434433                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 49469.785156                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total 49469.785156                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data           68                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total           68                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data     85304082                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total     85304082                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data 13998480005500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total 13998480005500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data     85304150                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total     85304150                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data 164100.939572                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 164100.939572                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data     85304082                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total     85304082                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data 13145439185500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total 13145439185500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 154100.939572                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 154100.939572                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.misses::switch_cpus3.data          109                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total          109                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::switch_cpus3.data      4492500                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total      4492500                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::switch_cpus3.data          109                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total          109                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::switch_cpus3.data 41215.596330                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 41215.596330                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::switch_cpus3.data          109                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total          109                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::switch_cpus3.data      3402500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total      3402500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus3.data 31215.596330                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 31215.596330                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data         1790                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total         1790                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks         6594                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total         6594                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks         6594                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total         6594                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks     85190666                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total     85190666                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks     85190666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total     85190666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse        7617.007167                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs          342429891                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs        170661089                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs             2.006491                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick      6396037694000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks    31.623566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb_walker    46.838209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb_walker     0.000035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst    35.033385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data  7503.511972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.003860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb_walker     0.005718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.004277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.915956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.929810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.tagAccesses       5649555025                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses      5649555025                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 6396037592000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 87541837719000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq        1595768                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp      86908110                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadRespWithInvalidate           14                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq          4328                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp         4328                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty    170380640                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean         6594                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict    341068404                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq         1041                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp          117                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq     85140649                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp     85139636                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq         7458                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq     85627597                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq          981                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp          981                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21510                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    511475373                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb_walker.port::system.cpu3.l2cache.cpu_side_port           46                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb_walker.port::system.cpu3.l2cache.cpu_side_port      3058134                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total         514555063                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       899328                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port  16360935227                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb_walker.port::system.cpu3.l2cache.cpu_side_port          184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb_walker.port::system.cpu3.l2cache.cpu_side_port     12232536                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total        16374067275                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                  341332343                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic           5452206464                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples    513340393                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.001084                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.032904                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0          512784018     99.89%     99.89% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1             556375      0.11%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total      513340393                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy  257018412876                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy     11187499                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy 255706557755                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy        23000                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy   1529067000                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy      1132000                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests    340901781                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests    170449583                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops       556375                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops       556375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 42233                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                42233                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                24775                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               24775                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       128260                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         5332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       134016                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   134016                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       181755                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         4048                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       186542                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    186542                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer16.occupancy               10502                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                9000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus0.mmu.dtb_walker         2631                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.mmu.itb_walker           44                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.inst         2051                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.data        46111                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.dtb_walker        12347                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.itb_walker            1                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.inst          575                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.data        33062                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus2.mmu.dtb_walker         2583                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus2.mmu.itb_walker            4                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus2.inst          735                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus2.data        33922                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus3.mmu.dtb_walker         2218                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus3.mmu.itb_walker            1                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus3.inst          669                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus3.data        34738                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                   171692                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus0.mmu.dtb_walker         2631                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.mmu.itb_walker           44                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.inst         2051                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.data        46111                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.dtb_walker        12347                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.itb_walker            1                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.inst          575                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.data        33062                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus2.mmu.dtb_walker         2583                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus2.mmu.itb_walker            4                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus2.inst          735                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus2.data        33922                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus3.mmu.dtb_walker         2218                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus3.mmu.itb_walker            1                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus3.inst          669                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus3.data        34738                       # number of overall hits (Count)
system.llc.overallHits::total                  171692                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus0.mmu.dtb_walker       263933                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.mmu.itb_walker        42868                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.inst       910929                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.data    127681930                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.dtb_walker      3332654                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.itb_walker           11                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.inst         2302                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.data   2858729395                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus2.mmu.dtb_walker       207258                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus2.mmu.itb_walker            8                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus2.inst         2952                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus2.data    170963131                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus3.mmu.dtb_walker       206023                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus3.mmu.itb_walker           11                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus3.inst         2725                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus3.data    170400498                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total             3332746628                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.dtb_walker       263933                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.itb_walker        42868                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.inst       910929                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.data    127681930                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.dtb_walker      3332654                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.itb_walker           11                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.inst         2302                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.data   2858729395                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus2.mmu.dtb_walker       207258                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus2.mmu.itb_walker            8                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus2.inst         2952                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus2.data    170963131                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus3.mmu.dtb_walker       206023                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus3.mmu.itb_walker           11                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus3.inst         2725                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus3.data    170400498                       # number of overall misses (Count)
system.llc.overallMisses::total            3332746628                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus0.mmu.dtb_walker  38526458086                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.mmu.itb_walker   6259198772                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.inst 126573101999                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.data 18555894742567                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.dtb_walker 358601915986                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.itb_walker      1180507                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.inst    227218000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.data 281128203513620                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus2.mmu.dtb_walker  30050227698                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus2.mmu.itb_walker       974006                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus2.inst    306348000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus2.data 24417607305392                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus3.mmu.dtb_walker  29755000239                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus3.mmu.itb_walker      1326010                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus3.inst    289905000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus3.data 24432184182892                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      349124482598774                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.dtb_walker  38526458086                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.itb_walker   6259198772                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.inst 126573101999                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.data 18555894742567                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.dtb_walker 358601915986                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.itb_walker      1180507                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.inst    227218000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.data 281128203513620                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus2.mmu.dtb_walker  30050227698                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus2.mmu.itb_walker       974006                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus2.inst    306348000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus2.data 24417607305392                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus3.mmu.dtb_walker  29755000239                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus3.mmu.itb_walker      1326010                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus3.inst    289905000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus3.data 24432184182892                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     349124482598774                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus0.mmu.dtb_walker       266564                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.mmu.itb_walker        42912                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.inst       912980                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.data    127728041                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.dtb_walker      3345001                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.itb_walker           12                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.inst         2877                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.data   2858762457                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus2.mmu.dtb_walker       209841                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus2.mmu.itb_walker           12                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus2.inst         3687                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus2.data    170997053                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus3.mmu.dtb_walker       208241                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus3.mmu.itb_walker           12                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus3.inst         3394                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus3.data    170435236                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total           3332918320                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.dtb_walker       266564                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.itb_walker        42912                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.inst       912980                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.data    127728041                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.dtb_walker      3345001                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.itb_walker           12                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.inst         2877                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.data   2858762457                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus2.mmu.dtb_walker       209841                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus2.mmu.itb_walker           12                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus2.inst         3687                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus2.data    170997053                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus3.mmu.dtb_walker       208241                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus3.mmu.itb_walker           12                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus3.inst         3394                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus3.data    170435236                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total          3332918320                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus0.mmu.dtb_walker     0.990130                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.mmu.itb_walker     0.998975                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.inst     0.997754                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.data     0.999639                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.dtb_walker     0.996309                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.itb_walker     0.916667                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.inst     0.800139                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.data     0.999988                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus2.mmu.dtb_walker     0.987691                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus2.mmu.itb_walker     0.666667                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus2.inst     0.800651                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus2.data     0.999802                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus3.mmu.dtb_walker     0.989349                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus3.mmu.itb_walker     0.916667                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus3.inst     0.802887                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus3.data     0.999796                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.999948                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.dtb_walker     0.990130                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.itb_walker     0.998975                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.inst     0.997754                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.data     0.999639                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.dtb_walker     0.996309                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.itb_walker     0.916667                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.inst     0.800139                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.data     0.999988                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus2.mmu.dtb_walker     0.987691                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus2.mmu.itb_walker     0.666667                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus2.inst     0.800651                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus2.data     0.999802                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus3.mmu.dtb_walker     0.989349                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus3.mmu.itb_walker     0.916667                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus3.inst     0.802887                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus3.data     0.999796                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.999948                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 145970.598925                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 146010.981898                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.inst 138949.470265                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.data 145329.059034                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 107602.504186                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 107318.818182                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.inst 98704.604692                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.data 98340.264037                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus2.mmu.dtb_walker 144989.470602                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus2.mmu.itb_walker 121750.750000                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus2.inst 103776.422764                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus2.data 142823.819162                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus3.mmu.dtb_walker 144425.623542                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus3.mmu.itb_walker 120546.363636                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus3.inst 106387.155963                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus3.data 143380.943540                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   104755.783013                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 145970.598925                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 146010.981898                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.inst 138949.470265                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.data 145329.059034                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 107602.504186                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 107318.818182                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.inst 98704.604692                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.data 98340.264037                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus2.mmu.dtb_walker 144989.470602                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus2.mmu.itb_walker 121750.750000                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus2.inst 103776.422764                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus2.data 142823.819162                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus3.mmu.dtb_walker 144425.623542                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus3.mmu.itb_walker 120546.363636                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus3.inst 106387.155963                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus3.data 143380.943540                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  104755.783013                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks          1631028714                       # number of writebacks (Count)
system.llc.writebacks::total               1631028714                       # number of writebacks (Count)
system.llc.demandMshrHits::switch_cpus0.mmu.dtb_walker           92                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.inst          241                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.data          113                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.mmu.dtb_walker          740                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.mmu.itb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.inst          688                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.data        14151                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus2.mmu.dtb_walker         1722                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus2.inst         1381                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus2.data        19635                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus3.mmu.dtb_walker         1751                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus3.inst         1313                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus3.data        23494                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::total                65324                       # number of demand (read+write) MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.mmu.dtb_walker           92                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.inst          241                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.data          113                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.mmu.dtb_walker          740                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.mmu.itb_walker            3                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.inst          688                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.data        14151                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus2.mmu.dtb_walker         1722                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus2.inst         1381                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus2.data        19635                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus3.mmu.dtb_walker         1751                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus3.inst         1313                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus3.data        23494                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::total               65324                       # number of overall MSHR hits (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.dtb_walker       263841                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.itb_walker        42868                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.inst       910688                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.data    127681817                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.dtb_walker      3331914                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.itb_walker            8                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.inst         1614                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.data   2858715244                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus2.mmu.dtb_walker       205536                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus2.mmu.itb_walker            8                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus2.inst         1571                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus2.data    170943496                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus3.mmu.dtb_walker       204272                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus3.mmu.itb_walker           11                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus3.inst         1412                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus3.data    170377004                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total         3332681304                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.dtb_walker       263841                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.itb_walker        42868                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.inst       910688                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.data    127681817                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.dtb_walker      3331914                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.itb_walker            8                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.inst         1614                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.data   2858715244                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus2.mmu.dtb_walker       205536                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus2.mmu.itb_walker            8                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus2.inst         1571                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus2.data    170943496                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus3.mmu.dtb_walker       204272                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus3.mmu.itb_walker           11                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus3.inst         1412                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus3.data    170377004                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total        3332681304                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus0.data        65811                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::switch_cpus1.data        27357                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::switch_cpus2.data        27773                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::switch_cpus3.data        27390                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total       148331                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker  35219986555                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.itb_walker   5723348772                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.inst 115171497523                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.data 16959863860584                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker 316877932240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.itb_walker       826506                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.inst    148878000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.data 245392883733665                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus2.mmu.dtb_walker  27305352552                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus2.mmu.itb_walker       874006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus2.inst    175625500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus2.data 22278942723524                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus3.mmu.dtb_walker  27019518069                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus3.mmu.itb_walker      1188510                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus3.inst    172471500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus3.data 22300229328460                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  307459737145966                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker  35219986555                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.itb_walker   5723348772                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.inst 115171497523                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.data 16959863860584                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker 316877932240                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.itb_walker       826506                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.inst    148878000                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.data 245392883733665                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus2.mmu.dtb_walker  27305352552                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus2.mmu.itb_walker       874006                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus2.inst    175625500                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus2.data 22278942723524                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus3.mmu.dtb_walker  27019518069                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus3.mmu.itb_walker      1188510                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus3.inst    172471500                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus3.data 22300229328460                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 307459737145966                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus0.data   1415979003                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus1.data    636364500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus2.data    647186000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus3.data    638298500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   3337828003                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.989785                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.998975                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.inst     0.997490                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.data     0.999638                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.996088                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.inst     0.561001                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.data     0.999983                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus2.mmu.dtb_walker     0.979484                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus2.mmu.itb_walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus2.inst     0.426092                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus2.data     0.999687                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus3.mmu.dtb_walker     0.980940                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus3.mmu.itb_walker     0.916667                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus3.inst     0.416028                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus3.data     0.999658                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.999929                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.989785                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.998975                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.inst     0.997490                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.data     0.999638                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.996088                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.inst     0.561001                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.data     0.999983                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus2.mmu.dtb_walker     0.979484                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus2.mmu.itb_walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus2.inst     0.426092                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus2.data     0.999687                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus3.mmu.dtb_walker     0.980940                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus3.mmu.itb_walker     0.916667                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus3.inst     0.416028                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus3.data     0.999658                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.999929                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 133489.437028                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 133510.981898                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.inst 126466.470979                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.data 132829.123669                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 95103.874902                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 103313.250000                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.inst 92241.635688                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.data 85840.268368                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb_walker 132849.488907                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus2.mmu.itb_walker 109250.750000                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus2.inst 111792.170592                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus2.data 130329.279820                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb_walker 132272.254979                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus3.mmu.itb_walker 108046.363636                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus3.inst 122146.954674                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus3.data 130887.554100                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 92255.967223                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 133489.437028                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 133510.981898                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.inst 126466.470979                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.data 132829.123669                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 95103.874902                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 103313.250000                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.inst 92241.635688                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.data 85840.268368                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb_walker 132849.488907                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus2.mmu.itb_walker 109250.750000                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus2.inst 111792.170592                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus2.data 130329.279820                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb_walker 132272.254979                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus3.mmu.itb_walker 108046.363636                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus3.inst 122146.954674                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus3.data 130887.554100                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 92255.967223                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus0.data 21515.840862                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus1.data 23261.487005                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus2.data 23302.704065                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus3.data 23304.070829                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 22502.565229                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                    3618398626                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks    353280312                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total     353280312                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus0.data          199                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total              199                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus0.data        76619                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::switch_cpus1.data         2530                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::switch_cpus2.data          986                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::switch_cpus3.data          980                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total          81115                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.accesses::switch_cpus0.data        76818                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::switch_cpus1.data         2530                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::switch_cpus2.data          986                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::switch_cpus3.data          980                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total        81314                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus0.data     0.997409                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::switch_cpus1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::switch_cpus2.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::switch_cpus3.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.997553                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMisses::switch_cpus0.data        76619                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::switch_cpus1.data         2530                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::switch_cpus2.data          986                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::switch_cpus3.data          980                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total        81115                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus0.data   1689857249                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus1.data     55966500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus2.data     22026000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus3.data     21883000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total   1789732749                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus0.data     0.997409                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::switch_cpus3.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.997553                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 22055.328952                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 22121.146245                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 22338.742394                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 22329.591837                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 22064.140406                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus0.data         5152                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::switch_cpus2.data            2                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::switch_cpus3.data            1                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total                 5155                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus0.data     30656024                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::switch_cpus1.data   1429299943                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::switch_cpus2.data     85420359                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::switch_cpus3.data     85139610                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total         1630515936                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus0.data 4756682650570                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::switch_cpus1.data 141541897887916                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::switch_cpus2.data 12222236875695                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::switch_cpus3.data 12231011913674                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  170751829327855                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus0.data     30661176                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::switch_cpus1.data   1429299943                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::switch_cpus2.data     85420361                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::switch_cpus3.data     85139611                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total       1630521091                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus0.data     0.999832                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::switch_cpus2.data     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::switch_cpus3.data     1.000000                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus0.data 155163.065196                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::switch_cpus1.data 99028.827771                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::switch_cpus2.data 143083.417335                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::switch_cpus3.data 143658.303270                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 104722.576185                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus0.data     30656024                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::switch_cpus1.data   1429299943                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::switch_cpus2.data     85420359                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::switch_cpus3.data     85139610                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total     1630515936                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus0.data 4373482348075                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::switch_cpus1.data 123675648216186                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::switch_cpus2.data 11154481964045                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::switch_cpus3.data 11166766405442                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 150370378933748                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus0.data     0.999832                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::switch_cpus2.data     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::switch_cpus3.data     1.000000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus0.data 142663.065115                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus1.data 86528.827502                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus2.data 130583.412369                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus3.data 131158.298769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 92222.575452                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus0.data        56861                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::switch_cpus1.data        25568                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::switch_cpus2.data        25982                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::switch_cpus3.data        25600                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total       134011                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus0.data   1415979003                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus1.data    636364500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus2.data    647186000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus3.data    638298500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   3337828003                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 24902.463956                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 24889.099656                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 24909.013933                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 24933.535156                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 24907.119587                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.dtb_walker         2631                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.itb_walker           44                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.inst         2051                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.data        40959                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.dtb_walker        12347                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.itb_walker            1                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.inst          575                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.data        33062                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus2.mmu.dtb_walker         2583                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus2.mmu.itb_walker            4                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus2.inst          735                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus2.data        33920                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus3.mmu.dtb_walker         2218                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus3.mmu.itb_walker            1                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus3.inst          669                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus3.data        34737                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total           166537                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.dtb_walker       263933                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.itb_walker        42868                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.inst       910929                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.data     97025906                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.dtb_walker      3332654                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.itb_walker           11                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.inst         2302                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.data   1429429452                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus2.mmu.dtb_walker       207258                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus2.mmu.itb_walker            8                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus2.inst         2952                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus2.data     85542772                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus3.mmu.dtb_walker       206023                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus3.mmu.itb_walker           11                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus3.inst         2725                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus3.data     85260888                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total     1702230692                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb_walker  38526458086                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.itb_walker   6259198772                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.inst 126573101999                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.data 13799212091997                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb_walker 358601915986                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.itb_walker      1180507                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.inst    227218000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.data 139586305625704                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb_walker  30050227698                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus2.mmu.itb_walker       974006                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus2.inst    306348000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus2.data 12195370429697                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb_walker  29755000239                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus3.mmu.itb_walker      1326010                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus3.inst    289905000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus3.data 12201172269218                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 178372653270919                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.dtb_walker       266564                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.itb_walker        42912                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.inst       912980                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.data     97066865                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.dtb_walker      3345001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.itb_walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.inst         2877                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.data   1429462514                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus2.mmu.dtb_walker       209841                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus2.mmu.itb_walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus2.inst         3687                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus2.data     85576692                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus3.mmu.dtb_walker       208241                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus3.mmu.itb_walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus3.inst         3394                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus3.data     85295625                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total   1702397229                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.dtb_walker     0.990130                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.itb_walker     0.998975                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.inst     0.997754                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.data     0.999578                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.dtb_walker     0.996309                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.itb_walker     0.916667                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.inst     0.800139                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.data     0.999977                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus2.mmu.dtb_walker     0.987691                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus2.mmu.itb_walker     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus2.inst     0.800651                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus2.data     0.999604                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus3.mmu.dtb_walker     0.989349                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus3.mmu.itb_walker     0.916667                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus3.inst     0.802887                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus3.data     0.999593                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.999902                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 145970.598925                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb_walker 146010.981898                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.inst 138949.470265                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.data 142221.934954                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 107602.504186                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb_walker 107318.818182                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.inst 98704.604692                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.data 97651.762688                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb_walker 144989.470602                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb_walker 121750.750000                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus2.inst 103776.422764                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus2.data 142564.592479                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb_walker 144425.623542                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb_walker 120546.363636                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus3.inst 106387.155963                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus3.data 143103.978336                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 104787.590841                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrHits::switch_cpus0.mmu.dtb_walker           92                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.inst          241                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.data          113                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.mmu.dtb_walker          740                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.mmu.itb_walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.inst          688                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.data        14151                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus2.mmu.dtb_walker         1722                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus2.inst         1381                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus2.data        19635                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus3.mmu.dtb_walker         1751                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus3.inst         1313                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus3.data        23494                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::total        65324                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb_walker       263841                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb_walker        42868                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.inst       910688                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.data     97025793                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb_walker      3331914                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb_walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.inst         1614                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.data   1429415301                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb_walker       205536                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb_walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus2.inst         1571                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus2.data     85523137                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb_walker       204272                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb_walker           11                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus3.inst         1412                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus3.data     85237394                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total   1702165368                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker  35219986555                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb_walker   5723348772                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.inst 115171497523                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.data 12586381512509                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker 316877932240                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb_walker       826506                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.inst    148878000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.data 121717235517479                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb_walker  27305352552                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb_walker       874006                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus2.inst    175625500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus2.data 11124460759479                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb_walker  27019518069                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb_walker      1188510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus3.inst    172471500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus3.data 11133462923018                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 157089358212218                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.989785                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.998975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.997490                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.999577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.996088                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.561001                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.999967                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb_walker     0.979484                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb_walker     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.426092                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.999374                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb_walker     0.980940                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb_walker     0.916667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus3.inst     0.416028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.999317                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.999864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 133489.437028                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 133510.981898                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 126466.470979                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 129722.016418                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 95103.874902                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 103313.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 92241.635688                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 85151.764804                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb_walker 132849.488907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb_walker 109250.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 111792.170592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 130075.452675                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb_walker 132272.254979                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb_walker 108046.363636                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 122146.954674                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 130617.120029                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 92287.953430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus0.data          951                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::switch_cpus1.data           67                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::switch_cpus2.data           42                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::switch_cpus3.data           76                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                1136                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus0.data           45                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total                45                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus0.data        68000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total        68000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus0.data          996                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::switch_cpus1.data           67                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::switch_cpus2.data           42                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::switch_cpus3.data           76                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total            1181                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus0.data     0.045181                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.038103                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus0.data  1511.111111                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  1511.111111                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus0.data           45                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total            45                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus0.data      1464003                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total      1464003                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus0.data     0.045181                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.038103                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 32533.400000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 32533.400000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus0.data         8950                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::switch_cpus1.data         1789                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::switch_cpus2.data         1791                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::switch_cpus3.data         1790                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total        14320                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks   1631058896                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total      1631058896                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks   1631058896                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total   1631058896                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                30485.109294                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                  6312089195                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                3618431593                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      1.744427                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               6396037681000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks    778.217860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.dtb_walker     0.688119                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.itb_walker     0.116949                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.inst     2.391033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.data   341.830502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.dtb_walker    31.898764                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.itb_walker     0.000029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.inst     0.005208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.data 28413.244652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus2.mmu.dtb_walker     0.545887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus2.mmu.itb_walker     0.000031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus2.inst     0.004178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus2.data   459.441374                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus3.mmu.dtb_walker     0.546699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus3.mmu.itb_walker     0.000043                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus3.inst     0.003792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus3.data   456.174163                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.023749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.inst     0.000073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.data     0.010432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.000973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.data     0.867103                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus2.mmu.dtb_walker     0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus2.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus2.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus2.data     0.014021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus3.mmu.dtb_walker     0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus3.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus3.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus3.data     0.013921                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.930332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses              110266687417                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses             110266687417                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples 1631028714.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb_walker::samples    263841.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb_walker::samples     42868.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples    910688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples 127681771.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb_walker::samples   3331914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb_walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples      1614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples 2858715244.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb_walker::samples    205536.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb_walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples      1571.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples 170943496.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb_walker::samples    204272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb_walker::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples      1412.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples 170377004.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000070818250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds    101873026                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds    101873026                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState          7093898140                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState         1536120174                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                  3332681304                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                 1631028714                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                3332681304                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts               1631028714                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     31437                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6            3332681304                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6           1631028714                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0              1147059116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1               913240876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2               551029464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3               211253307                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                75771165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                79082958                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                75274118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                64992656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                53915706                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                40634592                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10               30717570                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11               25338767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12               21954234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13               19599189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14               18188794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                4578222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                  46219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                   4060                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                    230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 101604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 135844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17               21140893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18               47571929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19               73889353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20               89614326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21               94867997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22              101579048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23              105899918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24              112425875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25              112224662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26              110557996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27              112289895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28              117680919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29              112837440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30              114422623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31              127107678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32              108201536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33               10703074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                7383109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                5812862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                4725883                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                3952782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                3357555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                2929229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                2627805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                2435819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                2330777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                2262709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                2192798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                2092927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                1979385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                1848504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                1719760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                1611185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                1492848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                1378342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                1261151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                1149691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                1114148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 790994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 416585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 250552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 155899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 105508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  82443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  88419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  94462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 131956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples    101873026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.714070                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     27.004817                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     39.346514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047    101873025    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::51200-53247            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total     101873026                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples    101873026                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.010408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.009438                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.191958                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::15                1      0.00%      0.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16        101372665     99.51%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17           325612      0.32%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            29265      0.03%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19            31320      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            26520      0.03%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21            52002      0.05%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22            34504      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              573      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               28      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              524      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total     101873026                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys            213291603456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys         104385837696                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2270560226.63761330                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1111222042.76400709                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  87392547242999                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      17606.30                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb_walker     16885824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb_walker      2743552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst     58284032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data   8171633344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb_walker    213242496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb_walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       103296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data 182957775616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb_walker     13154304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb_walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst       100544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data  10940383744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb_walker     13073408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb_walker          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst        90368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data  10904128256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks 104385837696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb_walker 179755.225930926419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb_walker 29206.025694289190                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 620452.951560157468                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 86989761.232582539320                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb_walker 2270037.461396889761                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb_walker 5.450410692225                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 1099.620357156451                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 1947646516.490626811981                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb_walker 140031.951504652010                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb_walker 5.450410692225                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 1070.324399685740                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 116464032.295596271753                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb_walker 139170.786615280434                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb_walker 7.494314701810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 961.997487177763                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 116078080.538863763213                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1111222042.764007091522                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb_walker       263841                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb_walker        42868                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst       910688                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data    127681817                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb_walker      3331914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb_walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst         1614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data   2858715244                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb_walker       205536                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb_walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst         1571                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data    170943496                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb_walker       204272                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb_walker           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst         1412                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data    170377004                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks   1631028714                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb_walker  23355041491                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb_walker   3798309535                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst  72114962871                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data 11288818769514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb_walker 168627287509                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb_walker       469250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst     75375522                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data 119952768491055                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb_walker  18067639794                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb_walker       516999                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst    100006532                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data 14648407621932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb_walker  17844938445                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb_walker       697248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst    101939760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data 14694773236358                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2263566891599551                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb_walker     88519.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb_walker     88604.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     79187.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     88413.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb_walker     50609.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb_walker     58656.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     46701.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     41960.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb_walker     87904.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb_walker     64624.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     63657.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     85691.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb_walker     87358.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb_walker     63386.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     72195.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     86248.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1387815.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb_walker     16885824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb_walker      2743552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst     58284032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data   8171636288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb_walker    213242496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb_walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       103296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data 182957775616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb_walker     13154304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb_walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst       100544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data  10940383744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb_walker     13073408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb_walker          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst        90368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data  10904128256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total   213291603456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst     58284032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       103296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst       100544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst        90368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     58578240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks 104385837696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total 104385837696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb_walker       263841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb_walker        42868                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst       910688                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data    127681817                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb_walker      3331914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb_walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst         1614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data   2858715244                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb_walker       205536                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb_walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst         1571                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data    170943496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb_walker       204272                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb_walker           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst         1412                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data    170377004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total      3332681304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks   1631028714                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total     1631028714                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb_walker       179755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb_walker        29206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst       620453                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data     86989793                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb_walker      2270037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb_walker            5                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst         1100                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data   1947646516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb_walker       140032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb_walker            5                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst         1070                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data    116464032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb_walker       139171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb_walker            7                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst          962                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data    116078081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2270560227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst       620453                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst         1100                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst         1070                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst          962                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        623585                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1111222043                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1111222043                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1111222043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb_walker       179755                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb_walker        29206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst       620453                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data     86989793                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb_walker      2270037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb_walker            5                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst         1100                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data   1947646516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb_walker       140032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb_walker            5                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst         1070                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data    116464032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb_walker       139171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb_walker            7                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst          962                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data    116078081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3381782269                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts           3332681258                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts          1631028714                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0    208162960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1    208279709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2    207803090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3    207336106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4    207903125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5    208504572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6    208156040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7    208267498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8    208197340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9    209246707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10    208150749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11    208623418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12    208413484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13    208178538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14    208860715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15    208597207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0    101871283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1    102035356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2    101765907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3    101648499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4    101876044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5    101872294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6    102014299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7    102091522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8    101894407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9    102205942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10    101668984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11    102273169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12    101760114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13    101740553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14    102229394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15    102080947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            98401081716315                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          16663406290000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       160888855303815                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                29526.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48276.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits          2865610335                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits         1484488211                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples    613611426                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   517.717606                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   318.562817                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   409.361599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127    135026099     22.01%     22.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255    128365344     20.92%     42.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383     40787538      6.65%     49.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511     23903477      3.90%     53.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639     27285172      4.45%     57.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767     18792429      3.06%     60.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895     16370931      2.67%     63.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023     31530843      5.14%     68.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151    191549593     31.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total    613611426                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead          213291600512                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten       104385837696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2270.560195                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1111.222043                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   26.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               17.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.68                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    2170479939180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1153637446665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   11883909534000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  4255214564880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6898772833680.000977                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 30935713779330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 7564938290880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  64862666388615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   690.484708                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 18523527740822                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2918262620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 66100047358178                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2210705642460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1175017915005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   11911434648120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  4258755322200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6898772833680.000977                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 31551761715540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 7046161081440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  65052609158445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   692.506712                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 17221178789758                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2918262620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 67402396309242                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               420327                       # Transaction distribution (Count)
system.membus.transDist::ReadResp          1702585695                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               55199                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              55199                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty    1631028714                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict        1701431503                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               173                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq         1630516011                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp        1630515936                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq     1702165368                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          81115                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       134016                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       706650                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio       110380                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port   9997904188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total   9998855240                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total              9998855240                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       186542                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      1413300                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio       220748                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port 317677441152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total 317679261754                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total             317679261754                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              203                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples         3332910998                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0               3332910998    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total           3332910998                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy               12498                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy          149800126                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy           37618935                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       15410881051338                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       17426768230517                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests     6665254321                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests   3332736413                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles             14299847620                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             3677975773                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          763695                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            3715060862                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued        241885                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined     25011681                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined     21622706                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved       124514                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples  14093183717                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.263607                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     0.896731                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0      12630525332     89.62%     89.62% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        360606252      2.56%     92.18% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2        523386236      3.71%     95.89% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3        256925277      1.82%     97.72% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4        132812449      0.94%     98.66% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5        138369998      0.98%     99.64% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         42719409      0.30%     99.94% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7          5220045      0.04%     99.98% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          2618719      0.02%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total  14093183717                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu         335347      1.74%      1.74% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult         79047      0.41%      2.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv         172212      0.89%      3.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%      3.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            1      0.00%      3.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%      3.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult          895      0.00%      3.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc       463458      2.40%      5.45% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%      5.45% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc      1149459      5.96%     11.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu        784018      4.06%     15.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp        203532      1.05%     16.52% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt           302      0.00%     16.52% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc       485381      2.52%     19.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     19.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     19.04% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift       400935      2.08%     21.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     21.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     21.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     21.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd          817      0.00%     21.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     21.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp         5117      0.03%     21.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     21.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     21.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     21.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult          291      0.00%     21.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc       237593      1.23%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     22.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      10724770     55.58%     77.96% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite      4252772     22.04%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass       775226      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu   1423189600     38.31%     38.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult      1843190      0.05%     38.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        64667      0.00%     38.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd      3324620      0.09%     38.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp        68230      0.00%     38.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt        22813      0.00%     38.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult      1105256      0.03%     38.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc    763718725     20.56%     59.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv         1824      0.00%     59.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc      4001466      0.11%     59.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     59.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd       279576      0.01%     59.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2298799      0.06%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp      1117007      0.03%     59.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt      1695962      0.05%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      4488433      0.12%     59.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     59.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift      1680561      0.05%     59.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     59.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     59.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd      2215932      0.06%     59.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp      1114465      0.03%     59.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       551760      0.01%     59.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      2238060      0.06%     59.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc      2290748      0.06%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead   1218215829     32.79%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite    278758113      7.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   3715060862                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.259797                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   19295947                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.005194                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads     17051213244                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1501734020                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1471559759                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads      4491630029                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites     2202203972                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses   2195149016                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1480287457                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses         2253294126                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               3695869255                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts           1207491360                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts          3173289                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                     553224                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                1478873390                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches             253614606                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           271382030                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  0.258455                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                1158665                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles              206663903                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles        160485248720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         2975108351                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           3653727787                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      4.806496                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 4.806496                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      0.208052                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 0.208052                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        2912789990                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites        994620819                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads        4921256188                       # number of vector regfile reads (Count)
system.switch_cpus0.ccRegfileReads          720326880                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         720580051                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads      24431507810                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites       778859347                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads   1184381000                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    272610198                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads     10810785                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     24824208                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups      261156815                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted    251805098                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      2024568                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups    219994164                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits      219037540                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.995652                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        3646682                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect        18970                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups      1008365                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       480815                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses       527550                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted        60110                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts     25035990                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       639181                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      2199976                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples  14088831558                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.259366                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.128303                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0  13075612847     92.81%     92.81% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    263132867      1.87%     94.68% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2    129664841      0.92%     95.60% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3    136840129      0.97%     96.57% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4    228439220      1.62%     98.19% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5     62659356      0.44%     98.63% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      8026155      0.06%     98.69% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     29678972      0.21%     98.90% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    154777171      1.10%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total  14088831558                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   2975544262                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    3654163698                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs         1448228945                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads           1177930342                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                264250                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars             922244                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches         252007885                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions   2194849350                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         2622828096                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2809484                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass       258258      0.01%      0.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu   1411818393     38.64%     38.64% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult      1803946      0.05%     38.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        56353      0.00%     38.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3324507      0.09%     38.78% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp        57456      0.00%     38.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt        21834      0.00%     38.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult      1105219      0.03%     38.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc    763716401     20.90%     59.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv         1824      0.00%     59.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc      3979483      0.11%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd       278160      0.01%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2260848      0.06%     59.90% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp      1109904      0.03%     59.93% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt      1678080      0.05%     59.97% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      4454887      0.12%     60.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     60.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift      1667136      0.05%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      2208864      0.06%     60.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp      1105344      0.03%     60.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       551760      0.02%     60.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      2219808      0.06%     60.31% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc      2256288      0.06%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead   1177930342     32.24%     92.60% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite    270298603      7.40%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   3654163698                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    154777171                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       242870783                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles  13374862700                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         74023488                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles    399060545                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       2366199                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved    216006180                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       339621                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    3692305995                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       837963                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     99513304                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            3054164087                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches          261156815                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches    223165037                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles          13977124771                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles        5406133                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles           8738994                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles      1442664                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles      3657273                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         1712                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         1929                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines         38045520                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes       559322                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes           13655                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples  14093183717                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.265779                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     1.417902                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0     13600561642     96.50%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         3765676      0.03%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2         7245024      0.05%     96.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3         4646487      0.03%     96.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        18275541      0.13%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5         5340646      0.04%     96.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6         5563559      0.04%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         1996060      0.01%     96.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       445789082      3.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total  14093183717                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.018263                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               0.213580                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          2366199                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          29741059                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles      5679574896                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    3679292692                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts      4581287                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts      1184381000                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      272610198                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts       695311                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents           201283                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents      5678570832                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       223056                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      1295269                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect       992615                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      2287884                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      3667952045                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     3666708775                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       2618853433                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       3490396804                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               0.256416                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.750302                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads             701067                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads        6450658                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses         7636                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       223056                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores       2311595                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads      1493110                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache      20802278                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples   1177930302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean   148.336183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev   195.208133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     601301142     51.05%     51.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19     30758330      2.61%     53.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29      9645921      0.82%     54.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      5366959      0.46%     54.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49      2817046      0.24%     55.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59      1890814      0.16%     55.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69      1458674      0.12%     55.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79      2663114      0.23%     55.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89      2041671      0.17%     55.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99      1630980      0.14%     55.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109      1280171      0.11%     56.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119      1017040      0.09%     56.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129       902462      0.08%     56.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139       931952      0.08%     56.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149      1046865      0.09%     56.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159      1051429      0.09%     56.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169      1109467      0.09%     56.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179      2149981      0.18%     56.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189      2455475      0.21%     57.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199     25894867      2.20%     59.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209     21379060      1.81%     61.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219     15688463      1.33%     62.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229     12620694      1.07%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239     13249927      1.12%     64.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249     26670590      2.26%     66.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259     43771498      3.72%     70.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269     32315501      2.74%     73.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279     27350799      2.32%     75.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289     23356425      1.98%     77.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299     19774785      1.68%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows    244338200     20.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value        11459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total   1177930302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.alignFaults                 0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.prefetchFaults              1                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus0.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus0.mmu.permsFaults            560098                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readHits       1182574560                       # Read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses        8979562                       # Read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits       271349893                       # Write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses       7243777                       # Write misses (Count)
system.switch_cpus0.mmu.dtb.inserts           1781157                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.readAccesses   1191554122                       # Read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses    278593670                       # Write accesses (Count)
system.switch_cpus0.mmu.dtb.hits           1453924453                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses           16223339                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses       1470147792                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb_walker.walks     16021695                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongDescriptor     16021695                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2        27371                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      1552143                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.squashedBefore     14416333                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::samples      1605362                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::mean 19810.508471                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::stdev 198046.726373                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::0-524287      1588024     98.92%     98.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::524288-1.04858e+06         5209      0.32%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.57286e+06         3394      0.21%     99.46% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.57286e+06-2.09715e+06         2813      0.18%     99.63% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.09715e+06-2.62144e+06         2786      0.17%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.62144e+06-3.14573e+06         2227      0.14%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::3.14573e+06-3.67002e+06          784      0.05%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::3.67002e+06-4.1943e+06          107      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::4.1943e+06-4.71859e+06           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::4.71859e+06-5.24288e+06            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::total      1605362                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::samples     15974175                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::mean 40416.648278                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::gmean 14646.666752                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::stdev 124662.960045                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::0-524287     15908128     99.59%     99.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::524288-1.04858e+06        36920      0.23%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.57286e+06         7032      0.04%     99.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.57286e+06-2.09715e+06         5489      0.03%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.09715e+06-2.62144e+06         4498      0.03%     99.92% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.62144e+06-3.14573e+06         6801      0.04%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::3.14573e+06-3.67002e+06         4406      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::3.67002e+06-4.1943e+06          764      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::4.1943e+06-4.71859e+06          103      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::4.71859e+06-5.24288e+06           34      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::total     15974175                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::samples 7150752651756                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::mean     0.224348                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::stdev     1.197731                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::0-3 7110426759256     99.44%     99.44% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::4-7   8924839500      0.12%     99.56% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::8-11  10479998000      0.15%     99.71% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::12-15  11687109000      0.16%     99.87% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::16-19    742935500      0.01%     99.88% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::20-23   3117986500      0.04%     99.92% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::24-27   3213664000      0.04%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::28-31   2158781500      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::32-35        13000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::36-39       390000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::40-43        11000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::44-47         2000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::48-51       162500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::total 7150752651756                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pageSizes::4KiB      1552143     98.27%     98.27% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::2MiB        27371      1.73%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::total      1579514                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Data     16021695                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::total     16021695                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Data      1579514                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::total      1579514                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin::total     17601209                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits         38473110                       # Inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses         170071                       # Inst misses (Count)
system.switch_cpus0.mmu.itb.inserts            158586                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.instAccesses     38643181                       # Inst accesses (Count)
system.switch_cpus0.mmu.itb.hits             38473110                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses             170071                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses         38643181                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb_walker.walks        60381                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb_walker.walksLongDescriptor        60381                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2         3205                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        45691                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.squashedBefore         3290                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::samples        57091                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::mean  2743.847542                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::stdev 22750.924260                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::0-65535        56202     98.44%     98.44% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::65536-131071          394      0.69%     99.13% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::131072-196607          301      0.53%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::196608-262143          123      0.22%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::262144-327679           32      0.06%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::327680-393215           20      0.04%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::393216-458751            6      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::458752-524287            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::524288-589823            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::589824-655359            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::851968-917503            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::total        57091                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::samples        52186                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::mean 151179.003947                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::gmean 100251.201899                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::stdev 115189.925365                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::0-131071        21293     40.80%     40.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::131072-262143        26708     51.18%     91.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::262144-393215         1892      3.63%     95.61% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::393216-524287         1280      2.45%     98.06% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::524288-655359          646      1.24%     99.30% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::655360-786431          263      0.50%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::786432-917503           82      0.16%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::917504-1.04858e+06           19      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::1.04858e+06-1.17965e+06            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::total        52186                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::samples 544560793508                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::mean     0.819154                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::stdev     0.384952                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::0  98494543468     18.09%     18.09% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::1 446053269040     81.91%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::2     12981000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::total 544560793508                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pageSizes::4KiB        45691     93.45%     93.45% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::2MiB         3205      6.55%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::total        48896                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        60381                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::total        60381                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        48896                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::total        48896                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin::total       109277                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.l2_shared.partialHits     15849322                       # partial translation hits (Count)
system.switch_cpus0.mmu.l2_shared.instHits       156899                       # Inst hits (Count)
system.switch_cpus0.mmu.l2_shared.instMisses        13172                       # Inst misses (Count)
system.switch_cpus0.mmu.l2_shared.readHits      8771159                       # Read hits (Count)
system.switch_cpus0.mmu.l2_shared.readMisses       208403                       # Read misses (Count)
system.switch_cpus0.mmu.l2_shared.writeHits      7232597                       # Write hits (Count)
system.switch_cpus0.mmu.l2_shared.writeMisses        11180                       # Write misses (Count)
system.switch_cpus0.mmu.l2_shared.inserts      1641407                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushedEntries         1280                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.l2_shared.readAccesses      8979562                       # Read accesses (Count)
system.switch_cpus0.mmu.l2_shared.writeAccesses      7243777                       # Write accesses (Count)
system.switch_cpus0.mmu.l2_shared.instAccesses       170071                       # Inst accesses (Count)
system.switch_cpus0.mmu.l2_shared.hits       16160655                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.l2_shared.misses       232755                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.l2_shared.accesses     16393410                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus0.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus0.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus0.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus0.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions            9                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 20060656090110.750000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 40118710130452.937500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::underflows            2     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            1     25.00%     75.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value 80238721222501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON   1004056057                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 80242624360443                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 13694246894500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       2366199                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       300433348                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles     5745507425                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles     69360652                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        414393076                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles   7561123015                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    3686930973                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents       346629                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents      29111995                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents    6298729719                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents    1216911280                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands   5054366288                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups        11409984894                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2886041308                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups      2592839852                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps   5017237917                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps        37128371                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing         484095                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        65628                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts       1284882509                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads             17613175981                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             7362755888                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      2975108351                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        3653727787                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles            174785094491                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded            34311288912                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded           41693                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued           47652737820                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued         21787                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      2384804                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined      1859017                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved         5262                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples 174784756764                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.272637                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     0.930049                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0     158379722763     90.61%     90.61% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1       2294906670      1.31%     91.93% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2       3951799645      2.26%     94.19% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3       4949052011      2.83%     97.02% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4       4089874183      2.34%     99.36% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5        823012792      0.47%     99.83% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         66181311      0.04%     99.87% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7        106231843      0.06%     99.93% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8        123975546      0.07%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total 174784756764                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu          37452      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult         73476      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv         193559      0.01%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead    2101837497     99.10%     99.11% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite     18803271      0.89%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         1794      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu  17156554987     36.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       137606      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        57968      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     36.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead  18914626300     39.69%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite  11581359165     24.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total  47652737820                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.272636                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                 2120945255                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.044508                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads    272211199219                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites    34313796613                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses  34310217180                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads             227                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites            118                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses           68                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses        49773681171                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                110                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts              47436041341                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts          18844329455                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts           119372                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                      83239                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs               30279354145                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches            1430514301                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts         11435024690                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  0.271396                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                   6271                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                 337727                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts        14298299712                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps          34308945801                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                     12.224187                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                12.224187                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.081805                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.081805                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads       57804687708                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites      27161880561                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads                97                       # number of vector regfile reads (Count)
system.switch_cpus1.ccRegfileReads         4289025068                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites        4288883769                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads     177569662328                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           31016                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads   5718750312                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores  11435263320                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       259615                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       132938                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups     1430893579                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted   1430178540                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect         9450                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups   1429963575                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits     1429961501                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.999999                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed         301628                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups        35459                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits        34852                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses          607                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted          917                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts      2410160                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls        36431                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts         8955                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples 174784399568                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.196293                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.156604                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0 169078477427     96.74%     96.74% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1     19876147      0.01%     96.75% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2   1391041122      0.80%     97.54% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3       186207      0.00%     97.54% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4       784128      0.00%     97.54% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5     12043571      0.01%     97.55% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6   1397183014      0.80%     98.35% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     18405688      0.01%     98.36% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8   2866402264      1.64%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total 174784399568                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted  14298381302                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted   34309027391                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs        17153211662                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads           5718282413                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                  3676                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              27159                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches        1430314043                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions           64                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer        32879300836                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       191377                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu  17155654166     50.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       123612      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        37947      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead   5718282413     16.67%     66.67% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite  11434929249     33.33%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total  34309027391                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples   2866402264                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles      1430434772                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles 169064771185                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles       1404635116                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles   2884845118                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles         70573                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved   1429890982                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred          499                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts   34312066630                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts         1747                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles   2860361005                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts           14301927024                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches         1430893579                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches   1430297981                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles         171922953785                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         142135                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles               238                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles      1231734                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingDrainCycles           38                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       138886                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines       2860050038                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes        27280                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes               2                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples 174784756764                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     0.196318                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     1.155086                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0    169003482289     96.69%     96.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1       124185927      0.07%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2      1367700545      0.78%     97.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3          219474      0.00%     97.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4          212407      0.00%     97.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5          151704      0.00%     97.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6      1367491091      0.78%     98.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7       123968051      0.07%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8      2797345276      1.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total 174784756764                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.008187                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               0.081826                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles            70573                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles           6187043                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles    129958856427                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts   34311413844                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts         1137                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts      5718750312                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts    11435263320                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts        20391                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents            32275                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents    129958798190                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents        81425                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect         8027                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect         5475                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts        13502                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit     34310295755                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount    34310217248                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst      18592827505                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst      32524418405                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               0.196299                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.571657                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads              50224                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads         467899                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        81425                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        334071                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads        88982                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache    2846184057                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples   5718282413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean   297.495129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev   125.022803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9        917370      0.02%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19        22091      0.00%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29      1162427      0.02%      0.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39       130261      0.00%      0.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49        46942      0.00%      0.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59      1564665      0.03%      0.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69        99239      0.00%      0.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        55596      0.00%      0.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89       200237      0.00%      0.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99       634029      0.01%      0.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109       244097      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119        25159      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        63377      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139       139331      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        29933      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        27099      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        53554      0.00%      0.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179      1395440      0.02%      0.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189      4766568      0.08%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199    234176738      4.10%      4.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209   1381741991     24.16%     28.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219    384454714      6.72%     35.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229    200182136      3.50%     38.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239    251806255      4.40%     43.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249    178516761      3.12%     46.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259    287439652      5.03%     51.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269    295440055      5.17%     56.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279    147057734      2.57%     58.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289    188417239      3.29%     62.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299    161523936      2.82%     65.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows   1995947787     34.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         2800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total   5718282413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.alignFaults                 0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.prefetchFaults              0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus1.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus1.mmu.permsFaults              4930                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readHits       5718645763                       # Read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses       70320866                       # Read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits     11435017956                       # Write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses     146328713                       # Write misses (Count)
system.switch_cpus1.mmu.dtb.inserts          25251177                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.readAccesses   5788966629                       # Read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses  11581346669                       # Write accesses (Count)
system.switch_cpus1.mmu.dtb.hits          17153663719                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses          216649579                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses      17370313298                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb_walker.walks    216577216                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongDescriptor    216577216                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2        38381                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     25140433                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.squashedBefore    191398246                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::samples     25178970                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::mean   123.510136                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::stdev  6497.698219                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::0-131071     25168391     99.96%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::131072-262143         4779      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::262144-393215         4131      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::393216-524287          749      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::524288-655359          766      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::655360-786431          103      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::786432-917503           30      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::917504-1.04858e+06           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.17965e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::1.17965e+06-1.31072e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::1.31072e+06-1.44179e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::1.57286e+06-1.70394e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::total     25178970                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::samples    216576460                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::mean 33098.724072                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::gmean 16925.553945                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::stdev 51950.983879                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::0-131071    208124653     96.10%     96.10% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::131072-262143      7052072      3.26%     99.35% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::262144-393215       954698      0.44%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::393216-524287       361567      0.17%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::524288-655359        67845      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::655360-786431        11713      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::786432-917503         3443      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06          376      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.17965e+06           72      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.17965e+06-1.31072e+06           12      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.31072e+06-1.44179e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.44179e+06-1.57286e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.57286e+06-1.70394e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::1.70394e+06-1.83501e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::total    216576460                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::samples 87393375576756                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::mean     0.078911                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::stdev     1.054477                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::0-3 86906361918756     99.44%     99.44% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::4-7 260216291500      0.30%     99.74% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::8-11  49861584000      0.06%     99.80% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::12-15  81798956500      0.09%     99.89% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::16-19  15029396000      0.02%     99.91% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::20-23  48364449500      0.06%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::24-27   1170468000      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::28-31  30330072000      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::32-35    242178500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::36-39         2500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::40-43         4500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::44-47         2500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::48-51         4500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::52-55       248000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::total 87393375576756                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pageSizes::4KiB     25140433     99.85%     99.85% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::2MiB        38381      0.15%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::total     25178814                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Data    216577216                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::total    216577216                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Data     25178814                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::total     25178814                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin::total    241756030                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits       2860053623                       # Inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses              7                       # Inst misses (Count)
system.switch_cpus1.mmu.itb.inserts                 7                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            7                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.instAccesses   2860053630                       # Inst accesses (Count)
system.switch_cpus1.mmu.itb.hits           2860053623                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses                  7                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses       2860053630                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb_walker.walks            7                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb_walker.walksLongDescriptor            7                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::mean 79642.857143                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::stdev 210715.193703                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::0-65535            6     85.71%     85.71% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::524288-589823            1     14.29%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::samples            7                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::mean       309500                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::gmean 136229.975569                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::stdev 348357.574914                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::0-65535            3     42.86%     42.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::65536-131071            1     14.29%     57.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::524288-589823            2     28.57%     85.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::851968-917503            1     14.29%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::total            7                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::samples    831288756                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::0    831288756    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::total    831288756                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pageSizes::4KiB            2     28.57%     28.57% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::2MiB            5     71.43%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::total            7                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin::total           14                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.l2_shared.partialHits    214332747                       # partial translation hits (Count)
system.switch_cpus1.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus1.mmu.l2_shared.instMisses            7                       # Inst misses (Count)
system.switch_cpus1.mmu.l2_shared.readHits     69522370                       # Read hits (Count)
system.switch_cpus1.mmu.l2_shared.readMisses       798496                       # Read misses (Count)
system.switch_cpus1.mmu.l2_shared.writeHits    144882740                       # Write hits (Count)
system.switch_cpus1.mmu.l2_shared.writeMisses      1445973                       # Write misses (Count)
system.switch_cpus1.mmu.l2_shared.inserts     25235505                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushedEntries         1280                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.l2_shared.readAccesses     70320866                       # Read accesses (Count)
system.switch_cpus1.mmu.l2_shared.writeAccesses    146328713                       # Write accesses (Count)
system.switch_cpus1.mmu.l2_shared.instAccesses            7                       # Inst accesses (Count)
system.switch_cpus1.mmu.l2_shared.hits      214405110                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.l2_shared.misses      2244476                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.l2_shared.accesses    216649586                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus1.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus1.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus1.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus1.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles         70573                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles      2159012512                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles   129965568950                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles     33164393                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles       3559349013                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles  39067591323                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts   34311645810                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        32919                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        220755                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents         63035                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents   38424762689                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands  31452303228                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups        48608686838                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups     44317846678                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups              95                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps  31449881469                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         2421759                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         175097                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        16474                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts      12920176988                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads            206229407893                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes            68623229389                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts     14298299712                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps       34308945801                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles             14299841935                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             2058186928                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded           43934                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            2802093876                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued         21779                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined      2361750                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined      1806194                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved         6607                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples  14299384878                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      0.195959                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     0.806568                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0      13338632270     93.28%     93.28% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        146297716      1.02%     94.30% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2        229257466      1.60%     95.91% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3        277739681      1.94%     97.85% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4        223251273      1.56%     99.41% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         57280818      0.40%     99.81% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         11297590      0.08%     99.89% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7          8157049      0.06%     99.95% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          7471015      0.05%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total  14299384878                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu          37496      0.03%      0.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult         74043      0.07%      0.10% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv         193819      0.18%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead     107911698     98.03%     98.30% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      1868157      1.70%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass         1792      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu   1030016388     36.76%     36.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult       138355      0.00%     36.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv        57841      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     36.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead   1078643529     38.49%     75.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite    693235971     24.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   2802093876                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                0.195953                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                  110085213                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.039287                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads     20013679484                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     2060674431                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   2057154635                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads             138                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites             64                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses           64                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         2912177223                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                 74                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               2788271976                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts           1074114360                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts           103014                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                      79629                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                1758116415                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              86643195                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           684002055                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  0.194986                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                   6342                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                 457057                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles        160485252099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          859507952                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           2055869112                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                     16.637242                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                16.637242                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      0.060106                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 0.060106                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        3409835480                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites       1628199167                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileReads                64                       # number of vector regfile reads (Count)
system.switch_cpus2.ccRegfileReads          257412099                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         257280354                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads      14615572226                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           31953                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    343231685                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    684218271                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads       266076                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores       150599                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       87027703                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     86311106                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect         6254                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     86084616                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits       86081633                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.999965                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed         307381                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect           27                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups        30950                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits        30198                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses          752                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted         1106                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts      2374039                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls        37327                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts         5374                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples  14299031634                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     0.143782                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     0.996495                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0  13959690317     97.63%     97.63% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1      2643739      0.02%     97.65% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     79267871      0.55%     98.20% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3       147917      0.00%     98.20% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4       182633      0.00%     98.20% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5       908168      0.01%     98.21% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6     79411610      0.56%     98.76% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7      1652658      0.01%     98.78% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8    175126721      1.22%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total  14299031634                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    859585478                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    2055946638                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs         1026672459                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            342769395                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                  3859                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              27705                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          86436995                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions           64                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1970100901                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls       191905                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu   1029112292     50.06%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult       123921      0.01%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv        37966      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    342769395     16.67%     66.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite    683903064     33.26%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   2055946638                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples    175126721                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        87133768                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles  13954359032                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         85854725                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles    171969781                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles         67568                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     86014120                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred          888                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    2058924775                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts         3508                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    172649576                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             863113154                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           87027703                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     86419212                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles          14125294461                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles         136895                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles              1365                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles      1233486                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       137401                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles          138                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.cacheLines        172278787                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes        23945                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples  14299384878                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     0.144068                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     0.993531                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0     13955241358     97.59%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         1006112      0.01%     97.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        85398153      0.60%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3          228048      0.00%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4          211355      0.00%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5          148833      0.00%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        85186397      0.60%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7          828525      0.01%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       171136097      1.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total  14299384878                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.006086                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               0.060358                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles            67568                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles           6287891                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles      7105764155                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    2058310491                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts         1243                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       343231685                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      684218271                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        21160                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents            32109                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents      7105702977                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents        81945                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect         3455                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect         6552                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts        10007                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      2057235039                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     2057154699                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1095793059                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1933552037                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               0.143859                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.566725                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads              50721                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads         462290                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation        81945                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores        315207                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads        92769                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache     169586293                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    342769395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean   403.426666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev   159.850545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9        925184      0.27%      0.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19        16362      0.00%      0.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29       372873      0.11%      0.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39        44925      0.01%      0.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49        37517      0.01%      0.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59        31852      0.01%      0.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69        31856      0.01%      0.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        31868      0.01%      0.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        26745      0.01%      0.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99        58959      0.02%      0.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        19901      0.01%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119        15475      0.00%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        13089      0.00%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        12797      0.00%      0.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        11256      0.00%      0.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        14258      0.00%      0.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        13309      0.00%      0.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179        16377      0.00%      0.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189       100705      0.03%      0.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199      1120555      0.33%      0.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209      6322638      1.84%      2.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219      6999336      2.04%      4.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229      6143571      1.79%      6.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239      5909907      1.72%      8.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249      5920682      1.73%      9.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259     11698123      3.41%     13.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269     16649819      4.86%     18.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279     14870639      4.34%     22.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289     12181880      3.55%     26.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299     11609461      3.39%     29.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows    241547476     70.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         2715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    342769395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.alignFaults                 0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.prefetchFaults              0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus2.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus2.mmu.permsFaults              4944                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readHits        343136277                       # Read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses        4563558                       # Read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits       683995527                       # Write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses       9227992                       # Write misses (Count)
system.switch_cpus2.mmu.dtb.inserts           1584259                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.readAccesses    347699835                       # Read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses    693223519                       # Write accesses (Count)
system.switch_cpus2.mmu.dtb.hits           1027131804                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses           13791550                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses       1040923354                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb_walker.walks     13719027                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb_walker.walksLongDescriptor     13719027                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         2564                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      1509172                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb_walker.squashedBefore     12207106                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::samples      1511921                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::mean   305.886022                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::stdev 12525.370860                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::0-131071      1510968     99.94%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::131072-262143          277      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::262144-393215           63      0.00%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::393216-524287          244      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::524288-655359          250      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::655360-786431           79      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::786432-917503           24      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::917504-1.04858e+06            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.17965e+06            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::1.17965e+06-1.31072e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::1.44179e+06-1.57286e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::1.70394e+06-1.83501e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkWaitTime::total      1511921                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::samples     13718118                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::mean 38609.014115                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::gmean 16886.257986                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::stdev 68629.206258                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::0-131071     12218322     89.07%     89.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::131072-262143      1317394      9.60%     98.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::262144-393215       110495      0.81%     99.48% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::393216-524287        48138      0.35%     99.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::524288-655359        17081      0.12%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::655360-786431         4853      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::786432-917503         1382      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06          355      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.17965e+06           75      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::1.17965e+06-1.31072e+06           11      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::1.31072e+06-1.44179e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::1.44179e+06-1.57286e+06            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::1.57286e+06-1.70394e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::1.70394e+06-1.83501e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.walkServiceTime::total     13718118                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::samples 7150750671756                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::mean     0.081860                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::stdev     1.014389                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::0-3 7114451630756     99.49%     99.49% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::4-7  18903189500      0.26%     99.76% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::8-11   3879889000      0.05%     99.81% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::12-15   6489868500      0.09%     99.90% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::16-19   1179815000      0.02%     99.92% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::20-23   3360254500      0.05%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::24-27    110040000      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::28-31   2344269500      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::32-35     29569500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::36-39        30000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::40-43       445000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::44-47       421000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::48-51        71000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::52-55       990500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::56-59       188000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pendingWalks::total 7150750671756                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb_walker.pageSizes::4KiB      1509172     99.83%     99.83% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb_walker.pageSizes::2MiB         2564      0.17%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb_walker.pageSizes::total      1511736                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin_Requested::Data     13719027                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin_Requested::total     13719027                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin_Completed::Data      1511736                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin_Completed::total      1511736                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.requestOrigin::total     15230763                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits        172282360                       # Inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses              7                       # Inst misses (Count)
system.switch_cpus2.mmu.itb.inserts                 7                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            7                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.instAccesses    172282367                       # Inst accesses (Count)
system.switch_cpus2.mmu.itb.hits            172282360                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses                  7                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses        172282367                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb_walker.walks            7                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb_walker.walksLongDescriptor            7                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb_walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkWaitTime::0            7    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::samples            7                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::mean 209928.571429                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::gmean 105646.674562                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::stdev 253751.096643                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::0-65535            3     42.86%     42.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::65536-131071            1     14.29%     57.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::131072-196607            1     14.29%     71.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::524288-589823            1     14.29%     85.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::589824-655359            1     14.29%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.walkServiceTime::total            7                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb_walker.pendingWalks::samples    831288756                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb_walker.pendingWalks::0    831288756    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb_walker.pendingWalks::total    831288756                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb_walker.pageSizes::4KiB            2     28.57%     28.57% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb_walker.pageSizes::2MiB            5     71.43%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb_walker.pageSizes::total            7                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.requestOrigin::total           14                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.l2_shared.partialHits     13571461                       # partial translation hits (Count)
system.switch_cpus2.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus2.mmu.l2_shared.instMisses            7                       # Inst misses (Count)
system.switch_cpus2.mmu.l2_shared.readHits      4508683                       # Read hits (Count)
system.switch_cpus2.mmu.l2_shared.readMisses        54875                       # Read misses (Count)
system.switch_cpus2.mmu.l2_shared.writeHits      9135301                       # Write hits (Count)
system.switch_cpus2.mmu.l2_shared.writeMisses        92691                       # Write misses (Count)
system.switch_cpus2.mmu.l2_shared.inserts      1517727                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.l2_shared.flushedEntries         1280                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.l2_shared.readAccesses      4563558                       # Read accesses (Count)
system.switch_cpus2.mmu.l2_shared.writeAccesses      9227992                       # Write accesses (Count)
system.switch_cpus2.mmu.l2_shared.instAccesses            7                       # Inst accesses (Count)
system.switch_cpus2.mmu.l2_shared.hits       13643984                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.l2_shared.misses       147573                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.l2_shared.accesses     13791557                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus2.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus2.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus2.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus2.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus2.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus2.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions            5                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 40121313024751                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 56740105019110.640625                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::overflows            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value 80242626049001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON   1004032998                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 80242626049502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 13694245228500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles         67568                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       130599709                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles     7112666663                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles     33766734                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        213682125                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles   6808602075                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    2058534870                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        95720                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents        224829                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents        122765                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents    6779482576                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands   1886999219                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         2916834666                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      2657582554                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.vecLookups              64                       # Number of vector rename lookups (Count)
system.switch_cpus2.rename.committedMaps   1884588907                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps         2410312                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing         178555                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        17075                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        790439155                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads             16182198670                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             4116992037                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       859507952                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        2055869112                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles             14299845352                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2051306680                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded           43877                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2793433820                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued         21754                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined      2355916                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined      1812454                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved         7346                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples  14299417860                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      0.195353                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     0.805721                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0      13342498590     93.31%     93.31% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        144802030      1.01%     94.32% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        228601337      1.60%     95.92% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        276784140      1.94%     97.85% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        223089797      1.56%     99.42% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         56669461      0.40%     99.81% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         11078746      0.08%     99.89% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7          8252345      0.06%     99.95% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8          7641414      0.05%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total  14299417860                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu          36098      0.03%      0.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult         74136      0.07%      0.10% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv         193507      0.18%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%      0.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead     107926675     98.04%     98.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      1849087      1.68%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass         1801      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1026527685     36.75%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       137560      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv        57861      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     36.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead   1075747076     38.51%     75.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    690961837     24.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2793433820                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                0.195347                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                  110079503                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.039407                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads     19996386314                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2053788296                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   2050272019                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads             443                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites            246                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses          196                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         2903511295                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                227                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2779620651                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts           1071208428                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts           101016                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                      79156                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                1752953558                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              86334806                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           681745130                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  0.194381                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                   5909                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                 427492                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles        160485248681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts          856577680                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           2048994641                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                     16.694161                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                16.694161                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      0.059901                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 0.059901                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        3399183080                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1622762137                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads               196                       # number of vector regfile reads (Count)
system.switch_cpus3.ccRegfileReads          256533817                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         256408101                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads      14649206662                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           31117                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    342093001                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    681960077                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads       265215                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores       166507                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       86717915                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     86017536                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect         5283                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     85787961                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits       85784927                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.999965                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed         300669                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect           27                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups        30272                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits        29738                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses          534                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted          960                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts      2368723                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls        36531                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts         4527                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples  14299065211                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     0.143301                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     0.994784                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0  13960774282     97.63%     97.63% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1      2634307      0.02%     97.65% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     79082806      0.55%     98.21% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3       146015      0.00%     98.21% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4       179761      0.00%     98.21% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5       909146      0.01%     98.21% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     79239738      0.55%     98.77% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7      1663193      0.01%     98.78% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    174435963      1.22%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total  14299065211                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted    856654260                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    2049071221                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs         1023277757                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            341631801                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                  3693                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              27220                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          86129760                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions          192                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1963520212                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls       186724                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu   1025631842     50.05%     50.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       123668      0.01%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv        37946      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    341631801     16.67%     66.73% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    681645956     33.27%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   2049071221                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    174435963                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        86797254                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles  13955602989                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         85639765                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles    171310948                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles         66904                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     85718112                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred          766                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2052041584                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts         2831                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    172025298                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts             860163521                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           86717915                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     86115334                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles          14125948761                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles         135319                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles               244                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles      1236620                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles       138734                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          505                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        171690182                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes        24010                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes               2                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples  14299417860                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     0.143585                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     0.991913                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0     13956490736     97.60%     97.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1          883874      0.01%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        85171408      0.60%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3          221807      0.00%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4          209587      0.00%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5          148481      0.00%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        84956558      0.59%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7          710718      0.00%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       170624691      1.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total  14299417860                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.006064                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               0.060152                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles            66904                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles           6331000                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles      7270064212                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2051429713                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts         1319                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       342093001                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      681960077                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        20527                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents            31030                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents      7270005160                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents        82164                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect         2943                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect         6139                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts         9082                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2050351584                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2050272215                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1093028541                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       1927749759                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               0.143377                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.566997                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads              50542                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads         461200                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation        82164                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores        314121                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads        88699                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache     169014148                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    341631801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean   404.928918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev   160.590390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9        911648      0.27%      0.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19        16046      0.00%      0.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       359173      0.11%      0.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39        43175      0.01%      0.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49        36264      0.01%      0.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59        31127      0.01%      0.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69        31230      0.01%      0.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        31241      0.01%      0.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        25532      0.01%      0.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        60268      0.02%      0.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109        19457      0.01%      0.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119        15050      0.00%      0.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        13098      0.00%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139        13267      0.00%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        11354      0.00%      0.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        14216      0.00%      0.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        12786      0.00%      0.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        16085      0.00%      0.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        97704      0.03%      0.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199      1119269      0.33%      0.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209      6327266      1.85%      2.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219      6982458      2.04%      4.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229      6094914      1.78%      6.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239      5840545      1.71%      8.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249      5844518      1.71%      9.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259     11595233      3.39%     13.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269     16384300      4.80%     18.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279     14565497      4.26%     22.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289     11932473      3.49%     25.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299     11395133      3.34%     29.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows    241791474     70.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         2803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    341631801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.alignFaults                 0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.prefetchFaults              0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus3.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus3.mmu.permsFaults              4974                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readHits        341994380                       # Read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses        4573787                       # Read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits       681738514                       # Write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses       9211255                       # Write misses (Count)
system.switch_cpus3.mmu.dtb.inserts           1579372                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.readAccesses    346568167                       # Read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses    690949769                       # Write accesses (Count)
system.switch_cpus3.mmu.dtb.hits           1023732894                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses           13785042                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses       1037517936                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb_walker.walks     13712291                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb_walker.walksLongDescriptor     13712291                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         2547                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      1504074                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb_walker.squashedBefore     12205457                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::samples      1506834                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::mean   314.237998                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::stdev 13143.116295                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::0-131071      1505938     99.94%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::131072-262143          215      0.01%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::262144-393215           23      0.00%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::393216-524287          235      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::524288-655359          230      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::655360-786431          139      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::786432-917503           34      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::917504-1.04858e+06           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.17965e+06            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::1.44179e+06-1.57286e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkWaitTime::total      1506834                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::samples     13711363                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::mean 38371.985958                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::gmean 16786.449143                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::stdev 68521.976023                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::0-131071     12225087     89.16%     89.16% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::131072-262143      1306180      9.53%     98.69% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::262144-393215       109187      0.80%     99.48% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::393216-524287        46432      0.34%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::524288-655359        17108      0.12%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::655360-786431         5493      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::786432-917503         1353      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::917504-1.04858e+06          376      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.17965e+06          132      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::1.17965e+06-1.31072e+06            9      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::1.31072e+06-1.44179e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::1.57286e+06-1.70394e+06            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.walkServiceTime::total     13711363                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::samples 7150751111256                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::mean     0.081059                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::stdev     1.009706                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::0-3 7114605590256     99.49%     99.49% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::4-7  18845102500      0.26%     99.76% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::8-11   3910583000      0.05%     99.81% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::12-15   6451821500      0.09%     99.90% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::16-19   1179378000      0.02%     99.92% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::20-23   3298894500      0.05%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::24-27    100584500      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::28-31   2321452000      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::32-35     36656500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::36-39         8500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::40-43       672500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::44-47         4500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::48-51         2500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::52-55         4500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::56-59       356000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pendingWalks::total 7150751111256                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb_walker.pageSizes::4KiB      1504074     99.83%     99.83% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb_walker.pageSizes::2MiB         2547      0.17%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb_walker.pageSizes::total      1506621                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin_Requested::Data     13712291                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin_Requested::total     13712291                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin_Completed::Data      1506621                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin_Completed::total      1506621                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.requestOrigin::total     15218912                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits        171693767                       # Inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses              7                       # Inst misses (Count)
system.switch_cpus3.mmu.itb.inserts                 7                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            7                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.instAccesses    171693774                       # Inst accesses (Count)
system.switch_cpus3.mmu.itb.hits            171693767                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses                  7                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses        171693774                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb_walker.walks            7                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb_walker.walksLongDescriptor            7                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb_walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkWaitTime::mean 69785.714286                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkWaitTime::stdev 184635.645065                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkWaitTime::0-32767            6     85.71%     85.71% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkWaitTime::458752-491519            1     14.29%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::samples            7                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::mean       320000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::gmean 138244.556850                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::stdev 361397.864779                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::0-65535            3     42.86%     42.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::65536-131071            1     14.29%     57.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::458752-524287            1     14.29%     71.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::655360-720895            1     14.29%     85.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::851968-917503            1     14.29%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.walkServiceTime::total            7                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb_walker.pendingWalks::samples    831288756                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb_walker.pendingWalks::0    831288756    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb_walker.pendingWalks::total    831288756                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb_walker.pageSizes::4KiB            2     28.57%     28.57% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb_walker.pageSizes::2MiB            5     71.43%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb_walker.pageSizes::total            7                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.requestOrigin::total           14                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.l2_shared.partialHits     13565520                       # partial translation hits (Count)
system.switch_cpus3.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus3.mmu.l2_shared.instMisses            7                       # Inst misses (Count)
system.switch_cpus3.mmu.l2_shared.readHits      4519381                       # Read hits (Count)
system.switch_cpus3.mmu.l2_shared.readMisses        54406                       # Read misses (Count)
system.switch_cpus3.mmu.l2_shared.writeHits      9118890                       # Write hits (Count)
system.switch_cpus3.mmu.l2_shared.writeMisses        92365                       # Write misses (Count)
system.switch_cpus3.mmu.l2_shared.inserts      1512343                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.l2_shared.flushedEntries         1280                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.l2_shared.readAccesses      4573787                       # Read accesses (Count)
system.switch_cpus3.mmu.l2_shared.writeAccesses      9211255                       # Write accesses (Count)
system.switch_cpus3.mmu.l2_shared.instAccesses            7                       # Inst accesses (Count)
system.switch_cpus3.mmu.l2_shared.hits       13638271                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.l2_shared.misses       146778                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.l2_shared.accesses     13785049                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus3.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus3.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus3.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus3.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus3.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus3.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions            5                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 40121312170251                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 56740103810665.164062                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::overflows            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value 80242624340001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON   1004031998                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 80242624340502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 13694246938500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles         66904                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       130071905                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles     7276903740                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles     33557372                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        213041660                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles   6645776279                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2051649894                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        85197                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents        226742                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents        119712                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents    6616304203                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands   1880682744                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         2907073359                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2648714812                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups             223                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps   1878279788                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps         2402956                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing         175472                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        16591                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        786103387                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads             16176042215                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4103230381                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts       856577680                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        2048994641                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             420327                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp        1702843997                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             55199                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            55199                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty   3262087610                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict      3689298747                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            1309                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           1309                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq       1630521176                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp      1630521176                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq   1702423670                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq        81314                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp        81314                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port    387523748                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port   8586490708                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu2.l2cache.mem_side_port::system.llc.cpu_side_port    513859810                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu3.l2cache.mem_side_port::system.llc.cpu_side_port    512092801                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total            9999967067                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port  10241192383                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port 274653673306                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu2.l2cache.mem_side_port::system.llc.cpu_side_port  16427839142                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu3.l2cache.mem_side_port::system.llc.cpu_side_port  16373657595                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total           317696362426                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                     3618425280                       # Total snoops (Count)
system.tollcbus.snoopTraffic             104387535360                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples       6951578358                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.092262                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.290785                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0             6311835931     90.80%     90.80% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1              639009190      9.19%     99.99% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                 132053      0.00%     99.99% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::3                 311971      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::4                 289213      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              4                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total         6951578358                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 93937875311000                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      4964158323368                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy     193528186081                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy     4293214318119                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer2.occupancy     256867959347                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer2.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer3.occupancy     256023717887                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer3.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests   6666022829                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests   3332618652                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests       875075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops      639240166                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops    638885719                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops       354447                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        8                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
