\doxysubsubsubsection{LPTIM2 Clock Source}
\hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source}{}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source}\index{LPTIM2 Clock Source@{LPTIM2 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga8eb7d869a9d33f91c8732ec27dc461b7}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga8eb7d869a9d33f91c8732ec27dc461b7} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2046ed52b8ab7758a53e6879451cbc0a}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0}}
\item 
\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaae54e9f89db84dabcd02b56c56cd1b74}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaae54e9f89db84dabcd02b56c56cd1b74} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3036b5eb8ec5ee22477c4c733164dca3}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1}}
\item 
\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE}~RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
