<h1>FULL ADDER</h1>
<h2>2077 Chaitra</h2>
<p>Write VHDL code for a full adder using two half adders and one OR gate.</p>
<p>State Diagram of full adder using two half adders and one OR gate.</p>
<img src="./Full_Adder.png" alt="Full adder using vhdl." />
<img src="./FULLADDER.png" alt="Full adder using vhdl." />
