arch	circuit	vpr_revision	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	routed_wirelength	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error	
k4_N4_90nm.xml	diffeq.blif	b5ccf4a-dirty	success	24	7.25276	0.550934	1.21761	8.87524	0.636337	13030	-1	-1	53596	1935	1974	1075	378	64	39	-1	-1		
k4_N4_90nm.xml	ex5p.blif	b5ccf4a-dirty	success	42	6.03206	0.298116	0.870998	22.4657	0.878661	16272	-1	-1	34376	1072	1135	818	279	8	63	-1	-1		
k4_N4_90nm.xml	s298.blif	b5ccf4a-dirty	success	30	11.5699	0.682944	1.49339	21.4878	1.24863	18754	-1	-1	53084	1942	1948	1012	494	4	6	-1	-1		
