{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542102022606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542102022607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 09:40:22 2018 " "Processing started: Tue Nov 13 09:40:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542102022607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102022607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processorDebug -c processorDebug " "Command: quartus_map --read_settings_files=on --write_settings_files=off processorDebug -c processorDebug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102022607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542102022795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542102022796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecodernopindp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecodernopindp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentdecodernopindp " "Found entity 1: sevensegmentdecodernopindp" {  } { { "sevensegmentdecodernopindp.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment6 " "Found entity 1: sevensegment6" {  } { { "sevensegment6.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment5 " "Found entity 1: sevensegment5" {  } { { "sevensegment5.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment4 " "Found entity 1: sevensegment4" {  } { { "sevensegment4.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment3 " "Found entity 1: sevensegment3" {  } { { "sevensegment3.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment2 " "Found entity 1: sevensegment2" {  } { { "sevensegment2.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment1 " "Found entity 1: sevensegment1" {  } { { "sevensegment1.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment0 " "Found entity 1: sevensegment0" {  } { { "sevensegment0.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdisplayDriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rdisplayDriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rdisplayDriver " "Found entity 1: rdisplayDriver" {  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex8 " "Found entity 1: multiplex8" {  } { { "multiplex8.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erdregister32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file erdregister32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 erdregister32 " "Found entity 1: erdregister32" {  } { { "erdregister32.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/erdregister32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erdregister4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file erdregister4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 erdregister4 " "Found entity 1: erdregister4" {  } { { "erdregister4.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/erdregister4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erdflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file erdflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 erdflipflop " "Found entity 1: erdflipflop" {  } { { "erdflipflop.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/erdflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enableddflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enableddflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enableddflipflop " "Found entity 1: enableddflipflop" {  } { { "enableddflipflop.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/enableddflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparison32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparison32bit " "Found entity 1: comparison32bit" {  } { { "comparison32bit.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/comparison32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparison4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparison4bit " "Found entity 1: comparison4bit" {  } { { "comparison4bit.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/comparison4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroextend " "Found entity 1: zeroextend" {  } { { "zeroextend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/zeroextend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluextended.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluextended.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluextended " "Found entity 1: aluextended" {  } { { "aluextended.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluextended.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsignal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file outputsignal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 outputsignal " "Found entity 1: outputsignal" {  } { { "outputsignal.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/outputsignal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dstylelatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dstylelatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dstylelatch " "Found entity 1: dstylelatch" {  } { { "dstylelatch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/dstylelatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resettabledflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file resettabledflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 resettabledflipflop " "Found entity 1: resettabledflipflop" {  } { { "resettabledflipflop.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/resettabledflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/register4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/dflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/register32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex5 " "Found entity 1: multiplex5" {  } { { "multiplex5.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/clockDivider.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegDstDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RegDstDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegDstDecoder " "Found entity 1: RegDstDecoder" {  } { { "RegDstDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/RegDstDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegWriteDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RegWriteDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegWriteDecoder " "Found entity 1: RegWriteDecoder" {  } { { "RegWriteDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/RegWriteDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signExtend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/signExtend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split.bdf 1 1 " "Found 1 design units, including 1 entities, in source file split.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 split " "Found entity 1: split" {  } { { "split.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/split.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftShift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file leftShift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "leftShift.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftShift26.bdf 1 1 " "Found 1 design units, including 1 entities, in source file leftShift26.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 leftShift26 " "Found entity 1: leftShift26" {  } { { "leftShift26.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShift26.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftShiftcontainer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file leftShiftcontainer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 leftShiftcontainer " "Found entity 1: leftShiftcontainer" {  } { { "leftShiftcontainer.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShiftcontainer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mainDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mainDecoder " "Found entity 1: mainDecoder" {  } { { "mainDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemWriteDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MemWriteDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemWriteDecoder " "Found entity 1: MemWriteDecoder" {  } { { "MemWriteDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/MemWriteDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemtoRegDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MemtoRegDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemtoRegDecoder " "Found entity 1: MemtoRegDecoder" {  } { { "MemtoRegDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/MemtoRegDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex3 " "Found entity 1: multiplex3" {  } { { "multiplex3.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex4 " "Found entity 1: multiplex4" {  } { { "multiplex4.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex32 " "Found entity 1: multiplex32" {  } { { "multiplex32.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/extend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/controlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "claadder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file claadder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 claadder32 " "Found entity 1: claadder32" {  } { { "claadder32.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "claadder4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file claadder4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 claadder4 " "Found entity 1: claadder4" {  } { { "claadder4.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BranchDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BranchDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BranchDecoder " "Found entity 1: BranchDecoder" {  } { { "BranchDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/BranchDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "join.bdf 1 1 " "Found 1 design units, including 1 entities, in source file join.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 join " "Found entity 1: join" {  } { { "join.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/join.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jumpDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jumpDecoder " "Found entity 1: jumpDecoder" {  } { { "jumpDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/jumpDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AluSrcDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AluSrcDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AluSrcDecoder " "Found entity 1: AluSrcDecoder" {  } { { "AluSrcDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/AluSrcDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUOpDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUOpDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUOpDecoder " "Found entity 1: ALUOpDecoder" {  } { { "ALUOpDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ALUOpDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUOp1Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUOp1Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUOp1Decoder " "Found entity 1: ALUOp1Decoder" {  } { { "ALUOp1Decoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ALUOp1Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUOp0Decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUOp0Decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUOp0Decoder " "Found entity 1: ALUOp0Decoder" {  } { { "ALUOp0Decoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ALUOp0Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludcllayer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aludcllayer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aludcllayer " "Found entity 1: aludcllayer" {  } { { "aludcllayer.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aludcllayer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluDecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluDecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluDecoder " "Found entity 1: aluDecoder" {  } { { "aluDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-Behavioral " "Found design unit 1: rom-Behavioral" {  } { { "ROM.vhd" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032606 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "ROM.vhd" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/dmem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDriver.v 1 1 " "Found 1 design units, including 1 entities, in source file DisplayDriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/DisplayDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorv2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processorv2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processorv2 " "Found entity 1: processorv2" {  } { { "processorv2.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorv2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "claadder32cin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file claadder32cin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 claadder32cin " "Found entity 1: claadder32cin" {  } { { "claadder32cin.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder32cin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaySwitch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displaySwitch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displaySwitch " "Found entity 1: displaySwitch" {  } { { "displaySwitch.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/displaySwitch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorCompact.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processorCompact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processorCompact " "Found entity 1: processorCompact" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processorCompact " "Elaborating entity \"processorCompact\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542102032656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:inst7 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:inst7\"" {  } { { "processorCompact.bdf" "inst7" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -416 -144 8 -336 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockDivider:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clockDivider.v" "LPM_COUNTER_component" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/clockDivider.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockDivider:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "clockDivider.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/clockDivider.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockDivider:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000000 " "Parameter \"lpm_modulus\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032805 ""}  } { { "clockDivider.v" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/clockDivider.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102032805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7qi " "Found entity 1: cntr_7qi" {  } { { "db/cntr_7qi.tdf" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/db/cntr_7qi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7qi clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated " "Elaborating entity \"cntr_7qi\" for hierarchy \"clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4tb " "Found entity 1: cmpr_4tb" {  } { { "db/cmpr_4tb.tdf" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/db/cmpr_4tb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4tb clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|cmpr_4tb:cmpr1 " "Elaborating entity \"cmpr_4tb\" for hierarchy \"clockDivider:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_7qi:auto_generated\|cmpr_4tb:cmpr1\"" {  } { { "db/cntr_7qi.tdf" "cmpr1" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/db/cntr_7qi.tdf" 164 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst23 " "Elaborating entity \"ram\" for hierarchy \"ram:inst23\"" {  } { { "processorCompact.bdf" "inst23" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -56 1824 1984 104 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdisplayDriver ram:inst23\|rdisplayDriver:inst1 " "Elaborating entity \"rdisplayDriver\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\"" {  } { { "ram.bdf" "inst1" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ram.bdf" { { 280 424 584 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex8 ram:inst23\|rdisplayDriver:inst1\|multiplex8:inst7 " "Elaborating entity \"multiplex8\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|multiplex8:inst7\"" {  } { { "rdisplayDriver.bdf" "inst7" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 424 1512 1656 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex4 ram:inst23\|rdisplayDriver:inst1\|multiplex8:inst7\|multiplex4:inst " "Elaborating entity \"multiplex4\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|multiplex8:inst7\|multiplex4:inst\"" {  } { { "multiplex8.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex8.bdf" { { 144 496 640 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex ram:inst23\|rdisplayDriver:inst1\|multiplex8:inst7\|multiplex4:inst\|multiplex:inst " "Elaborating entity \"multiplex\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|multiplex8:inst7\|multiplex4:inst\|multiplex:inst\"" {  } { { "multiplex4.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/multiplex4.bdf" { { 24 352 448 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySwitch ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst " "Elaborating entity \"displaySwitch\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\"" {  } { { "rdisplayDriver.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 392 816 912 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enableddflipflop ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\|enableddflipflop:inst " "Elaborating entity \"enableddflipflop\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\|enableddflipflop:inst\"" {  } { { "displaySwitch.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/displaySwitch.bdf" { { 120 440 536 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\|enableddflipflop:inst\|dflipflop:inst " "Elaborating entity \"dflipflop\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\|enableddflipflop:inst\|dflipflop:inst\"" {  } { { "enableddflipflop.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/enableddflipflop.bdf" { { 112 456 576 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dstylelatch ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\|enableddflipflop:inst\|dflipflop:inst\|dstylelatch:inst " "Elaborating entity \"dstylelatch\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|displaySwitch:inst\|enableddflipflop:inst\|dflipflop:inst\|dstylelatch:inst\"" {  } { { "dflipflop.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/dflipflop.bdf" { { 88 376 472 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison32bit ram:inst23\|rdisplayDriver:inst1\|comparison32bit:inst4 " "Elaborating entity \"comparison32bit\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|comparison32bit:inst4\"" {  } { { "rdisplayDriver.bdf" "inst4" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 400 344 440 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison4bit ram:inst23\|rdisplayDriver:inst1\|comparison32bit:inst4\|comparison4bit:inst " "Elaborating entity \"comparison4bit\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|comparison32bit:inst4\|comparison4bit:inst\"" {  } { { "comparison32bit.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/comparison32bit.bdf" { { 56 520 616 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6\"" {  } { { "rdisplayDriver.bdf" "inst6" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 400 24 136 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6 " "Elaborated megafunction instantiation \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6\"" {  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 400 24 136 448 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6 " "Instantiated megafunction \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111111111111111111111111110001 " "Parameter \"LPM_CVALUE\" = \"11111111111111111111111111110001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032971 ""}  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 400 24 136 448 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102032971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ru4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_ru4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ru4 " "Found entity 1: lpm_constant_ru4" {  } { { "db/lpm_constant_ru4.tdf" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/db/lpm_constant_ru4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102032973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102032973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ru4 ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6\|lpm_constant_ru4:ag " "Elaborating entity \"lpm_constant_ru4\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst6\|lpm_constant_ru4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst12 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst12\"" {  } { { "rdisplayDriver.bdf" "inst12" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 64 144 256 112 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst12 " "Elaborated megafunction instantiation \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst12\"" {  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 64 144 256 112 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst12 " "Instantiated megafunction \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111111 " "Parameter \"LPM_CVALUE\" = \"11111111\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032977 ""}  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 64 144 256 112 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102032977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegmentdecodernopindp ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1 " "Elaborating entity \"sevensegmentdecodernopindp\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\"" {  } { { "rdisplayDriver.bdf" "inst1" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 456 1168 1344 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment0 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment0:inst " "Elaborating entity \"sevensegment0\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment0:inst\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 144 448 568 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment1 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment1:inst2 " "Elaborating entity \"sevensegment1\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment1:inst2\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 256 448 568 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032982 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "sevensegment1.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment1.bdf" { { 152 424 472 184 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1542102032983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment2 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment2:inst3 " "Elaborating entity \"sevensegment2\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment2:inst3\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst3" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 368 448 568 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment3 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment3:inst4 " "Elaborating entity \"sevensegment3\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment3:inst4\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst4" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 480 448 568 576 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment5 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment5:inst6 " "Elaborating entity \"sevensegment5\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment5:inst6\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst6" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 704 448 568 800 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032988 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "sevensegment5.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment5.bdf" { { 248 424 472 280 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1542102032989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment4 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment4:inst5 " "Elaborating entity \"sevensegment4\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment4:inst5\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst5" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 592 448 568 688 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032991 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "sevensegment4.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegment4.bdf" { { 248 424 472 280 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1542102032992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment6 ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment6:inst7 " "Elaborating entity \"sevensegment6\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|sevensegment6:inst7\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst7" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 816 448 568 912 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|LPM_CONSTANT:inst8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|LPM_CONSTANT:inst8\"" {  } { { "sevensegmentdecodernopindp.bdf" "inst8" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 912 248 360 960 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|LPM_CONSTANT:inst8 " "Elaborated megafunction instantiation \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|LPM_CONSTANT:inst8\"" {  } { { "sevensegmentdecodernopindp.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 912 248 360 960 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|LPM_CONSTANT:inst8 " "Instantiated megafunction \"ram:inst23\|rdisplayDriver:inst1\|sevensegmentdecodernopindp:inst1\|LPM_CONSTANT:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102032997 ""}  } { { "sevensegmentdecodernopindp.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/sevensegmentdecodernopindp.bdf" { { 912 248 360 960 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102032997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erdregister32 ram:inst23\|rdisplayDriver:inst1\|erdregister32:inst23 " "Elaborating entity \"erdregister32\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|erdregister32:inst23\"" {  } { { "rdisplayDriver.bdf" "inst23" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 240 816 992 368 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102032998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erdregister4 ram:inst23\|rdisplayDriver:inst1\|erdregister32:inst23\|erdregister4:inst " "Elaborating entity \"erdregister4\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|erdregister32:inst23\|erdregister4:inst\"" {  } { { "erdregister32.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/erdregister32.bdf" { { -72 448 592 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erdflipflop ram:inst23\|rdisplayDriver:inst1\|erdregister32:inst23\|erdregister4:inst\|erdflipflop:inst2 " "Elaborating entity \"erdflipflop\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|erdregister32:inst23\|erdregister4:inst\|erdflipflop:inst2\"" {  } { { "erdregister4.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/erdregister4.bdf" { { 384 448 544 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5\"" {  } { { "rdisplayDriver.bdf" "inst5" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 264 32 144 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5\"" {  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 264 32 144 312 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5 " "Instantiated megafunction \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 11111111111111111111111111110000 " "Parameter \"LPM_CVALUE\" = \"11111111111111111111111111110000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033114 ""}  } { { "rdisplayDriver.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/rdisplayDriver.bdf" { { 264 32 144 312 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qu4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_qu4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qu4 " "Found entity 1: lpm_constant_qu4" {  } { { "db/lpm_constant_qu4.tdf" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/db/lpm_constant_qu4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102033117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102033117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qu4 ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5\|lpm_constant_qu4:ag " "Elaborating entity \"lpm_constant_qu4\" for hierarchy \"ram:inst23\|rdisplayDriver:inst1\|LPM_CONSTANT:inst5\|lpm_constant_qu4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem ram:inst23\|dmem:inst " "Elaborating entity \"dmem\" for hierarchy \"ram:inst23\|dmem:inst\"" {  } { { "ram.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ram.bdf" { { 152 416 584 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst5 " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst5\"" {  } { { "processorCompact.bdf" "inst5" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -248 992 1216 -56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainDecoder controlUnit:inst5\|mainDecoder:inst2 " "Elaborating entity \"mainDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\"" {  } { { "controlUnit.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/controlUnit.bdf" { { 16 448 648 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpDecoder controlUnit:inst5\|mainDecoder:inst2\|jumpDecoder:inst9 " "Elaborating entity \"jumpDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|jumpDecoder:inst9\"" {  } { { "mainDecoder.bdf" "inst9" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 136 480 616 232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemtoRegDecoder controlUnit:inst5\|mainDecoder:inst2\|MemtoRegDecoder:inst5 " "Elaborating entity \"MemtoRegDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|MemtoRegDecoder:inst5\"" {  } { { "mainDecoder.bdf" "inst5" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 232 480 648 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemWriteDecoder controlUnit:inst5\|mainDecoder:inst2\|MemWriteDecoder:inst4 " "Elaborating entity \"MemWriteDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|MemWriteDecoder:inst4\"" {  } { { "mainDecoder.bdf" "inst4" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 328 480 640 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchDecoder controlUnit:inst5\|mainDecoder:inst2\|BranchDecoder:inst3 " "Elaborating entity \"BranchDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|BranchDecoder:inst3\"" {  } { { "mainDecoder.bdf" "inst3" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 424 480 624 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluSrcDecoder controlUnit:inst5\|mainDecoder:inst2\|AluSrcDecoder:inst2 " "Elaborating entity \"AluSrcDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|AluSrcDecoder:inst2\"" {  } { { "mainDecoder.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 520 480 616 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDstDecoder controlUnit:inst5\|mainDecoder:inst2\|RegDstDecoder:inst6 " "Elaborating entity \"RegDstDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|RegDstDecoder:inst6\"" {  } { { "mainDecoder.bdf" "inst6" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 616 480 624 712 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegWriteDecoder controlUnit:inst5\|mainDecoder:inst2\|RegWriteDecoder:inst7 " "Elaborating entity \"RegWriteDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|RegWriteDecoder:inst7\"" {  } { { "mainDecoder.bdf" "inst7" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 712 480 632 808 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUOpDecoder controlUnit:inst5\|mainDecoder:inst2\|ALUOpDecoder:inst " "Elaborating entity \"ALUOpDecoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|ALUOpDecoder:inst\"" {  } { { "mainDecoder.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/mainDecoder.bdf" { { 808 480 648 904 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUOp0Decoder controlUnit:inst5\|mainDecoder:inst2\|ALUOpDecoder:inst\|ALUOp0Decoder:inst " "Elaborating entity \"ALUOp0Decoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|ALUOpDecoder:inst\|ALUOp0Decoder:inst\"" {  } { { "ALUOpDecoder.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ALUOpDecoder.bdf" { { 216 552 704 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUOp1Decoder controlUnit:inst5\|mainDecoder:inst2\|ALUOpDecoder:inst\|ALUOp1Decoder:inst2 " "Elaborating entity \"ALUOp1Decoder\" for hierarchy \"controlUnit:inst5\|mainDecoder:inst2\|ALUOpDecoder:inst\|ALUOp1Decoder:inst2\"" {  } { { "ALUOpDecoder.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/ALUOpDecoder.bdf" { { 328 552 704 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluDecoder controlUnit:inst5\|aluDecoder:inst " "Elaborating entity \"aluDecoder\" for hierarchy \"controlUnit:inst5\|aluDecoder:inst\"" {  } { { "controlUnit.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/controlUnit.bdf" { { 224 448 664 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex3 controlUnit:inst5\|aluDecoder:inst\|multiplex3:inst2 " "Elaborating entity \"multiplex3\" for hierarchy \"controlUnit:inst5\|aluDecoder:inst\|multiplex3:inst2\"" {  } { { "aluDecoder.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 168 712 856 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst4\"" {  } { { "aluDecoder.bdf" "inst4" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 56 208 320 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst4\"" {  } { { "aluDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 56 208 320 104 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst4 " "Instantiated megafunction \"controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 010 " "Parameter \"LPM_CVALUE\" = \"010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033187 ""}  } { { "aluDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 56 208 320 104 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst5\"" {  } { { "aluDecoder.bdf" "inst5" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 104 208 320 152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst5\"" {  } { { "aluDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 104 208 320 152 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst5 " "Instantiated megafunction \"controlUnit:inst5\|aluDecoder:inst\|LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 110 " "Parameter \"LPM_CVALUE\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033189 ""}  } { { "aluDecoder.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 104 208 320 152 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludcllayer controlUnit:inst5\|aluDecoder:inst\|aludcllayer:inst " "Elaborating entity \"aludcllayer\" for hierarchy \"controlUnit:inst5\|aluDecoder:inst\|aludcllayer:inst\"" {  } { { "aluDecoder.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluDecoder.bdf" { { 200 408 616 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split split:inst20 " "Elaborating entity \"split\" for hierarchy \"split:inst20\"" {  } { { "processorCompact.bdf" "inst20" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 0 776 960 160 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst8 " "Elaborating entity \"rom\" for hierarchy \"rom:inst8\"" {  } { { "processorCompact.bdf" "inst8" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -224 600 760 -144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:inst26 " "Elaborating entity \"register32\" for hierarchy \"register32:inst26\"" {  } { { "processorCompact.bdf" "inst26" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -224 360 536 -128 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register32:inst26\|register4:inst " "Elaborating entity \"register4\" for hierarchy \"register32:inst26\|register4:inst\"" {  } { { "register32.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/register32.bdf" { { 24 448 592 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resettabledflipflop register32:inst26\|register4:inst\|resettabledflipflop:inst " "Elaborating entity \"resettabledflipflop\" for hierarchy \"register32:inst26\|register4:inst\|resettabledflipflop:inst\"" {  } { { "register4.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/register4.bdf" { { 40 448 544 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex32 multiplex32:inst19 " "Elaborating entity \"multiplex32\" for hierarchy \"multiplex32:inst19\"" {  } { { "processorCompact.bdf" "inst19" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -192 160 336 -96 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluextended aluextended:inst " "Elaborating entity \"aluextended\" for hierarchy \"aluextended:inst\"" {  } { { "processorCompact.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 64 1656 1800 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsignal aluextended:inst\|outputsignal:inst2 " "Elaborating entity \"outputsignal\" for hierarchy \"aluextended:inst\|outputsignal:inst2\"" {  } { { "aluextended.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluextended.bdf" { { 152 1352 1472 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "claadder32cin aluextended:inst\|claadder32cin:inst4 " "Elaborating entity \"claadder32cin\" for hierarchy \"aluextended:inst\|claadder32cin:inst4\"" {  } { { "aluextended.bdf" "inst4" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluextended.bdf" { { 224 336 512 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "claadder4 aluextended:inst\|claadder32cin:inst4\|claadder4:inst7 " "Elaborating entity \"claadder4\" for hierarchy \"aluextended:inst\|claadder32cin:inst4\|claadder4:inst7\"" {  } { { "claadder32cin.bdf" "inst7" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder32cin.bdf" { { 776 568 712 872 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder aluextended:inst\|claadder32cin:inst4\|claadder4:inst7\|halfadder:inst " "Elaborating entity \"halfadder\" for hierarchy \"aluextended:inst\|claadder32cin:inst4\|claadder4:inst7\|halfadder:inst\"" {  } { { "claadder4.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder4.bdf" { { 136 256 352 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroextend aluextended:inst\|zeroextend:inst1 " "Elaborating entity \"zeroextend\" for hierarchy \"aluextended:inst\|zeroextend:inst1\"" {  } { { "aluextended.bdf" "inst1" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/aluextended.bdf" { { 192 616 784 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT aluextended:inst\|zeroextend:inst1\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"aluextended:inst\|zeroextend:inst1\|LPM_CONSTANT:inst\"" {  } { { "zeroextend.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/zeroextend.bdf" { { 240 304 416 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "aluextended:inst\|zeroextend:inst1\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"aluextended:inst\|zeroextend:inst1\|LPM_CONSTANT:inst\"" {  } { { "zeroextend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/zeroextend.bdf" { { 240 304 416 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluextended:inst\|zeroextend:inst1\|LPM_CONSTANT:inst " "Instantiated megafunction \"aluextended:inst\|zeroextend:inst1\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0000000000000000000000000000000 " "Parameter \"LPM_CVALUE\" = \"0000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033370 ""}  } { { "zeroextend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/zeroextend.bdf" { { 240 304 416 288 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst10 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst10\"" {  } { { "processorCompact.bdf" "inst10" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -104 1248 1424 40 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex5 multiplex5:inst18 " "Elaborating entity \"multiplex5\" for hierarchy \"multiplex5:inst18\"" {  } { { "processorCompact.bdf" "inst18" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 40 1232 1376 136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:inst9 " "Elaborating entity \"extend\" for hierarchy \"extend:inst9\"" {  } { { "processorCompact.bdf" "inst9" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 168 1008 1176 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend extend:inst9\|signExtend:inst " "Elaborating entity \"signExtend\" for hierarchy \"extend:inst9\|signExtend:inst\"" {  } { { "extend.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/extend.bdf" { { 144 440 600 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT extend:inst9\|signExtend:inst\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"extend:inst9\|signExtend:inst\|LPM_CONSTANT:inst\"" {  } { { "signExtend.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/signExtend.bdf" { { 168 376 488 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "extend:inst9\|signExtend:inst\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"extend:inst9\|signExtend:inst\|LPM_CONSTANT:inst\"" {  } { { "signExtend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/signExtend.bdf" { { 168 376 488 216 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "extend:inst9\|signExtend:inst\|LPM_CONSTANT:inst " "Instantiated megafunction \"extend:inst9\|signExtend:inst\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0000000000000000 " "Parameter \"LPM_CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033409 ""}  } { { "signExtend.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/signExtend.bdf" { { 168 376 488 216 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "claadder32 claadder32:inst2 " "Elaborating entity \"claadder32\" for hierarchy \"claadder32:inst2\"" {  } { { "processorCompact.bdf" "inst2" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -96 384 560 0 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT claadder32:inst2\|LPM_CONSTANT:inst8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"claadder32:inst2\|LPM_CONSTANT:inst8\"" {  } { { "claadder32.bdf" "inst8" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder32.bdf" { { 32 312 424 80 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "claadder32:inst2\|LPM_CONSTANT:inst8 " "Elaborated megafunction instantiation \"claadder32:inst2\|LPM_CONSTANT:inst8\"" {  } { { "claadder32.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder32.bdf" { { 32 312 424 80 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "claadder32:inst2\|LPM_CONSTANT:inst8 " "Instantiated megafunction \"claadder32:inst2\|LPM_CONSTANT:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033427 ""}  } { { "claadder32.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/claadder32.bdf" { { 32 312 424 80 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst3\"" {  } { { "processorCompact.bdf" "inst3" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -48 560 672 0 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst3\"" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -48 560 672 0 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst3 " "Instantiated megafunction \"LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 00000000000000000000000000000100 " "Parameter \"LPM_CVALUE\" = \"00000000000000000000000000000100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033430 ""}  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -48 560 672 0 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/db/lpm_constant_4j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542102033432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102033432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 LPM_CONSTANT:inst3\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"LPM_CONSTANT:inst3\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShiftcontainer leftShiftcontainer:inst12 " "Elaborating entity \"leftShiftcontainer\" for hierarchy \"leftShiftcontainer:inst12\"" {  } { { "processorCompact.bdf" "inst12" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 168 1416 1584 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShift leftShiftcontainer:inst12\|leftShift:inst " "Elaborating entity \"leftShift\" for hierarchy \"leftShiftcontainer:inst12\|leftShift:inst\"" {  } { { "leftShiftcontainer.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShiftcontainer.bdf" { { 128 480 648 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT leftShiftcontainer:inst12\|leftShift:inst\|LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"leftShiftcontainer:inst12\|leftShift:inst\|LPM_CONSTANT:inst\"" {  } { { "leftShift.bdf" "inst" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShift.bdf" { { 120 280 392 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "leftShiftcontainer:inst12\|leftShift:inst\|LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"leftShiftcontainer:inst12\|leftShift:inst\|LPM_CONSTANT:inst\"" {  } { { "leftShift.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShift.bdf" { { 120 280 392 168 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "leftShiftcontainer:inst12\|leftShift:inst\|LPM_CONSTANT:inst " "Instantiated megafunction \"leftShiftcontainer:inst12\|leftShift:inst\|LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 00 " "Parameter \"LPM_CVALUE\" = \"00\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542102033452 ""}  } { { "leftShift.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/leftShift.bdf" { { 120 280 392 168 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542102033452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "join join:inst21 " "Elaborating entity \"join\" for hierarchy \"join:inst21\"" {  } { { "processorCompact.bdf" "inst21" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { -80 152 360 16 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShift26 leftShift26:inst1 " "Elaborating entity \"leftShift26\" for hierarchy \"leftShift26:inst1\"" {  } { { "processorCompact.bdf" "inst1" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 104 400 568 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102033455 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:inst10\|rf " "RAM logic \"regfile:inst10\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/regfile.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1542102034178 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:inst23\|dmem:inst\|RAM " "RAM logic \"ram:inst23\|dmem:inst\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/dmem.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1542102034178 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1542102034178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[7\] VCC " "Pin \"Digit0\[7\]\" is stuck at VCC" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 40 2064 2240 56 "Digit0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542102037516 "|processorCompact|Digit0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[7\] VCC " "Pin \"Digit1\[7\]\" is stuck at VCC" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 56 2064 2240 72 "Digit1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542102037516 "|processorCompact|Digit1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit2\[7\] VCC " "Pin \"Digit2\[7\]\" is stuck at VCC" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 72 2064 2240 88 "Digit2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542102037516 "|processorCompact|Digit2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit3\[7\] VCC " "Pin \"Digit3\[7\]\" is stuck at VCC" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 88 2064 2240 104 "Digit3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542102037516 "|processorCompact|Digit3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit4\[7\] VCC " "Pin \"Digit4\[7\]\" is stuck at VCC" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 104 2064 2240 120 "Digit4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542102037516 "|processorCompact|Digit4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit5\[7\] VCC " "Pin \"Digit5\[7\]\" is stuck at VCC" {  } { { "processorCompact.bdf" "" { Schematic "/home/gorbu/Documents/Academics/Semester1/ENGF0001/ProcessorDebug/Processor_restored/processorCompact.bdf" { { 120 2064 2240 136 "Digit5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542102037516 "|processorCompact|Digit5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542102037516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542102038375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542102045777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542102046326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542102046326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4623 " "Implemented 4623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542102046741 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542102046741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4572 " "Implemented 4572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542102046741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542102046741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542102046766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 09:40:46 2018 " "Processing ended: Tue Nov 13 09:40:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542102046766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542102046766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542102046766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542102046766 ""}
