

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 177181, -- Miss = 27372, rate = 0.1545, -- PendHits = 182, rate = 0.0010-- ResFail = 1278, rate = 0.0072
Error Per = 50 || Flushes = 547 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 167753, -- Miss = 19890, rate = 0.1186, -- PendHits = 157, rate = 0.0009-- ResFail = 645, rate = 0.0038
Error Per = 50 || Flushes = 397 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 125695, -- Miss = 21795, rate = 0.1734, -- PendHits = 181, rate = 0.0014-- ResFail = 864, rate = 0.0069
Error Per = 50 || Flushes = 435 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 91486, -- Miss = 18741, rate = 0.2049, -- PendHits = 187, rate = 0.0020-- ResFail = 1536, rate = 0.0168
Error Per = 50 || Flushes = 374 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 133988, -- Miss = 23268, rate = 0.1737, -- PendHits = 200, rate = 0.0015-- ResFail = 657, rate = 0.0049
Error Per = 50 || Flushes = 465 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 105993, -- Miss = 23971, rate = 0.2262, -- PendHits = 240, rate = 0.0023-- ResFail = 4454, rate = 0.0420
Error Per = 50 || Flushes = 479 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 99443, -- Miss = 14365, rate = 0.1445, -- PendHits = 172, rate = 0.0017-- ResFail = 732, rate = 0.0074
Error Per = 50 || Flushes = 287 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 136406, -- Miss = 21603, rate = 0.1584, -- PendHits = 177, rate = 0.0013-- ResFail = 887, rate = 0.0065
Error Per = 50 || Flushes = 432 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 159209, -- Miss = 34880, rate = 0.2191, -- PendHits = 329, rate = 0.0021-- ResFail = 5179, rate = 0.0325
Error Per = 50 || Flushes = 697 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 107485, -- Miss = 16917, rate = 0.1574, -- PendHits = 261, rate = 0.0024-- ResFail = 1862, rate = 0.0173
Error Per = 50 || Flushes = 338 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 107785, -- Miss = 15893, rate = 0.1475, -- PendHits = 207, rate = 0.0019-- ResFail = 846, rate = 0.0078
Error Per = 50 || Flushes = 317 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 128433, -- Miss = 25377, rate = 0.1976, -- PendHits = 295, rate = 0.0023-- ResFail = 3625, rate = 0.0282
Error Per = 50 || Flushes = 507 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 29664, -- Miss = 3016, rate = 0.1017, -- PendHits = 44, rate = 0.0015-- ResFail = 28, rate = 0.0009
Error Per = 50 || Flushes = 60 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a9/spmv_base_L1D_50__econPsmigr2
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L1D_50__econPsmigr2
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L1D_50__econPsmigr2
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L1D_50__econPsmigr2
Running md5sum using "md5sum /home/pars/Documents/expSetups/a9/spmv_base_L1D_50__econPsmigr2 "
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L1D_50__econPsmigr2
Extracting specific PTX file named spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x561edb91d37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/econ-psmigr2.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 3140 |E| 540022
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (13 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff6ea8de5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ea8de50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ea8de48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ea8de40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ea8de38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ea8de30..

GPGPU-Sim PTX: cudaLaunch for 0x0x561edb91d37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 910782
gpu_sim_insn = 4061509
gpu_ipc =       4.4594
gpu_tot_sim_cycle = 910782
gpu_tot_sim_insn = 4061509
gpu_tot_ipc =       4.4594
gpu_tot_issued_cta = 13
gpu_occupancy = 14.8582% 
gpu_tot_occupancy = 14.8582% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2766
partiton_level_parallism_total  =       0.2766
partiton_level_parallism_util =       2.0696
partiton_level_parallism_util_total  =       2.0696
L2_BW  =      12.0797 GB/Sec
L2_BW_total  =      12.0797 GB/Sec
gpu_total_sim_rate=2180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 172966, Miss = 24583, Miss_rate = 0.142, Pending_hits = 165, Reservation_fails = 902
	L1D_cache_core[1]: Access = 165405, Miss = 18915, Miss_rate = 0.114, Pending_hits = 136, Reservation_fails = 647
	L1D_cache_core[2]: Access = 122515, Miss = 20741, Miss_rate = 0.169, Pending_hits = 195, Reservation_fails = 939
	L1D_cache_core[3]: Access = 89660, Miss = 17949, Miss_rate = 0.200, Pending_hits = 176, Reservation_fails = 1414
	L1D_cache_core[4]: Access = 130485, Miss = 22350, Miss_rate = 0.171, Pending_hits = 202, Reservation_fails = 736
	L1D_cache_core[5]: Access = 103520, Miss = 23022, Miss_rate = 0.222, Pending_hits = 235, Reservation_fails = 4008
	L1D_cache_core[6]: Access = 97229, Miss = 12986, Miss_rate = 0.134, Pending_hits = 173, Reservation_fails = 550
	L1D_cache_core[7]: Access = 134000, Miss = 21191, Miss_rate = 0.158, Pending_hits = 181, Reservation_fails = 1061
	L1D_cache_core[8]: Access = 150601, Miss = 32655, Miss_rate = 0.217, Pending_hits = 305, Reservation_fails = 4667
	L1D_cache_core[9]: Access = 105198, Miss = 15919, Miss_rate = 0.151, Pending_hits = 241, Reservation_fails = 1610
	L1D_cache_core[10]: Access = 106152, Miss = 15152, Miss_rate = 0.143, Pending_hits = 203, Reservation_fails = 703
	L1D_cache_core[11]: Access = 124330, Miss = 23399, Miss_rate = 0.188, Pending_hits = 270, Reservation_fails = 2369
	L1D_cache_core[12]: Access = 29019, Miss = 3014, Miss_rate = 0.104, Pending_hits = 41, Reservation_fails = 28
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1531080
	L1D_total_cache_misses = 251876
	L1D_total_cache_miss_rate = 0.1645
	L1D_total_cache_pending_hits = 2523
	L1D_total_cache_reservation_fails = 19634
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1276680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 148918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2523
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1530687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19634
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
5968, 5359, 7911, 12783, 2749, 10115, 17916, 9593, 
gpgpu_n_tot_thrd_icount = 21587392
gpgpu_n_tot_w_icount = 674606
gpgpu_n_stall_shd_mem = 524613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251484
gpgpu_n_mem_write_global = 393
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1629486
gpgpu_n_store_insn = 3140
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 484649
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1757	W0_Idle:6534125	W0_Scoreboard:19180576	W1:213986	W2:122873	W3:59259	W4:46646	W5:29949	W6:27653	W7:17935	W8:17278	W9:10903	W10:12372	W11:7827	W12:7503	W13:8189	W14:6355	W15:6417	W16:5835	W17:4562	W18:5199	W19:4814	W20:3614	W21:3642	W22:3867	W23:2599	W24:2969	W25:3185	W26:3189	W27:3024	W28:2819	W29:3525	W30:3712	W31:4913	W32:17993
single_issue_nums: WS0:184625	WS1:170125	WS2:159395	WS3:160461	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2011872 {8:251484,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15720 {40:393,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10059360 {40:251484,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144 {8:393,}
maxmflatency = 656 
max_icnt2mem_latency = 193 
maxmrqlatency = 228 
max_icnt2sh_latency = 90 
averagemflatency = 279 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:80804 	175 	341 	1129 	1348 	539 	231 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159812 	91844 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	247187 	4362 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	204135 	35556 	10120 	1822 	223 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	873 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        11        12         7         4         8         8         8        10         5         7         7         7         8         8 
dram[1]:        36        36        12         8         5        12         8         8        12        12        12        12         7         5         8         8 
dram[2]:        35        35         8         8         9         6         8         8        12        12        11         8         8         8         8         8 
dram[3]:        32        32         8         8         7        10        10        10        11         8         4         5         8         7         8         8 
dram[4]:        33        32         6         4         5         9        12        12         8         8         8        10         7        10        11        13 
dram[5]:        32        32         4         7         4         6        12        12         8         8         9         8         8         8         9         7 
dram[6]:        32        32         6         4         4         7        12        12         7         9         8         8         6         8         9        12 
dram[7]:        32        32         5         7         5         4        12        11         9         6         8         7         5         8        11         9 
dram[8]:        32        32         5         8         6         8        14        16         9         8         7         6         6         7         6         8 
dram[9]:        32        32         9         6         7         8        13         8         7        11         6         7         8         5        12        12 
dram[10]:        32        32         4         6         8         7         8         8        12        10         5         4         6         6        12         9 
dram[11]:        32        32         8         8         4         5        12        12        11         9         8         4         4         6         8         8 
maximum service time to same row:
dram[0]:    178040    181511     83068     76482    176180     16677     65432     62923     52150     45760     47566     49079     35376     40557     51952     54182 
dram[1]:    182889    176711     71894     69271     24240     31491     60449     61564     52712     54121     64708     58828     84196     81577     69696     64924 
dram[2]:    182798    182775     66623     63996     36705     24886     71846     82068     54243     52443     64207     80173     94396     94370     64220     64124 
dram[3]:    182748    182710     43365     41959     23649     38861     91014    136275     53575     92649     80141     80121     94343     91481     72019     82278 
dram[4]:    182682    182649     39268     37880     43066     57262    136536    128868     93992     91980     80068     79996     51349     61824     92501    100807 
dram[5]:     42901     53500     37953     37996     50719     40148    121185    113479     86577     81219     77439     76176     33585     37845    108413    116034 
dram[6]:     53329     34789     38030     35436     35125     42767    105816    103939     75877    103773     76178     71942     35027     32532    123636    129961 
dram[7]:     31416     38335     31707     31707     39935     50112     95026     89941    101079     33170     29263     25166     37745     48100    148790    145364 
dram[8]:     41073     33213     31709     31716     57988     61891     84837     81025     28756     29070     29139     22901     88196     96082    145641    137912 
dram[9]:     32666    111392     28780     31524     62399     65407     58323     67811     38090     43801     43905     41274    101167    103568     63353     60872 
dram[10]:    114947    183115     31555     31562     70418     73542     65211     62067     36684     26219     38671     36035    106671     43075     58369     55889 
dram[11]:    186589    181359     41715     41629     84196     84197     85529     74598     61698     62671     41307     30872     33270     39359     53435     50918 
average row accesses per activate:
dram[0]:  1.472843  1.475728  1.214099  1.244094  1.215259  1.283186  1.246057  1.290221  1.416357  1.373665  1.234160  1.209677  1.214674  1.298507  1.308571  1.304094 
dram[1]:  1.528814  1.460064  1.199005  1.232804  1.197861  1.238889  1.287097  1.250000  1.372822  1.367698  1.232558  1.277946  1.283133  1.326984  1.299094  1.274336 
dram[2]:  1.449405  1.420118  1.226415  1.242424  1.227147  1.213917  1.337539  1.331269  1.384615  1.418251  1.233236  1.214485  1.254335  1.313043  1.295652  1.251337 
dram[3]:  1.434251  1.350000  1.238889  1.230556  1.277937  1.322785  1.378125  1.434783  1.418868  1.349315  1.261765  1.264438  1.311615  1.313390  1.245431  1.307263 
dram[4]:  1.413793  1.436046  1.215425  1.219444  1.306749  1.286145  1.298883  1.348348  1.346405  1.308157  1.340000  1.338983  1.291429  1.293296  1.338415  1.335385 
dram[5]:  1.457317  1.376147  1.181579  1.231198  1.275148  1.249267  1.400000  1.417476  1.328125  1.336420  1.324590  1.280864  1.252078  1.256560  1.393939  1.386667 
dram[6]:  1.422492  1.413690  1.256637  1.258160  1.245070  1.282738  1.443709  1.362776  1.285285  1.307937  1.298246  1.297143  1.276786  1.276596  1.372937  1.375415 
dram[7]:  1.355372  1.495495  1.217514  1.298551  1.253731  1.215425  1.341538  1.289941  1.292683  1.315315  1.230769  1.250000  1.257396  1.237569  1.473310  1.352761 
dram[8]:  1.452941  1.468468  1.266667  1.310056  1.207792  1.195822  1.313070  1.398601  1.260997  1.312303  1.291176  1.225071  1.185090  1.243968  1.430464  1.336336 
dram[9]:  1.395095  1.468750  1.278409  1.309659  1.263852  1.328729  1.325581  1.255385  1.302548  1.320388  1.218750  1.253482  1.250000  1.216438  1.359223  1.378205 
dram[10]:  1.537459  1.477707  1.285311  1.298591  1.325581  1.198511  1.277108  1.287425  1.336538  1.308176  1.309734  1.257790  1.240113  1.277620  1.480144  1.354633 
dram[11]:  1.493421  1.522034  1.274457  1.254642  1.229381  1.291667  1.253731  1.248521  1.290520  1.333333  1.248588  1.263889  1.250000  1.300633  1.327485  1.314121 
average row locality = 84628/64733 = 1.307339
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       461       456       465       474       446       435       395       409       381       386       448       450       447       435       458       446 
dram[1]:       451       457       482       466       448       446       399       425       394       398       424       423       426       418       430       432 
dram[2]:       487       480       455       451       443       471       424       430       378       373       423       436       434       453       447       468 
dram[3]:       469       486       446       443       446       418       441       429       376       394       429       416       463       461       477       468 
dram[4]:       492       494       457       439       426       427       465       449       412       433       402       395       452       463       439       434 
dram[5]:       478       450       449       442       431       426       441       438       425       433       404       415       452       431       414       416 
dram[6]:       468       475       426       424       442       431       436       432       428       412       444       454       429       420       416       414 
dram[7]:       492       498       431       448       420       457       436       436       424       438       448       440       425       448       414       441 
dram[8]:       494       489       456       469       465       458       432       400       430       416       439       430       461       464       432       445 
dram[9]:       512       470       450       461       479       481       399       408       409       408       429       450       480       444       420       430 
dram[10]:       470       464       455       461       456       483       424       430       417       416       444       444       439       451       410       424 
dram[11]:       454       449       469       473       477       465       420       422       422       412       442       455       450       411       454       456 
total dram reads = 84626
bank skew: 512/373 = 1.37
chip skew: 7180/6919 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1108      1087       702       740       853       833       915       826       899       866       801       820       827       820       734       700
dram[1]:       1246      1097       750       748       823       788       914       748       832       767       779       760       864       834       810       784
dram[2]:       1174      1116       763       807       872       768       792       741       876       896       787       792       833       809       748       694
dram[3]:       1191      1046       780       797       755       799       808       781       888       797       781       785       831       761       721       673
dram[4]:       1048      1072       744       826       865       928       762       701       834       812       836       902       797       738       777       794
dram[5]:       1241      1182       738       714       833       793       755       685       802       723       819       763       791       835       817       734
dram[6]:       1097      1126       792       827       831       782       801       801       773       785       709       750       869       848       864       760
dram[7]:       1196      1082       812       737       852       789       761       703       814       736       739       727       808       760       867       740
dram[8]:       1102      1058       655       678       782       738       807       837       748       751       756       807       776       723       874       780
dram[9]:       1131      1117       752       701       708       721       965       792       873       788       801       727       757       806       813       731
dram[10]:       1097      1123       735       793       769       743       828       731       794       786       711       787       858       797       908       850
dram[11]:       1259      1077       711       643       800       807       825       722       857       754       812       753       785       815       841       708
maximum mf latency per bank:
dram[0]:        570       587       474       551       550       556       504       424       438       520       635       594       532       597       643       486
dram[1]:        472       546       468       533       586       500       472       448       428       485       490       553       438       480       512       492
dram[2]:        513       510       642       578       654       656       650       548       536       512       516       567       547       584       637       630
dram[3]:        574       531       547       465       522       572       480       606       573       490       538       509       619       468       502       471
dram[4]:        508       477       505       409       588       481       497       593       460       482       476       564       453       527       506       572
dram[5]:        493       549       424       557       527       459       473       411       448       478       498       505       518       616       562       516
dram[6]:        484       541       593       598       613       446       521       381       506       407       418       544       430       502       529       455
dram[7]:        546       480       471       508       504       490       561       498       514       492       566       443       566       432       616       467
dram[8]:        496       567       535       442       548       486       506       403       403       508       453       572       540       541       590       550
dram[9]:        601       645       474       510       522       497       542       572       489       503       571       572       424       477       456       591
dram[10]:        582       484       606       630       590       594       420       460       540       475       496       476       413       522       516       610
dram[11]:        498       571       496       506       448       594       526       428       435       468       511       557       428       444       420       469

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317918 n_act=5410 n_pre=5394 n_ref_event=4572360550251980812 n_req=6992 n_rd=6992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01197
n_activity=428108 dram_eff=0.06533
bk0: 461a 2319286i bk1: 456a 2319417i bk2: 465a 2316224i bk3: 474a 2316016i bk4: 446a 2316715i bk5: 435a 2318086i bk6: 395a 2319441i bk7: 409a 2319675i bk8: 381a 2322053i bk9: 386a 2321434i bk10: 448a 2317208i bk11: 450a 2316716i bk12: 447a 2316763i bk13: 435a 2318522i bk14: 458a 2317503i bk15: 446a 2318146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226831
Row_Buffer_Locality_read = 0.226831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202315
Bank_Level_Parallism_Col = 1.686413
Bank_Level_Parallism_Ready = 1.002986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060207 

BW Util details:
bwutil = 0.011974 
total_CMD = 2335670 
util_bw = 27968 
Wasted_Col = 117263 
Wasted_Row = 102006 
Idle = 2088433 

BW Util Bottlenecks: 
RCDc_limit = 124736 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 755 
rwq = 0 
CCDLc_limit_alone = 755 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317918 
Read = 6992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5410 
n_pre = 5394 
n_ref = 4572360550251980812 
n_req = 6992 
total_req = 6992 

Dual Bus Interface Util: 
issued_total_row = 10804 
issued_total_col = 6992 
Row_Bus_Util =  0.004626 
CoL_Bus_Util = 0.002994 
Either_Row_CoL_Bus_Util = 0.007600 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002479 
queue_avg = 0.009145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00914513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2318124 n_act=5347 n_pre=5331 n_ref_event=0 n_req=6919 n_rd=6919 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01185
n_activity=424689 dram_eff=0.06517
bk0: 451a 2320361i bk1: 457a 2319697i bk2: 482a 2315369i bk3: 466a 2316294i bk4: 448a 2316313i bk5: 446a 2317253i bk6: 399a 2319891i bk7: 425a 2318143i bk8: 394a 2321057i bk9: 398a 2320932i bk10: 424a 2318265i bk11: 423a 2318883i bk12: 426a 2318705i bk13: 418a 2319510i bk14: 430a 2318800i bk15: 432a 2318644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227923
Row_Buffer_Locality_read = 0.227923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194418
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.001437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011849 
total_CMD = 2335670 
util_bw = 27676 
Wasted_Col = 116128 
Wasted_Row = 100760 
Idle = 2091106 

BW Util Bottlenecks: 
RCDc_limit = 123380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 754 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2318124 
Read = 6919 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5347 
n_pre = 5331 
n_ref = 0 
n_req = 6919 
total_req = 6919 

Dual Bus Interface Util: 
issued_total_row = 10678 
issued_total_col = 6919 
Row_Bus_Util =  0.004572 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.007512 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002907 
queue_avg = 0.006763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00676251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317792 n_act=5451 n_pre=5435 n_ref_event=0 n_req=7053 n_rd=7053 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01208
n_activity=432877 dram_eff=0.06517
bk0: 487a 2318064i bk1: 480a 2318274i bk2: 455a 2316300i bk3: 451a 2316803i bk4: 443a 2316610i bk5: 471a 2315544i bk6: 424a 2318956i bk7: 430a 2318762i bk8: 378a 2321492i bk9: 373a 2322248i bk10: 423a 2318519i bk11: 436a 2317449i bk12: 434a 2317989i bk13: 453a 2317820i bk14: 447a 2317870i bk15: 468a 2316409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227988
Row_Buffer_Locality_read = 0.227988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212663
Bank_Level_Parallism_Col = 1.073597
Bank_Level_Parallism_Ready = 1.002255
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059979 

BW Util details:
bwutil = 0.012079 
total_CMD = 2335670 
util_bw = 28212 
Wasted_Col = 118248 
Wasted_Row = 102413 
Idle = 2086797 

BW Util Bottlenecks: 
RCDc_limit = 125587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 812 
rwq = 0 
CCDLc_limit_alone = 812 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317792 
Read = 7053 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5451 
n_pre = 5435 
n_ref = 0 
n_req = 7053 
total_req = 7053 

Dual Bus Interface Util: 
issued_total_row = 10886 
issued_total_col = 7053 
Row_Bus_Util =  0.004661 
CoL_Bus_Util = 0.003020 
Either_Row_CoL_Bus_Util = 0.007654 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003412 
queue_avg = 0.010099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0100995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317944 n_act=5369 n_pre=5353 n_ref_event=0 n_req=7062 n_rd=7062 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01209
n_activity=432072 dram_eff=0.06538
bk0: 469a 2318631i bk1: 486a 2316838i bk2: 446a 2317253i bk3: 443a 2317120i bk4: 446a 2317417i bk5: 418a 2319146i bk6: 441a 2319428i bk7: 429a 2320208i bk8: 376a 2321958i bk9: 394a 2320949i bk10: 429a 2318375i bk11: 416a 2319065i bk12: 463a 2317422i bk13: 461a 2317802i bk14: 477a 2315998i bk15: 468a 2317488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.240725
Row_Buffer_Locality_read = 0.240725
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188977
Bank_Level_Parallism_Col = 1.068610
Bank_Level_Parallism_Ready = 1.001549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057088 

BW Util details:
bwutil = 0.012094 
total_CMD = 2335670 
util_bw = 28248 
Wasted_Col = 117377 
Wasted_Row = 103074 
Idle = 2086971 

BW Util Bottlenecks: 
RCDc_limit = 124186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 807 
rwq = 0 
CCDLc_limit_alone = 807 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317944 
Read = 7062 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5369 
n_pre = 5353 
n_ref = 0 
n_req = 7062 
total_req = 7062 

Dual Bus Interface Util: 
issued_total_row = 10722 
issued_total_col = 7062 
Row_Bus_Util =  0.004591 
CoL_Bus_Util = 0.003024 
Either_Row_CoL_Bus_Util = 0.007589 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003272 
queue_avg = 0.009164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00916397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317919 n_act=5373 n_pre=5357 n_ref_event=0 n_req=7079 n_rd=7079 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01212
n_activity=428727 dram_eff=0.06605
bk0: 492a 2317720i bk1: 494a 2318060i bk2: 457a 2316649i bk3: 439a 2317379i bk4: 426a 2318684i bk5: 427a 2318725i bk6: 465a 2317364i bk7: 449a 2318514i bk8: 412a 2319871i bk9: 433a 2318862i bk10: 402a 2320125i bk11: 395a 2320663i bk12: 452a 2318218i bk13: 463a 2317394i bk14: 439a 2318804i bk15: 434a 2319030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.241418
Row_Buffer_Locality_read = 0.241418
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196104
Bank_Level_Parallism_Col = 1.074637
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061465 

BW Util details:
bwutil = 0.012123 
total_CMD = 2335670 
util_bw = 28316 
Wasted_Col = 116837 
Wasted_Row = 101315 
Idle = 2089202 

BW Util Bottlenecks: 
RCDc_limit = 123852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 827 
rwq = 0 
CCDLc_limit_alone = 827 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317919 
Read = 7079 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5373 
n_pre = 5357 
n_ref = 0 
n_req = 7079 
total_req = 7079 

Dual Bus Interface Util: 
issued_total_row = 10730 
issued_total_col = 7079 
Row_Bus_Util =  0.004594 
CoL_Bus_Util = 0.003031 
Either_Row_CoL_Bus_Util = 0.007600 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003267 
queue_avg = 0.009125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00912543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2318241 n_act=5277 n_pre=5261 n_ref_event=0 n_req=6945 n_rd=6945 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01189
n_activity=423540 dram_eff=0.06559
bk0: 478a 2318745i bk1: 450a 2318572i bk2: 449a 2316335i bk3: 442a 2317226i bk4: 431a 2318099i bk5: 426a 2318229i bk6: 441a 2319523i bk7: 438a 2320160i bk8: 425a 2319478i bk9: 433a 2319307i bk10: 404a 2320170i bk11: 415a 2319495i bk12: 452a 2317207i bk13: 431a 2317935i bk14: 414a 2320328i bk15: 416a 2320711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.241037
Row_Buffer_Locality_read = 0.241037
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187741
Bank_Level_Parallism_Col = 1.071987
Bank_Level_Parallism_Ready = 1.003721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059699 

BW Util details:
bwutil = 0.011894 
total_CMD = 2335670 
util_bw = 27780 
Wasted_Col = 114796 
Wasted_Row = 100767 
Idle = 2092327 

BW Util Bottlenecks: 
RCDc_limit = 121815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 705 
rwq = 0 
CCDLc_limit_alone = 705 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2318241 
Read = 6945 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5277 
n_pre = 5261 
n_ref = 0 
n_req = 6945 
total_req = 6945 

Dual Bus Interface Util: 
issued_total_row = 10538 
issued_total_col = 6945 
Row_Bus_Util =  0.004512 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.007462 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003098 
queue_avg = 0.007145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00714485
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2318272 n_act=5265 n_pre=5249 n_ref_event=0 n_req=6951 n_rd=6951 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0119
n_activity=422503 dram_eff=0.06581
bk0: 468a 2318719i bk1: 475a 2318204i bk2: 426a 2318163i bk3: 424a 2318592i bk4: 442a 2317394i bk5: 431a 2318531i bk6: 436a 2320227i bk7: 432a 2319862i bk8: 428a 2318807i bk9: 412a 2319645i bk10: 444a 2318433i bk11: 454a 2317950i bk12: 429a 2318685i bk13: 420a 2318967i bk14: 416a 2320214i bk15: 414a 2320363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.243274
Row_Buffer_Locality_read = 0.243274
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188406
Bank_Level_Parallism_Col = 1.069127
Bank_Level_Parallism_Ready = 1.000859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056004 

BW Util details:
bwutil = 0.011904 
total_CMD = 2335670 
util_bw = 27804 
Wasted_Col = 114800 
Wasted_Row = 99433 
Idle = 2093633 

BW Util Bottlenecks: 
RCDc_limit = 121630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2318272 
Read = 6951 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5265 
n_pre = 5249 
n_ref = 0 
n_req = 6951 
total_req = 6951 

Dual Bus Interface Util: 
issued_total_row = 10514 
issued_total_col = 6951 
Row_Bus_Util =  0.004501 
CoL_Bus_Util = 0.002976 
Either_Row_CoL_Bus_Util = 0.007449 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003851 
queue_avg = 0.007604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00760381
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317718 n_act=5458 n_pre=5442 n_ref_event=0 n_req=7096 n_rd=7096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01215
n_activity=428217 dram_eff=0.06628
bk0: 492a 2317041i bk1: 498a 2318345i bk2: 431a 2317983i bk3: 448a 2317897i bk4: 420a 2318285i bk5: 457a 2316416i bk6: 436a 2318980i bk7: 436a 2318247i bk8: 424a 2318925i bk9: 438a 2318834i bk10: 448a 2316973i bk11: 440a 2318087i bk12: 425a 2318223i bk13: 448a 2317298i bk14: 414a 2321125i bk15: 441a 2319110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.231539
Row_Buffer_Locality_read = 0.231539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203130
Bank_Level_Parallism_Col = 1.074551
Bank_Level_Parallism_Ready = 1.002103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059756 

BW Util details:
bwutil = 0.012152 
total_CMD = 2335670 
util_bw = 28384 
Wasted_Col = 118153 
Wasted_Row = 101740 
Idle = 2087393 

BW Util Bottlenecks: 
RCDc_limit = 125683 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 845 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317718 
Read = 7096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5458 
n_pre = 5442 
n_ref = 0 
n_req = 7096 
total_req = 7096 

Dual Bus Interface Util: 
issued_total_row = 10900 
issued_total_col = 7096 
Row_Bus_Util =  0.004667 
CoL_Bus_Util = 0.003038 
Either_Row_CoL_Bus_Util = 0.007686 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002451 
queue_avg = 0.007950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00795018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317509 n_act=5525 n_pre=5509 n_ref_event=0 n_req=7180 n_rd=7180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0123
n_activity=432965 dram_eff=0.06633
bk0: 494a 2317921i bk1: 489a 2318287i bk2: 456a 2317457i bk3: 469a 2317346i bk4: 465a 2315693i bk5: 458a 2316111i bk6: 432a 2318532i bk7: 400a 2321314i bk8: 430a 2318709i bk9: 416a 2319435i bk10: 439a 2318533i bk11: 430a 2317640i bk12: 461a 2315843i bk13: 464a 2316518i bk14: 432a 2320148i bk15: 445a 2318589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.231198
Row_Buffer_Locality_read = 0.231198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200552
Bank_Level_Parallism_Col = 1.072903
Bank_Level_Parallism_Ready = 1.003466
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059123 

BW Util details:
bwutil = 0.012296 
total_CMD = 2335670 
util_bw = 28720 
Wasted_Col = 119996 
Wasted_Row = 103347 
Idle = 2083607 

BW Util Bottlenecks: 
RCDc_limit = 127301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 813 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317509 
Read = 7180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5525 
n_pre = 5509 
n_ref = 0 
n_req = 7180 
total_req = 7180 

Dual Bus Interface Util: 
issued_total_row = 11034 
issued_total_col = 7180 
Row_Bus_Util =  0.004724 
CoL_Bus_Util = 0.003074 
Either_Row_CoL_Bus_Util = 0.007775 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002918 
queue_avg = 0.008281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00828114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317683 n_act=5467 n_pre=5451 n_ref_event=0 n_req=7130 n_rd=7130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01221
n_activity=427638 dram_eff=0.06669
bk0: 512a 2316419i bk1: 470a 2318692i bk2: 450a 2317798i bk3: 461a 2317789i bk4: 479a 2316106i bk5: 481a 2317054i bk6: 399a 2319886i bk7: 408a 2318752i bk8: 409a 2319833i bk9: 408a 2319862i bk10: 429a 2317848i bk11: 450a 2317235i bk12: 480a 2316327i bk13: 444a 2317145i bk14: 420a 2319959i bk15: 430a 2319558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233941
Row_Buffer_Locality_read = 0.233941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216120
Bank_Level_Parallism_Col = 1.083320
Bank_Level_Parallism_Ready = 1.007657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067914 

BW Util details:
bwutil = 0.012211 
total_CMD = 2335670 
util_bw = 28520 
Wasted_Col = 117551 
Wasted_Row = 101004 
Idle = 2088595 

BW Util Bottlenecks: 
RCDc_limit = 125341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 858 
rwq = 0 
CCDLc_limit_alone = 858 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317683 
Read = 7130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5467 
n_pre = 5451 
n_ref = 0 
n_req = 7130 
total_req = 7130 

Dual Bus Interface Util: 
issued_total_row = 10918 
issued_total_col = 7130 
Row_Bus_Util =  0.004674 
CoL_Bus_Util = 0.003053 
Either_Row_CoL_Bus_Util = 0.007701 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003391 
queue_avg = 0.010976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0109759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317930 n_act=5367 n_pre=5351 n_ref_event=0 n_req=7090 n_rd=7088 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.01215
n_activity=429672 dram_eff=0.06603
bk0: 470a 2319634i bk1: 464a 2319671i bk2: 455a 2317344i bk3: 461a 2317435i bk4: 456a 2317885i bk5: 483a 2315002i bk6: 424a 2318874i bk7: 430a 2318443i bk8: 417a 2319585i bk9: 416a 2319443i bk10: 444a 2318182i bk11: 444a 2317708i bk12: 439a 2317726i bk13: 451a 2317733i bk14: 410a 2321541i bk15: 424a 2319528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.243724
Row_Buffer_Locality_read = 0.243651
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.196315
Bank_Level_Parallism_Col = 1.072808
Bank_Level_Parallism_Ready = 1.004209
write_to_read_ratio_blp_rw_average = 0.000276
GrpLevelPara = 1.059962 

BW Util details:
bwutil = 0.012147 
total_CMD = 2335670 
util_bw = 28372 
Wasted_Col = 116766 
Wasted_Row = 101403 
Idle = 2089129 

BW Util Bottlenecks: 
RCDc_limit = 123553 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 752 
rwq = 0 
CCDLc_limit_alone = 752 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317930 
Read = 7088 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 5367 
n_pre = 5351 
n_ref = 0 
n_req = 7090 
total_req = 7093 

Dual Bus Interface Util: 
issued_total_row = 10718 
issued_total_col = 7093 
Row_Bus_Util =  0.004589 
CoL_Bus_Util = 0.003037 
Either_Row_CoL_Bus_Util = 0.007595 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.004002 
queue_avg = 0.010591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0105914
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2335670 n_nop=2317636 n_act=5484 n_pre=5468 n_ref_event=0 n_req=7131 n_rd=7131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01221
n_activity=432149 dram_eff=0.06601
bk0: 454a 2319620i bk1: 449a 2319946i bk2: 469a 2316859i bk3: 473a 2316630i bk4: 477a 2315992i bk5: 465a 2317028i bk6: 420a 2318326i bk7: 422a 2318468i bk8: 422a 2319205i bk9: 412a 2320107i bk10: 442a 2317695i bk11: 455a 2317374i bk12: 450a 2317505i bk13: 411a 2319679i bk14: 454a 2318401i bk15: 456a 2318223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.231524
Row_Buffer_Locality_read = 0.231524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199185
Bank_Level_Parallism_Col = 1.074522
Bank_Level_Parallism_Ready = 1.004182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059570 

BW Util details:
bwutil = 0.012212 
total_CMD = 2335670 
util_bw = 28524 
Wasted_Col = 118873 
Wasted_Row = 102443 
Idle = 2085830 

BW Util Bottlenecks: 
RCDc_limit = 126208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 791 
rwq = 0 
CCDLc_limit_alone = 791 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2335670 
n_nop = 2317636 
Read = 7131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5484 
n_pre = 5468 
n_ref = 0 
n_req = 7131 
total_req = 7131 

Dual Bus Interface Util: 
issued_total_row = 10952 
issued_total_col = 7131 
Row_Bus_Util =  0.004689 
CoL_Bus_Util = 0.003053 
Either_Row_CoL_Bus_Util = 0.007721 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002717 
queue_avg = 0.008044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00804437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10694, Miss = 3517, Miss_rate = 0.329, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 10438, Miss = 3503, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10918, Miss = 3470, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10102, Miss = 3477, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10781, Miss = 3507, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10525, Miss = 3578, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 10750, Miss = 3559, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10098, Miss = 3531, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10584, Miss = 3557, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 10758, Miss = 3546, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10739, Miss = 3506, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9910, Miss = 3467, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10564, Miss = 3505, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10409, Miss = 3474, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10816, Miss = 3506, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10100, Miss = 3618, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10481, Miss = 3625, Miss_rate = 0.346, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 10119, Miss = 3587, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10934, Miss = 3598, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10083, Miss = 3568, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10586, Miss = 3523, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10538, Miss = 3577, Miss_rate = 0.339, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11109, Miss = 3592, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9841, Miss = 3551, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 251877
L2_total_cache_misses = 84942
L2_total_cache_miss_rate = 0.3372
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 63028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=251877
icnt_total_pkts_simt_to_mem=251877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 251877
Req_Network_cycles = 910782
Req_Network_injected_packets_per_cycle =       0.2766 
Req_Network_conflicts_per_cycle =       0.0162
Req_Network_conflicts_per_cycle_util =       0.1211
Req_Bank_Level_Parallism =       2.0696
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0036
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0115

Reply_Network_injected_packets_num = 251877
Reply_Network_cycles = 910782
Reply_Network_injected_packets_per_cycle =        0.2766
Reply_Network_conflicts_per_cycle =        0.1280
Reply_Network_conflicts_per_cycle_util =       0.9629
Reply_Bank_Level_Parallism =       2.0809
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0117
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0092
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 3 sec (1863 sec)
gpgpu_simulation_rate = 2180 (inst/sec)
gpgpu_simulation_rate = 488 (cycle/sec)
gpgpu_silicon_slowdown = 2797131x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 1861180.8410 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.090473]
Verifying...
	runtime [serial] = 3.100000 ms.
Total element = 3140, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 2 || elements whose %10 < err = 537 || total err Element = 539
	[max error  0.989618, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
