// Seed: 965184671
module module_0;
  logic id_0;
  assign id_1[1] = 1 - 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  always @(1 or {1,
    1
  })
  begin
    id_4 <= 1 | id_2;
  end
endmodule
