<profile>

<section name = "Vitis HLS Report for 'process_data'" level="0">
<item name = "Date">Mon Aug  7 11:52:09 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_process_data_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_205_5_fu_6207">process_data_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_205_5, 61445, 61445, 0.614 ms, 0.614 ms, 61445, 61445, no</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6214">process_data_Pipeline_first_chan_loop_first_chan_frame_loop, 25606, 25606, 0.256 ms, 0.256 ms, 25606, 25606, no</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6235">process_data_Pipeline_frame_chan_loop, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6256">process_data_Pipeline_VITIS_LOOP_169_1, 153, 153, 1.530 us, 1.530 us, 153, 153, no</column>
<column name="grp_process_data_Pipeline_4_fu_6266">process_data_Pipeline_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_160_2_fu_6281">process_data_Pipeline_VITIS_LOOP_160_2, 6002, 6002, 60.020 us, 60.020 us, 6002, 6002, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_131_1_fu_6308">process_data_Pipeline_VITIS_LOOP_131_1, 6002, 6002, 60.020 us, 60.020 us, 6002, 6002, no</column>
<column name="grp_myproject_fu_6335">myproject, 9830412, 9830568, 98.304 ms, 98.306 ms, 262146, 9830402, dataflow</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_215_6_fu_11885">process_data_Pipeline_VITIS_LOOP_215_6, 74, 74, 0.740 us, 0.740 us, 74, 74, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9_fu_11894">process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9, 61445, 61445, 0.614 ms, 0.614 ms, 61445, 61445, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_239_10_fu_11902">process_data_Pipeline_VITIS_LOOP_239_10, 74, 74, 0.740 us, 0.740 us, 74, 74, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- link_loop">?, ?, ?, -, -, 10, no</column>
<column name=" + frame_loop">1566000, 2004000, 261 ~ 334, -, -, 6000, no</column>
<column name=" + second_chan_loop">?, ?, ?, -, -, 256, no</column>
<column name="- VITIS_LOOP_224_7">464921133, 464928465, 9891939 ~ 9892095, -, -, 47, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 7320, -</column>
<column name="FIFO">-, -, 198, 134, -</column>
<column name="Instance">2704, 393, 202324, 151904, 0</column>
<column name="Memory">6161, -, 64, 2, 0</column>
<column name="Multiplexer">-, -, -, 2640, -</column>
<column name="Register">-, -, 3055, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">659, 12, 23, 37, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">219, 4, 7, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 640, 1128, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 16, 0, 931, 901, 0</column>
<column name="gmem4_m_axi_U">gmem4_m_axi, 58, 0, 1733, 1699, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 30, 0, 1199, 1166, 0</column>
<column name="mul_22s_14ns_22_1_1_U4697">mul_22s_14ns_22_1_1, 0, 1, 0, 22, 0</column>
<column name="mul_29ns_4ns_32_1_1_U4696">mul_29ns_4ns_32_1_1, 0, 0, 0, 32, 0</column>
<column name="mul_32ns_34ns_65_1_1_U4694">mul_32ns_34ns_65_1_1, 0, 4, 0, 22, 0</column>
<column name="mul_9ns_14ns_22_1_1_U4698">mul_9ns_14ns_22_1_1, 0, 1, 0, 5, 0</column>
<column name="grp_myproject_fu_6335">myproject, 2599, 382, 192800, 131777, 0</column>
<column name="grp_process_data_Pipeline_4_fu_6266">process_data_Pipeline_4, 0, 0, 2721, 10563, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_131_1_fu_6308">process_data_Pipeline_VITIS_LOOP_131_1, 0, 0, 43, 197, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_160_2_fu_6281">process_data_Pipeline_VITIS_LOOP_160_2, 0, 0, 43, 197, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6256">process_data_Pipeline_VITIS_LOOP_169_1, 0, 0, 241, 177, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_205_5_fu_6207">process_data_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_205_5, 0, 1, 59, 177, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_215_6_fu_11885">process_data_Pipeline_VITIS_LOOP_215_6, 0, 0, 492, 1265, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9_fu_11894">process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9, 0, 1, 59, 197, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_239_10_fu_11902">process_data_Pipeline_VITIS_LOOP_239_10, 0, 0, 492, 1356, 0</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6214">process_data_Pipeline_first_chan_loop_first_chan_frame_loop, 0, 3, 453, 453, 0</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6235">process_data_Pipeline_frame_chan_loop, 1, 0, 24, 332, 0</column>
<column name="urem_32ns_5ns_4_36_seq_1_U4695">urem_32ns_5ns_4_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ave_U">ave_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 14, 1, 3584</column>
<column name="cc_prob_U">cc_prob_RAM_AUTO_1R1W, 0, 32, 1, 0, 3, 16, 1, 48</column>
<column name="cc_prob_1_U">cc_prob_RAM_AUTO_1R1W, 0, 32, 1, 0, 3, 16, 1, 48</column>
<column name="planes_U">planes_RAM_AUTO_1R1W, 2464, 0, 0, 0, 2880000, 15, 1, 43200000</column>
<column name="planes2_U">planes_RAM_AUTO_1R1W, 2464, 0, 0, 0, 2880000, 15, 1, 43200000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_U">process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W, 154, 0, 0, 0, 192000, 14, 1, 2688000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="layer19_out_fifo_U">0, 99, 0, -, 2, 48, 96</column>
<column name="zero_padding2d_input_fifo_U">0, 99, 0, -, 2, 15, 30</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln118_fu_12249_p2">+, 0, 0, 25, 18, 10</column>
<column name="add_ln129_fu_12391_p2">+, 0, 0, 39, 32, 12</column>
<column name="add_ln210_1_fu_12287_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln210_2_fu_12326_p2">+, 0, 0, 13, 6, 5</column>
<column name="add_ln210_3_fu_12359_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln210_fu_12271_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln224_1_fu_12450_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln224_fu_12460_p2">+, 0, 0, 20, 13, 8</column>
<column name="add_ln233_1_fu_12037_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln233_fu_12051_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln54_1_fu_12081_p2">+, 0, 0, 30, 23, 10</column>
<column name="add_ln54_fu_12075_p2">+, 0, 0, 29, 22, 9</column>
<column name="add_ln56_fu_12056_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln59_fu_12118_p2">+, 0, 0, 12, 5, 5</column>
<column name="frame_fu_12107_p2">+, 0, 0, 71, 64, 64</column>
<column name="iChan_fu_12243_p2">+, 0, 0, 16, 9, 1</column>
<column name="iFrame_1_fu_12093_p2">+, 0, 0, 20, 13, 1</column>
<column name="link_2_fu_12022_p2">+, 0, 0, 12, 4, 1</column>
<column name="wib_fu_12231_p2">+, 0, 0, 12, 4, 1</column>
<column name="sub_ln226_fu_12503_p2">-, 0, 0, 18, 11, 11</column>
<column name="and_ln129_fu_12402_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state116_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op801_call_state267">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln118_fu_12237_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln129_1_fu_12396_p2">icmp, 0, 0, 39, 32, 9</column>
<column name="icmp_ln129_fu_12385_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln224_fu_12444_p2">icmp, 0, 0, 13, 6, 6</column>
<column name="icmp_ln32_fu_11956_p2">icmp, 0, 0, 12, 4, 1</column>
<column name="icmp_ln43_fu_12016_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln54_fu_12087_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln57_fu_12112_p2">icmp, 0, 0, 20, 13, 1</column>
<column name="icmp_ln59_fu_12123_p2">icmp, 0, 0, 12, 5, 4</column>
<column name="lshr_ln210_1_fu_12376_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln210_fu_12344_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln59_fu_12175_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state267_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_myproject_fu_6335_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_myproject_fu_6335_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="select_ln59_fu_12139_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1507, 284, 1, 284</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ave_address0">20, 4, 8, 32</column>
<column name="ave_ce0">14, 3, 1, 3</column>
<column name="ave_we0">9, 2, 1, 2</column>
<column name="cc_prob_1_address0">20, 4, 2, 8</column>
<column name="cc_prob_1_ce0">14, 3, 1, 3</column>
<column name="cc_prob_1_d0">14, 3, 16, 48</column>
<column name="cc_prob_address0">20, 4, 2, 8</column>
<column name="cc_prob_ce0">14, 3, 1, 3</column>
<column name="cc_prob_d0">14, 3, 16, 48</column>
<column name="crate_3_reg_6147">9, 2, 32, 64</column>
<column name="crate_reg_6091">9, 2, 32, 64</column>
<column name="gmem1_ARADDR">14, 3, 64, 192</column>
<column name="gmem1_ARLEN">14, 3, 32, 96</column>
<column name="gmem1_ARVALID">14, 3, 1, 3</column>
<column name="gmem1_RREADY">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem4_ARADDR">20, 4, 64, 256</column>
<column name="gmem4_ARLEN">14, 3, 32, 96</column>
<column name="gmem4_ARVALID">14, 3, 1, 3</column>
<column name="gmem4_RREADY">14, 3, 1, 3</column>
<column name="gmem4_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem4_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_WDATA">14, 3, 256, 768</column>
<column name="gmem_WSTRB">14, 3, 32, 96</column>
<column name="gmem_WVALID">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="iChan_1_reg_6183">9, 2, 9, 18</column>
<column name="iFrame_reg_6103">9, 2, 13, 26</column>
<column name="i_fu_5900">9, 2, 13, 26</column>
<column name="indvar_fu_5904">9, 2, 6, 12</column>
<column name="layer19_out_write">9, 2, 1, 2</column>
<column name="link_from_frameheader_2_reg_6159">9, 2, 32, 64</column>
<column name="link_from_frameheader_reg_6079">9, 2, 32, 64</column>
<column name="link_fu_5896">9, 2, 4, 8</column>
<column name="phi_mul19_reg_6125">9, 2, 22, 44</column>
<column name="phi_mul24_reg_6195">9, 2, 18, 36</column>
<column name="phi_mul_reg_6114">9, 2, 23, 46</column>
<column name="planes2_address0">14, 3, 22, 66</column>
<column name="planes2_ce0">14, 3, 1, 3</column>
<column name="planes2_we0">9, 2, 1, 2</column>
<column name="planes_address0">14, 3, 22, 66</column>
<column name="planes_ce0">14, 3, 1, 3</column>
<column name="planes_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_we0">9, 2, 1, 2</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0">26, 5, 18, 90</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0">26, 5, 1, 5</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_we0">9, 2, 1, 2</column>
<column name="slot_1_reg_6171">9, 2, 32, 64</column>
<column name="slot_reg_6067">9, 2, 32, 64</column>
<column name="zero_padding2d_input_din">9, 2, 15, 30</column>
<column name="zero_padding2d_input_read">9, 2, 1, 2</column>
<column name="zero_padding2d_input_write">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln118_reg_12728">18, 0, 18, 0</column>
<column name="add_ln233_reg_12613">64, 0, 64, 0</column>
<column name="add_ln54_1_reg_12647">23, 0, 23, 0</column>
<column name="add_ln54_reg_12642">22, 0, 22, 0</column>
<column name="add_ln56_reg_12618">5, 0, 5, 0</column>
<column name="add_ln59_reg_12664">5, 0, 5, 0</column>
<column name="and_ln129_reg_12785">1, 0, 1, 0</column>
<column name="ap_CS_fsm">283, 0, 283, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_myproject_fu_6335_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_myproject_fu_6335_ap_ready">1, 0, 1, 0</column>
<column name="ave_load_1_reg_12814">14, 0, 14, 0</column>
<column name="ave_load_reg_12824">14, 0, 14, 0</column>
<column name="chanmap_DetToChanInfo_read_reg_12559">64, 0, 64, 0</column>
<column name="crate_3_reg_6147">32, 0, 32, 0</column>
<column name="crate_reg_6091">32, 0, 32, 0</column>
<column name="empty_110_reg_6136">256, 0, 256, 0</column>
<column name="fragsize_reg_12580">29, 0, 32, 3</column>
<column name="gmem1_addr_reg_12590">64, 0, 64, 0</column>
<column name="gmem4_addr_4_read_reg_12776">512, 0, 512, 0</column>
<column name="gmem4_addr_read_reg_12763">512, 0, 512, 0</column>
<column name="gmem_addr_read_reg_12689">256, 0, 256, 0</column>
<column name="grp_myproject_fu_6335_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_4_fu_6266_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_131_1_fu_6308_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_160_2_fu_6281_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6256_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_203_4_VITIS_LOOP_205_5_fu_6207_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_215_6_fu_11885_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9_fu_11894_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_239_10_fu_11902_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6214_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6235_ap_start_reg">1, 0, 1, 0</column>
<column name="iChan_1_reg_6183">9, 0, 9, 0</column>
<column name="iChan_reg_12723">9, 0, 9, 0</column>
<column name="iFrame_1_reg_12655">13, 0, 13, 0</column>
<column name="iFrame_reg_6103">13, 0, 13, 0</column>
<column name="i_fu_5900">13, 0, 13, 0</column>
<column name="i_load_reg_12859">13, 0, 13, 0</column>
<column name="icmp_ln118_reg_12719">1, 0, 1, 0</column>
<column name="icmp_ln129_reg_12781">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_12569">1, 0, 1, 0</column>
<column name="icmp_ln57_reg_12660">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_12669">1, 0, 1, 0</column>
<column name="indvar_fu_5904">6, 0, 6, 0</column>
<column name="indvar_load_reg_12850">6, 0, 6, 0</column>
<column name="infiledata_read_reg_12564">64, 0, 64, 0</column>
<column name="link_2_reg_12608">4, 0, 4, 0</column>
<column name="link_from_frameheader_2_reg_6159">32, 0, 32, 0</column>
<column name="link_from_frameheader_reg_6079">32, 0, 32, 0</column>
<column name="link_fu_5896">4, 0, 4, 0</column>
<column name="mul_ln134_reg_12819">22, 0, 22, 0</column>
<column name="mul_ln163_reg_12809">22, 0, 22, 0</column>
<column name="outdata_read_reg_12552">64, 0, 64, 0</column>
<column name="outputinfo_offlchan_reg_12771">32, 0, 32, 0</column>
<column name="phi_mul19_reg_6125">22, 0, 22, 0</column>
<column name="phi_mul24_reg_6195">18, 0, 18, 0</column>
<column name="phi_mul_reg_6114">23, 0, 23, 0</column>
<column name="reg_11940">16, 0, 16, 0</column>
<column name="select_ln59_reg_12678">2, 0, 32, 30</column>
<column name="slot_1_reg_6171">32, 0, 32, 0</column>
<column name="slot_reg_6067">32, 0, 32, 0</column>
<column name="sub_ln226_reg_12864">9, 0, 11, 2</column>
<column name="trunc_ln134_reg_12804">9, 0, 9, 0</column>
<column name="trunc_ln163_reg_12794">22, 0, 22, 0</column>
<column name="trunc_ln202_reg_12595">6, 0, 6, 0</column>
<column name="trunc_ln210_2_reg_12746">58, 0, 58, 0</column>
<column name="trunc_ln217_reg_12829">5, 0, 5, 0</column>
<column name="trunc_ln226_reg_12869">3, 0, 5, 2</column>
<column name="trunc_ln233_reg_12600">5, 0, 5, 0</column>
<column name="trunc_ln3_reg_12585">60, 0, 60, 0</column>
<column name="trunc_ln54_reg_12637">18, 0, 18, 0</column>
<column name="trunc_ln7_reg_12673">59, 0, 59, 0</column>
<column name="trunc_ln_reg_12741">58, 0, 58, 0</column>
<column name="wib_reg_12714">4, 0, 4, 0</column>
<column name="wibframechan_reg_12736">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, process_data, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, process_data, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, process_data, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 256, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 256, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 16, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 512, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 512, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
</table>
</item>
</section>
</profile>
