Timing Analyzer report for eth_udp_loop
Wed Apr 17 10:38:04 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; eth_udp_loop                                            ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.8%      ;
;     Processor 3            ;   9.5%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; eth_rxc                                           ; Base      ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { eth_rxc }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 4.000 ; 8.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; eth_rxc ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 66.95 MHz ; 66.95 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -6.937 ; -436.298      ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.694 ; 0.000         ;
; eth_rxc                                           ; 3.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.937 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.839     ;
; -6.933 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.835     ;
; -6.877 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.198     ;
; -6.872 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.787     ;
; -6.871 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.773     ;
; -6.870 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.191     ;
; -6.867 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.769     ;
; -6.852 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.767     ;
; -6.834 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.749     ;
; -6.790 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.692     ;
; -6.786 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 15.118     ;
; -6.777 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 15.109     ;
; -6.774 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 15.096     ;
; -6.769 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.671     ;
; -6.769 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.090     ;
; -6.762 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.083     ;
; -6.755 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.657     ;
; -6.754 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.656     ;
; -6.753 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 15.075     ;
; -6.749 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.070     ;
; -6.745 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.660     ;
; -6.742 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.644     ;
; -6.742 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.063     ;
; -6.733 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.054     ;
; -6.724 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.626     ;
; -6.710 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.612     ;
; -6.706 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 15.028     ;
; -6.703 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.605     ;
; -6.698 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.600     ;
; -6.689 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.591     ;
; -6.687 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.589     ;
; -6.684 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.599     ;
; -6.681 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.002     ;
; -6.679 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 15.000     ;
; -6.674 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.995     ;
; -6.666 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.988     ;
; -6.657 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.572     ;
; -6.646 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.968     ;
; -6.645 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.967     ;
; -6.628 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.530     ;
; -6.625 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.946     ;
; -6.625 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.947     ;
; -6.624 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.526     ;
; -6.622 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][10] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.537     ;
; -6.621 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.523     ;
; -6.621 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.523     ;
; -6.617 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.519     ;
; -6.605 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.926     ;
; -6.598 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.920     ;
; -6.595 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.497     ;
; -6.589 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.911     ;
; -6.578 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.900     ;
; -6.578 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.900     ;
; -6.576 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.478     ;
; -6.574 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.476     ;
; -6.571 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.892     ;
; -6.557 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.879     ;
; -6.557 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.879     ;
; -6.553 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.408      ; 14.962     ;
; -6.551 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][9]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 14.883     ;
; -6.551 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.872     ;
; -6.551 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.453     ;
; -6.544 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.446     ;
; -6.541 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][20] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.443     ;
; -6.537 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.858     ;
; -6.532 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.434     ;
; -6.532 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.434     ;
; -6.530 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.432     ;
; -6.529 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][20] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.431     ;
; -6.510 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.832     ;
; -6.508 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.410     ;
; -6.506 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][9]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.408      ; 14.915     ;
; -6.502 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 14.393     ;
; -6.489 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 14.380     ;
; -6.483 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 14.804     ;
; -6.481 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.383     ;
; -6.481 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.803     ;
; -6.474 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.376     ;
; -6.471 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.373     ;
; -6.461 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.783     ;
; -6.460 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.362     ;
; -6.459 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.361     ;
; -6.459 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.361     ;
; -6.457 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][4]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.779     ;
; -6.453 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.355     ;
; -6.449 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.771     ;
; -6.446 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.348     ;
; -6.439 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.341     ;
; -6.429 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.751     ;
; -6.425 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][21] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.327     ;
; -6.410 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][10]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.408      ; 14.819     ;
; -6.406 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 14.321     ;
; -6.405 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][21] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.307     ;
; -6.393 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 14.715     ;
; -6.393 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 14.285     ;
; -6.385 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.287     ;
; -6.382 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][20] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.284     ;
; -6.378 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.280     ;
; -6.372 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 14.264     ;
; -6.371 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 14.273     ;
+--------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.451 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_icmp_head                                                                                                       ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_icmp_head                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_data                                                                                                         ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_data                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_ip_head                                                                                                         ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_ip_head                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_eth_head                                                                                                        ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_eth_head                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_preamble                                                                                                        ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_preamble                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                                   ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16]                                                                                                               ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                            ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[1]                                                                                                                ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[1]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[0]                                                                                                                ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[0]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_ip_head                                                                                                         ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_ip_head                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_check_icmp                                                                                                      ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_check_icmp                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_tx_data                                                                                                         ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_tx_data                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                             ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                              ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[1]                                                                                                                    ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[1]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                                             ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                                             ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                                            ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_ctrl:u_eth_ctrl|protocol_sw.01                                                                                                                         ; eth_ctrl:u_eth_ctrl|protocol_sw.01                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_ctrl:u_eth_ctrl|protocol_sw.10                                                                                                                         ; eth_ctrl:u_eth_ctrl|protocol_sw.10                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_ctrl:u_eth_ctrl|icmp_tx_busy                                                                                                                           ; eth_ctrl:u_eth_ctrl|icmp_tx_busy                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                                            ; eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                          ; arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]                                                                                                                    ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[8]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a2~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.195      ;
; 0.480 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[3]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.225      ;
; 0.483 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; icmp:u_icmp|icmp_tx:u_icmp_tx|start_en_d2                                                                                                                  ; icmp:u_icmp|icmp_tx:u_icmp_tx|trig_tx_en                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; arp:u_arp|arp_tx:u_arp_tx|tx_en_d2                                                                                                                         ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.486 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.780      ;
; 0.490 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[1]                                                                                                                  ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.490 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[13]                                                                                                               ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[21]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.783      ;
; 0.492 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[7]                                                                                                                  ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[0]                                                                                                                  ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[8]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[12]                                                                                                                 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[20]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[0]                                                                                                                ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[8]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.787      ;
; 0.494 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[14]                                                                                                                 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[22]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.495 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[8]                                                                                                                  ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[16]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.787      ;
; 0.495 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                                ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.788      ;
; 0.496 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_end                                                                                                          ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.791      ;
; 0.498 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[23]                                                                                                                 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[31]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[45]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                                 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[25]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[28]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[29]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[46]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[46]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[44]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[44]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[42]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[42]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_done_t                                                                                                                    ; icmp:u_icmp|icmp_tx:u_icmp_tx|crc_clr                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[27]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[27]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_ip[12]                                                                                                                   ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_ip[20]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_mac[4]                                                                                                                   ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_mac[12]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 72.82 MHz ; 72.82 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.732 ; -286.015      ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.670 ; 0.000         ;
; eth_rxc                                           ; 3.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.732 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 14.036     ;
; -5.728 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.653     ;
; -5.718 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 14.022     ;
; -5.715 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.628     ;
; -5.677 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.590     ;
; -5.655 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.567     ;
; -5.638 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 13.955     ;
; -5.637 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.941     ;
; -5.633 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.937     ;
; -5.633 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.558     ;
; -5.623 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.927     ;
; -5.619 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.923     ;
; -5.617 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.529     ;
; -5.596 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.900     ;
; -5.591 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.516     ;
; -5.587 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.895     ;
; -5.582 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.886     ;
; -5.579 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.887     ;
; -5.569 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.877     ;
; -5.565 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.478     ;
; -5.562 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.475     ;
; -5.560 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.864     ;
; -5.553 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 13.870     ;
; -5.549 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.462     ;
; -5.546 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.459     ;
; -5.540 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.844     ;
; -5.524 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.437     ;
; -5.520 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.445     ;
; -5.508 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.421     ;
; -5.507 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.420     ;
; -5.505 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.417     ;
; -5.492 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.800     ;
; -5.489 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.401     ;
; -5.488 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.796     ;
; -5.484 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.792     ;
; -5.481 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.406     ;
; -5.480 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.788     ;
; -5.474 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.782     ;
; -5.470 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.778     ;
; -5.465 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.769     ;
; -5.461 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.765     ;
; -5.451 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.759     ;
; -5.447 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.359     ;
; -5.445 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.749     ;
; -5.443 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.751     ;
; -5.441 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.353     ;
; -5.441 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.745     ;
; -5.440 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.352     ;
; -5.435 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.347     ;
; -5.434 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.346     ;
; -5.433 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.741     ;
; -5.430 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.738     ;
; -5.424 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.728     ;
; -5.416 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 13.314     ;
; -5.412 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.325     ;
; -5.412 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.325     ;
; -5.404 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.302      ; 13.708     ;
; -5.403 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.711     ;
; -5.396 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.309     ;
; -5.396 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.309     ;
; -5.394 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 13.292     ;
; -5.380 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.293     ;
; -5.376 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.288     ;
; -5.366 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.291     ;
; -5.361 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][9]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 13.678     ;
; -5.357 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.384      ; 13.743     ;
; -5.354 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.267     ;
; -5.352 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.264     ;
; -5.349 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][21] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.262     ;
; -5.346 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][9]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.384      ; 13.732     ;
; -5.340 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][10] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 13.265     ;
; -5.339 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][20] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.252     ;
; -5.338 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.250     ;
; -5.338 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.251     ;
; -5.335 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.643     ;
; -5.331 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.639     ;
; -5.312 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][4]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.620     ;
; -5.312 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.224     ;
; -5.308 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.616     ;
; -5.307 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.219     ;
; -5.307 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.219     ;
; -5.304 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.612     ;
; -5.301 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][20] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.214     ;
; -5.294 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.602     ;
; -5.291 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.203     ;
; -5.284 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.196     ;
; -5.269 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.181     ;
; -5.267 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.575     ;
; -5.267 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.179     ;
; -5.263 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 13.165     ;
; -5.263 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 13.165     ;
; -5.262 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.174     ;
; -5.259 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.172     ;
; -5.254 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][21] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.167     ;
; -5.245 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 13.147     ;
; -5.243 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 13.156     ;
; -5.234 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][10]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.384      ; 13.620     ;
; -5.226 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 13.138     ;
; -5.218 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][11]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.384      ; 13.604     ;
; -5.217 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][4]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 13.525     ;
+--------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16]                                                                                                               ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                            ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_ip_head                                                                                                         ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_ip_head                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_check_icmp                                                                                                      ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_check_icmp                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_tx_data                                                                                                         ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_tx_data                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_icmp_head                                                                                                       ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_icmp_head                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_data                                                                                                         ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_data                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_ip_head                                                                                                         ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_ip_head                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_eth_head                                                                                                        ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_eth_head                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_preamble                                                                                                        ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_preamble                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                                   ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[1]                                                                                                                ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[1]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[0]                                                                                                                ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[0]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                             ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                              ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[1]                                                                                                                    ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[1]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                                             ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                                             ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                                            ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_ctrl:u_eth_ctrl|protocol_sw.01                                                                                                                         ; eth_ctrl:u_eth_ctrl|protocol_sw.01                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_ctrl:u_eth_ctrl|protocol_sw.10                                                                                                                         ; eth_ctrl:u_eth_ctrl|protocol_sw.10                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_ctrl:u_eth_ctrl|icmp_tx_busy                                                                                                                           ; eth_ctrl:u_eth_ctrl|icmp_tx_busy                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                                            ; eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                          ; arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.417 ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]                                                                                                                    ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.444 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[8]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a2~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.092      ;
; 0.447 ; icmp:u_icmp|icmp_tx:u_icmp_tx|start_en_d2                                                                                                                  ; icmp:u_icmp|icmp_tx:u_icmp_tx|trig_tx_en                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.449 ; arp:u_arp|arp_tx:u_arp_tx|tx_en_d2                                                                                                                         ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.719      ;
; 0.454 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[0]                                                                                                                  ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[8]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.722      ;
; 0.454 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[13]                                                                                                               ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[21]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.722      ;
; 0.455 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[1]                                                                                                                  ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[8]                                                                                                                  ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[16]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[14]                                                                                                                 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[22]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[7]                                                                                                                  ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[12]                                                                                                                 ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[20]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.458 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_end                                                                                                          ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.727      ;
; 0.459 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[3]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.120      ;
; 0.459 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                                ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.727      ;
; 0.459 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[0]                                                                                                                ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[8]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.727      ;
; 0.460 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[23]                                                                                                                 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[31]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.727      ;
; 0.464 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                                 ; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[25]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.468 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[29]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[46]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[46]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[45]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_ip[12]                                                                                                                   ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_ip[20]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_mac[4]                                                                                                                   ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_mac[12]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; arp:u_arp|arp_tx:u_arp_tx|crc_clr                                                                                                                          ; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[28]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[27]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[27]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[44]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[44]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[42]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[42]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_done_t                                                                                                                    ; icmp:u_icmp|icmp_tx:u_icmp_tx|crc_clr                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.553 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; eth_rxc                                           ; 3.423 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.734 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.553 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.388      ;
; 1.585 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.355      ;
; 1.604 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.337      ;
; 1.636 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.305      ;
; 1.636 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.304      ;
; 1.637 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.304      ;
; 1.641 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.466      ;
; 1.641 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.300      ;
; 1.655 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.286      ;
; 1.668 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.272      ;
; 1.669 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.272      ;
; 1.671 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.270      ;
; 1.673 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.267      ;
; 1.680 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.260      ;
; 1.681 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.259      ;
; 1.688 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.253      ;
; 1.690 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.417      ;
; 1.701 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.239      ;
; 1.703 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.237      ;
; 1.706 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.235      ;
; 1.706 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.401      ;
; 1.707 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.400      ;
; 1.712 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.395      ;
; 1.715 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.392      ;
; 1.720 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.221      ;
; 1.725 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.216      ;
; 1.725 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.383      ;
; 1.726 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.382      ;
; 1.731 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.209      ;
; 1.732 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.208      ;
; 1.734 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.206      ;
; 1.736 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.372      ;
; 1.738 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.203      ;
; 1.743 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.198      ;
; 1.750 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 6.197      ;
; 1.753 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.188      ;
; 1.755 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][19] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.186      ;
; 1.755 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.352      ;
; 1.757 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.183      ;
; 1.763 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.177      ;
; 1.764 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.343      ;
; 1.764 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.176      ;
; 1.768 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.172      ;
; 1.769 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.171      ;
; 1.771 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.170      ;
; 1.772 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.335      ;
; 1.773 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][18] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.168      ;
; 1.774 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.334      ;
; 1.775 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.333      ;
; 1.777 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][19]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.330      ;
; 1.780 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.125      ; 6.332      ;
; 1.781 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.326      ;
; 1.783 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 6.164      ;
; 1.785 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.155      ;
; 1.785 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.323      ;
; 1.786 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][18]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.321      ;
; 1.791 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.317      ;
; 1.792 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.316      ;
; 1.793 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.315      ;
; 1.796 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.144      ;
; 1.796 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.312      ;
; 1.797 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.311      ;
; 1.797 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.310      ;
; 1.797 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.143      ;
; 1.798 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][0]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.142      ;
; 1.799 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.141      ;
; 1.801 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 6.146      ;
; 1.802 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.306      ;
; 1.806 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][9]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 6.338      ;
; 1.807 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.301      ;
; 1.808 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.132      ;
; 1.811 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.297      ;
; 1.817 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.123      ;
; 1.821 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 6.323      ;
; 1.822 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.118      ;
; 1.824 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.117      ;
; 1.826 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][17]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.056     ; 6.105      ;
; 1.827 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 6.120      ;
; 1.832 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][8]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.125      ; 6.280      ;
; 1.833 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][8]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 6.114      ;
; 1.837 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][21] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.104      ;
; 1.840 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.100      ;
; 1.842 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.266      ;
; 1.845 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.095      ;
; 1.846 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.261      ;
; 1.850 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.090      ;
; 1.852 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][3]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.088      ;
; 1.856 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][1]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.084      ;
; 1.859 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.249      ;
; 1.860 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][2]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.248      ;
; 1.863 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.244      ;
; 1.864 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][3]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.244      ;
; 1.866 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][9]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[17] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 6.081      ;
; 1.867 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][17] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.074      ;
; 1.868 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][20]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.120      ; 6.239      ;
; 1.871 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][20] ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[16] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.046     ; 6.070      ;
; 1.873 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][4]      ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.121      ; 6.235      ;
; 1.873 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.067      ;
; 1.875 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][2]  ; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 6.065      ;
; 1.876 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][11]     ; udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 6.268      ;
+-------+----------------------------------------------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.161 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[8]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a2~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.172 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[3]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.184 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a2~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.186 ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16]                                                                                                               ; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][16]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                            ; arp:u_arp|arp_rx:u_arp_rx|cur_state.st_arp_data                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[1]                                                                                                                ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[1]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[0]                                                                                                                ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_bit_sel[0]                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_ip_head                                                                                                         ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_ip_head                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_tx_data                                                                                                         ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_tx_data                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_icmp_head                                                                                                       ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_icmp_head                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_data                                                                                                         ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_rx_data                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_ip_head                                                                                                         ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_ip_head                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_eth_head                                                                                                        ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_eth_head                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_preamble                                                                                                        ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_preamble                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state.st_idle                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                                            ; eth_ctrl:u_eth_ctrl|udp_tx_busy                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                                   ; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][16]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                      ; arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                            ; arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[1]                                                                                                                    ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[1]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                                             ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_tx_data                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                                             ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_ip_head                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                                            ; udp:u_udp|udp_tx:u_udp_tx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_ctrl:u_eth_ctrl|protocol_sw.01                                                                                                                         ; eth_ctrl:u_eth_ctrl|protocol_sw.01                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_ctrl:u_eth_ctrl|protocol_sw.10                                                                                                                         ; eth_ctrl:u_eth_ctrl|protocol_sw.10                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_ctrl:u_eth_ctrl|icmp_tx_busy                                                                                                                           ; eth_ctrl:u_eth_ctrl|icmp_tx_busy                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_check_icmp                                                                                                      ; icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state.st_check_icmp                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                             ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                              ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_eth_head                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[29]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|wrptr_g[4]                                                   ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ram_block11a0~porta_address_reg0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.522      ;
; 0.192 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[28]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[27]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[27]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[46]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[46]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[45]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[42]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[42]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; arp:u_arp|arp_tx:u_arp_tx|tx_en_d0                                                                                                                         ; arp:u_arp|arp_tx:u_arp_tx|tx_en_d1                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                          ; arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_done_t                                                                                                                    ; icmp:u_icmp|icmp_tx:u_icmp_tx|crc_clr                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_ip[12]                                                                                                                   ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_ip[20]                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_mac[4]                                                                                                                   ; icmp:u_icmp|icmp_rx:u_icmp_rx|des_mac[12]                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[44]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[44]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]                                                                                                                    ; udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; udp:u_udp|udp_rx:u_udp_rx|des_ip[1]                                                                                                                        ; udp:u_udp|udp_rx:u_udp_rx|des_ip[9]                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_ip[12]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[31]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[31]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[31]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[39]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[13]                                                                                                               ; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[21]                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[34]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[34]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[18]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[18]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[10]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[10]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[41]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                                    ; arp:u_arp|arp_rx:u_arp_rx|src_mac[16]                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                                     ; arp:u_arp|arp_rx:u_arp_rx|src_mac[8]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.750 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -6.937   ; 0.161 ; N/A      ; N/A     ; 3.423               ;
;  eth_rxc                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 3.423               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -6.937   ; 0.161 ; N/A      ; N/A     ; 3.670               ;
; Design-wide TNS                                    ; -436.298 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  eth_rxc                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -436.298 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eth_txc       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_ctl    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth_rxc                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth_rx_ctl              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth_rxd[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth_rxd[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth_rxd[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth_rxd[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_txc       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_ctl    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_txc       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_ctl    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_txc       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth_tx_ctl    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth_txd[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth_txd[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth_txd[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth_txd[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth_rst_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 7188678  ; 5        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 7188678  ; 5        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 1665  ; 1665 ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; eth_rxc                                           ; eth_rxc                                           ; Base      ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; eth_rx_ctl ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; eth_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_tx_ctl  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txc     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; eth_rx_ctl ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_rxd[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; eth_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_tx_ctl  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txc     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth_txd[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 17 10:38:00 2024
Info: Command: quartus_sta eth_udp_loop -c eth_udp_loop
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_29k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'eth_udp_loop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name eth_rxc eth_rxc
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.937            -436.298 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.694               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.858               0.000 eth_rxc 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.732            -286.015 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.670               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.855               0.000 eth_rxc 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.553               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.161               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.423               0.000 eth_rxc 
    Info (332119):     3.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.750 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Wed Apr 17 10:38:04 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


