#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 23 15:18:57 2021
# Process ID: 9052
# Current directory: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test
# Command line: vivado.exe C:\Lily_Zhang\GBS20V1\Elijah\git_repo\Xilinx_serdes_test_xpr\serdes_test\serdes_test.xpr
# Log file: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/vivado.log
# Journal file: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Lily_Zhang/GBS20V1/Elijah/git_repo/From Datao/serdes_repo/PRBS7_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.102 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.gt0_val {false} CONFIG.gt8_val {true} CONFIG.advanced_clocking {false} CONFIG.gt0_val_drp_clock {60} CONFIG.gt0_val_rxusrclk {TXOUTCLK} CONFIG.gt0_val_rxoutclk_source {false} CONFIG.gt8_val_tx_refclk {REFCLK1_Q2} CONFIG.gt8_val_rx_refclk {REFCLK1_Q2} CONFIG.gt0_val_tx_line_rate {10.24} CONFIG.gt0_val_tx_data_width {32} CONFIG.gt0_val_tx_int_datawidth {32} CONFIG.gt0_val_tx_reference_clock {160.000} CONFIG.gt0_val_rx_line_rate {10.24} CONFIG.gt0_val_rx_data_width {32} CONFIG.gt0_val_rx_int_datawidth {32} CONFIG.gt0_val_rx_reference_clock {160.000} CONFIG.gt0_val_tx_buffer_bypass_mode {Auto} CONFIG.gt0_val_rx_buffer_bypass_mode {Auto}] [get_ips gtwizard_0]
generate_target all [get_files  C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gtwizard_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_0'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.102 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci] -directory C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.ip_user_files -ipstatic_source_dir C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.cache/compile_simlib/modelsim} {questa=C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.cache/compile_simlib/questa} {riviera=C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.cache/compile_simlib/riviera} {activehdl=C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jun 23 15:23:52 2021] Launched synth_1...
Run output will be captured here: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/synth_1/runme.log
