


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********
    2 00000000         ; Program ADC.s
    3 00000000         ; Takes analog signal between 000-FFF gives between 0-33
                       0
    4 00000000         ;*******************************************************
                       ******** 
    5 00000000         ; EQU Directives
    6 00000000         
    7 00000000         ;*******************************************************
                       ********
    8 00000000         ;LABEL   DIRECTIVE VALUE   COMMENTs
    9 00000000         
   10 00000000         ; ADC Registers
   11 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
   12 00000000         ; ADC0 base address EQU 0x40038000
   13 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
   14 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
   15 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
   16 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   17 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   18 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   19 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   20 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   21 00000000 40038FC4 
                       ADC0_PC EQU              0x40038FC4  ; Sample rate
   22 00000000 4003800C 
                       ADC0_ISC
                               EQU              0x4003800C  ; Interrupt Status 
                                                            and Clear 
   23 00000000         ; GPIO Registers
   24 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   25 00000000         ;PORT E base address EQU 0x40024000
   26 00000000 4002451C 



ARM Macro Assembler    Page 2 


                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   27 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   28 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
   29 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   30 00000000         
   31 00000000         
   32 00000000         ;*******************************************************
                       ********
   33 00000000         ;LABEL  DIRECTIVE VALUE    COMMENT
   34 00000000                 AREA             main, READONLY, CODE
   35 00000000                 THUMB
   36 00000000                 EXTERN           CONVRT      ; Reference externa
                                                            l subroutines   
   37 00000000                 EXPORT           __ADC       ; Make available
   38 00000000         
   39 00000000 E92D 1F7F 
                       __ADC   PUSH             {R0-R6,R8-R12} ; Start clocks f
                                                            or features to be u
                                                            sed
   40 00000004 492B            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   41 00000006 6808            LDR              R0, [R1]
   42 00000008 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   43 0000000C 6008            STR              R0, [R1]
   44 0000000E BF00            NOP
   45 00000010 BF00            NOP
   46 00000012 BF00            NOP                          ; Let clock stabili
                                                            ze
   47 00000014 4928            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   48 00000016 6808            LDR              R0, [R1]
   49 00000018 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 to en
                                                            able port E clock 
   50 0000001C 6008            STR              R0, [R1]
   51 0000001E BF00            NOP
   52 00000020 BF00            NOP
   53 00000022 BF00            NOP                          ; Let clock stabili
                                                            ze
   54 00000024         ; Setup GPIO to make PE3 input for ADC0
   55 00000024         ; Enable alternate functions
   56 00000024 4925            LDR              R1, =PORTE_AFSEL
   57 00000026 6808            LDR              R0, [R1]
   58 00000028 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
   59 0000002C 6008            STR              R0, [R1]
   60 0000002E         ; PCTL does not have to be configured
   61 0000002E         ; since ADC0 is automatically selected when



ARM Macro Assembler    Page 3 


   62 0000002E         ; port pin is set to analog.
   63 0000002E         ; Disable digital on PE3
   64 0000002E 4924            LDR              R1, =PORTE_DEN
   65 00000030 6808            LDR              R0, [R1]
   66 00000032 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable digital on 
                                                            PE3
   67 00000036 6008            STR              R0, [R1]
   68 00000038         ; Enable analog on PE3
   69 00000038 4922            LDR              R1, =PORTE_AMSEL
   70 0000003A 6808            LDR              R0, [R1]
   71 0000003C F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able analog on PE3
   72 00000040 6008            STR              R0, [R1]
   73 00000042         ; Disable sequencer while ADC setup
   74 00000042 4921            LDR              R1, =ADC0_ACTSS
   75 00000044 6808            LDR              R0, [R1]
   76 00000046 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable SS3
   77 0000004A 6008            STR              R0, [R1]
   78 0000004C         ; Select trigger source
   79 0000004C 491F            LDR              R1, =ADC0_EMUX
   80 0000004E 6808            LDR              R0, [R1]
   81 00000050 F420 4070       BIC              R0, R0, #0xF000 ; clear bits 15
                                                            :12 to select SOFTW
                                                            ARE
   82 00000054 6008            STR              R0, [R1]    ; trigger
   83 00000056         ; Select input channel
   84 00000056 491E            LDR              R1, =ADC0_SSMUX3
   85 00000058 6808            LDR              R0, [R1]
   86 0000005A F020 000F       BIC              R0, R0, #0x000F ; clear bits 3:
                                                            0 to select AIN0
   87 0000005E 6008            STR              R0, [R1]
   88 00000060         ; Config sample sequence
   89 00000060 491C            LDR              R1, =ADC0_SSCTL3
   90 00000062 6808            LDR              R0, [R1]
   91 00000064 F040 0006       ORR              R0, R0, #0x06 ; set bits 2:1 (I
                                                            E0, END0)
   92 00000068 6008            STR              R0, [R1]
   93 0000006A         ; Set sample rate
   94 0000006A 491B            LDR              R1, =ADC0_PC
   95 0000006C 6808            LDR              R0, [R1]
   96 0000006E F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             0x1 for 125k sps
   97 00000072 6008            STR              R0, [R1]
   98 00000074         ; Done with setup, enable sequencer
   99 00000074 4914            LDR              R1, =ADC0_ACTSS
  100 00000076 6808            LDR              R0, [R1]
  101 00000078 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  102 0000007C 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et
  103 0000007E         ; start sampling routine
  104 0000007E 4B17            LDR              R3, =ADC0_RIS 
                                                            ; interrupt address
                                                            
  105 00000080 4C17            LDR              R4, =ADC0_SSFIFO3 
                                                            ; result address



ARM Macro Assembler    Page 4 


  106 00000082 4A18            LDR              R2, =ADC0_PSSI ; sample sequenc
                                                            e initiate address
  107 00000084 4E18            LDR              R6, =ADC0_ISC
  108 00000086         ; initiate sampling by enabling sequencer 3 in ADC0_PSSI
                       
  109 00000086 6810            LDR              R0, [R2]
  110 00000088 F040 0008       ORR              R0, R0, #0x08 
                                                            ; set bit 3 for SS3
                                                            
  111 0000008C 6010            STR              R0, [R2]
  112 0000008E         ; check for sample complete (bit 3 of ADC0_RIS set)
  113 0000008E 6818    Cont    LDR              R0, [R3]
  114 00000090 F010 0008       ANDS             R0, R0, #8
  115 00000094 D0FB            BEQ              Cont
  116 00000096         ;branch fails if the flag is set so data can be read and
                        flag is cleared
  117 00000096 6827            LDR              R7,[R4]
  118 00000098         ;map between 0-330
  119 00000098 F240 3026       MOV              R0, #806
  120 0000009C F242 7110       MOV              R1, #10000
  121 000000A0 FB07 F700       MUL              R7, R0
  122 000000A4 FBB7 F7F1       UDIV             R7, R1
  123 000000A8         
  124 000000A8         ;MOV   R0, R5     ;store the data
  125 000000A8 F04F 0008       MOV              R0, #8
  126 000000AC 6030            STR              R0, [R6]    ; clear flag
  127 000000AE E8BD 1F7F       POP              {R0-R6,R8-R12}
  128 000000B2 4770            BX               LR
  129 000000B4         
  130 000000B4                 END
              400FE638 
              400FE608 
              40024420 
              4002451C 
              40024528 
              40038000 
              40038014 
              400380A0 
              400380A4 
              40038FC4 
              40038004 
              400380A8 
              40038028 
              4003800C 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\adc.d -o.\objects\adc.o -I.\RTE\_Target_1 -IC:\Keil_v
5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\ARM\CMSIS\In
clude --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --pr
edefine="TM4C123GH6PM SETA 1" --list=.\listings\adc.lst ADC.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Cont 0000008E

Symbol: Cont
   Definitions
      At line 113 in file ADC.s
   Uses
      At line 115 in file ADC.s
Comment: Cont used once
__ADC 00000000

Symbol: __ADC
   Definitions
      At line 39 in file ADC.s
   Uses
      At line 37 in file ADC.s
Comment: __ADC used once
main 00000000

Symbol: main
   Definitions
      At line 34 in file ADC.s
   Uses
      None
Comment: main unused
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 13 in file ADC.s
   Uses
      At line 74 in file ADC.s
      At line 99 in file ADC.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 16 in file ADC.s
   Uses
      At line 79 in file ADC.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 15 in file ADC.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_ISC 4003800C

Symbol: ADC0_ISC
   Definitions
      At line 22 in file ADC.s
   Uses
      At line 107 in file ADC.s
Comment: ADC0_ISC used once
ADC0_PC 40038FC4

Symbol: ADC0_PC
   Definitions
      At line 21 in file ADC.s
   Uses
      At line 94 in file ADC.s
Comment: ADC0_PC used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 17 in file ADC.s
   Uses
      At line 106 in file ADC.s
Comment: ADC0_PSSI used once
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 14 in file ADC.s
   Uses
      At line 104 in file ADC.s
Comment: ADC0_RIS used once
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 19 in file ADC.s
   Uses
      At line 89 in file ADC.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 20 in file ADC.s
   Uses
      At line 105 in file ADC.s
Comment: ADC0_SSFIFO3 used once
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 18 in file ADC.s
   Uses
      At line 84 in file ADC.s
Comment: ADC0_SSMUX3 used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 28 in file ADC.s
   Uses
      At line 56 in file ADC.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 29 in file ADC.s
   Uses
      At line 69 in file ADC.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 26 in file ADC.s
   Uses
      At line 64 in file ADC.s
Comment: PORTE_DEN used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 27 in file ADC.s
   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 11 in file ADC.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 40 in file ADC.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 24 in file ADC.s
   Uses
      At line 47 in file ADC.s
Comment: RCGCGPIO used once
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

CONVRT 00000000

Symbol: CONVRT
   Definitions
      At line 36 in file ADC.s
   Uses
      None
Comment: CONVRT unused
1 symbol
356 symbols in table
