3,5c3,5
< simSeconds                                   0.019642                       # Number of seconds simulated (Second)
< simTicks                                  19642043000                       # Number of ticks simulated (Tick)
< finalTick                                 19642043000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
---
> simSeconds                                   0.019617                       # Number of seconds simulated (Second)
> simTicks                                  19616897000                       # Number of ticks simulated (Tick)
> finalTick                                 19616897000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
7,8c7,8
< hostSeconds                                     56.35                       # Real time elapsed on the host (Second)
< hostTickRate                                348546627                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
---
> hostSeconds                                     56.01                       # Real time elapsed on the host (Second)
> hostTickRate                                350255736                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
10,13c10,13
< simInsts                                     12440358                       # Number of instructions simulated (Count)
< simOps                                       12440358                       # Number of ops (including micro ops) simulated (Count)
< hostInstRate                                   220753                       # Simulator instruction rate (inst/s) ((Count/Second))
< hostOpRate                                     220753                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
---
> simInsts                                     12438545                       # Number of instructions simulated (Count)
> simOps                                       12438545                       # Number of ops (including micro ops) simulated (Count)
> hostInstRate                                   222087                       # Simulator instruction rate (inst/s) ((Count/Second))
> hostOpRate                                     222087                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
16,18c16,18
< system.cpu.numCycles                         19642044                       # Number of cpu cycles simulated (Cycle)
< system.cpu.cpi                               1.578897                       # CPI: cycles per instruction (core level) ((Cycle/Count))
< system.cpu.ipc                               0.633354                       # IPC: instructions per cycle (core level) ((Count/Cycle))
---
> system.cpu.numCycles                         19616898                       # Number of cpu cycles simulated (Cycle)
> system.cpu.cpi                               1.577106                       # CPI: cycles per instruction (core level) ((Cycle/Count))
> system.cpu.ipc                               0.634073                       # IPC: instructions per cycle (core level) ((Count/Cycle))
21,29c21,29
< system.cpu.instsAdded                        13497905                       # Number of instructions added to the IQ (excludes non-spec) (Count)
< system.cpu.nonSpecInstsAdded                   137838                       # Number of non-speculative instructions added to the IQ (Count)
< system.cpu.instsIssued                       12826312                       # Number of instructions issued (Count)
< system.cpu.squashedInstsExamined              1195384                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
< system.cpu.squashedOperandsExamined           1199990                       # Number of squashed operands that are examined and possibly removed from graph (Count)
< system.cpu.squashedNonSpecRemoved                1043                       # Number of squashed non-spec instructions that were removed (Count)
< system.cpu.numIssuedDist::samples            19635924                       # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::mean               0.653206                       # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::stdev              0.827144                       # Number of insts issued each cycle (Count)
---
> system.cpu.instsAdded                        13498041                       # Number of instructions added to the IQ (excludes non-spec) (Count)
> system.cpu.nonSpecInstsAdded                   136035                       # Number of non-speculative instructions added to the IQ (Count)
> system.cpu.instsIssued                       12826309                       # Number of instructions issued (Count)
> system.cpu.squashedInstsExamined              1195530                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
> system.cpu.squashedOperandsExamined           1197606                       # Number of squashed operands that are examined and possibly removed from graph (Count)
> system.cpu.squashedNonSpecRemoved                1060                       # Number of squashed non-spec instructions that were removed (Count)
> system.cpu.numIssuedDist::samples            19610754                       # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::mean               0.654045                       # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::stdev              0.826964                       # Number of insts issued each cycle (Count)
31,35c31,35
< system.cpu.numIssuedDist::0                  10987061     55.95%     55.95% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::1                   4785026     24.37%     80.32% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::2                   3552256     18.09%     98.41% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::3                    309550      1.58%     99.99% # Number of insts issued each cycle (Count)
< system.cpu.numIssuedDist::4                      2031      0.01%    100.00% # Number of insts issued each cycle (Count)
---
> system.cpu.numIssuedDist::0                  10964124     55.91%     55.91% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::1                   4772200     24.33%     80.24% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::2                   3571186     18.21%     98.45% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::3                    301239      1.54%     99.99% # Number of insts issued each cycle (Count)
> system.cpu.numIssuedDist::4                      2005      0.01%    100.00% # Number of insts issued each cycle (Count)
39c39
< system.cpu.numIssuedDist::total              19635924                       # Number of insts issued each cycle (Count)
---
> system.cpu.numIssuedDist::total              19610754                       # Number of insts issued each cycle (Count)
114,167c114,167
< system.cpu.statIssuedInstType_0::No_OpClass       136795      1.07%      1.07% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::IntAlu       5285519     41.21%     42.27% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::IntMult         2031      0.02%     42.29% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::IntDiv          2080      0.02%     42.31% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     42.31% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     42.31% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatCvt         5480      0.04%     42.35% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     42.35% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     42.35% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatDiv         7280      0.06%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::Matrix             0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     42.41% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::MemRead      5115369     39.88%     82.29% # Number of instructions issued per FU type, per thread (Count)
< system.cpu.statIssuedInstType_0::MemWrite      2271758     17.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
---
> system.cpu.statIssuedInstType_0::No_OpClass       134975      1.05%      1.05% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::IntAlu       5286555     41.22%     42.27% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::IntMult         2029      0.02%     42.28% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::IntDiv          2080      0.02%     42.30% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     42.30% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     42.30% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatCvt         5480      0.04%     42.34% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     42.34% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     42.34% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatDiv         7280      0.06%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::Matrix             0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     42.40% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::MemRead      5115893     39.89%     82.29% # Number of instructions issued per FU type, per thread (Count)
> system.cpu.statIssuedInstType_0::MemWrite      2272017     17.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
188,189c188,189
< system.cpu.statIssuedInstType_0::total       12826312                       # Number of instructions issued per FU type, per thread (Count)
< system.cpu.issueRate                         0.653003                       # Inst issue rate ((Count/Cycle))
---
> system.cpu.statIssuedInstType_0::total       12826309                       # Number of instructions issued per FU type, per thread (Count)
> system.cpu.issueRate                         0.653840                       # Inst issue rate ((Count/Cycle))
192,194c192,194
< system.cpu.intInstQueueReads                 45263028                       # Number of integer instruction queue reads (Count)
< system.cpu.intInstQueueWrites                14818588                       # Number of integer instruction queue writes (Count)
< system.cpu.intInstQueueWakeupAccesses        12770997                       # Number of integer instruction queue wakeup accesses (Count)
---
> system.cpu.intInstQueueReads                 45237852                       # Number of integer instruction queue reads (Count)
> system.cpu.intInstQueueWrites                14817082                       # Number of integer instruction queue writes (Count)
> system.cpu.intInstQueueWakeupAccesses        12771119                       # Number of integer instruction queue wakeup accesses (Count)
201c201
< system.cpu.intAluAccesses                    12676757                       # Number of integer alu accesses (Count)
---
> system.cpu.intAluAccesses                    12678574                       # Number of integer alu accesses (Count)
204c204
< system.cpu.numSquashedInsts                     40418                       # Number of squashed instructions skipped in execute (Count)
---
> system.cpu.numSquashedInsts                     40748                       # Number of squashed instructions skipped in execute (Count)
206,211c206,211
< system.cpu.timesIdled                             132                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
< system.cpu.idleCycles                            6120                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
< system.cpu.MemDepUnit__0.insertedLoads        5433952                       # Number of loads inserted to the mem dependence unit. (Count)
< system.cpu.MemDepUnit__0.insertedStores       2474073                       # Number of stores inserted to the mem dependence unit. (Count)
< system.cpu.MemDepUnit__0.conflictingLoads      2637786                       # Number of conflicting loads. (Count)
< system.cpu.MemDepUnit__0.conflictingStores      1768684                       # Number of conflicting stores. (Count)
---
> system.cpu.timesIdled                             137                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
> system.cpu.idleCycles                            6144                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
> system.cpu.MemDepUnit__0.insertedLoads        5434215                       # Number of loads inserted to the mem dependence unit. (Count)
> system.cpu.MemDepUnit__0.insertedStores       2474066                       # Number of stores inserted to the mem dependence unit. (Count)
> system.cpu.MemDepUnit__0.conflictingLoads      2632054                       # Number of conflicting loads. (Count)
> system.cpu.MemDepUnit__0.conflictingStores      1767396                       # Number of conflicting stores. (Count)
225,226c225,226
< system.cpu.branchPred.lookups_0::Return          6105      0.11%      0.11% # Number of BP lookups (Count)
< system.cpu.branchPred.lookups_0::CallDirect         4515      0.08%      0.19% # Number of BP lookups (Count)
---
> system.cpu.branchPred.lookups_0::Return          6156      0.11%      0.11% # Number of BP lookups (Count)
> system.cpu.branchPred.lookups_0::CallDirect         4412      0.08%      0.19% # Number of BP lookups (Count)
228,229c228,229
< system.cpu.branchPred.lookups_0::DirectCond      5637135     99.39%     99.58% # Number of BP lookups (Count)
< system.cpu.branchPred.lookups_0::DirectUncond        23365      0.41%    100.00% # Number of BP lookups (Count)
---
> system.cpu.branchPred.lookups_0::DirectCond      5637029     99.39%     99.58% # Number of BP lookups (Count)
> system.cpu.branchPred.lookups_0::DirectUncond        23345      0.41%    100.00% # Number of BP lookups (Count)
231,232c231,232
< system.cpu.branchPred.lookups_0::IndirectUncond          272      0.00%    100.00% # Number of BP lookups (Count)
< system.cpu.branchPred.lookups_0::total        5671537                       # Number of BP lookups (Count)
---
> system.cpu.branchPred.lookups_0::IndirectUncond          271      0.00%    100.00% # Number of BP lookups (Count)
> system.cpu.branchPred.lookups_0::total        5671358                       # Number of BP lookups (Count)
234,238c234,238
< system.cpu.branchPred.squashes_0::Return         2363      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
< system.cpu.branchPred.squashes_0::CallDirect          808      0.02%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
< system.cpu.branchPred.squashes_0::CallIndirect          108      0.00%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
< system.cpu.branchPred.squashes_0::DirectCond      4815395     99.90%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
< system.cpu.branchPred.squashes_0::DirectUncond         1734      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
---
> system.cpu.branchPred.squashes_0::Return         2413      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
> system.cpu.branchPred.squashes_0::CallDirect          705      0.01%      0.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
> system.cpu.branchPred.squashes_0::CallIndirect          107      0.00%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
> system.cpu.branchPred.squashes_0::DirectCond      4815288     99.90%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
> system.cpu.branchPred.squashes_0::DirectUncond         1713      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
241c241
< system.cpu.branchPred.squashes_0::total       4820416                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
---
> system.cpu.branchPred.squashes_0::total       4820234                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
244,247c244,247
< system.cpu.branchPred.corrected_0::CallDirect         4116      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
< system.cpu.branchPred.corrected_0::CallIndirect           12      0.00%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
< system.cpu.branchPred.corrected_0::DirectCond       838401     96.89%     97.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
< system.cpu.branchPred.corrected_0::DirectUncond        22726      2.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
---
> system.cpu.branchPred.corrected_0::CallDirect         4115      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
> system.cpu.branchPred.corrected_0::CallIndirect           13      0.00%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
> system.cpu.branchPred.corrected_0::DirectCond       838352     96.90%     97.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
> system.cpu.branchPred.corrected_0::DirectUncond        22665      2.62%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
249,250c249,250
< system.cpu.branchPred.corrected_0::IndirectUncond           20      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
< system.cpu.branchPred.corrected_0::total       865276                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
---
> system.cpu.branchPred.corrected_0::IndirectUncond           19      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
> system.cpu.branchPred.corrected_0::total       865165                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
261c261
< system.cpu.branchPred.committed_0::Return         3742      0.44%      0.44% # Number of branches finally committed  (Count)
---
> system.cpu.branchPred.committed_0::Return         3743      0.44%      0.44% # Number of branches finally committed  (Count)
263,265c263,265
< system.cpu.branchPred.committed_0::CallIndirect           37      0.00%      0.88% # Number of branches finally committed  (Count)
< system.cpu.branchPred.committed_0::DirectCond       821739     96.55%     97.43% # Number of branches finally committed  (Count)
< system.cpu.branchPred.committed_0::DirectUncond        21631      2.54%     99.97% # Number of branches finally committed  (Count)
---
> system.cpu.branchPred.committed_0::CallIndirect           38      0.00%      0.88% # Number of branches finally committed  (Count)
> system.cpu.branchPred.committed_0::DirectCond       821740     96.55%     97.43% # Number of branches finally committed  (Count)
> system.cpu.branchPred.committed_0::DirectUncond        21632      2.54%     99.97% # Number of branches finally committed  (Count)
267,268c267,268
< system.cpu.branchPred.committed_0::IndirectUncond          264      0.03%    100.00% # Number of branches finally committed  (Count)
< system.cpu.branchPred.committed_0::total       851119                       # Number of branches finally committed  (Count)
---
> system.cpu.branchPred.committed_0::IndirectUncond          263      0.03%    100.00% # Number of branches finally committed  (Count)
> system.cpu.branchPred.committed_0::total       851122                       # Number of branches finally committed  (Count)
272,274c272,274
< system.cpu.branchPred.mispredicted_0::CallIndirect           12      0.00%      0.48% # Number of committed branches that were mispredicted. (Count)
< system.cpu.branchPred.mispredicted_0::DirectCond       745087     96.71%     97.19% # Number of committed branches that were mispredicted. (Count)
< system.cpu.branchPred.mispredicted_0::DirectUncond        21631      2.81%    100.00% # Number of committed branches that were mispredicted. (Count)
---
> system.cpu.branchPred.mispredicted_0::CallIndirect           13      0.00%      0.48% # Number of committed branches that were mispredicted. (Count)
> system.cpu.branchPred.mispredicted_0::DirectCond       745086     96.71%     97.19% # Number of committed branches that were mispredicted. (Count)
> system.cpu.branchPred.mispredicted_0::DirectUncond        21632      2.81%    100.00% # Number of committed branches that were mispredicted. (Count)
276c276
< system.cpu.branchPred.mispredicted_0::IndirectUncond           15      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
---
> system.cpu.branchPred.mispredicted_0::IndirectUncond           14      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
278,284c278,284
< system.cpu.branchPred.targetProvider_0::NoTarget       487216      8.59%      8.59% # The component providing the target for taken branches (Count)
< system.cpu.branchPred.targetProvider_0::BTB      5177944     91.30%     99.89% # The component providing the target for taken branches (Count)
< system.cpu.branchPred.targetProvider_0::RAS         6103      0.11%    100.00% # The component providing the target for taken branches (Count)
< system.cpu.branchPred.targetProvider_0::Indirect          274      0.00%    100.00% # The component providing the target for taken branches (Count)
< system.cpu.branchPred.targetProvider_0::total      5671537                       # The component providing the target for taken branches (Count)
< system.cpu.branchPred.targetWrong_0::NoBranch         2185      0.25%      0.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
< system.cpu.branchPred.targetWrong_0::Return       863090     99.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
---
> system.cpu.branchPred.targetProvider_0::NoTarget       487288      8.59%      8.59% # The component providing the target for taken branches (Count)
> system.cpu.branchPred.targetProvider_0::BTB      5177641     91.29%     99.89% # The component providing the target for taken branches (Count)
> system.cpu.branchPred.targetProvider_0::RAS         6154      0.11%    100.00% # The component providing the target for taken branches (Count)
> system.cpu.branchPred.targetProvider_0::Indirect          275      0.00%    100.00% # The component providing the target for taken branches (Count)
> system.cpu.branchPred.targetProvider_0::total      5671358                       # The component providing the target for taken branches (Count)
> system.cpu.branchPred.targetWrong_0::NoBranch         2179      0.25%      0.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
> system.cpu.branchPred.targetWrong_0::Return       862984     99.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
286c286
< system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
---
> system.cpu.branchPred.targetWrong_0::CallIndirect            1      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
291,294c291,294
< system.cpu.branchPred.targetWrong_0::total       865276                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
< system.cpu.branchPred.condPredicted           5637135                       # Number of conditional branches predicted (Count)
< system.cpu.branchPred.condPredictedTaken      5149924                       # Number of conditional branches predicted as taken (Count)
< system.cpu.branchPred.condIncorrect            865276                       # Number of conditional branches incorrect (Count)
---
> system.cpu.branchPred.targetWrong_0::total       865165                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
> system.cpu.branchPred.condPredicted           5637029                       # Number of conditional branches predicted (Count)
> system.cpu.branchPred.condPredictedTaken      5149746                       # Number of conditional branches predicted as taken (Count)
> system.cpu.branchPred.condIncorrect            865165                       # Number of conditional branches incorrect (Count)
296,300c296,300
< system.cpu.branchPred.NotTakenMispredicted       843132                       # Number branches predicted 'not taken' but turned out to be taken (Count)
< system.cpu.branchPred.TakenMispredicted         22144                       # Number branches predicted taken but are actually not taken (Count)
< system.cpu.branchPred.BTBLookups              5671537                       # Number of BTB lookups (Count)
< system.cpu.branchPred.BTBUpdates               843099                       # Number of BTB updates (Count)
< system.cpu.branchPred.BTBHits                 5671523                       # Number of BTB hits (Count)
---
> system.cpu.branchPred.NotTakenMispredicted       843014                       # Number branches predicted 'not taken' but turned out to be taken (Count)
> system.cpu.branchPred.TakenMispredicted         22151                       # Number branches predicted taken but are actually not taken (Count)
> system.cpu.branchPred.BTBLookups              5671358                       # Number of BTB lookups (Count)
> system.cpu.branchPred.BTBUpdates               842981                       # Number of BTB updates (Count)
> system.cpu.branchPred.BTBHits                 5671344                       # Number of BTB hits (Count)
303,305c303,305
< system.cpu.branchPred.indirectLookups             417                       # Number of indirect predictor lookups. (Count)
< system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits. (Count)
< system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses. (Count)
---
> system.cpu.branchPred.indirectLookups             416                       # Number of indirect predictor lookups. (Count)
> system.cpu.branchPred.indirectHits                275                       # Number of indirect target hits. (Count)
> system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses. (Count)
308,309c308,309
< system.cpu.branchPred.btb.lookups::Return         6105      0.11%      0.11% # Number of BTB lookups (Count)
< system.cpu.branchPred.btb.lookups::CallDirect         4515      0.08%      0.19% # Number of BTB lookups (Count)
---
> system.cpu.branchPred.btb.lookups::Return         6156      0.11%      0.11% # Number of BTB lookups (Count)
> system.cpu.branchPred.btb.lookups::CallDirect         4412      0.08%      0.19% # Number of BTB lookups (Count)
311,312c311,312
< system.cpu.branchPred.btb.lookups::DirectCond      5637135     99.39%     99.58% # Number of BTB lookups (Count)
< system.cpu.branchPred.btb.lookups::DirectUncond        23365      0.41%    100.00% # Number of BTB lookups (Count)
---
> system.cpu.branchPred.btb.lookups::DirectCond      5637029     99.39%     99.58% # Number of BTB lookups (Count)
> system.cpu.branchPred.btb.lookups::DirectUncond        23345      0.41%    100.00% # Number of BTB lookups (Count)
314,315c314,315
< system.cpu.branchPred.btb.lookups::IndirectUncond          272      0.00%    100.00% # Number of BTB lookups (Count)
< system.cpu.branchPred.btb.lookups::total      5671537                       # Number of BTB lookups (Count)
---
> system.cpu.branchPred.btb.lookups::IndirectUncond          271      0.00%    100.00% # Number of BTB lookups (Count)
> system.cpu.branchPred.btb.lookups::total      5671358                       # Number of BTB lookups (Count)
327c327
< system.cpu.branchPred.btb.updates::CallDirect         4116      0.49%      0.49% # Number of BTB updates (Count)
---
> system.cpu.branchPred.btb.updates::CallDirect         4115      0.49%      0.49% # Number of BTB updates (Count)
329,330c329,330
< system.cpu.branchPred.btb.updates::DirectCond       816257     96.82%     97.30% # Number of BTB updates (Count)
< system.cpu.branchPred.btb.updates::DirectUncond        22726      2.70%    100.00% # Number of BTB updates (Count)
---
> system.cpu.branchPred.btb.updates::DirectCond       816201     96.82%     97.31% # Number of BTB updates (Count)
> system.cpu.branchPred.btb.updates::DirectUncond        22665      2.69%    100.00% # Number of BTB updates (Count)
333c333
< system.cpu.branchPred.btb.updates::total       843099                       # Number of BTB updates (Count)
---
> system.cpu.branchPred.btb.updates::total       842981                       # Number of BTB updates (Count)
336c336
< system.cpu.branchPred.btb.mispredict::CallDirect         4116      0.49%      0.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
---
> system.cpu.branchPred.btb.mispredict::CallDirect         4115      0.49%      0.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
338,339c338,339
< system.cpu.branchPred.btb.mispredict::DirectCond       816257     96.82%     97.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
< system.cpu.branchPred.btb.mispredict::DirectUncond        22726      2.70%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
---
> system.cpu.branchPred.btb.mispredict::DirectCond       816201     96.82%     97.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
> system.cpu.branchPred.btb.mispredict::DirectUncond        22665      2.69%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
342,346c342,346
< system.cpu.branchPred.btb.mispredict::total       843099                       # Number of BTB mispredictions. No target found or target wrong. (Count)
< system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.branchPred.indirectBranchPred.lookups          417                       # Number of lookups (Count)
< system.cpu.branchPred.indirectBranchPred.hits          274                       # Number of hits of a tag (Count)
< system.cpu.branchPred.indirectBranchPred.misses          143                       # Number of misses (Count)
---
> system.cpu.branchPred.btb.mispredict::total       842981                       # Number of BTB mispredictions. No target found or target wrong. (Count)
> system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.branchPred.indirectBranchPred.lookups          416                       # Number of lookups (Count)
> system.cpu.branchPred.indirectBranchPred.hits          275                       # Number of hits of a tag (Count)
> system.cpu.branchPred.indirectBranchPred.misses          141                       # Number of misses (Count)
348c348
< system.cpu.branchPred.indirectBranchPred.indirectRecords          449                       # Number of indirect branches/calls recorded in the indirect hist (Count)
---
> system.cpu.branchPred.indirectBranchPred.indirectRecords          448                       # Number of indirect branches/calls recorded in the indirect hist (Count)
350,354c350,354
< system.cpu.branchPred.ras.pushes                 7023                       # Number of times a PC was pushed onto the RAS (Count)
< system.cpu.branchPred.ras.pops                   7021                       # Number of times a PC was poped from the RAS (Count)
< system.cpu.branchPred.ras.squashes               3279                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
< system.cpu.branchPred.ras.used                   3742                       # Number of times the RAS is the provider (Count)
< system.cpu.branchPred.ras.correct                3742                       # Number of times the RAS is the provider and the prediction is correct (Count)
---
> system.cpu.branchPred.ras.pushes                 6970                       # Number of times a PC was pushed onto the RAS (Count)
> system.cpu.branchPred.ras.pops                   6968                       # Number of times a PC was poped from the RAS (Count)
> system.cpu.branchPred.ras.squashes               3225                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
> system.cpu.branchPred.ras.used                   3743                       # Number of times the RAS is the provider (Count)
> system.cpu.branchPred.ras.correct                3743                       # Number of times the RAS is the provider and the prediction is correct (Count)
356,361c356,361
< system.cpu.commit.commitSquashedInsts         1195385                       # The number of squashed insts skipped by commit (Count)
< system.cpu.commit.commitNonSpecStalls          136795                       # The number of times commit has been forced to stall to communicate backwards (Count)
< system.cpu.commit.branchMispredicts             25449                       # The number of times a branch was mispredicted (Count)
< system.cpu.commit.numCommittedDist::samples     19476369                       # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::mean     0.638741                       # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::stdev     1.007536                       # Number of insts commited each cycle (Count)
---
> system.cpu.commit.commitSquashedInsts         1195531                       # The number of squashed insts skipped by commit (Count)
> system.cpu.commit.commitNonSpecStalls          134975                       # The number of times commit has been forced to stall to communicate backwards (Count)
> system.cpu.commit.branchMispredicts             25450                       # The number of times a branch was mispredicted (Count)
> system.cpu.commit.numCommittedDist::samples     19451204                       # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::mean     0.639474                       # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::stdev     1.009776                       # Number of insts commited each cycle (Count)
363,371c363,371
< system.cpu.commit.numCommittedDist::0        11475812     58.92%     58.92% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::1         5715562     29.35%     88.27% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::2          893724      4.59%     92.86% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::3          795756      4.09%     96.94% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::4          518035      2.66%     99.60% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::5            2122      0.01%     99.61% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::6           66716      0.34%     99.96% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::7            2102      0.01%     99.97% # Number of insts commited each cycle (Count)
< system.cpu.commit.numCommittedDist::8            6540      0.03%    100.00% # Number of insts commited each cycle (Count)
---
> system.cpu.commit.numCommittedDist::0        11461173     58.92%     58.92% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::1         5704245     29.33%     88.25% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::2          893422      4.59%     92.84% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::3          795259      4.09%     96.93% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::4          518619      2.67%     99.60% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::5             976      0.01%     99.60% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::6           67829      0.35%     99.95% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::7            2099      0.01%     99.96% # Number of insts commited each cycle (Count)
> system.cpu.commit.numCommittedDist::8            7582      0.04%    100.00% # Number of insts commited each cycle (Count)
375c375
< system.cpu.commit.numCommittedDist::total     19476369                       # Number of insts commited each cycle (Count)
---
> system.cpu.commit.numCommittedDist::total     19451204                       # Number of insts commited each cycle (Count)
377,431c377,431
< system.cpu.commit.membars                        1820                       # Number of memory barriers committed (Count)
< system.cpu.commit.functionCalls                  3743                       # Number of function calls committed. (Count)
< system.cpu.commit.committedInstType_0::No_OpClass       136760      1.10%      1.10% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::IntAlu      5123557     41.18%     42.28% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::IntMult         2029      0.02%     42.30% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::IntDiv         1820      0.01%     42.32% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     42.32% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.32% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatCvt         5460      0.04%     42.36% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.36% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.36% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatDiv         7280      0.06%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::Matrix            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     42.42% # Class of committed instruction (Count)
< system.cpu.commit.committedInstType_0::MemRead      4909069     39.46%     81.88% # Class of committed instruction (Count)
---
> system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
> system.cpu.commit.functionCalls                  3744                       # Number of function calls committed. (Count)
> system.cpu.commit.committedInstType_0::No_OpClass       134940      1.08%      1.08% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::IntAlu      5123564     41.19%     42.28% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::IntMult         2029      0.02%     42.29% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::IntDiv         1820      0.01%     42.31% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     42.31% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.31% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatCvt         5460      0.04%     42.35% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.35% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.35% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatDiv         7280      0.06%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::Matrix            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     42.41% # Class of committed instruction (Count)
> system.cpu.commit.committedInstType_0::MemRead      4909069     39.47%     81.88% # Class of committed instruction (Count)
453,460c453,460
< system.cpu.commit.committedInstType_0::total     12440358                       # Class of committed instruction (Count)
< system.cpu.commit.commitEligibleSamples          6540                       # number cycles where commit BW limit reached (Cycle)
< system.cpu.commitStats0.numInsts             12440358                       # Number of instructions committed (thread level) (Count)
< system.cpu.commitStats0.numOps               12440358                       # Number of ops (including micro ops) committed (thread level) (Count)
< system.cpu.commitStats0.numInstsNotNOP       12440358                       # Number of instructions committed excluding NOPs or prefetches (Count)
< system.cpu.commitStats0.numOpsNotNOP         12440358                       # Number of Ops (including micro ops) Simulated (Count)
< system.cpu.commitStats0.cpi                  1.578897                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
< system.cpu.commitStats0.ipc                  0.633354                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
---
> system.cpu.commit.committedInstType_0::total     12438545                       # Class of committed instruction (Count)
> system.cpu.commit.commitEligibleSamples          7582                       # number cycles where commit BW limit reached (Cycle)
> system.cpu.commitStats0.numInsts             12438545                       # Number of instructions committed (thread level) (Count)
> system.cpu.commitStats0.numOps               12438545                       # Number of ops (including micro ops) committed (thread level) (Count)
> system.cpu.commitStats0.numInstsNotNOP       12438545                       # Number of instructions committed excluding NOPs or prefetches (Count)
> system.cpu.commitStats0.numOpsNotNOP         12438545                       # Number of Ops (including micro ops) Simulated (Count)
> system.cpu.commitStats0.cpi                  1.577106                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
> system.cpu.commitStats0.ipc                  0.634073                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
463c463
< system.cpu.commitStats0.numIntInsts          12409969                       # Number of integer instructions (Count)
---
> system.cpu.commitStats0.numIntInsts          12409975                       # Number of integer instructions (Count)
467,519c467,519
< system.cpu.commitStats0.committedInstType::No_OpClass       136760      1.10%      1.10% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::IntAlu      5123557     41.18%     42.28% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::IntMult         2029      0.02%     42.30% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::IntDiv         1820      0.01%     42.32% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     42.32% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     42.32% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatCvt         5460      0.04%     42.36% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     42.36% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     42.36% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatDiv         7280      0.06%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     42.42% # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedInstType::MemRead      4909069     39.46%     81.88% # Class of committed instruction. (Count)
---
> system.cpu.commitStats0.committedInstType::No_OpClass       134940      1.08%      1.08% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::IntAlu      5123564     41.19%     42.28% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::IntMult         2029      0.02%     42.29% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::IntDiv         1820      0.01%     42.31% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     42.31% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     42.31% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatCvt         5460      0.04%     42.35% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     42.35% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     42.35% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatDiv         7280      0.06%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     42.41% # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedInstType::MemRead      4909069     39.47%     81.88% # Class of committed instruction. (Count)
541,572c541,572
< system.cpu.commitStats0.committedInstType::total     12440358                       # Class of committed instruction. (Count)
< system.cpu.commitStats0.committedControl::IsControl       851119                       # Class of control type instructions committed (Count)
< system.cpu.commitStats0.committedControl::IsDirectControl       847076                       # Class of control type instructions committed (Count)
< system.cpu.commitStats0.committedControl::IsIndirectControl         4043                       # Class of control type instructions committed (Count)
< system.cpu.commitStats0.committedControl::IsCondControl       821739                       # Class of control type instructions committed (Count)
< system.cpu.commitStats0.committedControl::IsUncondControl        29380                       # Class of control type instructions committed (Count)
< system.cpu.commitStats0.committedControl::IsCall         3743                       # Class of control type instructions committed (Count)
< system.cpu.commitStats0.committedControl::IsReturn         3742                       # Class of control type instructions committed (Count)
< system.cpu.dcache.demandHits::cpu.data        4750794                       # number of demand (read+write) hits (Count)
< system.cpu.dcache.demandHits::total           4750794                       # number of demand (read+write) hits (Count)
< system.cpu.dcache.overallHits::cpu.data       4750794                       # number of overall hits (Count)
< system.cpu.dcache.overallHits::total          4750794                       # number of overall hits (Count)
< system.cpu.dcache.demandMisses::cpu.data       540775                       # number of demand (read+write) misses (Count)
< system.cpu.dcache.demandMisses::total          540775                       # number of demand (read+write) misses (Count)
< system.cpu.dcache.overallMisses::cpu.data       540775                       # number of overall misses (Count)
< system.cpu.dcache.overallMisses::total         540775                       # number of overall misses (Count)
< system.cpu.dcache.demandMissLatency::cpu.data   7672705000                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.dcache.demandMissLatency::total   7672705000                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.dcache.overallMissLatency::cpu.data   7672705000                       # number of overall miss ticks (Tick)
< system.cpu.dcache.overallMissLatency::total   7672705000                       # number of overall miss ticks (Tick)
< system.cpu.dcache.demandAccesses::cpu.data      5291569                       # number of demand (read+write) accesses (Count)
< system.cpu.dcache.demandAccesses::total       5291569                       # number of demand (read+write) accesses (Count)
< system.cpu.dcache.overallAccesses::cpu.data      5291569                       # number of overall (read+write) accesses (Count)
< system.cpu.dcache.overallAccesses::total      5291569                       # number of overall (read+write) accesses (Count)
< system.cpu.dcache.demandMissRate::cpu.data     0.102196                       # miss rate for demand accesses (Ratio)
< system.cpu.dcache.demandMissRate::total      0.102196                       # miss rate for demand accesses (Ratio)
< system.cpu.dcache.overallMissRate::cpu.data     0.102196                       # miss rate for overall accesses (Ratio)
< system.cpu.dcache.overallMissRate::total     0.102196                       # miss rate for overall accesses (Ratio)
< system.cpu.dcache.demandAvgMissLatency::cpu.data 14188.350053                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.dcache.demandAvgMissLatency::total 14188.350053                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.dcache.overallAvgMissLatency::cpu.data 14188.350053                       # average overall miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMissLatency::total 14188.350053                       # average overall miss latency ((Tick/Count))
---
> system.cpu.commitStats0.committedInstType::total     12438545                       # Class of committed instruction. (Count)
> system.cpu.commitStats0.committedControl::IsControl       851122                       # Class of control type instructions committed (Count)
> system.cpu.commitStats0.committedControl::IsDirectControl       847078                       # Class of control type instructions committed (Count)
> system.cpu.commitStats0.committedControl::IsIndirectControl         4044                       # Class of control type instructions committed (Count)
> system.cpu.commitStats0.committedControl::IsCondControl       821740                       # Class of control type instructions committed (Count)
> system.cpu.commitStats0.committedControl::IsUncondControl        29382                       # Class of control type instructions committed (Count)
> system.cpu.commitStats0.committedControl::IsCall         3744                       # Class of control type instructions committed (Count)
> system.cpu.commitStats0.committedControl::IsReturn         3743                       # Class of control type instructions committed (Count)
> system.cpu.dcache.demandHits::cpu.data        4748716                       # number of demand (read+write) hits (Count)
> system.cpu.dcache.demandHits::total           4748716                       # number of demand (read+write) hits (Count)
> system.cpu.dcache.overallHits::cpu.data       4748716                       # number of overall hits (Count)
> system.cpu.dcache.overallHits::total          4748716                       # number of overall hits (Count)
> system.cpu.dcache.demandMisses::cpu.data       540913                       # number of demand (read+write) misses (Count)
> system.cpu.dcache.demandMisses::total          540913                       # number of demand (read+write) misses (Count)
> system.cpu.dcache.overallMisses::cpu.data       540913                       # number of overall misses (Count)
> system.cpu.dcache.overallMisses::total         540913                       # number of overall misses (Count)
> system.cpu.dcache.demandMissLatency::cpu.data   7677342000                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.dcache.demandMissLatency::total   7677342000                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.dcache.overallMissLatency::cpu.data   7677342000                       # number of overall miss ticks (Tick)
> system.cpu.dcache.overallMissLatency::total   7677342000                       # number of overall miss ticks (Tick)
> system.cpu.dcache.demandAccesses::cpu.data      5289629                       # number of demand (read+write) accesses (Count)
> system.cpu.dcache.demandAccesses::total       5289629                       # number of demand (read+write) accesses (Count)
> system.cpu.dcache.overallAccesses::cpu.data      5289629                       # number of overall (read+write) accesses (Count)
> system.cpu.dcache.overallAccesses::total      5289629                       # number of overall (read+write) accesses (Count)
> system.cpu.dcache.demandMissRate::cpu.data     0.102259                       # miss rate for demand accesses (Ratio)
> system.cpu.dcache.demandMissRate::total      0.102259                       # miss rate for demand accesses (Ratio)
> system.cpu.dcache.overallMissRate::cpu.data     0.102259                       # miss rate for overall accesses (Ratio)
> system.cpu.dcache.overallMissRate::total     0.102259                       # miss rate for overall accesses (Ratio)
> system.cpu.dcache.demandAvgMissLatency::cpu.data 14193.302805                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.dcache.demandAvgMissLatency::total 14193.302805                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.dcache.overallAvgMissLatency::cpu.data 14193.302805                       # average overall miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMissLatency::total 14193.302805                       # average overall miss latency ((Tick/Count))
581,597c581,597
< system.cpu.dcache.demandMshrHits::cpu.data         3765                       # number of demand (read+write) MSHR hits (Count)
< system.cpu.dcache.demandMshrHits::total          3765                       # number of demand (read+write) MSHR hits (Count)
< system.cpu.dcache.overallMshrHits::cpu.data         3765                       # number of overall MSHR hits (Count)
< system.cpu.dcache.overallMshrHits::total         3765                       # number of overall MSHR hits (Count)
< system.cpu.dcache.demandMshrMisses::cpu.data       537010                       # number of demand (read+write) MSHR misses (Count)
< system.cpu.dcache.demandMshrMisses::total       537010                       # number of demand (read+write) MSHR misses (Count)
< system.cpu.dcache.overallMshrMisses::cpu.data       537010                       # number of overall MSHR misses (Count)
< system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        76949                       # number of overall MSHR misses (Count)
< system.cpu.dcache.overallMshrMisses::total       613959                       # number of overall MSHR misses (Count)
< system.cpu.dcache.demandMshrMissLatency::cpu.data   6989844000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.dcache.demandMshrMissLatency::total   6989844000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.dcache.overallMshrMissLatency::cpu.data   6989844000                       # number of overall MSHR miss ticks (Tick)
< system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   1130399429                       # number of overall MSHR miss ticks (Tick)
< system.cpu.dcache.overallMshrMissLatency::total   8120243429                       # number of overall MSHR miss ticks (Tick)
< system.cpu.dcache.demandMshrMissRate::cpu.data     0.101484                       # mshr miss ratio for demand accesses (Ratio)
< system.cpu.dcache.demandMshrMissRate::total     0.101484                       # mshr miss ratio for demand accesses (Ratio)
< system.cpu.dcache.overallMshrMissRate::cpu.data     0.101484                       # mshr miss ratio for overall accesses (Ratio)
---
> system.cpu.dcache.demandMshrHits::cpu.data         3600                       # number of demand (read+write) MSHR hits (Count)
> system.cpu.dcache.demandMshrHits::total          3600                       # number of demand (read+write) MSHR hits (Count)
> system.cpu.dcache.overallMshrHits::cpu.data         3600                       # number of overall MSHR hits (Count)
> system.cpu.dcache.overallMshrHits::total         3600                       # number of overall MSHR hits (Count)
> system.cpu.dcache.demandMshrMisses::cpu.data       537313                       # number of demand (read+write) MSHR misses (Count)
> system.cpu.dcache.demandMshrMisses::total       537313                       # number of demand (read+write) MSHR misses (Count)
> system.cpu.dcache.overallMshrMisses::cpu.data       537313                       # number of overall MSHR misses (Count)
> system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        76644                       # number of overall MSHR misses (Count)
> system.cpu.dcache.overallMshrMisses::total       613957                       # number of overall MSHR misses (Count)
> system.cpu.dcache.demandMshrMissLatency::cpu.data   6993050000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.dcache.demandMshrMissLatency::total   6993050000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.dcache.overallMshrMissLatency::cpu.data   6993050000                       # number of overall MSHR miss ticks (Tick)
> system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   1127916830                       # number of overall MSHR miss ticks (Tick)
> system.cpu.dcache.overallMshrMissLatency::total   8120966830                       # number of overall MSHR miss ticks (Tick)
> system.cpu.dcache.demandMshrMissRate::cpu.data     0.101579                       # mshr miss ratio for demand accesses (Ratio)
> system.cpu.dcache.demandMshrMissRate::total     0.101579                       # mshr miss ratio for demand accesses (Ratio)
> system.cpu.dcache.overallMshrMissRate::cpu.data     0.101579                       # mshr miss ratio for overall accesses (Ratio)
599,609c599,609
< system.cpu.dcache.overallMshrMissRate::total     0.116026                       # mshr miss ratio for overall accesses (Ratio)
< system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13016.226886                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.demandAvgMshrMissLatency::total 13016.226886                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13016.226886                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 14690.241965                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.overallAvgMshrMissLatency::total 13226.035336                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.dcache.replacements                 613447                       # number of replacements (Count)
< system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        76949                       # number of HardPFReq MSHR misses (Count)
< system.cpu.dcache.HardPFReq.mshrMisses::total        76949                       # number of HardPFReq MSHR misses (Count)
< system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   1130399429                       # number of HardPFReq MSHR miss ticks (Tick)
< system.cpu.dcache.HardPFReq.mshrMissLatency::total   1130399429                       # number of HardPFReq MSHR miss ticks (Tick)
---
> system.cpu.dcache.overallMshrMissRate::total     0.116068                       # mshr miss ratio for overall accesses (Ratio)
> system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13014.853540                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.demandAvgMshrMissLatency::total 13014.853540                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13014.853540                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 14716.309561                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.overallAvgMshrMissLatency::total 13227.256681                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.dcache.replacements                 613445                       # number of replacements (Count)
> system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        76644                       # number of HardPFReq MSHR misses (Count)
> system.cpu.dcache.HardPFReq.mshrMisses::total        76644                       # number of HardPFReq MSHR misses (Count)
> system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   1127916830                       # number of HardPFReq MSHR miss ticks (Tick)
> system.cpu.dcache.HardPFReq.mshrMissLatency::total   1127916830                       # number of HardPFReq MSHR miss ticks (Tick)
612,641c612,641
< system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 14690.241965                       # average HardPFReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 14690.241965                       # average HardPFReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.hits::cpu.data      2499685                       # number of ReadReq hits (Count)
< system.cpu.dcache.ReadReq.hits::total         2499685                       # number of ReadReq hits (Count)
< system.cpu.dcache.ReadReq.misses::cpu.data       537501                       # number of ReadReq misses (Count)
< system.cpu.dcache.ReadReq.misses::total        537501                       # number of ReadReq misses (Count)
< system.cpu.dcache.ReadReq.missLatency::cpu.data   7522372000                       # number of ReadReq miss ticks (Tick)
< system.cpu.dcache.ReadReq.missLatency::total   7522372000                       # number of ReadReq miss ticks (Tick)
< system.cpu.dcache.ReadReq.accesses::cpu.data      3037186                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.dcache.ReadReq.accesses::total      3037186                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.dcache.ReadReq.missRate::cpu.data     0.176973                       # miss rate for ReadReq accesses (Ratio)
< system.cpu.dcache.ReadReq.missRate::total     0.176973                       # miss rate for ReadReq accesses (Ratio)
< system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 13995.084660                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.avgMissLatency::total 13995.084660                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.mshrHits::cpu.data         1422                       # number of ReadReq MSHR hits (Count)
< system.cpu.dcache.ReadReq.mshrHits::total         1422                       # number of ReadReq MSHR hits (Count)
< system.cpu.dcache.ReadReq.mshrMisses::cpu.data       536079                       # number of ReadReq MSHR misses (Count)
< system.cpu.dcache.ReadReq.mshrMisses::total       536079                       # number of ReadReq MSHR misses (Count)
< system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6970265000                       # number of ReadReq MSHR miss ticks (Tick)
< system.cpu.dcache.ReadReq.mshrMissLatency::total   6970265000                       # number of ReadReq MSHR miss ticks (Tick)
< system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.176505                       # mshr miss rate for ReadReq accesses (Ratio)
< system.cpu.dcache.ReadReq.mshrMissRate::total     0.176505                       # mshr miss rate for ReadReq accesses (Ratio)
< system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 13002.309361                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.ReadReq.avgMshrMissLatency::total 13002.309361                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.hits::cpu.data      2251109                       # number of WriteReq hits (Count)
< system.cpu.dcache.WriteReq.hits::total        2251109                       # number of WriteReq hits (Count)
< system.cpu.dcache.WriteReq.misses::cpu.data         3274                       # number of WriteReq misses (Count)
< system.cpu.dcache.WriteReq.misses::total         3274                       # number of WriteReq misses (Count)
< system.cpu.dcache.WriteReq.missLatency::cpu.data    150333000                       # number of WriteReq miss ticks (Tick)
< system.cpu.dcache.WriteReq.missLatency::total    150333000                       # number of WriteReq miss ticks (Tick)
---
> system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 14716.309561                       # average HardPFReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 14716.309561                       # average HardPFReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.hits::cpu.data      2497697                       # number of ReadReq hits (Count)
> system.cpu.dcache.ReadReq.hits::total         2497697                       # number of ReadReq hits (Count)
> system.cpu.dcache.ReadReq.misses::cpu.data       537549                       # number of ReadReq misses (Count)
> system.cpu.dcache.ReadReq.misses::total        537549                       # number of ReadReq misses (Count)
> system.cpu.dcache.ReadReq.missLatency::cpu.data   7523595000                       # number of ReadReq miss ticks (Tick)
> system.cpu.dcache.ReadReq.missLatency::total   7523595000                       # number of ReadReq miss ticks (Tick)
> system.cpu.dcache.ReadReq.accesses::cpu.data      3035246                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.dcache.ReadReq.accesses::total      3035246                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.dcache.ReadReq.missRate::cpu.data     0.177102                       # miss rate for ReadReq accesses (Ratio)
> system.cpu.dcache.ReadReq.missRate::total     0.177102                       # miss rate for ReadReq accesses (Ratio)
> system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 13996.110122                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.avgMissLatency::total 13996.110122                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.mshrHits::cpu.data         1168                       # number of ReadReq MSHR hits (Count)
> system.cpu.dcache.ReadReq.mshrHits::total         1168                       # number of ReadReq MSHR hits (Count)
> system.cpu.dcache.ReadReq.mshrMisses::cpu.data       536381                       # number of ReadReq MSHR misses (Count)
> system.cpu.dcache.ReadReq.mshrMisses::total       536381                       # number of ReadReq MSHR misses (Count)
> system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6974133000                       # number of ReadReq MSHR miss ticks (Tick)
> system.cpu.dcache.ReadReq.mshrMissLatency::total   6974133000                       # number of ReadReq MSHR miss ticks (Tick)
> system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.176717                       # mshr miss rate for ReadReq accesses (Ratio)
> system.cpu.dcache.ReadReq.mshrMissRate::total     0.176717                       # mshr miss rate for ReadReq accesses (Ratio)
> system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 13002.199929                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.ReadReq.avgMshrMissLatency::total 13002.199929                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.hits::cpu.data      2251019                       # number of WriteReq hits (Count)
> system.cpu.dcache.WriteReq.hits::total        2251019                       # number of WriteReq hits (Count)
> system.cpu.dcache.WriteReq.misses::cpu.data         3364                       # number of WriteReq misses (Count)
> system.cpu.dcache.WriteReq.misses::total         3364                       # number of WriteReq misses (Count)
> system.cpu.dcache.WriteReq.missLatency::cpu.data    153747000                       # number of WriteReq miss ticks (Tick)
> system.cpu.dcache.WriteReq.missLatency::total    153747000                       # number of WriteReq miss ticks (Tick)
644,653c644,653
< system.cpu.dcache.WriteReq.missRate::cpu.data     0.001452                       # miss rate for WriteReq accesses (Ratio)
< system.cpu.dcache.WriteReq.missRate::total     0.001452                       # miss rate for WriteReq accesses (Ratio)
< system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45917.226634                       # average WriteReq miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.avgMissLatency::total 45917.226634                       # average WriteReq miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.mshrHits::cpu.data         2343                       # number of WriteReq MSHR hits (Count)
< system.cpu.dcache.WriteReq.mshrHits::total         2343                       # number of WriteReq MSHR hits (Count)
< system.cpu.dcache.WriteReq.mshrMisses::cpu.data          931                       # number of WriteReq MSHR misses (Count)
< system.cpu.dcache.WriteReq.mshrMisses::total          931                       # number of WriteReq MSHR misses (Count)
< system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     19579000                       # number of WriteReq MSHR miss ticks (Tick)
< system.cpu.dcache.WriteReq.mshrMissLatency::total     19579000                       # number of WriteReq MSHR miss ticks (Tick)
---
> system.cpu.dcache.WriteReq.missRate::cpu.data     0.001492                       # miss rate for WriteReq accesses (Ratio)
> system.cpu.dcache.WriteReq.missRate::total     0.001492                       # miss rate for WriteReq accesses (Ratio)
> system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45703.626635                       # average WriteReq miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.avgMissLatency::total 45703.626635                       # average WriteReq miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.mshrHits::cpu.data         2432                       # number of WriteReq MSHR hits (Count)
> system.cpu.dcache.WriteReq.mshrHits::total         2432                       # number of WriteReq MSHR hits (Count)
> system.cpu.dcache.WriteReq.mshrMisses::cpu.data          932                       # number of WriteReq MSHR misses (Count)
> system.cpu.dcache.WriteReq.mshrMisses::total          932                       # number of WriteReq MSHR misses (Count)
> system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     18917000                       # number of WriteReq MSHR miss ticks (Tick)
> system.cpu.dcache.WriteReq.mshrMissLatency::total     18917000                       # number of WriteReq MSHR miss ticks (Tick)
656,662c656,662
< system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 21030.075188                       # average WriteReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.WriteReq.avgMshrMissLatency::total 21030.075188                       # average WriteReq mshr miss latency ((Tick/Count))
< system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.dcache.prefetcher.demandMshrMisses       537010                       # demands not covered by prefetchs (Count)
< system.cpu.dcache.prefetcher.pfIssued          298557                       # number of hwpf issued (Count)
< system.cpu.dcache.prefetcher.pfUnused             987                       # number of HardPF blocks evicted w/o reference (Count)
< system.cpu.dcache.prefetcher.pfUseful           75826                       # number of useful prefetch (Count)
---
> system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 20297.210300                       # average WriteReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.WriteReq.avgMshrMissLatency::total 20297.210300                       # average WriteReq mshr miss latency ((Tick/Count))
> system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.dcache.prefetcher.demandMshrMisses       537313                       # demands not covered by prefetchs (Count)
> system.cpu.dcache.prefetcher.pfIssued          296684                       # number of hwpf issued (Count)
> system.cpu.dcache.prefetcher.pfUnused             988                       # number of HardPF blocks evicted w/o reference (Count)
> system.cpu.dcache.prefetcher.pfUseful           75509                       # number of useful prefetch (Count)
664,667c664,667
< system.cpu.dcache.prefetcher.accuracy        0.253975                       # accuracy of the prefetcher (Count)
< system.cpu.dcache.prefetcher.coverage        0.123730                       # coverage brought by this prefetcher (Count)
< system.cpu.dcache.prefetcher.pfHitInCache       221196                       # number of prefetches hitting in cache (Count)
< system.cpu.dcache.prefetcher.pfHitInMSHR          412                       # number of prefetches hitting in a MSHR (Count)
---
> system.cpu.dcache.prefetcher.accuracy        0.254510                       # accuracy of the prefetcher (Count)
> system.cpu.dcache.prefetcher.coverage        0.123215                       # coverage brought by this prefetcher (Count)
> system.cpu.dcache.prefetcher.pfHitInCache       219572                       # number of prefetches hitting in cache (Count)
> system.cpu.dcache.prefetcher.pfHitInMSHR          468                       # number of prefetches hitting in a MSHR (Count)
669,671c669,671
< system.cpu.dcache.prefetcher.pfLate            221608                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
< system.cpu.dcache.prefetcher.pfIdentified       299285                       # number of prefetch candidates identified (Count)
< system.cpu.dcache.prefetcher.pfBufferHit          546                       # number of redundant prefetches already in prefetch queue (Count)
---
> system.cpu.dcache.prefetcher.pfLate            220040                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
> system.cpu.dcache.prefetcher.pfIdentified       297440                       # number of prefetch candidates identified (Count)
> system.cpu.dcache.prefetcher.pfBufferHit          567                       # number of redundant prefetches already in prefetch queue (Count)
675,692c675,692
< system.cpu.dcache.prefetcher.pfSpanPage       2143359                       # number of prefetches that crossed the page (Count)
< system.cpu.dcache.prefetcher.pfUsefulSpanPage        13184                       # number of prefetches that is useful and crossed the page (Count)
< system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.dcache.tags.tagsInUse           511.882169                       # Average ticks per tags in use ((Tick/Count))
< system.cpu.dcache.tags.totalRefs              5364753                       # Total number of references to valid blocks. (Count)
< system.cpu.dcache.tags.sampledRefs             613959                       # Sample count of references to valid blocks. (Count)
< system.cpu.dcache.tags.avgRefs               8.737966                       # Average number of references to valid blocks. ((Count/Count))
< system.cpu.dcache.tags.warmupTick              241000                       # The tick when the warmup percentage was hit. (Tick)
< system.cpu.dcache.tags.occupancies::cpu.data   373.698916                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   138.183253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.cpu.dcache.tags.avgOccs::cpu.data     0.729881                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.269889                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.dcache.tags.avgOccs::total        0.999770                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.dcache.tags.occupanciesTaskId::1022          285                       # Occupied blocks per task id (Count)
< system.cpu.dcache.tags.occupanciesTaskId::1024          227                       # Occupied blocks per task id (Count)
< system.cpu.dcache.tags.ageTaskId_1022::1          285                       # Occupied blocks per task id, per block age (Count)
< system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
< system.cpu.dcache.tags.ageTaskId_1024::1          193                       # Occupied blocks per task id, per block age (Count)
---
> system.cpu.dcache.prefetcher.pfSpanPage       2142976                       # number of prefetches that crossed the page (Count)
> system.cpu.dcache.prefetcher.pfUsefulSpanPage        13179                       # number of prefetches that is useful and crossed the page (Count)
> system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.dcache.tags.tagsInUse           511.876422                       # Average ticks per tags in use ((Tick/Count))
> system.cpu.dcache.tags.totalRefs              5362673                       # Total number of references to valid blocks. (Count)
> system.cpu.dcache.tags.sampledRefs             613957                       # Sample count of references to valid blocks. (Count)
> system.cpu.dcache.tags.avgRefs               8.734607                       # Average number of references to valid blocks. ((Count/Count))
> system.cpu.dcache.tags.warmupTick              385000                       # The tick when the warmup percentage was hit. (Tick)
> system.cpu.dcache.tags.occupancies::cpu.data   374.253516                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   137.622905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.cpu.dcache.tags.avgOccs::cpu.data     0.730964                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.268795                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.dcache.tags.avgOccs::total        0.999759                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.dcache.tags.occupanciesTaskId::1022          284                       # Occupied blocks per task id (Count)
> system.cpu.dcache.tags.occupanciesTaskId::1024          228                       # Occupied blocks per task id (Count)
> system.cpu.dcache.tags.ageTaskId_1022::1          284                       # Occupied blocks per task id, per block age (Count)
> system.cpu.dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
> system.cpu.dcache.tags.ageTaskId_1024::1          195                       # Occupied blocks per task id, per block age (Count)
694,708c694,708
< system.cpu.dcache.tags.ratioOccsTaskId::1022     0.556641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
< system.cpu.dcache.tags.ratioOccsTaskId::1024     0.443359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
< system.cpu.dcache.tags.tagAccesses           21780235                       # Number of tag accesses (Count)
< system.cpu.dcache.tags.dataAccesses          21780235                       # Number of data accesses (Count)
< system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.decode.idleCycles                  2378646                       # Number of cycles decode is idle (Cycle)
< system.cpu.decode.blockedCycles               9321779                       # Number of cycles decode is blocked (Cycle)
< system.cpu.decode.runCycles                   6141717                       # Number of cycles decode is running (Cycle)
< system.cpu.decode.unblockCycles               1768048                       # Number of cycles decode is unblocking (Cycle)
< system.cpu.decode.squashCycles                  25734                       # Number of cycles decode is squashing (Cycle)
< system.cpu.decode.branchResolved               840698                       # Number of times decode resolved a branch (Count)
< system.cpu.decode.branchMispred                840692                       # Number of times decode detected a branch misprediction (Count)
< system.cpu.decode.decodedInsts               13728018                       # Number of instructions handled by decode (Count)
< system.cpu.decode.squashedInsts               1679528                       # Number of squashed instructions handled by decode (Count)
< system.cpu.executeStats0.numInsts            12785894                       # Number of executed instructions (Count)
---
> system.cpu.dcache.tags.ratioOccsTaskId::1022     0.554688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
> system.cpu.dcache.tags.ratioOccsTaskId::1024     0.445312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
> system.cpu.dcache.tags.tagAccesses           21772473                       # Number of tag accesses (Count)
> system.cpu.dcache.tags.dataAccesses          21772473                       # Number of data accesses (Count)
> system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.decode.idleCycles                  2381739                       # Number of cycles decode is idle (Cycle)
> system.cpu.decode.blockedCycles               9299513                       # Number of cycles decode is blocked (Cycle)
> system.cpu.decode.runCycles                   6135747                       # Number of cycles decode is running (Cycle)
> system.cpu.decode.unblockCycles               1768008                       # Number of cycles decode is unblocking (Cycle)
> system.cpu.decode.squashCycles                  25747                       # Number of cycles decode is squashing (Cycle)
> system.cpu.decode.branchResolved               840653                       # Number of times decode resolved a branch (Count)
> system.cpu.decode.branchMispred                840647                       # Number of times decode detected a branch misprediction (Count)
> system.cpu.decode.decodedInsts               13726699                       # Number of instructions handled by decode (Count)
> system.cpu.decode.squashedInsts               1679282                       # Number of squashed instructions handled by decode (Count)
> system.cpu.executeStats0.numInsts            12785561                       # Number of executed instructions (Count)
710,713c710,713
< system.cpu.executeStats0.numBranches           852737                       # Number of branches executed (Count)
< system.cpu.executeStats0.numLoadInsts         5081709                       # Number of load instructions executed (Count)
< system.cpu.executeStats0.numStoreInsts        2271383                       # Number of stores executed (Count)
< system.cpu.executeStats0.instRate            0.650945                       # Inst execution rate ((Count/Cycle))
---
> system.cpu.executeStats0.numBranches           852739                       # Number of branches executed (Count)
> system.cpu.executeStats0.numLoadInsts         5081856                       # Number of load instructions executed (Count)
> system.cpu.executeStats0.numStoreInsts        2271642                       # Number of stores executed (Count)
> system.cpu.executeStats0.instRate            0.651763                       # Inst execution rate ((Count/Cycle))
716,718c716,718
< system.cpu.executeStats0.numIntRegReads      16157370                       # Number of times the integer registers were read (Count)
< system.cpu.executeStats0.numIntRegWrites      9648304                       # Number of times the integer registers were written (Count)
< system.cpu.executeStats0.numMemRefs           7353092                       # Number of memory refs (Count)
---
> system.cpu.executeStats0.numIntRegReads      16159391                       # Number of times the integer registers were read (Count)
> system.cpu.executeStats0.numIntRegWrites      9649984                       # Number of times the integer registers were written (Count)
> system.cpu.executeStats0.numMemRefs           7353498                       # Number of memory refs (Count)
723,730c723,730
< system.cpu.fetch.predictedBranches            5184321                       # Number of branches that fetch has predicted taken (Count)
< system.cpu.fetch.cycles                      17916987                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
< system.cpu.fetch.squashCycles                 1731122                       # Number of cycles fetch has spent squashing (Cycle)
< system.cpu.fetch.cacheLines                   2526505                       # Number of cache lines fetched (Count)
< system.cpu.fetch.icacheSquashes                    93                       # Number of outstanding Icache misses that were squashed (Count)
< system.cpu.fetch.nisnDist::samples           19635924                       # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::mean              1.438537                       # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::stdev             0.719457                       # Number of instructions fetched each cycle (Total) (Count)
---
> system.cpu.fetch.predictedBranches            5184070                       # Number of branches that fetch has predicted taken (Count)
> system.cpu.fetch.cycles                      17891894                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
> system.cpu.fetch.squashCycles                 1730924                       # Number of cycles fetch has spent squashing (Cycle)
> system.cpu.fetch.cacheLines                   2526248                       # Number of cache lines fetched (Count)
> system.cpu.fetch.icacheSquashes                    87                       # Number of outstanding Icache misses that were squashed (Count)
> system.cpu.fetch.nisnDist::samples           19610754                       # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::mean              1.440304                       # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::stdev             0.713748                       # Number of instructions fetched each cycle (Total) (Count)
732,734c732,734
< system.cpu.fetch.nisnDist::0                  2664561     13.57%     13.57% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::1                  5695721     29.01%     42.58% # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetch.nisnDist::2                 11275642     57.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
---
> system.cpu.fetch.nisnDist::0                  2578811     13.15%     13.15% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::1                  5818436     29.67%     42.82% # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetch.nisnDist::2                 11213507     57.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
738,739c738,739
< system.cpu.fetch.nisnDist::total             19635924                       # Number of instructions fetched each cycle (Total) (Count)
< system.cpu.fetchStats0.numInsts              28247005                       # Number of instructions fetched (thread level) (Count)
---
> system.cpu.fetch.nisnDist::total             19610754                       # Number of instructions fetched each cycle (Total) (Count)
> system.cpu.fetchStats0.numInsts              28245450                       # Number of instructions fetched (thread level) (Count)
741,744c741,744
< system.cpu.fetchStats0.fetchRate             1.438089                       # Number of inst fetches per cycle ((Count/Cycle))
< system.cpu.fetchStats0.numBranches            5671537                       # Number of branches fetched (Count)
< system.cpu.fetchStats0.branchRate            0.288745                       # Number of branch fetches per cycle (Ratio)
< system.cpu.fetchStats0.icacheStallCycles       853376                       # ICache total stall cycles (Cycle)
---
> system.cpu.fetchStats0.fetchRate             1.439853                       # Number of inst fetches per cycle ((Count/Cycle))
> system.cpu.fetchStats0.numBranches            5671358                       # Number of branches fetched (Count)
> system.cpu.fetchStats0.branchRate            0.289106                       # Number of branch fetches per cycle (Ratio)
> system.cpu.fetchStats0.icacheStallCycles       853398                       # ICache total stall cycles (Cycle)
746,769c746,769
< system.cpu.icache.demandHits::cpu.inst        2526284                       # number of demand (read+write) hits (Count)
< system.cpu.icache.demandHits::total           2526284                       # number of demand (read+write) hits (Count)
< system.cpu.icache.overallHits::cpu.inst       2526284                       # number of overall hits (Count)
< system.cpu.icache.overallHits::total          2526284                       # number of overall hits (Count)
< system.cpu.icache.demandMisses::cpu.inst          221                       # number of demand (read+write) misses (Count)
< system.cpu.icache.demandMisses::total             221                       # number of demand (read+write) misses (Count)
< system.cpu.icache.overallMisses::cpu.inst          221                       # number of overall misses (Count)
< system.cpu.icache.overallMisses::total            221                       # number of overall misses (Count)
< system.cpu.icache.demandMissLatency::cpu.inst     13766000                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.icache.demandMissLatency::total     13766000                       # number of demand (read+write) miss ticks (Tick)
< system.cpu.icache.overallMissLatency::cpu.inst     13766000                       # number of overall miss ticks (Tick)
< system.cpu.icache.overallMissLatency::total     13766000                       # number of overall miss ticks (Tick)
< system.cpu.icache.demandAccesses::cpu.inst      2526505                       # number of demand (read+write) accesses (Count)
< system.cpu.icache.demandAccesses::total       2526505                       # number of demand (read+write) accesses (Count)
< system.cpu.icache.overallAccesses::cpu.inst      2526505                       # number of overall (read+write) accesses (Count)
< system.cpu.icache.overallAccesses::total      2526505                       # number of overall (read+write) accesses (Count)
< system.cpu.icache.demandMissRate::cpu.inst     0.000087                       # miss rate for demand accesses (Ratio)
< system.cpu.icache.demandMissRate::total      0.000087                       # miss rate for demand accesses (Ratio)
< system.cpu.icache.overallMissRate::cpu.inst     0.000087                       # miss rate for overall accesses (Ratio)
< system.cpu.icache.overallMissRate::total     0.000087                       # miss rate for overall accesses (Ratio)
< system.cpu.icache.demandAvgMissLatency::cpu.inst 62289.592760                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.icache.demandAvgMissLatency::total 62289.592760                       # average overall miss latency in ticks ((Tick/Count))
< system.cpu.icache.overallAvgMissLatency::cpu.inst 62289.592760                       # average overall miss latency ((Tick/Count))
< system.cpu.icache.overallAvgMissLatency::total 62289.592760                       # average overall miss latency ((Tick/Count))
---
> system.cpu.icache.demandHits::cpu.inst        2526031                       # number of demand (read+write) hits (Count)
> system.cpu.icache.demandHits::total           2526031                       # number of demand (read+write) hits (Count)
> system.cpu.icache.overallHits::cpu.inst       2526031                       # number of overall hits (Count)
> system.cpu.icache.overallHits::total          2526031                       # number of overall hits (Count)
> system.cpu.icache.demandMisses::cpu.inst          217                       # number of demand (read+write) misses (Count)
> system.cpu.icache.demandMisses::total             217                       # number of demand (read+write) misses (Count)
> system.cpu.icache.overallMisses::cpu.inst          217                       # number of overall misses (Count)
> system.cpu.icache.overallMisses::total            217                       # number of overall misses (Count)
> system.cpu.icache.demandMissLatency::cpu.inst     14059000                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.icache.demandMissLatency::total     14059000                       # number of demand (read+write) miss ticks (Tick)
> system.cpu.icache.overallMissLatency::cpu.inst     14059000                       # number of overall miss ticks (Tick)
> system.cpu.icache.overallMissLatency::total     14059000                       # number of overall miss ticks (Tick)
> system.cpu.icache.demandAccesses::cpu.inst      2526248                       # number of demand (read+write) accesses (Count)
> system.cpu.icache.demandAccesses::total       2526248                       # number of demand (read+write) accesses (Count)
> system.cpu.icache.overallAccesses::cpu.inst      2526248                       # number of overall (read+write) accesses (Count)
> system.cpu.icache.overallAccesses::total      2526248                       # number of overall (read+write) accesses (Count)
> system.cpu.icache.demandMissRate::cpu.inst     0.000086                       # miss rate for demand accesses (Ratio)
> system.cpu.icache.demandMissRate::total      0.000086                       # miss rate for demand accesses (Ratio)
> system.cpu.icache.overallMissRate::cpu.inst     0.000086                       # miss rate for overall accesses (Ratio)
> system.cpu.icache.overallMissRate::total     0.000086                       # miss rate for overall accesses (Ratio)
> system.cpu.icache.demandAvgMissLatency::cpu.inst 64788.018433                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.icache.demandAvgMissLatency::total 64788.018433                       # average overall miss latency in ticks ((Tick/Count))
> system.cpu.icache.overallAvgMissLatency::cpu.inst 64788.018433                       # average overall miss latency ((Tick/Count))
> system.cpu.icache.overallAvgMissLatency::total 64788.018433                       # average overall miss latency ((Tick/Count))
776,795c776,795
< system.cpu.icache.demandMshrHits::cpu.inst           47                       # number of demand (read+write) MSHR hits (Count)
< system.cpu.icache.demandMshrHits::total            47                       # number of demand (read+write) MSHR hits (Count)
< system.cpu.icache.overallMshrHits::cpu.inst           47                       # number of overall MSHR hits (Count)
< system.cpu.icache.overallMshrHits::total           47                       # number of overall MSHR hits (Count)
< system.cpu.icache.demandMshrMisses::cpu.inst          174                       # number of demand (read+write) MSHR misses (Count)
< system.cpu.icache.demandMshrMisses::total          174                       # number of demand (read+write) MSHR misses (Count)
< system.cpu.icache.overallMshrMisses::cpu.inst          174                       # number of overall MSHR misses (Count)
< system.cpu.icache.overallMshrMisses::total          174                       # number of overall MSHR misses (Count)
< system.cpu.icache.demandMshrMissLatency::cpu.inst     11727000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.icache.demandMshrMissLatency::total     11727000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.cpu.icache.overallMshrMissLatency::cpu.inst     11727000                       # number of overall MSHR miss ticks (Tick)
< system.cpu.icache.overallMshrMissLatency::total     11727000                       # number of overall MSHR miss ticks (Tick)
< system.cpu.icache.demandMshrMissRate::cpu.inst     0.000069                       # mshr miss ratio for demand accesses (Ratio)
< system.cpu.icache.demandMshrMissRate::total     0.000069                       # mshr miss ratio for demand accesses (Ratio)
< system.cpu.icache.overallMshrMissRate::cpu.inst     0.000069                       # mshr miss ratio for overall accesses (Ratio)
< system.cpu.icache.overallMshrMissRate::total     0.000069                       # mshr miss ratio for overall accesses (Ratio)
< system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67396.551724                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.icache.demandAvgMshrMissLatency::total 67396.551724                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67396.551724                       # average overall mshr miss latency ((Tick/Count))
< system.cpu.icache.overallAvgMshrMissLatency::total 67396.551724                       # average overall mshr miss latency ((Tick/Count))
---
> system.cpu.icache.demandMshrHits::cpu.inst           44                       # number of demand (read+write) MSHR hits (Count)
> system.cpu.icache.demandMshrHits::total            44                       # number of demand (read+write) MSHR hits (Count)
> system.cpu.icache.overallMshrHits::cpu.inst           44                       # number of overall MSHR hits (Count)
> system.cpu.icache.overallMshrHits::total           44                       # number of overall MSHR hits (Count)
> system.cpu.icache.demandMshrMisses::cpu.inst          173                       # number of demand (read+write) MSHR misses (Count)
> system.cpu.icache.demandMshrMisses::total          173                       # number of demand (read+write) MSHR misses (Count)
> system.cpu.icache.overallMshrMisses::cpu.inst          173                       # number of overall MSHR misses (Count)
> system.cpu.icache.overallMshrMisses::total          173                       # number of overall MSHR misses (Count)
> system.cpu.icache.demandMshrMissLatency::cpu.inst     11769000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.icache.demandMshrMissLatency::total     11769000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.cpu.icache.overallMshrMissLatency::cpu.inst     11769000                       # number of overall MSHR miss ticks (Tick)
> system.cpu.icache.overallMshrMissLatency::total     11769000                       # number of overall MSHR miss ticks (Tick)
> system.cpu.icache.demandMshrMissRate::cpu.inst     0.000068                       # mshr miss ratio for demand accesses (Ratio)
> system.cpu.icache.demandMshrMissRate::total     0.000068                       # mshr miss ratio for demand accesses (Ratio)
> system.cpu.icache.overallMshrMissRate::cpu.inst     0.000068                       # mshr miss ratio for overall accesses (Ratio)
> system.cpu.icache.overallMshrMissRate::total     0.000068                       # mshr miss ratio for overall accesses (Ratio)
> system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68028.901734                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.icache.demandAvgMshrMissLatency::total 68028.901734                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68028.901734                       # average overall mshr miss latency ((Tick/Count))
> system.cpu.icache.overallAvgMshrMissLatency::total 68028.901734                       # average overall mshr miss latency ((Tick/Count))
797,820c797,820
< system.cpu.icache.ReadReq.hits::cpu.inst      2526284                       # number of ReadReq hits (Count)
< system.cpu.icache.ReadReq.hits::total         2526284                       # number of ReadReq hits (Count)
< system.cpu.icache.ReadReq.misses::cpu.inst          221                       # number of ReadReq misses (Count)
< system.cpu.icache.ReadReq.misses::total           221                       # number of ReadReq misses (Count)
< system.cpu.icache.ReadReq.missLatency::cpu.inst     13766000                       # number of ReadReq miss ticks (Tick)
< system.cpu.icache.ReadReq.missLatency::total     13766000                       # number of ReadReq miss ticks (Tick)
< system.cpu.icache.ReadReq.accesses::cpu.inst      2526505                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.icache.ReadReq.accesses::total      2526505                       # number of ReadReq accesses(hits+misses) (Count)
< system.cpu.icache.ReadReq.missRate::cpu.inst     0.000087                       # miss rate for ReadReq accesses (Ratio)
< system.cpu.icache.ReadReq.missRate::total     0.000087                       # miss rate for ReadReq accesses (Ratio)
< system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62289.592760                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.icache.ReadReq.avgMissLatency::total 62289.592760                       # average ReadReq miss latency ((Tick/Count))
< system.cpu.icache.ReadReq.mshrHits::cpu.inst           47                       # number of ReadReq MSHR hits (Count)
< system.cpu.icache.ReadReq.mshrHits::total           47                       # number of ReadReq MSHR hits (Count)
< system.cpu.icache.ReadReq.mshrMisses::cpu.inst          174                       # number of ReadReq MSHR misses (Count)
< system.cpu.icache.ReadReq.mshrMisses::total          174                       # number of ReadReq MSHR misses (Count)
< system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     11727000                       # number of ReadReq MSHR miss ticks (Tick)
< system.cpu.icache.ReadReq.mshrMissLatency::total     11727000                       # number of ReadReq MSHR miss ticks (Tick)
< system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses (Ratio)
< system.cpu.icache.ReadReq.mshrMissRate::total     0.000069                       # mshr miss rate for ReadReq accesses (Ratio)
< system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67396.551724                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.icache.ReadReq.avgMshrMissLatency::total 67396.551724                       # average ReadReq mshr miss latency ((Tick/Count))
< system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.icache.prefetcher.demandMshrMisses          174                       # demands not covered by prefetchs (Count)
---
> system.cpu.icache.ReadReq.hits::cpu.inst      2526031                       # number of ReadReq hits (Count)
> system.cpu.icache.ReadReq.hits::total         2526031                       # number of ReadReq hits (Count)
> system.cpu.icache.ReadReq.misses::cpu.inst          217                       # number of ReadReq misses (Count)
> system.cpu.icache.ReadReq.misses::total           217                       # number of ReadReq misses (Count)
> system.cpu.icache.ReadReq.missLatency::cpu.inst     14059000                       # number of ReadReq miss ticks (Tick)
> system.cpu.icache.ReadReq.missLatency::total     14059000                       # number of ReadReq miss ticks (Tick)
> system.cpu.icache.ReadReq.accesses::cpu.inst      2526248                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.icache.ReadReq.accesses::total      2526248                       # number of ReadReq accesses(hits+misses) (Count)
> system.cpu.icache.ReadReq.missRate::cpu.inst     0.000086                       # miss rate for ReadReq accesses (Ratio)
> system.cpu.icache.ReadReq.missRate::total     0.000086                       # miss rate for ReadReq accesses (Ratio)
> system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64788.018433                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.icache.ReadReq.avgMissLatency::total 64788.018433                       # average ReadReq miss latency ((Tick/Count))
> system.cpu.icache.ReadReq.mshrHits::cpu.inst           44                       # number of ReadReq MSHR hits (Count)
> system.cpu.icache.ReadReq.mshrHits::total           44                       # number of ReadReq MSHR hits (Count)
> system.cpu.icache.ReadReq.mshrMisses::cpu.inst          173                       # number of ReadReq MSHR misses (Count)
> system.cpu.icache.ReadReq.mshrMisses::total          173                       # number of ReadReq MSHR misses (Count)
> system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     11769000                       # number of ReadReq MSHR miss ticks (Tick)
> system.cpu.icache.ReadReq.mshrMissLatency::total     11769000                       # number of ReadReq MSHR miss ticks (Tick)
> system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses (Ratio)
> system.cpu.icache.ReadReq.mshrMissRate::total     0.000068                       # mshr miss rate for ReadReq accesses (Ratio)
> system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68028.901734                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.icache.ReadReq.avgMshrMissLatency::total 68028.901734                       # average ReadReq mshr miss latency ((Tick/Count))
> system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.icache.prefetcher.demandMshrMisses          173                       # demands not covered by prefetchs (Count)
837,841c837,841
< system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.icache.tags.tagsInUse           152.212365                       # Average ticks per tags in use ((Tick/Count))
< system.cpu.icache.tags.totalRefs              2526458                       # Total number of references to valid blocks. (Count)
< system.cpu.icache.tags.sampledRefs                174                       # Sample count of references to valid blocks. (Count)
< system.cpu.icache.tags.avgRefs           14519.873563                       # Average number of references to valid blocks. ((Count/Count))
---
> system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.icache.tags.tagsInUse           151.374445                       # Average ticks per tags in use ((Tick/Count))
> system.cpu.icache.tags.totalRefs              2526204                       # Total number of references to valid blocks. (Count)
> system.cpu.icache.tags.sampledRefs                173                       # Sample count of references to valid blocks. (Count)
> system.cpu.icache.tags.avgRefs           14602.335260                       # Average number of references to valid blocks. ((Count/Count))
843,846c843,846
< system.cpu.icache.tags.occupancies::cpu.inst   152.212365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.cpu.icache.tags.avgOccs::cpu.inst     0.297290                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.icache.tags.avgOccs::total        0.297290                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.cpu.icache.tags.occupanciesTaskId::1024          174                       # Occupied blocks per task id (Count)
---
> system.cpu.icache.tags.occupancies::cpu.inst   151.374445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.cpu.icache.tags.avgOccs::cpu.inst     0.295653                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.icache.tags.avgOccs::total        0.295653                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.cpu.icache.tags.occupanciesTaskId::1024          173                       # Occupied blocks per task id (Count)
848,852c848,852
< system.cpu.icache.tags.ageTaskId_1024::4          158                       # Occupied blocks per task id, per block age (Count)
< system.cpu.icache.tags.ratioOccsTaskId::1024     0.339844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
< system.cpu.icache.tags.tagAccesses           10106194                       # Number of tag accesses (Count)
< system.cpu.icache.tags.dataAccesses          10106194                       # Number of data accesses (Count)
< system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.icache.tags.ageTaskId_1024::4          157                       # Occupied blocks per task id, per block age (Count)
> system.cpu.icache.tags.ratioOccsTaskId::1024     0.337891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
> system.cpu.icache.tags.tagAccesses           10105165                       # Number of tag accesses (Count)
> system.cpu.icache.tags.dataAccesses          10105165                       # Number of data accesses (Count)
> system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
854,861c854,861
< system.cpu.iew.squashCycles                     25734                       # Number of cycles IEW is squashing (Cycle)
< system.cpu.iew.blockCycles                     133821                       # Number of cycles IEW is blocking (Cycle)
< system.cpu.iew.unblockCycles                  2395748                       # Number of cycles IEW is unblocking (Cycle)
< system.cpu.iew.dispatchedInsts               13635743                       # Number of instructions dispatched to IQ (Count)
< system.cpu.iew.dispSquashedInsts                 8357                       # Number of squashed instructions skipped by dispatch (Count)
< system.cpu.iew.dispLoadInsts                  5433952                       # Number of dispatched load instructions (Count)
< system.cpu.iew.dispStoreInsts                 2474073                       # Number of dispatched store instructions (Count)
< system.cpu.iew.dispNonSpecInsts                136018                       # Number of dispatched non-speculative instructions (Count)
---
> system.cpu.iew.squashCycles                     25747                       # Number of cycles IEW is squashing (Cycle)
> system.cpu.iew.blockCycles                     133803                       # Number of cycles IEW is blocking (Cycle)
> system.cpu.iew.unblockCycles                  2395781                       # Number of cycles IEW is unblocking (Cycle)
> system.cpu.iew.dispatchedInsts               13634076                       # Number of instructions dispatched to IQ (Count)
> system.cpu.iew.dispSquashedInsts                 8222                       # Number of squashed instructions skipped by dispatch (Count)
> system.cpu.iew.dispLoadInsts                  5434215                       # Number of dispatched load instructions (Count)
> system.cpu.iew.dispStoreInsts                 2474066                       # Number of dispatched store instructions (Count)
> system.cpu.iew.dispNonSpecInsts                136035                       # Number of dispatched non-speculative instructions (Count)
863,878c863,878
< system.cpu.iew.lsqFullEvents                  2395749                       # Number of times the LSQ has become full, causing a stall (Count)
< system.cpu.iew.memOrderViolationEvents            311                       # Number of memory order violations (Count)
< system.cpu.iew.predictedTakenIncorrect          23353                       # Number of branches that were predicted taken incorrectly (Count)
< system.cpu.iew.predictedNotTakenIncorrect         2215                       # Number of branches that were predicted not taken incorrectly (Count)
< system.cpu.iew.branchMispredicts                25568                       # Number of branch mispredicts detected at execute (Count)
< system.cpu.iew.instsToCommit                 12783841                       # Cumulative count of insts sent to commit (Count)
< system.cpu.iew.writebackCount                12783737                       # Cumulative count of insts written-back (Count)
< system.cpu.iew.producerInst                   8532784                       # Number of instructions producing a value (Count)
< system.cpu.iew.consumerInst                   8548711                       # Number of instructions consuming a value (Count)
< system.cpu.iew.wbRate                        0.650835                       # Insts written-back per cycle ((Count/Cycle))
< system.cpu.iew.wbFanout                      0.998137                       # Average fanout of values written-back ((Count/Count))
< system.cpu.lsq0.forwLoads                     2044470                       # Number of loads that had data forwarded from stores (Count)
< system.cpu.lsq0.squashedLoads                  524883                       # Number of loads squashed (Count)
< system.cpu.lsq0.ignoredResponses                  303                       # Number of memory responses ignored because the instruction is squashed (Count)
< system.cpu.lsq0.memOrderViolation                 311                       # Number of memory ordering violations (Count)
< system.cpu.lsq0.squashedStores                 219690                       # Number of stores squashed (Count)
---
> system.cpu.iew.lsqFullEvents                  2395782                       # Number of times the LSQ has become full, causing a stall (Count)
> system.cpu.iew.memOrderViolationEvents            327                       # Number of memory order violations (Count)
> system.cpu.iew.predictedTakenIncorrect          23359                       # Number of branches that were predicted taken incorrectly (Count)
> system.cpu.iew.predictedNotTakenIncorrect         2208                       # Number of branches that were predicted not taken incorrectly (Count)
> system.cpu.iew.branchMispredicts                25567                       # Number of branch mispredicts detected at execute (Count)
> system.cpu.iew.instsToCommit                 12783966                       # Cumulative count of insts sent to commit (Count)
> system.cpu.iew.writebackCount                12783859                       # Cumulative count of insts written-back (Count)
> system.cpu.iew.producerInst                   8536365                       # Number of instructions producing a value (Count)
> system.cpu.iew.consumerInst                   8552565                       # Number of instructions consuming a value (Count)
> system.cpu.iew.wbRate                        0.651676                       # Insts written-back per cycle ((Count/Cycle))
> system.cpu.iew.wbFanout                      0.998106                       # Average fanout of values written-back ((Count/Count))
> system.cpu.lsq0.forwLoads                     2046554                       # Number of loads that had data forwarded from stores (Count)
> system.cpu.lsq0.squashedLoads                  525146                       # Number of loads squashed (Count)
> system.cpu.lsq0.ignoredResponses                  300                       # Number of memory responses ignored because the instruction is squashed (Count)
> system.cpu.lsq0.memOrderViolation                 327                       # Number of memory ordering violations (Count)
> system.cpu.lsq0.squashedStores                 219683                       # Number of stores squashed (Count)
882,888c882,889
< system.cpu.lsq0.loadToUse::mean              3.445621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::stdev             4.054543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::0-9                4372267     89.07%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::10-19               536768     10.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::40-49                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::60-69                   18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
< system.cpu.lsq0.loadToUse::70-79                   15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::mean              3.444489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::stdev             4.054625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::0-9                4372495     89.07%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::10-19               536540     10.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::50-59                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::60-69                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::70-79                   17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
> system.cpu.lsq0.loadToUse::80-89                   11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
890c891
< system.cpu.lsq0.loadToUse::max_value               79                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
---
> system.cpu.lsq0.loadToUse::max_value               83                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
903c904
< system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
---
> system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
915,923c916,924
< system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.power_state.pwrStateResidencyTicks::ON  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.cpu.rename.squashCycles                  25734                       # Number of cycles rename is squashing (Cycle)
< system.cpu.rename.idleCycles                  4340009                       # Number of cycles rename is idle (Cycle)
< system.cpu.rename.blockCycles                 2529564                       # Number of cycles rename is blocking (Cycle)
< system.cpu.rename.serializeStallCycles        1828764                       # count of cycles rename stalled for serializing inst (Cycle)
< system.cpu.rename.runCycles                   5948384                       # Number of cycles rename is running (Cycle)
< system.cpu.rename.unblockCycles               4963469                       # Number of cycles rename is unblocking (Cycle)
< system.cpu.rename.renamedInsts               13650412                       # Number of instructions processed by rename (Count)
---
> system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.power_state.pwrStateResidencyTicks::ON  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.cpu.rename.squashCycles                  25747                       # Number of cycles rename is squashing (Cycle)
> system.cpu.rename.idleCycles                  4343146                       # Number of cycles rename is idle (Cycle)
> system.cpu.rename.blockCycles                 2529579                       # Number of cycles rename is blocking (Cycle)
> system.cpu.rename.serializeStallCycles        1806686                       # count of cycles rename stalled for serializing inst (Cycle)
> system.cpu.rename.runCycles                   5942331                       # Number of cycles rename is running (Cycle)
> system.cpu.rename.unblockCycles               4963265                       # Number of cycles rename is unblocking (Cycle)
> system.cpu.rename.renamedInsts               13648749                       # Number of instructions processed by rename (Count)
925,929c926,930
< system.cpu.rename.LQFullEvents                4841397                       # Number of times rename has blocked due to LQ full (Count)
< system.cpu.rename.SQFullEvents                   3765                       # Number of times rename has blocked due to SQ full (Count)
< system.cpu.rename.renamedOperands            10251451                       # Number of destination operands rename has renamed (Count)
< system.cpu.rename.lookups                    17709952                       # Number of register rename lookups that rename has made (Count)
< system.cpu.rename.intLookups                 17376846                       # Number of integer rename lookups (Count)
---
> system.cpu.rename.LQFullEvents                4841468                       # Number of times rename has blocked due to LQ full (Count)
> system.cpu.rename.SQFullEvents                   3486                       # Number of times rename has blocked due to SQ full (Count)
> system.cpu.rename.renamedOperands            10251868                       # Number of destination operands rename has renamed (Count)
> system.cpu.rename.lookups                    17710344                       # Number of register rename lookups that rename has made (Count)
> system.cpu.rename.intLookups                 17377328                       # Number of integer rename lookups (Count)
931,939c932,940
< system.cpu.rename.committedMaps               9337125                       # Number of HB maps that are committed (Count)
< system.cpu.rename.undoneMaps                   914326                       # Number of HB maps that are undone due to squashing (Count)
< system.cpu.rename.serializing                  136027                       # count of serializing insts renamed (Count)
< system.cpu.rename.tempSerializing              136027                       # count of temporary serializing insts renamed (Count)
< system.cpu.rename.skidInsts                   3751221                       # count of insts added to the skid buffer (Count)
< system.cpu.rob.reads                         33105117                       # The number of ROB reads (Count)
< system.cpu.rob.writes                        27431041                       # The number of ROB writes (Count)
< system.cpu.thread_0.numInsts                 12440358                       # Number of Instructions committed (Count)
< system.cpu.thread_0.numOps                   12440358                       # Number of Ops committed (Count)
---
> system.cpu.rename.committedMaps               9337129                       # Number of HB maps that are committed (Count)
> system.cpu.rename.undoneMaps                   914739                       # Number of HB maps that are undone due to squashing (Count)
> system.cpu.rename.serializing                  136044                       # count of serializing insts renamed (Count)
> system.cpu.rename.tempSerializing              136044                       # count of temporary serializing insts renamed (Count)
> system.cpu.rename.skidInsts                   3751305                       # count of insts added to the skid buffer (Count)
> system.cpu.rob.reads                         33077243                       # The number of ROB reads (Count)
> system.cpu.rob.writes                        27427710                       # The number of ROB writes (Count)
> system.cpu.thread_0.numInsts                 12438545                       # Number of Instructions committed (Count)
> system.cpu.thread_0.numOps                   12438545                       # Number of Ops committed (Count)
942c943
< system.l2bus.transDist::ReadResp               613202                       # Transaction distribution (Count)
---
> system.l2bus.transDist::ReadResp               613198                       # Transaction distribution (Count)
944c945
< system.l2bus.transDist::CleanEvict                937                       # Transaction distribution (Count)
---
> system.l2bus.transDist::CleanEvict                935                       # Transaction distribution (Count)
946,954c947,955
< system.l2bus.transDist::ReadExReq                 931                       # Transaction distribution (Count)
< system.l2bus.transDist::ReadExResp                931                       # Transaction distribution (Count)
< system.l2bus.transDist::ReadSharedReq          613202                       # Transaction distribution (Count)
< system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          348                       # Packet count per connected requestor and responder (Count)
< system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1841365                       # Packet count per connected requestor and responder (Count)
< system.l2bus.pktCount::total                  1841713                       # Packet count per connected requestor and responder (Count)
< system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        11136                       # Cumulative packet size per connected requestor and responder (Byte)
< system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     78494016                       # Cumulative packet size per connected requestor and responder (Byte)
< system.l2bus.pktSize::total                  78505152                       # Cumulative packet size per connected requestor and responder (Byte)
---
> system.l2bus.transDist::ReadExReq                 932                       # Transaction distribution (Count)
> system.l2bus.transDist::ReadExResp                932                       # Transaction distribution (Count)
> system.l2bus.transDist::ReadSharedReq          613198                       # Transaction distribution (Count)
> system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          346                       # Packet count per connected requestor and responder (Count)
> system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1841359                       # Packet count per connected requestor and responder (Count)
> system.l2bus.pktCount::total                  1841705                       # Packet count per connected requestor and responder (Count)
> system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        11072                       # Cumulative packet size per connected requestor and responder (Byte)
> system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     78493888                       # Cumulative packet size per connected requestor and responder (Byte)
> system.l2bus.pktSize::total                  78504960                       # Cumulative packet size per connected requestor and responder (Byte)
957c958
< system.l2bus.snoopFanout::samples              617194                       # Request fanout histogram (Count)
---
> system.l2bus.snoopFanout::samples              617191                       # Request fanout histogram (Count)
961c962
< system.l2bus.snoopFanout::0                    617194    100.00%    100.00% # Request fanout histogram (Count)
---
> system.l2bus.snoopFanout::0                    617191    100.00%    100.00% # Request fanout histogram (Count)
967,969c968,970
< system.l2bus.snoopFanout::total                617194                       # Request fanout histogram (Count)
< system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.l2bus.reqLayer0.occupancy           2519824722                       # Layer occupancy (ticks) (Tick)
---
> system.l2bus.snoopFanout::total                617191                       # Request fanout histogram (Count)
> system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.l2bus.reqLayer0.occupancy           2519548923                       # Layer occupancy (ticks) (Tick)
971c972
< system.l2bus.respLayer0.occupancy              522000                       # Layer occupancy (ticks) (Tick)
---
> system.l2bus.respLayer0.occupancy              519999                       # Layer occupancy (ticks) (Tick)
973c974
< system.l2bus.respLayer1.occupancy          1841877000                       # Layer occupancy (ticks) (Tick)
---
> system.l2bus.respLayer1.occupancy          1841871000                       # Layer occupancy (ticks) (Tick)
975,976c976,977
< system.l2bus.snoop_filter.totRequests         1227580                       # Total number of requests made to the snoop filter. (Count)
< system.l2bus.snoop_filter.hitSingleRequests       613447                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
---
> system.l2bus.snoop_filter.totRequests         1227575                       # Total number of requests made to the snoop filter. (Count)
> system.l2bus.snoop_filter.hitSingleRequests       613445                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
981,1010c982,1011
< system.l2cache.demandHits::cpu.data            536922                       # number of demand (read+write) hits (Count)
< system.l2cache.demandHits::cpu.dcache.prefetcher        76492                       # number of demand (read+write) hits (Count)
< system.l2cache.demandHits::total               613414                       # number of demand (read+write) hits (Count)
< system.l2cache.overallHits::cpu.data           536922                       # number of overall hits (Count)
< system.l2cache.overallHits::cpu.dcache.prefetcher        76492                       # number of overall hits (Count)
< system.l2cache.overallHits::total              613414                       # number of overall hits (Count)
< system.l2cache.demandMisses::cpu.inst             174                       # number of demand (read+write) misses (Count)
< system.l2cache.demandMisses::cpu.data              88                       # number of demand (read+write) misses (Count)
< system.l2cache.demandMisses::cpu.dcache.prefetcher          457                       # number of demand (read+write) misses (Count)
< system.l2cache.demandMisses::total                719                       # number of demand (read+write) misses (Count)
< system.l2cache.overallMisses::cpu.inst            174                       # number of overall misses (Count)
< system.l2cache.overallMisses::cpu.data             88                       # number of overall misses (Count)
< system.l2cache.overallMisses::cpu.dcache.prefetcher          457                       # number of overall misses (Count)
< system.l2cache.overallMisses::total               719                       # number of overall misses (Count)
< system.l2cache.demandMissLatency::cpu.inst     11374000                       # number of demand (read+write) miss ticks (Tick)
< system.l2cache.demandMissLatency::cpu.data      9248000                       # number of demand (read+write) miss ticks (Tick)
< system.l2cache.demandMissLatency::cpu.dcache.prefetcher     29752514                       # number of demand (read+write) miss ticks (Tick)
< system.l2cache.demandMissLatency::total      50374514                       # number of demand (read+write) miss ticks (Tick)
< system.l2cache.overallMissLatency::cpu.inst     11374000                       # number of overall miss ticks (Tick)
< system.l2cache.overallMissLatency::cpu.data      9248000                       # number of overall miss ticks (Tick)
< system.l2cache.overallMissLatency::cpu.dcache.prefetcher     29752514                       # number of overall miss ticks (Tick)
< system.l2cache.overallMissLatency::total     50374514                       # number of overall miss ticks (Tick)
< system.l2cache.demandAccesses::cpu.inst           174                       # number of demand (read+write) accesses (Count)
< system.l2cache.demandAccesses::cpu.data        537010                       # number of demand (read+write) accesses (Count)
< system.l2cache.demandAccesses::cpu.dcache.prefetcher        76949                       # number of demand (read+write) accesses (Count)
< system.l2cache.demandAccesses::total           614133                       # number of demand (read+write) accesses (Count)
< system.l2cache.overallAccesses::cpu.inst          174                       # number of overall (read+write) accesses (Count)
< system.l2cache.overallAccesses::cpu.data       537010                       # number of overall (read+write) accesses (Count)
< system.l2cache.overallAccesses::cpu.dcache.prefetcher        76949                       # number of overall (read+write) accesses (Count)
< system.l2cache.overallAccesses::total          614133                       # number of overall (read+write) accesses (Count)
---
> system.l2cache.demandHits::cpu.data            537226                       # number of demand (read+write) hits (Count)
> system.l2cache.demandHits::cpu.dcache.prefetcher        76167                       # number of demand (read+write) hits (Count)
> system.l2cache.demandHits::total               613393                       # number of demand (read+write) hits (Count)
> system.l2cache.overallHits::cpu.data           537226                       # number of overall hits (Count)
> system.l2cache.overallHits::cpu.dcache.prefetcher        76167                       # number of overall hits (Count)
> system.l2cache.overallHits::total              613393                       # number of overall hits (Count)
> system.l2cache.demandMisses::cpu.inst             173                       # number of demand (read+write) misses (Count)
> system.l2cache.demandMisses::cpu.data              87                       # number of demand (read+write) misses (Count)
> system.l2cache.demandMisses::cpu.dcache.prefetcher          477                       # number of demand (read+write) misses (Count)
> system.l2cache.demandMisses::total                737                       # number of demand (read+write) misses (Count)
> system.l2cache.overallMisses::cpu.inst            173                       # number of overall misses (Count)
> system.l2cache.overallMisses::cpu.data             87                       # number of overall misses (Count)
> system.l2cache.overallMisses::cpu.dcache.prefetcher          477                       # number of overall misses (Count)
> system.l2cache.overallMisses::total               737                       # number of overall misses (Count)
> system.l2cache.demandMissLatency::cpu.inst     11418000                       # number of demand (read+write) miss ticks (Tick)
> system.l2cache.demandMissLatency::cpu.data      8543000                       # number of demand (read+write) miss ticks (Tick)
> system.l2cache.demandMissLatency::cpu.dcache.prefetcher     32109463                       # number of demand (read+write) miss ticks (Tick)
> system.l2cache.demandMissLatency::total      52070463                       # number of demand (read+write) miss ticks (Tick)
> system.l2cache.overallMissLatency::cpu.inst     11418000                       # number of overall miss ticks (Tick)
> system.l2cache.overallMissLatency::cpu.data      8543000                       # number of overall miss ticks (Tick)
> system.l2cache.overallMissLatency::cpu.dcache.prefetcher     32109463                       # number of overall miss ticks (Tick)
> system.l2cache.overallMissLatency::total     52070463                       # number of overall miss ticks (Tick)
> system.l2cache.demandAccesses::cpu.inst           173                       # number of demand (read+write) accesses (Count)
> system.l2cache.demandAccesses::cpu.data        537313                       # number of demand (read+write) accesses (Count)
> system.l2cache.demandAccesses::cpu.dcache.prefetcher        76644                       # number of demand (read+write) accesses (Count)
> system.l2cache.demandAccesses::total           614130                       # number of demand (read+write) accesses (Count)
> system.l2cache.overallAccesses::cpu.inst          173                       # number of overall (read+write) accesses (Count)
> system.l2cache.overallAccesses::cpu.data       537313                       # number of overall (read+write) accesses (Count)
> system.l2cache.overallAccesses::cpu.dcache.prefetcher        76644                       # number of overall (read+write) accesses (Count)
> system.l2cache.overallAccesses::total          614130                       # number of overall (read+write) accesses (Count)
1012,1014c1013,1015
< system.l2cache.demandMissRate::cpu.data      0.000164                       # miss rate for demand accesses (Ratio)
< system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.005939                       # miss rate for demand accesses (Ratio)
< system.l2cache.demandMissRate::total         0.001171                       # miss rate for demand accesses (Ratio)
---
> system.l2cache.demandMissRate::cpu.data      0.000162                       # miss rate for demand accesses (Ratio)
> system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.006224                       # miss rate for demand accesses (Ratio)
> system.l2cache.demandMissRate::total         0.001200                       # miss rate for demand accesses (Ratio)
1016,1026c1017,1027
< system.l2cache.overallMissRate::cpu.data     0.000164                       # miss rate for overall accesses (Ratio)
< system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.005939                       # miss rate for overall accesses (Ratio)
< system.l2cache.overallMissRate::total        0.001171                       # miss rate for overall accesses (Ratio)
< system.l2cache.demandAvgMissLatency::cpu.inst 65367.816092                       # average overall miss latency in ticks ((Tick/Count))
< system.l2cache.demandAvgMissLatency::cpu.data 105090.909091                       # average overall miss latency in ticks ((Tick/Count))
< system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 65103.969365                       # average overall miss latency in ticks ((Tick/Count))
< system.l2cache.demandAvgMissLatency::total 70061.910987                       # average overall miss latency in ticks ((Tick/Count))
< system.l2cache.overallAvgMissLatency::cpu.inst 65367.816092                       # average overall miss latency ((Tick/Count))
< system.l2cache.overallAvgMissLatency::cpu.data 105090.909091                       # average overall miss latency ((Tick/Count))
< system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 65103.969365                       # average overall miss latency ((Tick/Count))
< system.l2cache.overallAvgMissLatency::total 70061.910987                       # average overall miss latency ((Tick/Count))
---
> system.l2cache.overallMissRate::cpu.data     0.000162                       # miss rate for overall accesses (Ratio)
> system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.006224                       # miss rate for overall accesses (Ratio)
> system.l2cache.overallMissRate::total        0.001200                       # miss rate for overall accesses (Ratio)
> system.l2cache.demandAvgMissLatency::cpu.inst        66000                       # average overall miss latency in ticks ((Tick/Count))
> system.l2cache.demandAvgMissLatency::cpu.data 98195.402299                       # average overall miss latency in ticks ((Tick/Count))
> system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 67315.436059                       # average overall miss latency in ticks ((Tick/Count))
> system.l2cache.demandAvgMissLatency::total 70651.917232                       # average overall miss latency in ticks ((Tick/Count))
> system.l2cache.overallAvgMissLatency::cpu.inst        66000                       # average overall miss latency ((Tick/Count))
> system.l2cache.overallAvgMissLatency::cpu.data 98195.402299                       # average overall miss latency ((Tick/Count))
> system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 67315.436059                       # average overall miss latency ((Tick/Count))
> system.l2cache.overallAvgMissLatency::total 70651.917232                       # average overall miss latency ((Tick/Count))
1033,1038c1034,1039
< system.l2cache.demandMshrHits::cpu.dcache.prefetcher          411                       # number of demand (read+write) MSHR hits (Count)
< system.l2cache.demandMshrHits::total              411                       # number of demand (read+write) MSHR hits (Count)
< system.l2cache.overallMshrHits::cpu.dcache.prefetcher          411                       # number of overall MSHR hits (Count)
< system.l2cache.overallMshrHits::total             411                       # number of overall MSHR hits (Count)
< system.l2cache.demandMshrMisses::cpu.inst          174                       # number of demand (read+write) MSHR misses (Count)
< system.l2cache.demandMshrMisses::cpu.data           88                       # number of demand (read+write) MSHR misses (Count)
---
> system.l2cache.demandMshrHits::cpu.dcache.prefetcher          431                       # number of demand (read+write) MSHR hits (Count)
> system.l2cache.demandMshrHits::total              431                       # number of demand (read+write) MSHR hits (Count)
> system.l2cache.overallMshrHits::cpu.dcache.prefetcher          431                       # number of overall MSHR hits (Count)
> system.l2cache.overallMshrHits::total             431                       # number of overall MSHR hits (Count)
> system.l2cache.demandMshrMisses::cpu.inst          173                       # number of demand (read+write) MSHR misses (Count)
> system.l2cache.demandMshrMisses::cpu.data           87                       # number of demand (read+write) MSHR misses (Count)
1040,1042c1041,1043
< system.l2cache.demandMshrMisses::total            308                       # number of demand (read+write) MSHR misses (Count)
< system.l2cache.overallMshrMisses::cpu.inst          174                       # number of overall MSHR misses (Count)
< system.l2cache.overallMshrMisses::cpu.data           88                       # number of overall MSHR misses (Count)
---
> system.l2cache.demandMshrMisses::total            306                       # number of demand (read+write) MSHR misses (Count)
> system.l2cache.overallMshrMisses::cpu.inst          173                       # number of overall MSHR misses (Count)
> system.l2cache.overallMshrMisses::cpu.data           87                       # number of overall MSHR misses (Count)
1045,1054c1046,1055
< system.l2cache.overallMshrMisses::total          3095                       # number of overall MSHR misses (Count)
< system.l2cache.demandMshrMissLatency::cpu.inst     11200000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2cache.demandMshrMissLatency::cpu.data      9160000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher      6273000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2cache.demandMshrMissLatency::total     26633000                       # number of demand (read+write) MSHR miss ticks (Tick)
< system.l2cache.overallMshrMissLatency::cpu.inst     11200000                       # number of overall MSHR miss ticks (Tick)
< system.l2cache.overallMshrMissLatency::cpu.data      9160000                       # number of overall MSHR miss ticks (Tick)
< system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher      6273000                       # number of overall MSHR miss ticks (Tick)
< system.l2cache.overallMshrMissLatency::l2cache.prefetcher    167804088                       # number of overall MSHR miss ticks (Tick)
< system.l2cache.overallMshrMissLatency::total    194437088                       # number of overall MSHR miss ticks (Tick)
---
> system.l2cache.overallMshrMisses::total          3093                       # number of overall MSHR misses (Count)
> system.l2cache.demandMshrMissLatency::cpu.inst     11245000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2cache.demandMshrMissLatency::cpu.data      8456000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher      5675000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2cache.demandMshrMissLatency::total     25376000                       # number of demand (read+write) MSHR miss ticks (Tick)
> system.l2cache.overallMshrMissLatency::cpu.inst     11245000                       # number of overall MSHR miss ticks (Tick)
> system.l2cache.overallMshrMissLatency::cpu.data      8456000                       # number of overall MSHR miss ticks (Tick)
> system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher      5675000                       # number of overall MSHR miss ticks (Tick)
> system.l2cache.overallMshrMissLatency::l2cache.prefetcher    169304082                       # number of overall MSHR miss ticks (Tick)
> system.l2cache.overallMshrMissLatency::total    194680082                       # number of overall MSHR miss ticks (Tick)
1056,1058c1057,1059
< system.l2cache.demandMshrMissRate::cpu.data     0.000164                       # mshr miss ratio for demand accesses (Ratio)
< system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.000598                       # mshr miss ratio for demand accesses (Ratio)
< system.l2cache.demandMshrMissRate::total     0.000502                       # mshr miss ratio for demand accesses (Ratio)
---
> system.l2cache.demandMshrMissRate::cpu.data     0.000162                       # mshr miss ratio for demand accesses (Ratio)
> system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.000600                       # mshr miss ratio for demand accesses (Ratio)
> system.l2cache.demandMshrMissRate::total     0.000498                       # mshr miss ratio for demand accesses (Ratio)
1060,1061c1061,1062
< system.l2cache.overallMshrMissRate::cpu.data     0.000164                       # mshr miss ratio for overall accesses (Ratio)
< system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.000598                       # mshr miss ratio for overall accesses (Ratio)
---
> system.l2cache.overallMshrMissRate::cpu.data     0.000162                       # mshr miss ratio for overall accesses (Ratio)
> system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.000600                       # mshr miss ratio for overall accesses (Ratio)
1063,1072c1064,1073
< system.l2cache.overallMshrMissRate::total     0.005040                       # mshr miss ratio for overall accesses (Ratio)
< system.l2cache.demandAvgMshrMissLatency::cpu.inst 64367.816092                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.demandAvgMshrMissLatency::cpu.data 104090.909091                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 136369.565217                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.demandAvgMshrMissLatency::total 86470.779221                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.overallAvgMshrMissLatency::cpu.inst 64367.816092                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.overallAvgMshrMissLatency::cpu.data 104090.909091                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 136369.565217                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 60209.575888                       # average overall mshr miss latency ((Tick/Count))
< system.l2cache.overallAvgMshrMissLatency::total 62822.968659                       # average overall mshr miss latency ((Tick/Count))
---
> system.l2cache.overallMshrMissRate::total     0.005036                       # mshr miss ratio for overall accesses (Ratio)
> system.l2cache.demandAvgMshrMissLatency::cpu.inst        65000                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.demandAvgMshrMissLatency::cpu.data 97195.402299                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 123369.565217                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.demandAvgMshrMissLatency::total 82928.104575                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.overallAvgMshrMissLatency::cpu.inst        65000                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.overallAvgMshrMissLatency::cpu.data 97195.402299                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 123369.565217                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 60747.786868                       # average overall mshr miss latency ((Tick/Count))
> system.l2cache.overallAvgMshrMissLatency::total 62942.153896                       # average overall mshr miss latency ((Tick/Count))
1076,1077c1077,1078
< system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    167804088                       # number of HardPFReq MSHR miss ticks (Tick)
< system.l2cache.HardPFReq.mshrMissLatency::total    167804088                       # number of HardPFReq MSHR miss ticks (Tick)
---
> system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    169304082                       # number of HardPFReq MSHR miss ticks (Tick)
> system.l2cache.HardPFReq.mshrMissLatency::total    169304082                       # number of HardPFReq MSHR miss ticks (Tick)
1080,1081c1081,1082
< system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 60209.575888                       # average HardPFReq mshr miss latency ((Tick/Count))
< system.l2cache.HardPFReq.avgMshrMissLatency::total 60209.575888                       # average HardPFReq mshr miss latency ((Tick/Count))
---
> system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 60747.786868                       # average HardPFReq mshr miss latency ((Tick/Count))
> system.l2cache.HardPFReq.avgMshrMissLatency::total 60747.786868                       # average HardPFReq mshr miss latency ((Tick/Count))
1084,1116c1085,1117
< system.l2cache.ReadExReq.misses::cpu.data           68                       # number of ReadExReq misses (Count)
< system.l2cache.ReadExReq.misses::total             68                       # number of ReadExReq misses (Count)
< system.l2cache.ReadExReq.missLatency::cpu.data      7897000                       # number of ReadExReq miss ticks (Tick)
< system.l2cache.ReadExReq.missLatency::total      7897000                       # number of ReadExReq miss ticks (Tick)
< system.l2cache.ReadExReq.accesses::cpu.data          931                       # number of ReadExReq accesses(hits+misses) (Count)
< system.l2cache.ReadExReq.accesses::total          931                       # number of ReadExReq accesses(hits+misses) (Count)
< system.l2cache.ReadExReq.missRate::cpu.data     0.073040                       # miss rate for ReadExReq accesses (Ratio)
< system.l2cache.ReadExReq.missRate::total     0.073040                       # miss rate for ReadExReq accesses (Ratio)
< system.l2cache.ReadExReq.avgMissLatency::cpu.data 116132.352941                       # average ReadExReq miss latency ((Tick/Count))
< system.l2cache.ReadExReq.avgMissLatency::total 116132.352941                       # average ReadExReq miss latency ((Tick/Count))
< system.l2cache.ReadExReq.mshrMisses::cpu.data           68                       # number of ReadExReq MSHR misses (Count)
< system.l2cache.ReadExReq.mshrMisses::total           68                       # number of ReadExReq MSHR misses (Count)
< system.l2cache.ReadExReq.mshrMissLatency::cpu.data      7829000                       # number of ReadExReq MSHR miss ticks (Tick)
< system.l2cache.ReadExReq.mshrMissLatency::total      7829000                       # number of ReadExReq MSHR miss ticks (Tick)
< system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.073040                       # mshr miss rate for ReadExReq accesses (Ratio)
< system.l2cache.ReadExReq.mshrMissRate::total     0.073040                       # mshr miss rate for ReadExReq accesses (Ratio)
< system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 115132.352941                       # average ReadExReq mshr miss latency ((Tick/Count))
< system.l2cache.ReadExReq.avgMshrMissLatency::total 115132.352941                       # average ReadExReq mshr miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.hits::cpu.data       536059                       # number of ReadSharedReq hits (Count)
< system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher        76492                       # number of ReadSharedReq hits (Count)
< system.l2cache.ReadSharedReq.hits::total       612551                       # number of ReadSharedReq hits (Count)
< system.l2cache.ReadSharedReq.misses::cpu.inst          174                       # number of ReadSharedReq misses (Count)
< system.l2cache.ReadSharedReq.misses::cpu.data           20                       # number of ReadSharedReq misses (Count)
< system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher          457                       # number of ReadSharedReq misses (Count)
< system.l2cache.ReadSharedReq.misses::total          651                       # number of ReadSharedReq misses (Count)
< system.l2cache.ReadSharedReq.missLatency::cpu.inst     11374000                       # number of ReadSharedReq miss ticks (Tick)
< system.l2cache.ReadSharedReq.missLatency::cpu.data      1351000                       # number of ReadSharedReq miss ticks (Tick)
< system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher     29752514                       # number of ReadSharedReq miss ticks (Tick)
< system.l2cache.ReadSharedReq.missLatency::total     42477514                       # number of ReadSharedReq miss ticks (Tick)
< system.l2cache.ReadSharedReq.accesses::cpu.inst          174                       # number of ReadSharedReq accesses(hits+misses) (Count)
< system.l2cache.ReadSharedReq.accesses::cpu.data       536079                       # number of ReadSharedReq accesses(hits+misses) (Count)
< system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        76949                       # number of ReadSharedReq accesses(hits+misses) (Count)
< system.l2cache.ReadSharedReq.accesses::total       613202                       # number of ReadSharedReq accesses(hits+misses) (Count)
---
> system.l2cache.ReadExReq.misses::cpu.data           69                       # number of ReadExReq misses (Count)
> system.l2cache.ReadExReq.misses::total             69                       # number of ReadExReq misses (Count)
> system.l2cache.ReadExReq.missLatency::cpu.data      7285000                       # number of ReadExReq miss ticks (Tick)
> system.l2cache.ReadExReq.missLatency::total      7285000                       # number of ReadExReq miss ticks (Tick)
> system.l2cache.ReadExReq.accesses::cpu.data          932                       # number of ReadExReq accesses(hits+misses) (Count)
> system.l2cache.ReadExReq.accesses::total          932                       # number of ReadExReq accesses(hits+misses) (Count)
> system.l2cache.ReadExReq.missRate::cpu.data     0.074034                       # miss rate for ReadExReq accesses (Ratio)
> system.l2cache.ReadExReq.missRate::total     0.074034                       # miss rate for ReadExReq accesses (Ratio)
> system.l2cache.ReadExReq.avgMissLatency::cpu.data 105579.710145                       # average ReadExReq miss latency ((Tick/Count))
> system.l2cache.ReadExReq.avgMissLatency::total 105579.710145                       # average ReadExReq miss latency ((Tick/Count))
> system.l2cache.ReadExReq.mshrMisses::cpu.data           69                       # number of ReadExReq MSHR misses (Count)
> system.l2cache.ReadExReq.mshrMisses::total           69                       # number of ReadExReq MSHR misses (Count)
> system.l2cache.ReadExReq.mshrMissLatency::cpu.data      7216000                       # number of ReadExReq MSHR miss ticks (Tick)
> system.l2cache.ReadExReq.mshrMissLatency::total      7216000                       # number of ReadExReq MSHR miss ticks (Tick)
> system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.074034                       # mshr miss rate for ReadExReq accesses (Ratio)
> system.l2cache.ReadExReq.mshrMissRate::total     0.074034                       # mshr miss rate for ReadExReq accesses (Ratio)
> system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 104579.710145                       # average ReadExReq mshr miss latency ((Tick/Count))
> system.l2cache.ReadExReq.avgMshrMissLatency::total 104579.710145                       # average ReadExReq mshr miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.hits::cpu.data       536363                       # number of ReadSharedReq hits (Count)
> system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher        76167                       # number of ReadSharedReq hits (Count)
> system.l2cache.ReadSharedReq.hits::total       612530                       # number of ReadSharedReq hits (Count)
> system.l2cache.ReadSharedReq.misses::cpu.inst          173                       # number of ReadSharedReq misses (Count)
> system.l2cache.ReadSharedReq.misses::cpu.data           18                       # number of ReadSharedReq misses (Count)
> system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher          477                       # number of ReadSharedReq misses (Count)
> system.l2cache.ReadSharedReq.misses::total          668                       # number of ReadSharedReq misses (Count)
> system.l2cache.ReadSharedReq.missLatency::cpu.inst     11418000                       # number of ReadSharedReq miss ticks (Tick)
> system.l2cache.ReadSharedReq.missLatency::cpu.data      1258000                       # number of ReadSharedReq miss ticks (Tick)
> system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher     32109463                       # number of ReadSharedReq miss ticks (Tick)
> system.l2cache.ReadSharedReq.missLatency::total     44785463                       # number of ReadSharedReq miss ticks (Tick)
> system.l2cache.ReadSharedReq.accesses::cpu.inst          173                       # number of ReadSharedReq accesses(hits+misses) (Count)
> system.l2cache.ReadSharedReq.accesses::cpu.data       536381                       # number of ReadSharedReq accesses(hits+misses) (Count)
> system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        76644                       # number of ReadSharedReq accesses(hits+misses) (Count)
> system.l2cache.ReadSharedReq.accesses::total       613198                       # number of ReadSharedReq accesses(hits+misses) (Count)
1118,1128c1119,1129
< system.l2cache.ReadSharedReq.missRate::cpu.data     0.000037                       # miss rate for ReadSharedReq accesses (Ratio)
< system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.005939                       # miss rate for ReadSharedReq accesses (Ratio)
< system.l2cache.ReadSharedReq.missRate::total     0.001062                       # miss rate for ReadSharedReq accesses (Ratio)
< system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 65367.816092                       # average ReadSharedReq miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.avgMissLatency::cpu.data        67550                       # average ReadSharedReq miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 65103.969365                       # average ReadSharedReq miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.avgMissLatency::total 65249.637481                       # average ReadSharedReq miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher          411                       # number of ReadSharedReq MSHR hits (Count)
< system.l2cache.ReadSharedReq.mshrHits::total          411                       # number of ReadSharedReq MSHR hits (Count)
< system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          174                       # number of ReadSharedReq MSHR misses (Count)
< system.l2cache.ReadSharedReq.mshrMisses::cpu.data           20                       # number of ReadSharedReq MSHR misses (Count)
---
> system.l2cache.ReadSharedReq.missRate::cpu.data     0.000034                       # miss rate for ReadSharedReq accesses (Ratio)
> system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.006224                       # miss rate for ReadSharedReq accesses (Ratio)
> system.l2cache.ReadSharedReq.missRate::total     0.001089                       # miss rate for ReadSharedReq accesses (Ratio)
> system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst        66000                       # average ReadSharedReq miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 69888.888889                       # average ReadSharedReq miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 67315.436059                       # average ReadSharedReq miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.avgMissLatency::total 67044.106287                       # average ReadSharedReq miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher          431                       # number of ReadSharedReq MSHR hits (Count)
> system.l2cache.ReadSharedReq.mshrHits::total          431                       # number of ReadSharedReq MSHR hits (Count)
> system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          173                       # number of ReadSharedReq MSHR misses (Count)
> system.l2cache.ReadSharedReq.mshrMisses::cpu.data           18                       # number of ReadSharedReq MSHR misses (Count)
1130,1134c1131,1135
< system.l2cache.ReadSharedReq.mshrMisses::total          240                       # number of ReadSharedReq MSHR misses (Count)
< system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     11200000                       # number of ReadSharedReq MSHR miss ticks (Tick)
< system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      1331000                       # number of ReadSharedReq MSHR miss ticks (Tick)
< system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher      6273000                       # number of ReadSharedReq MSHR miss ticks (Tick)
< system.l2cache.ReadSharedReq.mshrMissLatency::total     18804000                       # number of ReadSharedReq MSHR miss ticks (Tick)
---
> system.l2cache.ReadSharedReq.mshrMisses::total          237                       # number of ReadSharedReq MSHR misses (Count)
> system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     11245000                       # number of ReadSharedReq MSHR miss ticks (Tick)
> system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      1240000                       # number of ReadSharedReq MSHR miss ticks (Tick)
> system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher      5675000                       # number of ReadSharedReq MSHR miss ticks (Tick)
> system.l2cache.ReadSharedReq.mshrMissLatency::total     18160000                       # number of ReadSharedReq MSHR miss ticks (Tick)
1136,1142c1137,1143
< system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.000037                       # mshr miss rate for ReadSharedReq accesses (Ratio)
< system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.000598                       # mshr miss rate for ReadSharedReq accesses (Ratio)
< system.l2cache.ReadSharedReq.mshrMissRate::total     0.000391                       # mshr miss rate for ReadSharedReq accesses (Ratio)
< system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 64367.816092                       # average ReadSharedReq mshr miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data        66550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 136369.565217                       # average ReadSharedReq mshr miss latency ((Tick/Count))
< system.l2cache.ReadSharedReq.avgMshrMissLatency::total        78350                       # average ReadSharedReq mshr miss latency ((Tick/Count))
---
> system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.000034                       # mshr miss rate for ReadSharedReq accesses (Ratio)
> system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.000600                       # mshr miss rate for ReadSharedReq accesses (Ratio)
> system.l2cache.ReadSharedReq.mshrMissRate::total     0.000386                       # mshr miss rate for ReadSharedReq accesses (Ratio)
> system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst        65000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 68888.888889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 123369.565217                       # average ReadSharedReq mshr miss latency ((Tick/Count))
> system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76624.472574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
1147,1148c1148,1149
< system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.l2cache.prefetcher.demandMshrMisses          308                       # demands not covered by prefetchs (Count)
---
> system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.l2cache.prefetcher.demandMshrMisses          306                       # demands not covered by prefetchs (Count)
1150c1151
< system.l2cache.prefetcher.pfUseful               2372                       # number of useful prefetch (Count)
---
> system.l2cache.prefetcher.pfUseful               2352                       # number of useful prefetch (Count)
1152,1155c1153,1156
< system.l2cache.prefetcher.accuracy           0.225948                       # accuracy of the prefetcher (Count)
< system.l2cache.prefetcher.coverage           0.885075                       # coverage brought by this prefetcher (Count)
< system.l2cache.prefetcher.pfHitInCache            225                       # number of prefetches hitting in cache (Count)
< system.l2cache.prefetcher.pfHitInMSHR            7486                       # number of prefetches hitting in a MSHR (Count)
---
> system.l2cache.prefetcher.accuracy           0.224043                       # accuracy of the prefetcher (Count)
> system.l2cache.prefetcher.coverage           0.884876                       # coverage brought by this prefetcher (Count)
> system.l2cache.prefetcher.pfHitInCache            226                       # number of prefetches hitting in cache (Count)
> system.l2cache.prefetcher.pfHitInMSHR            7485                       # number of prefetches hitting in a MSHR (Count)
1164,1169c1165,1170
< system.l2cache.prefetcher.pfUsefulSpanPage          440                       # number of prefetches that is useful and crossed the page (Count)
< system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.l2cache.tags.tagsInUse             3067.327713                       # Average ticks per tags in use ((Tick/Count))
< system.l2cache.tags.totalRefs                 1229956                       # Total number of references to valid blocks. (Count)
< system.l2cache.tags.sampledRefs                  3095                       # Sample count of references to valid blocks. (Count)
< system.l2cache.tags.avgRefs                397.400969                       # Average number of references to valid blocks. ((Count/Count))
---
> system.l2cache.prefetcher.pfUsefulSpanPage          425                       # number of prefetches that is useful and crossed the page (Count)
> system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.l2cache.tags.tagsInUse             3065.511330                       # Average ticks per tags in use ((Tick/Count))
> system.l2cache.tags.totalRefs                 1229931                       # Total number of references to valid blocks. (Count)
> system.l2cache.tags.sampledRefs                  3093                       # Sample count of references to valid blocks. (Count)
> system.l2cache.tags.avgRefs                397.649855                       # Average number of references to valid blocks. ((Count/Count))
1171,1176c1172,1177
< system.l2cache.tags.occupancies::cpu.inst   152.212383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2cache.tags.occupancies::cpu.data    85.722519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2cache.tags.occupancies::cpu.dcache.prefetcher    45.943246                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2cache.tags.occupancies::l2cache.prefetcher  2783.449564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
< system.l2cache.tags.avgOccs::cpu.inst        0.037161                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.l2cache.tags.avgOccs::cpu.data        0.020928                       # Average percentage of cache occupancy ((Ratio/Tick))
---
> system.l2cache.tags.occupancies::cpu.inst   151.374463                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2cache.tags.occupancies::cpu.data    84.762851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2cache.tags.occupancies::cpu.dcache.prefetcher    45.942945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2cache.tags.occupancies::l2cache.prefetcher  2783.431070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
> system.l2cache.tags.avgOccs::cpu.inst        0.036957                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.l2cache.tags.avgOccs::cpu.data        0.020694                       # Average percentage of cache occupancy ((Ratio/Tick))
1178,1179c1179,1180
< system.l2cache.tags.avgOccs::l2cache.prefetcher     0.679553                       # Average percentage of cache occupancy ((Ratio/Tick))
< system.l2cache.tags.avgOccs::total           0.748859                       # Average percentage of cache occupancy ((Ratio/Tick))
---
> system.l2cache.tags.avgOccs::l2cache.prefetcher     0.679549                       # Average percentage of cache occupancy ((Ratio/Tick))
> system.l2cache.tags.avgOccs::total           0.748416                       # Average percentage of cache occupancy ((Ratio/Tick))
1181c1182
< system.l2cache.tags.occupanciesTaskId::1024          262                       # Occupied blocks per task id (Count)
---
> system.l2cache.tags.occupanciesTaskId::1024          260                       # Occupied blocks per task id (Count)
1184c1185
< system.l2cache.tags.ageTaskId_1024::4             245                       # Occupied blocks per task id, per block age (Count)
---
> system.l2cache.tags.ageTaskId_1024::4             243                       # Occupied blocks per task id, per block age (Count)
1186,1191c1187,1192
< system.l2cache.tags.ratioOccsTaskId::1024     0.063965                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
< system.l2cache.tags.tagAccesses               9823735                       # Number of tag accesses (Count)
< system.l2cache.tags.dataAccesses              9823735                       # Number of data accesses (Count)
< system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.mem_ctrl.avgPriority_cpu.inst::samples       174.00                       # Average QoS priority value for accepted requests (Count)
< system.mem_ctrl.avgPriority_cpu.data::samples        88.00                       # Average QoS priority value for accepted requests (Count)
---
> system.l2cache.tags.ratioOccsTaskId::1024     0.063477                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
> system.l2cache.tags.tagAccesses               9823693                       # Number of tag accesses (Count)
> system.l2cache.tags.dataAccesses              9823693                       # Number of data accesses (Count)
> system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.mem_ctrl.avgPriority_cpu.inst::samples       173.00                       # Average QoS priority value for accepted requests (Count)
> system.mem_ctrl.avgPriority_cpu.data::samples        87.00                       # Average QoS priority value for accepted requests (Count)
1198c1199
< system.mem_ctrl.numStayReadState                10952                       # Number of times bus staying in READ state (Count)
---
> system.mem_ctrl.numStayReadState                10934                       # Number of times bus staying in READ state (Count)
1200c1201
< system.mem_ctrl.readReqs                         3095                       # Number of read requests accepted (Count)
---
> system.mem_ctrl.readReqs                         3093                       # Number of read requests accepted (Count)
1202c1203
< system.mem_ctrl.readBursts                       3095                       # Number of controller read bursts, including those serviced by the write queue (Count)
---
> system.mem_ctrl.readBursts                       3093                       # Number of controller read bursts, including those serviced by the write queue (Count)
1217c1218
< system.mem_ctrl.readPktSize::6                   3095                       # Read request sizes (log2) (Count)
---
> system.mem_ctrl.readPktSize::6                   3093                       # Read request sizes (log2) (Count)
1225,1232c1226,1233
< system.mem_ctrl.rdQLenPdf::0                      253                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::1                     2241                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::2                      189                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::3                       48                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::4                       46                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::5                       47                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::6                       46                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::7                       84                       # What read queue length does an incoming req see (Count)
---
> system.mem_ctrl.rdQLenPdf::0                      250                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::1                     2225                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::2                      190                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::3                       52                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::4                       48                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::5                       48                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::6                       48                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::7                       88                       # What read queue length does an incoming req see (Count)
1234,1236c1235,1237
< system.mem_ctrl.rdQLenPdf::9                       49                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::10                      42                       # What read queue length does an incoming req see (Count)
< system.mem_ctrl.rdQLenPdf::11                       3                       # What read queue length does an incoming req see (Count)
---
> system.mem_ctrl.rdQLenPdf::9                       48                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::10                      45                       # What read queue length does an incoming req see (Count)
> system.mem_ctrl.rdQLenPdf::11                       4                       # What read queue length does an incoming req see (Count)
1322c1323
< system.mem_ctrl.bytesReadSys                   198080                       # Total read bytes from the system interface side (Byte)
---
> system.mem_ctrl.bytesReadSys                   197952                       # Total read bytes from the system interface side (Byte)
1324c1325
< system.mem_ctrl.avgRdBWSys               10084490.70190916                       # Average system read bandwidth in Byte/s ((Byte/Second))
---
> system.mem_ctrl.avgRdBWSys               10090892.56063280                       # Average system read bandwidth in Byte/s ((Byte/Second))
1326,1329c1327,1330
< system.mem_ctrl.totGap                    19641692000                       # Total gap between requests (Tick)
< system.mem_ctrl.avgGap                     6346265.59                       # Average gap between requests ((Tick/Count))
< system.mem_ctrl.requestorReadBytes::cpu.inst        11136                       # Per-requestor bytes read from memory (Byte)
< system.mem_ctrl.requestorReadBytes::cpu.data         5632                       # Per-requestor bytes read from memory (Byte)
---
> system.mem_ctrl.totGap                    19616546000                       # Total gap between requests (Tick)
> system.mem_ctrl.avgGap                     6342239.25                       # Average gap between requests ((Tick/Count))
> system.mem_ctrl.requestorReadBytes::cpu.inst        11072                       # Per-requestor bytes read from memory (Byte)
> system.mem_ctrl.requestorReadBytes::cpu.data         5568                       # Per-requestor bytes read from memory (Byte)
1332,1337c1333,1338
< system.mem_ctrl.requestorReadRate::cpu.inst 566947.134776153369                       # Per-requestor bytes read from memory rate ((Byte/Second))
< system.mem_ctrl.requestorReadRate::cpu.data 286731.884254606266                       # Per-requestor bytes read from memory rate ((Byte/Second))
< system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 149882.575860362384                       # Per-requestor bytes read from memory rate ((Byte/Second))
< system.mem_ctrl.requestorReadRate::l2cache.prefetcher 9080929.107018042356                       # Per-requestor bytes read from memory rate ((Byte/Second))
< system.mem_ctrl.requestorReadAccesses::cpu.inst          174                       # Per-requestor read serviced memory accesses (Count)
< system.mem_ctrl.requestorReadAccesses::cpu.data           88                       # Per-requestor read serviced memory accesses (Count)
---
> system.mem_ctrl.requestorReadRate::cpu.inst 564411.384736332111                       # Per-requestor bytes read from memory rate ((Byte/Second))
> system.mem_ctrl.requestorReadRate::cpu.data 283836.939144860662                       # Per-requestor bytes read from memory rate ((Byte/Second))
> system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 150074.703455903335                       # Per-requestor bytes read from memory rate ((Byte/Second))
> system.mem_ctrl.requestorReadRate::l2cache.prefetcher 9092569.533295709640                       # Per-requestor bytes read from memory rate ((Byte/Second))
> system.mem_ctrl.requestorReadAccesses::cpu.inst          173                       # Per-requestor read serviced memory accesses (Count)
> system.mem_ctrl.requestorReadAccesses::cpu.data           87                       # Per-requestor read serviced memory accesses (Count)
1340,1349c1341,1350
< system.mem_ctrl.requestorReadTotalLat::cpu.inst      4014000                       # Per-requestor read total memory access latency (Tick)
< system.mem_ctrl.requestorReadTotalLat::cpu.data      5512006                       # Per-requestor read total memory access latency (Tick)
< system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher      4363506                       # Per-requestor read total memory access latency (Tick)
< system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher     80653499                       # Per-requestor read total memory access latency (Tick)
< system.mem_ctrl.requestorReadAvgLat::cpu.inst     23068.97                       # Per-requestor read average memory access latency ((Tick/Count))
< system.mem_ctrl.requestorReadAvgLat::cpu.data     62636.43                       # Per-requestor read average memory access latency ((Tick/Count))
< system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     94858.83                       # Per-requestor read average memory access latency ((Tick/Count))
< system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     28939.18                       # Per-requestor read average memory access latency ((Tick/Count))
< system.mem_ctrl.dram.bytesRead::cpu.inst        11136                       # Number of bytes read from this memory (Byte)
< system.mem_ctrl.dram.bytesRead::cpu.data         5632                       # Number of bytes read from this memory (Byte)
---
> system.mem_ctrl.requestorReadTotalLat::cpu.inst      4100250                       # Per-requestor read total memory access latency (Tick)
> system.mem_ctrl.requestorReadTotalLat::cpu.data      4848000                       # Per-requestor read total memory access latency (Tick)
> system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher      3765000                       # Per-requestor read total memory access latency (Tick)
> system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher     82147933                       # Per-requestor read total memory access latency (Tick)
> system.mem_ctrl.requestorReadAvgLat::cpu.inst     23700.87                       # Per-requestor read average memory access latency ((Tick/Count))
> system.mem_ctrl.requestorReadAvgLat::cpu.data     55724.14                       # Per-requestor read average memory access latency ((Tick/Count))
> system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     81847.83                       # Per-requestor read average memory access latency ((Tick/Count))
> system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     29475.40                       # Per-requestor read average memory access latency ((Tick/Count))
> system.mem_ctrl.dram.bytesRead::cpu.inst        11072                       # Number of bytes read from this memory (Byte)
> system.mem_ctrl.dram.bytesRead::cpu.data         5568                       # Number of bytes read from this memory (Byte)
1352,1356c1353,1357
< system.mem_ctrl.dram.bytesRead::total          198080                       # Number of bytes read from this memory (Byte)
< system.mem_ctrl.dram.bytesInstRead::cpu.inst        11136                       # Number of instructions bytes read from this memory (Byte)
< system.mem_ctrl.dram.bytesInstRead::total        11136                       # Number of instructions bytes read from this memory (Byte)
< system.mem_ctrl.dram.numReads::cpu.inst           174                       # Number of read requests responded to by this memory (Count)
< system.mem_ctrl.dram.numReads::cpu.data            88                       # Number of read requests responded to by this memory (Count)
---
> system.mem_ctrl.dram.bytesRead::total          197952                       # Number of bytes read from this memory (Byte)
> system.mem_ctrl.dram.bytesInstRead::cpu.inst        11072                       # Number of instructions bytes read from this memory (Byte)
> system.mem_ctrl.dram.bytesInstRead::total        11072                       # Number of instructions bytes read from this memory (Byte)
> system.mem_ctrl.dram.numReads::cpu.inst           173                       # Number of read requests responded to by this memory (Count)
> system.mem_ctrl.dram.numReads::cpu.data            87                       # Number of read requests responded to by this memory (Count)
1359,1372c1360,1373
< system.mem_ctrl.dram.numReads::total             3095                       # Number of read requests responded to by this memory (Count)
< system.mem_ctrl.dram.bwRead::cpu.inst          566947                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwRead::cpu.data          286732                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher       149883                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwRead::l2cache.prefetcher      9080929                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwRead::total           10084491                       # Total read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwInstRead::cpu.inst       566947                       # Instruction read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwInstRead::total         566947                       # Instruction read bandwidth from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwTotal::cpu.inst         566947                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwTotal::cpu.data         286732                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher       149883                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwTotal::l2cache.prefetcher      9080929                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrl.dram.bwTotal::total          10084491                       # Total bandwidth to/from this memory ((Byte/Second))
< system.mem_ctrl.dram.readBursts                  3095                       # Number of DRAM read bursts (Count)
---
> system.mem_ctrl.dram.numReads::total             3093                       # Number of read requests responded to by this memory (Count)
> system.mem_ctrl.dram.bwRead::cpu.inst          564411                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwRead::cpu.data          283837                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher       150075                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwRead::l2cache.prefetcher      9092570                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwRead::total           10090893                       # Total read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwInstRead::cpu.inst       564411                       # Instruction read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwInstRead::total         564411                       # Instruction read bandwidth from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwTotal::cpu.inst         564411                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwTotal::cpu.data         283837                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher       150075                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwTotal::l2cache.prefetcher      9092570                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrl.dram.bwTotal::total          10090893                       # Total bandwidth to/from this memory ((Byte/Second))
> system.mem_ctrl.dram.readBursts                  3093                       # Number of DRAM read bursts (Count)
1374c1375
< system.mem_ctrl.dram.perBankRdBursts::0           216                       # Per bank write bursts (Count)
---
> system.mem_ctrl.dram.perBankRdBursts::0           215                       # Per bank write bursts (Count)
1379c1380
< system.mem_ctrl.dram.perBankRdBursts::5           148                       # Per bank write bursts (Count)
---
> system.mem_ctrl.dram.perBankRdBursts::5           147                       # Per bank write bursts (Count)
1406,1409c1407,1410
< system.mem_ctrl.dram.totQLat                 36511761                       # Total ticks spent queuing (Tick)
< system.mem_ctrl.dram.totBusLat               15475000                       # Total ticks spent in databus transfers (Tick)
< system.mem_ctrl.dram.totMemAccLat            94543011                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
< system.mem_ctrl.dram.avgQLat                 11797.01                       # Average queueing delay per DRAM burst ((Tick/Count))
---
> system.mem_ctrl.dram.totQLat                 36867433                       # Total ticks spent queuing (Tick)
> system.mem_ctrl.dram.totBusLat               15465000                       # Total ticks spent in databus transfers (Tick)
> system.mem_ctrl.dram.totMemAccLat            94861183                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
> system.mem_ctrl.dram.avgQLat                 11919.64                       # Average queueing delay per DRAM burst ((Tick/Count))
1411,1412c1412,1413
< system.mem_ctrl.dram.avgMemAccLat            30547.01                       # Average memory access latency per DRAM burst ((Tick/Count))
< system.mem_ctrl.dram.readRowHits                 2873                       # Number of row buffer hits during reads (Count)
---
> system.mem_ctrl.dram.avgMemAccLat            30669.64                       # Average memory access latency per DRAM burst ((Tick/Count))
> system.mem_ctrl.dram.readRowHits                 2870                       # Number of row buffer hits during reads (Count)
1414c1415
< system.mem_ctrl.dram.readRowHitRate             92.83                       # Row buffer hit rate for reads (Ratio)
---
> system.mem_ctrl.dram.readRowHitRate             92.79                       # Row buffer hit rate for reads (Ratio)
1416,1430c1417,1431
< system.mem_ctrl.dram.bytesPerActivate::samples          218                       # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::mean   903.633028                       # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::gmean   800.946999                       # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::stdev   282.596280                       # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::0-127            5      2.29%      2.29% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::128-255           13      5.96%      8.26% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::256-383            7      3.21%     11.47% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::384-511            5      2.29%     13.76% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::512-639            1      0.46%     14.22% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::640-767            3      1.38%     15.60% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::768-895            1      0.46%     16.06% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::896-1023            3      1.38%     17.43% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::1024-1151          180     82.57%    100.00% # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.bytesPerActivate::total          218                       # Bytes accessed per row activation (Byte)
< system.mem_ctrl.dram.dramBytesRead             198080                       # Total bytes read (Byte)
---
> system.mem_ctrl.dram.bytesPerActivate::samples          219                       # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::mean   898.922374                       # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::gmean   782.991767                       # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::stdev   289.400659                       # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::0-127            9      4.11%      4.11% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::128-255            9      4.11%      8.22% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::256-383            6      2.74%     10.96% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::384-511            6      2.74%     13.70% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::512-639            2      0.91%     14.61% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::640-767            3      1.37%     15.98% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::768-895            1      0.46%     16.44% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::896-1023            5      2.28%     18.72% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::1024-1151          178     81.28%    100.00% # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.bytesPerActivate::total          219                       # Bytes accessed per row activation (Byte)
> system.mem_ctrl.dram.dramBytesRead             197952                       # Total bytes read (Byte)
1432c1433
< system.mem_ctrl.dram.avgRdBW                10.084491                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
---
> system.mem_ctrl.dram.avgRdBW                10.090893                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
1438,1442c1439,1443
< system.mem_ctrl.dram.pageHitRate                92.83                       # Row buffer hit rate, read and write combined (Ratio)
< system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.mem_ctrl.dram.rank0.actEnergy           828240                       # Energy for activate commands per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank0.preEnergy           425040                       # Energy for precharge commands per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank0.readEnergy        10567200                       # Energy for read commands per rank (pJ) (Joule)
---
> system.mem_ctrl.dram.pageHitRate                92.79                       # Row buffer hit rate, read and write combined (Ratio)
> system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.mem_ctrl.dram.rank0.actEnergy           835380                       # Energy for activate commands per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank0.preEnergy           428835                       # Energy for precharge commands per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank0.readEnergy        10552920                       # Energy for read commands per rank (pJ) (Joule)
1444,1446c1445,1447
< system.mem_ctrl.dram.rank0.refreshEnergy 1550122080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank0.actBackEnergy    313893870                       # Energy for active background per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank0.preBackEnergy   7278213120                       # Energy for precharge background per rank (pJ) (Joule)
---
> system.mem_ctrl.dram.rank0.refreshEnergy 1548278160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank0.actBackEnergy    319739220                       # Energy for active background per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank0.preBackEnergy   7263634560                       # Energy for precharge background per rank (pJ) (Joule)
1450,1451c1451,1452
< system.mem_ctrl.dram.rank0.totalEnergy     9154049550                       # Total energy per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank0.averagePower    466.043657                       # Core power per rank (mW) (Watt)
---
> system.mem_ctrl.dram.rank0.totalEnergy     9143469075                       # Total energy per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank0.averagePower    466.101702                       # Core power per rank (mW) (Watt)
1453,1454c1454,1455
< system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  18918242473                       # Time in different power states (Tick)
< system.mem_ctrl.dram.rank0.pwrStateTime::REF    655720000                       # Time in different power states (Tick)
---
> system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  18880346479                       # Time in different power states (Tick)
> system.mem_ctrl.dram.rank0.pwrStateTime::REF    654940000                       # Time in different power states (Tick)
1457c1458
< system.mem_ctrl.dram.rank0.pwrStateTime::ACT     68080527                       # Time in different power states (Tick)
---
> system.mem_ctrl.dram.rank0.pwrStateTime::ACT     81610521                       # Time in different power states (Tick)
1463,1465c1464,1466
< system.mem_ctrl.dram.rank1.refreshEnergy 1550122080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank1.actBackEnergy    302953290                       # Energy for active background per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank1.preBackEnergy   7287426240                       # Energy for precharge background per rank (pJ) (Joule)
---
> system.mem_ctrl.dram.rank1.refreshEnergy 1548278160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank1.actBackEnergy    303608790                       # Energy for active background per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank1.preBackEnergy   7277218080                       # Energy for precharge background per rank (pJ) (Joule)
1469,1470c1470,1471
< system.mem_ctrl.dram.rank1.totalEnergy     9153191820                       # Total energy per rank (pJ) (Joule)
< system.mem_ctrl.dram.rank1.averagePower    465.999989                       # Core power per rank (mW) (Watt)
---
> system.mem_ctrl.dram.rank1.totalEnergy     9141795240                       # Total energy per rank (pJ) (Joule)
> system.mem_ctrl.dram.rank1.averagePower    466.016376                       # Core power per rank (mW) (Watt)
1472,1473c1473,1474
< system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  18941825949                       # Time in different power states (Tick)
< system.mem_ctrl.dram.rank1.pwrStateTime::REF    655720000                       # Time in different power states (Tick)
---
> system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  18915669714                       # Time in different power states (Tick)
> system.mem_ctrl.dram.rank1.pwrStateTime::REF    654940000                       # Time in different power states (Tick)
1476c1477
< system.mem_ctrl.dram.rank1.pwrStateTime::ACT     44497051                       # Time in different power states (Tick)
---
> system.mem_ctrl.dram.rank1.pwrStateTime::ACT     46287286                       # Time in different power states (Tick)
1478,1486c1479,1487
< system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.membus.transDist::ReadResp                3027                       # Transaction distribution (Count)
< system.membus.transDist::ReadExReq                 68                       # Transaction distribution (Count)
< system.membus.transDist::ReadExResp                68                       # Transaction distribution (Count)
< system.membus.transDist::ReadSharedReq           3027                       # Transaction distribution (Count)
< system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         6190                       # Packet count per connected requestor and responder (Count)
< system.membus.pktCount::total                    6190                       # Packet count per connected requestor and responder (Count)
< system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       198080                       # Cumulative packet size per connected requestor and responder (Byte)
< system.membus.pktSize::total                   198080                       # Cumulative packet size per connected requestor and responder (Byte)
---
> system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.membus.transDist::ReadResp                3024                       # Transaction distribution (Count)
> system.membus.transDist::ReadExReq                 69                       # Transaction distribution (Count)
> system.membus.transDist::ReadExResp                69                       # Transaction distribution (Count)
> system.membus.transDist::ReadSharedReq           3024                       # Transaction distribution (Count)
> system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         6186                       # Packet count per connected requestor and responder (Count)
> system.membus.pktCount::total                    6186                       # Packet count per connected requestor and responder (Count)
> system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       197952                       # Cumulative packet size per connected requestor and responder (Byte)
> system.membus.pktSize::total                   197952                       # Cumulative packet size per connected requestor and responder (Byte)
1489c1490
< system.membus.snoopFanout::samples               3095                       # Request fanout histogram (Count)
---
> system.membus.snoopFanout::samples               3093                       # Request fanout histogram (Count)
1493c1494
< system.membus.snoopFanout::0                     3095    100.00%    100.00% # Request fanout histogram (Count)
---
> system.membus.snoopFanout::0                     3093    100.00%    100.00% # Request fanout histogram (Count)
1498,1500c1499,1501
< system.membus.snoopFanout::total                 3095                       # Request fanout histogram (Count)
< system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19642043000                       # Cumulative time (in ticks) in various power states (Tick)
< system.membus.reqLayer0.occupancy             5552408                       # Layer occupancy (ticks) (Tick)
---
> system.membus.snoopFanout::total                 3093                       # Request fanout histogram (Count)
> system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19616897000                       # Cumulative time (in ticks) in various power states (Tick)
> system.membus.reqLayer0.occupancy             5550402                       # Layer occupancy (ticks) (Tick)
1502c1503
< system.membus.respLayer0.occupancy           16133509                       # Layer occupancy (ticks) (Tick)
---
> system.membus.respLayer0.occupancy           16117268                       # Layer occupancy (ticks) (Tick)
1504c1505
< system.membus.snoop_filter.totRequests           3095                       # Total number of requests made to the snoop filter. (Count)
---
> system.membus.snoop_filter.totRequests           3093                       # Total number of requests made to the snoop filter. (Count)
