--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0001
-- 	RAMB:	03
-- 	CONJ:	B
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0001_B3 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0001_B3;

architecture FRAME0001_B3 of FRAME0001_B3 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0001_RAMB07 instantiation
	FRAME0001_RAMB07 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"4FD9868031BFF040793BCD03584B194934ECAEDB4ACCADCF651906DF1C8EDF2F",
		INIT_01 => x"23081719723F4FFF200843E3C98475901CD1039ED7ACE1D0AA01C0EFDAFB7FAE",
		INIT_02 => x"E5EAFBD01104846BD1749FC82D7072996F26EEEB4008FECCDDCD37BCCB663587",
		INIT_03 => x"D89F39AC1964C3D8669514E42E986BBA73B116E9080FEBF7416644952242B394",
		INIT_04 => x"DDC4144E5F6158518E1EDC8A5CB911E30EFC098AB4C67E3EBB7981F84D57CDFD",
		INIT_05 => x"695FD4FE52EF2AA6FEEDE818B239998ECA57B47F0347FC9E21E1C37F8F9E969D",
		INIT_06 => x"A649F348F92F2256C438E8D9053B32DD7EFB95A62678C53E4BCB7A6D57C47D7A",
		INIT_07 => x"FFF4B7419EF054D71367E78AAF208C818E6C7C81ED8C2856185E65A91A1F4197",
		INIT_08 => x"C6A7B59D051891AC17D4F579106CE80F4A010F3BB2AED8BC7E2BFF9743B8A9AE",
		INIT_09 => x"D5534CC436B68436C20DAE568FBDF19D4E0807377F6C60E9D1596D5CDB90B6C0",
		INIT_0A => x"326405AE451A351890ABA950AC1CBA97BAF95F4E862821CA780021F7E616C30F",
		INIT_0B => x"00588FECA17AD9088307C1E5E7A170D57DD2A8567CD6D20C28C12A465874D914",
		INIT_0C => x"0A998ED03ADB2A8500297A7A37E8DF5C38E270F964B99B74F4623149A4AE27FE",
		INIT_0D => x"E2D57863E8D5DA921791936E1E3795166C58E7811E208D3031BE8289384379ED",
		INIT_0E => x"E05672FBB5C4AD2D9B623DEE8439027DDCBFD7C5DBABA19C8AB0C4518A686BA9",
		INIT_0F => x"83A410F4B3FC8B8DE8D800A7BB9B61B9F19FA4E2843A9AA10EE425C5C15B9DCE",
		INIT_10 => x"DF9104A681A31D4EC2524B83CD766A39A0CEE5657A0F17DFCF6655608347D2B3",
		INIT_11 => x"73A75D8B7EFB066CC0DD5B03D987C8D950C4B1ACBE6CCCDDE388735BD9712F5F",
		INIT_12 => x"308AA46BF6B8EBB705266282CEEBAF3BCB4F3260FD4C535E658FC54CE97CA8E6",
		INIT_13 => x"BFE310951F138220D6A0EE4CA61BF2B12FAD69C3AE5BBC9EDA82FA07BB568D02",
		INIT_14 => x"A9B468873F66504AB7FE94C956711B33136906085F93D00885F370617CC788FC",
		INIT_15 => x"23D795195134D363ADD78695F042E2E97EC8D01142E0B33483D04DF4DD39BE58",
		INIT_16 => x"127945E45EE0C3027282762071838F0DE03AB8A301BF56FE28450B97EEBF8930",
		INIT_17 => x"A1921042EB9AC1F0EAA8E81C15DFC7F6E4E8557AA6153858ACF625307A2E882C",
		INIT_18 => x"6823B4797B8927CDE128F9EAEED0C9913CAAFB9967B04B5502F7A588B9F4452A",
		INIT_19 => x"4FEA8444B19B3A98974934C770A11623E3B6208D3F27A4AD2B65088F8ABD6A4A",
		INIT_1A => x"CBF25ADE5CBCD78EBECEF5029D95452E963153DBC12B9900E5858E7EEE930214",
		INIT_1B => x"93B4728A7DB6A25580F53FE7F0AF4E47305EDB2CED22E14D2988587054310A7D",
		INIT_1C => x"428B0EE00AB77759BBE8B3780A9CE2ECAED18E14BE6ECB43E94832E7AFF675B5",
		INIT_1D => x"635D8C35E42A242F438465D7B7381641D3EAE60487EA8F2C2D919A42502B2BE9",
		INIT_1E => x"D09406E5976EEEE803A0E7452F94B5B3D3DF850A7F59715CD152439CBA9D5A3F",
		INIT_1F => x"2B58AEDFE8273EF2287C2A7D8A5716AFFABA4E38215F9FFAB6EEF9B2E501E65F",
		INIT_20 => x"249D7E6D2BEAE2235D7AAD089FD074F739DCF2D2FE606BD49E96EC77E33E0CA0",
		INIT_21 => x"40E3C26C089FA564693CEC5DDD26B5B07E95BFA43C751F3A5D84076B7D672BA2",
		INIT_22 => x"0916AADA3623C92218FD503492BF3940E356C6A7255A6D486AB8A134C5F42BB2",
		INIT_23 => x"88B1FCC57364D75437630F5C7CBA89F8EF2811827C21ED76DA4205C98C737940",
		INIT_24 => x"2E73CA0208A2D653514207F033E82E52BF6E8044F94F18CA3516AD82E0235F77",
		INIT_25 => x"B8373DFE413B0250A6102B75D152E92879DA26F7454307D298B3B85CA1A6230E",
		INIT_26 => x"512B25BBD8A860FB02407BC2D280D5B097D0017EFBC1AAAB0B73EA7424A06735",
		INIT_27 => x"ADFA4CD0B36CB969930424E7E7AA0F8D1D7F92DD2A26633BDF84CE7E4A6C6919",
		INIT_28 => x"9EB235A118B917293331D132732830C4F604075B2217A9FDF1A7E874C6554F5E",
		INIT_29 => x"A952D6A4EB717BA3555A33D642071670463591B392C6C387ACF04309C4ABF652",
		INIT_2A => x"D5599B56F5CB4AB8F651D9506AA97B40665657A841CD02EF79B1BA42C3A2970B",
		INIT_2B => x"4AE2AB9D829103B3D2AFD87CBD23E946205BB5CF3F5F2AB9F71A019C1D4CE9C1",
		INIT_2C => x"8DEA3929FA73BA38C035E690267ED6EE46D1D27906E5BD9E176C6A6C8C85CE75",
		INIT_2D => x"07328EA7C3919EEFE215818695BC00B9A27FAEEDC87CB7D3855BB7471BFF9D4B",
		INIT_2E => x"275E6F1BA57C1E55FAAC86B7E30FBA647E113BD2DC0DC6361903B501110475B1",
		INIT_2F => x"EE81189E5D710E338BCEEA0C1E2CA5723DEBC2EE93691E8267A43B8C5F91BFFC",
		INIT_30 => x"CFCA985E8682CB74F5871B99DC7A5381FF92919F1B23A53B7139670DE22BA15B",
		INIT_31 => x"8725ABB878143EABF9A0EAB74C261B9A762357A143950DDCFB3128D7262ED9F1",
		INIT_32 => x"A519AE195FD6A35C1ABEBC97793F7EC6530B4C50F8D13206A66EB9D664C58EB6",
		INIT_33 => x"79EC5CF315358C3D157373A48F3AD6317D37AD5223E43B694DD5954902E908C3",
		INIT_34 => x"9AE4FC103868EA1E3D8B13528913A98CA17D713791D11AF5039DF0E70A1E5749",
		INIT_35 => x"C22EB675CA7422F4EFD6BF1D93D43FCA06B8A406089F340A91884B5225CD96DB",
		INIT_36 => x"4903870E03B96DFB98438D08433458B42EECC11293BF495E54DCBD28673742F2",
		INIT_37 => x"F81FF24868325BE5A61CC35F49E7750FE1E1F6750AF05BE724825BFA04336003",
		INIT_38 => x"6F7377A4D3DAB297BA56A8C39070A5C808B40B9CB740A091B5CE8A483AE4B83D",
		INIT_39 => x"5412FD7E19DB327A0174741439DB704F6BCC9A7F90262262E383C04268BAAD59",
		INIT_3A => x"FD7742EE833F666C82DADA22AB970B098D80E7F6CD2929446D70DD12813F3026",
		INIT_3B => x"CE8E3048B794323F2C657CAA2DA99F07B2CF15BFF72E38E2E573FA3C3C3E9D03",
		INIT_3C => x"299312D0284EBDCA64B1A78108B931E1CC5D2628D365AC7C4C73E5629650C9F8",
		INIT_3D => x"0E89DAFDAD22E8D39B1C8568EB5173D8DC9341BF64EFB48A78E444F32BFD72CE",
		INIT_3E => x"4A32EB283A33B538620362D0B7CB9B14427D763471E74C1EC96980EAC1EF1170",
		INIT_3F => x"11111111111111111111111111111111CF1B13B5AC3FC815E262D8C18F78A1F5"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0001_RAMB07 instantiation

end FRAME0001_B3;