#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 29 19:52:30 2018
# Process ID: 16136
# Current directory: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11916 E:\VLSI\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_0' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_0/detection_centre_divideur_select_outp_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_0' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_0/detection_centre_divideur_select_outp_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_0' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_0/detection_centre_divideur_select_outp_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_0' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_0/detection_centre_divideur_select_outp_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_0' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_0/detection_centre_divideur_select_outp_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_1' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/detection_centre_divideur_select_outp_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_1' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/detection_centre_divideur_select_outp_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_1' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/detection_centre_divideur_select_outp_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_1' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/detection_centre_divideur_select_outp_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'detection_centre_divideur_select_outp_0_1' generated file not found 'e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/detection_centre_divideur_select_outp_0_1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 839.543 ; gain = 180.297
reset_run detection_centre_divideur_select_outp_0_0_synth_1
reset_run detection_centre_divideur_select_outp_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/detect_end_image_0/fin(undef) and /Detect_centre/div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/detect_end_image_0/fin(undef) and /Detect_centre/div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pVSync(undef) and /Detect_centre/CE_column_count(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /Detect_centre/CE_ligne_count(ce)
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/rdc_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/detect_end_image_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
Wrote  : <E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_xAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_yAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_xAxis/s_axis_dividend_tdata'(24) to net 'add_xAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_yAxis/s_axis_dividend_tdata'(24) to net 'add_yAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_xAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_yAxis/s_axis_divisor_tdata'(16) to net 'BlankPixel_counter_Q'(11) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_xAxis/s_axis_dividend_tdata'(24) to net 'add_xAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Detect_centre/div_yAxis/s_axis_dividend_tdata'(24) to net 'add_yAxis_S'(18) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/column_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/SCLR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
Exporting to file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'detection_centre' found in library 'xil_defaultlib'
[Thu Nov 29 19:55:42 2018] Launched detection_centre_divideur_select_outp_0_0_synth_1, detection_centre_divideur_select_outp_0_1_synth_1, HDMI_bd_detect_end_image_0_2_synth_1...
Run output will be captured here:
detection_centre_divideur_select_outp_0_0_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_0_synth_1/runme.log
detection_centre_divideur_select_outp_0_1_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_1_synth_1/runme.log
HDMI_bd_detect_end_image_0_2_synth_1: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_detect_end_image_0_2_synth_1/runme.log
[Thu Nov 29 19:55:42 2018] Launched synth_1...
Run output will be captured here: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1012.941 ; gain = 138.813
update_compile_order -fileset sources_1
