// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_Knn_aux_split_aux_45 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 10,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    input wire  [65:0] L3_out_id_stream_if_dout,
    input wire         L3_out_id_stream_if_empty_n,
    output wire        L3_out_id_stream_if_read,
    output wire [65:0] krnl_output_dist_id_0_in_id_peek_dout,
    output wire        krnl_output_dist_id_0_in_id_peek_empty_n,
    input wire         krnl_output_dist_id_0_in_id_peek_read,
    output wire [65:0] krnl_output_dist_id_0_in_id_s_dout,
    output wire        krnl_output_dist_id_0_in_id_s_empty_n,
    input wire         krnl_output_dist_id_0_in_id_s_read
);
assign L3_out_id_stream_if_read = krnl_output_dist_id_0_in_id_s_read;
assign krnl_output_dist_id_0_in_id_peek_dout = L3_out_id_stream_if_dout;
assign krnl_output_dist_id_0_in_id_peek_empty_n = L3_out_id_stream_if_empty_n;
assign krnl_output_dist_id_0_in_id_s_dout = L3_out_id_stream_if_dout;
assign krnl_output_dist_id_0_in_id_s_empty_n = L3_out_id_stream_if_empty_n;
endmodule
