
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003488                       # Number of seconds simulated
sim_ticks                                  3487823862                       # Number of ticks simulated
final_tick                               575018861538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59939                       # Simulator instruction rate (inst/s)
host_op_rate                                    78654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  99263                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893392                       # Number of bytes of host memory used
host_seconds                                 35137.22                       # Real time elapsed on the host
sim_insts                                  2106074085                       # Number of instructions simulated
sim_ops                                    2763672315                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       514304                       # Number of bytes read from this memory
system.physmem.bytes_read::total               865536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       114560                       # Number of bytes written to this memory
system.physmem.bytes_written::total            114560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2660                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4018                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6762                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             895                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  895                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1541362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97619609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1541362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    147456988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               248159321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1541362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1541362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3082724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32845695                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32845695                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32845695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1541362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97619609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1541362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    147456988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              281005016                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8364087                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856278                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489014                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188957                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1427191                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382777                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200081                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5698                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15858839                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856278                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582858                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876352                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        396301                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720070                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7938684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.302519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4580404     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601216      7.57%     65.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292871      3.69%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221647      2.79%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183071      2.31%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158881      2.00%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54232      0.68%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195907      2.47%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650455     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7938684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341493                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.896063                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621836                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       372638                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16140                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683413                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313526                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17729103                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4454                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683413                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3773407                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         184872                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42598                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107704                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146683                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171570                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70940                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        63057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22737706                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78181989                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78181989                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7834256                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2139                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1137                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           370825                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2629286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7610                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       136348                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16149840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2138                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13776479                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18248                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4667998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12654323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7938684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.735361                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.860399                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2876781     36.24%     36.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1696367     21.37%     57.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       824600     10.39%     67.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993613     12.52%     80.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755855      9.52%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476678      6.00%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207494      2.61%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60069      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47227      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7938684                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58648     72.76%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12644     15.69%     88.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9316     11.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10805943     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109560      0.80%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360262     17.13%     96.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499718      3.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13776479                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.647099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80608                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005851                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35590494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20820073                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13292460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13857087                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22474                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       741208                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155879                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683413                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         116218                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7984                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16151979                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2629286                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595636                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1122                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          104                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207048                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13473497                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258343                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302978                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2744380                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017439                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            486037                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.610875                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13317822                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13292460                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7998178                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19702762                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.589230                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405942                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4781929                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187190                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7255271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567162                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3419731     47.13%     47.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533193     21.13%     68.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838998     11.56%     79.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305607      4.21%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260172      3.59%     87.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114925      1.58%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278877      3.84%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76545      1.06%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427223      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7255271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427223                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22980057                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32988485                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 425403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836409                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836409                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195588                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195588                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62386641                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17439997                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18292047                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8364087                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2858873                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2320728                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195373                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1188056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1127193                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          303474                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8415                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2998845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15780914                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2858873                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1430667                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3332295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1027293                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        635552                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1474043                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7794095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.496170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.316098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4461800     57.25%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          208727      2.68%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          237606      3.05%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          435331      5.59%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          193342      2.48%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          299941      3.85%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164199      2.11%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138004      1.77%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1655145     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7794095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.341803                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.886747                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3165369                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       591466                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3179211                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32541                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        825503                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       485889                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2377                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18778858                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4521                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        825503                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3337530                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151952                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       201332                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3035461                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       242312                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18052510                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4589                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        129776                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          573                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25287461                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84103722                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84103722                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15542163                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9745258                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3775                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           621961                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1682640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       861236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11905                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       261387                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16959233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13657658                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27207                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5729191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17144836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          709                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7794095                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921237                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2792372     35.83%     35.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1638496     21.02%     56.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1104990     14.18%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       771626      9.90%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       646854      8.30%     89.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       346573      4.45%     93.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346247      4.44%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78955      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67982      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7794095                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99307     76.83%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13623     10.54%     87.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16329     12.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11385081     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193083      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1504      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1361808      9.97%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       716182      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13657658                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.632893                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129263                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009465                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35265879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22692343                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13260669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13786921                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26454                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       657602                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       218980                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        825503                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59909                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8985                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16963008                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1682640                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       861236                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2246                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227660                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13398126                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1269975                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259530                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1957266                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1897114                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            687291                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.601864                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13270953                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13260669                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8679867                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24355453                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.585429                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356383                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9109571                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11188422                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5774613                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3066                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197883                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6968592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.605550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2815105     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1869208     26.82%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       767007     11.01%     78.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       382057      5.48%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390377      5.60%     89.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       153302      2.20%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167310      2.40%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86657      1.24%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       337569      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6968592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9109571                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11188422                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1667294                       # Number of memory references committed
system.switch_cpus1.commit.loads              1025038                       # Number of loads committed
system.switch_cpus1.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1608706                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10079776                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227655                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       337569                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23593915                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34752336                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 569992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9109571                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11188422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9109571                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.918165                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.918165                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.089129                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.089129                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60235349                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18331146                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17381115                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3058                       # number of misc regfile writes
system.l20.replacements                          2704                       # number of replacements
system.l20.tagsinuse                      1023.526727                       # Cycle average of tags in use
system.l20.total_refs                           19883                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3728                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.333423                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.113926                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.882380                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   710.142711                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           292.387710                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008900                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.011604                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.693499                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.285535                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999538                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2759                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2762                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             588                       # number of Writeback hits
system.l20.Writeback_hits::total                  588                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2783                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2786                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2783                       # number of overall hits
system.l20.overall_hits::total                   2786                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2660                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2702                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2660                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2702                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2660                       # number of overall misses
system.l20.overall_misses::total                 2702                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5349669                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    262511116                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      267860785                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5349669                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    262511116                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       267860785                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5349669                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    262511116                       # number of overall miss cycles
system.l20.overall_miss_latency::total      267860785                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5419                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5464                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          588                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              588                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5443                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5488                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5443                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5488                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.490865                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.494510                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.488701                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.492347                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.488701                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.492347                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 127373.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98688.389474                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99134.265359                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 127373.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98688.389474                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99134.265359                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 127373.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98688.389474                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99134.265359                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 354                       # number of writebacks
system.l20.writebacks::total                      354                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2660                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2702                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2660                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2702                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2660                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2702                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5032957                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    242534860                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    247567817                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5032957                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    242534860                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    247567817                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5032957                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    242534860                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    247567817                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.490865                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.494510                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.488701                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.492347                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.488701                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.492347                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119832.309524                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91178.518797                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91623.914508                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119832.309524                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91178.518797                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91623.914508                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119832.309524                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91178.518797                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91623.914508                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4061                       # number of replacements
system.l21.tagsinuse                      1022.975686                       # Cycle average of tags in use
system.l21.total_refs                           21886                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5085                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.304031                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.408417                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.195784                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   706.302994                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           296.068490                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008211                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.011910                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.689749                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.289129                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2795                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2799                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             794                       # number of Writeback hits
system.l21.Writeback_hits::total                  794                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2837                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2841                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2837                       # number of overall hits
system.l21.overall_hits::total                   2841                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4006                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4048                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4018                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4060                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4018                       # number of overall misses
system.l21.overall_misses::total                 4060                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4278442                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    427154957                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      431433399                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1074279                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1074279                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4278442                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    428229236                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       432507678                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4278442                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    428229236                       # number of overall miss cycles
system.l21.overall_miss_latency::total      432507678                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6801                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6847                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          794                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              794                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6855                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6901                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6855                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6901                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.589031                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.591208                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.222222                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.222222                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.586142                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.588321                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.586142                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.588321                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 101867.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 106628.796056                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 106579.396986                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 89523.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 89523.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 101867.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 106577.709308                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 106528.984729                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 101867.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 106577.709308                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 106528.984729                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 541                       # number of writebacks
system.l21.writebacks::total                      541                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4006                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4048                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4018                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4060                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4018                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4060                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3961078                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    396388643                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    400349721                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       984798                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       984798                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3961078                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    397373441                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    401334519                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3961078                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    397373441                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    401334519                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.589031                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.591208                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.222222                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.586142                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.588321                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.586142                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.588321                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94311.380952                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98948.737644                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 98900.622777                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 82066.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 82066.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 94311.380952                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 98898.317820                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 98850.866749                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 94311.380952                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 98898.317820                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 98850.866749                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               556.136383                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752535                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779311.785080                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.078200                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.058183                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825414                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891244                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720014                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720014                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720014                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720014                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720014                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6872694                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6872694                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6872694                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6872694                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6872694                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6872694                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720070                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 122726.678571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 122726.678571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 122726.678571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 122726.678571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 122726.678571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 122726.678571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5541626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5541626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5541626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5541626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5541626                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5541626                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123147.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 123147.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 123147.244444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 123147.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 123147.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 123147.244444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249629                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39173.474118                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.015204                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.984796                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785216                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214784                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055199                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437586                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1097                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1097                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492785                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492785                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492785                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492785                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19025                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19095                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19095                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1490468049                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1490468049                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2110114                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2110114                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1492578163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1492578163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1492578163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1492578163                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511880                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511880                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511880                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511880                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009172                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007602                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78342.604415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78342.604415                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30144.485714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30144.485714                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78165.915842                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78165.915842                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78165.915842                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78165.915842                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          588                       # number of writebacks
system.cpu0.dcache.writebacks::total              588                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13606                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13606                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13652                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13652                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    288364094                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    288364094                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       460122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       460122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    288824216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    288824216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    288824216                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    288824216                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 53213.525374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53213.525374                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19171.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19171.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 53063.423847                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53063.423847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 53063.423847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53063.423847                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.303296                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088447340                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101249.691120                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.303296                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064589                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820999                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1473989                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1473989                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1473989                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1473989                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1473989                       # number of overall hits
system.cpu1.icache.overall_hits::total        1473989                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5417355                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5417355                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5417355                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5417355                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5417355                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5417355                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1474043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1474043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1474043                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1474043                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1474043                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1474043                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100321.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100321.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100321.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100321.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100321.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100321.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4482241                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4482241                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4482241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4482241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4482241                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4482241                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97440.021739                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97440.021739                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 97440.021739                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97440.021739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 97440.021739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97440.021739                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6855                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177642318                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7111                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24981.341302                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.906702                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.093298                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886354                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113646                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       989878                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989878                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638962                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638962                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2184                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2184                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1529                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1529                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1628840                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1628840                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1628840                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1628840                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13967                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          173                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14140                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14140                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1053246211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1053246211                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7029507                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7029507                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1060275718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1060275718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1060275718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1060275718                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1003845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1003845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       639135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       639135                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1529                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1529                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1642980                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1642980                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1642980                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1642980                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013914                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000271                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000271                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008606                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75409.623470                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75409.623470                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40632.988439                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40632.988439                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74984.138472                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74984.138472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74984.138472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74984.138472                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          794                       # number of writebacks
system.cpu1.dcache.writebacks::total              794                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7166                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7166                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          119                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7285                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7285                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6801                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6855                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6855                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6855                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6855                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    454412591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    454412591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2007949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2007949                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    456420540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    456420540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    456420540                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    456420540                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66815.555212                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66815.555212                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 37184.240741                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37184.240741                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 66582.135667                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66582.135667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 66582.135667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66582.135667                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
