
*** Running vivado
    with args -log Nano_Processor_7_seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nano_Processor_7_seg.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nano_Processor_7_seg.tcl -notrace
Command: synth_design -top Nano_Processor_7_seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 381.926 ; gain = 96.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor_7_seg' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor_7_seg.vhd:44]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:34' bound to instance 'NanoProcessor' of component 'Nano_Processor' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor_7_seg.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'slow_clock_0' of component 'Slow_Clk' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:147]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (2#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:34' bound to instance 'Reg_Bank_0' of component 'Reg_Bank' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:46]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_0' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:42]
WARNING: [Synth 8-614] signal 'Res' is read in the process but is not in the sensitivity list [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:46]
WARNING: [Synth 8-614] signal 'En' is read in the process but is not in the sensitivity list [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:63]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:72]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Reg_4' (5#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_1' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:95]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_2' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_3' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:111]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_4' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:119]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_5' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:127]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_6' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:135]
INFO: [Synth 8-3491] module 'Reg_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_4.vhd:34' bound to instance 'Reg_4_7' of component 'Reg_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (6#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_4_8_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:34' bound to instance 'Mux_4_8_to_1_1' of component 'Mux_4_8_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Mux_4_8_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:47]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_0' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:74]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (7#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:93]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:101]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_3' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'Mux_4_2_to_1' (8#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:74]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_1' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:68]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_2' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:76]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_3' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:84]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_4' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:92]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_5' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:100]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_6' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'Mux_4_8_to_1' (9#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:47]
INFO: [Synth 8-3491] module 'Mux_4_8_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd:34' bound to instance 'Mux_4_8_to_1_2' of component 'Mux_4_8_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:185]
INFO: [Synth 8-3491] module 'Mux_3_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd:34' bound to instance 'Mux_3_2_to_1_0' of component 'Mux_3_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Mux_3_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd:52]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd:60]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Mux_3_2_to_1' (10#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_4_2_to_1' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd:67' bound to instance 'Mux_4_2_to_1_0' of component 'Mux_4_2_to_1' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:203]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (11#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd:60]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (12#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub_4.vhd:34' bound to instance 'Add_Sub_4_0' of component 'Add_Sub_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub_4.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:35' bound to instance 'RCA' of component 'RCA_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub_4.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:58]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:35' bound to instance 'HA_0' of component 'HA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HA' (13#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:35' bound to instance 'HA_1' of component 'HA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (14#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (15#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (16#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub_4.vhd:43]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd:35' bound to instance 'Adder_3_0' of component 'Adder_3' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (17#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd:42]
INFO: [Synth 8-3491] module 'Program_Rom' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Program_Rom.vhd:35' bound to instance 'ProgramROM_0' of component 'Program_Rom' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Program_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (18#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Program_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (19#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor.vhd:42]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LUT' of component 'LUT_16_7' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor_7_seg.vhd:70]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor_7_seg' (21#1) [C:/Users/jakma/project_1/project_1.srcs/sources_1/imports/new/Nano_Processor_7_seg.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 437.883 ; gain = 152.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 437.883 ; gain = 152.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 437.883 ; gain = 152.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jakma/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/jakma/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jakma/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nano_Processor_7_seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nano_Processor_7_seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 769.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 769.309 ; gain = 484.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 769.309 ; gain = 484.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 769.309 ; gain = 484.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "program_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 769.309 ; gain = 484.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Program_Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "NanoProcessor/slow_clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NanoProcessor/slow_clock_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor_7_seg has port Anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_3/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_0/Q_reg )
WARNING: [Synth 8-3332] Sequential element (NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_0/Q_reg) is unused and will be removed from module Nano_Processor_7_seg.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_1/Q_reg) is unused and will be removed from module Nano_Processor_7_seg.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_2/Q_reg) is unused and will be removed from module Nano_Processor_7_seg.
WARNING: [Synth 8-3332] Sequential element (NanoProcessor/Reg_Bank_0/Reg_4_0/Reg_3/Q_reg) is unused and will be removed from module Nano_Processor_7_seg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 769.309 ; gain = 484.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 769.309 ; gain = 484.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_5/Reg_1/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_1/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_4/Reg_1/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_1/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_1/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_3/Reg_1/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_5/Reg_0/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_0/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_4/Reg_0/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_0/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_0/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_3/Reg_0/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_3/Reg_3/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_3/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_4/Reg_3/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_3/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_3/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_5/Reg_3/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_5/Reg_2/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_2/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_4/Reg_2/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_2/Q_reg'
INFO: [Synth 8-3886] merging instance 'NanoProcessor/Reg_Bank_0/Reg_4_6/Reg_2/Q_reg' (FDC) to 'NanoProcessor/Reg_Bank_0/Reg_4_3/Reg_2/Q_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     1|
|4     |LUT3   |     5|
|5     |LUT4   |    19|
|6     |LUT5   |    23|
|7     |LUT6   |    14|
|8     |FDCE   |    16|
|9     |FDRE   |    37|
|10    |IBUF   |     2|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   143|
|2     |  NanoProcessor       |Nano_Processor  |   123|
|3     |    Program_Counter_0 |Program_Counter |    42|
|4     |      D_FF_0          |D_FF            |    23|
|5     |      D_FF_1          |D_FF_20         |    17|
|6     |      D_FF_2          |D_FF_21         |     2|
|7     |    Reg_Bank_0        |Reg_Bank        |    27|
|8     |      Reg_4_1         |Reg_4           |     4|
|9     |        Reg_0         |Reg_16          |     1|
|10    |        Reg_1         |Reg_17          |     1|
|11    |        Reg_2         |Reg_18          |     1|
|12    |        Reg_3         |Reg_19          |     1|
|13    |      Reg_4_2         |Reg_4_0         |     8|
|14    |        Reg_0         |Reg_12          |     2|
|15    |        Reg_1         |Reg_13          |     2|
|16    |        Reg_2         |Reg_14          |     2|
|17    |        Reg_3         |Reg_15          |     2|
|18    |      Reg_4_3         |Reg_4_1         |     3|
|19    |        Reg_0         |Reg_9           |     1|
|20    |        Reg_1         |Reg_10          |     1|
|21    |        Reg_2         |Reg_11          |     1|
|22    |      Reg_4_5         |Reg_4_2         |     1|
|23    |        Reg_3         |Reg_8           |     1|
|24    |      Reg_4_7         |Reg_4_3         |    11|
|25    |        Reg_0         |Reg             |     1|
|26    |        Reg_1         |Reg_5           |     1|
|27    |        Reg_2         |Reg_6           |     1|
|28    |        Reg_3         |Reg_7           |     8|
|29    |    slow_clock_0      |Slow_Clk        |    54|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 781.430 ; gain = 165.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 781.430 ; gain = 496.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 782.949 ; gain = 510.828
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakma/project_1/project_1.runs/synth_1/Nano_Processor_7_seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nano_Processor_7_seg_utilization_synth.rpt -pb Nano_Processor_7_seg_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 782.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 08:09:31 2022...
