
*** Running vivado
    with args -log design_1_displaybuffer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_displaybuffer_0_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_displaybuffer_0_0.tcl -notrace
Command: synth_design -top design_1_displaybuffer_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9269 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1321.422 ; gain = 89.699 ; free physical = 1572 ; free virtual = 15529
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_displaybuffer_0_0' [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ip/design_1_displaybuffer_0_0/synth/design_1_displaybuffer_0_0.vhd:76]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter OBJE_SAYISI bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter UPSIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'displaybuffer' declared at '/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:10' bound to instance 'U0' of component 'displaybuffer' [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ip/design_1_displaybuffer_0_0/synth/design_1_displaybuffer_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'displaybuffer' [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:39]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter OBJE_SAYISI bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter UPSIZE bound to: 4 - type: integer 
WARNING: [Synth 8-5858] RAM objeler_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element rgb_buffer_reg was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element row_bit_reg was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element obj_reg[x] was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element obj_reg[y] was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element obj_reg[width] was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element obj_reg[height] was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element obj_reg[color] was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element obj_reg[typ] was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:344]
WARNING: [Synth 8-3848] Net rgb_bu in module/entity displaybuffer does not have driver. [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'displaybuffer' (1#1) [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_1_displaybuffer_0_0' (2#1) [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ip/design_1_displaybuffer_0_0/synth/design_1_displaybuffer_0_0.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1391.047 ; gain = 159.324 ; free physical = 1550 ; free virtual = 15513
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1391.047 ; gain = 159.324 ; free physical = 1558 ; free virtual = 15521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1391.047 ; gain = 159.324 ; free physical = 1558 ; free virtual = 15521
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1735.039 ; gain = 4.000 ; free physical = 1224 ; free virtual = 15220
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1735.039 ; gain = 503.316 ; free physical = 1314 ; free virtual = 15310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1735.039 ; gain = 503.316 ; free physical = 1314 ; free virtual = 15310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1735.039 ; gain = 503.316 ; free physical = 1316 ; free virtual = 15312
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "objeler_reg[15][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[14][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[13][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[12][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[11][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[10][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[9][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[8][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[7][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[6][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[5][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[4][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[3][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[2][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[1][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[0][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:315]
INFO: [Synth 8-5545] ROM "objeler_reg[15][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[14][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[13][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[12][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[11][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[10][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[9][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[8][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[7][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[6][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[5][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[4][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[3][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[2][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[1][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[0][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "adam_tex[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cim_tex[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "agac_tex[0][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "agac_tex[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "agac_tex[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "agac_tex[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "agac_tex[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bulut_tex[0][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1735.039 ; gain = 503.316 ; free physical = 1302 ; free virtual = 15299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 32    
	   2 Input     17 Bit       Adders := 16    
	   3 Input     16 Bit       Adders := 32    
	   4 Input     16 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 64    
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 17    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 67    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 46    
	   4 Input     32 Bit        Muxes := 15    
	  10 Input     24 Bit        Muxes := 11    
	   2 Input     24 Bit        Muxes := 80    
	   9 Input     24 Bit        Muxes := 15    
	  10 Input     23 Bit        Muxes := 14    
	   9 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 186   
	   4 Input      1 Bit        Muxes := 64    
	   6 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module displaybuffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 32    
	   2 Input     17 Bit       Adders := 16    
	   3 Input     16 Bit       Adders := 32    
	   4 Input     16 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 64    
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 17    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 67    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 46    
	   4 Input     32 Bit        Muxes := 15    
	  10 Input     24 Bit        Muxes := 11    
	   2 Input     24 Bit        Muxes := 80    
	   9 Input     24 Bit        Muxes := 15    
	  10 Input     23 Bit        Muxes := 14    
	   9 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 186   
	   4 Input      1 Bit        Muxes := 64    
	   6 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'counter_reg[12:0]' into 'counter_reg[12:0]' [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ipshared/bd5e/obj_buffer.vhd:286]
INFO: [Synth 8-5545] ROM "objeler_reg[15][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[14][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[13][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[12][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[11][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[10][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[9][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[8][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[7][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[6][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[5][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[4][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[3][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[2][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[1][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "objeler_reg[0][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/A[0]' (FDE) to 'U0/user_obj_number_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/A[1]' (FDE) to 'U0/user_obj_number_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/A[2]' (FDE) to 'U0/user_obj_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/A[3]' (FDE) to 'U0/user_obj_number_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/A[4]' (FDE) to 'U0/user_obj_number_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/A[5]' (FDE) to 'U0/user_obj_number_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/A[6]' (FDE) to 'U0/user_obj_number_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/A[7]' (FDE) to 'U0/user_obj_number_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/A[8]' (FDE) to 'U0/user_obj_number_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/A[9]' (FDE) to 'U0/user_obj_number_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/A[10]' (FDE) to 'U0/user_obj_number_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/A[11]' (FDE) to 'U0/user_obj_number_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/A[12]' (FDE) to 'U0/user_obj_number_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/A[13]' (FDE) to 'U0/user_obj_number_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/A[14]' (FDE) to 'U0/user_obj_number_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/A[15]' (FDE) to 'U0/user_obj_number_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[14]' (FDE) to 'U0/counter_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[15]' (FDE) to 'U0/counter_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[16]' (FDE) to 'U0/counter_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[17]' (FDE) to 'U0/counter_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[18]' (FDE) to 'U0/counter_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[19]' (FDE) to 'U0/counter_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[20]' (FDE) to 'U0/counter_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[21]' (FDE) to 'U0/counter_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[22]' (FDE) to 'U0/counter_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[23]' (FDE) to 'U0/counter_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[24]' (FDE) to 'U0/counter_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[25]' (FDE) to 'U0/counter_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[26]' (FDE) to 'U0/counter_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[27]' (FDE) to 'U0/counter_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[28]' (FDE) to 'U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[29]' (FDE) to 'U0/counter_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[30]' (FDE) to 'U0/counter_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\bram_addr_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\bram_addr_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\bram_addr_buffer_reg[16] )
WARNING: [Synth 8-3332] Sequential element (bram_addr_buffer_reg[16]) is unused and will be removed from module displaybuffer.
WARNING: [Synth 8-3332] Sequential element (bram_addr_buffer_reg[30]) is unused and will be removed from module displaybuffer.
WARNING: [Synth 8-3332] Sequential element (bram_addr_buffer_reg[31]) is unused and will be removed from module displaybuffer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1169 ; free virtual = 15180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+--------------+---------------+----------------+
|Module Name   | RTL Object   | Depth x Width | Implemented As | 
+--------------+--------------+---------------+----------------+
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
|displaybuffer | ADAM_IDLE[0] | 64x39         | LUT            | 
|displaybuffer | ADAM_CHOP[0] | 64x41         | LUT            | 
+--------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1075 ; free virtual = 15099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1084 ; free virtual = 15108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1079 ; free virtual = 15102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   559|
|2     |LUT1   |   234|
|3     |LUT2   |  2036|
|4     |LUT3   |   352|
|5     |LUT4   |  1273|
|6     |LUT5   |   435|
|7     |LUT6   |  2957|
|8     |MUXF7  |   281|
|9     |FDCE   |     9|
|10    |FDPE   |    15|
|11    |FDRE   |  1626|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  9777|
|2     |  U0     |displaybuffer |  9777|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.039 ; gain = 639.316 ; free physical = 1078 ; free virtual = 15102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1871.039 ; gain = 295.324 ; free physical = 1135 ; free virtual = 15159
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 1871.047 ; gain = 639.316 ; free physical = 1142 ; free virtual = 15166
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 840 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_displaybuffer_0_0' is not ideal for floorplanning, since the cellview 'displaybuffer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 1871.047 ; gain = 651.078 ; free physical = 1137 ; free virtual = 15161
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/irfan/Vivado/pinpon3/pinpon3.runs/design_1_displaybuffer_0_0_synth_1/design_1_displaybuffer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/irfan/Vivado/pinpon3/pinpon3.srcs/sources_1/bd/design_1/ip/design_1_displaybuffer_0_0/design_1_displaybuffer_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/irfan/Vivado/pinpon3/pinpon3.runs/design_1_displaybuffer_0_0_synth_1/design_1_displaybuffer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_displaybuffer_0_0_utilization_synth.rpt -pb design_1_displaybuffer_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1895.051 ; gain = 0.000 ; free physical = 1131 ; free virtual = 15164
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 00:15:28 2019...
