OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/kogge/runs/myrun/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/jagadeesh97/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/kogge/runs/myrun/tmp/17-kogge.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   kogge
Die area:                 ( 0 0 ) ( 72880 83600 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     544
Number of terminals:      50
Number of snets:          2
Number of nets:           190

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 94.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5476.
[INFO DRT-0033] mcon shape region query size = 2232.
[INFO DRT-0033] met1 shape region query size = 1352.
[INFO DRT-0033] via shape region query size = 805.
[INFO DRT-0033] met2 shape region query size = 507.
[INFO DRT-0033] via2 shape region query size = 644.
[INFO DRT-0033] met3 shape region query size = 507.
[INFO DRT-0033] via3 shape region query size = 644.
[INFO DRT-0033] met4 shape region query size = 287.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 262 pins.
[INFO DRT-0081]   Complete 76 unique inst patterns.
[INFO DRT-0084]   Complete 120 groups.
#scanned instances     = 544
#unique  instances     = 94
#stdCellGenAp          = 1957
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 1554
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 502
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 113.04 (MB), peak = 113.04 (MB)

Number of guides:     1155

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 395.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 329.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 182.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 24.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 577 vertical wires in 1 frboxes and 353 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 98 vertical wires in 1 frboxes and 81 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.43 (MB), peak = 116.43 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.56 (MB), peak = 116.56 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 130.12 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:01, memory = 143.78 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:01, memory = 140.51 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:01, memory = 136.81 (MB).
[INFO DRT-0199]   Number of violations = 81.
Viol/Layer        met1   met2   met3
Metal Spacing        9     10      6
Recheck              5      4      1
Short               46      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 473.23 (MB), peak = 485.06 (MB)
Total wire length = 4062 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2049 um.
Total wire length on LAYER met2 = 1933 um.
Total wire length on LAYER met3 = 78 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1001.
Up-via summary (total 1001):.

-----------------------
 FR_MASTERSLICE       0
            li1     499
           met1     478
           met2      24
           met3       0
           met4       0
-----------------------
                   1001


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 81 violations.
    elapsed time = 00:00:00, memory = 475.29 (MB).
    Completing 20% with 81 violations.
    elapsed time = 00:00:00, memory = 480.71 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:01, memory = 479.23 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:01, memory = 466.05 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing        2      2
Short               17      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 466.18 (MB), peak = 485.06 (MB)
Total wire length = 3987 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1976 um.
Total wire length on LAYER met2 = 1938 um.
Total wire length on LAYER met3 = 71 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 989.
Up-via summary (total 989):.

----------------------
 FR_MASTERSLICE      0
            li1    498
           met1    467
           met2     24
           met3      0
           met4      0
----------------------
                   989


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 466.18 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:00, memory = 466.26 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:02, memory = 494.14 (MB).
    Completing 100% with 34 violations.
    elapsed time = 00:00:02, memory = 466.55 (MB).
[INFO DRT-0199]   Number of violations = 34.
Viol/Layer        met1   met2
Metal Spacing        5      7
Short               22      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 478.21 (MB), peak = 504.34 (MB)
Total wire length = 3970 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1971 um.
Total wire length on LAYER met2 = 1927 um.
Total wire length on LAYER met3 = 71 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 987.
Up-via summary (total 987):.

----------------------
 FR_MASTERSLICE      0
            li1    498
           met1    465
           met2     24
           met3      0
           met4      0
----------------------
                   987


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:01, memory = 478.43 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:01, memory = 494.66 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 494.88 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:01, memory = 494.88 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0      9
Short                0      3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 494.88 (MB), peak = 504.34 (MB)
Total wire length = 3998 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1940 um.
Total wire length on LAYER met2 = 1950 um.
Total wire length on LAYER met3 = 107 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1014.
Up-via summary (total 1014):.

-----------------------
 FR_MASTERSLICE       0
            li1     498
           met1     483
           met2      33
           met3       0
           met4       0
-----------------------
                   1014


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 494.88 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 494.88 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 494.88 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 494.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 494.88 (MB), peak = 504.34 (MB)
Total wire length = 3993 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1930 um.
Total wire length on LAYER met2 = 1947 um.
Total wire length on LAYER met3 = 115 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1009.
Up-via summary (total 1009):.

-----------------------
 FR_MASTERSLICE       0
            li1     498
           met1     481
           met2      30
           met3       0
           met4       0
-----------------------
                   1009


[INFO DRT-0198] Complete detail routing.
Total wire length = 3993 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1930 um.
Total wire length on LAYER met2 = 1947 um.
Total wire length on LAYER met3 = 115 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1009.
Up-via summary (total 1009):.

-----------------------
 FR_MASTERSLICE       0
            li1     498
           met1     481
           met2      30
           met3       0
           met4       0
-----------------------
                   1009


[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 494.88 (MB), peak = 504.34 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/kogge/runs/myrun/results/routing/kogge.odb'…
Writing netlist to '/openlane/designs/kogge/runs/myrun/results/routing/kogge.nl.v'…
Writing powered netlist to '/openlane/designs/kogge/runs/myrun/results/routing/kogge.pnl.v'…
Writing layout to '/openlane/designs/kogge/runs/myrun/results/routing/kogge.def'…
