$date
	Fri Nov 28 19:24:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 8 ! led [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_pin $end
$scope module dut $end
$var wire 1 $ btn $end
$var wire 1 " clk $end
$var wire 32 % instruction0 [31:0] $end
$var wire 32 & instruction1 [31:0] $end
$var wire 1 # rst_pin $end
$var wire 5 ' reg4 [4:0] $end
$var wire 5 ( reg3 [4:0] $end
$var wire 5 ) reg2 [4:0] $end
$var wire 5 * reg1 [4:0] $end
$var wire 32 + read_data2_dp2 [31:0] $end
$var wire 32 , read_data2_dp1 [31:0] $end
$var wire 32 - read_data1_dp2 [31:0] $end
$var wire 32 . read_data1_dp1 [31:0] $end
$var wire 7 / opcode_2 [6:0] $end
$var wire 7 0 opcode_1 [6:0] $end
$var wire 1 1 nothing_filled $end
$var wire 1 2 n_rst $end
$var wire 8 3 led [7:0] $end
$var wire 32 4 imm2 [31:0] $end
$var wire 32 5 imm1 [31:0] $end
$var wire 1 6 hz1_clk $end
$var wire 1 7 freeze2 $end
$var wire 1 8 freeze1 $end
$var wire 1 9 dependency_on_ins2 $end
$var wire 1 : datapath_2_enable $end
$var wire 1 ; datapath_1_enable $end
$var wire 5 < RegD2 [4:0] $end
$var wire 5 = RegD1 [4:0] $end
$var wire 1 > J39_e11 $end
$var wire 1 ? J39_d15 $end
$var wire 1 @ J39_d12 $end
$var wire 1 A J39_d11 $end
$var wire 1 B J39_c15 $end
$var wire 1 C J39_b20 $end
$var wire 1 D J39_b15 $end
$var wire 1 E J39_b13 $end
$var wire 1 F J39_b12 $end
$var wire 1 G ALU_src2 $end
$var wire 1 H ALU_src1 $end
$var wire 32 I ALU_result2 [31:0] $end
$var wire 32 J ALU_result1 [31:0] $end
$var reg 1 K J39_a14 $end
$var reg 1 L J39_a9 $end
$var reg 1 M J39_b10 $end
$var reg 1 N J39_c12 $end
$var reg 1 O J39_c13 $end
$var reg 1 P J39_d13 $end
$var reg 1 Q J39_e12 $end
$var reg 1 R J39_e13 $end
$var reg 1 S J39_e7 $end
$var reg 1 T J40_a15 $end
$var reg 1 U J40_h2 $end
$var reg 1 V J40_j3 $end
$var reg 1 W J40_j4 $end
$var reg 1 X J40_j5 $end
$var reg 1 Y J40_k5 $end
$var reg 1 Z J40_l4 $end
$var reg 1 [ J40_m4 $end
$var reg 1 \ J40_n4 $end
$var reg 1 ] J40_p5 $end
$var reg 8 ^ led_sampled [7:0] $end
$scope module alu1 $end
$var wire 1 _ ALU_control $end
$var wire 32 ` instruction [31:0] $end
$var wire 7 a opcode_out [6:0] $end
$var wire 32 b src_B [31:0] $end
$var wire 32 c sub_result [31:0] $end
$var wire 32 d src_A [31:0] $end
$var wire 7 e opcode [6:0] $end
$var wire 7 f funct7 [6:0] $end
$var wire 3 g funct3 [2:0] $end
$var reg 32 h ALU_result [31:0] $end
$scope module subtractor $end
$var wire 32 i B [31:0] $end
$var wire 1 j Cin $end
$var wire 32 k S [31:0] $end
$var wire 1 l Cout $end
$var wire 31 m C [30:0] $end
$var wire 32 n A [31:0] $end
$scope module fa0 $end
$var wire 1 o A $end
$var wire 1 p B $end
$var wire 1 j Cin $end
$var wire 1 q Cout $end
$var wire 1 r S $end
$upscope $end
$scope module fa1 $end
$var wire 1 s A $end
$var wire 1 t B $end
$var wire 1 u Cin $end
$var wire 1 v Cout $end
$var wire 1 w S $end
$upscope $end
$scope module fa10 $end
$var wire 1 x A $end
$var wire 1 y B $end
$var wire 1 z Cin $end
$var wire 1 { Cout $end
$var wire 1 | S $end
$upscope $end
$scope module fa11 $end
$var wire 1 } A $end
$var wire 1 ~ B $end
$var wire 1 !" Cin $end
$var wire 1 "" Cout $end
$var wire 1 #" S $end
$upscope $end
$scope module fa12 $end
$var wire 1 $" A $end
$var wire 1 %" B $end
$var wire 1 &" Cin $end
$var wire 1 '" Cout $end
$var wire 1 (" S $end
$upscope $end
$scope module fa13 $end
$var wire 1 )" A $end
$var wire 1 *" B $end
$var wire 1 +" Cin $end
$var wire 1 ," Cout $end
$var wire 1 -" S $end
$upscope $end
$scope module fa14 $end
$var wire 1 ." A $end
$var wire 1 /" B $end
$var wire 1 0" Cin $end
$var wire 1 1" Cout $end
$var wire 1 2" S $end
$upscope $end
$scope module fa15 $end
$var wire 1 3" A $end
$var wire 1 4" B $end
$var wire 1 5" Cin $end
$var wire 1 6" Cout $end
$var wire 1 7" S $end
$upscope $end
$scope module fa16 $end
$var wire 1 8" A $end
$var wire 1 9" B $end
$var wire 1 :" Cin $end
$var wire 1 ;" Cout $end
$var wire 1 <" S $end
$upscope $end
$scope module fa17 $end
$var wire 1 =" A $end
$var wire 1 >" B $end
$var wire 1 ?" Cin $end
$var wire 1 @" Cout $end
$var wire 1 A" S $end
$upscope $end
$scope module fa18 $end
$var wire 1 B" A $end
$var wire 1 C" B $end
$var wire 1 D" Cin $end
$var wire 1 E" Cout $end
$var wire 1 F" S $end
$upscope $end
$scope module fa19 $end
$var wire 1 G" A $end
$var wire 1 H" B $end
$var wire 1 I" Cin $end
$var wire 1 J" Cout $end
$var wire 1 K" S $end
$upscope $end
$scope module fa2 $end
$var wire 1 L" A $end
$var wire 1 M" B $end
$var wire 1 N" Cin $end
$var wire 1 O" Cout $end
$var wire 1 P" S $end
$upscope $end
$scope module fa20 $end
$var wire 1 Q" A $end
$var wire 1 R" B $end
$var wire 1 S" Cin $end
$var wire 1 T" Cout $end
$var wire 1 U" S $end
$upscope $end
$scope module fa21 $end
$var wire 1 V" A $end
$var wire 1 W" B $end
$var wire 1 X" Cin $end
$var wire 1 Y" Cout $end
$var wire 1 Z" S $end
$upscope $end
$scope module fa22 $end
$var wire 1 [" A $end
$var wire 1 \" B $end
$var wire 1 ]" Cin $end
$var wire 1 ^" Cout $end
$var wire 1 _" S $end
$upscope $end
$scope module fa23 $end
$var wire 1 `" A $end
$var wire 1 a" B $end
$var wire 1 b" Cin $end
$var wire 1 c" Cout $end
$var wire 1 d" S $end
$upscope $end
$scope module fa24 $end
$var wire 1 e" A $end
$var wire 1 f" B $end
$var wire 1 g" Cin $end
$var wire 1 h" Cout $end
$var wire 1 i" S $end
$upscope $end
$scope module fa25 $end
$var wire 1 j" A $end
$var wire 1 k" B $end
$var wire 1 l" Cin $end
$var wire 1 m" Cout $end
$var wire 1 n" S $end
$upscope $end
$scope module fa26 $end
$var wire 1 o" A $end
$var wire 1 p" B $end
$var wire 1 q" Cin $end
$var wire 1 r" Cout $end
$var wire 1 s" S $end
$upscope $end
$scope module fa27 $end
$var wire 1 t" A $end
$var wire 1 u" B $end
$var wire 1 v" Cin $end
$var wire 1 w" Cout $end
$var wire 1 x" S $end
$upscope $end
$scope module fa28 $end
$var wire 1 y" A $end
$var wire 1 z" B $end
$var wire 1 {" Cin $end
$var wire 1 |" Cout $end
$var wire 1 }" S $end
$upscope $end
$scope module fa29 $end
$var wire 1 ~" A $end
$var wire 1 !# B $end
$var wire 1 "# Cin $end
$var wire 1 ## Cout $end
$var wire 1 $# S $end
$upscope $end
$scope module fa3 $end
$var wire 1 %# A $end
$var wire 1 &# B $end
$var wire 1 '# Cin $end
$var wire 1 (# Cout $end
$var wire 1 )# S $end
$upscope $end
$scope module fa30 $end
$var wire 1 *# A $end
$var wire 1 +# B $end
$var wire 1 ,# Cin $end
$var wire 1 -# Cout $end
$var wire 1 .# S $end
$upscope $end
$scope module fa31 $end
$var wire 1 /# A $end
$var wire 1 0# B $end
$var wire 1 1# Cin $end
$var wire 1 l Cout $end
$var wire 1 2# S $end
$upscope $end
$scope module fa4 $end
$var wire 1 3# A $end
$var wire 1 4# B $end
$var wire 1 5# Cin $end
$var wire 1 6# Cout $end
$var wire 1 7# S $end
$upscope $end
$scope module fa5 $end
$var wire 1 8# A $end
$var wire 1 9# B $end
$var wire 1 :# Cin $end
$var wire 1 ;# Cout $end
$var wire 1 <# S $end
$upscope $end
$scope module fa6 $end
$var wire 1 =# A $end
$var wire 1 ># B $end
$var wire 1 ?# Cin $end
$var wire 1 @# Cout $end
$var wire 1 A# S $end
$upscope $end
$scope module fa7 $end
$var wire 1 B# A $end
$var wire 1 C# B $end
$var wire 1 D# Cin $end
$var wire 1 E# Cout $end
$var wire 1 F# S $end
$upscope $end
$scope module fa8 $end
$var wire 1 G# A $end
$var wire 1 H# B $end
$var wire 1 I# Cin $end
$var wire 1 J# Cout $end
$var wire 1 K# S $end
$upscope $end
$scope module fa9 $end
$var wire 1 L# A $end
$var wire 1 M# B $end
$var wire 1 N# Cin $end
$var wire 1 O# Cout $end
$var wire 1 P# S $end
$upscope $end
$upscope $end
$upscope $end
$scope module alu2 $end
$var wire 1 Q# ALU_control $end
$var wire 32 R# instruction [31:0] $end
$var wire 7 S# opcode_out [6:0] $end
$var wire 32 T# src_B [31:0] $end
$var wire 32 U# sub_result [31:0] $end
$var wire 32 V# src_A [31:0] $end
$var wire 7 W# opcode [6:0] $end
$var wire 7 X# funct7 [6:0] $end
$var wire 3 Y# funct3 [2:0] $end
$var reg 32 Z# ALU_result [31:0] $end
$scope module subtractor $end
$var wire 32 [# B [31:0] $end
$var wire 1 \# Cin $end
$var wire 32 ]# S [31:0] $end
$var wire 1 ^# Cout $end
$var wire 31 _# C [30:0] $end
$var wire 32 `# A [31:0] $end
$scope module fa0 $end
$var wire 1 a# A $end
$var wire 1 b# B $end
$var wire 1 \# Cin $end
$var wire 1 c# Cout $end
$var wire 1 d# S $end
$upscope $end
$scope module fa1 $end
$var wire 1 e# A $end
$var wire 1 f# B $end
$var wire 1 g# Cin $end
$var wire 1 h# Cout $end
$var wire 1 i# S $end
$upscope $end
$scope module fa10 $end
$var wire 1 j# A $end
$var wire 1 k# B $end
$var wire 1 l# Cin $end
$var wire 1 m# Cout $end
$var wire 1 n# S $end
$upscope $end
$scope module fa11 $end
$var wire 1 o# A $end
$var wire 1 p# B $end
$var wire 1 q# Cin $end
$var wire 1 r# Cout $end
$var wire 1 s# S $end
$upscope $end
$scope module fa12 $end
$var wire 1 t# A $end
$var wire 1 u# B $end
$var wire 1 v# Cin $end
$var wire 1 w# Cout $end
$var wire 1 x# S $end
$upscope $end
$scope module fa13 $end
$var wire 1 y# A $end
$var wire 1 z# B $end
$var wire 1 {# Cin $end
$var wire 1 |# Cout $end
$var wire 1 }# S $end
$upscope $end
$scope module fa14 $end
$var wire 1 ~# A $end
$var wire 1 !$ B $end
$var wire 1 "$ Cin $end
$var wire 1 #$ Cout $end
$var wire 1 $$ S $end
$upscope $end
$scope module fa15 $end
$var wire 1 %$ A $end
$var wire 1 &$ B $end
$var wire 1 '$ Cin $end
$var wire 1 ($ Cout $end
$var wire 1 )$ S $end
$upscope $end
$scope module fa16 $end
$var wire 1 *$ A $end
$var wire 1 +$ B $end
$var wire 1 ,$ Cin $end
$var wire 1 -$ Cout $end
$var wire 1 .$ S $end
$upscope $end
$scope module fa17 $end
$var wire 1 /$ A $end
$var wire 1 0$ B $end
$var wire 1 1$ Cin $end
$var wire 1 2$ Cout $end
$var wire 1 3$ S $end
$upscope $end
$scope module fa18 $end
$var wire 1 4$ A $end
$var wire 1 5$ B $end
$var wire 1 6$ Cin $end
$var wire 1 7$ Cout $end
$var wire 1 8$ S $end
$upscope $end
$scope module fa19 $end
$var wire 1 9$ A $end
$var wire 1 :$ B $end
$var wire 1 ;$ Cin $end
$var wire 1 <$ Cout $end
$var wire 1 =$ S $end
$upscope $end
$scope module fa2 $end
$var wire 1 >$ A $end
$var wire 1 ?$ B $end
$var wire 1 @$ Cin $end
$var wire 1 A$ Cout $end
$var wire 1 B$ S $end
$upscope $end
$scope module fa20 $end
$var wire 1 C$ A $end
$var wire 1 D$ B $end
$var wire 1 E$ Cin $end
$var wire 1 F$ Cout $end
$var wire 1 G$ S $end
$upscope $end
$scope module fa21 $end
$var wire 1 H$ A $end
$var wire 1 I$ B $end
$var wire 1 J$ Cin $end
$var wire 1 K$ Cout $end
$var wire 1 L$ S $end
$upscope $end
$scope module fa22 $end
$var wire 1 M$ A $end
$var wire 1 N$ B $end
$var wire 1 O$ Cin $end
$var wire 1 P$ Cout $end
$var wire 1 Q$ S $end
$upscope $end
$scope module fa23 $end
$var wire 1 R$ A $end
$var wire 1 S$ B $end
$var wire 1 T$ Cin $end
$var wire 1 U$ Cout $end
$var wire 1 V$ S $end
$upscope $end
$scope module fa24 $end
$var wire 1 W$ A $end
$var wire 1 X$ B $end
$var wire 1 Y$ Cin $end
$var wire 1 Z$ Cout $end
$var wire 1 [$ S $end
$upscope $end
$scope module fa25 $end
$var wire 1 \$ A $end
$var wire 1 ]$ B $end
$var wire 1 ^$ Cin $end
$var wire 1 _$ Cout $end
$var wire 1 `$ S $end
$upscope $end
$scope module fa26 $end
$var wire 1 a$ A $end
$var wire 1 b$ B $end
$var wire 1 c$ Cin $end
$var wire 1 d$ Cout $end
$var wire 1 e$ S $end
$upscope $end
$scope module fa27 $end
$var wire 1 f$ A $end
$var wire 1 g$ B $end
$var wire 1 h$ Cin $end
$var wire 1 i$ Cout $end
$var wire 1 j$ S $end
$upscope $end
$scope module fa28 $end
$var wire 1 k$ A $end
$var wire 1 l$ B $end
$var wire 1 m$ Cin $end
$var wire 1 n$ Cout $end
$var wire 1 o$ S $end
$upscope $end
$scope module fa29 $end
$var wire 1 p$ A $end
$var wire 1 q$ B $end
$var wire 1 r$ Cin $end
$var wire 1 s$ Cout $end
$var wire 1 t$ S $end
$upscope $end
$scope module fa3 $end
$var wire 1 u$ A $end
$var wire 1 v$ B $end
$var wire 1 w$ Cin $end
$var wire 1 x$ Cout $end
$var wire 1 y$ S $end
$upscope $end
$scope module fa30 $end
$var wire 1 z$ A $end
$var wire 1 {$ B $end
$var wire 1 |$ Cin $end
$var wire 1 }$ Cout $end
$var wire 1 ~$ S $end
$upscope $end
$scope module fa31 $end
$var wire 1 !% A $end
$var wire 1 "% B $end
$var wire 1 #% Cin $end
$var wire 1 ^# Cout $end
$var wire 1 $% S $end
$upscope $end
$scope module fa4 $end
$var wire 1 %% A $end
$var wire 1 &% B $end
$var wire 1 '% Cin $end
$var wire 1 (% Cout $end
$var wire 1 )% S $end
$upscope $end
$scope module fa5 $end
$var wire 1 *% A $end
$var wire 1 +% B $end
$var wire 1 ,% Cin $end
$var wire 1 -% Cout $end
$var wire 1 .% S $end
$upscope $end
$scope module fa6 $end
$var wire 1 /% A $end
$var wire 1 0% B $end
$var wire 1 1% Cin $end
$var wire 1 2% Cout $end
$var wire 1 3% S $end
$upscope $end
$scope module fa7 $end
$var wire 1 4% A $end
$var wire 1 5% B $end
$var wire 1 6% Cin $end
$var wire 1 7% Cout $end
$var wire 1 8% S $end
$upscope $end
$scope module fa8 $end
$var wire 1 9% A $end
$var wire 1 :% B $end
$var wire 1 ;% Cin $end
$var wire 1 <% Cout $end
$var wire 1 =% S $end
$upscope $end
$scope module fa9 $end
$var wire 1 >% A $end
$var wire 1 ?% B $end
$var wire 1 @% Cin $end
$var wire 1 A% Cout $end
$var wire 1 B% S $end
$upscope $end
$upscope $end
$upscope $end
$scope module cache_inst $end
$var wire 1 C% dependency_on_ins2 $end
$var wire 32 D% instruction0 [31:0] $end
$var wire 32 E% instruction1 [31:0] $end
$var wire 1 F% rst $end
$var wire 1 2 n_rst $end
$var wire 1 7 freeze2 $end
$var wire 1 8 freeze1 $end
$var wire 1 6 clk $end
$var wire 1 G% busy $end
$var reg 32 H% PC [31:0] $end
$var reg 32 I% next_PC [31:0] $end
$var reg 1 1 nothing_filled $end
$var reg 1 J% second_half_cache_to_fill $end
$scope module wb_inst0 $end
$var wire 32 K% addr [31:0] $end
$var wire 1 L% req $end
$var wire 1 M% rst_n $end
$var wire 32 N% wdata [31:0] $end
$var wire 1 O% we $end
$var wire 1 6 clk $end
$var parameter 32 P% DEPTH $end
$var parameter 32 Q% LATENCY $end
$var parameter 184 R% MEM_FILE $end
$var reg 32 S% addr_reg [31:0] $end
$var reg 1 G% busy $end
$var reg 2 T% counter [1:0] $end
$var reg 1 U% pending $end
$var reg 32 V% rdata [31:0] $end
$var reg 1 W% valid $end
$upscope $end
$scope module wb_inst1 $end
$var wire 32 X% addr [31:0] $end
$var wire 1 Y% req $end
$var wire 1 Z% rst_n $end
$var wire 32 [% wdata [31:0] $end
$var wire 1 \% we $end
$var wire 1 6 clk $end
$var parameter 32 ]% DEPTH $end
$var parameter 32 ^% LATENCY $end
$var parameter 184 _% MEM_FILE $end
$var reg 32 `% addr_reg [31:0] $end
$var reg 1 a% busy $end
$var reg 2 b% counter [1:0] $end
$var reg 1 c% pending $end
$var reg 32 d% rdata [31:0] $end
$var reg 1 e% valid $end
$upscope $end
$scope module wb_inst2 $end
$var wire 32 f% addr [31:0] $end
$var wire 1 g% req $end
$var wire 1 h% rst_n $end
$var wire 32 i% wdata [31:0] $end
$var wire 1 j% we $end
$var wire 1 6 clk $end
$var parameter 32 k% DEPTH $end
$var parameter 32 l% LATENCY $end
$var parameter 184 m% MEM_FILE $end
$var reg 32 n% addr_reg [31:0] $end
$var reg 1 o% busy $end
$var reg 2 p% counter [1:0] $end
$var reg 1 q% pending $end
$var reg 32 r% rdata [31:0] $end
$var reg 1 s% valid $end
$upscope $end
$scope module wb_inst3 $end
$var wire 32 t% addr [31:0] $end
$var wire 1 u% req $end
$var wire 1 v% rst_n $end
$var wire 32 w% wdata [31:0] $end
$var wire 1 x% we $end
$var wire 1 6 clk $end
$var parameter 32 y% DEPTH $end
$var parameter 32 z% LATENCY $end
$var parameter 184 {% MEM_FILE $end
$var reg 32 |% addr_reg [31:0] $end
$var reg 1 }% busy $end
$var reg 2 ~% counter [1:0] $end
$var reg 1 !& pending $end
$var reg 32 "& rdata [31:0] $end
$var reg 1 #& valid $end
$upscope $end
$scope module wb_inst4 $end
$var wire 32 $& addr [31:0] $end
$var wire 1 %& req $end
$var wire 1 && rst_n $end
$var wire 32 '& wdata [31:0] $end
$var wire 1 (& we $end
$var wire 1 6 clk $end
$var parameter 32 )& DEPTH $end
$var parameter 32 *& LATENCY $end
$var parameter 184 +& MEM_FILE $end
$var reg 32 ,& addr_reg [31:0] $end
$var reg 1 -& busy $end
$var reg 2 .& counter [1:0] $end
$var reg 1 /& pending $end
$var reg 32 0& rdata [31:0] $end
$var reg 1 1& valid $end
$upscope $end
$scope module wb_inst5 $end
$var wire 32 2& addr [31:0] $end
$var wire 1 3& req $end
$var wire 1 4& rst_n $end
$var wire 32 5& wdata [31:0] $end
$var wire 1 6& we $end
$var wire 1 6 clk $end
$var parameter 32 7& DEPTH $end
$var parameter 32 8& LATENCY $end
$var parameter 184 9& MEM_FILE $end
$var reg 32 :& addr_reg [31:0] $end
$var reg 1 ;& busy $end
$var reg 2 <& counter [1:0] $end
$var reg 1 =& pending $end
$var reg 32 >& rdata [31:0] $end
$var reg 1 ?& valid $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 @& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 A& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 B& i [31:0] $end
$upscope $end
$upscope $end
$scope module clk_divider_1HZ $end
$var wire 1 " clk $end
$var wire 32 C& div [31:0] $end
$var wire 1 2 n_rst $end
$var reg 32 D& counter [31:0] $end
$var reg 1 6 new_clk $end
$upscope $end
$scope module goon0 $end
$var wire 8 E& alu_result [7:0] $end
$var wire 1 " clk $end
$var wire 1 F& dp $end
$var parameter 32 G& DIVIDER $end
$var reg 17 H& counter [16:0] $end
$var reg 2 I& digit_en [1:0] $end
$var reg 4 J& ones [3:0] $end
$var reg 7 K& seg [6:0] $end
$var reg 1 L& sel $end
$var reg 4 M& tens [3:0] $end
$var reg 8 N& value_latched [7:0] $end
$scope function nibble_to_seg $end
$upscope $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 " clk $end
$var wire 32 O& read_data1 [31:0] $end
$var wire 32 P& read_data2 [31:0] $end
$var wire 32 Q& read_data3 [31:0] $end
$var wire 32 R& read_data4 [31:0] $end
$var wire 1 S& reg_write $end
$var wire 1 T& reg_write2 $end
$var wire 32 U& write_data [31:0] $end
$var wire 32 V& write_data2 [31:0] $end
$var wire 5 W& regd2 [4:0] $end
$var wire 5 X& regd [4:0] $end
$var wire 5 Y& reg4 [4:0] $end
$var wire 5 Z& reg3 [4:0] $end
$var wire 5 [& reg2 [4:0] $end
$var wire 5 \& reg1 [4:0] $end
$var wire 1 2 n_rst $end
$scope begin $ivl_for_loop3 $end
$var integer 32 ]& i [31:0] $end
$upscope $end
$upscope $end
$scope module ros $end
$var wire 1 " clk $end
$var wire 1 # manual $end
$var wire 1 2 reset $end
$var reg 3 ^& startup [2:0] $end
$upscope $end
$scope module sched_assist_inst $end
$var wire 1 6 clk $end
$var wire 32 _& instruction0 [31:0] $end
$var wire 32 `& instruction1 [31:0] $end
$var wire 1 2 n_rst $end
$var wire 1 1 nothing_filled $end
$var wire 5 a& reg4 [4:0] $end
$var wire 5 b& reg3 [4:0] $end
$var wire 5 c& reg2 [4:0] $end
$var wire 5 d& reg1 [4:0] $end
$var wire 5 e& RegD2 [4:0] $end
$var wire 5 f& RegD1 [4:0] $end
$var wire 32 g& Imm2 [31:0] $end
$var wire 32 h& Imm1 [31:0] $end
$var wire 1 G ALUSrc2 $end
$var wire 1 H ALUSrc1 $end
$var reg 1 ; datapath_1_enable $end
$var reg 1 : datapath_2_enable $end
$var reg 1 i& dep_detected $end
$var reg 2 j& dep_timer [1:0] $end
$var reg 1 9 dependency_on_ins2 $end
$var reg 1 8 freeze1 $end
$var reg 1 k& freeze1_next $end
$var reg 1 7 freeze2 $end
$var reg 1 l& freeze2_next $end
$var reg 32 m& ins0 [31:0] $end
$var reg 32 n& ins1 [31:0] $end
$scope module cu1 $end
$var wire 7 o& i [6:0] $end
$var wire 32 p& instruction [31:0] $end
$var wire 7 q& l [6:0] $end
$var wire 7 r& r [6:0] $end
$var wire 7 s& s [6:0] $end
$var wire 7 t& opcode [6:0] $end
$var wire 5 u& RegD [4:0] $end
$var wire 5 v& Reg2 [4:0] $end
$var wire 5 w& Reg1 [4:0] $end
$var reg 1 H ALUSrc $end
$var reg 32 x& Imm [31:0] $end
$upscope $end
$scope module cu2 $end
$var wire 7 y& i [6:0] $end
$var wire 32 z& instruction [31:0] $end
$var wire 7 {& l [6:0] $end
$var wire 7 |& r [6:0] $end
$var wire 7 }& s [6:0] $end
$var wire 7 ~& opcode [6:0] $end
$var wire 5 !' RegD [4:0] $end
$var wire 5 "' Reg2 [4:0] $end
$var wire 5 #' Reg1 [4:0] $end
$var reg 1 G ALUSrc $end
$var reg 32 $' Imm [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11000011010100000 G&
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 9&
b11 8&
b10000000000 7&
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 +&
b11 *&
b10000000000 )&
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 {%
b11 z%
b10000000000 y%
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 m%
b11 l%
b10000000000 k%
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 _%
b11 ^%
b10000000000 ]%
b110100101101110011100110111010001110010011101010110001101110100011010010110111101101110010111110110110101100101011011010110111101110010011110010010111001101101011001010110110101101000 R%
b11 Q%
b10000000000 P%
$end
#0
$dumpvars
b0 $'
bx #'
bx "'
bx !'
bx ~&
b100011 }&
b110011 |&
b11 {&
bx z&
b10011 y&
b0 x&
bx w&
bx v&
bx u&
bx t&
b100011 s&
b110011 r&
b11 q&
bx p&
b10011 o&
bx n&
bx m&
0l&
0k&
bx j&
0i&
b0 h&
b0 g&
bx f&
bx e&
bx d&
bx c&
bx b&
bx a&
bx `&
bx _&
b100 ^&
b0 ]&
bx \&
bx [&
bx Z&
bx Y&
bx X&
bx W&
bx V&
bx U&
xT&
xS&
bx R&
bx Q&
bx P&
bx O&
bx N&
bx M&
0L&
b0 K&
bx J&
b10 I&
b0 H&
1F&
bx E&
bx D&
b1 C&
b0 B&
b0 A&
b0 @&
x?&
bx >&
x=&
bx <&
x;&
bx :&
06&
b0 5&
z4&
13&
bx 2&
x1&
bx 0&
x/&
bx .&
x-&
bx ,&
0(&
b0 '&
z&&
1%&
bx $&
x#&
bx "&
x!&
bx ~%
x}%
bx |%
0x%
b0 w%
zv%
1u%
bx t%
xs%
bx r%
xq%
bx p%
xo%
bx n%
0j%
b0 i%
zh%
1g%
bx f%
xe%
bx d%
xc%
bx b%
xa%
bx `%
0\%
b0 [%
zZ%
1Y%
bx X%
xW%
bx V%
xU%
bx T%
bx S%
0O%
b0 N%
zM%
1L%
bx K%
0J%
bx I%
bx H%
xG%
zF%
bx E%
bx D%
0C%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
bx `#
bx _#
x^#
bx ]#
1\#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
0Q#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
bx n
bx m
xl
bx k
1j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
0_
bx ^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
bx J
bx I
xH
xG
0F
0E
1D
0C
0B
0A
0@
0?
0>
bx =
bx <
1;
1:
09
x8
x7
x6
b0 5
b0 4
bxzzzzzzz 3
12
x1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
z$
0#
0"
bxzzzzzzz !
$end
#1000
1#
#1000000
