Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 25 08:05:03 2024
| Host         : DESKTOP-237K26B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |           31748 |         8790 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            9336 |         1629 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | uut/pk[1023]_i_1_n_0  | rst_IBUF         |               92 |            508 |
|  clk_IBUF_BUFG | uut/pk[1279]_i_1_n_0  | rst_IBUF         |               88 |            512 |
|  clk_IBUF_BUFG | uut/pk[2047]_i_1_n_0  | rst_IBUF         |               93 |            512 |
|  clk_IBUF_BUFG | uut/pk[2303]_i_1_n_0  | rst_IBUF         |               86 |            512 |
|  clk_IBUF_BUFG | uut/count[3]_i_1_n_0  | rst_IBUF         |              144 |            522 |
|  clk_IBUF_BUFG | uut/pk[511]_i_1_n_0   | rst_IBUF         |              104 |            630 |
|  clk_IBUF_BUFG | uut/pk[15101]_i_1_n_0 | rst_IBUF         |              157 |           1022 |
|  clk_IBUF_BUFG | uut/pk[18943]_i_1_n_0 | rst_IBUF         |              169 |           1022 |
|  clk_IBUF_BUFG | uut/pk[10751]_i_1_n_0 | rst_IBUF         |              167 |           1024 |
|  clk_IBUF_BUFG | uut/pk[1535]_i_1_n_0  | rst_IBUF         |              187 |           1024 |
|  clk_IBUF_BUFG | uut/pk[2559]_i_1_n_0  | rst_IBUF         |              165 |           1024 |
|  clk_IBUF_BUFG | uut/pk[6655]_i_1_n_0  | rst_IBUF         |              177 |           1024 |
|  clk_IBUF_BUFG |                       | rst_IBUF         |             8790 |          31748 |
+----------------+-----------------------+------------------+------------------+----------------+


