# and_gate_testbench
My first SystemVerilog testbench â€“ simple AND gate verification
