{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677486557145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677486557145 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDMI_Display EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"HDMI_Display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677486557174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677486557225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677486557225 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1677486557350 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sd_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sd_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""}  } { { "db/pll_sd_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1677486557350 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1677486557350 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1677486557350 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677486557556 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677486557578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677486557921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677486557921 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677486557921 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677486557921 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 8394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677486557954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 8396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677486557954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 8398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677486557954 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus_17_1/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 8400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677486557954 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677486557954 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677486557962 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1677486558015 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 and the PLL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 and PLL pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 and PLL pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M_PH\" for the PLL atom sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } { { "db/pll_sd_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1741 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1677486558347 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 and the PLL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 and PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 and PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M_PH\" for the PLL atom sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1677486558347 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1 " "Successfully merged PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 and PLL pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\|pll1" {  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1677486558347 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 and the PLL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 and PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 and PLL MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M_PH\" for the PLL atom sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1677486558347 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1677486558347 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5fk1 " "Entity dcfifo_5fk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7mj1 " "Entity dcfifo_7mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klj1 " "Entity dcfifo_klj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1677486558838 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1677486558838 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMI_Display.sdc " "Synopsys Design Constraints File file not found: 'HDMI_Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677486558862 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_clk\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\|ddio_outa\[0\]~DFFLO sys_clk " "Register hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_clk\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\|ddio_outa\[0\]~DFFLO is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677486558872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677486558872 "|ov5640_hdmi|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cam_pclk " "Node: cam_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|delayed_wrptr_g\[0\] cam_pclk " "Register sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by cam_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677486558872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677486558872 "|ov5640_hdmi|cam_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_done i2c_dri:u_i2c_dr\|dri_clk " "Register i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_done is being clocked by i2c_dri:u_i2c_dr\|dri_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677486558872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677486558872 "|ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Register SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|sd_init_done is being clocked by SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1677486558872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1677486558872 "|ov5640_hdmi|SD_top:u_SD_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1677486558892 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1677486558892 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1677486558892 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1677486558892 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1677486558892 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1677486558892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2) " "Automatically promoted node sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 8354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 5914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "Automatically promoted node SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0 " "Destination node SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0" {  } { { "src/SDcard/sd_ctrl_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 2345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677486559083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0 " "Destination node SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0" {  } { { "src/SDcard/sd_init.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 2441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "src/SDcard/sd_init.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677486559083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 2614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677486559083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1677486559083 ""}  } { { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677486559083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677486559537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677486559547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677486559547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677486559557 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677486559557 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677486559567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677486559567 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677486559577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677486559667 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677486559677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677486559677 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 0 " "PLL \"sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "myip_core/PLL_sdram/sdram_PLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v" 111 0 0 } } { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 112 0 0 } } { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1677486559717 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "myip_core/PLL_sdram/sdram_PLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v" 111 0 0 } } { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 112 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1677486559717 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677486559778 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677486559800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677486560401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677486560853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677486560889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677486561487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677486561487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677486562013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/FPGAProject/tuxiangxianshi_SD/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677486562994 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677486562994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677486563191 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1677486563191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677486563191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677486563201 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677486563351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677486563374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677486563739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677486563749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677486564219 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677486564892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProject/tuxiangxianshi_SD/output_files/HDMI_Display.fit.smsg " "Generated suppressed messages file D:/FPGAProject/tuxiangxianshi_SD/output_files/HDMI_Display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677486565577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6143 " "Peak virtual memory: 6143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677486566543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 16:29:26 2023 " "Processing ended: Mon Feb 27 16:29:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677486566543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677486566543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677486566543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677486566543 ""}
