# ASIC-Design
Purdue undergraduate course ECE 337 ASIC Design Laboratory, instructed by Dr. Mark Johnson in Fall 2020.

[Catalog Description](https://engineering.purdue.edu/ECE/Academics/Undergraduates/UGO/CourseInfo/courseInfo?courseid=389.0&show=true&type=undergrad):

Introduction to standard cell design of VLSI digital circuits using VHDL hardware description language. 
Emphasis on how to write VHDL that will map readily to hardware. 
Laboratory experiments using commercial grade computer-aided design (CAD) tools for VHDL based design, schematic based logic entry, logic and VHDL simulation, automatic placement and routing, timing analysis and testing.
