;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, -1
	JMN -0, #108
	ADD #270, <1
	JMN <12, #10
	MOV @-127, 100
	MOV -7, <-20
	DJN -1, @-20
	SLT 101, <-201
	MOV @-127, 100
	ADD #270, 0
	JMN <12, #10
	SUB @121, 103
	SUB @121, 103
	SUB -7, <-120
	JMN @12, #250
	DJN -1, @-25
	SUB @121, 103
	SUB @-127, 100
	SLT 20, @12
	SUB #9, 81
	CMP #72, @200
	JMN 12, <10
	SUB @121, 103
	CMP @127, 106
	SLT 121, -1
	SLT 121, -1
	SLT 121, -1
	SUB @127, 106
	SUB @-147, 106
	SUB @-127, 100
	JMN 12, <10
	SLT 187, 209
	ADD 180, 209
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, -2
	SUB -7, <-120
	MOV -7, <-20
	SPL 1, <-2
	SPL 0, <-2
	SPL 310, 90
	SPL 0, -2
	SPL 0, -2
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
