Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e21f1a332e5f46079b9bb99ed6d94973 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot difeng_behav xil_defaultlib.difeng -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture foo of entity xil_defaultlib.difeng
Built simulation snapshot difeng_behav
