<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/VLIWMachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">VLIWMachineScheduler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="VLIWMachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- VLIWMachineScheduler.cpp - VLIW-Focused Scheduling Pass ------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// MachineScheduler schedules machine instructions after phi elimination. It</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// preserves LiveIntervals so it can be invoked before register allocation.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VLIWMachineScheduler_8h.html">llvm/CodeGen/VLIWMachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DFAPacketizer_8h.html">llvm/CodeGen/DFAPacketizer.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleHazardRecognizer_8h.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;iomanip&gt;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="VLIWMachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   42</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="VLIWMachineScheduler_8cpp.html#a2f5136400dafc719d03839d63f3204af">IgnoreBBRegPressure</a>(<span class="stringliteral">&quot;ignore-bb-reg-pressure&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                         <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="VLIWMachineScheduler_8cpp.html#a9e615f0f4193dac6a34d17ce2372c154">UseNewerCandidate</a>(<span class="stringliteral">&quot;use-newer-candidate&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                       <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="VLIWMachineScheduler_8cpp.html#a0955559a17abc04a1dd153d7265f0f14">SchedDebugVerboseLevel</a>(<span class="stringliteral">&quot;misched-verbose-level&quot;</span>,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                                <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(1));</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// Check if the scheduler should penalize instructions that are available to</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// early due to a zero-latency dependence.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="VLIWMachineScheduler_8cpp.html#a35eb4405bdb05bedf98e461e506ac3ed">CheckEarlyAvail</a>(<span class="stringliteral">&quot;check-early-avail&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                     <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// This value is used to determine if a register class is a high pressure set.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// We compute the maximum number of registers needed and divided by the total</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// available. Then, we compare the result to this value.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;float&gt;</a> <a class="code" href="VLIWMachineScheduler_8cpp.html#a77e9d2defbd1584805a6dc8ad8051162">RPThreshold</a>(<span class="stringliteral">&quot;vliw-misched-reg-pressure&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0.75<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>),</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;High register pressure threhold.&quot;</span>));</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#af5142ae192809cf76ca4335049586561">   65</a></span>&#160;<a class="code" href="classllvm_1_1VLIWResourceModel.html#af5142ae192809cf76ca4335049586561">VLIWResourceModel::VLIWResourceModel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SM)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    : <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(STI.getInstrInfo()), SchedModel(SM) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a> = <a class="code" href="classllvm_1_1VLIWResourceModel.html#a63d0e9315e9e0aba0008b5028a6c2044">createPacketizer</a>(STI);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// This hard requirement could be relaxed,</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// but for now do not let it proceed.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a> &amp;&amp; <span class="stringliteral">&quot;Unimplemented CreateTargetScheduleState.&quot;</span>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.reserve(<a class="code" href="classllvm_1_1VLIWResourceModel.html#ade9cf1272e3d9e06f924b20c531686ce">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>());</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.clear();</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a>-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#af83154580059859d63f3daa3db32bdc8">   79</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#af83154580059859d63f3daa3db32bdc8">VLIWResourceModel::reset</a>() {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.clear();</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a>-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a321e4171b0c64d6ce799d8967353e01f">   84</a></span>&#160;<a class="code" href="classllvm_1_1VLIWResourceModel.html#a321e4171b0c64d6ce799d8967353e01f">VLIWResourceModel::~VLIWResourceModel</a>() { <span class="keyword">delete</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a>; }</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// Return true if there is a dependence between SUd and SUu.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">   87</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">VLIWResourceModel::hasDependence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUd, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUu) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (SUd-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size() == 0)</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> : SUd-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// Since we do not add pseudos to packets, might as well</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">// ignore order dependencies.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.isCtrl())</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.getSUnit() == SUu &amp;&amp; <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.getLatency() &gt; 0)</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  }</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/// Check if scheduling of this SU is possible</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/// in the current packet.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/// It is _not_ precise (statefull), it is more like</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/// another heuristic. Many corner cases are figured</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// empirically.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">  108</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">VLIWResourceModel::isResourceAvailable</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTop) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">if</span> (!SU || !SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// First see if the pipeline could receive this instruction</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// in the current cycle.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">switch</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a>-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#a7d2a8458e65d32d20a3ff84610bef308">canReserveResources</a>(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()))</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::EXTRACT_SUBREG:</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::INSERT_SUBREG:</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::SUBREG_TO_REG:</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::REG_SEQUENCE:</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::IMPLICIT_DEF:</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY:</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">TargetOpcode::INLINEASM</a>:</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">TargetOpcode::INLINEASM_BR</a>:</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  }</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// Now see if there are no other dependencies to instructions already</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// in the packet.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">if</span> (IsTop) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.size(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">hasDependence</a>(<a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], SU))</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.size(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">hasDependence</a>(SU, <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]))</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/// Keep track of available resources.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a6641c29e6f96fdf149d7f9f5dddec48f">  145</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a6641c29e6f96fdf149d7f9f5dddec48f">VLIWResourceModel::reserveResources</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTop) {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordtype">bool</span> startNewCycle = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// Artificially reset state.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">if</span> (!SU) {</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html#af83154580059859d63f3daa3db32bdc8">reset</a>();</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html#a17f06d239ea8fb5c027d2e4fb9518b0a">TotalPackets</a>++;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  }</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// If this SU does not fit in the packet or the packet is now full</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// start a new one.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">isResourceAvailable</a>(SU, IsTop) ||</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.size() &gt;= <a class="code" href="classllvm_1_1VLIWResourceModel.html#ade9cf1272e3d9e06f924b20c531686ce">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>()) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html#af83154580059859d63f3daa3db32bdc8">reset</a>();</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html#a17f06d239ea8fb5c027d2e4fb9518b0a">TotalPackets</a>++;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    startNewCycle = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  }</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">switch</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">ResourcesModel</a>-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#a9d9616a84ad6dd4722956b2765d5017b">reserveResources</a>(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::EXTRACT_SUBREG:</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::INSERT_SUBREG:</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::SUBREG_TO_REG:</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::REG_SEQUENCE:</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::IMPLICIT_DEF:</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::KILL:</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::CFI_INSTRUCTION:</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">TargetOpcode::EH_LABEL</a>:</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY:</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">TargetOpcode::INLINEASM</a>:</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">TargetOpcode::INLINEASM_BR</a>:</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  }</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.push_back(SU);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Packet[&quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1VLIWResourceModel.html#a17f06d239ea8fb5c027d2e4fb9518b0a">TotalPackets</a> &lt;&lt; <span class="stringliteral">&quot;]:\n&quot;</span>);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>.size(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t[&quot;</span> &lt;&lt; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt;&lt; <span class="stringliteral">&quot;] SU(&quot;</span>);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;)\t&quot;</span>);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">Packet</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]-&gt;getInstr()-&gt;<a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>());</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">return</span> startNewCycle;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a63d0e9315e9e0aba0008b5028a6c2044">  194</a></span>&#160;<a class="code" href="classllvm_1_1VLIWResourceModel.html#a63d0e9315e9e0aba0008b5028a6c2044">VLIWResourceModel::createPacketizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">CreateTargetScheduleState</a>(STI);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/// schedule - Called back from MachineScheduler::runOnMachineFunction</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/// after setting up the current scheduling region. [RegionBegin, RegionEnd)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/// only includes instructions that have DAG nodes, not scheduling boundaries.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">  201</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">VLIWMachineScheduler::schedule</a>() {</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** MI Converging Scheduling VLIW &quot;</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                    &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>) &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">getName</a>()</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; in_func &quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>()</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; at loop depth &quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a>-&gt;<a class="code" href="classllvm_1_1MachineLoopInfo.html#ae93beacec5fc814ec8ced5fc97395759">getLoopDepth</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>) &lt;&lt; <span class="stringliteral">&quot; \n&quot;</span>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a>();</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a44c5faa549f250a26b1303eb1a3ebd47">InitDAGTopologicalSorting</a>();</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// Postprocess the DAG to add platform-specific artificial dependencies.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a>();</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit *, 8&gt;</a> TopRoots, BotRoots;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a>(TopRoots, BotRoots);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// Initialize the strategy before modifying the DAG.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>-&gt;initialize(<span class="keyword">this</span>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordtype">unsigned</span> maxH = 0;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="keywordflow">if</span> (SU.getHeight() &gt; maxH)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        maxH = SU.getHeight();</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Max Height &quot;</span> &lt;&lt; maxH &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  });</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordtype">unsigned</span> maxD = 0;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">if</span> (SU.getDepth() &gt; maxD)</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        maxD = SU.getDepth();</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Max Depth &quot;</span> &lt;&lt; maxD &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  });</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a>());</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab0a6089a219241b48de67195b03a0d60">ViewMISchedDAGs</a>)</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a>();</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">initQueues</a>(TopRoots, BotRoots);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordtype">bool</span> IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;** VLIWMachineScheduler::schedule picking next node\n&quot;</span>);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>-&gt;pickNode(IsTopNode);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (!SU)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a>())</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a>(SU, IsTopNode);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// Notify the scheduling strategy after updating the DAG.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>-&gt;schedNode(SU, IsTopNode);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a>(SU, IsTopNode);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a> == <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a> &amp;&amp; <span class="stringliteral">&quot;Nonempty unscheduled zone.&quot;</span>);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a>();</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Final schedule for &quot;</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;           &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>()-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()) &lt;&lt; <span class="stringliteral">&quot; ***\n&quot;</span>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a>();</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  });</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">  270</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">ConvergingVLIWScheduler::initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a> = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *<span class="keyword">&gt;</span>(dag);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>();</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aaa50af97a81760e0b9bca79b4812d3e5">init</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aaa50af97a81760e0b9bca79b4812d3e5">init</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// Initialize the HazardRecognizers. If itineraries don&#39;t exist, are empty, or</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="comment">// are disabled, then these HazardRecs will be disabled.</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *Itin = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>()-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a68192590595acdc9f2f03c07b9a67d73">getInstrItineraries</a>();</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keyword">delete</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a4d9b7da4f22279749e353a8cfd4ad687">HazardRec</a>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">delete</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a4d9b7da4f22279749e353a8cfd4ad687">HazardRec</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a4d9b7da4f22279749e353a8cfd4ad687">HazardRec</a> = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;CreateTargetMIHazardRecognizer(Itin, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a4d9b7da4f22279749e353a8cfd4ad687">HazardRec</a> = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;CreateTargetMIHazardRecognizer(Itin, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keyword">delete</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keyword">delete</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a44151db7d080309a772d77b69aaa1984">createVLIWResourceModel</a>(STI, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>());</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a44151db7d080309a772d77b69aaa1984">createVLIWResourceModel</a>(STI, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>());</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;MaxPressure =</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a759b27358170a48eb481884a74250716">HighPressureSets</a>.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a38c50aa8e3e9588f4f968c2e03a0cee0">assign</a>(MaxPressure.size(), <span class="keyword">false</span>);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MaxPressure.size(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordtype">unsigned</span> Limit = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a6bd1d602c14c9547579795ae70662142">getRegClassInfo</a>()-&gt;<a class="code" href="classllvm_1_1RegisterClassInfo.html#a745944b38e5f66edd43f8759c05cb017">getRegPressureSetLimit</a>(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a759b27358170a48eb481884a74250716">HighPressureSets</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] =</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        ((float)MaxPressure[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &gt; ((<span class="keywordtype">float</span>)Limit * <a class="code" href="VLIWMachineScheduler_8cpp.html#a77e9d2defbd1584805a6dc8ad8051162">RPThreshold</a>));</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!<a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a> || !<a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>) &amp;&amp;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;         <span class="stringliteral">&quot;-misched-topdown incompatible with -misched-bottomup&quot;</span>);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a44151db7d080309a772d77b69aaa1984">  305</a></span>&#160;<a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> *<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a44151db7d080309a772d77b69aaa1984">ConvergingVLIWScheduler::createVLIWResourceModel</a>(</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a>(STI, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">  310</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">ConvergingVLIWScheduler::releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PI : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordtype">unsigned</span> PredReadyCycle = PI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordtype">unsigned</span> MinLatency = PI.<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>();</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af8c871e37271deb3a0ea0f41f0c64347">MaxMinLatency</a> = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(MinLatency, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af8c871e37271deb3a0ea0f41f0c64347">MaxMinLatency</a>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> &lt; PredReadyCycle + MinLatency)</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> = PredReadyCycle + MinLatency;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  }</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2d09c302c679e8cc5d2118123aed98ca">releaseNode</a>(SU, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">  325</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">ConvergingVLIWScheduler::releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>() &amp;&amp; <span class="stringliteral">&quot;Scheduled SUnit must have instr&quot;</span>);</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html#ae97304820cc2fa8743419e91fe326834">SUnit::succ_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordtype">unsigned</span> SuccReadyCycle = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSUnit()-&gt;BotReadyCycle;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordtype">unsigned</span> MinLatency = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getLatency();</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af8c871e37271deb3a0ea0f41f0c64347">MaxMinLatency</a> = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(MinLatency, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af8c871e37271deb3a0ea0f41f0c64347">MaxMinLatency</a>);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> &lt; SuccReadyCycle + MinLatency)</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> = SuccReadyCycle + MinLatency;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  }</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2d09c302c679e8cc5d2118123aed98ca">releaseNode</a>(SU, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;}</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a1b1cf07509151d119465a18a1c381ea3">  343</a></span>&#160;<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a1b1cf07509151d119465a18a1c381ea3">ConvergingVLIWScheduler::VLIWSchedBoundary::~VLIWSchedBoundary</a>() {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">delete</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">delete</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a4d9b7da4f22279749e353a8cfd4ad687">HazardRec</a>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/// Does this SU have a hazard within the current instruction group.</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/// The scheduler supports two modes of hazard recognition. The first is the</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/// ScheduleHazardRecognizer API. It is a fully general hazard recognizer that</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/// supports highly complicated in-order reservation tables</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/// (ScoreboardHazardRecognizer) and arbitrary target-specific logic.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/// The second is a streamlined mechanism that checks for hazards based on</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/// simple counters that the scheduler itself maintains. It explicitly checks</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/// for instruction dispatch limitations, including the number of micro-ops that</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/// can dispatch per cycle.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/// TODO: Also check whether the SU must start a new group.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af46e7864fe409ea4ae6b1b56e8baa9a1">  361</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af46e7864fe409ea4ae6b1b56e8baa9a1">ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">if</span> (HazardRec-&gt;isEnabled())</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordflow">return</span> HazardRec-&gt;getHazardType(SU) != <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">unsigned</span> uops = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">getNumMicroOps</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">if</span> (IssueCount + uops &gt; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>())</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2d09c302c679e8cc5d2118123aed98ca">  372</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2d09c302c679e8cc5d2118123aed98ca">ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode</a>(</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle) {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">if</span> (ReadyCycle &lt; MinReadyCycle)</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    MinReadyCycle = ReadyCycle;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// Check for interlocks first. For the purpose of other heuristics, an</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">// instruction that cannot issue appears as if it&#39;s not in the ReadyQueue.</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">if</span> (ReadyCycle &gt; CurrCycle || checkHazard(SU))</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    Pending.push(SU);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.push(SU);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/// Move the boundary of scheduled code by one cycle.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#ae180e4a4ffc42220d0fd4b80db901fac">  387</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#ae180e4a4ffc42220d0fd4b80db901fac">ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle</a>() {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">getIssueWidth</a>();</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  IssueCount = (IssueCount &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) ? 0 : IssueCount - <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MinReadyCycle &lt; <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::numeric_limits&lt;unsigned&gt;::max</a>() &amp;&amp;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;         <span class="stringliteral">&quot;MinReadyCycle uninitialized&quot;</span>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">unsigned</span> NextCycle = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(CurrCycle + 1, MinReadyCycle);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">if</span> (!HazardRec-&gt;isEnabled()) {</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">// Bypass HazardRec virtual calls.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    CurrCycle = NextCycle;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">// Bypass getHazardType calls in case of long latency.</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">for</span> (; CurrCycle != NextCycle; ++CurrCycle) {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="keywordflow">if</span> (isTop())</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        HazardRec-&gt;AdvanceCycle();</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        HazardRec-&gt;RecedeCycle();</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    }</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  CheckPending = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Next cycle &quot;</span> &lt;&lt; <a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.getName() &lt;&lt; <span class="stringliteral">&quot; cycle &quot;</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                    &lt;&lt; CurrCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/// Move the boundary of scheduled code by one SUnit.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a5049c1efdcf61c9406251e4c41db15e0">  414</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a5049c1efdcf61c9406251e4c41db15e0">ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordtype">bool</span> startNewCycle = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// Update the reservation table.</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">if</span> (HazardRec-&gt;isEnabled()) {</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">if</span> (!isTop() &amp;&amp; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="comment">// Calls are scheduled with their preceding instructions. For bottom-up</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="comment">// scheduling, clear the pipeline state before emitting.</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      HazardRec-&gt;Reset();</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    }</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    HazardRec-&gt;EmitInstruction(SU);</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">// Update DFA model.</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  startNewCycle = ResourceModel-&gt;reserveResources(SU, isTop());</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="comment">// Check the instruction group dispatch limit.</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">// TODO: Check if this SU must end a dispatch group.</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  IssueCount += <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">getNumMicroOps</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">if</span> (startNewCycle) {</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Max instrs at cycle &quot;</span> &lt;&lt; CurrCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    bumpCycle();</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** IssueCount &quot;</span> &lt;&lt; IssueCount &lt;&lt; <span class="stringliteral">&quot; at cycle &quot;</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                      &lt;&lt; CurrCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/// Release pending ready nodes in to the available queue. This makes them</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/// visible to heuristics.</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f64e612634009b7ced96fbf06f6b445">  443</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f64e612634009b7ced96fbf06f6b445">ConvergingVLIWScheduler::VLIWSchedBoundary::releasePending</a>() {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// If the available queue is empty, it is safe to reset MinReadyCycle.</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.empty())</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    MinReadyCycle = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::numeric_limits&lt;unsigned&gt;::max</a>();</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">// Check to see if any of the pending instructions are ready to issue.  If</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">// so, add them to the available queue.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Pending.size(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = *(Pending.begin() + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordtype">unsigned</span> ReadyCycle = isTop() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordflow">if</span> (ReadyCycle &lt; MinReadyCycle)</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      MinReadyCycle = ReadyCycle;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (ReadyCycle &gt; CurrCycle)</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">if</span> (checkHazard(SU))</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.push(SU);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    Pending.remove(Pending.begin() + <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    --<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    --<a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  }</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  CheckPending = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;}</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/// Remove SU from the ready set for this boundary.</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2dbbbc058a8845ce06066006b544f7c5">  472</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2dbbbc058a8845ce06066006b544f7c5">ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.isInQueue(SU))</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.remove(<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.find(SU));</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Pending.isInQueue(SU) &amp;&amp; <span class="stringliteral">&quot;bad ready count&quot;</span>);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    Pending.remove(Pending.find(SU));</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  }</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;}</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/// If this queue only has one ready candidate, return it. As a side effect,</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/// advance the cycle until at least one node is ready. If multiple instructions</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/// are ready, return NULL.</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">  484</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice</a>() {</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">if</span> (CheckPending)</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    releasePending();</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keyword">auto</span> AdvanceCycle = [<span class="keyword">this</span>]() {</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.empty())</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.size() == 1 &amp;&amp; Pending.size() &gt; 0)</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="keywordflow">return</span> !ResourceModel-&gt;isResourceAvailable(*<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.begin(), isTop()) ||</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;             <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(*<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.begin(), isTop()) != 0;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  };</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; AdvanceCycle(); ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt;= (HazardRec-&gt;getMaxLookAhead() + MaxMinLatency) &amp;&amp;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;           <span class="stringliteral">&quot;permanent hazard&quot;</span>);</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    (void)<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    ResourceModel-&gt;reserveResources(<span class="keyword">nullptr</span>, isTop());</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    bumpCycle();</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    releasePending();</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  }</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.size() == 1)</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">return</span> *<a class="code" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>.begin();</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">  510</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">ConvergingVLIWScheduler::traceCandidate</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *Label,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                             <span class="keywordtype">int</span> Cost, <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>) {</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; Label &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; Q.<a class="code" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">getName</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.isValid())</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a>(<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.getPSet()) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;           &lt;&lt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.getUnitInc() &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;     &quot;</span>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;cost(&quot;</span> &lt;&lt; <a class="code" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3a20b4f77bd00b4f63a49ec8e08f3bf6a6">Cost</a> &lt;&lt; <span class="stringliteral">&quot;)\t&quot;</span>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*SU);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// Very detailed queue dump, to be used with higher verbosity levels.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#aba911ea9e1feddf77d47ae9112f534e0">  524</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aba911ea9e1feddf77d47ae9112f534e0">ConvergingVLIWScheduler::readyQueueVerboseDump</a>(</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q) {</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<span class="keyword">&gt;</span>(RPTracker);</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;&gt;&gt;&gt; &quot;</span> &lt;&lt; Q.<a class="code" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">getName</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">ReadyQueue::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Q.<a class="code" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Q.<a class="code" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> RPDelta;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    TempTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#a25c90e70c6038993c4ef93aff49fb987">getMaxPressureDelta</a>((*I)-&gt;getInstr(), RPDelta,</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a>(),</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    std::stringstream dbgstr;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    dbgstr &lt;&lt; <span class="stringliteral">&quot;SU(&quot;</span> &lt;&lt; std::setw(3) &lt;&lt; (*I)-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; dbgstr.str();</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a>(Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Candidate, RPDelta, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\t&quot;</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    (*I)-&gt;getInstr()-&gt;dump();</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  }</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;}</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/// isSingleUnscheduledPred - If SU2 is the only unscheduled predecessor</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/// of SU, return true (we may have duplicates)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="VLIWMachineScheduler_8cpp.html#a07cd4ba9b3cd1a7ff745d0238726dab6">  548</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="VLIWMachineScheduler_8cpp.html#a07cd4ba9b3cd1a7ff745d0238726dab6">isSingleUnscheduledPred</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU2) {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0)</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Pred : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// We found an available, but not scheduled, predecessor.</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">if</span> (!Pred.getSUnit()-&gt;isScheduled &amp;&amp; (Pred.getSUnit() != SU2))</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/// isSingleUnscheduledSucc - If SU2 is the only unscheduled successor</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/// of SU, return true (we may have duplicates)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="VLIWMachineScheduler_8cpp.html#ad85e209f5c4b8b0b4f804222439bc5ee">  563</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="VLIWMachineScheduler_8cpp.html#ad85e209f5c4b8b0b4f804222439bc5ee">isSingleUnscheduledSucc</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU2) {</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0)</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Succ : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="comment">// We found an available, but not scheduled, successor.</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">if</span> (!Succ.getSUnit()-&gt;isScheduled &amp;&amp; (Succ.getSUnit() != SU2))</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  }</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;}</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/// Check if the instruction changes the register pressure of a register in the</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/// high pressure set. The function returns a negative value if the pressure</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/// decreases and a positive value is the pressure increases. If the instruction</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/// doesn&#39;t use a high pressure register or doesn&#39;t change the register</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/// pressure, then return 0.</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">  580</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">ConvergingVLIWScheduler::pressureChange</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isBotUp) {</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code" href="namespacellvm_1_1X86II.html#a0f8eae4dc1f8612213b096103301fef5a8d230b4df405685c7dc1f1db718d7008">PD</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a>(SU);</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> : <a class="code" href="namespacellvm_1_1X86II.html#a0f8eae4dc1f8612213b096103301fef5a8d230b4df405685c7dc1f1db718d7008">PD</a>) {</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.isValid())</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// The pressure differences are computed bottom-up, so the comparison for</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// an increase is positive in the bottom direction, but negative in the</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">//  top-down direction.</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a759b27358170a48eb481884a74250716">HighPressureSets</a>[<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.getPSet()])</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keywordflow">return</span> (isBotUp ? <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.getUnitInc() : -<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.getUnitInc());</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/// Single point to compute overall scheduling cost.</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/// TODO: More heuristics will be used soon.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">  596</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">ConvergingVLIWScheduler::SchedulingCost</a>(<a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                            <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate,</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                            <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta,</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                            <span class="keywordtype">bool</span> verbose) {</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Initial trivial priority.</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordtype">int</span> ResCount = 1;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="comment">// Do not waste time on a node that is already scheduled.</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">if</span> (!SU || SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">return</span> ResCount;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;             &lt;&lt; ((Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>) ? <span class="stringliteral">&quot;(top|&quot;</span> : <span class="stringliteral">&quot;(bot|&quot;</span>));</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">// Forced priority is high.</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">isScheduleHigh</a>) {</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    ResCount += <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a>;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;H|&quot;</span>);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  }</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordtype">unsigned</span> IsAvailableAmt = 0;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// Critical path first.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>) {</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a22fcbadc45fff4fab6990448ae152ee9">isLatencyBound</a>(SU)) {</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LB|&quot;</span>);</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      ResCount += (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() * <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a8e0d2e07f9810de66c15e10d0d489a8f">ScaleTwo</a>);</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    }</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) {</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      std::stringstream dbgstr;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      dbgstr &lt;&lt; <span class="stringliteral">&quot;h&quot;</span> &lt;&lt; std::setw(3) &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &lt;&lt; <span class="stringliteral">&quot;|&quot;</span>;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; dbgstr.str();</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    });</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="comment">// If resources are available for it, multiply the</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="comment">// chance of scheduling.</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">isResourceAvailable</a>(SU, <span class="keyword">true</span>)) {</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      IsAvailableAmt = (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a> + <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aedc6b321add26cbefb719411e399115a">PriorityThree</a>);</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      ResCount += IsAvailableAmt;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;A|&quot;</span>);</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; |&quot;</span>);</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a22fcbadc45fff4fab6990448ae152ee9">isLatencyBound</a>(SU)) {</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LB|&quot;</span>);</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      ResCount += (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() * <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a8e0d2e07f9810de66c15e10d0d489a8f">ScaleTwo</a>);</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    }</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) {</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      std::stringstream dbgstr;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      dbgstr &lt;&lt; <span class="stringliteral">&quot;d&quot;</span> &lt;&lt; std::setw(3) &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &lt;&lt; <span class="stringliteral">&quot;|&quot;</span>;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; dbgstr.str();</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    });</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="comment">// If resources are available for it, multiply the</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">// chance of scheduling.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">isResourceAvailable</a>(SU, <span class="keyword">false</span>)) {</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      IsAvailableAmt = (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a> + <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aedc6b321add26cbefb719411e399115a">PriorityThree</a>);</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      ResCount += IsAvailableAmt;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;A|&quot;</span>);</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; |&quot;</span>);</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  }</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordtype">unsigned</span> NumNodesBlocking = 0;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>) {</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">// How many SUs does it block from scheduling?</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="comment">// Look at all of the successors of this node.</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="comment">// Count the number of nodes that</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="comment">// this node is the sole unscheduled node for.</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a22fcbadc45fff4fab6990448ae152ee9">isLatencyBound</a>(SU))</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>)</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="VLIWMachineScheduler_8cpp.html#a07cd4ba9b3cd1a7ff745d0238726dab6">isSingleUnscheduledPred</a>(<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSUnit(), SU))</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;          ++NumNodesBlocking;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">// How many unscheduled predecessors block this node?</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a22fcbadc45fff4fab6990448ae152ee9">isLatencyBound</a>(SU))</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PI : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="VLIWMachineScheduler_8cpp.html#ad85e209f5c4b8b0b4f804222439bc5ee">isSingleUnscheduledSucc</a>(PI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), SU))</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;          ++NumNodesBlocking;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  }</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  ResCount += (NumNodesBlocking * <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a8e0d2e07f9810de66c15e10d0d489a8f">ScaleTwo</a>);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) {</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    std::stringstream dbgstr;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    dbgstr &lt;&lt; <span class="stringliteral">&quot;blk &quot;</span> &lt;&lt; std::setw(2) &lt;&lt; NumNodesBlocking &lt;&lt; <span class="stringliteral">&quot;)|&quot;</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; dbgstr.str();</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  });</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160; </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="comment">// Factor in reg pressure as a heuristic.</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="VLIWMachineScheduler_8cpp.html#a2f5136400dafc719d03839d63f3204af">IgnoreBBRegPressure</a>) {</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="comment">// Decrease priority by the amount that register pressure exceeds the limit.</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    ResCount -= (Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() * <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a>);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">// Decrease priority if register pressure exceeds the limit.</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    ResCount -= (Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() * <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a>);</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// Decrease priority slightly if register pressure would increase over the</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="comment">// current maximum.</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    ResCount -= (Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() * <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a>);</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="comment">// If there are register pressure issues, then we remove the value added for</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="comment">// the instruction being available. The rationale is that we really don&#39;t</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">// want to schedule an instruction that causes a spill.</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">if</span> (IsAvailableAmt &amp;&amp; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">pressureChange</a>(SU, Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() != <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>) &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        (Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() || Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() ||</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;         Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>()))</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;      ResCount -= IsAvailableAmt;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) {</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;RP &quot;</span> &lt;&lt; Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;&lt; <span class="stringliteral">&quot;/&quot;</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;             &lt;&lt; Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;&lt; <span class="stringliteral">&quot;/&quot;</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;             &lt;&lt; Delta.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;&lt; <span class="stringliteral">&quot;)|&quot;</span>;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    });</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  }</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="comment">// Give preference to a zero latency instruction if the dependent</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="comment">// instruction is in the current packet.</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> &amp;&amp; <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(SU, <span class="keyword">true</span>) == 0) {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PI : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">if</span> (!PI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abf37b74e017f80f204221fe3143ab89f">isPseudo</a>() &amp;&amp; PI.<a class="code" href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a>() &amp;&amp;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;          PI.<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>() == 0 &amp;&amp;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;          <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">isInPacket</a>(PI.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>())) {</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        ResCount += <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aedc6b321add26cbefb719411e399115a">PriorityThree</a>;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Z|&quot;</span>);</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      }</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    }</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">BotQID</a> &amp;&amp; <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(SU, <span class="keyword">false</span>) == 0) {</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSUnit()-&gt;getInstr()-&gt;isPseudo() &amp;&amp; <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isAssignedRegDep() &amp;&amp;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;          <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getLatency() == 0 &amp;&amp;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;          <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">isInPacket</a>(<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSUnit())) {</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        ResCount += <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aedc6b321add26cbefb719411e399115a">PriorityThree</a>;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Z|&quot;</span>);</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      }</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    }</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  }</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// If the instruction has a non-zero latency dependence with an instruction in</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">// the current packet, then it should not be scheduled yet. The case occurs</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">// when the dependent instruction is scheduled in a new packet, so the</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="comment">// scheduler updates the current cycle and pending instructions become</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">// available.</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="VLIWMachineScheduler_8cpp.html#a35eb4405bdb05bedf98e461e506ac3ed">CheckEarlyAvail</a>) {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>) {</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;PI : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <span class="keywordflow">if</span> (PI.getLatency() &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">isInPacket</a>(PI.getSUnit())) {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;          ResCount -= <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a>;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;D|&quot;</span>);</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        }</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      }</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getLatency() &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">ResourceModel</a>-&gt;<a class="code" href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">isInPacket</a>(<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSUnit())) {</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;          ResCount -= <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;D|&quot;</span>);</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        }</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      }</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    }</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  }</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160; </div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (verbose) {</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    std::stringstream dbgstr;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    dbgstr &lt;&lt; <span class="stringliteral">&quot;Total &quot;</span> &lt;&lt; std::setw(4) &lt;&lt; ResCount &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; dbgstr.str();</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  });</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">return</span> ResCount;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;}</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/// Pick the best candidate from the top queue.</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/// TODO: getMaxPressureDelta results can be mostly cached for each SUnit during</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/// DAG building. To adjust for the current scheduling location we need to</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/// maintain the number of vreg uses remaining to be top-scheduled.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">ConvergingVLIWScheduler::CandResult</a></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">  769</a></span>&#160;<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">ConvergingVLIWScheduler::pickNodeFromQueue</a>(<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> &amp;Zone,</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                           <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate) {</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q = Zone.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a82762ba9a6d9a67d70e532100f9512cb">Available</a>;</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (<a class="code" href="VLIWMachineScheduler_8cpp.html#a0955559a17abc04a1dd153d7265f0f14">SchedDebugVerboseLevel</a> &gt; 1)</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                 <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aba911ea9e1feddf77d47ae9112f534e0">readyQueueVerboseDump</a>(RPTracker, Candidate, Q);</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;             <span class="keywordflow">else</span> Q.<a class="code" href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">dump</a>(););</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="comment">// getMaxPressureDelta temporarily modifies the tracker.</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<span class="keyword">&gt;</span>(RPTracker);</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">// BestSU remains NULL if no top candidates beat the best existing candidate.</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a>;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">ReadyQueue::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Q.<a class="code" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Q.<a class="code" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> RPDelta;</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    TempTracker.getMaxPressureDelta((*I)-&gt;getInstr(), RPDelta,</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                                    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a>(),</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                                    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keywordtype">int</span> CurrentCost = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a>(Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Candidate, RPDelta, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="comment">// Initialize the candidate if needed.</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">if</span> (!Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>) {</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a>(<span class="stringliteral">&quot;DCAND&quot;</span>, Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CurrentCost));</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">RPDelta</a> = RPDelta;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> = CurrentCost;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918">NodeOrder</a>;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    }</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// Choose node order for negative cost candidates. There is no good</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="comment">// candidate in this case.</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">if</span> (CurrentCost &lt; 0 &amp;&amp; Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> &lt; 0) {</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <span class="keywordflow">if</span> ((Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> &amp;&amp; (*I)-&gt;NodeNum &lt; Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>) ||</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;          (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">BotQID</a> &amp;&amp; (*I)-&gt;NodeNum &gt; Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)) {</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a>(<span class="stringliteral">&quot;NCAND&quot;</span>, Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CurrentCost));</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">RPDelta</a> = RPDelta;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> = CurrentCost;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918">NodeOrder</a>;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      }</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    }</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="comment">// Best cost.</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">if</span> (CurrentCost &gt; Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a>) {</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a>(<span class="stringliteral">&quot;CCAND&quot;</span>, Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CurrentCost));</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">RPDelta</a> = RPDelta;</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> = CurrentCost;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c">BestCost</a>;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    }</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="comment">// Choose an instruction that does not depend on an artificial edge.</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordtype">unsigned</span> CurrWeak = <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>));</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordtype">unsigned</span> CandWeak = <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>, (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>));</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">if</span> (CurrWeak != CandWeak) {</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <span class="keywordflow">if</span> (CurrWeak &lt; CandWeak) {</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a>(<span class="stringliteral">&quot;WCAND&quot;</span>, Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CurrentCost));</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">RPDelta</a> = RPDelta;</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> = CurrentCost;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529">Weak</a>;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      }</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    }</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">if</span> (CurrentCost == Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> &amp;&amp; Zone.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a22fcbadc45fff4fab6990448ae152ee9">isLatencyBound</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      <span class="keywordtype">unsigned</span> CurrSize, CandSize;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <span class="keywordflow">if</span> (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a>) {</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        CurrSize = (*I)-&gt;Succs.size();</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        CandSize = Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size();</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        CurrSize = (*I)-&gt;Preds.size();</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        CandSize = Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.size();</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      }</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      <span class="keywordflow">if</span> (CurrSize &gt; CandSize) {</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a>(<span class="stringliteral">&quot;SPCAND&quot;</span>, Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CurrentCost));</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">RPDelta</a> = RPDelta;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> = CurrentCost;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c">BestCost</a>;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      }</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <span class="comment">// Keep the old candidate if it&#39;s a better candidate. That is, don&#39;t use</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <span class="comment">// the subsequent tie breaker.</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <span class="keywordflow">if</span> (CurrSize != CandSize)</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    }</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="comment">// Tie breaker.</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="comment">// To avoid scheduling indeterminism, we need a tie breaker</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="comment">// for the case when cost is identical for two nodes.</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="VLIWMachineScheduler_8cpp.html#a9e615f0f4193dac6a34d17ce2372c154">UseNewerCandidate</a> &amp;&amp; CurrentCost == Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a>) {</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <span class="keywordflow">if</span> ((Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> &amp;&amp; (*I)-&gt;NodeNum &lt; Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>) ||</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;          (Q.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">BotQID</a> &amp;&amp; (*I)-&gt;NodeNum &gt; Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)) {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a>(<span class="stringliteral">&quot;TCAND&quot;</span>, Q, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CurrentCost));</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">RPDelta</a> = RPDelta;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        Candidate.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> = CurrentCost;</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        FoundCandidate = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918">NodeOrder</a>;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      }</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    }</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">// Fall through to original instruction order.</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">// Only consider node order if Candidate was chosen from this Q.</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">if</span> (FoundCandidate == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a>)</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  }</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">return</span> FoundCandidate;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">/// Pick the best candidate node from either the top or bottom queue.</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">  884</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">ConvergingVLIWScheduler::pickNodeBidrectional</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="comment">// Schedule as far as possible in the direction of no choice. This is most</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="comment">// efficient, but also provides the best heuristics for CriticalPSets.</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">pickOnlyChoice</a>()) {</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picked only Bottom\n&quot;</span>);</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> SU;</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">pickOnlyChoice</a>()) {</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picked only Top\n&quot;</span>);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">return</span> SU;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  }</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> BotCand;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="comment">// Prefer bottom scheduling when heuristics are silent.</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> BotResult =</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), BotCand);</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BotResult != <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="comment">// If either Q has a single candidate that provides the least increase in</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="comment">// Excess pressure, we can immediately schedule from that Q.</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="comment">// RegionCriticalPSets summarizes the pressure within the scheduled region and</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="comment">// affects picking from either Q. If scheduling in one direction must</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// increase pressure for one of the excess PSets, then schedule in that</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">// direction first to provide more freedom in the other direction.</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">if</span> (BotResult == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72">SingleExcess</a> || BotResult == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9">SingleCritical</a>) {</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Prefered Bottom Node\n&quot;</span>);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">return</span> BotCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  }</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="comment">// Check if the top Q has a better candidate.</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> TopCand;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> TopResult =</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), TopCand);</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopResult != <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160; </div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">if</span> (TopResult == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72">SingleExcess</a> || TopResult == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9">SingleCritical</a>) {</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Prefered Top Node\n&quot;</span>);</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordflow">return</span> TopCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  }</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">// If either Q has a single candidate that minimizes pressure above the</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="comment">// original region&#39;s pressure pick it.</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">if</span> (BotResult == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6">SingleMax</a>) {</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Prefered Bottom Node SingleMax\n&quot;</span>);</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">return</span> BotCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  }</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">if</span> (TopResult == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6">SingleMax</a>) {</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Prefered Top Node SingleMax\n&quot;</span>);</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keywordflow">return</span> TopCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  }</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordflow">if</span> (TopCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a> &gt; BotCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">SCost</a>) {</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Prefered Top Node Cost\n&quot;</span>);</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordflow">return</span> TopCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  }</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="comment">// Otherwise prefer the bottom candidate in node order.</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Prefered Bottom in Node order\n&quot;</span>);</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">return</span> BotCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;}</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/// Pick the best node to balance the schedule. Implements MachineSchedStrategy.</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">  950</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">ConvergingVLIWScheduler::pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a>()) {</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a82762ba9a6d9a67d70e532100f9512cb">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a3d16717178e1d9f2818eb8482ea3df91">Pending</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;           <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a82762ba9a6d9a67d70e532100f9512cb">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a3d16717178e1d9f2818eb8482ea3df91">Pending</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp; <span class="stringliteral">&quot;ReadyQ garbage&quot;</span>);</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  }</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>) {</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    SU = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">pickOnlyChoice</a>();</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">if</span> (!SU) {</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;      <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> TopCand;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> TopResult =</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;          <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), TopCand);</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopResult != <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      (void)TopResult;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      SU = TopCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    }</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>) {</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    SU = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">pickOnlyChoice</a>();</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="keywordflow">if</span> (!SU) {</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      <a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> BotCand;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;      <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> BotResult =</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;          <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a>(<a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>, <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), BotCand);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BotResult != <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;      (void)BotResult;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      SU = BotCand.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">SU</a>;</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    }</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    SU = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">pickNodeBidrectional</a>(IsTopNode);</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  }</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">isTopReady</a>())</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2dbbbc058a8845ce06066006b544f7c5">removeReady</a>(SU);</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">isBottomReady</a>())</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2dbbbc058a8845ce06066006b544f7c5">removeReady</a>(SU);</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160; </div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** &quot;</span> &lt;&lt; (IsTopNode ? <span class="stringliteral">&quot;Top&quot;</span> : <span class="stringliteral">&quot;Bottom&quot;</span>)</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; Scheduling instruction in cycle &quot;</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                    &lt;&lt; (IsTopNode ? <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f6e6e08cf13bdeb2c3c2fb098245584">CurrCycle</a> : <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f6e6e08cf13bdeb2c3c2fb098245584">CurrCycle</a>) &lt;&lt; <span class="stringliteral">&quot; (&quot;</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                    &lt;&lt; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">reportPackets</a>() &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;             <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*SU));</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">return</span> SU;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;}</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/// Update the scheduler&#39;s state after scheduling a node. This is the same node</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/// that was just returned by pickNode(). However, VLIWMachineScheduler needs</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/// to update it&#39;s state based on the current cycle before MachineSchedStrategy</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/// does.</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">  999</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">ConvergingVLIWScheduler::schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) {</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">if</span> (IsTopNode) {</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a5049c1efdcf61c9406251e4c41db15e0">bumpNode</a>(SU);</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f6e6e08cf13bdeb2c3c2fb098245584">CurrCycle</a>;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a5049c1efdcf61c9406251e4c41db15e0">bumpNode</a>(SU);</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> = <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a>.<a class="code" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f6e6e08cf13bdeb2c3c2fb098245584">CurrCycle</a>;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  }</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_abfdd9a95217810c69b2557060a130318"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">llvm::ScheduleDAGMI::updateQueues</a></div><div class="ttdeci">void updateQueues(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Update scheduler DAG and queues after scheduling an instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00917">MachineScheduler.cpp:917</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a5a618dd1729d8f46e2dd64095f891cea"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">llvm::ScheduleDAGMILive::getRegPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getRegPressure() const</div><div class="ttdoc">Get register pressure for the entire scheduling region before scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00457">MachineScheduler.h:457</a></div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a8b7babb023cad0842f5a177e7abe3651"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">llvm::ScheduleDAGMI::viewGraph</a></div><div class="ttdeci">void viewGraph() override</div><div class="ttdoc">Out-of-line implementation with no arguments is handy for gdb.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l04138">MachineScheduler.cpp:4138</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a61a4a769784e3da32d297c2752646aee"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">llvm::ReadyQueue::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00638">MachineScheduler.cpp:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_aef655ef720977fd68fbd4bf24b5ab3d8"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">llvm::ConvergingVLIWScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00270">VLIWMachineScheduler.cpp:270</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a04a2c04f918397dbac27a79e58807136"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">llvm::ScheduleDAGMILive::scheduleMI</a></div><div class="ttdeci">void scheduleMI(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Move an instruction and update register pressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01571">MachineScheduler.cpp:1571</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a94f78042fbba3ea4cd1004353daa46aa"><div class="ttname"><a href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">llvm::SUnit::NumPredsLeft</a></div><div class="ttdeci">unsigned NumPredsLeft</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00268">ScheduleDAG.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWMachineScheduler_html_a6bd1d602c14c9547579795ae70662142"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html#a6bd1d602c14c9547579795ae70662142">llvm::VLIWMachineScheduler::getRegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * getRegClassInfo()</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00079">VLIWMachineScheduler.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a3bee087d8d270d2eb8823dc5b9dd4e0e"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">llvm::ConvergingVLIWScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the best node to balance the schedule. Implements MachineSchedStrategy.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00950">VLIWMachineScheduler.cpp:950</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_adb98e755dacbd7d91a9910fe4dcea63c"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">llvm::ConvergingVLIWScheduler::pickNodeBidrectional</a></div><div class="ttdeci">SUnit * pickNodeBidrectional(bool &amp;IsTopNode)</div><div class="ttdoc">Pick the best candidate node from either the top or bottom queue.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00884">VLIWMachineScheduler.cpp:884</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00278">ScheduleDAGInstrs.h:278</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00411">README-SSE.txt:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiff_html"><div class="ttname"><a href="classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdoc">List of PressureChanges in order of increasing, unique PSetID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00140">RegisterPressure.h:140</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_af8c871e37271deb3a0ea0f41f0c64347"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af8c871e37271deb3a0ea0f41f0c64347">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency</a></div><div class="ttdeci">unsigned MaxMinLatency</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00145">VLIWMachineScheduler.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html_a7d2a8458e65d32d20a3ff84610bef308"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html#a7d2a8458e65d32d20a3ff84610bef308">llvm::DFAPacketizer::canReserveResources</a></div><div class="ttdeci">bool canReserveResources(const MCInstrDesc *MID)</div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8cpp_source.html#l00055">DFAPacketizer.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00118">MachineBasicBlock.cpp:118</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0081c790ccede18428a2821d166ef6c7"><div class="ttname"><a href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown</div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a4afc92f2d387ce9eb2c2647dec8bf92a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">llvm::ReadyQueue::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00560">MachineScheduler.h:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_aba911ea9e1feddf77d47ae9112f534e0"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aba911ea9e1feddf77d47ae9112f534e0">llvm::ConvergingVLIWScheduler::readyQueueVerboseDump</a></div><div class="ttdeci">void readyQueueVerboseDump(const RegPressureTracker &amp;RPTracker, SchedCandidate &amp;Candidate, ReadyQueue &amp;Q)</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00524">VLIWMachineScheduler.cpp:524</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_af5142ae192809cf76ca4335049586561"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#af5142ae192809cf76ca4335049586561">llvm::VLIWResourceModel::VLIWResourceModel</a></div><div class="ttdeci">VLIWResourceModel(const TargetSubtargetInfo &amp;STI, const TargetSchedModel *SM)</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00065">VLIWMachineScheduler.cpp:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4c1f7e0dc3af92b9cfd0d5d11231ddc1">llvm::ISD::EH_LABEL</a></div><div class="ttdeci">@ EH_LABEL</div><div class="ttdoc">EH_LABEL - Represents a label in mid basic block used to track locations needed for debug and excepti...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01032">ISDOpcodes.h:1032</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a40c2dfbd170941dd4d20ee9b60c9d49d"><div class="ttname"><a href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">llvm::SUnit::NumSuccsLeft</a></div><div class="ttdeci">unsigned NumSuccsLeft</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72">llvm::ConvergingVLIWScheduler::SingleExcess</a></div><div class="ttdeci">@ SingleExcess</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00108">VLIWMachineScheduler.h:108</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">llvm::ConvergingVLIWScheduler::SchedCandidate</a></div><div class="ttdoc">Store the state used by ConvergingVLIWScheduler heuristics, required for the lifetime of one invocati...</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00092">VLIWMachineScheduler.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdoc">Is a function call.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="aRegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a36231f2afc68d76cf54a3d4a8f87a70a"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a36231f2afc68d76cf54a3d4a8f87a70a">llvm::VLIWResourceModel::hasDependence</a></div><div class="ttdeci">virtual bool hasDependence(const SUnit *SUd, const SUnit *SUu)</div><div class="ttdoc">Return true if there is a dependence between SUd and SUu.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00087">VLIWMachineScheduler.cpp:87</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a8cd3eede9e2a32c7139cc5c7c481e08b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">llvm::ScheduleDAGInstrs::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdoc">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00242">ScheduleDAGInstrs.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a0f5aea0b37a8ee856681544e5b97326d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">llvm::ScheduleDAGMI::postprocessDAG</a></div><div class="ttdeci">void postprocessDAG()</div><div class="ttdoc">Apply each ScheduleDAGMutation step in order.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00862">MachineScheduler.cpp:862</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_ad85e209f5c4b8b0b4f804222439bc5ee"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#ad85e209f5c4b8b0b4f804222439bc5ee">isSingleUnscheduledSucc</a></div><div class="ttdeci">static bool isSingleUnscheduledSucc(SUnit *SU, SUnit *SU2)</div><div class="ttdoc">isSingleUnscheduledSucc - If SU2 is the only unscheduled successor of SU, return true (we may have du...</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00563">VLIWMachineScheduler.cpp:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a759b27358170a48eb481884a74250716"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a759b27358170a48eb481884a74250716">llvm::ConvergingVLIWScheduler::HighPressureSets</a></div><div class="ttdeci">SmallVector&lt; bool &gt; HighPressureSets</div><div class="ttdoc">List of pressure sets that have a high pressure level in the region.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00215">VLIWMachineScheduler.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00357">RegisterPressure.h:357</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abe81e601b8bee5b30f838230fd86e39f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const</div><div class="ttdoc">Create machine specific model for scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01833">TargetInstrInfo.h:1833</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWMachineScheduler_html"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html">llvm::VLIWMachineScheduler</a></div><div class="ttdoc">Extend the standard ScheduleDAGMILive to provide more context and override the top-level schedule() d...</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00069">VLIWMachineScheduler.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_aec3a207144e92605c097cfddfc1ea1b4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">PressureDiff &amp; getPressureDiff(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00463">MachineScheduler.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6">llvm::ConvergingVLIWScheduler::SingleMax</a></div><div class="ttdeci">@ SingleMax</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00110">VLIWMachineScheduler.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_a9e615f0f4193dac6a34d17ce2372c154"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#a9e615f0f4193dac6a34d17ce2372c154">UseNewerCandidate</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; UseNewerCandidate(&quot;use-newer-candidate&quot;, cl::Hidden, cl::init(true))</div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a34187a370b7c8eb6b6d180ac6faccf29"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">llvm::ConvergingVLIWScheduler::PriorityOne</a></div><div class="ttdeci">static constexpr unsigned PriorityOne</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00118">VLIWMachineScheduler.h:118</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_a2f5136400dafc719d03839d63f3204af"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#a2f5136400dafc719d03839d63f3204af">IgnoreBBRegPressure</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; IgnoreBBRegPressure(&quot;ignore-bb-reg-pressure&quot;, cl::Hidden, cl::init(false))</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00286">MachineScheduler.h:286</a></div></div>
<div class="ttc" id="anamespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00877">SparseBitVector.h:877</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a569fc4139bec0217794e9f830d6ba852"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">llvm::ScheduleDAGMI::checkSchedLimit</a></div><div class="ttdeci">bool checkSchedLimit()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00773">MachineScheduler.cpp:773</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_a35eb4405bdb05bedf98e461e506ac3ed"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#a35eb4405bdb05bedf98e461e506ac3ed">CheckEarlyAvail</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; CheckEarlyAvail(&quot;check-early-avail&quot;, cl::Hidden, cl::init(true))</div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_ae92e52d0090af0f8abe764f84b20fd98"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">llvm::ConvergingVLIWScheduler::PriorityTwo</a></div><div class="ttdeci">static constexpr unsigned PriorityTwo</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00119">VLIWMachineScheduler.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a68192590595acdc9f2f03c07b9a67d73"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a68192590595acdc9f2f03c07b9a67d73">llvm::TargetSchedModel::getInstrItineraries</a></div><div class="ttdeci">const InstrItineraryData * getInstrItineraries() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00082">TargetSchedule.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae0b8da4dfde85d4ddc32359ca52dc493"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">llvm::SUnit::isTopReady</a></div><div class="ttdeci">bool isTopReady() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00446">ScheduleDAG.h:446</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aRegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af8c97fda1a0fecd51065dc8a3ce566a3"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">llvm::ConvergingVLIWScheduler::traceCandidate</a></div><div class="ttdeci">void traceCandidate(const char *Label, const ReadyQueue &amp;Q, SUnit *SU, int Cost, PressureChange P=PressureChange())</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00510">VLIWMachineScheduler.cpp:510</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a3668b7c35103540be55d96cd68948f43"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">llvm::ScheduleDAGMILive::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit * &gt; TopRoots, ArrayRef&lt; SUnit * &gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01561">MachineScheduler.cpp:1561</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a241c866b4c0500ad383acfd1d87d3983"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">llvm::ConvergingVLIWScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00325">VLIWMachineScheduler.cpp:325</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdeci">@ INLINEASM</div><div class="ttdoc">INLINEASM - Represents an inline asm block.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01024">ISDOpcodes.h:1024</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_add5e3e74f2db8e669b830ae35edc8c02"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">llvm::ScheduleDAGMILive::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01348">MachineScheduler.cpp:1348</a></div></div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">llvm::ConvergingVLIWScheduler::TopQID</a></div><div class="ttdeci">@ TopQID</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00219">VLIWMachineScheduler.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_aa1dfdcdc657e12c47e72d9dbe251ac85"><div class="ttname"><a href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">llvm::SUnit::BotReadyCycle</a></div><div class="ttdeci">unsigned BotReadyCycle</div><div class="ttdoc">Cycle relative to end when node is ready.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00300">ScheduleDAG.h:300</a></div></div>
<div class="ttc" id="aScheduleHazardRecognizer_8h_html"><div class="ttname"><a href="ScheduleHazardRecognizer_8h.html">ScheduleHazardRecognizer.h</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_a77e9d2defbd1584805a6dc8ad8051162"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#a77e9d2defbd1584805a6dc8ad8051162">RPThreshold</a></div><div class="ttdeci">static cl::opt&lt; float &gt; RPThreshold(&quot;vliw-misched-reg-pressure&quot;, cl::Hidden, cl::init(0.75f), cl::desc(&quot;High register pressure threhold.&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00098">TargetInstrInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a2fdb857df4be03c47fa40a69110b84a8"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a2fdb857df4be03c47fa40a69110b84a8">llvm::TargetSchedModel::getIssueWidth</a></div><div class="ttdeci">unsigned getIssueWidth() const</div><div class="ttdoc">Maximum number of micro-ops that may be scheduled per cycle.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00098">TargetSchedule.h:98</a></div></div>
<div class="ttc" id="aMachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">llvm::ConvergingVLIWScheduler::BotQID</a></div><div class="ttdeci">@ BotQID</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00219">VLIWMachineScheduler.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ac198a5fb130b4c09836ba20e01b4290d"><div class="ttname"><a href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">llvm::SUnit::isBottomReady</a></div><div class="ttdeci">bool isBottomReady() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00449">ScheduleDAG.h:449</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html_a589e1a7e9a8a095d8d01ff8ba32b3d14"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">llvm::RegPressureDelta::CurrentMax</a></div><div class="ttdeci">PressureChange CurrentMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00241">RegisterPressure.h:241</a></div></div>
<div class="ttc" id="aInlineOrder_8cpp_html_a7ee6f0cb51c3b9056199e9a0001fe8c3a20b4f77bd00b4f63a49ec8e08f3bf6a6"><div class="ttname"><a href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3a20b4f77bd00b4f63a49ec8e08f3bf6a6">InlinePriorityMode::Cost</a></div><div class="ttdeci">@ Cost</div></div>
<div class="ttc" id="ainclude_2llvm_2Demangle_2README_8txt_html_a9d56f6c541a0ab888755f9bc198b8eca"><div class="ttname"><a href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a></div><div class="ttdeci">Itanium Name Demangler i e convert the string _Z1fv into f()&quot;. You can also use the CRTP base ManglingParser to perform some simple analysis on the mangled name</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a7faf5b0345dd1c2fd4b60d7f5108f3b5"><div class="ttname"><a href="classllvm_1_1SUnit.html#a7faf5b0345dd1c2fd4b60d7f5108f3b5">llvm::SUnit::isScheduleHigh</a></div><div class="ttdeci">bool isScheduleHigh</div><div class="ttdoc">True if preferable to schedule high.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00285">ScheduleDAG.h:285</a></div></div>
<div class="ttc" id="aGVN_8cpp_html_ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b"><div class="ttname"><a href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">AvailabilityState::Available</a></div><div class="ttdeci">@ Available</div><div class="ttdoc">We know the block is fully available. This is a fixpoint.</div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a72c1f9735ae80acb1e429fa095ce3739"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">llvm::ConvergingVLIWScheduler::pressureChange</a></div><div class="ttdeci">int pressureChange(const SUnit *SU, bool isBotUp)</div><div class="ttdoc">Check if the instruction changes the register pressure of a register in the high pressure set.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00580">VLIWMachineScheduler.cpp:580</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">llvm::ConvergingVLIWScheduler::NoCand</a></div><div class="ttdeci">@ NoCand</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00106">VLIWMachineScheduler.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_afe1bde7001d7b6a70198dc827f4a28e2"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00545">MachineScheduler.h:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00073">DFAPacketizer.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a6d0a0b4903e8d4d12c98b0f43fe83878"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">llvm::ScheduleDAGMI::findRootsAndBiasEdges</a></div><div class="ttdeci">void findRootsAndBiasEdges(SmallVectorImpl&lt; SUnit * &gt; &amp;TopRoots, SmallVectorImpl&lt; SUnit * &gt; &amp;BotRoots)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00868">MachineScheduler.cpp:868</a></div></div>
<div class="ttc" id="aDFAPacketizer_8h_html"><div class="ttname"><a href="DFAPacketizer_8h.html">DFAPacketizer.h</a></div></div>
<div class="ttc" id="aTargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_abf37b74e017f80f204221fe3143ab89f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abf37b74e017f80f204221fe3143ab89f">llvm::MachineInstr::isPseudo</a></div><div class="ttdeci">bool isPseudo(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this is a pseudo instruction that doesn't correspond to a real machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00852">MachineInstr.h:852</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a9b1bc7ac4c6a5eb2974a5fe039a629d3"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">llvm::ConvergingVLIWScheduler::Bot</a></div><div class="ttdeci">VLIWSchedBoundary Bot</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00212">VLIWMachineScheduler.h:212</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html_aff9c3b403c6d4af795dd8be1c9612240"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">llvm::RegPressureDelta::Excess</a></div><div class="ttdeci">PressureChange Excess</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00239">RegisterPressure.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_af83154580059859d63f3daa3db32bdc8"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#af83154580059859d63f3daa3db32bdc8">llvm::VLIWResourceModel::reset</a></div><div class="ttdeci">virtual void reset()</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00079">VLIWMachineScheduler.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a70cc4724751ac8752aacd038a455a1c9"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">llvm::ConvergingVLIWScheduler::Top</a></div><div class="ttdeci">VLIWSchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00211">VLIWMachineScheduler.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918">llvm::ConvergingVLIWScheduler::NodeOrder</a></div><div class="ttdeci">@ NodeOrder</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00107">VLIWMachineScheduler.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">llvm::ConvergingVLIWScheduler::CandResult</a></div><div class="ttdeci">CandResult</div><div class="ttdoc">Represent the type of SchedCandidate found within a single queue.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00105">VLIWMachineScheduler.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529">llvm::ConvergingVLIWScheduler::Weak</a></div><div class="ttdeci">@ Weak</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00113">VLIWMachineScheduler.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a2a6f92b9c5aba34d3b07f3ebe229ccff"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">llvm::SUnit::TopReadyCycle</a></div><div class="ttdeci">unsigned TopReadyCycle</div><div class="ttdoc">Cycle relative to start when node is ready.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00299">ScheduleDAG.h:299</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html">llvm::VLIWResourceModel</a></div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00031">VLIWMachineScheduler.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_a1f6ee31ad507dd548edfd2fa1fa91b23"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">llvm::ReadyQueue::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00562">MachineScheduler.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_af46e7864fe409ea4ae6b1b56e8baa9a1"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#af46e7864fe409ea4ae6b1b56e8baa9a1">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard</a></div><div class="ttdeci">bool checkHazard(SUnit *SU)</div><div class="ttdoc">Does this SU have a hazard within the current instruction group.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00361">VLIWMachineScheduler.cpp:361</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWMachineScheduler_html_ad25e72e64bc7ed157b69c60e85b4061e"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Schedule - This is called back from ScheduleDAGInstrs::Run() when it's time to do some work.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00201">VLIWMachineScheduler.cpp:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_afa113683bb9cebc99c2711ac4a4c36dd"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#afa113683bb9cebc99c2711ac4a4c36dd">llvm::VLIWResourceModel::isResourceAvailable</a></div><div class="ttdeci">virtual bool isResourceAvailable(SUnit *SU, bool IsTop)</div><div class="ttdoc">Check if scheduling of this SU is possible in the current packet.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00108">VLIWMachineScheduler.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae97304820cc2fa8743419e91fe326834"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae97304820cc2fa8743419e91fe326834">llvm::SUnit::succ_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00260">ScheduleDAG.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a93aaa6653570715ab620a108c4a8dc1a"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a93aaa6653570715ab620a108c4a8dc1a">llvm::VLIWResourceModel::ResourcesModel</a></div><div class="ttdeci">DFAPacketizer * ResourcesModel</div><div class="ttdoc">ResourcesModel - Represents VLIW state.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00038">VLIWMachineScheduler.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a3d16717178e1d9f2818eb8482ea3df91"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a3d16717178e1d9f2818eb8482ea3df91">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending</a></div><div class="ttdeci">ReadyQueue Pending</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00131">VLIWMachineScheduler.h:131</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a4d9b7da4f22279749e353a8cfd4ad687"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a4d9b7da4f22279749e353a8cfd4ad687">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec</a></div><div class="ttdeci">ScheduleHazardRecognizer * HazardRec</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00134">VLIWMachineScheduler.h:134</a></div></div>
<div class="ttc" id="aTargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a788886ebcf4427cbaef1b29089eb0ff3"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a788886ebcf4427cbaef1b29089eb0ff3">llvm::VLIWResourceModel::isInPacket</a></div><div class="ttdeci">bool isInPacket(SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00061">VLIWMachineScheduler.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af64a330eb150020132eb5c092cb3f454"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">llvm::ConvergingVLIWScheduler::SchedulingCost</a></div><div class="ttdeci">virtual int SchedulingCost(ReadyQueue &amp;Q, SUnit *SU, SchedCandidate &amp;Candidate, RegPressureDelta &amp;Delta, bool verbose)</div><div class="ttdoc">Single point to compute overall scheduling cost.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00596">VLIWMachineScheduler.cpp:596</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html_a25c90e70c6038993c4ef93aff49fb987"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a25c90e70c6038993c4ef93aff49fb987">llvm::RegPressureTracker::getMaxPressureDelta</a></div><div class="ttdeci">void getMaxPressureDelta(const MachineInstr *MI, RegPressureDelta &amp;Delta, ArrayRef&lt; PressureChange &gt; CriticalPSets, ArrayRef&lt; unsigned &gt; MaxPressureLimit)</div><div class="ttdoc">Find the pressure set with the most change beyond its pressure limit after traversing this instructio...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00501">RegisterPressure.h:501</a></div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00031">MathExtras.h:31</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a5049c1efdcf61c9406251e4c41db15e0"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a5049c1efdcf61c9406251e4c41db15e0">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode</a></div><div class="ttdeci">void bumpNode(SUnit *SU)</div><div class="ttdoc">Move the boundary of scheduled code by one SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00414">VLIWMachineScheduler.cpp:414</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureChange_html_a1eef24878593ee0080b20b96ce3eb4c4"><div class="ttname"><a href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">llvm::PressureChange::getUnitInc</a></div><div class="ttdeci">int getUnitInc() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00124">RegisterPressure.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00582">MachineFunction.cpp:582</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3c2bb9e82e28af11ea7a7deaef40aea4"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName</a></div><div class="ttdeci">virtual const char * getRegPressureSetName(unsigned Idx) const =0</div><div class="ttdoc">Get the name of this register unit pressure set.</div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html_a277da5755f2b30ebcebdba51d0de1acf"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">llvm::RegPressureDelta::CriticalMax</a></div><div class="ttdeci">PressureChange CriticalMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00240">RegisterPressure.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a6641c29e6f96fdf149d7f9f5dddec48f"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a6641c29e6f96fdf149d7f9f5dddec48f">llvm::VLIWResourceModel::reserveResources</a></div><div class="ttdeci">virtual bool reserveResources(SUnit *SU, bool IsTop)</div><div class="ttdoc">Keep track of available resources.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00145">VLIWMachineScheduler.cpp:145</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterPressure_html_af444f3c79d12bb654d6477d629cbe7c0"><div class="ttname"><a href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">llvm::RegisterPressure::MaxSetPressure</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; MaxSetPressure</div><div class="ttdoc">Map of max reg pressure indexed by pressure set ID, not class ID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00049">RegisterPressure.h:49</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a182e6f52457bd2fbe2644fd0157378bd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">llvm::ScheduleDAGMILive::getRegionCriticalPSets</a></div><div class="ttdeci">const std::vector&lt; PressureChange &gt; &amp; getRegionCriticalPSets() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00459">MachineScheduler.h:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a8e0d2e07f9810de66c15e10d0d489a8f"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a8e0d2e07f9810de66c15e10d0d489a8f">llvm::ConvergingVLIWScheduler::ScaleTwo</a></div><div class="ttdeci">static constexpr unsigned ScaleTwo</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00121">VLIWMachineScheduler.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a01b02e76c87211e7084ec17f18a2d16f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">llvm::ScheduleDAGMI::dumpSchedule</a></div><div class="ttdeci">void dumpSchedule() const</div><div class="ttdoc">dump the scheduled Sequence.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01084">MachineScheduler.cpp:1084</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary</a></div><div class="ttdoc">Each Scheduling boundary is associated with ready queues.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00126">VLIWMachineScheduler.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a0318c90d99b85c47bc82d9e0844462f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">std::unique_ptr&lt; MachineSchedStrategy &gt; SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00277">MachineScheduler.h:277</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a7f64e612634009b7ced96fbf06f6b445"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f64e612634009b7ced96fbf06f6b445">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releasePending</a></div><div class="ttdeci">void releasePending()</div><div class="ttdoc">Release pending ready nodes in to the available queue.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00443">VLIWMachineScheduler.cpp:443</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00265">MachineBasicBlock.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00273">MachineScheduler.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_aa2eeb18e9cfc30d257ccfccc5891c435"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#aa2eeb18e9cfc30d257ccfccc5891c435">llvm::VLIWResourceModel::Packet</a></div><div class="ttdeci">SmallVector&lt; SUnit * &gt; Packet</div><div class="ttdoc">Local packet/bundle model.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00044">VLIWMachineScheduler.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac90e8349a5117f988bbb4cf8bf8c5f9f"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">llvm::ReadyQueue::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00547">MachineScheduler.h:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ac2dafe98c88d43b256622413886e2152"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">llvm::ScheduleDAGMI::placeDebugValues</a></div><div class="ttdeci">void placeDebugValues()</div><div class="ttdoc">Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00928">MachineScheduler.cpp:928</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html_aa2aa15f4b12628474dcfe9b2b9f2a2ac"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">llvm::DFAPacketizer::clearResources</a></div><div class="ttdeci">void clearResources()</div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00090">DFAPacketizer.h:90</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a7f6e6e08cf13bdeb2c3c2fb098245584"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a7f6e6e08cf13bdeb2c3c2fb098245584">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle</a></div><div class="ttdeci">unsigned CurrCycle</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00137">VLIWMachineScheduler.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5638cb35554a0468f4c7a860e9c1ab47"><div class="ttname"><a href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp</div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a187af70a733b698fbe59b50ff1fa0073"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">llvm::ConvergingVLIWScheduler::DAG</a></div><div class="ttdeci">VLIWMachineScheduler * DAG</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00207">VLIWMachineScheduler.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86II_html_a0f8eae4dc1f8612213b096103301fef5a8d230b4df405685c7dc1f1db718d7008"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a0f8eae4dc1f8612213b096103301fef5a8d230b4df405685c7dc1f1db718d7008">llvm::X86II::PD</a></div><div class="ttdeci">@ PD</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00792">X86BaseInfo.h:792</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00516">MachineInstr.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a8742ed4740b887868143aa8a64b9f4ce"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">llvm::ScheduleDAGMILive::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00454">MachineScheduler.h:454</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c">llvm::ConvergingVLIWScheduler::BestCost</a></div><div class="ttdeci">@ BestCost</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00112">VLIWMachineScheduler.h:112</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_a2675de1d8479c7b00387979714da43f7"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00806">BasicAliasAnalysis.cpp:806</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_a0955559a17abc04a1dd153d7265f0f14"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#a0955559a17abc04a1dd153d7265f0f14">SchedDebugVerboseLevel</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; SchedDebugVerboseLevel(&quot;misched-verbose-level&quot;, cl::Hidden, cl::init(1))</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00283">MachineScheduler.h:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a6c89ab9b69b3bcaa536702845fd9542d"><div class="ttname"><a href="classllvm_1_1SDep.html#a6c89ab9b69b3bcaa536702845fd9542d">llvm::SDep::isAssignedRegDep</a></div><div class="ttdeci">bool isAssignedRegDep() const</div><div class="ttdoc">Tests if this is a Data dependence that is associated with a register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00211">ScheduleDAG.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_adc6870d8a702ca4f480785afd7a1eba7"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">llvm::TargetSchedModel::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return the number of issue slots required for this MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00091">TargetSchedule.cpp:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a17f06d239ea8fb5c027d2e4fb9518b0a"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a17f06d239ea8fb5c027d2e4fb9518b0a">llvm::VLIWResourceModel::TotalPackets</a></div><div class="ttdeci">unsigned TotalPackets</div><div class="ttdoc">Total packets created.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00047">VLIWMachineScheduler.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_a745944b38e5f66edd43f8759c05cb017"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a745944b38e5f66edd43f8759c05cb017">llvm::RegisterClassInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(unsigned Idx) const</div><div class="ttdoc">Get the register unit limit for the given pressure set index.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00142">RegisterClassInfo.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac382b8e28fb3d7992c04e6362c3b5295"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">llvm::ReadyQueue::iterator</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00558">MachineScheduler.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_ade9cf1272e3d9e06f924b20c531686ce"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#ade9cf1272e3d9e06f924b20c531686ce">llvm::VLIWResourceModel::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00040">VLIWMachineScheduler.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a547811c189bc99f76bf3e59c8ac547d1"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a547811c189bc99f76bf3e59c8ac547d1">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a></div><div class="ttdeci">VLIWResourceModel * ResourceModel</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00135">VLIWMachineScheduler.h:135</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdoc">Store the effects of a change in pressure on things that MI scheduler cares about.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00238">RegisterPressure.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ad2b3e1939f6f39819ad55c714deefad6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00122">ScheduleDAGInstrs.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_ab76f5e165cdf261f940b854e739a789b"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">llvm::ConvergingVLIWScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">Update the scheduler's state after scheduling a node.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00999">VLIWMachineScheduler.cpp:999</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html_ac4384acfabedebaf6fd9a05d86109f47"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">llvm::ReadyQueue::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00552">MachineScheduler.h:552</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">llvm::ScheduleHazardRecognizer::NoHazard</a></div><div class="ttdeci">@ NoHazard</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00038">ScheduleHazardRecognizer.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a38c50aa8e3e9588f4f968c2e03a0cee0"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a38c50aa8e3e9588f4f968c2e03a0cee0">llvm::SmallVectorImpl::assign</a></div><div class="ttdeci">void assign(size_type NumElts, ValueParamT Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00708">SmallVector.h:708</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a321e4171b0c64d6ce799d8967353e01f"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a321e4171b0c64d6ce799d8967353e01f">llvm::VLIWResourceModel::~VLIWResourceModel</a></div><div class="ttdeci">virtual ~VLIWResourceModel()</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00084">VLIWMachineScheduler.cpp:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a70e4bd877aac0a63c10463277c9a52c5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00331">MachineScheduler.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdeci">@ INLINEASM_BR</div><div class="ttdoc">INLINEASM_BR - Branching version of inline asm. Used by asm-goto.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01027">ISDOpcodes.h:1027</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8cpp_html_a07cd4ba9b3cd1a7ff745d0238726dab6"><div class="ttname"><a href="VLIWMachineScheduler_8cpp.html#a07cd4ba9b3cd1a7ff745d0238726dab6">isSingleUnscheduledPred</a></div><div class="ttdeci">static bool isSingleUnscheduledPred(SUnit *SU, SUnit *SU2)</div><div class="ttdoc">isSingleUnscheduledPred - If SU2 is the only unscheduled predecessor of SU, return true (we may have ...</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00548">VLIWMachineScheduler.cpp:548</a></div></div>
<div class="ttc" id="aVLIWMachineScheduler_8h_html"><div class="ttname"><a href="VLIWMachineScheduler_8h.html">VLIWMachineScheduler.h</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a82762ba9a6d9a67d70e532100f9512cb"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a82762ba9a6d9a67d70e532100f9512cb">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available</a></div><div class="ttdeci">ReadyQueue Available</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00130">VLIWMachineScheduler.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureChange_html"><div class="ttname"><a href="classllvm_1_1PressureChange.html">llvm::PressureChange</a></div><div class="ttdoc">Capture a change in pressure for a single pressure set.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00102">RegisterPressure.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_a44c5faa549f250a26b1303eb1a3ebd47"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a44c5faa549f250a26b1303eb1a3ebd47">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting</a></div><div class="ttdeci">void InitDAGTopologicalSorting()</div><div class="ttdoc">Creates the initial topological ordering from the DAG to be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00440">ScheduleDAG.cpp:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9">llvm::ConvergingVLIWScheduler::SingleCritical</a></div><div class="ttdeci">@ SingleCritical</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00109">VLIWMachineScheduler.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoopInfo_html_ae93beacec5fc814ec8ced5fc97395759"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html#ae93beacec5fc814ec8ced5fc97395759">llvm::MachineLoopInfo::getLoopDepth</a></div><div class="ttdeci">unsigned getLoopDepth(const MachineBasicBlock *BB) const</div><div class="ttdoc">Return the loop nesting level of the specified block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00136">MachineLoopInfo.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a5b23d7e688d2aeeae0f12d2a32314857"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">llvm::ConvergingVLIWScheduler::reportPackets</a></div><div class="ttdeci">unsigned reportPackets()</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00234">VLIWMachineScheduler.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate_html_ad8ad8d58d4dc381ab6a5f54c4f809217"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#ad8ad8d58d4dc381ab6a5f54c4f809217">llvm::ConvergingVLIWScheduler::SchedCandidate::SCost</a></div><div class="ttdeci">int SCost</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00100">VLIWMachineScheduler.h:100</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_ae180e4a4ffc42220d0fd4b80db901fac"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#ae180e4a4ffc42220d0fd4b80db901fac">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle</a></div><div class="ttdeci">void bumpCycle()</div><div class="ttdoc">Move the boundary of scheduled code by one cycle.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00387">VLIWMachineScheduler.cpp:387</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a2d09c302c679e8cc5d2118123aed98ca"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2d09c302c679e8cc5d2118123aed98ca">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode</a></div><div class="ttdeci">void releaseNode(SUnit *SU, unsigned ReadyCycle)</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00372">VLIWMachineScheduler.cpp:372</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00146">ScheduleDAGInstrs.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_a44151db7d080309a772d77b69aaa1984"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a44151db7d080309a772d77b69aaa1984">llvm::ConvergingVLIWScheduler::createVLIWResourceModel</a></div><div class="ttdeci">virtual VLIWResourceModel * createVLIWResourceModel(const TargetSubtargetInfo &amp;STI, const TargetSchedModel *SchedModel) const</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00305">VLIWMachineScheduler.cpp:305</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate_html_a56e7a6b15ad7a5e7d0989ea13d3db5d3"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#a56e7a6b15ad7a5e7d0989ea13d3db5d3">llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00097">VLIWMachineScheduler.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_aeeea464a2bbf5ddf0aadd356246ca08d"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">llvm::ConvergingVLIWScheduler::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00208">VLIWMachineScheduler.h:208</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a22fcbadc45fff4fab6990448ae152ee9"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a22fcbadc45fff4fab6990448ae152ee9">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound</a></div><div class="ttdeci">bool isLatencyBound(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00199">VLIWMachineScheduler.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_ad8c1e5b05c8d75032ef68b1282aef2b2"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">llvm::ConvergingVLIWScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00310">VLIWMachineScheduler.cpp:310</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aa5f22315c4064579fca6cd88fb36ea5a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">llvm::ScheduleDAGInstrs::dumpNode</a></div><div class="ttdeci">void dumpNode(const SUnit &amp;SU) const override</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01164">ScheduleDAGInstrs.cpp:1164</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_aa641d58b022e9702656e1a58369931e5"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">llvm::ConvergingVLIWScheduler::pickNodeFromQueue</a></div><div class="ttdeci">CandResult pickNodeFromQueue(VLIWSchedBoundary &amp;Zone, const RegPressureTracker &amp;RPTracker, SchedCandidate &amp;Candidate)</div><div class="ttdoc">Pick the best candidate from the top queue.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00769">VLIWMachineScheduler.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_ad811abbb60a7c33b42b51b3a1fd9d26b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">llvm::ScheduleDAGMILive::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00450">MachineScheduler.h:450</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_aa18aa1832f12c6ca7ee45d51101385c8"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aa18aa1832f12c6ca7ee45d51101385c8">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice</a></div><div class="ttdeci">SUnit * pickOnlyChoice()</div><div class="ttdoc">If this queue only has one ready candidate, return it.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00484">VLIWMachineScheduler.cpp:484</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a5bcc40c244c6a33d738b3e4f1d490ca3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00330">MachineScheduler.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a1284eca54a89002a4b67f4dfe490736b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">llvm::ScheduleDAGInstrs::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel * getSchedModel() const</div><div class="ttdoc">Gets the machine model for instruction scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00263">ScheduleDAGInstrs.h:263</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate_html_aff1fbd60b344a6c92df3676c7e4abc78"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#aff1fbd60b344a6c92df3676c7e4abc78">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00094">VLIWMachineScheduler.h:94</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a2dbbbc058a8845ce06066006b544f7c5"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a2dbbbc058a8845ce06066006b544f7c5">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady</a></div><div class="ttdeci">void removeReady(SUnit *SU)</div><div class="ttdoc">Remove SU from the ready set for this boundary.</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00472">VLIWMachineScheduler.cpp:472</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_html_a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><div class="ttname"><a href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">llvm::getWeakLeft</a></div><div class="ttdeci">unsigned getWeakLeft(const SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03276">MachineScheduler.cpp:3276</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab0a6089a219241b48de67195b03a0d60"><div class="ttname"><a href="namespacellvm.html#ab0a6089a219241b48de67195b03a0d60">llvm::ViewMISchedDAGs</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ViewMISchedDAGs</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a4be5ffcd4f76d433cc753be146a872b7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">llvm::ScheduleDAGMILive::buildDAGWithRegPressure</a></div><div class="ttdeci">void buildDAGWithRegPressure()</div><div class="ttdoc">Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking enabled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01441">MachineScheduler.cpp:1441</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00537">MachineScheduler.h:537</a></div></div>
<div class="ttc" id="aclassllvm_1_1VLIWResourceModel_html_a63d0e9315e9e0aba0008b5028a6c2044"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a63d0e9315e9e0aba0008b5028a6c2044">llvm::VLIWResourceModel::createPacketizer</a></div><div class="ttdeci">virtual DFAPacketizer * createPacketizer(const TargetSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00194">VLIWMachineScheduler.cpp:194</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html_a9d9616a84ad6dd4722956b2765d5017b"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html#a9d9616a84ad6dd4722956b2765d5017b">llvm::DFAPacketizer::reserveResources</a></div><div class="ttdeci">void reserveResources(const MCInstrDesc *MID)</div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8cpp_source.html#l00064">DFAPacketizer.cpp:64</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_aedf6cb1135961f41f39dc58ca8576123"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">llvm::MachineBasicBlock::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return the name of the corresponding LLVM basic block, or an empty string.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00316">MachineBasicBlock.cpp:316</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_aaa50af97a81760e0b9bca79b4812d3e5"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#aaa50af97a81760e0b9bca79b4812d3e5">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init</a></div><div class="ttdeci">void init(VLIWMachineScheduler *dag, const TargetSchedModel *smodel)</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00155">VLIWMachineScheduler.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a5eca2019521fd47b79fe5ef66d02fd43"><div class="ttname"><a href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">llvm::SDep::getLatency</a></div><div class="ttdeci">unsigned getLatency() const</div><div class="ttdoc">Returns the latency value for this edge, which roughly means the minimum number of cycles that must e...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00142">ScheduleDAG.h:142</a></div></div>
<div class="ttc" id="astructllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary_html_a1b1cf07509151d119465a18a1c381ea3"><div class="ttname"><a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#a1b1cf07509151d119465a18a1c381ea3">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::~VLIWSchedBoundary</a></div><div class="ttdeci">~VLIWSchedBoundary()</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8cpp_source.html#l00343">VLIWMachineScheduler.cpp:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConvergingVLIWScheduler_html_aedc6b321add26cbefb719411e399115a"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aedc6b321add26cbefb719411e399115a">llvm::ConvergingVLIWScheduler::PriorityThree</a></div><div class="ttdeci">static constexpr unsigned PriorityThree</div><div class="ttdef"><b>Definition:</b> <a href="VLIWMachineScheduler_8h_source.html#l00120">VLIWMachineScheduler.h:120</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:03:03 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
