\hypertarget{a00098}{}\subsection{/\+Users/daizhirui/\+Development/\+Camel\+Studio\+\_\+\+Library/src/library/\+U\+A\+RT.h File Reference}
\label{a00098}\index{/\+Users/daizhirui/\+Development/\+Camel\+Studio\+\_\+\+Library/src/library/\+U\+A\+R\+T.\+h@{/\+Users/daizhirui/\+Development/\+Camel\+Studio\+\_\+\+Library/src/library/\+U\+A\+R\+T.\+h}}


U\+A\+RT Library for M2.  


{\ttfamily \#include \char`\"{}mcu.\+h\char`\"{}}\newline
\subsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{a00098_a0508661f121639ffdee7de2353a0def2}\label{a00098_a0508661f121639ffdee7de2353a0def2}} 
\#define \mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0}}~0x0
\begin{DoxyCompactList}\small\item\em Keyword U\+A\+R\+T0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}\label{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}} 
\#define \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1}}~0x1
\begin{DoxyCompactList}\small\item\em Keyword U\+A\+R\+T0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00098_a7c76b3ed72795f2085873ee332fdab1b}\label{a00098_a7c76b3ed72795f2085873ee332fdab1b}} 
\#define \mbox{\hyperlink{a00098_a7c76b3ed72795f2085873ee332fdab1b}{E\+X\+T\+R\+E\+M\+E\+\_\+\+B\+R\+E\+AK}}~0x1
\begin{DoxyCompactList}\small\item\em Keyword E\+X\+T\+R\+E\+M\+E\+\_\+\+B\+R\+E\+AK. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00098_a7d77cd41951b1fe6b0874924df2bf689}\label{a00098_a7d77cd41951b1fe6b0874924df2bf689}} 
\#define \mbox{\hyperlink{a00098_a7d77cd41951b1fe6b0874924df2bf689}{N\+O\+R\+M\+A\+L\+\_\+\+B\+R\+E\+AK}}~0x0
\begin{DoxyCompactList}\small\item\em Keyword N\+O\+R\+M\+A\+L\+\_\+\+B\+R\+E\+AK. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a60de547d761052a56b69e4a75493b831}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off}}(port)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x10)
\begin{DoxyCompactList}\small\item\em Turn off Uart. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a7c1428a7b16eec7fe710679dd70b4069}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On}}(port)~\{\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x10);\}
\begin{DoxyCompactList}\small\item\em Turn on Uart. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00098_a89d72bee69b33d0404d33f47608d16f0}\label{a00098_a89d72bee69b33d0404d33f47608d16f0}} 
\#define \mbox{\hyperlink{a00098_a89d72bee69b33d0404d33f47608d16f0}{B\+A\+U\+D\+R\+A\+T\+E\+\_\+9600}}~(0x0$<$$<$12)
\begin{DoxyCompactList}\small\item\em Keyword B\+A\+U\+D\+R\+A\+T\+E\+\_\+9600. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00098_ab94a89ecf1976f304764aec119e215e7}\label{a00098_ab94a89ecf1976f304764aec119e215e7}} 
\#define \mbox{\hyperlink{a00098_ab94a89ecf1976f304764aec119e215e7}{B\+A\+U\+D\+R\+A\+T\+E\+\_\+19200}}~(0x1$<$$<$12)
\begin{DoxyCompactList}\small\item\em Keyword B\+A\+U\+D\+R\+A\+T\+E\+\_\+19200. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{a00098_a9c74d2185a532185624b8dc3086f8e3e}\label{a00098_a9c74d2185a532185624b8dc3086f8e3e}} 
\#define \mbox{\hyperlink{a00098_a9c74d2185a532185624b8dc3086f8e3e}{B\+A\+U\+D\+R\+A\+T\+E\+\_\+38400}}~(0x3$<$$<$12)
\begin{DoxyCompactList}\small\item\em Keyword B\+A\+U\+D\+R\+A\+T\+E\+\_\+38400. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a565befb27caf782083358e0ad81af3a3}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate}}(mode)~\mbox{\hyperlink{a00026_a017f8665ec51267680fc0e536db19c13}{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}}(mode)
\begin{DoxyCompactList}\small\item\em Set the baudrate of U\+A\+RT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a3ab834a97a200601f16b923a705f3f01}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy}}(port)~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG(port))
\begin{DoxyCompactList}\small\item\em Check if Uart Tx is busy. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a3c30d4d2e260d1c2f96747e9d7bdaf0d}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write}}(port,  val)~\mbox{\hyperlink{a00026_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(U\+A\+R\+T\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG(port),val)
\begin{DoxyCompactList}\small\item\em Sent data via Uart Tx. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_abd2a573ae35e4f6381f9f9758a12806b}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready}}(port)~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG(port))
\begin{DoxyCompactList}\small\item\em Check if Uart Rx has received data. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a7804645fb092b24545278660f6b66409}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read}}(port)~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG(port))
\begin{DoxyCompactList}\small\item\em Read Uart Rx data. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a5ed058b5d506df45c51358b8451550ad}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On}}(port)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),1)
\begin{DoxyCompactList}\small\item\em Turn on Uart Irq enable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_acf04f21e0b0f598ac00a1a08eb4e5f2e}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off}}(port)~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$1)
\begin{DoxyCompactList}\small\item\em Turn off Uart Irq (interrupt) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_aab5e3da11e9f9d531cab23aa451d2356}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On}}(port)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x2)
\begin{DoxyCompactList}\small\item\em Set U\+A\+RT compare irq on, irq flag will be raised when the port receives a byte the same as the compare value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_aab59c28b31f6d93c8400c2af10cc0b05}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off}}(port)~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x2)
\begin{DoxyCompactList}\small\item\em This function sets U\+A\+RT compare irq off. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a432520c6f67a10918aa07884250a7cbc}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare}}(port,  val)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),val$<$$<$8)
\begin{DoxyCompactList}\small\item\em Set U\+A\+RT port\textquotesingle{}s compare value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a84e87fc64f3149f1d5171ddca5719220}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq}}(port)~\mbox{\hyperlink{a00026_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(U\+A\+R\+T\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG(port),0x0)
\begin{DoxyCompactList}\small\item\em Clear Uart Irq (interrupt) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_ad8934a303c429b70176995f2dd6ac67b}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq}}(port)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x1)
\begin{DoxyCompactList}\small\item\em Turn on Uart Irq enable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a3e29e879f76b82a13419f4d59a1c3053}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq}}(port)~\mbox{\hyperlink{a00026_afc530c7e6b49b0ca97c1ad9dac1c4750}{Memory\+Bit\+At}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0)
\begin{DoxyCompactList}\small\item\em Check if Uart Irq enable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a49f9d43f5fd87ceed952123010e015fa}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On}}(port)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x8)
\begin{DoxyCompactList}\small\item\em Turn on L\+IN sync. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_aea01869278bc3c4e332af854c4e660be}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off}}(port)~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x8)
\begin{DoxyCompactList}\small\item\em Turn off L\+IN sync. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a45d1e1116c5b535f276acc73e522570f}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal}}(port)~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x20)
\begin{DoxyCompactList}\small\item\em Turn on L\+IN break normal length (13-\/bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a9e7d98206f07485a3347bab6672a971c}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme}}(port)~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x20)
\begin{DoxyCompactList}\small\item\em Turn on L\+IN break extra long length (26-\/bit) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_ad1e6c13693e5ea54a55ce78635617178}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break}}(port)~\mbox{\hyperlink{a00026_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG(port),0x0)
\begin{DoxyCompactList}\small\item\em Send L\+IN break. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a2e2715198f9716282584f34a7f472649}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq}}(port)~((\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port))\&0x4)$>$$>$3)
\begin{DoxyCompactList}\small\item\em Check L\+IN irq enable. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a74f1bca1f0b60eeec1f84bcba3e34919}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp}}(port)~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+B\+R\+P\+\_\+\+R\+EG(port))
\begin{DoxyCompactList}\small\item\em Read Uart Brp value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00098_a3f9518fa74ec401803fe1d15e0d39ff2}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave}}(port)~U\+A\+R\+T\+\_\+\+Lin\+Sync\+On(port)
\begin{DoxyCompactList}\small\item\em Set L\+IN slave mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{a00098_ab03e9e1a8d4d9b97583db27174086108}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar}} (uint32\+\_\+t port, unsigned char c)
\begin{DoxyCompactList}\small\item\em Send a character via Uart, to print via U\+A\+R\+T0, \mbox{\hyperlink{a00044_a948b7a0779c308ac5502c57e282e6933}{putchar()}} is recommended. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{a00098_ad61c03a00ccd43875563c16f97d61af7}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts}} (uint32\+\_\+t port, unsigned char $\ast$string)
\begin{DoxyCompactList}\small\item\em Send a string via Uart, to print via U\+A\+R\+T0, \mbox{\hyperlink{a00044_a46036bd75b920766eef64eb7910c887d}{puts()}} is recommended. \end{DoxyCompactList}\item 
unsigned char \mbox{\hyperlink{a00098_abc136df9d66fe27bf8ffcc319246591e}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar}} (uint32\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get a character via Uart, to get a byte via U\+A\+R\+T0, \mbox{\hyperlink{a00044_a0979671914792955a7a68461634ff82d}{getchar()}} is recommended. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{a00098_ab0faf051e642e540b1b9c114eae242bd}{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master}} (uint32\+\_\+t port, char pattern)
\begin{DoxyCompactList}\small\item\em Send L\+IN break mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
U\+A\+RT Library for M2. 

\begin{DoxyAuthor}{Author}
Zhirui Dai 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
31 Oct 2017 
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
2018 Zhirui 
\end{DoxyCopyright}


\subsubsection{Macro Definition Documentation}
\mbox{\Hypertarget{a00098_a3ab834a97a200601f16b923a705f3f01}\label{a00098_a3ab834a97a200601f16b923a705f3f01}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy}{RT\_UART\_Busy}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Busy(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG(port))}



Check if Uart Tx is busy. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int 1 = Uart Tx busy 0 = Uart Tx not busy 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a3e29e879f76b82a13419f4d59a1c3053}\label{a00098_a3e29e879f76b82a13419f4d59a1c3053}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq}{RT\_UART\_CheckIrq}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Irq(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_afc530c7e6b49b0ca97c1ad9dac1c4750}{Memory\+Bit\+At}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0)}



Check if Uart Irq enable. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int 1=enable 0=disable 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a84e87fc64f3149f1d5171ddca5719220}\label{a00098_a84e87fc64f3149f1d5171ddca5719220}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq}{RT\_UART\_ClearIrq}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Irq(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(U\+A\+R\+T\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG(port),0x0)}



Clear Uart Irq (interrupt) 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_aab59c28b31f6d93c8400c2af10cc0b05}\label{a00098_aab59c28b31f6d93c8400c2af10cc0b05}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off}{RT\_UART\_CompareOff}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+Off(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x2)}



This function sets U\+A\+RT compare irq off. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_aab5e3da11e9f9d531cab23aa451d2356}\label{a00098_aab5e3da11e9f9d531cab23aa451d2356}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On}{RT\_UART\_CompareOn}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Compare\+On(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x2)}



Set U\+A\+RT compare irq on, irq flag will be raised when the port receives a byte the same as the compare value. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_abd2a573ae35e4f6381f9f9758a12806b}\label{a00098_abd2a573ae35e4f6381f9f9758a12806b}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready}{RT\_UART\_DataReady}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Data\+Ready(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG(port))}



Check if Uart Rx has received data. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int 1=ready 0=not ready 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a74f1bca1f0b60eeec1f84bcba3e34919}\label{a00098_a74f1bca1f0b60eeec1f84bcba3e34919}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp}{RT\_UART\_GetBrp}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Brp(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+B\+R\+P\+\_\+\+R\+EG(port))}



Read Uart Brp value. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int brp value 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_acf04f21e0b0f598ac00a1a08eb4e5f2e}\label{a00098_acf04f21e0b0f598ac00a1a08eb4e5f2e}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off}{RT\_UART\_IrqOff}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+Off(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$1)}



Turn off Uart Irq (interrupt) 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a5ed058b5d506df45c51358b8451550ad}\label{a00098_a5ed058b5d506df45c51358b8451550ad}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On}{RT\_UART\_IrqOn}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Irq\+On(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),1)}



Turn on Uart Irq enable. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a9e7d98206f07485a3347bab6672a971c}\label{a00098_a9e7d98206f07485a3347bab6672a971c}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme}{RT\_UART\_LinBreakExtreme}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Extreme(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x20)}



Turn on L\+IN break extra long length (26-\/bit) 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a45d1e1116c5b535f276acc73e522570f}\label{a00098_a45d1e1116c5b535f276acc73e522570f}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal}{RT\_UART\_LinBreakNormal}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Break\+Normal(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x20)}



Turn on L\+IN break normal length (13-\/bit) 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a2e2715198f9716282584f34a7f472649}\label{a00098_a2e2715198f9716282584f34a7f472649}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq}{RT\_UART\_LinCheckIrq}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Check\+Irq(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~((\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port))\&0x4)$>$$>$3)}



Check L\+IN irq enable. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int 1=enable 0=disable 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_ad1e6c13693e5ea54a55ce78635617178}\label{a00098_ad1e6c13693e5ea54a55ce78635617178}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break}{RT\_UART\_LinSendBreak}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Send\+Break(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG(port),0x0)}



Send L\+IN break. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a3f9518fa74ec401803fe1d15e0d39ff2}\label{a00098_a3f9518fa74ec401803fe1d15e0d39ff2}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave}{RT\_UART\_LinSlave}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Slave(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~U\+A\+R\+T\+\_\+\+Lin\+Sync\+On(port)}



Set L\+IN slave mode. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_aea01869278bc3c4e332af854c4e660be}\label{a00098_aea01869278bc3c4e332af854c4e660be}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off}{RT\_UART\_LinSyncOff}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+Off(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x8)}



Turn off L\+IN sync. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a49f9d43f5fd87ceed952123010e015fa}\label{a00098_a49f9d43f5fd87ceed952123010e015fa}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On}{RT\_UART\_LinSyncOn}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Sync\+On(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x8)}



Turn on L\+IN sync. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a60de547d761052a56b69e4a75493b831}\label{a00098_a60de547d761052a56b69e4a75493b831}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off}{RT\_UART\_Off}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Off(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x10)}



Turn off Uart. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a7c1428a7b16eec7fe710679dd70b4069}\label{a00098_a7c1428a7b16eec7fe710679dd70b4069}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On}{RT\_UART\_On}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+On(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\{\mbox{\hyperlink{a00026_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),$\sim$0x10);\}}



Turn on Uart. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_ad8934a303c429b70176995f2dd6ac67b}\label{a00098_ad8934a303c429b70176995f2dd6ac67b}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq}{RT\_UART\_RaiseIrq}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Raise\+Irq(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),0x1)}



Turn on Uart Irq enable. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a7804645fb092b24545278660f6b66409}\label{a00098_a7804645fb092b24545278660f6b66409}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read}{RT\_UART\_Read}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Read(\begin{DoxyParamCaption}\item[{}]{port }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(U\+A\+R\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG(port))}



Read Uart Rx data. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int Rx data 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a565befb27caf782083358e0ad81af3a3}\label{a00098_a565befb27caf782083358e0ad81af3a3}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate}{RT\_UART\_SetBaudrate}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baudrate(\begin{DoxyParamCaption}\item[{}]{mode }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a017f8665ec51267680fc0e536db19c13}{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}}(mode)}



Set the baudrate of U\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em mode} & Baudrate to set, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a89d72bee69b33d0404d33f47608d16f0}{BAUDRATE\_9600}}, \mbox{\hyperlink{a00098_ab94a89ecf1976f304764aec119e215e7}{BAUDRATE\_19200}}, \mbox{\hyperlink{a00098_a9c74d2185a532185624b8dc3086f8e3e}{BAUDRATE\_38400}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a432520c6f67a10918aa07884250a7cbc}\label{a00098_a432520c6f67a10918aa07884250a7cbc}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare}{RT\_UART\_SetCompare}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Compare(\begin{DoxyParamCaption}\item[{}]{port,  }\item[{}]{val }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(U\+A\+R\+T\+\_\+\+C\+T\+L\+\_\+\+R\+EG(port),val$<$$<$8)}



Set U\+A\+RT port\textquotesingle{}s compare value. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
{\em val} & Value to be compared. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_a3c30d4d2e260d1c2f96747e9d7bdaf0d}\label{a00098_a3c30d4d2e260d1c2f96747e9d7bdaf0d}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write}{RT\_UART\_Write}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Write(\begin{DoxyParamCaption}\item[{}]{port,  }\item[{}]{val }\end{DoxyParamCaption})~\mbox{\hyperlink{a00026_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(U\+A\+R\+T\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG(port),val)}



Sent data via Uart Tx. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
{\em val} & data to Tx \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


\subsubsection{Function Documentation}
\mbox{\Hypertarget{a00098_abc136df9d66fe27bf8ffcc319246591e}\label{a00098_abc136df9d66fe27bf8ffcc319246591e}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar()}{RT\_UART\_getchar()}}
{\footnotesize\ttfamily unsigned char R\+T\+\_\+\+U\+A\+R\+T\+\_\+getchar (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{port }\end{DoxyParamCaption})}



Get a character via Uart, to get a byte via U\+A\+R\+T0, \mbox{\hyperlink{a00044_a0979671914792955a7a68461634ff82d}{getchar()}} is recommended. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
char 1-\/byte data from Uart 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_ab0faf051e642e540b1b9c114eae242bd}\label{a00098_ab0faf051e642e540b1b9c114eae242bd}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master()}{RT\_UART\_LinMaster()}}
{\footnotesize\ttfamily void R\+T\+\_\+\+U\+A\+R\+T\+\_\+\+Lin\+Master (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{port,  }\item[{char}]{pattern }\end{DoxyParamCaption})}



Send L\+IN break mode. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
{\em pattern} & The length of the break, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a7d77cd41951b1fe6b0874924df2bf689}{NORMAL\_BREAK}}, \mbox{\hyperlink{a00098_a7c76b3ed72795f2085873ee332fdab1b}{EXTREME\_BREAK}}
\end{DoxyCode}
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_ab03e9e1a8d4d9b97583db27174086108}\label{a00098_ab03e9e1a8d4d9b97583db27174086108}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar()}{RT\_UART\_putchar()}}
{\footnotesize\ttfamily void R\+T\+\_\+\+U\+A\+R\+T\+\_\+putchar (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{port,  }\item[{unsigned char}]{c }\end{DoxyParamCaption})}



Send a character via Uart, to print via U\+A\+R\+T0, \mbox{\hyperlink{a00044_a948b7a0779c308ac5502c57e282e6933}{putchar()}} is recommended. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
{\em c} & character \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00098_ad61c03a00ccd43875563c16f97d61af7}\label{a00098_ad61c03a00ccd43875563c16f97d61af7}} 
\index{U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}!R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts}}
\index{R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts@{R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts}!U\+A\+R\+T.\+h@{U\+A\+R\+T.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts()}{RT\_UART\_puts()}}
{\footnotesize\ttfamily void R\+T\+\_\+\+U\+A\+R\+T\+\_\+puts (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{port,  }\item[{unsigned char $\ast$}]{string }\end{DoxyParamCaption})}



Send a string via Uart, to print via U\+A\+R\+T0, \mbox{\hyperlink{a00044_a46036bd75b920766eef64eb7910c887d}{puts()}} is recommended. 


\begin{DoxyParams}{Parameters}
{\em port} & Port to use, optional value\+:
\begin{DoxyCode}
\mbox{\hyperlink{a00098_a0508661f121639ffdee7de2353a0def2}{UART0}}, \mbox{\hyperlink{a00098_a8d69bf04d07af4fbbab5a8bd291f65ff}{UART1}}
\end{DoxyCode}
 \\
\hline
{\em string} & string \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
