{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568911201699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568911201714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 13:40:01 2019 " "Processing started: Thu Sep 19 13:40:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568911201714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911201714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911201714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568911203054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568911203054 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cpu.qsys " "Elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911223459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:35 Progress: Loading sdpbldabagaceira_teamchinchila/cpu.qsys " "2019.09.19.13:40:35 Progress: Loading sdpbldabagaceira_teamchinchila/cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911235403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:37 Progress: Reading input file " "2019.09.19.13:40:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911237513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:37 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.09.19.13:40:37 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911237716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:39 Progress: Parameterizing module clk_0 " "2019.09.19.13:40:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911239591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:39 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.09.19.13:40:39 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911239591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:39 Progress: Parameterizing module jtag_uart_0 " "2019.09.19.13:40:39 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911239778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.09.19.13:40:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911239794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module nios2_gen2_0 " "2019.09.19.13:40:40 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.09.19.13:40:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module onchip_memory2_0 " "2019.09.19.13:40:40 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Adding pio \[altera_avalon_pio 18.1\] " "2019.09.19.13:40:40 Progress: Adding pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module pio " "2019.09.19.13:40:40 Progress: Parameterizing module pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2019.09.19.13:40:40 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module pio_0 " "2019.09.19.13:40:40 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Adding pio_buzzer \[altera_avalon_pio 18.1\] " "2019.09.19.13:40:40 Progress: Adding pio_buzzer \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module pio_buzzer " "2019.09.19.13:40:40 Progress: Parameterizing module pio_buzzer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2019.09.19.13:40:40 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module rs232_0 " "2019.09.19.13:40:40 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Adding vga_0 \[vga 1.0\] " "2019.09.19.13:40:40 Progress: Adding vga_0 \[vga 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Parameterizing module vga_0 " "2019.09.19.13:40:40 Progress: Parameterizing module vga_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:40 Progress: Building connections " "2019.09.19.13:40:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911240871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:41 Progress: Parameterizing connections " "2019.09.19.13:40:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911241058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:41 Progress: Validating " "2019.09.19.13:40:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911241074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.19.13:40:45 Progress: Done reading input file " "2019.09.19.13:40:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911245023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911248460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu.pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Cpu.pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911248460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH " "Cpu: Generating cpu \"cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911253726 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911269766 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911269766 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_result (result)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911269795 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)\" " "Cpu: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911269795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911270493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0002_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0002_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911270493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911272387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911272403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"cpu\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911275375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911275484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0003_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0003_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911275484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Starting RTL generation for module 'cpu_pio' " "Pio: Starting RTL generation for module 'cpu_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0004_pio_gen//cpu_pio_component_configuration.pl  --do_build_sim=0  \] " "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0004_pio_gen//cpu_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Done RTL generation for module 'cpu_pio' " "Pio: Done RTL generation for module 'cpu_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: \"cpu\" instantiated altera_avalon_pio \"pio\" " "Pio: \"cpu\" instantiated altera_avalon_pio \"pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'cpu_pio_0' " "Pio_0: Starting RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0005_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_0 --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0005_pio_0_gen//cpu_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911276969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'cpu_pio_0' " "Pio_0: Done RTL generation for module 'cpu_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911277656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"cpu\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911277672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buzzer: Starting RTL generation for module 'cpu_pio_buzzer' " "Pio_buzzer: Starting RTL generation for module 'cpu_pio_buzzer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911277687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buzzer:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_buzzer --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0006_pio_buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0006_pio_buzzer_gen//cpu_pio_buzzer_component_configuration.pl  --do_build_sim=0  \] " "Pio_buzzer:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_pio_buzzer --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0006_pio_buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0006_pio_buzzer_gen//cpu_pio_buzzer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911277687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buzzer: Done RTL generation for module 'cpu_pio_buzzer' " "Pio_buzzer: Done RTL generation for module 'cpu_pio_buzzer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buzzer: \"cpu\" instantiated altera_avalon_pio \"pio_buzzer\" " "Pio_buzzer: \"cpu\" instantiated altera_avalon_pio \"pio_buzzer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"cpu\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"cpu\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_0: \"cpu\" instantiated vga \"vga_0\" " "Vga_0: \"cpu\" instantiated vga \"vga_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"cpu\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"cpu\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"cpu\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"cpu\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"cpu\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"cpu\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911278562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911306072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911308460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911310751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911313740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911315286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911317445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911319424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911333919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911334017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911334102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911334180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0014_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/thelu/AppData/Local/Temp/alt8158_2632952026184970623.dir/0014_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911334182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:17 (*) Starting Nios II generation " "Cpu: # 2019.09.19 13:42:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:17 (*)   Checking for plaintext license. " "Cpu: # 2019.09.19 13:42:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.09.19 13:42:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.09.19 13:42:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.09.19 13:42:26 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   Plaintext license not found. " "Cpu: # 2019.09.19 13:42:26 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.09.19 13:42:26 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.09.19 13:42:26 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:26 (*)   Creating all objects for CPU " "Cpu: # 2019.09.19 13:42:26 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:29 (*)   Generating RTL from CPU objects " "Cpu: # 2019.09.19 13:42:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:29 (*)   Creating plain-text RTL " "Cpu: # 2019.09.19 13:42:29 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.09.19 13:42:31 (*) Done Nios II generation " "Cpu: # 2019.09.19 13:42:31 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911351918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911352055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911352077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911355019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911355056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done \"cpu\" with 29 modules, 45 files " "Cpu: Done \"cpu\" with 29 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911355066 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cpu.qsys " "Finished elaborating Platform Designer system entity \"cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911356470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chinchila.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chinchila.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chinchila " "Found entity 1: chinchila" {  } { { "chinchila.bdf" "" { Schematic "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/chinchila.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911356939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911356939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ic " "Found entity 1: vga_ic" {  } { { "vga_ic.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/vga_ic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911356992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911356992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/cpu/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/cpu/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/cpu/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/cpu/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_irq_mapper " "Found entity 1: cpu_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357299 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_uart_0_scfifo_w " "Found entity 2: cpu_jtag_uart_0_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357299 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357299 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_uart_0_scfifo_r " "Found entity 4: cpu_jtag_uart_0_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357299 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_uart_0 " "Found entity 5: cpu_jtag_uart_0" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0 " "Found entity 1: cpu_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568911357394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568911357396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357405 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router " "Found entity 2: cpu_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568911357410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568911357411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357432 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_mm_interconnect_0_router_002 " "Found entity 2: cpu_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0 " "Found entity 1: cpu_nios2_gen2_0" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_gen2_0_cpu " "Found entity 21: cpu_nios2_gen2_0_cpu" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_onchip_memory2_0 " "Found entity 1: cpu_onchip_memory2_0" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio " "Found entity 1: cpu_pio" {  } { { "db/ip/cpu/submodules/cpu_pio.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_0 " "Found entity 1: cpu_pio_0" {  } { { "db/ip/cpu/submodules/cpu_pio_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pio_buzzer " "Found entity 1: cpu_pio_buzzer" {  } { { "db/ip/cpu/submodules/cpu_pio_buzzer.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_pio_buzzer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_rs232_0 " "Found entity 1: cpu_rs232_0" {  } { { "db/ip/cpu/submodules/cpu_rs232_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/vga_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/vga_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ic " "Found entity 1: vga_ic" {  } { { "db/ip/cpu/submodules/vga_ic.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/vga_ic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911357789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911357789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568911358228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0 cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cpu_jtag_uart_0\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/cpu/cpu.v" "jtag_uart_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911358382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_w cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"cpu_jtag_uart_0_scfifo_w\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_w" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911358495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "wfifo" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911359240 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911359240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911359423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911359423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911359504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911359504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911359596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911359596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911359754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911359754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911359921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911359921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911359934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911360093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911360093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_w:the_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911360106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_uart_0_scfifo_r cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"cpu_jtag_uart_0_scfifo_r\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|cpu_jtag_uart_0_scfifo_r:the_cpu_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "the_cpu_jtag_uart_0_scfifo_r" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911360179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "cpu_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911360846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911360904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911360904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911360904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911360904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911360904 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911360904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911362654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911362931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0 cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"cpu_nios2_gen2_0\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"cpu_nios2_gen2_0_cpu\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "cpu" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_test_bench cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_test_bench:the_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_a_module cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911363741 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911363741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911363901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911363901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_a_module:cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911363910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_register_bank_b_module cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_register_bank_b_module:cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_debug cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911364655 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911364655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_break cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_xbrk cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dbrk cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_itrace cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_dtrace cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911364907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_td_mode cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_pib cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_oci_im cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_avalon_reg cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_nios2_ocimem cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_ociram_sp_ram_module cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911365572 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911365572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911365731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911365731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_nios2_gen2_0_cpu_nios2_ocimem\|cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_wrapper cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_tck cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_cpu_debug_slave_sysclk cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911365976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366206 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911366206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu_nios2_gen2_0:nios2_gen2_0\|cpu_nios2_gen2_0_cpu:cpu\|cpu_nios2_gen2_0_cpu_nios2_oci:the_cpu_nios2_gen2_0_cpu_nios2_oci\|cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_onchip_memory2_0 cpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cpu_onchip_memory2_0\" for hierarchy \"cpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/cpu/cpu.v" "onchip_memory2_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911366635 ""}  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911366635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911366826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911366826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio cpu_pio:pio " "Elaborating entity \"cpu_pio\" for hierarchy \"cpu_pio:pio\"" {  } { { "db/ip/cpu/cpu.v" "pio" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911366955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_0 cpu_pio_0:pio_0 " "Elaborating entity \"cpu_pio_0\" for hierarchy \"cpu_pio_0:pio_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pio_buzzer cpu_pio_buzzer:pio_buzzer " "Elaborating entity \"cpu_pio_buzzer\" for hierarchy \"cpu_pio_buzzer:pio_buzzer\"" {  } { { "db/ip/cpu/cpu.v" "pio_buzzer" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_rs232_0 cpu_rs232_0:rs232_0 " "Elaborating entity \"cpu_rs232_0\" for hierarchy \"cpu_rs232_0:rs232_0\"" {  } { { "db/ip/cpu/cpu.v" "rs232_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity cpu_rs232_0.v(104) " "Verilog HDL or VHDL warning at cpu_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/cpu_rs232_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568911367130 "|cpu|cpu_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/cpu/submodules/cpu_rs232_0.v" "RS232_In_Deserializer" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (13)" {  } { { "db/ip/cpu/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568911367226 "|cpu|cpu_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/cpu/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/cpu/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911367614 ""}  } { { "db/ip/cpu/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911367614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_a341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911367749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911367749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911367844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911367844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/scfifo_a341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911367856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911367994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911367994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911368011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911368158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911368158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911368177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911368234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911368465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911368465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911368493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911368736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911368736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911368756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911368924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911368924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911368945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer cpu_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"cpu_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/cpu/submodules/cpu_rs232_0.v" "RS232_Out_Serializer" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911369017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ic vga_ic:vga_0 " "Elaborating entity \"vga_ic\" for hierarchy \"vga_ic:vga_0\"" {  } { { "db/ip/cpu/cpu.v" "vga_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911369579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911369691 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "db/ip/cpu/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568911369694 "|cpu|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"cpu_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911369745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911369780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568911369781 "|cpu|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568911369782 "|cpu|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568911369782 "|cpu|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0 cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_mm_interconnect_0\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911370127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911370620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911370661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911370720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911370783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911370845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "pio_s1_translator" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router " "Elaborating entity \"cpu_mm_interconnect_0_router\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_default_decode cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router:router\|cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002 cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_mm_interconnect_0_router_002\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_router_002_default_decode cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_router_002:router_002\|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911371675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_demux cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_cmd_mux cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_demux cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_rsp_mux cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu_mm_interconnect_0:mm_interconnect_0\|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_irq_mapper cpu_irq_mapper:irq_mapper " "Elaborating entity \"cpu_irq_mapper\" for hierarchy \"cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911372890 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1568911375506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.09.19.13:43:36 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl " "2019.09.19.13:43:36 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911416157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911423766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911424139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911432571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911432772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911432973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911433224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911433245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911433247 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1568911434023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd144d38a/alt_sld_fab.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911434476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911434476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911434627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911434627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911434651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911434651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911434761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911434761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911434902 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911434902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911434902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911435020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911435020 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a6 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a7 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a8 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a9 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a10 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a11 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a4 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a0 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a1 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a2 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a3 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a27 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a28 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a29 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a30 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a31 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a13 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a12 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a5 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a15 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a14 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a16 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a22 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a23 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a24 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a25 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a26 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a20 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a21 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a19 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a18 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""} { "Info" "IBAL_BAL_RAM_SLICE" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a17 " "RAM block slice \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 66 0 0 } } { "db/ip/cpu/cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1568911441255 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1568911441255 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1568911441255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911441348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568911441348 ""}  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_bad1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568911441348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu93.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu93.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu93 " "Found entity 1: altsyncram_fu93" {  } { { "db/altsyncram_fu93.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/altsyncram_fu93.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911441505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911441505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911441737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911441737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568911441900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911441900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568911442364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2912 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3945 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 352 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/cpu/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3553 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart_0.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/cpu_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/db/ip/cpu/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1568911442614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1568911442614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911444984 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568911447719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/output_files/pbl3.map.smsg " "Generated suppressed messages file C:/Users/thelu/Documents/GitHub/sdpbldabagaceira_teamchinchila/output_files/pbl3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911448924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568911451782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568911451782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2866 " "Implemented 2866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568911452672 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568911452672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2544 " "Implemented 2544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568911452672 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1568911452672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568911452672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568911452819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 13:44:12 2019 " "Processing ended: Thu Sep 19 13:44:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568911452819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:11 " "Elapsed time: 00:04:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568911452819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568911452819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568911452819 ""}
