<stg><name>load_mlp_weights_one_layer</name>


<trans_list>

<trans id="167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="15" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="28" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="29" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %gnn_node_mlp_2_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_bias_fixed

]]></Node>
<StgValue><ssdm name="gnn_node_mlp_2_bias_fixed_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %gnn_node_mlp_2_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_weights_fixed

]]></Node>
<StgValue><ssdm name="gnn_node_mlp_2_weights_fixed_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %gnn_node_mlp_1_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_bias_fixed

]]></Node>
<StgValue><ssdm name="gnn_node_mlp_1_bias_fixed_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %gnn_node_mlp_1_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_weights_fixed

]]></Node>
<StgValue><ssdm name="gnn_node_mlp_1_weights_fixed_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="3">
<![CDATA[
:5 %layer_cast2 = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="layer_cast2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="3">
<![CDATA[
:6 %layer_cast1 = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="layer_cast1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="3">
<![CDATA[
:7 %layer_cast = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="layer_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_47, i32 0, i32 0, void @empty_11, i32 0, i32 100000, void @empty_41, void @empty_2, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9 %mul_ln282 = mul i13 %layer_cast, i13 600

]]></Node>
<StgValue><ssdm name="mul_ln282"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:10 %mul_ln282_1 = mul i21 %layer_cast1, i21 180000

]]></Node>
<StgValue><ssdm name="mul_ln282_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:11 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln282, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="15">
<![CDATA[
:12 %p_cast = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %empty = add i64 %p_cast, i64 %gnn_node_mlp_1_bias_fixed_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="63" op_0_bw="62">
<![CDATA[
:15 %trunc_ln282_cast = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln282_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="23" op_1_bw="21" op_2_bw="2">
<![CDATA[
:16 %tmp_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %mul_ln282_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="23">
<![CDATA[
:17 %p_cast5 = zext i23 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %empty_72 = add i64 %p_cast5, i64 %gnn_node_mlp_1_weights_fixed_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %trunc_ln282_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln282_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="63" op_0_bw="62">
<![CDATA[
:20 %sext_ln282 = sext i62 %trunc_ln282_1

]]></Node>
<StgValue><ssdm name="sext_ln282"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln282 = br void

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %dim_out = phi i10 %add_ln282, void, i10 0, void

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i18 %add_ln282_2, void, i18 0, void

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:2 %phi_mul39 = phi i18 %add_ln282_1, void, i18 0, void

]]></Node>
<StgValue><ssdm name="phi_mul39"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln282 = add i10 %dim_out, i10 1

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4 %add_ln282_1 = add i18 %phi_mul39, i18 300

]]></Node>
<StgValue><ssdm name="add_ln282_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5 %add_ln282_2 = add i18 %phi_mul, i18 300

]]></Node>
<StgValue><ssdm name="add_ln282_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6 %icmp_ln282 = icmp_eq  i10 %dim_out, i10 600

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln282 = br i1 %icmp_ln282, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="10">
<![CDATA[
.split6:1 %zext_ln282_1 = zext i10 %dim_out

]]></Node>
<StgValue><ssdm name="zext_ln282_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split6:4 %add_ln283 = add i63 %trunc_ln282_cast, i63 %zext_ln282_1

]]></Node>
<StgValue><ssdm name="add_ln283"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="63">
<![CDATA[
.split6:5 %sext_ln283 = sext i63 %add_ln283

]]></Node>
<StgValue><ssdm name="sext_ln283"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split6:6 %mem_addr = getelementptr i32 %mem, i64 %sext_ln283

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="18">
<![CDATA[
.split6:10 %zext_ln285 = zext i18 %phi_mul39

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split6:11 %add_ln285 = add i63 %zext_ln285, i63 %sext_ln282

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="63">
<![CDATA[
.split6:12 %sext_ln285 = sext i63 %add_ln285

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split6:13 %mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln285

]]></Node>
<StgValue><ssdm name="mem_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %mul_ln288 = mul i12 %layer_cast2, i12 300

]]></Node>
<StgValue><ssdm name="mul_ln288"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:1 %tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln288, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="14">
<![CDATA[
:2 %p_cast7 = zext i14 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %empty_75 = add i64 %p_cast7, i64 %gnn_node_mlp_2_bias_fixed_read

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="62">
<![CDATA[
:5 %trunc_ln288_cast = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln288_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %empty_76 = add i64 %p_cast5, i64 %gnn_node_mlp_2_weights_fixed_read

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln288_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln288_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="63" op_0_bw="62">
<![CDATA[
:8 %sext_ln288 = sext i62 %trunc_ln288_1

]]></Node>
<StgValue><ssdm name="sext_ln288"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln288 = br void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:7 %mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:8 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split6:14 %mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300

]]></Node>
<StgValue><ssdm name="mem_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
.split6:0 %zext_ln282 = zext i10 %dim_out

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:2 %specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln282"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %mlp_1_bias_V_addr = getelementptr i32 %mlp_1_bias_V, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="mlp_1_bias_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split6:9 %store_ln283 = store i32 %mem_addr_read, i10 %mlp_1_bias_V_addr

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split6:15 %br_ln284 = br void

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %dim_in = phi i9 %add_ln284, void %.split4, i9 0, void %.split6

]]></Node>
<StgValue><ssdm name="dim_in"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln284 = add i9 %dim_in, i9 1

]]></Node>
<StgValue><ssdm name="add_ln284"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln284 = icmp_eq  i9 %dim_in, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln284 = br i1 %icmp_ln284, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="9">
<![CDATA[
.split4:0 %zext_ln285_1 = zext i9 %dim_in

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split4:1 %add_ln285_1 = add i18 %phi_mul, i18 %zext_ln285_1

]]></Node>
<StgValue><ssdm name="add_ln285_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split4:5 %mem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_2

]]></Node>
<StgValue><ssdm name="mem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="18">
<![CDATA[
.split4:2 %zext_ln285_2 = zext i18 %add_ln285_1

]]></Node>
<StgValue><ssdm name="zext_ln285_2"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %mlp_1_weights_V_addr = getelementptr i32 %mlp_1_weights_V, i64 0, i64 %zext_ln285_2

]]></Node>
<StgValue><ssdm name="mlp_1_weights_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:4 %specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln284"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
.split4:6 %store_ln285 = store i32 %mem_addr_2_read, i18 %mlp_1_weights_V_addr

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split4:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %dim_out_1 = phi i9 %add_ln288, void, i9 0, void

]]></Node>
<StgValue><ssdm name="dim_out_1"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:1 %phi_mul41 = phi i18 %add_ln288_2, void, i18 0, void

]]></Node>
<StgValue><ssdm name="phi_mul41"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:2 %phi_mul43 = phi i18 %add_ln288_1, void, i18 0, void

]]></Node>
<StgValue><ssdm name="phi_mul43"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln288 = add i9 %dim_out_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln288"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4 %add_ln288_1 = add i18 %phi_mul43, i18 600

]]></Node>
<StgValue><ssdm name="add_ln288_1"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5 %add_ln288_2 = add i18 %phi_mul41, i18 600

]]></Node>
<StgValue><ssdm name="add_ln288_2"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %icmp_ln288 = icmp_eq  i9 %dim_out_1, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln288"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln288 = br i1 %icmp_ln288, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="63" op_0_bw="9">
<![CDATA[
.split2:1 %zext_ln288_1 = zext i9 %dim_out_1

]]></Node>
<StgValue><ssdm name="zext_ln288_1"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split2:4 %add_ln289 = add i63 %trunc_ln288_cast, i63 %zext_ln288_1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="63">
<![CDATA[
.split2:5 %sext_ln289 = sext i63 %add_ln289

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split2:6 %mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln289

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="63" op_0_bw="18">
<![CDATA[
.split2:10 %zext_ln291 = zext i18 %phi_mul43

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split2:11 %add_ln291 = add i63 %zext_ln291, i63 %sext_ln288

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="63">
<![CDATA[
.split2:12 %sext_ln291 = sext i63 %add_ln291

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split2:13 %mem_addr_3 = getelementptr i32 %mem, i64 %sext_ln291

]]></Node>
<StgValue><ssdm name="mem_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
:0 %ret_ln295 = ret

]]></Node>
<StgValue><ssdm name="ret_ln295"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="133" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="139" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="141" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="143" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:7 %mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="mem_load_1_req"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="145" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split2:8 %mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split2:14 %mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600

]]></Node>
<StgValue><ssdm name="mem_addr_5_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
.split2:0 %zext_ln288 = zext i9 %dim_out_1

]]></Node>
<StgValue><ssdm name="zext_ln288"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln288"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %mlp_2_bias_V_addr = getelementptr i32 %mlp_2_bias_V, i64 0, i64 %zext_ln288

]]></Node>
<StgValue><ssdm name="mlp_2_bias_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.split2:9 %store_ln289 = store i32 %mem_addr_1_read, i9 %mlp_2_bias_V_addr

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.split2:15 %br_ln290 = br void

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="152" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %dim_in_1 = phi i10 %add_ln290, void %.split, i10 0, void %.split2

]]></Node>
<StgValue><ssdm name="dim_in_1"/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln290 = add i10 %dim_in_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %icmp_ln290 = icmp_eq  i10 %dim_in_1, i10 600

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="156" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="157" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln290 = br i1 %icmp_ln290, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="158" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="10">
<![CDATA[
.split:0 %zext_ln291_1 = zext i10 %dim_in_1

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="159" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.split:1 %add_ln291_1 = add i18 %phi_mul41, i18 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="add_ln291_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="160" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:5 %mem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_3

]]></Node>
<StgValue><ssdm name="mem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="18">
<![CDATA[
.split:2 %zext_ln291_2 = zext i18 %add_ln291_1

]]></Node>
<StgValue><ssdm name="zext_ln291_2"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %mlp_2_weights_V_addr = getelementptr i32 %mlp_2_weights_V, i64 0, i64 %zext_ln291_2

]]></Node>
<StgValue><ssdm name="mlp_2_weights_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="164" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
.split:6 %store_ln291 = store i32 %mem_addr_3_read, i18 %mlp_2_weights_V_addr

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
