

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Fri Nov 28 21:53:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.04>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 2 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 3 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i66 @_ssdm_op_Read.ap_auto.i66, i66 %p_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i66.i32.i32, i66 %p_read_1, i32 51, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 5 'partselect' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i66 %p_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 6 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i15.i9.i42, i15 %tmp_1, i9 0, i42 %trunc_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 7 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i66 %p_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 8 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.01ns)   --->   "%icmp_ln50 = icmp_ne  i32 %trunc_ln50, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 9 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:51]   --->   Operation 10 'zext' 'zext_ln6' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%select_ln50 = select i1 %icmp_ln50, i66 %zext_ln6, i66 %and_ln" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 11 'select' 'select_ln50' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln50, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:55]   --->   Operation 12 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln50, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 13 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %select_ln50, i32 60, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 14 'partselect' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i66 %select_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 15 'trunc' 'trunc_ln56' <Predicate = (tmp_4)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i6.i1.i59, i6 %tmp_3, i1 1, i59 %trunc_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = (tmp_4)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%select_ln56 = select i1 %tmp_4, i66 %or_ln, i66 %select_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 17 'select' 'select_ln56' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln56, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 18 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i66.i32.i32, i66 %select_ln56, i32 61, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 19 'partselect' 'tmp_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i66 %select_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 20 'trunc' 'trunc_ln57' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i5.i1.i60, i5 %tmp_5, i1 1, i60 %trunc_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 21 'bitconcatenate' 'or_ln1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%select_ln57 = select i1 %tmp_6, i66 %or_ln1, i66 %select_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 22 'select' 'select_ln57' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln57, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 23 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %select_ln57, i32 62, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 24 'partselect' 'tmp_7' <Predicate = (tmp_8)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i66 %select_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 25 'trunc' 'trunc_ln58' <Predicate = (tmp_8)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i4.i1.i61, i4 %tmp_7, i1 1, i61 %trunc_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 26 'bitconcatenate' 'or_ln2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%select_ln58 = select i1 %tmp_8, i66 %or_ln2, i66 %select_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 27 'select' 'select_ln58' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln58, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 28 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i66.i32.i32, i66 %select_ln58, i32 63, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 29 'partselect' 'tmp_9' <Predicate = (tmp_10)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i66 %select_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 30 'trunc' 'trunc_ln59' <Predicate = (tmp_10)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i3.i1.i62, i3 %tmp_9, i1 1, i62 %trunc_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 31 'bitconcatenate' 'or_ln3' <Predicate = (tmp_10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%select_ln59 = select i1 %tmp_10, i66 %or_ln3, i66 %select_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 32 'select' 'select_ln59' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln59, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 33 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i66.i32.i32, i66 %select_ln59, i32 64, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = (tmp_12)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i66 %select_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 35 'trunc' 'trunc_ln60' <Predicate = (tmp_12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i2.i1.i63, i2 %tmp_s, i1 1, i63 %trunc_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 36 'bitconcatenate' 'or_ln4' <Predicate = (tmp_12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%select_ln60 = select i1 %tmp_12, i66 %or_ln4, i66 %select_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 37 'select' 'select_ln60' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln60, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 38 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln60, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 39 'bitselect' 'tmp_14' <Predicate = (tmp_13)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i66 %select_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 40 'trunc' 'trunc_ln61' <Predicate = (tmp_13)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64, i1 %tmp_14, i1 1, i64 %trunc_ln61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 41 'bitconcatenate' 'or_ln5' <Predicate = (tmp_13)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%select_ln61 = select i1 %tmp_13, i66 %or_ln5, i66 %select_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 42 'select' 'select_ln61' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62 = or i1 %tmp_4, i1 %tmp_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 43 'or' 'or_ln62' <Predicate = (sel_tmp2 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_1 = or i1 %or_ln62, i1 %tmp_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 44 'or' 'or_ln62_1' <Predicate = (sel_tmp2 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_2 = or i1 %tmp_12, i1 %tmp_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 45 'or' 'or_ln62_2' <Predicate = (sel_tmp2 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_3 = or i1 %or_ln62_2, i1 %tmp_10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 46 'or' 'or_ln62_3' <Predicate = (sel_tmp2 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln62_5 = or i1 %or_ln62_3, i1 %or_ln62_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 47 'or' 'or_ln62_5' <Predicate = (sel_tmp2 == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln62 = select i1 %or_ln62_5, i66 %select_ln61, i66 %select_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 48 'select' 'select_ln62' <Predicate = (sel_tmp2 == 0)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln61, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 49 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i66 %select_ln61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 50 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln62_4 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i65, i1 1, i65 %trunc_ln62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 51 'bitconcatenate' 'or_ln62_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.28ns)   --->   "%and_ln62 = and i1 %tmp_2, i1 %tmp_15" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 52 'and' 'and_ln62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.28ns)   --->   "%xor_ln55 = xor i1 %tmp_2, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:55]   --->   Operation 53 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln62, i1 %xor_ln55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 54 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%head_ctx_ref_1 = sparsemux i66 @_ssdm_op_SparseMux.ap_auto.3i66.i66.i2, i2 2, i66 %or_ln62_4, i2 1, i66 %select_ln50, i2 0, i66 %select_ln62, i66 0, i2 %sel_tmp2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 55 'sparsemux' 'head_ctx_ref_1' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%tmp = sparsemux i66 @_ssdm_op_SparseMux.ap_auto.3i66.i66.i2, i2 2, i66 %or_ln62_4, i2 1, i66 %select_ln50, i2 0, i66 %select_ln61, i66 0, i2 %sel_tmp2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 56 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %tmp, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 57 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%switch_ln66 = switch i8 %trunc_ln9, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb36, i8 2, void %sw.bb51, i8 3, void %sw.bb68, i8 4, void %sw.bb70, i8 5, void %sw.bb72, i8 6, void %sw.bb89, i8 7, void %sw.bb91, i8 8, void %sw.bb93, i8 9, void %sw.bb95, i8 10, void %sw.bb112, i8 11, void %sw.bb129, i8 12, void %sw.bb146, i8 13, void %sw.bb163" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 58 'switch' 'switch_ln66' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %tmp, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178]   --->   Operation 59 'partselect' 'tmp_26' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178]   --->   Operation 60 'trunc' 'trunc_ln178' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_26, i8 14, i32 %trunc_ln178" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178]   --->   Operation 61 'bitconcatenate' 'or_ln11' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.79ns)   --->   "%br_ln179 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:179]   --->   Operation 62 'br' 'br_ln179' <Predicate = (trunc_ln9 == 13)> <Delay = 0.79>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 63 'bitselect' 'tmp_27' <Predicate = (trunc_ln9 == 12)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %tmp_27, void %if.else154, void %land.lhs.true148" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 64 'br' 'br_ln168' <Predicate = (trunc_ln9 == 12)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 65 'bitselect' 'tmp_62' <Predicate = (trunc_ln9 == 12 & tmp_27)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %tmp_62, void %if.then150, void %if.else154" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 66 'br' 'br_ln168' <Predicate = (trunc_ln9 == 12 & tmp_27)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i7 @_ssdm_op_PartSelect.i7.i66.i32.i32, i66 %tmp, i32 59, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 67 'partselect' 'tmp_48' <Predicate = (trunc_ln9 == 12 & tmp_27 & !tmp_62)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i7 @_ssdm_op_PartSelect.i7.i66.i32.i32, i66 %tmp, i32 51, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 68 'partselect' 'tmp_49' <Predicate = (trunc_ln9 == 12 & tmp_27 & !tmp_62)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 69 'trunc' 'trunc_ln169' <Predicate = (trunc_ln9 == 12 & tmp_27 & !tmp_62)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i7.i1.i7.i9.i42, i7 %tmp_48, i1 1, i7 %tmp_49, i9 15, i42 %trunc_ln169" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:171]   --->   Operation 70 'bitconcatenate' 'or_ln19' <Predicate = (trunc_ln9 == 12 & tmp_27 & !tmp_62)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%br_ln172 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:172]   --->   Operation 71 'br' 'br_ln172' <Predicate = (trunc_ln9 == 12 & tmp_27 & !tmp_62)> <Delay = 0.79>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:172]   --->   Operation 72 'bitselect' 'tmp_65' <Predicate = (trunc_ln9 == 12 & tmp_62) | (trunc_ln9 == 12 & !tmp_27)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%br_ln172 = br i1 %tmp_65, void %sw.epilog, void %land.lhs.true156" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:172]   --->   Operation 73 'br' 'br_ln172' <Predicate = (trunc_ln9 == 12 & tmp_62) | (trunc_ln9 == 12 & !tmp_27)> <Delay = 0.79>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:172]   --->   Operation 74 'bitselect' 'tmp_77' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65) | (trunc_ln9 == 12 & !tmp_27 & tmp_65)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.79ns)   --->   "%br_ln172 = br i1 %tmp_77, void %sw.epilog, void %if.then158" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:172]   --->   Operation 75 'br' 'br_ln172' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65) | (trunc_ln9 == 12 & !tmp_27 & tmp_65)> <Delay = 0.79>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i7 @_ssdm_op_PartSelect.i7.i66.i32.i32, i66 %tmp, i32 59, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:173]   --->   Operation 76 'partselect' 'tmp_69' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65 & tmp_77) | (trunc_ln9 == 12 & !tmp_27 & tmp_65 & tmp_77)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i18 @_ssdm_op_PartSelect.i18.i66.i32.i32, i66 %tmp, i32 40, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:173]   --->   Operation 77 'partselect' 'tmp_70' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65 & tmp_77) | (trunc_ln9 == 12 & !tmp_27 & tmp_65 & tmp_77)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:173]   --->   Operation 78 'trunc' 'trunc_ln173' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65 & tmp_77) | (trunc_ln9 == 12 & !tmp_27 & tmp_65 & tmp_77)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln26 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i7.i1.i18.i8.i32, i7 %tmp_69, i1 0, i18 %tmp_70, i8 13, i32 %trunc_ln173" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:173]   --->   Operation 79 'bitconcatenate' 'or_ln26' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65 & tmp_77) | (trunc_ln9 == 12 & !tmp_27 & tmp_65 & tmp_77)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%br_ln175 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 80 'br' 'br_ln175' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_65 & tmp_77) | (trunc_ln9 == 12 & !tmp_27 & tmp_65 & tmp_77)> <Delay = 0.79>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 81 'bitselect' 'tmp_25' <Predicate = (trunc_ln9 == 11)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_25, void %if.else137, void %land.lhs.true131" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 82 'br' 'br_ln158' <Predicate = (trunc_ln9 == 11)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 83 'bitselect' 'tmp_56' <Predicate = (trunc_ln9 == 11 & tmp_25)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_56, void %if.then133, void %if.else137" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 84 'br' 'br_ln158' <Predicate = (trunc_ln9 == 11 & tmp_25)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %tmp, i32 58, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:159]   --->   Operation 85 'partselect' 'tmp_45' <Predicate = (trunc_ln9 == 11 & tmp_25 & !tmp_56)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %tmp, i32 51, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:159]   --->   Operation 86 'partselect' 'tmp_46' <Predicate = (trunc_ln9 == 11 & tmp_25 & !tmp_56)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:159]   --->   Operation 87 'trunc' 'trunc_ln159' <Predicate = (trunc_ln9 == 11 & tmp_25 & !tmp_56)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i8.i1.i6.i9.i42, i8 %tmp_45, i1 1, i6 %tmp_46, i9 13, i42 %trunc_ln159" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:161]   --->   Operation 88 'bitconcatenate' 'or_ln18' <Predicate = (trunc_ln9 == 11 & tmp_25 & !tmp_56)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%br_ln162 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 89 'br' 'br_ln162' <Predicate = (trunc_ln9 == 11 & tmp_25 & !tmp_56)> <Delay = 0.79>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 90 'bitselect' 'tmp_59' <Predicate = (trunc_ln9 == 11 & tmp_56) | (trunc_ln9 == 11 & !tmp_25)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%br_ln162 = br i1 %tmp_59, void %sw.epilog, void %land.lhs.true139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 91 'br' 'br_ln162' <Predicate = (trunc_ln9 == 11 & tmp_56) | (trunc_ln9 == 11 & !tmp_25)> <Delay = 0.79>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 92 'bitselect' 'tmp_76' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59) | (trunc_ln9 == 11 & !tmp_25 & tmp_59)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.79ns)   --->   "%br_ln162 = br i1 %tmp_76, void %sw.epilog, void %if.then141" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 93 'br' 'br_ln162' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59) | (trunc_ln9 == 11 & !tmp_25 & tmp_59)> <Delay = 0.79>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %tmp, i32 58, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 94 'partselect' 'tmp_66' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59 & tmp_76) | (trunc_ln9 == 11 & !tmp_25 & tmp_59 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i17 @_ssdm_op_PartSelect.i17.i66.i32.i32, i66 %tmp, i32 40, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 95 'partselect' 'tmp_67' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59 & tmp_76) | (trunc_ln9 == 11 & !tmp_25 & tmp_59 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 96 'trunc' 'trunc_ln163' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59 & tmp_76) | (trunc_ln9 == 11 & !tmp_25 & tmp_59 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln25 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i8.i1.i17.i8.i32, i8 %tmp_66, i1 0, i17 %tmp_67, i8 12, i32 %trunc_ln163" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 97 'bitconcatenate' 'or_ln25' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59 & tmp_76) | (trunc_ln9 == 11 & !tmp_25 & tmp_59 & tmp_76)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%br_ln165 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 98 'br' 'br_ln165' <Predicate = (trunc_ln9 == 11 & tmp_56 & tmp_59 & tmp_76) | (trunc_ln9 == 11 & !tmp_25 & tmp_59 & tmp_76)> <Delay = 0.79>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 99 'bitselect' 'tmp_24' <Predicate = (trunc_ln9 == 10)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_24, void %if.else120, void %land.lhs.true114" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 100 'br' 'br_ln148' <Predicate = (trunc_ln9 == 10)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 101 'bitselect' 'tmp_50' <Predicate = (trunc_ln9 == 10 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_50, void %if.then116, void %if.else120" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 102 'br' 'br_ln148' <Predicate = (trunc_ln9 == 10 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i9 @_ssdm_op_PartSelect.i9.i66.i32.i32, i66 %tmp, i32 57, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 103 'partselect' 'tmp_42' <Predicate = (trunc_ln9 == 10 & tmp_24 & !tmp_50)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i66.i32.i32, i66 %tmp, i32 51, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 104 'partselect' 'tmp_43' <Predicate = (trunc_ln9 == 10 & tmp_24 & !tmp_50)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 105 'trunc' 'trunc_ln149' <Predicate = (trunc_ln9 == 10 & tmp_24 & !tmp_50)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i9.i1.i5.i9.i42, i9 %tmp_42, i1 1, i5 %tmp_43, i9 11, i42 %trunc_ln149" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:151]   --->   Operation 106 'bitconcatenate' 'or_ln17' <Predicate = (trunc_ln9 == 10 & tmp_24 & !tmp_50)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.79ns)   --->   "%br_ln152 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 107 'br' 'br_ln152' <Predicate = (trunc_ln9 == 10 & tmp_24 & !tmp_50)> <Delay = 0.79>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 108 'bitselect' 'tmp_53' <Predicate = (trunc_ln9 == 10 & tmp_50) | (trunc_ln9 == 10 & !tmp_24)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.79ns)   --->   "%br_ln152 = br i1 %tmp_53, void %sw.epilog, void %land.lhs.true122" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 109 'br' 'br_ln152' <Predicate = (trunc_ln9 == 10 & tmp_50) | (trunc_ln9 == 10 & !tmp_24)> <Delay = 0.79>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 110 'bitselect' 'tmp_75' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53) | (trunc_ln9 == 10 & !tmp_24 & tmp_53)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%br_ln152 = br i1 %tmp_75, void %sw.epilog, void %if.then124" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 111 'br' 'br_ln152' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53) | (trunc_ln9 == 10 & !tmp_24 & tmp_53)> <Delay = 0.79>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i9 @_ssdm_op_PartSelect.i9.i66.i32.i32, i66 %tmp, i32 57, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 112 'partselect' 'tmp_63' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53 & tmp_75) | (trunc_ln9 == 10 & !tmp_24 & tmp_53 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i66.i32.i32, i66 %tmp, i32 40, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 113 'partselect' 'tmp_64' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53 & tmp_75) | (trunc_ln9 == 10 & !tmp_24 & tmp_53 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 114 'trunc' 'trunc_ln153' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53 & tmp_75) | (trunc_ln9 == 10 & !tmp_24 & tmp_53 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln24 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i9.i1.i16.i8.i32, i9 %tmp_63, i1 0, i16 %tmp_64, i8 11, i32 %trunc_ln153" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 115 'bitconcatenate' 'or_ln24' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53 & tmp_75) | (trunc_ln9 == 10 & !tmp_24 & tmp_53 & tmp_75)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.79ns)   --->   "%br_ln155 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:155]   --->   Operation 116 'br' 'br_ln155' <Predicate = (trunc_ln9 == 10 & tmp_50 & tmp_53 & tmp_75) | (trunc_ln9 == 10 & !tmp_24 & tmp_53 & tmp_75)> <Delay = 0.79>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 117 'bitselect' 'tmp_23' <Predicate = (trunc_ln9 == 9)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp_23, void %if.else103, void %land.lhs.true97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 118 'br' 'br_ln138' <Predicate = (trunc_ln9 == 9)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 119 'bitselect' 'tmp_44' <Predicate = (trunc_ln9 == 9 & tmp_23)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp_44, void %if.then99, void %if.else103" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 120 'br' 'br_ln138' <Predicate = (trunc_ln9 == 9 & tmp_23)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i66.i32.i32, i66 %tmp, i32 56, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 121 'partselect' 'tmp_39' <Predicate = (trunc_ln9 == 9 & tmp_23 & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %tmp, i32 51, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 122 'partselect' 'tmp_40' <Predicate = (trunc_ln9 == 9 & tmp_23 & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 123 'trunc' 'trunc_ln139' <Predicate = (trunc_ln9 == 9 & tmp_23 & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i10.i1.i4.i9.i42, i10 %tmp_39, i1 1, i4 %tmp_40, i9 9, i42 %trunc_ln139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:141]   --->   Operation 124 'bitconcatenate' 'or_ln16' <Predicate = (trunc_ln9 == 9 & tmp_23 & !tmp_44)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.79ns)   --->   "%br_ln142 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 125 'br' 'br_ln142' <Predicate = (trunc_ln9 == 9 & tmp_23 & !tmp_44)> <Delay = 0.79>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 126 'bitselect' 'tmp_47' <Predicate = (trunc_ln9 == 9 & tmp_44) | (trunc_ln9 == 9 & !tmp_23)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.79ns)   --->   "%br_ln142 = br i1 %tmp_47, void %sw.epilog, void %land.lhs.true105" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 127 'br' 'br_ln142' <Predicate = (trunc_ln9 == 9 & tmp_44) | (trunc_ln9 == 9 & !tmp_23)> <Delay = 0.79>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 128 'bitselect' 'tmp_74' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47) | (trunc_ln9 == 9 & !tmp_23 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.79ns)   --->   "%br_ln142 = br i1 %tmp_74, void %sw.epilog, void %if.then107" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 129 'br' 'br_ln142' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47) | (trunc_ln9 == 9 & !tmp_23 & tmp_47)> <Delay = 0.79>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i10 @_ssdm_op_PartSelect.i10.i66.i32.i32, i66 %tmp, i32 56, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 130 'partselect' 'tmp_60' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47 & tmp_74) | (trunc_ln9 == 9 & !tmp_23 & tmp_47 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i15 @_ssdm_op_PartSelect.i15.i66.i32.i32, i66 %tmp, i32 40, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 131 'partselect' 'tmp_61' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47 & tmp_74) | (trunc_ln9 == 9 & !tmp_23 & tmp_47 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 132 'trunc' 'trunc_ln143' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47 & tmp_74) | (trunc_ln9 == 9 & !tmp_23 & tmp_47 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln23 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i10.i1.i15.i8.i32, i10 %tmp_60, i1 0, i15 %tmp_61, i8 10, i32 %trunc_ln143" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 133 'bitconcatenate' 'or_ln23' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47 & tmp_74) | (trunc_ln9 == 9 & !tmp_23 & tmp_47 & tmp_74)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.79ns)   --->   "%br_ln145 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 134 'br' 'br_ln145' <Predicate = (trunc_ln9 == 9 & tmp_44 & tmp_47 & tmp_74) | (trunc_ln9 == 9 & !tmp_23 & tmp_47 & tmp_74)> <Delay = 0.79>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %tmp, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135]   --->   Operation 135 'partselect' 'tmp_22' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135]   --->   Operation 136 'trunc' 'trunc_ln135' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_22, i8 9, i32 %trunc_ln135" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135]   --->   Operation 137 'bitconcatenate' 'or_ln10' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.79ns)   --->   "%br_ln136 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:136]   --->   Operation 138 'br' 'br_ln136' <Predicate = (trunc_ln9 == 8)> <Delay = 0.79>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %tmp, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 139 'partselect' 'tmp_20' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 140 'trunc' 'trunc_ln132' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_20, i8 8, i32 %trunc_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 141 'bitconcatenate' 'or_ln9' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.79ns)   --->   "%br_ln133 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 142 'br' 'br_ln133' <Predicate = (trunc_ln9 == 7)> <Delay = 0.79>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %tmp, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 143 'partselect' 'tmp_18' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 144 'trunc' 'trunc_ln129' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_18, i8 7, i32 %trunc_ln129" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 145 'bitconcatenate' 'or_ln8' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%br_ln130 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130]   --->   Operation 146 'br' 'br_ln130' <Predicate = (trunc_ln9 == 6)> <Delay = 0.79>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 147 'bitselect' 'tmp_21' <Predicate = (trunc_ln9 == 5)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %tmp_21, void %if.else80, void %land.lhs.true74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 148 'br' 'br_ln118' <Predicate = (trunc_ln9 == 5)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 149 'bitselect' 'tmp_38' <Predicate = (trunc_ln9 == 5 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %tmp_38, void %if.then76, void %if.else80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 150 'br' 'br_ln118' <Predicate = (trunc_ln9 == 5 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i66.i32.i32, i66 %tmp, i32 55, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 151 'partselect' 'tmp_36' <Predicate = (trunc_ln9 == 5 & tmp_21 & !tmp_38)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i66.i32.i32, i66 %tmp, i32 51, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 152 'partselect' 'tmp_37' <Predicate = (trunc_ln9 == 5 & tmp_21 & !tmp_38)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 153 'trunc' 'trunc_ln119' <Predicate = (trunc_ln9 == 5 & tmp_21 & !tmp_38)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i11.i1.i3.i9.i42, i11 %tmp_36, i1 1, i3 %tmp_37, i9 7, i42 %trunc_ln119" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:121]   --->   Operation 154 'bitconcatenate' 'or_ln15' <Predicate = (trunc_ln9 == 5 & tmp_21 & !tmp_38)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.79ns)   --->   "%br_ln122 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 155 'br' 'br_ln122' <Predicate = (trunc_ln9 == 5 & tmp_21 & !tmp_38)> <Delay = 0.79>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 156 'bitselect' 'tmp_41' <Predicate = (trunc_ln9 == 5 & tmp_38) | (trunc_ln9 == 5 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.79ns)   --->   "%br_ln123 = br i1 %tmp_41, void %sw.epilog, void %land.lhs.true82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 157 'br' 'br_ln123' <Predicate = (trunc_ln9 == 5 & tmp_38) | (trunc_ln9 == 5 & !tmp_21)> <Delay = 0.79>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 158 'bitselect' 'tmp_73' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41) | (trunc_ln9 == 5 & !tmp_21 & tmp_41)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.79ns)   --->   "%br_ln123 = br i1 %tmp_73, void %sw.epilog, void %if.then84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 159 'br' 'br_ln123' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41) | (trunc_ln9 == 5 & !tmp_21 & tmp_41)> <Delay = 0.79>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i66.i32.i32, i66 %tmp, i32 55, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 160 'partselect' 'tmp_57' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41 & tmp_73) | (trunc_ln9 == 5 & !tmp_21 & tmp_41 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %tmp, i32 40, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 161 'partselect' 'tmp_58' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41 & tmp_73) | (trunc_ln9 == 5 & !tmp_21 & tmp_41 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 162 'trunc' 'trunc_ln124' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41 & tmp_73) | (trunc_ln9 == 5 & !tmp_21 & tmp_41 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln22 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i11.i1.i14.i8.i32, i11 %tmp_57, i1 0, i14 %tmp_58, i8 6, i32 %trunc_ln124" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 163 'bitconcatenate' 'or_ln22' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41 & tmp_73) | (trunc_ln9 == 5 & !tmp_21 & tmp_41 & tmp_73)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.79ns)   --->   "%br_ln126 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 164 'br' 'br_ln126' <Predicate = (trunc_ln9 == 5 & tmp_38 & tmp_41 & tmp_73) | (trunc_ln9 == 5 & !tmp_21 & tmp_41 & tmp_73)> <Delay = 0.79>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %tmp, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 165 'partselect' 'tmp_16' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 166 'trunc' 'trunc_ln115' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_16, i8 5, i32 %trunc_ln115" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 167 'bitconcatenate' 'or_ln7' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.79ns)   --->   "%br_ln116 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:116]   --->   Operation 168 'br' 'br_ln116' <Predicate = (trunc_ln9 == 4)> <Delay = 0.79>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %tmp, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 169 'partselect' 'tmp_11' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 170 'trunc' 'trunc_ln112' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_11, i8 4, i32 %trunc_ln112" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 171 'bitconcatenate' 'or_ln6' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.79ns)   --->   "%br_ln113 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 172 'br' 'br_ln113' <Predicate = (trunc_ln9 == 3)> <Delay = 0.79>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 173 'bitselect' 'tmp_19' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %tmp_19, void %if.else59, void %land.lhs.true53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 174 'br' 'br_ln102' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 175 'bitselect' 'tmp_32' <Predicate = (trunc_ln9 == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %tmp_32, void %if.then55, void %if.else59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 176 'br' 'br_ln102' <Predicate = (trunc_ln9 == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i66.i32.i32, i66 %tmp, i32 54, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 177 'partselect' 'tmp_33' <Predicate = (trunc_ln9 == 2 & tmp_19 & !tmp_32)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i66.i32.i32, i66 %tmp, i32 51, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 178 'partselect' 'tmp_34' <Predicate = (trunc_ln9 == 2 & tmp_19 & !tmp_32)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 179 'trunc' 'trunc_ln103' <Predicate = (trunc_ln9 == 2 & tmp_19 & !tmp_32)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i12.i1.i2.i9.i42, i12 %tmp_33, i1 1, i2 %tmp_34, i9 5, i42 %trunc_ln103" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 180 'bitconcatenate' 'or_ln14' <Predicate = (trunc_ln9 == 2 & tmp_19 & !tmp_32)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.79ns)   --->   "%br_ln106 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 181 'br' 'br_ln106' <Predicate = (trunc_ln9 == 2 & tmp_19 & !tmp_32)> <Delay = 0.79>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:107]   --->   Operation 182 'bitselect' 'tmp_35' <Predicate = (trunc_ln9 == 2 & tmp_32) | (trunc_ln9 == 2 & !tmp_19)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.79ns)   --->   "%br_ln107 = br i1 %tmp_35, void %sw.epilog, void %land.lhs.true61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:107]   --->   Operation 183 'br' 'br_ln107' <Predicate = (trunc_ln9 == 2 & tmp_32) | (trunc_ln9 == 2 & !tmp_19)> <Delay = 0.79>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:107]   --->   Operation 184 'bitselect' 'tmp_72' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35) | (trunc_ln9 == 2 & !tmp_19 & tmp_35)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.79ns)   --->   "%br_ln107 = br i1 %tmp_72, void %sw.epilog, void %if.then63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:107]   --->   Operation 185 'br' 'br_ln107' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35) | (trunc_ln9 == 2 & !tmp_19 & tmp_35)> <Delay = 0.79>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i12 @_ssdm_op_PartSelect.i12.i66.i32.i32, i66 %tmp, i32 54, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 186 'partselect' 'tmp_54' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35 & tmp_72) | (trunc_ln9 == 2 & !tmp_19 & tmp_35 & tmp_72)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i13 @_ssdm_op_PartSelect.i13.i66.i32.i32, i66 %tmp, i32 40, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 187 'partselect' 'tmp_55' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35 & tmp_72) | (trunc_ln9 == 2 & !tmp_19 & tmp_35 & tmp_72)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 188 'trunc' 'trunc_ln108' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35 & tmp_72) | (trunc_ln9 == 2 & !tmp_19 & tmp_35 & tmp_72)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i12.i1.i13.i8.i32, i12 %tmp_54, i1 0, i13 %tmp_55, i8 3, i32 %trunc_ln108" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 189 'bitconcatenate' 'or_ln21' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35 & tmp_72) | (trunc_ln9 == 2 & !tmp_19 & tmp_35 & tmp_72)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.79ns)   --->   "%br_ln109 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 190 'br' 'br_ln109' <Predicate = (trunc_ln9 == 2 & tmp_32 & tmp_35 & tmp_72) | (trunc_ln9 == 2 & !tmp_19 & tmp_35 & tmp_72)> <Delay = 0.79>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 191 'bitselect' 'tmp_17' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp_17, void %if.else, void %land.lhs.true" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 192 'br' 'br_ln91' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 193 'bitselect' 'tmp_29' <Predicate = (trunc_ln9 == 1 & tmp_17)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp_29, void %if.then39, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 194 'br' 'br_ln91' <Predicate = (trunc_ln9 == 1 & tmp_17)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i13 @_ssdm_op_PartSelect.i13.i66.i32.i32, i66 %tmp, i32 53, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 195 'partselect' 'tmp_30' <Predicate = (trunc_ln9 == 1 & tmp_17 & !tmp_29)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 196 'bitselect' 'tmp_68' <Predicate = (trunc_ln9 == 1 & tmp_17 & !tmp_29)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 197 'trunc' 'trunc_ln92' <Predicate = (trunc_ln9 == 1 & tmp_17 & !tmp_29)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i13.i1.i1.i9.i42, i13 %tmp_30, i1 1, i1 %tmp_68, i9 3, i42 %trunc_ln92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:94]   --->   Operation 198 'bitconcatenate' 'or_ln13' <Predicate = (trunc_ln9 == 1 & tmp_17 & !tmp_29)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.79ns)   --->   "%br_ln95 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95]   --->   Operation 199 'br' 'br_ln95' <Predicate = (trunc_ln9 == 1 & tmp_17 & !tmp_29)> <Delay = 0.79>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 200 'bitselect' 'tmp_31' <Predicate = (trunc_ln9 == 1 & tmp_29) | (trunc_ln9 == 1 & !tmp_17)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.79ns)   --->   "%br_ln96 = br i1 %tmp_31, void %sw.epilog, void %land.lhs.true44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 201 'br' 'br_ln96' <Predicate = (trunc_ln9 == 1 & tmp_29) | (trunc_ln9 == 1 & !tmp_17)> <Delay = 0.79>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %tmp, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 202 'bitselect' 'tmp_71' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31) | (trunc_ln9 == 1 & !tmp_17 & tmp_31)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.79ns)   --->   "%br_ln96 = br i1 %tmp_71, void %sw.epilog, void %if.then46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 203 'br' 'br_ln96' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31) | (trunc_ln9 == 1 & !tmp_17 & tmp_31)> <Delay = 0.79>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i13 @_ssdm_op_PartSelect.i13.i66.i32.i32, i66 %tmp, i32 53, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 204 'partselect' 'tmp_51' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31 & tmp_71) | (trunc_ln9 == 1 & !tmp_17 & tmp_31 & tmp_71)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i12 @_ssdm_op_PartSelect.i12.i66.i32.i32, i66 %tmp, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 205 'partselect' 'tmp_52' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31 & tmp_71) | (trunc_ln9 == 1 & !tmp_17 & tmp_31 & tmp_71)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 206 'trunc' 'trunc_ln97' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31 & tmp_71) | (trunc_ln9 == 1 & !tmp_17 & tmp_31 & tmp_71)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i13.i1.i12.i8.i32, i13 %tmp_51, i1 0, i12 %tmp_52, i8 2, i32 %trunc_ln97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 207 'bitconcatenate' 'or_ln20' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31 & tmp_71) | (trunc_ln9 == 1 & !tmp_17 & tmp_31 & tmp_71)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.79ns)   --->   "%br_ln99 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99]   --->   Operation 208 'br' 'br_ln99' <Predicate = (trunc_ln9 == 1 & tmp_29 & tmp_31 & tmp_71) | (trunc_ln9 == 1 & !tmp_17 & tmp_31 & tmp_71)> <Delay = 0.79>
ST_1 : Operation 209 [1/1] (0.79ns)   --->   "%br_ln68 = br i1 %start_read, void %sw.epilog, void %if.then17" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 209 'br' 'br_ln68' <Predicate = (trunc_ln9 == 0)> <Delay = 0.79>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i9 @_ssdm_op_PartSelect.i9.i66.i32.i32, i66 %tmp, i32 43, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 210 'partselect' 'tmp_28' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i66 %tmp" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 211 'trunc' 'trunc_ln70' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i9.i11.i32, i9 %tmp_28, i11 1, i32 %trunc_ln70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:87]   --->   Operation 212 'bitconcatenate' 'or_ln12' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i52 %or_ln12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88]   --->   Operation 213 'zext' 'zext_ln88' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.79ns)   --->   "%br_ln88 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88]   --->   Operation 214 'br' 'br_ln88' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.79>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%head_ctx_ref_2 = phi i66 %head_ctx_ref_1, void %entry_ifconv, i66 %or_ln11, void %sw.bb163, i66 %or_ln26, void %if.then158, i66 %head_ctx_ref_1, void %land.lhs.true156, i66 %head_ctx_ref_1, void %if.else154, i66 %or_ln19, void %if.then150, i66 %or_ln25, void %if.then141, i66 %head_ctx_ref_1, void %land.lhs.true139, i66 %head_ctx_ref_1, void %if.else137, i66 %or_ln18, void %if.then133, i66 %or_ln24, void %if.then124, i66 %head_ctx_ref_1, void %land.lhs.true122, i66 %head_ctx_ref_1, void %if.else120, i66 %or_ln17, void %if.then116, i66 %or_ln23, void %if.then107, i66 %head_ctx_ref_1, void %land.lhs.true105, i66 %head_ctx_ref_1, void %if.else103, i66 %or_ln16, void %if.then99, i66 %or_ln10, void %sw.bb93, i66 %or_ln9, void %sw.bb91, i66 %or_ln8, void %sw.bb89, i66 %or_ln22, void %if.then84, i66 %head_ctx_ref_1, void %land.lhs.true82, i66 %head_ctx_ref_1, void %if.else80, i66 %or_ln15, void %if.then76, i66 %or_ln7, void %sw.bb70, i66 %or_ln6, void %sw.bb68, i66 %or_ln21, void %if.then63, i66 %head_ctx_ref_1, void %land.lhs.true61, i66 %head_ctx_ref_1, void %if.else59, i66 %or_ln14, void %if.then55, i66 %or_ln20, void %if.then46, i66 %head_ctx_ref_1, void %land.lhs.true44, i66 %head_ctx_ref_1, void %if.else, i66 %or_ln13, void %if.then39, i66 %zext_ln88, void %if.then17, i66 %head_ctx_ref_1, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 215 'phi' 'head_ctx_ref_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln186)   --->   "%empty = phi i8 %trunc_ln9, void %entry_ifconv, i8 14, void %sw.bb163, i8 13, void %if.then158, i8 12, void %land.lhs.true156, i8 12, void %if.else154, i8 12, void %if.then150, i8 12, void %if.then141, i8 11, void %land.lhs.true139, i8 11, void %if.else137, i8 11, void %if.then133, i8 11, void %if.then124, i8 10, void %land.lhs.true122, i8 10, void %if.else120, i8 10, void %if.then116, i8 10, void %if.then107, i8 9, void %land.lhs.true105, i8 9, void %if.else103, i8 9, void %if.then99, i8 9, void %sw.bb93, i8 8, void %sw.bb91, i8 7, void %sw.bb89, i8 6, void %if.then84, i8 5, void %land.lhs.true82, i8 5, void %if.else80, i8 5, void %if.then76, i8 5, void %sw.bb70, i8 4, void %sw.bb68, i8 3, void %if.then63, i8 2, void %land.lhs.true61, i8 2, void %if.else59, i8 2, void %if.then55, i8 2, void %if.then46, i8 1, void %land.lhs.true44, i8 1, void %if.else, i8 1, void %if.then39, i8 1, void %if.then17, i8 0, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 216 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln186 = icmp_eq  i8 %empty, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 217 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mrv = insertvalue i67 <undef>, i1 %icmp_ln186" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 218 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i67 %mrv, i66 %head_ctx_ref_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 219 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln186 = ret i67 %mrv_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 220 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.042ns
The critical path consists of the following:
	wire read operation ('layer_idx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41) on port 'layer_idx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41) [5]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln50', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50) [11]  (1.016 ns)
	'select' operation 66 bit ('select_ln50', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50) [13]  (0.423 ns)
	'select' operation 66 bit ('select_ln56', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56) [19]  (0.423 ns)
	'select' operation 66 bit ('select_ln57', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57) [24]  (0.423 ns)
	'select' operation 66 bit ('select_ln58', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58) [29]  (0.423 ns)
	'select' operation 66 bit ('select_ln59', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59) [34]  (0.423 ns)
	'select' operation 66 bit ('select_ln60', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60) [39]  (0.423 ns)
	'select' operation 66 bit ('select_ln61', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61) [44]  (0.423 ns)
	'and' operation 1 bit ('and_ln62', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) [54]  (0.287 ns)
	'sparsemux' operation 66 bit ('tmp', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) [58]  (0.427 ns)
	multiplexor before 'phi' operation 66 bit ('head_ctx_ref_2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) with incoming values : ('head_ctx_ref_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) ('or_ln11', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178) ('or_ln19', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:171) ('or_ln26', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:173) ('or_ln18', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:161) ('or_ln25', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163) ('or_ln17', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:151) ('or_ln24', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153) ('or_ln16', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:141) ('or_ln23', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143) ('or_ln10', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135) ('or_ln9', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132) ('or_ln8', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129) ('or_ln15', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:121) ('or_ln22', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124) ('or_ln7', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115) ('or_ln6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112) ('or_ln14', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105) ('or_ln21', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108) ('or_ln13', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:94) ('or_ln20', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97) ('zext_ln88', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88) [268]  (0.794 ns)
	multiplexor before 'phi' operation 8 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66) with incoming values : ('trunc_ln9', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66) [269]  (0.794 ns)
	'phi' operation 8 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66) with incoming values : ('trunc_ln9', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66) [269]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln186', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186) [270]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
