$date
	Sat Jun 28 20:42:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module asm_tb $end
$var wire 1 ! z $end
$var wire 2 " y [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var wire 1 % rst $end
$var parameter 2 & S0 $end
$var parameter 2 ' S1 $end
$var parameter 2 ( S2 $end
$var parameter 2 ) S3 $end
$var reg 2 * next_state [1:0] $end
$var reg 2 + state [1:0] $end
$var reg 2 , y [1:0] $end
$var reg 1 ! z $end
$scope begin state_trans $end
$upscope $end
$scope begin state_trans_logic $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
1%
0$
0#
b0 "
0!
$end
#5
1#
#10
0#
0%
#15
1#
#20
b1 *
0#
1$
#25
1!
b0 "
b0 ,
b1 +
1#
#30
0#
#35
1#
#40
b10 *
0!
b0 "
b0 ,
0#
0$
#45
b11 *
b1 "
b1 ,
b10 +
1#
#50
b1 *
1!
b1 "
b1 ,
0#
1$
#55
b0 "
b0 ,
b1 +
1#
#60
b10 *
0!
b0 "
b0 ,
0#
0$
#65
b11 *
b1 "
b1 ,
b10 +
1#
#70
0#
#75
b0 *
b1 "
b1 ,
b11 +
1#
#80
b1 "
b1 ,
0#
1$
