/* Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Ign)
		Device PartName(EPCS16) MfrSpec(OpMask(0) Child_OpMask(1 3) FullPath("C:/Hardware/FPGA/FPGA_test/3ph.pof"));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
