

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat'
================================================================
* Date:           Tue Jun 24 19:15:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.132 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      802|  30.000 ns|  8.020 us|    3|  802|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_col_zxi2mat  |        1|      800|         2|          1|          1|  1 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_12_fu_203_p2                    |         +|   0|  0|  13|          10|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_218                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_226                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_197_p2              |      icmp|   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln139_fu_209_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          29|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_last_phi_fu_160_p4   |  14|          3|    1|          3|
    |ap_phi_mux_start_phi_fu_171_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_11           |   9|          2|   10|         20|
    |axi_data_fu_90                  |   9|          2|    8|         16|
    |axi_last_fu_86                  |   9|          2|    1|          2|
    |imgR_in_data_blk_n              |   9|          2|    1|          2|
    |j_fu_82                         |   9|          2|   10|         20|
    |last_reg_157                    |   9|          2|    1|          2|
    |vid_inR_TDATA_blk_n             |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 104|         23|   36|         73|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_fu_90           |   8|   0|    8|          0|
    |axi_last_fu_86           |   1|   0|    1|          0|
    |icmp_ln133_reg_271       |   1|   0|    1|          0|
    |j_fu_82                  |  10|   0|   10|          0|
    |last_reg_157             |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_zxi2mat|  return value|
|vid_inR_TVALID               |   in|    1|        axis|                                                vid_inR_V_data_V|       pointer|
|vid_inR_TDATA                |   in|    8|        axis|                                                vid_inR_V_data_V|       pointer|
|imgR_in_data_din             |  out|    8|     ap_fifo|                                                    imgR_in_data|       pointer|
|imgR_in_data_num_data_valid  |   in|    2|     ap_fifo|                                                    imgR_in_data|       pointer|
|imgR_in_data_fifo_cap        |   in|    2|     ap_fifo|                                                    imgR_in_data|       pointer|
|imgR_in_data_full_n          |   in|    1|     ap_fifo|                                                    imgR_in_data|       pointer|
|imgR_in_data_write           |  out|    1|     ap_fifo|                                                    imgR_in_data|       pointer|
|start_6                      |   in|    1|     ap_none|                                                         start_6|        scalar|
|axi_data_9                   |   in|    8|     ap_none|                                                      axi_data_9|        scalar|
|axi_last_11                  |   in|    1|     ap_none|                                                     axi_last_11|        scalar|
|p_read1                      |   in|   10|     ap_none|                                                         p_read1|        scalar|
|vid_inR_TREADY               |  out|    1|        axis|                                                vid_inR_V_dest_V|       pointer|
|vid_inR_TDEST                |   in|    1|        axis|                                                vid_inR_V_dest_V|       pointer|
|vid_inR_TKEEP                |   in|    1|        axis|                                                vid_inR_V_keep_V|       pointer|
|vid_inR_TSTRB                |   in|    1|        axis|                                                vid_inR_V_strb_V|       pointer|
|vid_inR_TUSER                |   in|    1|        axis|                                                vid_inR_V_user_V|       pointer|
|vid_inR_TLAST                |   in|    1|        axis|                                                vid_inR_V_last_V|       pointer|
|vid_inR_TID                  |   in|    1|        axis|                                                  vid_inR_V_id_V|       pointer|
|last_out                     |  out|    1|      ap_vld|                                                        last_out|       pointer|
|last_out_ap_vld              |  out|    1|      ap_vld|                                                        last_out|       pointer|
|axi_data_10_out              |  out|    8|      ap_vld|                                                 axi_data_10_out|       pointer|
|axi_data_10_out_ap_vld       |  out|    1|      ap_vld|                                                 axi_data_10_out|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

