Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 23:43:22 2019
| Host         : DESKTOP-5DFT9M2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3108 |          533 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           26 |
| Yes          | No                    | No                     |             144 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+-------------------------------+------------------+----------------+
|  clkdivider/clk_out1 |                                      | display/strobe_out[1]_i_1_n_0 |                1 |              2 |
|  clkdivider/clk_out1 |                                      | display/strobe_out[6]_i_1_n_0 |                1 |              2 |
|  clkdivider/clk_out1 |                                      | display/p_0_in[0]             |                1 |              2 |
|  clkdivider/clk_out1 |                                      | display/p_0_in[2]             |                1 |              2 |
|  pclk_in_BUFG        |                                      |                               |                2 |              4 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[8]_0     |                1 |              4 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[15]_i_1_n_0 |                               |                2 |              8 |
|  pclk_in_BUFG        | my_camera/__0/i__n_0                 |                               |                2 |              8 |
|  clkdivider/clk_out1 |                                      | xvga1/hcount_out_reg[9]_0     |                5 |              8 |
|  clkdivider/clk_out1 | xvga1/hreset                         | xvga1/vcount_out0             |                4 |             10 |
|  clkdivider/clk_out1 |                                      | xvga1/hreset                  |                5 |             11 |
|  clkdivider/clk_out1 |                                      | xvga1/thres[11]_i_8_0         |                4 |             12 |
|  pclk_in_BUFG        | my_camera/valid_pixel                | my_camera/frame_done_out      |                5 |             17 |
|  clkdivider/clk_out1 |                                      | clear                         |                7 |             26 |
|  clkdivider/clk_out1 | clear                                |                               |               13 |             64 |
|  clkdivider/clk_out1 | xvga1/threshold                      | xvga1/vsync_out_reg_0         |               16 |             64 |
|  clkdivider/clk_out1 | xvga1/vsync                          |                               |               12 |             64 |
|  clkdivider/clk_out1 |                                      |                               |              531 |           3104 |
+----------------------+--------------------------------------+-------------------------------+------------------+----------------+


