Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 22:45:14 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2589)
5. checking no_input_delay (14)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1294)
---------------------------
 There are 694 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bgm_wrap/bps2_name_2/bump_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: bgm_wrap/bps_name_1/bump_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: bgm_wrap/fre_1Hz/clk_10Hz_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: draw_wrap/clock_ms/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: draw_wrap/clock_sec/out_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/ball_wrap/ball_x_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2589)
---------------------------------------------------
 There are 2589 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2630          inf        0.000                      0                 2630           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2630 Endpoints
Min Delay          2630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            audio_output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.732ns  (logic 4.013ns (41.238%)  route 5.719ns (58.762%))
  Logic Levels:           7  (FDSE=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[0]/C
    SLICE_X61Y116        FDSE (Prop_fdse_C_Q)         0.341     0.341 r  pong_fsm_wrap/ball_wrap/ball_y_reg[0]/Q
                         net (fo=26, routed)          1.244     1.585    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I5_O)        0.097     1.682 f  pong_fsm_wrap/ball_wrap/store_start_i_2/O
                         net (fo=2, routed)           1.031     2.712    bgm_wrap/hit_paddle_1/hit_wall
    SLICE_X42Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.809 r  bgm_wrap/hit_paddle_1/audio_output_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.557     3.366    bgm_wrap/hit_wall_1/fre_1/audio_output_OBUF_inst_i_4_0
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.097     3.463 f  bgm_wrap/hit_wall_1/fre_1/audio_output_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.342     3.805    bgm_wrap/P2_SCORE_1/audio_output_OBUF_inst_i_1_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I1_O)        0.097     3.902 r  bgm_wrap/P2_SCORE_1/audio_output_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.733     4.635    bgm_wrap/P2_SCORE_1/fre_10/audio_output_1
    SLICE_X35Y112        LUT6 (Prop_lut6_I2_O)        0.097     4.732 r  bgm_wrap/P2_SCORE_1/fre_10/audio_output_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.813     6.545    audio_output_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.187     9.732 r  audio_output_OBUF_inst/O
                         net (fo=0)                   0.000     9.732    audio_output
    C17                                                               r  audio_output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.229ns (43.617%)  route 5.467ns (56.383%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.256     1.649    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X36Y109        LUT5 (Prop_lut5_I0_O)        0.097     1.746 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.746    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I1_O)      0.188     1.934 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.455     3.389    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.231     3.620 r  pong_fsm_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.755     6.376    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.320     9.695 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.695    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.491ns  (logic 4.250ns (44.783%)  route 5.241ns (55.217%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.256     1.649    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X36Y109        LUT5 (Prop_lut5_I0_O)        0.097     1.746 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.746    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I1_O)      0.188     1.934 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.319     3.253    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.225     3.478 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.665     6.144    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.347     9.491 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.491    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.088ns (44.882%)  route 5.020ns (55.118%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.256     1.649    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X36Y109        LUT5 (Prop_lut5_I0_O)        0.097     1.746 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.746    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I1_O)      0.188     1.934 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.321     3.255    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.227     3.482 r  pong_fsm_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.444     5.925    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     9.109 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.109    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.800ns  (logic 4.206ns (47.792%)  route 4.595ns (52.208%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.256     1.649    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X36Y109        LUT5 (Prop_lut5_I0_O)        0.097     1.746 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.746    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I1_O)      0.188     1.934 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.321     3.255    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.229     3.484 r  pong_fsm_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.018     5.502    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.299     8.800 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.800    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.112ns (49.013%)  route 4.277ns (50.988%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[3]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  pong_fsm_wrap/p2_score_reg[3]/Q
                         net (fo=10, routed)          1.191     1.552    pong_fsm_wrap/p2_score_reg[3]_0[3]
    SLICE_X36Y109        LUT6 (Prop_lut6_I1_O)        0.199     1.751 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.751    pong_fsm_wrap/ssd_OBUF[7]_inst_i_10_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I0_O)      0.163     1.914 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.580     3.494    pong_fsm_wrap/ssd_wrap/sel0[0]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.229     3.723 r  pong_fsm_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.506     5.229    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.160     8.389 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.389    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.346ns  (logic 4.217ns (50.532%)  route 4.129ns (49.468%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[3]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  pong_fsm_wrap/p2_score_reg[3]/Q
                         net (fo=10, routed)          1.191     1.552    pong_fsm_wrap/p2_score_reg[3]_0[3]
    SLICE_X36Y109        LUT6 (Prop_lut6_I1_O)        0.199     1.751 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.751    pong_fsm_wrap/ssd_OBUF[7]_inst_i_10_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I0_O)      0.163     1.914 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.580     3.494    pong_fsm_wrap/ssd_wrap/sel0[0]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.229     3.723 r  pong_fsm_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.358     5.081    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.265     8.346 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.346    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.066ns (50.124%)  route 4.046ns (49.876%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.256     1.649    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X36Y109        LUT5 (Prop_lut5_I0_O)        0.097     1.746 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.746    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I1_O)      0.188     1.934 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.455     3.389    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.227     3.616 r  pong_fsm_wrap/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.335     4.951    ssd_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.161     8.112 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.112    ssd[0]
    H15                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.078ns (50.730%)  route 3.960ns (49.270%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.256     1.649    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0[0]
    SLICE_X36Y109        LUT5 (Prop_lut5_I0_O)        0.097     1.746 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.746    pong_fsm_wrap/ssd_OBUF[7]_inst_i_13_n_0
    SLICE_X36Y109        MUXF7 (Prop_muxf7_I1_O)      0.188     1.934 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.319     3.253    pong_fsm_wrap/ssd_wrap/sel0[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.227     3.480 r  pong_fsm_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.385     4.865    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     8.038 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.038    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 3.855ns (52.981%)  route 3.421ns (47.019%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.313     0.313 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=13, routed)          0.694     1.007    ssd_wrap/Q[2]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.229     1.236 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.727     3.963    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.313     7.276 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.276    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_p2/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keypad_p2/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE                         0.000     0.000 r  keypad_p2/temp_reg[3]/C
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keypad_p2/temp_reg[3]/Q
                         net (fo=1, routed)           0.056     0.184    keypad_p2/temp_reg_n_0_[3]
    SLICE_X88Y109        FDSE                                         r  keypad_p2/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/bps2_name_2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps2_name_2/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.141ns (71.368%)  route 0.057ns (28.632%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE                         0.000     0.000 r  bgm_wrap/bps2_name_2/counter_reg[6]/C
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps2_name_2/counter_reg[6]/Q
                         net (fo=2, routed)           0.057     0.198    bgm_wrap/bps2_name_2/counter_reg[6]
    SLICE_X44Y120        FDRE                                         r  bgm_wrap/bps2_name_2/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/bps_name_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps_name_1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE                         0.000     0.000 r  bgm_wrap/bps_name_1/counter_reg[7]/C
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps_name_1/counter_reg[7]/Q
                         net (fo=2, routed)           0.065     0.206    bgm_wrap/bps_name_1/counter_reg[7]
    SLICE_X45Y120        FDRE                                         r  bgm_wrap/bps_name_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/bps2_name_2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps2_name_2/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.615%)  route 0.068ns (32.385%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE                         0.000     0.000 r  bgm_wrap/bps2_name_2/counter_reg[7]/C
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps2_name_2/counter_reg[7]/Q
                         net (fo=2, routed)           0.068     0.209    bgm_wrap/bps2_name_2/counter_reg[7]
    SLICE_X44Y120        FDRE                                         r  bgm_wrap/bps2_name_2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/bps2_name_2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/bps2_name_2/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.141ns (65.970%)  route 0.073ns (34.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE                         0.000     0.000 r  bgm_wrap/bps2_name_2/counter_reg[0]/C
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bgm_wrap/bps2_name_2/counter_reg[0]/Q
                         net (fo=3, routed)           0.073     0.214    bgm_wrap/bps2_name_2/counter_reg[0]
    SLICE_X44Y120        FDRE                                         r  bgm_wrap/bps2_name_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.133ns (62.206%)  route 0.081ns (37.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE                         0.000     0.000 r  draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[1]/C
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[1]/Q
                         net (fo=6, routed)           0.081     0.214    draw_wrap/Draw_Over_wrap/Signal_Control_G/timer_reg[1]
    SLICE_X57Y123        FDRE                                         r  draw_wrap/Draw_Over_wrap/Signal_Control_G/signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.851%)  route 0.099ns (41.149%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[0]/C
    SLICE_X61Y116        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_y_reg[0]/Q
                         net (fo=26, routed)          0.099     0.240    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[0]
    SLICE_X61Y116        FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_p1/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keypad_p1/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.148ns (60.211%)  route 0.098ns (39.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE                         0.000     0.000 r  keypad_p1/temp_reg[3]/C
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  keypad_p1/temp_reg[3]/Q
                         net (fo=1, routed)           0.098     0.246    keypad_p1/temp_reg_n_0_[3]
    SLICE_X87Y112        FDSE                                         r  keypad_p1/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bgm_wrap/OVER_1/fre_5/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bgm_wrap/OVER_1/fre_5/clk_after_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.186ns (71.942%)  route 0.073ns (28.058%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE                         0.000     0.000 r  bgm_wrap/OVER_1/fre_5/counter_reg[14]/C
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bgm_wrap/OVER_1/fre_5/counter_reg[14]/Q
                         net (fo=3, routed)           0.073     0.214    bgm_wrap/OVER_1/fre_5/counter_reg[14]
    SLICE_X29Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.259 r  bgm_wrap/OVER_1/fre_5/clk_after_i_2__18/O
                         net (fo=1, routed)           0.000     0.259    bgm_wrap/OVER_1/fre_5/clk_after_i_2__18_n_0
    SLICE_X29Y120        FDSE                                         r  bgm_wrap/OVER_1/fre_5/clk_after_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            draw_wrap/Draw_Over_wrap/Signal_Control_R/signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.133ns (51.028%)  route 0.128ns (48.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE                         0.000     0.000 r  draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[0]/C
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[0]/Q
                         net (fo=7, routed)           0.128     0.261    draw_wrap/Draw_Over_wrap/Signal_Control_R/timer_reg[0]
    SLICE_X55Y125        FDRE                                         r  draw_wrap/Draw_Over_wrap/Signal_Control_R/signal_reg[0]/D
  -------------------------------------------------------------------    -------------------





