{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616536188236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616536188237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 18:49:48 2021 " "Processing started: Tue Mar 23 18:49:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616536188237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616536188237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Incinerador -c Incinerador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Incinerador -c Incinerador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616536188237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616536188682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incinerador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incinerador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Incinerador-RTLIncinerador " "Found design unit 1: Incinerador-RTLIncinerador" {  } { { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Incinerador " "Found entity 1: Incinerador" {  } { { "Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-comportamento " "Found design unit 1: multiplicador-comportamento" {  } { { "multiplicador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/multiplicador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189112 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-dataflow_comparador " "Found design unit 1: comparador-dataflow_comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189114 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189114 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1616536189117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189118 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189120 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_clear-comportamento " "Found design unit 1: registrador_clear-comportamento" {  } { { "registrador_clear.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189123 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_clear " "Found entity 1: registrador_clear" {  } { { "registrador_clear.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_3x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_right_3x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_right_3x-comportamento " "Found design unit 1: shift_right_3x-comportamento" {  } { { "shift_right_3x.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/shift_right_3x.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189126 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_right_3x " "Found entity 1: shift_right_3x" {  } { { "shift_right_3x.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/shift_right_3x.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-rtl " "Found design unit 1: somador-rtl" {  } { { "somador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189129 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-rtl " "Found design unit 1: subtrator-rtl" {  } { { "subtrator.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/subtrator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189132 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador2minutos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador2minutos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador2minutos-RTL " "Found design unit 1: temporizador2minutos-RTL" {  } { { "temporizador2minutos.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador2minutos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189135 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador2minutos " "Found entity 1: temporizador2minutos" {  } { { "temporizador2minutos.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador2minutos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador20min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador20min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador20min-RTL " "Found design unit 1: temporizador20min-RTL" {  } { { "temporizador20min.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador20min.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189137 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador20min " "Found entity 1: temporizador20min" {  } { { "temporizador20min.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador20min.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador45-RTL " "Found design unit 1: temporizador45-RTL" {  } { { "temporizador45.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador45.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189140 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador45 " "Found entity 1: temporizador45" {  } { { "temporizador45.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/temporizador45.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-RTLControladora " "Found design unit 1: Controladora-RTLControladora" {  } { { "Controladora.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Controladora.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "Controladora.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Controladora.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTLDataPath " "Found design unit 1: DataPath-RTLDataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189147 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_incinerador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_incinerador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Incinerador-teste " "Found design unit 1: tb_Incinerador-teste" {  } { { "tb_Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/tb_Incinerador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189150 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Incinerador " "Found entity 1: tb_Incinerador" {  } { { "tb_Incinerador.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/tb_Incinerador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_peso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_peso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_peso-dataflow_comparador_peso " "Found design unit 1: comparador_peso-dataflow_comparador_peso" {  } { { "comparador_peso.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_peso.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189153 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_peso " "Found entity 1: comparador_peso" {  } { { "comparador_peso.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_peso.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_temperatura_segura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_temperatura_segura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_temperatura_segura-dataflow_comparador_temperatura_segura " "Found design unit 1: comparador_temperatura_segura-dataflow_comparador_temperatura_segura" {  } { { "comparador_temperatura_segura.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_segura.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189156 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_temperatura_segura " "Found entity 1: comparador_temperatura_segura" {  } { { "comparador_temperatura_segura.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_segura.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_temperatura_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_temperatura_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_temperatura_max-dataflow_comparador_temperatura_max " "Found design unit 1: comparador_temperatura_max-dataflow_comparador_temperatura_max" {  } { { "comparador_temperatura_max.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189160 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_temperatura_max " "Found entity 1: comparador_temperatura_max" {  } { { "comparador_temperatura_max.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/comparador_temperatura_max.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616536189160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616536189160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Incinerador " "Elaborating entity \"Incinerador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616536189250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:A_DataPath " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:A_DataPath\"" {  } { { "Incinerador.vhd" "A_DataPath" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador45 DataPath:A_DataPath\|temporizador45:TemporizadorCarregamento " "Elaborating entity \"temporizador45\" for hierarchy \"DataPath:A_DataPath\|temporizador45:TemporizadorCarregamento\"" {  } { { "DataPath.vhd" "TemporizadorCarregamento" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador2minutos DataPath:A_DataPath\|temporizador2minutos:TemporizadorDescarregamento " "Elaborating entity \"temporizador2minutos\" for hierarchy \"DataPath:A_DataPath\|temporizador2minutos:TemporizadorDescarregamento\"" {  } { { "DataPath.vhd" "TemporizadorDescarregamento" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador20min DataPath:A_DataPath\|temporizador20min:TemporizadorAquecimento " "Elaborating entity \"temporizador20min\" for hierarchy \"DataPath:A_DataPath\|temporizador20min:TemporizadorAquecimento\"" {  } { { "DataPath.vhd" "TemporizadorAquecimento" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador DataPath:A_DataPath\|registrador:A_RegPeso " "Elaborating entity \"registrador\" for hierarchy \"DataPath:A_DataPath\|registrador:A_RegPeso\"" {  } { { "DataPath.vhd" "A_RegPeso" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador DataPath:A_DataPath\|multiplicador:B_Multiplicador " "Elaborating entity \"multiplicador\" for hierarchy \"DataPath:A_DataPath\|multiplicador:B_Multiplicador\"" {  } { { "DataPath.vhd" "B_Multiplicador" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_3x DataPath:A_DataPath\|shift_right_3x:C_Shifter " "Elaborating entity \"shift_right_3x\" for hierarchy \"DataPath:A_DataPath\|shift_right_3x:C_Shifter\"" {  } { { "DataPath.vhd" "C_Shifter" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_peso DataPath:A_DataPath\|comparador_peso:D_ComparadorPeso " "Elaborating entity \"comparador_peso\" for hierarchy \"DataPath:A_DataPath\|comparador_peso:D_ComparadorPeso\"" {  } { { "DataPath.vhd" "D_ComparadorPeso" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_clear DataPath:A_DataPath\|registrador_clear:I_RegQtdProcessada " "Elaborating entity \"registrador_clear\" for hierarchy \"DataPath:A_DataPath\|registrador_clear:I_RegQtdProcessada\"" {  } { { "DataPath.vhd" "I_RegQtdProcessada" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189298 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear registrador_clear.vhd(21) " "VHDL Process Statement warning at registrador_clear.vhd(21): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador_clear.vhd" "" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/registrador_clear.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616536189298 "|Incinerador|DataPath:A_DataPath|registrador_clear:I_RegQtdProcessada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator DataPath:A_DataPath\|subtrator:J_Subtrator " "Elaborating entity \"subtrator\" for hierarchy \"DataPath:A_DataPath\|subtrator:J_Subtrator\"" {  } { { "DataPath.vhd" "J_Subtrator" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador DataPath:A_DataPath\|comparador:K_ComparadorCombustivel " "Elaborating entity \"comparador\" for hierarchy \"DataPath:A_DataPath\|comparador:K_ComparadorCombustivel\"" {  } { { "DataPath.vhd" "K_ComparadorCombustivel" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_temperatura_segura DataPath:A_DataPath\|comparador_temperatura_segura:L_ComparadorTemperaturaSegura " "Elaborating entity \"comparador_temperatura_segura\" for hierarchy \"DataPath:A_DataPath\|comparador_temperatura_segura:L_ComparadorTemperaturaSegura\"" {  } { { "DataPath.vhd" "L_ComparadorTemperaturaSegura" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_temperatura_max DataPath:A_DataPath\|comparador_temperatura_max:M_ComparadorTemperaturaMax " "Elaborating entity \"comparador_temperatura_max\" for hierarchy \"DataPath:A_DataPath\|comparador_temperatura_max:M_ComparadorTemperaturaMax\"" {  } { { "DataPath.vhd" "M_ComparadorTemperaturaMax" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux DataPath:A_DataPath\|mux:N_Mux " "Elaborating entity \"mux\" for hierarchy \"DataPath:A_DataPath\|mux:N_Mux\"" {  } { { "DataPath.vhd" "N_Mux" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador DataPath:A_DataPath\|somador:O_Somador " "Elaborating entity \"somador\" for hierarchy \"DataPath:A_DataPath\|somador:O_Somador\"" {  } { { "DataPath.vhd" "O_Somador" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/DataPath.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:B_Controladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:B_Controladora\"" {  } { { "Incinerador.vhd" "B_Controladora" { Text "C:/Users/spide/Documents/UFMG/UFMG_4_semestre/LSD/PROJETO RTL/Projetos VHDL/Incinerador/Incinerador.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616536189320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616536190064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616536190064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616536190132 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616536190132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616536190132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616536190132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616536190162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 18:49:50 2021 " "Processing ended: Tue Mar 23 18:49:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616536190162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616536190162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616536190162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616536190162 ""}
