vhdl work "D:\University\6\Logic Circuits Lab\HW1\ALU\Full_Adder.vhd"
vhdl work "D:\University\6\Logic Circuits Lab\HW1\ALU\AddSub.vhd"
vhdl work "D:\University\6\Logic Circuits Lab\HW1\ALU\AB.vhd"
