$date
	Sat Nov 01 15:53:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module fulladder_struct_tb $end
$var wire 1 ! sum_tb $end
$var wire 1 " cout_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % cin_tb $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carry_in $end
$var wire 1 " carry_out $end
$var wire 1 ! sum $end
$var wire 1 & w_carry_ha1 $end
$var wire 1 ' w_carry_ha2 $end
$var wire 1 ( w_sum_ha1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1(
0%
1$
#300
1"
0!
1'
1%
#400
0"
1!
0'
0%
0$
1#
#500
1"
0!
1'
1%
#600
0'
0(
1&
0%
1$
#700
1!
1%
#900
