set_max_delay 30 -from clk1 -rise_from and1 -through net1 -fall_through pin2 -ignore_clock_latency -reset_path
