{"sha": "7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "node_id": "C_kwDOANBUbNoAKDdiODg1ZWNjMDVmZWYwZTc0MzdhY2U1OTI1NDMzNmY4ZThkOWViZTY", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2022-12-28T00:17:27Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2022-12-28T00:17:27Z"}, "message": "Daily bump.", "tree": {"sha": "9d24ab2b8197b664488b005f6f3faddc2603700c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9d24ab2b8197b664488b005f6f3faddc2603700c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/comments", "author": null, "committer": null, "parents": [{"sha": "103f963e5cf6e7fe80395efc5fcede351420e25d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/103f963e5cf6e7fe80395efc5fcede351420e25d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/103f963e5cf6e7fe80395efc5fcede351420e25d"}], "stats": {"total": 110, "additions": 109, "deletions": 1}, "files": [{"sha": "f670edf4ae81befbca625121273da28eba7fba63", "filename": "gcc/ChangeLog", "status": "modified", "additions": 88, "deletions": 0, "changes": 88, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "patch": "@@ -1,3 +1,91 @@\n+2022-12-27  Jeff Law  <jlaw@ventanamicro.com>\n+\n+\t* config/riscv/riscv.md: Add missing modes to last patch.t\n+\n+2022-12-27  Raphael Moreira Zinsly  <rzinsly@ventanamicro.com>\n+\n+\tPR target/95632\n+\tPR target/106602\n+\t* config/riscv/riscv.md: New pattern to simulate complex\n+\tconst_int loads.\n+\n+2022-12-27  Christoph M\u00fcllner  <christoph.muellner@vrull.eu>\n+\n+\t* config/riscv/riscv.cc (riscv_next_saved_reg): New function.\n+\t(riscv_is_eh_return_data_register): New function.\n+\t(riscv_for_each_saved_reg): Restructure loop.\n+\n+2022-12-27  Christoph M\u00fcllner  <christoph.muellner@vrull.eu>\n+\n+\t* config/riscv/riscv.md: Sync comments with code.\n+\n+2022-12-27  jinma  <jinma@linux.alibaba.com>\n+\n+\t* common/config/riscv/riscv-common.cc:\n+\n+2022-12-27  Jonathan Yong  <10walls@gmail.com>\n+\n+\t* configure.ac: use grep -i for case insensitive test.\n+\t* configure: Regenerate.\n+\n+2022-12-27  Max Filippov  <jcmvbkbc@gmail.com>\n+\n+\t* config/xtensa/xtensa.md (unspec): Extract UNSPEC_* constants\n+\tinto this enum.\n+\t(unspecv): Extract UNSPECV_* constants into this enum.\n+\n+2022-12-27  Takayuki 'January June' Suwa  <jjsuwa_sys3175@yahoo.co.jp>\n+\n+\t* config/xtensa/xtensa.md (set_frame_ptr): Fix to reflect\n+\tTARGET_DENSITY.\n+\n+2022-12-27  Takayuki 'January June' Suwa  <jjsuwa_sys3175@yahoo.co.jp>\n+\n+\t* config/xtensa/xtensa.h (GP_RETURN, GP_RETURN_REG_COUNT):\n+\tChange to GP_RETURN_FIRST and GP_RETURN_LAST, respectively.\n+\t* config/xtensa/xtensa.cc (xtensa_function_value,\n+\txtensa_libcall_value, xtensa_function_value_regno_p): Ditto.\n+\n+2022-12-27  Takayuki 'January June' Suwa  <jjsuwa_sys3175@yahoo.co.jp>\n+\n+\t* config/xtensa/xtensa.cc (xtensa_expand_prologue): Modify to\n+\texit the inspection loops as soon as the necessity of stack\n+\tpointer is found.\n+\n+2022-12-27  Takayuki 'January June' Suwa  <jjsuwa_sys3175@yahoo.co.jp>\n+\n+\t* config/xtensa/elf.h: Tabify, and trim trailing spaces.\n+\t* config/xtensa/linux.h: Likewise.\n+\t* config/xtensa/uclinux.h: Likewise.\n+\t* config/xtensa/xtensa-dynconfig.c: Likewise.\n+\t* config/xtensa/xtensa.cc: Likewise.\n+\t* config/xtensa/xtensa.h: Likewise.\n+\t* config/xtensa/xtensa.md: Likewise.\n+\n+2022-12-27  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/riscv-vsetvl.cc\n+\t(pass_vsetvl::compute_global_backward_infos): Change to visit CFG.\n+\t(pass_vsetvl::prune_expressions): Ditto.\n+\n+2022-12-27  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/riscv-vsetvl.cc (change_insn): Remove pp_print.\n+\t(avl_info::avl_info): Add copy function.\n+\t(vector_insn_info::dump): Remove pp_print.\n+\t* config/riscv/riscv-vsetvl.h: Add copy function.\n+\n+2022-12-27  Kewen Lin  <linkw@linux.ibm.com>\n+\n+\tPR target/106680\n+\t* common/config/rs6000/rs6000-common.cc (rs6000_handle_option): Remove\n+\tthe adjustment for option powerpc64 in -m64 handling, and remove the\n+\twhole -m32 handling.\n+\t* config/rs6000/rs6000.cc (rs6000_option_override_internal): When no\n+\texplicit powerpc64 option is provided, enable it for -m64.  For 32 bit\n+\tand OS_MISSING_POWERPC64, disable powerpc64 if it's enabled but not\n+\tspecified explicitly.\n+\n 2022-12-26  liuhongt  <hongtao.liu@intel.com>\n \n \tPR target/55522"}, {"sha": "e65d79fa1d571a9399640c78dc90cd38b6a3cca0", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "patch": "@@ -1 +1 @@\n-20221227\n+20221228"}, {"sha": "7dd0a49240228ee84bb6a4914b0487c39a769aa0", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 20, "deletions": 0, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7b885ecc05fef0e7437ace59254336f8e8d9ebe6/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=7b885ecc05fef0e7437ace59254336f8e8d9ebe6", "patch": "@@ -1,3 +1,23 @@\n+2022-12-27  Raphael Moreira Zinsly  <rzinsly@ventanamicro.com>\n+\n+\tPR target/95632\n+\tPR target/106602\n+\t* gcc.target/riscv/pr95632.c: New test.\n+\t* gcc.target/riscv/pr106602.c: New test.\n+\n+2022-12-27  Kito Cheng  <kito.cheng@sifive.com>\n+\n+\t* gcc.target/riscv/rvv/vsetvl/riscv_vector.h: New.\n+\n+2022-12-27  Kewen Lin  <linkw@linux.ibm.com>\n+\t    Iain Sandoe  <iain@sandoe.co.uk>\n+\n+\tPR target/106680\n+\t* gcc.target/powerpc/pr106680-1.c: New test.\n+\t* gcc.target/powerpc/pr106680-2.c: New test.\n+\t* gcc.target/powerpc/pr106680-3.c: New test.\n+\t* gcc.target/powerpc/pr106680-4.c: New test.\n+\n 2022-12-26  David Edelsohn  <dje.gcc@gmail.com>\n \n \t* gcc.dg/analyzer/fd-accept.c: Skip."}]}