TimeQuest Timing Analyzer report for PLab3
Tue Jun 14 21:04:15 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; PLab3                                              ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 316.06 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.164 ; -32.624       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -133.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; altsyncram_component|auto_generated|ram_block1a0|clk0                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; altsyncram_component|auto_generated|ram_block1a0|clk0                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|outclk                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
;  address[0] ; clock      ; 3.421 ; 3.421 ; Rise       ; clock           ;
;  address[1] ; clock      ; 3.420 ; 3.420 ; Rise       ; clock           ;
;  address[2] ; clock      ; 3.188 ; 3.188 ; Rise       ; clock           ;
;  address[3] ; clock      ; 3.433 ; 3.433 ; Rise       ; clock           ;
;  address[4] ; clock      ; 3.184 ; 3.184 ; Rise       ; clock           ;
;  address[5] ; clock      ; 3.661 ; 3.661 ; Rise       ; clock           ;
;  address[6] ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
;  address[7] ; clock      ; 3.407 ; 3.407 ; Rise       ; clock           ;
; data[*]     ; clock      ; 3.624 ; 3.624 ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.008 ; 0.008 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 3.382 ; 3.382 ; Rise       ; clock           ;
;  data[2]    ; clock      ; 3.375 ; 3.375 ; Rise       ; clock           ;
;  data[3]    ; clock      ; 3.115 ; 3.115 ; Rise       ; clock           ;
;  data[4]    ; clock      ; 3.389 ; 3.389 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 3.612 ; 3.612 ; Rise       ; clock           ;
;  data[6]    ; clock      ; 3.383 ; 3.383 ; Rise       ; clock           ;
;  data[7]    ; clock      ; 3.624 ; 3.624 ; Rise       ; clock           ;
; wren        ; clock      ; 0.324 ; 0.324 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -2.915 ; -2.915 ; Rise       ; clock           ;
;  address[0] ; clock      ; -3.152 ; -3.152 ; Rise       ; clock           ;
;  address[1] ; clock      ; -3.151 ; -3.151 ; Rise       ; clock           ;
;  address[2] ; clock      ; -2.919 ; -2.919 ; Rise       ; clock           ;
;  address[3] ; clock      ; -3.164 ; -3.164 ; Rise       ; clock           ;
;  address[4] ; clock      ; -2.915 ; -2.915 ; Rise       ; clock           ;
;  address[5] ; clock      ; -3.392 ; -3.392 ; Rise       ; clock           ;
;  address[6] ; clock      ; -3.604 ; -3.604 ; Rise       ; clock           ;
;  address[7] ; clock      ; -3.138 ; -3.138 ; Rise       ; clock           ;
; data[*]     ; clock      ; 0.261  ; 0.261  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.261  ; 0.261  ; Rise       ; clock           ;
;  data[1]    ; clock      ; -3.113 ; -3.113 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -3.106 ; -3.106 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -2.846 ; -2.846 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -3.120 ; -3.120 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -3.343 ; -3.343 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -3.114 ; -3.114 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -3.355 ; -3.355 ; Rise       ; clock           ;
; wren        ; clock      ; -0.055 ; -0.055 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.111 ; 9.111 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 6.567 ; 6.567 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 6.792 ; 6.792 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 6.573 ; 6.573 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 6.818 ; 6.818 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 7.253 ; 7.253 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 7.068 ; 7.068 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 6.353 ; 6.353 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.111 ; 9.111 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 6.353 ; 6.353 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 6.567 ; 6.567 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 6.792 ; 6.792 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 6.573 ; 6.573 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 6.818 ; 6.818 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 7.253 ; 7.253 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 7.068 ; 7.068 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 6.353 ; 6.353 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.111 ; 9.111 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -19.512       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.840 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -133.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_j0c1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; altsyncram_component|auto_generated|ram_block1a0|clk0                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; altsyncram_component|auto_generated|ram_block1a0|clk0                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~clkctrl|outclk                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 2.015  ; 2.015  ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.811  ; 1.811  ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.811  ; 1.811  ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.699  ; 1.699  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.814  ; 1.814  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.698  ; 1.698  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.923  ; 1.923  ; Rise       ; clock           ;
;  address[6] ; clock      ; 2.015  ; 2.015  ; Rise       ; clock           ;
;  address[7] ; clock      ; 1.795  ; 1.795  ; Rise       ; clock           ;
; data[*]     ; clock      ; 1.888  ; 1.888  ; Rise       ; clock           ;
;  data[0]    ; clock      ; -0.310 ; -0.310 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 1.776  ; 1.776  ; Rise       ; clock           ;
;  data[2]    ; clock      ; 1.772  ; 1.772  ; Rise       ; clock           ;
;  data[3]    ; clock      ; 1.638  ; 1.638  ; Rise       ; clock           ;
;  data[4]    ; clock      ; 1.785  ; 1.785  ; Rise       ; clock           ;
;  data[5]    ; clock      ; 1.879  ; 1.879  ; Rise       ; clock           ;
;  data[6]    ; clock      ; 1.775  ; 1.775  ; Rise       ; clock           ;
;  data[7]    ; clock      ; 1.888  ; 1.888  ; Rise       ; clock           ;
; wren        ; clock      ; -0.179 ; -0.179 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -1.559 ; -1.559 ; Rise       ; clock           ;
;  address[0] ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
;  address[1] ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
;  address[2] ; clock      ; -1.560 ; -1.560 ; Rise       ; clock           ;
;  address[3] ; clock      ; -1.675 ; -1.675 ; Rise       ; clock           ;
;  address[4] ; clock      ; -1.559 ; -1.559 ; Rise       ; clock           ;
;  address[5] ; clock      ; -1.784 ; -1.784 ; Rise       ; clock           ;
;  address[6] ; clock      ; -1.876 ; -1.876 ; Rise       ; clock           ;
;  address[7] ; clock      ; -1.656 ; -1.656 ; Rise       ; clock           ;
; data[*]     ; clock      ; 0.449  ; 0.449  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.449  ; 0.449  ; Rise       ; clock           ;
;  data[1]    ; clock      ; -1.637 ; -1.637 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.633 ; -1.633 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.499 ; -1.499 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.646 ; -1.646 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.740 ; -1.740 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.636 ; -1.636 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.749 ; -1.749 ; Rise       ; clock           ;
; wren        ; clock      ; 0.318  ; 0.318  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 3.765 ; 3.765 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 3.865 ; 3.865 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 3.769 ; 3.769 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 3.886 ; 3.886 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 4.075 ; 4.075 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 3.765 ; 3.765 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 3.865 ; 3.865 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 3.769 ; 3.769 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 3.886 ; 3.886 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 4.075 ; 4.075 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.164  ; 1.840 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -2.164  ; 1.840 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -32.624 ; 0.0   ; 0.0      ; 0.0     ; -133.38             ;
;  clock           ; -32.624 ; 0.000 ; N/A      ; N/A     ; -133.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
;  address[0] ; clock      ; 3.421 ; 3.421 ; Rise       ; clock           ;
;  address[1] ; clock      ; 3.420 ; 3.420 ; Rise       ; clock           ;
;  address[2] ; clock      ; 3.188 ; 3.188 ; Rise       ; clock           ;
;  address[3] ; clock      ; 3.433 ; 3.433 ; Rise       ; clock           ;
;  address[4] ; clock      ; 3.184 ; 3.184 ; Rise       ; clock           ;
;  address[5] ; clock      ; 3.661 ; 3.661 ; Rise       ; clock           ;
;  address[6] ; clock      ; 3.873 ; 3.873 ; Rise       ; clock           ;
;  address[7] ; clock      ; 3.407 ; 3.407 ; Rise       ; clock           ;
; data[*]     ; clock      ; 3.624 ; 3.624 ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.008 ; 0.008 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 3.382 ; 3.382 ; Rise       ; clock           ;
;  data[2]    ; clock      ; 3.375 ; 3.375 ; Rise       ; clock           ;
;  data[3]    ; clock      ; 3.115 ; 3.115 ; Rise       ; clock           ;
;  data[4]    ; clock      ; 3.389 ; 3.389 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 3.612 ; 3.612 ; Rise       ; clock           ;
;  data[6]    ; clock      ; 3.383 ; 3.383 ; Rise       ; clock           ;
;  data[7]    ; clock      ; 3.624 ; 3.624 ; Rise       ; clock           ;
; wren        ; clock      ; 0.324 ; 0.324 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -1.559 ; -1.559 ; Rise       ; clock           ;
;  address[0] ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
;  address[1] ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
;  address[2] ; clock      ; -1.560 ; -1.560 ; Rise       ; clock           ;
;  address[3] ; clock      ; -1.675 ; -1.675 ; Rise       ; clock           ;
;  address[4] ; clock      ; -1.559 ; -1.559 ; Rise       ; clock           ;
;  address[5] ; clock      ; -1.784 ; -1.784 ; Rise       ; clock           ;
;  address[6] ; clock      ; -1.876 ; -1.876 ; Rise       ; clock           ;
;  address[7] ; clock      ; -1.656 ; -1.656 ; Rise       ; clock           ;
; data[*]     ; clock      ; 0.449  ; 0.449  ; Rise       ; clock           ;
;  data[0]    ; clock      ; 0.449  ; 0.449  ; Rise       ; clock           ;
;  data[1]    ; clock      ; -1.637 ; -1.637 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.633 ; -1.633 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.499 ; -1.499 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.646 ; -1.646 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.740 ; -1.740 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.636 ; -1.636 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.749 ; -1.749 ; Rise       ; clock           ;
; wren        ; clock      ; 0.318  ; 0.318  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.111 ; 9.111 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 6.567 ; 6.567 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 6.792 ; 6.792 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 6.573 ; 6.573 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 6.818 ; 6.818 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 7.253 ; 7.253 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 7.068 ; 7.068 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 6.353 ; 6.353 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.111 ; 9.111 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 3.765 ; 3.765 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 3.865 ; 3.865 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 3.769 ; 3.769 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 3.886 ; 3.886 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 4.075 ; 4.075 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.008 ; 4.008 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 80       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 80       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Jun 14 21:04:15 2016
Info: Command: quartus_sta PLab3 -c PLab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PLab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164       -32.624 clock 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -133.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 clock 
Info (332146): Worst-case hold slack is 1.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.840         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -133.380 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Tue Jun 14 21:04:15 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


