//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.10.01
//Created Time: Wed Aug  7 09:53:24 2024

`timescale 100 ps/100 ps
module Uart_to_Bus_Top(
	rst_n_i,
	clk_i,
	apb0_rdata_i,
	apb0_rdy_i,
	apb1_rdata_i,
	apb1_rdy_i,
	apb2_rdata_i,
	apb2_rdy_i,
	uart_rx_i,
	apb0_addr_o,
	apb0_sel_o,
	apb0_ena_o,
	apb0_wr_o,
	apb0_wdata_o,
	apb0_strb_o,
	apb1_addr_o,
	apb1_sel_o,
	apb1_ena_o,
	apb1_wr_o,
	apb1_wdata_o,
	apb1_strb_o,
	apb2_addr_o,
	apb2_sel_o,
	apb2_ena_o,
	apb2_wr_o,
	apb2_wdata_o,
	apb2_strb_o,
	uart_rx_led_o,
	uart_tx_led_o,
	uart_tx_o
);
input rst_n_i;
input clk_i;
input [31:0] apb0_rdata_i;
input apb0_rdy_i;
input [31:0] apb1_rdata_i;
input apb1_rdy_i;
input [31:0] apb2_rdata_i;
input apb2_rdy_i;
input uart_rx_i;
output [17:0] apb0_addr_o;
output apb0_sel_o;
output apb0_ena_o;
output apb0_wr_o;
output [31:0] apb0_wdata_o;
output [3:0] apb0_strb_o;
output [17:0] apb1_addr_o;
output apb1_sel_o;
output apb1_ena_o;
output apb1_wr_o;
output [31:0] apb1_wdata_o;
output [3:0] apb1_strb_o;
output [17:0] apb2_addr_o;
output apb2_sel_o;
output apb2_ena_o;
output apb2_wr_o;
output [31:0] apb2_wdata_o;
output [3:0] apb2_strb_o;
output uart_rx_led_o;
output uart_tx_led_o;
output uart_tx_o;
wire GND;
wire VCC;
wire [17:0] apb0_addr_o;
wire apb0_ena_o;
wire [31:0] apb0_rdata_i;
wire apb0_rdy_i;
wire apb0_sel_o;
wire [3:0] apb0_strb_o;
wire [31:0] apb0_wdata_o;
wire apb0_wr_o;
wire [17:0] apb1_addr_o;
wire apb1_ena_o;
wire [31:0] apb1_rdata_i;
wire apb1_rdy_i;
wire apb1_sel_o;
wire [3:0] apb1_strb_o;
wire [31:0] apb1_wdata_o;
wire apb1_wr_o;
wire [17:0] apb2_addr_o;
wire apb2_ena_o;
wire [31:0] apb2_rdata_i;
wire apb2_rdy_i;
wire apb2_sel_o;
wire [3:0] apb2_strb_o;
wire [31:0] apb2_wdata_o;
wire apb2_wr_o;
wire clk_i;
wire rst_n_i;
wire uart_rx_i;
wire uart_rx_led_o;
wire uart_tx_led_o;
wire uart_tx_o;
wire \uart_bus_core/apb0_sel_o_d_4 ;
wire \uart_bus_core/apb1_sel_o_d_3 ;
wire \uart_bus_core/cpu_rdata_0_7 ;
wire \uart_bus_core/cpu_rdata_0_8 ;
wire \uart_bus_core/cpu_rdata_1_7 ;
wire \uart_bus_core/cpu_rdata_2_7 ;
wire \uart_bus_core/cpu_rdata_3_7 ;
wire \uart_bus_core/cpu_rdata_4_7 ;
wire \uart_bus_core/cpu_rdata_5_7 ;
wire \uart_bus_core/cpu_rdata_6_7 ;
wire \uart_bus_core/cpu_rdata_7_7 ;
wire \uart_bus_core/cpu_rdata_8_7 ;
wire \uart_bus_core/cpu_rdata_9_7 ;
wire \uart_bus_core/cpu_rdata_10_7 ;
wire \uart_bus_core/cpu_rdata_11_7 ;
wire \uart_bus_core/cpu_rdata_12_7 ;
wire \uart_bus_core/cpu_rdata_13_7 ;
wire \uart_bus_core/cpu_rdata_14_7 ;
wire \uart_bus_core/cpu_rdata_15_7 ;
wire \uart_bus_core/cpu_rdata_16_7 ;
wire \uart_bus_core/cpu_rdata_17_7 ;
wire \uart_bus_core/cpu_rdata_18_7 ;
wire \uart_bus_core/cpu_rdata_19_7 ;
wire \uart_bus_core/cpu_rdata_20_7 ;
wire \uart_bus_core/cpu_rdata_21_7 ;
wire \uart_bus_core/cpu_rdata_22_7 ;
wire \uart_bus_core/cpu_rdata_23_7 ;
wire \uart_bus_core/cpu_rdata_24_7 ;
wire \uart_bus_core/cpu_rdata_25_7 ;
wire \uart_bus_core/cpu_rdata_26_7 ;
wire \uart_bus_core/cpu_rdata_27_7 ;
wire \uart_bus_core/cpu_rdata_28_7 ;
wire \uart_bus_core/cpu_rdata_29_7 ;
wire \uart_bus_core/cpu_rdata_30_7 ;
wire \uart_bus_core/cpu_rdata_31_7 ;
wire \uart_bus_core/apb0_sel_o_d_5 ;
wire \uart_bus_core/apb0_sel_o_d_6 ;
wire \uart_bus_core/apb0_sel_o_d_7 ;
wire \uart_bus_core/apb0_sel_o_d_8 ;
wire \uart_bus_core/n2686_5 ;
wire \uart_bus_core/n2676_5 ;
wire \uart_bus_core/n2681_5 ;
wire \uart_bus_core/n1757_1 ;
wire \uart_bus_core/n1757_2 ;
wire \uart_bus_core/n1756_1 ;
wire \uart_bus_core/n1756_2 ;
wire \uart_bus_core/n1755_1 ;
wire \uart_bus_core/n1755_2 ;
wire \uart_bus_core/n1754_1 ;
wire \uart_bus_core/n1754_2 ;
wire \uart_bus_core/n1753_1 ;
wire \uart_bus_core/n1753_2 ;
wire \uart_bus_core/n1752_1 ;
wire \uart_bus_core/n1752_2 ;
wire \uart_bus_core/n1751_1 ;
wire \uart_bus_core/n1751_2 ;
wire \uart_bus_core/n1750_1 ;
wire \uart_bus_core/n1750_0_COUT ;
wire \uart_bus_core/n1760_5 ;
wire \uart_bus_core/n1758_6 ;
wire \uart_bus_core/cpu_rw_Z ;
wire \uart_bus_core/cpu_req_Z ;
wire \uart_bus_core/n160_7 ;
wire [31:0] \uart_bus_core/cpu_rdata ;
wire [8:0] \uart_bus_core/r_timeout_cnt ;
wire [15:0] \uart_bus_core/cpu_addr_Z ;
wire [31:0] \uart_bus_core/cpu_wdata_Z ;
wire \uart_bus_core/u_uart_md/n213_6 ;
wire \uart_bus_core/u_uart_md/rx_fifo_ren_Z ;
wire \uart_bus_core/u_uart_md/tx_fifo_wen_Z ;
wire [3:0] \uart_bus_core/u_uart_md/rd_debug_cnt ;
wire [48:0] \uart_bus_core/u_uart_md/rx_fifo_rdata ;
wire [3:0] \uart_bus_core/u_uart_md/wr_debug_cnt ;
wire [47:0] \uart_bus_core/u_uart_md/tx_fifo_wdata_Z ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ;
wire [7:0] \uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n16_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_13 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n523_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n522_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n521_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n520_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n519_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n518_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n517_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n516_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n515_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n514_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n513_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n512_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n511_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n510_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n509_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n508_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n507_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n506_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n505_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n504_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n503_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n502_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n501_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n500_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n499_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n498_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n497_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n496_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n495_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n494_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n493_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n492_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n374_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n373_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n372_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n371_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n370_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n369_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n368_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n367_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n366_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n365_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n364_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n250_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n249_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n248_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n247_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n246_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n245_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n244_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n243_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n242_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n241_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n240_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n239_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n238_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n237_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n236_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n235_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n234_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n233_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n232_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n231_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n230_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n229_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n228_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n227_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n226_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n225_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n224_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_5 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_15 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_13 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_15 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_8 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_17 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_18 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_19 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_20 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_15 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_8 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr ;
wire [1:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code ;
wire [48:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata ;
wire [31:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param ;
wire [15:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param ;
wire [3:3] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/wr_debug_cnt ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n64_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n122_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n123_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n124_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n125_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n192_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n154_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n153_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n152_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n254_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n253_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n252_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n137_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n136_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n135_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n237_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n236_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n235_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n195_5 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n177_5 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[48]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_0_SUM ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_0_SUM ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_0_SUM ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_0_SUM ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_0_SUM ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_0_SUM ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_2 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n155_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n255_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n138_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n238_6 ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr ;
wire [48:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_13 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_13 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_3_33 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n122_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n120_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n117_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n114_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n110_6 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_5 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_3 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_25 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_26 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_29 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_30 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_14 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_30 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_7 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_27 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_28 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_8 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_29 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_11 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_10 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_12 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n124_8 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n125_9 ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_dly ;
wire \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr ;
wire [15:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt ;
wire [1:0] \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ;
wire [6:0] \uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n97_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n98_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n99_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n100_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n105_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n106_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n107_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n108_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n113_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n114_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n115_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n116_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n121_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n122_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n123_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n124_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n129_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n130_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n131_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n132_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n137_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n138_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n139_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n140_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_49 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_56 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_51 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_50 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_45 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_44 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_64 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_56 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_44 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_44 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_53 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_44 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_69 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n746_60 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_60 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n748_60 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n749_60 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_52 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_50 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_57 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_52 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_46 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_47 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_45 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_46 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_66 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_57 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_45 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_46 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_47 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_45 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_47 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_54 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_55 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_45 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_47 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_48 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_70 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_61 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_53 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_54 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_15 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_58 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_51 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_53 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_54 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_55 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_68 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_48 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_49 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_48 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_49 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_50 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_57 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_58 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_59 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_49 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_50 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_55 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_56 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_57 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_58 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_50 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_51 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_61 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_51 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_60 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_62 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_70 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_17 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_64 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_53 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_63 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_52 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_72 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_66 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_53 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n735_52 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n145_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n146_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n147_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n148_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n161_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n162_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n163_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n164_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_3 ;
wire [7:2] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt ;
wire [47:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg ;
wire [4:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt ;
wire [47:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_11 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_12 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n64_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n65_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n66_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n67_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n122_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n123_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n124_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n125_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n192_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n154_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n153_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n152_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n254_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n253_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n252_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n137_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n136_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n135_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n237_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n236_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n235_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n195_5 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n177_5 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[0]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[1]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[2]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[3]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[4]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[5]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[6]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[7]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[8]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[9]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[10]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[11]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[12]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[13]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[14]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[15]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[16]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[17]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[18]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[19]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[20]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[21]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[22]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[23]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[24]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[25]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[26]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[27]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[28]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[29]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[30]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[31]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[32]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[33]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[34]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[35]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[36]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[37]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[38]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[39]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[40]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[41]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[42]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[43]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[44]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[45]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[46]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[47]_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_3 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_2 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_0_COUT ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_14 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_16 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n155_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n255_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n138_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n238_6 ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr ;
wire [47:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_27 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_28 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_26 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_33 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n221_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n176_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n175_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n173_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n170_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n168_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n165_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n161_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n101_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n100_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n98_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n97_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_5 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_4 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_55 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_56 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_27 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_28 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_34 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_23 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_28 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_7 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_29 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_35 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_9 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_13 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n103_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n222_10 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_6 ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ;
wire \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_31 ;
wire [3:1] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next ;
wire [3:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr ;
wire [7:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay ;
wire [6:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg ;
wire [15:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt ;
wire [2:0] \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_3 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_3 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_5 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_8 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_14 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_4 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_4 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_5 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_12 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_13 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_6 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_7 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_15 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_6 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_8 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_9 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n47_8 ;
wire \uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ;
wire [1:1] \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next ;
wire [1:0] \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(GND),
	.O(apb0_addr_o[0])
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(apb0_addr_o[1])
);
OBUF gowin_buf_2 (
	.I(GND),
	.O(apb0_addr_o[10])
);
OBUF gowin_buf_3 (
	.I(GND),
	.O(apb0_addr_o[11])
);
OBUF gowin_buf_4 (
	.I(GND),
	.O(apb0_addr_o[12])
);
OBUF gowin_buf_5 (
	.I(GND),
	.O(apb0_addr_o[13])
);
OBUF gowin_buf_6 (
	.I(GND),
	.O(apb0_addr_o[14])
);
OBUF gowin_buf_7 (
	.I(GND),
	.O(apb0_addr_o[15])
);
OBUF gowin_buf_8 (
	.I(GND),
	.O(apb0_addr_o[16])
);
OBUF gowin_buf_9 (
	.I(GND),
	.O(apb0_addr_o[17])
);
OBUF gowin_buf_10 (
	.I(apb0_sel_o),
	.O(apb0_strb_o[0])
);
OBUF gowin_buf_11 (
	.I(apb0_sel_o),
	.O(apb0_strb_o[1])
);
OBUF gowin_buf_12 (
	.I(apb0_sel_o),
	.O(apb0_strb_o[2])
);
OBUF gowin_buf_13 (
	.I(apb0_sel_o),
	.O(apb0_strb_o[3])
);
OBUF gowin_buf_14 (
	.I(GND),
	.O(apb1_addr_o[0])
);
OBUF gowin_buf_15 (
	.I(GND),
	.O(apb1_addr_o[1])
);
OBUF gowin_buf_16 (
	.I(GND),
	.O(apb1_addr_o[10])
);
OBUF gowin_buf_17 (
	.I(GND),
	.O(apb1_addr_o[11])
);
OBUF gowin_buf_18 (
	.I(GND),
	.O(apb1_addr_o[12])
);
OBUF gowin_buf_19 (
	.I(GND),
	.O(apb1_addr_o[13])
);
OBUF gowin_buf_20 (
	.I(GND),
	.O(apb1_addr_o[14])
);
OBUF gowin_buf_21 (
	.I(GND),
	.O(apb1_addr_o[15])
);
OBUF gowin_buf_22 (
	.I(GND),
	.O(apb1_addr_o[16])
);
OBUF gowin_buf_23 (
	.I(GND),
	.O(apb1_addr_o[17])
);
OBUF gowin_buf_24 (
	.I(apb1_sel_o),
	.O(apb1_strb_o[0])
);
OBUF gowin_buf_25 (
	.I(apb1_sel_o),
	.O(apb1_strb_o[1])
);
OBUF gowin_buf_26 (
	.I(apb1_sel_o),
	.O(apb1_strb_o[2])
);
OBUF gowin_buf_27 (
	.I(apb1_sel_o),
	.O(apb1_strb_o[3])
);
OBUF gowin_buf_28 (
	.I(GND),
	.O(apb2_addr_o[0])
);
OBUF gowin_buf_29 (
	.I(GND),
	.O(apb2_addr_o[1])
);
OBUF gowin_buf_30 (
	.I(GND),
	.O(apb2_addr_o[10])
);
OBUF gowin_buf_31 (
	.I(GND),
	.O(apb2_addr_o[11])
);
OBUF gowin_buf_32 (
	.I(GND),
	.O(apb2_addr_o[12])
);
OBUF gowin_buf_33 (
	.I(GND),
	.O(apb2_addr_o[13])
);
OBUF gowin_buf_34 (
	.I(GND),
	.O(apb2_addr_o[14])
);
OBUF gowin_buf_35 (
	.I(GND),
	.O(apb2_addr_o[15])
);
OBUF gowin_buf_36 (
	.I(GND),
	.O(apb2_addr_o[16])
);
OBUF gowin_buf_37 (
	.I(GND),
	.O(apb2_addr_o[17])
);
OBUF gowin_buf_38 (
	.I(apb2_sel_o),
	.O(apb2_strb_o[0])
);
OBUF gowin_buf_39 (
	.I(apb2_sel_o),
	.O(apb2_strb_o[1])
);
OBUF gowin_buf_40 (
	.I(apb2_sel_o),
	.O(apb2_strb_o[2])
);
OBUF gowin_buf_41 (
	.I(apb2_sel_o),
	.O(apb2_strb_o[3])
);
LUT3 \uart_bus_core/apb0_sel_o_d_s  (
	.I0(\uart_bus_core/cpu_addr_Z [8]),
	.I1(\uart_bus_core/cpu_addr_Z [9]),
	.I2(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_sel_o)
);
defparam \uart_bus_core/apb0_sel_o_d_s .INIT=8'h10;
LUT3 \uart_bus_core/apb2_sel_o_d_s  (
	.I0(\uart_bus_core/cpu_addr_Z [8]),
	.I1(\uart_bus_core/cpu_addr_Z [9]),
	.I2(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_sel_o)
);
defparam \uart_bus_core/apb2_sel_o_d_s .INIT=8'h40;
LUT4 \uart_bus_core/cpu_rdata_0_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[0]),
	.I2(\uart_bus_core/cpu_rdata_0_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [0])
);
defparam \uart_bus_core/cpu_rdata_0_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_1_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[1]),
	.I2(\uart_bus_core/cpu_rdata_1_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [1])
);
defparam \uart_bus_core/cpu_rdata_1_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_2_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[2]),
	.I2(\uart_bus_core/cpu_rdata_2_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [2])
);
defparam \uart_bus_core/cpu_rdata_2_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_3_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[3]),
	.I2(\uart_bus_core/cpu_rdata_3_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [3])
);
defparam \uart_bus_core/cpu_rdata_3_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_4_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[4]),
	.I2(\uart_bus_core/cpu_rdata_4_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [4])
);
defparam \uart_bus_core/cpu_rdata_4_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_5_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[5]),
	.I2(\uart_bus_core/cpu_rdata_5_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [5])
);
defparam \uart_bus_core/cpu_rdata_5_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_6_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[6]),
	.I2(\uart_bus_core/cpu_rdata_6_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [6])
);
defparam \uart_bus_core/cpu_rdata_6_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_7_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[7]),
	.I2(\uart_bus_core/cpu_rdata_7_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [7])
);
defparam \uart_bus_core/cpu_rdata_7_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_8_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[8]),
	.I2(\uart_bus_core/cpu_rdata_8_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [8])
);
defparam \uart_bus_core/cpu_rdata_8_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_9_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[9]),
	.I2(\uart_bus_core/cpu_rdata_9_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [9])
);
defparam \uart_bus_core/cpu_rdata_9_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_10_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[10]),
	.I2(\uart_bus_core/cpu_rdata_10_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [10])
);
defparam \uart_bus_core/cpu_rdata_10_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_11_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[11]),
	.I2(\uart_bus_core/cpu_rdata_11_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [11])
);
defparam \uart_bus_core/cpu_rdata_11_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_12_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[12]),
	.I2(\uart_bus_core/cpu_rdata_12_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [12])
);
defparam \uart_bus_core/cpu_rdata_12_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_13_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[13]),
	.I2(\uart_bus_core/cpu_rdata_13_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [13])
);
defparam \uart_bus_core/cpu_rdata_13_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_14_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[14]),
	.I2(\uart_bus_core/cpu_rdata_14_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [14])
);
defparam \uart_bus_core/cpu_rdata_14_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_15_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[15]),
	.I2(\uart_bus_core/cpu_rdata_15_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [15])
);
defparam \uart_bus_core/cpu_rdata_15_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_16_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[16]),
	.I2(\uart_bus_core/cpu_rdata_16_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [16])
);
defparam \uart_bus_core/cpu_rdata_16_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_17_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[17]),
	.I2(\uart_bus_core/cpu_rdata_17_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [17])
);
defparam \uart_bus_core/cpu_rdata_17_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_18_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[18]),
	.I2(\uart_bus_core/cpu_rdata_18_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [18])
);
defparam \uart_bus_core/cpu_rdata_18_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_19_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[19]),
	.I2(\uart_bus_core/cpu_rdata_19_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [19])
);
defparam \uart_bus_core/cpu_rdata_19_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_20_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[20]),
	.I2(\uart_bus_core/cpu_rdata_20_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [20])
);
defparam \uart_bus_core/cpu_rdata_20_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_21_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[21]),
	.I2(\uart_bus_core/cpu_rdata_21_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [21])
);
defparam \uart_bus_core/cpu_rdata_21_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_22_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[22]),
	.I2(\uart_bus_core/cpu_rdata_22_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [22])
);
defparam \uart_bus_core/cpu_rdata_22_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_23_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[23]),
	.I2(\uart_bus_core/cpu_rdata_23_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [23])
);
defparam \uart_bus_core/cpu_rdata_23_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_24_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[24]),
	.I2(\uart_bus_core/cpu_rdata_24_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [24])
);
defparam \uart_bus_core/cpu_rdata_24_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_25_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[25]),
	.I2(\uart_bus_core/cpu_rdata_25_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [25])
);
defparam \uart_bus_core/cpu_rdata_25_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_26_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[26]),
	.I2(\uart_bus_core/cpu_rdata_26_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [26])
);
defparam \uart_bus_core/cpu_rdata_26_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_27_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[27]),
	.I2(\uart_bus_core/cpu_rdata_27_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [27])
);
defparam \uart_bus_core/cpu_rdata_27_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_28_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[28]),
	.I2(\uart_bus_core/cpu_rdata_28_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [28])
);
defparam \uart_bus_core/cpu_rdata_28_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_29_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[29]),
	.I2(\uart_bus_core/cpu_rdata_29_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [29])
);
defparam \uart_bus_core/cpu_rdata_29_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_30_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[30]),
	.I2(\uart_bus_core/cpu_rdata_30_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [30])
);
defparam \uart_bus_core/cpu_rdata_30_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/cpu_rdata_31_s2  (
	.I0(apb0_sel_o),
	.I1(apb0_rdata_i[31]),
	.I2(\uart_bus_core/cpu_rdata_31_7 ),
	.I3(\uart_bus_core/cpu_rdata_0_8 ),
	.F(\uart_bus_core/cpu_rdata [31])
);
defparam \uart_bus_core/cpu_rdata_31_s2 .INIT=16'hD000;
LUT4 \uart_bus_core/apb0_sel_o_d_s0  (
	.I0(\uart_bus_core/apb0_sel_o_d_5 ),
	.I1(\uart_bus_core/apb0_sel_o_d_6 ),
	.I2(\uart_bus_core/apb0_sel_o_d_7 ),
	.I3(\uart_bus_core/apb0_sel_o_d_8 ),
	.F(\uart_bus_core/apb0_sel_o_d_4 )
);
defparam \uart_bus_core/apb0_sel_o_d_s0 .INIT=16'h7000;
LUT2 \uart_bus_core/apb1_sel_o_d_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [9]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.F(\uart_bus_core/apb1_sel_o_d_3 )
);
defparam \uart_bus_core/apb1_sel_o_d_s0 .INIT=4'h4;
LUT4 \uart_bus_core/cpu_rdata_0_s3  (
	.I0(apb2_rdata_i[0]),
	.I1(apb1_rdata_i[0]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_0_7 )
);
defparam \uart_bus_core/cpu_rdata_0_s3 .INIT=16'h0ACF;
LUT2 \uart_bus_core/cpu_rdata_0_s4  (
	.I0(\uart_bus_core/n160_7 ),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(\uart_bus_core/cpu_rdata_0_8 )
);
defparam \uart_bus_core/cpu_rdata_0_s4 .INIT=4'h4;
LUT4 \uart_bus_core/cpu_rdata_1_s3  (
	.I0(apb2_rdata_i[1]),
	.I1(apb1_rdata_i[1]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_1_7 )
);
defparam \uart_bus_core/cpu_rdata_1_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_2_s3  (
	.I0(apb2_rdata_i[2]),
	.I1(apb1_rdata_i[2]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_2_7 )
);
defparam \uart_bus_core/cpu_rdata_2_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_3_s3  (
	.I0(apb2_rdata_i[3]),
	.I1(apb1_rdata_i[3]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_3_7 )
);
defparam \uart_bus_core/cpu_rdata_3_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_4_s3  (
	.I0(apb2_rdata_i[4]),
	.I1(apb1_rdata_i[4]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_4_7 )
);
defparam \uart_bus_core/cpu_rdata_4_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_5_s3  (
	.I0(apb2_rdata_i[5]),
	.I1(apb1_rdata_i[5]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_5_7 )
);
defparam \uart_bus_core/cpu_rdata_5_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_6_s3  (
	.I0(apb2_rdata_i[6]),
	.I1(apb1_rdata_i[6]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_6_7 )
);
defparam \uart_bus_core/cpu_rdata_6_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_7_s3  (
	.I0(apb2_rdata_i[7]),
	.I1(apb1_rdata_i[7]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_7_7 )
);
defparam \uart_bus_core/cpu_rdata_7_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_8_s3  (
	.I0(apb2_rdata_i[8]),
	.I1(apb1_rdata_i[8]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_8_7 )
);
defparam \uart_bus_core/cpu_rdata_8_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_9_s3  (
	.I0(apb2_rdata_i[9]),
	.I1(apb1_rdata_i[9]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_9_7 )
);
defparam \uart_bus_core/cpu_rdata_9_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_10_s3  (
	.I0(apb2_rdata_i[10]),
	.I1(apb1_rdata_i[10]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_10_7 )
);
defparam \uart_bus_core/cpu_rdata_10_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_11_s3  (
	.I0(apb2_rdata_i[11]),
	.I1(apb1_rdata_i[11]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_11_7 )
);
defparam \uart_bus_core/cpu_rdata_11_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_12_s3  (
	.I0(apb2_rdata_i[12]),
	.I1(apb1_rdata_i[12]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_12_7 )
);
defparam \uart_bus_core/cpu_rdata_12_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_13_s3  (
	.I0(apb2_rdata_i[13]),
	.I1(apb1_rdata_i[13]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_13_7 )
);
defparam \uart_bus_core/cpu_rdata_13_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_14_s3  (
	.I0(apb2_rdata_i[14]),
	.I1(apb1_rdata_i[14]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_14_7 )
);
defparam \uart_bus_core/cpu_rdata_14_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_15_s3  (
	.I0(apb2_rdata_i[15]),
	.I1(apb1_rdata_i[15]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_15_7 )
);
defparam \uart_bus_core/cpu_rdata_15_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_16_s3  (
	.I0(apb2_rdata_i[16]),
	.I1(apb1_rdata_i[16]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_16_7 )
);
defparam \uart_bus_core/cpu_rdata_16_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_17_s3  (
	.I0(apb2_rdata_i[17]),
	.I1(apb1_rdata_i[17]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_17_7 )
);
defparam \uart_bus_core/cpu_rdata_17_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_18_s3  (
	.I0(apb2_rdata_i[18]),
	.I1(apb1_rdata_i[18]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_18_7 )
);
defparam \uart_bus_core/cpu_rdata_18_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_19_s3  (
	.I0(apb2_rdata_i[19]),
	.I1(apb1_rdata_i[19]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_19_7 )
);
defparam \uart_bus_core/cpu_rdata_19_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_20_s3  (
	.I0(apb2_rdata_i[20]),
	.I1(apb1_rdata_i[20]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_20_7 )
);
defparam \uart_bus_core/cpu_rdata_20_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_21_s3  (
	.I0(apb2_rdata_i[21]),
	.I1(apb1_rdata_i[21]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_21_7 )
);
defparam \uart_bus_core/cpu_rdata_21_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_22_s3  (
	.I0(apb2_rdata_i[22]),
	.I1(apb1_rdata_i[22]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_22_7 )
);
defparam \uart_bus_core/cpu_rdata_22_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_23_s3  (
	.I0(apb2_rdata_i[23]),
	.I1(apb1_rdata_i[23]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_23_7 )
);
defparam \uart_bus_core/cpu_rdata_23_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_24_s3  (
	.I0(apb2_rdata_i[24]),
	.I1(apb1_rdata_i[24]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_24_7 )
);
defparam \uart_bus_core/cpu_rdata_24_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_25_s3  (
	.I0(apb2_rdata_i[25]),
	.I1(apb1_rdata_i[25]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_25_7 )
);
defparam \uart_bus_core/cpu_rdata_25_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_26_s3  (
	.I0(apb2_rdata_i[26]),
	.I1(apb1_rdata_i[26]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_26_7 )
);
defparam \uart_bus_core/cpu_rdata_26_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_27_s3  (
	.I0(apb2_rdata_i[27]),
	.I1(apb1_rdata_i[27]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_27_7 )
);
defparam \uart_bus_core/cpu_rdata_27_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_28_s3  (
	.I0(apb2_rdata_i[28]),
	.I1(apb1_rdata_i[28]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_28_7 )
);
defparam \uart_bus_core/cpu_rdata_28_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_29_s3  (
	.I0(apb2_rdata_i[29]),
	.I1(apb1_rdata_i[29]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_29_7 )
);
defparam \uart_bus_core/cpu_rdata_29_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_30_s3  (
	.I0(apb2_rdata_i[30]),
	.I1(apb1_rdata_i[30]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_30_7 )
);
defparam \uart_bus_core/cpu_rdata_30_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/cpu_rdata_31_s3  (
	.I0(apb2_rdata_i[31]),
	.I1(apb1_rdata_i[31]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.I3(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/cpu_rdata_31_7 )
);
defparam \uart_bus_core/cpu_rdata_31_s3 .INIT=16'h0ACF;
LUT4 \uart_bus_core/apb0_sel_o_d_s1  (
	.I0(\uart_bus_core/cpu_addr_Z [0]),
	.I1(\uart_bus_core/cpu_addr_Z [1]),
	.I2(\uart_bus_core/cpu_addr_Z [2]),
	.I3(\uart_bus_core/cpu_addr_Z [3]),
	.F(\uart_bus_core/apb0_sel_o_d_5 )
);
defparam \uart_bus_core/apb0_sel_o_d_s1 .INIT=16'h8000;
LUT4 \uart_bus_core/apb0_sel_o_d_s2  (
	.I0(\uart_bus_core/cpu_addr_Z [4]),
	.I1(\uart_bus_core/cpu_addr_Z [5]),
	.I2(\uart_bus_core/cpu_addr_Z [6]),
	.I3(\uart_bus_core/cpu_addr_Z [7]),
	.F(\uart_bus_core/apb0_sel_o_d_6 )
);
defparam \uart_bus_core/apb0_sel_o_d_s2 .INIT=16'h8000;
LUT3 \uart_bus_core/apb0_sel_o_d_s3  (
	.I0(\uart_bus_core/cpu_addr_Z [10]),
	.I1(\uart_bus_core/cpu_addr_Z [15]),
	.I2(\uart_bus_core/cpu_req_Z ),
	.F(\uart_bus_core/apb0_sel_o_d_7 )
);
defparam \uart_bus_core/apb0_sel_o_d_s3 .INIT=8'h10;
LUT4 \uart_bus_core/apb0_sel_o_d_s4  (
	.I0(\uart_bus_core/cpu_addr_Z [11]),
	.I1(\uart_bus_core/cpu_addr_Z [12]),
	.I2(\uart_bus_core/cpu_addr_Z [13]),
	.I3(\uart_bus_core/cpu_addr_Z [14]),
	.F(\uart_bus_core/apb0_sel_o_d_8 )
);
defparam \uart_bus_core/apb0_sel_o_d_s4 .INIT=16'h0001;
LUT3 \uart_bus_core/apb1_sel_o_d_s1  (
	.I0(\uart_bus_core/apb0_sel_o_d_4 ),
	.I1(\uart_bus_core/cpu_addr_Z [9]),
	.I2(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_sel_o)
);
defparam \uart_bus_core/apb1_sel_o_d_s1 .INIT=8'h20;
LUT4 \uart_bus_core/apb2_addr_o_d_9_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [7]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[9])
);
defparam \uart_bus_core/apb2_addr_o_d_9_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_8_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [6]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[8])
);
defparam \uart_bus_core/apb2_addr_o_d_8_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_7_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [5]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[7])
);
defparam \uart_bus_core/apb2_addr_o_d_7_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_6_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [4]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[6])
);
defparam \uart_bus_core/apb2_addr_o_d_6_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_5_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [3]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[5])
);
defparam \uart_bus_core/apb2_addr_o_d_5_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_4_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [2]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[4])
);
defparam \uart_bus_core/apb2_addr_o_d_4_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_3_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [1]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[3])
);
defparam \uart_bus_core/apb2_addr_o_d_3_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_addr_o_d_2_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [0]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_addr_o[2])
);
defparam \uart_bus_core/apb2_addr_o_d_2_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wr_o_d_s0  (
	.I0(\uart_bus_core/cpu_rw_Z ),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wr_o)
);
defparam \uart_bus_core/apb2_wr_o_d_s0 .INIT=16'h1000;
LUT4 \uart_bus_core/apb2_wdata_o_d_31_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [31]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[31])
);
defparam \uart_bus_core/apb2_wdata_o_d_31_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_30_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [30]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[30])
);
defparam \uart_bus_core/apb2_wdata_o_d_30_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_29_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [29]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[29])
);
defparam \uart_bus_core/apb2_wdata_o_d_29_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_28_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [28]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[28])
);
defparam \uart_bus_core/apb2_wdata_o_d_28_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_27_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [27]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[27])
);
defparam \uart_bus_core/apb2_wdata_o_d_27_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_26_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [26]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[26])
);
defparam \uart_bus_core/apb2_wdata_o_d_26_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_25_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [25]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[25])
);
defparam \uart_bus_core/apb2_wdata_o_d_25_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_24_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [24]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[24])
);
defparam \uart_bus_core/apb2_wdata_o_d_24_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_23_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [23]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[23])
);
defparam \uart_bus_core/apb2_wdata_o_d_23_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_22_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [22]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[22])
);
defparam \uart_bus_core/apb2_wdata_o_d_22_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_21_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [21]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[21])
);
defparam \uart_bus_core/apb2_wdata_o_d_21_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_20_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [20]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[20])
);
defparam \uart_bus_core/apb2_wdata_o_d_20_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_19_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [19]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[19])
);
defparam \uart_bus_core/apb2_wdata_o_d_19_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_18_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [18]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[18])
);
defparam \uart_bus_core/apb2_wdata_o_d_18_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_17_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [17]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[17])
);
defparam \uart_bus_core/apb2_wdata_o_d_17_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_16_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [16]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[16])
);
defparam \uart_bus_core/apb2_wdata_o_d_16_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_15_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [15]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[15])
);
defparam \uart_bus_core/apb2_wdata_o_d_15_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_14_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [14]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[14])
);
defparam \uart_bus_core/apb2_wdata_o_d_14_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_13_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [13]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[13])
);
defparam \uart_bus_core/apb2_wdata_o_d_13_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_12_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [12]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[12])
);
defparam \uart_bus_core/apb2_wdata_o_d_12_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_11_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [11]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[11])
);
defparam \uart_bus_core/apb2_wdata_o_d_11_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_10_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [10]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[10])
);
defparam \uart_bus_core/apb2_wdata_o_d_10_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_9_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [9]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[9])
);
defparam \uart_bus_core/apb2_wdata_o_d_9_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_8_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [8]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[8])
);
defparam \uart_bus_core/apb2_wdata_o_d_8_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_7_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [7]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[7])
);
defparam \uart_bus_core/apb2_wdata_o_d_7_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_6_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [6]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[6])
);
defparam \uart_bus_core/apb2_wdata_o_d_6_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_5_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [5]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[5])
);
defparam \uart_bus_core/apb2_wdata_o_d_5_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_4_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [4]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[4])
);
defparam \uart_bus_core/apb2_wdata_o_d_4_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_3_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [3]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[3])
);
defparam \uart_bus_core/apb2_wdata_o_d_3_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_2_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [2]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[2])
);
defparam \uart_bus_core/apb2_wdata_o_d_2_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_1_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [1]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[1])
);
defparam \uart_bus_core/apb2_wdata_o_d_1_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/apb2_wdata_o_d_0_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [0]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb2_wdata_o[0])
);
defparam \uart_bus_core/apb2_wdata_o_d_0_s0 .INIT=16'h2000;
LUT4 \uart_bus_core/n2686_s1  (
	.I0(apb2_rdy_i),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(\uart_bus_core/n2686_5 )
);
defparam \uart_bus_core/n2686_s1 .INIT=16'h2000;
LUT4 \uart_bus_core/apb0_addr_o_d_9_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [7]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[9])
);
defparam \uart_bus_core/apb0_addr_o_d_9_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_8_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [6]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[8])
);
defparam \uart_bus_core/apb0_addr_o_d_8_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_7_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [5]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[7])
);
defparam \uart_bus_core/apb0_addr_o_d_7_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_6_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [4]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[6])
);
defparam \uart_bus_core/apb0_addr_o_d_6_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_5_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [3]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[5])
);
defparam \uart_bus_core/apb0_addr_o_d_5_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_4_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [2]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[4])
);
defparam \uart_bus_core/apb0_addr_o_d_4_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_3_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [1]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[3])
);
defparam \uart_bus_core/apb0_addr_o_d_3_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_addr_o_d_2_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [0]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_addr_o[2])
);
defparam \uart_bus_core/apb0_addr_o_d_2_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wr_o_d_s0  (
	.I0(\uart_bus_core/cpu_rw_Z ),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wr_o)
);
defparam \uart_bus_core/apb0_wr_o_d_s0 .INIT=16'h0100;
LUT4 \uart_bus_core/apb0_wdata_o_d_31_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [31]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[31])
);
defparam \uart_bus_core/apb0_wdata_o_d_31_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_30_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [30]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[30])
);
defparam \uart_bus_core/apb0_wdata_o_d_30_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_29_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [29]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[29])
);
defparam \uart_bus_core/apb0_wdata_o_d_29_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_28_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [28]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[28])
);
defparam \uart_bus_core/apb0_wdata_o_d_28_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_27_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [27]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[27])
);
defparam \uart_bus_core/apb0_wdata_o_d_27_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_26_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [26]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[26])
);
defparam \uart_bus_core/apb0_wdata_o_d_26_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_25_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [25]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[25])
);
defparam \uart_bus_core/apb0_wdata_o_d_25_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_24_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [24]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[24])
);
defparam \uart_bus_core/apb0_wdata_o_d_24_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_23_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [23]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[23])
);
defparam \uart_bus_core/apb0_wdata_o_d_23_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_22_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [22]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[22])
);
defparam \uart_bus_core/apb0_wdata_o_d_22_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_21_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [21]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[21])
);
defparam \uart_bus_core/apb0_wdata_o_d_21_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_20_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [20]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[20])
);
defparam \uart_bus_core/apb0_wdata_o_d_20_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_19_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [19]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[19])
);
defparam \uart_bus_core/apb0_wdata_o_d_19_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_18_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [18]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[18])
);
defparam \uart_bus_core/apb0_wdata_o_d_18_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_17_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [17]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[17])
);
defparam \uart_bus_core/apb0_wdata_o_d_17_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_16_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [16]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[16])
);
defparam \uart_bus_core/apb0_wdata_o_d_16_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_15_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [15]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[15])
);
defparam \uart_bus_core/apb0_wdata_o_d_15_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_14_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [14]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[14])
);
defparam \uart_bus_core/apb0_wdata_o_d_14_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_13_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [13]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[13])
);
defparam \uart_bus_core/apb0_wdata_o_d_13_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_12_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [12]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[12])
);
defparam \uart_bus_core/apb0_wdata_o_d_12_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_11_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [11]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[11])
);
defparam \uart_bus_core/apb0_wdata_o_d_11_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_10_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [10]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[10])
);
defparam \uart_bus_core/apb0_wdata_o_d_10_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_9_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [9]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[9])
);
defparam \uart_bus_core/apb0_wdata_o_d_9_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_8_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [8]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[8])
);
defparam \uart_bus_core/apb0_wdata_o_d_8_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_7_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [7]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[7])
);
defparam \uart_bus_core/apb0_wdata_o_d_7_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_6_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [6]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[6])
);
defparam \uart_bus_core/apb0_wdata_o_d_6_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_5_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [5]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[5])
);
defparam \uart_bus_core/apb0_wdata_o_d_5_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_4_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [4]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[4])
);
defparam \uart_bus_core/apb0_wdata_o_d_4_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_3_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [3]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[3])
);
defparam \uart_bus_core/apb0_wdata_o_d_3_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_2_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [2]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[2])
);
defparam \uart_bus_core/apb0_wdata_o_d_2_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_1_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [1]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[1])
);
defparam \uart_bus_core/apb0_wdata_o_d_1_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/apb0_wdata_o_d_0_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [0]),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(apb0_wdata_o[0])
);
defparam \uart_bus_core/apb0_wdata_o_d_0_s0 .INIT=16'h0200;
LUT4 \uart_bus_core/n2676_s1  (
	.I0(apb0_rdy_i),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(\uart_bus_core/n2676_5 )
);
defparam \uart_bus_core/n2676_s1 .INIT=16'h0200;
LUT4 \uart_bus_core/n2681_s1  (
	.I0(apb1_rdy_i),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(\uart_bus_core/n2681_5 )
);
defparam \uart_bus_core/n2681_s1 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_0_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [0]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[0])
);
defparam \uart_bus_core/apb1_wdata_o_d_0_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_1_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [1]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[1])
);
defparam \uart_bus_core/apb1_wdata_o_d_1_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_2_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [2]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[2])
);
defparam \uart_bus_core/apb1_wdata_o_d_2_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_3_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [3]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[3])
);
defparam \uart_bus_core/apb1_wdata_o_d_3_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_4_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [4]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[4])
);
defparam \uart_bus_core/apb1_wdata_o_d_4_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_5_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [5]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[5])
);
defparam \uart_bus_core/apb1_wdata_o_d_5_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_6_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [6]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[6])
);
defparam \uart_bus_core/apb1_wdata_o_d_6_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_7_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [7]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[7])
);
defparam \uart_bus_core/apb1_wdata_o_d_7_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_8_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [8]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[8])
);
defparam \uart_bus_core/apb1_wdata_o_d_8_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_9_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [9]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[9])
);
defparam \uart_bus_core/apb1_wdata_o_d_9_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_10_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [10]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[10])
);
defparam \uart_bus_core/apb1_wdata_o_d_10_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_11_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [11]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[11])
);
defparam \uart_bus_core/apb1_wdata_o_d_11_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_12_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [12]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[12])
);
defparam \uart_bus_core/apb1_wdata_o_d_12_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_13_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [13]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[13])
);
defparam \uart_bus_core/apb1_wdata_o_d_13_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_14_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [14]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[14])
);
defparam \uart_bus_core/apb1_wdata_o_d_14_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_15_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [15]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[15])
);
defparam \uart_bus_core/apb1_wdata_o_d_15_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_16_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [16]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[16])
);
defparam \uart_bus_core/apb1_wdata_o_d_16_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_17_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [17]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[17])
);
defparam \uart_bus_core/apb1_wdata_o_d_17_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_18_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [18]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[18])
);
defparam \uart_bus_core/apb1_wdata_o_d_18_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_19_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [19]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[19])
);
defparam \uart_bus_core/apb1_wdata_o_d_19_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_20_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [20]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[20])
);
defparam \uart_bus_core/apb1_wdata_o_d_20_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_21_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [21]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[21])
);
defparam \uart_bus_core/apb1_wdata_o_d_21_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_22_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [22]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[22])
);
defparam \uart_bus_core/apb1_wdata_o_d_22_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_23_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [23]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[23])
);
defparam \uart_bus_core/apb1_wdata_o_d_23_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_24_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [24]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[24])
);
defparam \uart_bus_core/apb1_wdata_o_d_24_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_25_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [25]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[25])
);
defparam \uart_bus_core/apb1_wdata_o_d_25_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_26_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [26]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[26])
);
defparam \uart_bus_core/apb1_wdata_o_d_26_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_27_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [27]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[27])
);
defparam \uart_bus_core/apb1_wdata_o_d_27_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_28_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [28]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[28])
);
defparam \uart_bus_core/apb1_wdata_o_d_28_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_29_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [29]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[29])
);
defparam \uart_bus_core/apb1_wdata_o_d_29_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_30_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [30]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[30])
);
defparam \uart_bus_core/apb1_wdata_o_d_30_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wdata_o_d_31_s0  (
	.I0(\uart_bus_core/cpu_wdata_Z [31]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wdata_o[31])
);
defparam \uart_bus_core/apb1_wdata_o_d_31_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_wr_o_d_s0  (
	.I0(\uart_bus_core/cpu_rw_Z ),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_wr_o)
);
defparam \uart_bus_core/apb1_wr_o_d_s0 .INIT=16'h0400;
LUT4 \uart_bus_core/apb1_addr_o_d_2_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [0]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[2])
);
defparam \uart_bus_core/apb1_addr_o_d_2_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_3_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [1]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[3])
);
defparam \uart_bus_core/apb1_addr_o_d_3_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_4_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [2]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[4])
);
defparam \uart_bus_core/apb1_addr_o_d_4_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_5_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [3]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[5])
);
defparam \uart_bus_core/apb1_addr_o_d_5_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_6_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [4]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[6])
);
defparam \uart_bus_core/apb1_addr_o_d_6_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_7_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [5]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[7])
);
defparam \uart_bus_core/apb1_addr_o_d_7_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_8_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [6]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[8])
);
defparam \uart_bus_core/apb1_addr_o_d_8_s0 .INIT=16'h0800;
LUT4 \uart_bus_core/apb1_addr_o_d_9_s0  (
	.I0(\uart_bus_core/cpu_addr_Z [7]),
	.I1(\uart_bus_core/apb0_sel_o_d_4 ),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.I3(\uart_bus_core/cpu_addr_Z [8]),
	.F(apb1_addr_o[9])
);
defparam \uart_bus_core/apb1_addr_o_d_9_s0 .INIT=16'h0800;
DFFRE \uart_bus_core/r_timeout_cnt_7_s0  (
	.D(\uart_bus_core/n1751_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [7])
);
defparam \uart_bus_core/r_timeout_cnt_7_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_6_s0  (
	.D(\uart_bus_core/n1752_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [6])
);
defparam \uart_bus_core/r_timeout_cnt_6_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_5_s0  (
	.D(\uart_bus_core/n1753_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [5])
);
defparam \uart_bus_core/r_timeout_cnt_5_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_4_s0  (
	.D(\uart_bus_core/n1754_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [4])
);
defparam \uart_bus_core/r_timeout_cnt_4_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_3_s0  (
	.D(\uart_bus_core/n1755_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [3])
);
defparam \uart_bus_core/r_timeout_cnt_3_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_2_s0  (
	.D(\uart_bus_core/n1756_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [2])
);
defparam \uart_bus_core/r_timeout_cnt_2_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_1_s0  (
	.D(\uart_bus_core/n1757_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [1])
);
defparam \uart_bus_core/r_timeout_cnt_1_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_0_s0  (
	.D(\uart_bus_core/n1758_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [0])
);
defparam \uart_bus_core/r_timeout_cnt_0_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u1.apb0_ena_r_s0  (
	.D(apb0_sel_o),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n2676_5 ),
	.Q(apb0_ena_o)
);
defparam \uart_bus_core/u1.apb0_ena_r_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u1.apb1_ena_r_s0  (
	.D(apb1_sel_o),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n2681_5 ),
	.Q(apb1_ena_o)
);
defparam \uart_bus_core/u1.apb1_ena_r_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u1.apb2_ena_r_s0  (
	.D(apb2_sel_o),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n2686_5 ),
	.Q(apb2_ena_o)
);
defparam \uart_bus_core/u1.apb2_ena_r_s0 .INIT=1'b0;
DFFRE \uart_bus_core/r_timeout_cnt_8_s0  (
	.D(\uart_bus_core/n1750_1 ),
	.CLK(clk_i),
	.CE(VCC),
	.RESET(\uart_bus_core/n1760_5 ),
	.Q(\uart_bus_core/r_timeout_cnt [8])
);
defparam \uart_bus_core/r_timeout_cnt_8_s0 .INIT=1'b0;
ALU \uart_bus_core/n1757_s  (
	.I0(\uart_bus_core/r_timeout_cnt [1]),
	.I1(\uart_bus_core/r_timeout_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\uart_bus_core/n1757_2 ),
	.SUM(\uart_bus_core/n1757_1 )
);
defparam \uart_bus_core/n1757_s .ALU_MODE=0;
ALU \uart_bus_core/n1756_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [2]),
	.I3(GND),
	.CIN(\uart_bus_core/n1757_2 ),
	.COUT(\uart_bus_core/n1756_2 ),
	.SUM(\uart_bus_core/n1756_1 )
);
defparam \uart_bus_core/n1756_s .ALU_MODE=0;
ALU \uart_bus_core/n1755_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [3]),
	.I3(GND),
	.CIN(\uart_bus_core/n1756_2 ),
	.COUT(\uart_bus_core/n1755_2 ),
	.SUM(\uart_bus_core/n1755_1 )
);
defparam \uart_bus_core/n1755_s .ALU_MODE=0;
ALU \uart_bus_core/n1754_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [4]),
	.I3(GND),
	.CIN(\uart_bus_core/n1755_2 ),
	.COUT(\uart_bus_core/n1754_2 ),
	.SUM(\uart_bus_core/n1754_1 )
);
defparam \uart_bus_core/n1754_s .ALU_MODE=0;
ALU \uart_bus_core/n1753_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [5]),
	.I3(GND),
	.CIN(\uart_bus_core/n1754_2 ),
	.COUT(\uart_bus_core/n1753_2 ),
	.SUM(\uart_bus_core/n1753_1 )
);
defparam \uart_bus_core/n1753_s .ALU_MODE=0;
ALU \uart_bus_core/n1752_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [6]),
	.I3(GND),
	.CIN(\uart_bus_core/n1753_2 ),
	.COUT(\uart_bus_core/n1752_2 ),
	.SUM(\uart_bus_core/n1752_1 )
);
defparam \uart_bus_core/n1752_s .ALU_MODE=0;
ALU \uart_bus_core/n1751_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [7]),
	.I3(GND),
	.CIN(\uart_bus_core/n1752_2 ),
	.COUT(\uart_bus_core/n1751_2 ),
	.SUM(\uart_bus_core/n1751_1 )
);
defparam \uart_bus_core/n1751_s .ALU_MODE=0;
ALU \uart_bus_core/n1750_s  (
	.I0(GND),
	.I1(\uart_bus_core/r_timeout_cnt [8]),
	.I3(GND),
	.CIN(\uart_bus_core/n1751_2 ),
	.COUT(\uart_bus_core/n1750_0_COUT ),
	.SUM(\uart_bus_core/n1750_1 )
);
defparam \uart_bus_core/n1750_s .ALU_MODE=0;
INV \uart_bus_core/n1760_s2  (
	.I(\uart_bus_core/cpu_req_Z ),
	.O(\uart_bus_core/n1760_5 )
);
LUT1 \uart_bus_core/n1758_s2  (
	.I0(\uart_bus_core/r_timeout_cnt [0]),
	.F(\uart_bus_core/n1758_6 )
);
defparam \uart_bus_core/n1758_s2 .INIT=2'h1;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n16_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n16_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n16_s0 .INIT=4'h1;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_s0 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_s0 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_9 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_s3 .INIT=16'h400D;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_15_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_9 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_15_s3 .INIT=16'h0071;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s9  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_14 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_15 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_16 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s9 .INIT=16'h00F1;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s7  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_12 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_13 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s7 .INIT=16'h008F;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_s10  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_15 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_16 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_15 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_14 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_s10 .INIT=16'h4F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n523_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n523_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n523_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n522_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n522_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n522_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n521_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n521_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n521_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n520_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n520_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n520_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n519_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n519_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n519_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n518_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n518_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n518_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n517_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n517_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n517_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n516_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [7]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n516_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n516_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n515_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [8]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n515_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n515_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n514_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [9]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n514_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n514_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n513_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [10]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n513_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n513_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n512_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n512_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n512_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n511_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [12]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n511_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n511_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n510_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [13]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n510_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n510_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n509_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [14]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n509_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n509_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n508_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [15]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n508_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n508_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n507_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [16]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n507_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n507_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n506_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [17]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n506_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n506_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n505_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [18]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n505_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n505_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n504_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [19]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n504_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n504_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n503_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [20]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n503_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n503_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n502_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [21]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n502_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n502_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n501_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [22]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n501_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n501_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n500_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [23]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n500_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n500_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n499_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [24]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n499_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n499_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n498_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [25]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n498_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n498_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n497_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [26]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n497_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n497_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n496_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [27]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n496_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n496_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n495_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [28]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n495_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n495_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n494_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [29]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n494_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n494_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n493_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [30]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n493_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n493_s2 .INIT=16'h7F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n492_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [31]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n492_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n492_s2 .INIT=16'h7F00;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n374_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n374_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n374_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n373_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n373_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n373_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n372_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n372_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n372_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n371_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n371_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n371_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n370_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n370_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n370_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n369_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n369_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n369_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n368_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [7]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n368_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n368_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n367_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [8]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n367_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n367_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n366_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [9]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n366_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n366_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n365_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [10]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n365_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n365_s2 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n364_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n364_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n364_s2 .INIT=4'h4;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s2 .INIT=16'h0C0B;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_8 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_s2 .INIT=16'h3001;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_8 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_s2 .INIT=16'h00F1;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_s2 .INIT=8'h0D;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n250_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n250_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n250_s2 .INIT=8'hE0;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n249_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n249_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n249_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n248_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n248_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n248_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n247_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [4]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n247_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n247_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n246_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n246_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n246_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n245_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n245_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n245_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n244_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [7]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n244_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n244_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n243_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [8]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n243_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n243_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n242_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [9]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n242_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n242_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n241_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [10]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n241_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n241_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n240_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [11]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n240_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n240_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n239_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [12]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n239_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n239_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n238_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [13]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n238_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n238_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n237_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [14]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n237_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n237_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n236_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [15]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n236_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n236_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n235_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [16]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n235_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n235_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n234_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [17]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n234_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n234_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n233_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [18]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n233_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n233_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n232_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [19]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n232_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n232_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n231_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [20]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n231_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n231_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n230_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [21]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n230_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n230_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n229_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [22]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n229_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n229_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n228_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [23]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n228_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n228_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n227_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [24]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n227_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n227_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n226_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [25]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n226_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n226_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n225_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [26]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n225_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n225_s2 .INIT=8'hC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n224_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [27]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n224_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n224_s2 .INIT=8'hC8;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_6 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_s1 .INIT=16'hBFFF;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_s1 .INIT=8'h01;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_s1 .INIT=16'h1000;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/wr_debug_cnt [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_s2 .INIT=8'h10;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n957_s1 .INIT=8'hE7;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_s4 .INIT=4'h4;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s10  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_5 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_14 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s10 .INIT=8'h0D;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s11  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_17 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_18 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_12 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_15 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s11 .INIT=16'h00E8;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s12  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_19 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_20 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_16 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s12 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s8  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_20 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s8 .INIT=16'h0100;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s9  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_15 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s9 .INIT=16'hFC4F;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_s11  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_15 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_s11 .INIT=16'h54F1;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_s3 .INIT=16'h4F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_10 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_11 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s3 .INIT=16'h7077;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s4 .INIT=16'h1F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_9 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_s3 .INIT=16'hBF20;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_s3 .INIT=8'h60;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [6]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [7]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [4]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_s3 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_s3 .INIT=16'hBFF0;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_s2 .INIT=16'h4100;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s13  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_15 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_18 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_17 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s13 .INIT=16'hF100;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s14  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_18 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s14 .INIT=4'h4;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s15  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_19 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s15 .INIT=8'hE7;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s16  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [7]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_20 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_s16 .INIT=8'h01;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s10  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_14 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s10 .INIT=8'hE7;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s11  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_15 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_s11 .INIT=4'h1;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_s4 .INIT=4'h1;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [4]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [7]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s5 .INIT=16'h0100;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s6 .INIT=8'h7E;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s7  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_s7 .INIT=8'hE0;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_s2 .INIT=16'h0002;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n151_13 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n153_11 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n154_14 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/fsm_st_curr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n205_5 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_6 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n16_3 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n179_6 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/op_code_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_47_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_47_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_46_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_46_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_45_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_45_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_44_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_43_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_43_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_42_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_42_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_41_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_41_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_40_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_40_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_39_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_39_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_38_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_38_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_37_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_37_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_36_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_36_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_35_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_35_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_34_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_34_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_33_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_33_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_32_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_32_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n224_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_31_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_30_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n225_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_30_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_29_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n226_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_29_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_28_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n227_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_28_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_27_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n228_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_27_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_26_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n229_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_26_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_25_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n230_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_25_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_24_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n231_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_24_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_23_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n232_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_23_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_22_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n233_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_22_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_21_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n234_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_21_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_20_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n235_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_20_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_19_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n236_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_19_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_18_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n237_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_18_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_17_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n238_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_17_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_16_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n239_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_16_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_15_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n240_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_15_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_14_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n241_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_14_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_13_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n242_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_13_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_12_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n243_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_12_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_11_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n244_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_11_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_10_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n245_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_10_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_9_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n246_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_9_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_8_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n247_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_8_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_7_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n248_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_7_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_6_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n249_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_6_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_5_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n250_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_5_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_4_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n251_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_4_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_2_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_2_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_1_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_1_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/data_param_0_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_15_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n364_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_15_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_14_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n365_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_14_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_13_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n366_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_13_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_12_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n367_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_12_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_11_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n368_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_11_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_10_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n369_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_10_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_9_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n370_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_9_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_8_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n371_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_8_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_7_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n372_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_7_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_6_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n373_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_6_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_5_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n374_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_5_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_4_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n375_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_4_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n284_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_2_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n285_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_2_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_1_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n286_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_1_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n287_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_3_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/addr_param_0_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n465_3 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_31_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n492_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_31_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_30_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n493_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_30_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_29_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n494_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_29_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_28_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n495_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_28_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_27_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n496_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_27_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_26_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n497_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_26_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_25_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n498_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_25_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_24_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n499_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_24_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_23_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n500_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_23_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_22_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n501_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_22_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_21_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n502_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_21_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_20_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n503_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_20_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_19_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n504_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_19_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_18_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n505_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_18_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_17_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n506_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_17_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_16_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n507_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_16_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_15_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n508_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_15_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_14_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n509_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_14_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_13_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n510_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_13_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_12_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n511_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_12_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_11_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n512_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_11_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_10_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n513_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_10_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_9_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n514_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_9_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_8_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n515_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_8_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_7_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n516_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_7_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_6_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n517_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_6_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_5_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n518_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_5_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_4_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n519_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_4_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_3_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n520_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_3_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_2_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n521_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_2_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_1_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n522_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_1_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n523_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_48_7 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata_0_s1 .INIT=1'b0;
INV \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/n213_s2  (
	.I(rst_n_i),
	.O(\uart_bus_core/u_uart_md/n213_6 )
);
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[48]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[48]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[48]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[48]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[48]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[48]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[48]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[48]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n64_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_2 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n64_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n64_s0 .INIT=8'hAC;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n122_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_2 ),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n122_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n122_s0 .INIT=8'hAC;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n123_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_2 ),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n123_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n123_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n124_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_2 ),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n124_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n124_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n125_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_2 ),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n125_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n125_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_3_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [3]),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_3_s0 .INIT=8'hCA;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [3]),
	.I3(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_s0 .INIT=16'hAA3C;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_s0 .INIT=16'hAA3C;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n192_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n192_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n192_s0 .INIT=8'hCA;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_s0 .INIT=16'hAA3C;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_s0 .INIT=16'hAA3C;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_2_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_2_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_1_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_1_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_0_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr_0_s0 .INIT=8'hCA;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr_2_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr_2_s0 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr_2_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr_2_s0 .INIT=4'h6;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s465  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s465 .INIT=16'h0100;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s466  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s466 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s467  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s467 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s468  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s468 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s469  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s469 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s470  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s470 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s471  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s471 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s472  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_s472 .INIT=16'h8000;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n154_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n154_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n154_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n153_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n153_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n153_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n152_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n152_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n152_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n254_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n254_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n254_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n253_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n253_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n253_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n252_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n252_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n252_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n137_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n137_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n137_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n136_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n136_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n136_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n135_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n135_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n135_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n237_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n237_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n237_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n236_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n236_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n236_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n235_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n235_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n235_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_s1 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_s1 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_s1 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_s1 .INIT=4'h6;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n195_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n154_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n195_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n195_s1 .INIT=16'hF066;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n177_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n254_4 ),
	.I3(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n177_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n177_s1 .INIT=16'hF066;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr_1_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr_1_s1 .INIT=8'h96;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr_1_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr_1_s1 .INIT=8'h96;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr_0_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr_0_s1 .INIT=16'h6996;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr_0_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr_0_s1 .INIT=16'h6996;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n122_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/rd_debug_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n123_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/rd_debug_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n124_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/rd_debug_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n125_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/rd_debug_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_debug_cnt_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n135_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n136_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n137_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n138_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n152_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n153_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n154_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_1_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n155_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wen ),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr_0_s0 .INIT=1'b1;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n175_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n176_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n177_5 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n192_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n193_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n194_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n195_5 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n235_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n236_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n237_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n238_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n252_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n253_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n254_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_1_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n255_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr_0_s0 .INIT=1'b1;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_gray_ptr1 [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_g2b_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_gray_ptr1 [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_g2b_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_48_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [48])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_48_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_47_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_47_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_46_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_46_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_45_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_45_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_44_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_43_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_43_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_42_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_42_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_41_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_41_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_40_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_40_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_39_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_39_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_38_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_38_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_37_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_37_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_36_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_36_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_35_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_35_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_34_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_34_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_33_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_33_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_32_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_32_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_31_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_31_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_30_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_30_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_29_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_29_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_28_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_28_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_27_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_27_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_26_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_26_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_25_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_25_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_24_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_24_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_23_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_23_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_22_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_22_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_21_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_21_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_20_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_20_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_19_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_19_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_18_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_18_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_17_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_17_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_16_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_16_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_48_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [48]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [48])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_48_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_47_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [47]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_47_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_46_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [46]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_46_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_45_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [45]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_45_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_44_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [44]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_43_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [43]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_43_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_42_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [42]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_42_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_41_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [41]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_41_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_40_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [40]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_40_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_39_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [39]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_39_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_38_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [38]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_38_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_37_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [37]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_37_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_36_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [36]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_36_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_35_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [35]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_35_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_34_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [34]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_34_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_33_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [33]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_33_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_32_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [32]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_32_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_31_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [31]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_31_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_30_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [30]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_30_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_29_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [29]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_29_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_28_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [28]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_28_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_27_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [27]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_27_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_26_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [26]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_26_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_25_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [25]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_25_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_24_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [24]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_24_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_23_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [23]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_23_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_22_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [22]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_22_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_21_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [21]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_21_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_20_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [20]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_20_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_19_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [19]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_19_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_18_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [18]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_18_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_17_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [17]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_17_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_16_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [16]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_16_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [15]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [14]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [13]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [12]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [11]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [10]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [9]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [8]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [7]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [6]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [5]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [4]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/pre_ram_rdata [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_rdata [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_rdata_0_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_debug_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n64_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/wr_debug_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr_debug_cnt_3_s0 .INIT=1'b1;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_0_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_1_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_2_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_3_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_475 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_4_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_477 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_5_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_479 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_6_G[48]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[48]_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/rx_fifo_wdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_481 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[48]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_ram_RAMREG_7_G[48]_s0 .INIT=1'b0;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_0_SUM )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n27_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_0_SUM )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n26_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_0_SUM )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n25_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n24_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_0_SUM )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n50_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_0_SUM )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n49_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_0_SUM )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wp_rd_g2b_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n48_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n47_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n85_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n84_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n83_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n82_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n108_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n107_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rp_wr_g2b_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n106_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n105_s .ALU_MODE=1;
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_16 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_3_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_0_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_10_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_7_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_17_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_14_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_24_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_21_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_31_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_28_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_38_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_35_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_45_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_42_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_52_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_49_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_59_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_56_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_66_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_63_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_73_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_70_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_80_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_77_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_87_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_84_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_94_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_91_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_101_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_98_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_108_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_105_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_115_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_112_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_122_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_119_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_129_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_126_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_136_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_133_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_143_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_140_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_150_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_147_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_157_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_154_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_164_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_161_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_171_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_168_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_178_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_175_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_185_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_182_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_192_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_189_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_199_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_196_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_206_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_203_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_213_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_210_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_220_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_217_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_227_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_224_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_234_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_231_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_241_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_238_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_248_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_245_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_255_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_252_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_262_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_259_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_269_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_266_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_276_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_273_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_283_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_280_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_290_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_287_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_297_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_294_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_304_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_301_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_311_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_308_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_318_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_315_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_325_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_322_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_332_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_329_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_339_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/ram_RAMOUT_336_G[0]_4 )
);
LUT1 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n155_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n155_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n155_s2 .INIT=2'h1;
LUT1 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n255_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n255_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n255_s2 .INIT=2'h1;
LUT1 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n138_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/wr1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n138_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n138_s2 .INIT=2'h1;
LUT1 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n238_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/rd1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n238_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_parser_rx_md/u_uart_rx_async_fifo/n238_s2 .INIT=2'h1;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_s0 .INIT=16'h1E00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_s1 .INIT=16'h0040;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s18  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_25 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_26 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s18 .INIT=8'h35;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_s22  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_29 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_30 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_s22 .INIT=16'hAEEA;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_s8  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_14 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_s8 .INIT=16'h5034;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_s8  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_s8 .INIT=16'h0BB0;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_3_s24  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_3_33 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_3_s24 .INIT=16'h0B34;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_s22  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_30 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_s22 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [12]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [13]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s2 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n122_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n122_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n122_s2 .INIT=16'h7800;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n120_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [5]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n120_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n120_s2 .INIT=16'h7800;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n117_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n117_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n117_s2 .INIT=16'h7800;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n114_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [10]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [11]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n114_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n114_s2 .INIT=16'h7800;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [12]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_s2 .INIT=16'h7800;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n110_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [14]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [15]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n110_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n110_s2 .INIT=16'h7800;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_s1 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_s2 .INIT=16'hDBB4;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_s0 .INIT=8'h01;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s19  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_27 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_28 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_25 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s19 .INIT=8'h35;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s20  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_26 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s20 .INIT=16'hFCC8;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_s23  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_27 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_29 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_s23 .INIT=8'h10;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_s24  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_30 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_0_s24 .INIT=8'h1E;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_s9  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_14 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_s9 .INIT=8'h35;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_s9  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_14 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_s9 .INIT=8'h70;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_s23  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_30 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_2_s23 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [14]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [15]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_9 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_10 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s3 .INIT=16'h1000;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I1(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s4 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_s3 .INIT=4'h8;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_s3 .INIT=16'h8000;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_s3 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [6]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_s3 .INIT=16'h8000;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_s3 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [9]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_s3 .INIT=16'h8000;
LUT2 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [10]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_s3 .INIT=4'h8;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_10 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_s3 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_8 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_s3 .INIT=16'h8000;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s21  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_29 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_27 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s21 .INIT=8'h40;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s22  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_28 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s22 .INIT=8'h40;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [9]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [10]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s5 .INIT=16'h0001;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_11 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s6 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [9]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [12]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [13]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_s4 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s23  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_29 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_1_s23 .INIT=16'h5FCD;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s7  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [5]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_s7 .INIT=16'h0100;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [9]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [12]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [10]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_s5 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_8 ),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_s4 .INIT=16'h6A00;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3]),
	.F(uart_rx_led_o)
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_led_o_d_s1 .INIT=16'hFFFE;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [14]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_s5 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [13]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_s6 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [10]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_s4 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [9]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_s4 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_s4 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_s4 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_s4 .INIT=16'h0600;
LUT4 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n124_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I3(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n124_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n124_s3 .INIT=16'h0600;
LUT3 \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n125_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag ),
	.I2(uart_rx_led_o),
	.F(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n125_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n125_s4 .INIT=8'h10;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n110_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n111_10 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n112_12 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n113_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n114_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n115_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n116_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n117_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n118_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n119_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n120_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n121_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n122_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n123_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n124_8 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n125_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_cnt_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n153_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/divclk_flag_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_dly_s0  (
	.D(uart_rx_i),
	.CLK(clk_i),
	.CE(VCC),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_dly )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_dly_s0 .INIT=1'b1;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n187_13 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n188_13 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/sample_cnt_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n329_3 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/rx_data_Z [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_data_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/new_rx_data_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/n263_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/new_rx_data_Z )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/new_rx_data_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_next_3_33 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/fsm_st_curr_3_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/uart_rx_dly ),
	.CLK(clk_i),
	.CE(VCC),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri )
);
defparam \uart_bus_core/u_uart_md/u_uart_rx_md/u_uart_serial_rx_md/rx_seri_s0 .INIT=1'b1;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [4]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n97_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n98_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n99_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [7]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n100_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [8]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [12]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n105_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [9]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [13]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n106_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [10]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [14]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n107_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [11]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [15]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n108_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [16]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [20]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n113_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [17]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [21]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n114_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [18]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [22]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n115_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [19]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [23]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n116_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [24]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [28]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n121_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [25]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [29]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n122_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [26]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [30]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n123_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [27]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [31]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n124_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [32]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [36]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n129_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_s1 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [33]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [37]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n130_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_s1 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [34]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [38]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n131_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_s1 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [35]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [39]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n132_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_s1 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [40]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [44]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n137_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_s2 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [41]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [45]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n138_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_s2 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [42]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [46]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n139_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_s2 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [43]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [47]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n140_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_s2 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_s0 .INIT=8'h10;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_s44  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_50 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_53 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_49 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_s44 .INIT=16'h5780;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_s50  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_57 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_51 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_56 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_s50 .INIT=16'hF45C;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_s46  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_52 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_53 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_51 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_s46 .INIT=16'h2BC0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_s44  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_53 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_50 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_s44 .INIT=16'h0770;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s40  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_46 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_47 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_45 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s40 .INIT=16'hFFE0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s39  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_45 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_46 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_66 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_64 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_44 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s39 .INIT=16'h0F11;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s58  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_72 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_66 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_70 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_64 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s58 .INIT=8'hF4;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_s50  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_57 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_47 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_56 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_s50 .INIT=16'hCA00;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s39  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_45 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_46 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_47 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_44 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s39 .INIT=16'hFFF8;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s39  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_64 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_45 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_52 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_47 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_44 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s39 .INIT=16'hEEE0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s47  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_54 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_55 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_63 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_53 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s47 .INIT=16'h40FF;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s39  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_45 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_53 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_47 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_48 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_44 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s39 .INIT=16'h00F4;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_s63  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [6]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_70 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [7]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_69 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_s63 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n746_s54  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_70 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n746_60 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n746_s54 .INIT=8'h14;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_s54  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_61 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_60 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_s54 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n748_s54  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n748_60 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n748_s54 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n749_s54  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n749_60 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n749_s54 .INIT=8'h14;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s47  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_53 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_54 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_52 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s47 .INIT=8'h46;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_12 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_s4 .INIT=16'hEF00;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_9 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_64 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_s6 .INIT=16'hFCFA;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s7  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_17 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_53 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_15 ),
	.I3(rst_n_i),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s7 .INIT=16'h0D00;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s8  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_15 ),
	.I1(rst_n_i),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_54 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s8 .INIT=8'h40;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_s8  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_11 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_45 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_s8 .INIT=16'h00BF;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_s1 .INIT=16'h0001;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_s2 .INIT=16'h0001;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_s45  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_50 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_s45 .INIT=4'h8;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_s51  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_58 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_57 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_s51 .INIT=16'hCA00;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_s47  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_52 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_s47 .INIT=8'h3E;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_s45  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_s45 .INIT=4'h8;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s41  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_46 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s41 .INIT=4'h4;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s42  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_47 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s42 .INIT=16'h7077;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s43  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_s43 .INIT=4'h4;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s40  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [6]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_62 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_60 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_45 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s40 .INIT=16'h00F1;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s41  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_51 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_53 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_46 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s41 .INIT=16'h0700;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s60  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_68 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_66 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s60 .INIT=16'hDE3F;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_s51  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_66 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_57 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_s51 .INIT=4'h4;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s40  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_60 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_62 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_12 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_45 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s40 .INIT=8'h10;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s41  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_48 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_51 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_49 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_46 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s41 .INIT=8'hB0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s42  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_48 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_64 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_47 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s42 .INIT=16'hAC00;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s40  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_48 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_11 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_45 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s40 .INIT=16'h50F3;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s42  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_49 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_50 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_66 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_70 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_47 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s42 .INIT=16'h004F;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s48  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_57 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_58 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_59 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_54 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s48 .INIT=8'hE3;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s49  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_8 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_70 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_55 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s49 .INIT=16'h0700;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s40  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_47 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_45 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s40 .INIT=16'h050C;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s42  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_49 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_47 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s42 .INIT=16'hB400;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s43  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_50 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_66 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_48 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s43 .INIT=16'h9000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_s64  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_70 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_s64 .INIT=16'h8000;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_s55  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_61 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_s55 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s48  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_55 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_53 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s48 .INIT=16'hEF08;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s49  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_17 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_54 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s49 .INIT=16'h11B0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_s7  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(uart_tx_led_o),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_s7 .INIT=16'h0100;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s10  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_51 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_15 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s10 .INIT=16'hC0E0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_s9  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(uart_tx_led_o),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_68 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_s9 .INIT=16'h00EF;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_s52  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_58 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_s52 .INIT=4'h8;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s46  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_68 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_51 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s46 .INIT=8'h40;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s47  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_56 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_57 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s47 .INIT=16'hAC00;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s48  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_58 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_53 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s48 .INIT=8'h8C;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s49  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_54 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s49 .INIT=8'hBC;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s50  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_55 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s50 .INIT=4'h1;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s62  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_68 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s62 .INIT=8'h07;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s43  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_50 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_51 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_48 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s43 .INIT=16'hAC00;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s44  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_58 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_49 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s44 .INIT=16'hF400;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s43  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_48 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s43 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s44  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_59 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_58 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_49 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s44 .INIT=4'h2;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s45  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_57 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_50 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s45 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s51  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_3 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_57 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s51 .INIT=16'hBB0F;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s52  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_61 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_58 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s52 .INIT=16'hBB0F;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s53  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_3 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_59 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s53 .INIT=16'hBB0F;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s54  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [6]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [7]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s54 .INIT=4'h1;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s44  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_49 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s44 .INIT=16'hEFF0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s45  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_51 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_60 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_50 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s45 .INIT=16'hCA00;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s50  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_55 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_s50 .INIT=8'h41;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s51  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_56 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s51 .INIT=16'h0E00;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s52  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_57 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s52 .INIT=8'hE0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s53  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_58 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s53 .INIT=16'h1F00;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s45  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_3 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_50 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s45 .INIT=16'h0100;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s46  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_51 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_s46 .INIT=8'h10;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s55  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_61 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s55 .INIT=4'h4;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s46  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_3 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_51 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s46 .INIT=4'h4;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_55 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_s6 .INIT=16'h4300;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s54  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_60 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s54 .INIT=16'h5400;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s55  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_62 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s55 .INIT=8'h01;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s63  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_54 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_55 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_70 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s63 .INIT=16'h0E00;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_12 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_s3 .INIT=16'hFDFF;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s11  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_17 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s11 .INIT=16'h0008;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s56  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_54 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_51 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_64 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s56 .INIT=16'h00FE;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_s5 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s47  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_70 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_48 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_53 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_s47 .INIT=16'h0777;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_8 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I2(uart_tx_led_o),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_s6 .INIT=16'h7077;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s56  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_47 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_63 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_s56 .INIT=16'h4F00;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s46  (
	.I0(uart_tx_led_o),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_52 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_s46 .INIT=8'hB0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s64  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [5]),
	.I2(uart_tx_led_o),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_72 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_s64 .INIT=16'h3A33;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s57  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_52 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [6]),
	.I2(uart_tx_led_o),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_66 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_s57 .INIT=16'h3533;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_s47  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(uart_tx_led_o),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_53 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_s47 .INIT=8'h20;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_s6 .INIT=16'h7FFF;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n735_s46  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0]),
	.I1(uart_tx_led_o),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_10 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n735_52 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n735_s46 .INIT=16'hDF00;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n738_44 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n741_44 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n742_44 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n744_44 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_0_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n745_69 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n746_60 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_6_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n747_60 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_5_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n748_60 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_4_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n749_60 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_13 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_3_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n750_52 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_7_11 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy_s0  (
	.D(uart_tx_led_o),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/s_tx_busy_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n851_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_3_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_2_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_1_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_0_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_7_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_6_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_5_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_4_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_11_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_10_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_9_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_8_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_15_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_14_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_13_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_12_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_19_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_19_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_18_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_18_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_17_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_17_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_16_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_16_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_23_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_23_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_22_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_22_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_21_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_21_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_20_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_20_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_27_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_27_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_26_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_26_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_25_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_25_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_24_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_24_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_31_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_31_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_30_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_30_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_29_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_29_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_28_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_28_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_35_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_35_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_34_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_34_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_33_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_33_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_32_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_32_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_39_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_39_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_38_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_38_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_37_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_37_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_36_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_36_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_43_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_43_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_42_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_42_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_41_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_41_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_40_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_40_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_47_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_47_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_46_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_46_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_45_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_45_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_44_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren_1dly ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata_reg_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n732_56 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_3_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_2_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n733_51 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_2_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_1_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n734_50 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_1_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n735_52 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_9 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_0_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n739_64 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_10 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_5_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n740_56 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_1_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n743_53 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_4_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_data_1_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n736_45 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_10 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/new_tx_data_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n731_49 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_9 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/fsm_st_curr_4_s1 .INIT=1'b0;
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n97_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n105_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n145_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n98_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n106_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n146_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n99_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n107_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n147_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n100_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n108_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n148_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n113_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n121_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n161_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n114_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n122_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n162_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n115_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n123_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n163_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n116_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n124_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n164_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n129_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n137_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n177_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n130_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n138_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n178_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n131_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n139_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n179_3 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n132_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n140_2 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [3]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n180_3 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n145_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n161_3 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n193_3 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n146_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n162_3 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n194_3 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n147_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n163_3 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n195_3 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n148_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n164_3 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/data_cnt [4]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/n196_3 )
);
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[0]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[0]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[1]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[1]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[2]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[2]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[3]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[3]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[4]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[4]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[5]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[5]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[6]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[6]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[7]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[7]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[8]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[8]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[9]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[9]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[10]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[10]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[11]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[11]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[12]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[12]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[13]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[13]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[14]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[14]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[15]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[15]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[16]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[16]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[17]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[17]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[18]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[18]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[19]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[19]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[20]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[20]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[21]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[21]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[22]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[22]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[23]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[23]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[24]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[24]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[25]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[25]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[26]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[26]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[27]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[27]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[28]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[28]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[29]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[29]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[30]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[30]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[31]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[31]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[32]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[32]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[33]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[33]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[34]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[34]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[35]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[35]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[36]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[36]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[37]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[37]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[38]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[38]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[39]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[39]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[40]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[40]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[41]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[41]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[42]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[42]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[43]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[43]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[44]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[44]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[45]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[45]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[46]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[46]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s3 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s4 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_11 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s5 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[47]_3 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[47]_3 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s6 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n64_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_2 ),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n64_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n64_s0 .INIT=8'hAC;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n65_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_2 ),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n65_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n65_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n66_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_2 ),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n66_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n66_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n67_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_2 ),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n67_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n67_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n122_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_2 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n122_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n122_s0 .INIT=8'hAC;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n123_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_2 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n123_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n123_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n124_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_2 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n124_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n124_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n125_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_2 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_2 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n125_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n125_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_3_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_3_s0 .INIT=8'hCA;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_s0 .INIT=16'hAA3C;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_s0 .INIT=16'hAA3C;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n192_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [3]),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n192_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n192_s0 .INIT=8'hCA;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [3]),
	.I3(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_s0 .INIT=16'hAA3C;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_s0 .INIT=16'hAA3C;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_2_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_2_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_1_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_1_s0 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_0_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr_0_s0 .INIT=8'hCA;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr_2_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr_2_s0 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr_2_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr_2_s0 .INIT=4'h6;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s457  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s457 .INIT=16'h0100;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s458  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s458 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s459  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s459 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s460  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s460 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s461  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s461 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s462  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s462 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s463  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s463 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s464  (
	.I0(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_s464 .INIT=16'h8000;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n154_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n154_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n154_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n153_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n153_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n153_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n152_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n152_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n152_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n254_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n254_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n254_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n253_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n253_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n253_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n252_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n252_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n252_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n137_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n137_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n137_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n136_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n136_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n136_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n135_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n135_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n135_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n237_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n237_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n237_s0 .INIT=4'h6;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n236_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n236_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n236_s0 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n235_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n235_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n235_s0 .INIT=16'h7F80;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_s1 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_s1 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_s1 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_s1 .INIT=4'h6;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n195_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n154_4 ),
	.I3(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n195_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n195_s1 .INIT=16'hF066;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n177_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n254_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n177_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n177_s1 .INIT=16'hF066;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr_1_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr_1_s1 .INIT=8'h96;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr_1_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr_1_s1 .INIT=8'h96;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr_0_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr_0_s1 .INIT=16'h6996;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr_0_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr_0_s1 .INIT=16'h6996;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n65_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/wr_debug_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n66_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/wr_debug_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n67_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/wr_debug_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n122_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n123_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n124_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n125_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/rd_debug_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_debug_cnt_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n135_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n136_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n137_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n138_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n152_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n153_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n154_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_1_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n155_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/tx_fifo_wen_Z ),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr_0_s0 .INIT=1'b1;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n175_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n176_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n177_5 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n192_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n193_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n194_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n195_5 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_gray_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n235_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n236_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n237_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n238_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n252_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n253_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n254_4 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_1_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n255_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_ren ),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr_0_s0 .INIT=1'b1;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_gray_ptr1 [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_g2b_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_gray_ptr1 [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_g2b_ptr [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_47_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_47_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_46_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_46_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_45_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_45_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_44_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_43_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_43_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_42_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_42_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_41_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_41_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_40_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_40_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_39_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_39_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_38_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_38_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_37_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_37_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_36_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_36_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_35_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_35_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_34_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_34_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_33_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_33_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_32_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_32_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_31_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_31_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_30_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_30_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_29_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_29_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_28_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_28_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_27_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_27_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_26_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_26_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_25_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_25_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_24_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_24_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_23_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_23_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_22_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_22_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_21_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_21_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_20_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_20_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_19_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_19_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_18_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_18_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_17_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_17_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_16_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_16_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_47_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [47]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_47_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_46_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [46]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_46_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_45_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [45]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_45_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_44_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [44]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_43_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [43]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_43_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_42_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [42]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_42_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_41_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [41]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_41_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_40_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [40]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_40_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_39_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [39]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_39_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_38_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [38]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_38_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_37_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [37]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_37_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_36_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [36]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_36_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_35_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [35]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_35_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_34_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [34]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_34_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_33_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [33]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_33_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_32_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [32]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_32_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_31_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [31]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_31_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_30_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [30]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_30_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_29_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [29]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_29_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_28_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [28]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_28_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_27_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [27]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_27_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_26_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [26]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_26_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_25_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [25]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_25_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_24_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [24]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_24_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_23_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [23]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_23_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_22_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [22]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_22_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_21_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [21]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_21_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_20_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [20]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_20_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_19_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [19]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_19_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_18_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [18]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_18_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_17_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [17]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_17_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_16_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [16]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_16_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [15]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [14]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [13]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [12]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [11]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [10]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [9]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [8]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [7]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [6]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [5]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [4]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/pre_ram_rdata [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/tx_fifo_rdata [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_rdata_0_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n64_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/wr_debug_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr_debug_cnt_3_s0 .INIT=1'b1;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_459 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_0_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_461 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_1_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_463 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_2_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_465 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_3_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_467 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_4_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_469 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_5_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_471 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_6_G[47]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[0]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[0]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[0]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[1]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[1]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[1]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[2]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[2]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[2]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[3]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[3]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[3]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[4]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[4]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[4]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[5]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[5]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[5]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[6]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[6]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[6]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[7]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[7]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[7]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[8]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[8]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[8]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[9]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[9]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[9]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[10]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[10]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[10]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[11]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[11]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[11]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[12]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[12]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[12]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[13]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[13]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[13]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[14]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[14]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[14]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[15]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[15]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[15]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[16]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[16]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[16]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[17]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[17]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[17]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[18]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[18]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[18]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[19]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[19]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[19]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[20]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[20]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[20]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[21]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[21]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[21]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[22]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[22]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[22]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[23]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[23]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[23]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[24]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[24]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[24]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[25]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[25]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[25]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[26]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[26]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[26]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[27]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[27]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[27]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[28]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[28]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[28]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[29]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[29]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[29]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[30]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[30]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[30]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[31]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[31]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[31]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[32]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[32]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[32]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[33]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[33]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[33]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[34]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[34]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[34]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[35]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[35]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[35]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[36]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[36]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[36]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[37]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[37]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[37]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[38]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[38]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[38]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[39]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[39]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[39]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[40]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[40]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[40]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[41]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[41]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[41]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[42]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[42]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[42]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[43]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[43]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[43]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[44]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[44]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[44]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[45]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[45]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[45]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[46]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[46]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[46]_s0 .INIT=1'b0;
DFFRE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[47]_s0  (
	.D(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_473 ),
	.RESET(GND),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[47]_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_ram_RAMREG_7_G[47]_s0 .INIT=1'b0;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n27_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n26_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n25_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n24_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n50_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n49_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wp_rd_g2b_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n48_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n47_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n85_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n84_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n83_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n82_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [1]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n108_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [2]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n107_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_3 ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_s .ALU_MODE=1;
ALU \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rp_wr_g2b_ptr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [3]),
	.I3(GND),
	.CIN(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n106_3 ),
	.COUT(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_0_COUT ),
	.SUM(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_2 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n105_s .ALU_MODE=1;
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_16 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_9 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_10 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_14 )
);
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_11 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_12 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_16 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_3_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_0_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_10_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_7_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_17_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_14_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_24_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_21_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_31_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_28_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_38_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_35_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_45_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_42_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_52_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_49_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_59_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_56_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_66_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_63_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_73_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_70_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_80_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_77_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_87_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_84_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_94_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_91_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_101_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_98_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_108_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_105_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_115_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_112_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_122_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_119_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_129_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_126_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_136_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_133_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_143_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_140_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_150_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_147_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_157_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_154_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_164_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_161_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_171_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_168_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_178_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_175_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_185_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_182_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_192_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_189_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_199_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_196_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_206_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_203_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_213_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_210_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_220_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_217_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_227_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_224_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_234_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_231_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_241_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_238_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_248_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_245_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_255_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_252_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_262_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_259_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_269_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_266_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_276_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_273_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_283_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_280_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_290_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_287_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_297_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_294_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_304_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_301_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_311_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_308_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_318_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_315_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_325_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_322_G[0]_4 )
);
MUX2_LUT6 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_14 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_332_G[2]_16 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd_ptr [0]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/ram_RAMOUT_329_G[0]_4 )
);
LUT1 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n155_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n155_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n155_s2 .INIT=2'h1;
LUT1 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n255_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd2_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n255_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n255_s2 .INIT=2'h1;
LUT1 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n138_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/wr1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n138_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n138_s2 .INIT=2'h1;
LUT1 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n238_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/rd1_ptr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n238_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_parser_tx_md/u_uart_tx_async_fifo/n238_s2 .INIT=2'h1;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s27  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_27 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s27 .INIT=8'hCA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s28  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [4]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_28 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s28 .INIT=8'hCA;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_5 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_6 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s1 .INIT=16'h4000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/uart_tx_led_o_d_s  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.F(uart_tx_led_o)
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/uart_tx_led_o_d_s .INIT=16'hFFFE;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_s39  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_55 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_56 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_s39 .INIT=16'hBEAA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s21  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_27 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_28 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_26 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s21 .INIT=8'hC2;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s24  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_31 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_34 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_33 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s24 .INIT=16'hFCA3;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_s17  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_23 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_s17 .INIT=16'h0708;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n221_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n221_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n221_s2 .INIT=4'h6;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n176_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n176_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n176_s3 .INIT=4'h1;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n175_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n175_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n175_s2 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n173_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n173_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n173_s2 .INIT=16'h0708;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_s2 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_s2 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n170_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_9 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n170_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n170_s2 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [7]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_s2 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n168_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [8]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n168_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n168_s2 .INIT=16'h0708;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [9]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_s2 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [10]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_s2 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n165_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [10]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n165_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n165_s2 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [12]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_s2 .INIT=8'h14;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [13]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s2 .INIT=8'h14;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n161_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [14]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [15]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n161_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n161_s2 .INIT=16'h0708;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s2 .INIT=8'h14;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n101_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n101_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n101_s2 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n100_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n100_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n100_s2 .INIT=16'h7F80;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n98_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [5]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n98_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n98_s2 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n97_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n97_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n97_s2 .INIT=16'h7F80;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_s19  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_55 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_28 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_s19 .INIT=16'hFCCD;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_s1 .INIT=16'h1000;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_8 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s2 .INIT=8'h80;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [4]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s3 .INIT=4'h8;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_s1 .INIT=8'h80;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_s40  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_7 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_55 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_s40 .INIT=8'h70;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_s41  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_56 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_3_s41 .INIT=16'hF70F;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s22  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_29 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_27 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s22 .INIT=16'hEEF0;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s23  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_28 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s23 .INIT=16'h5322;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s25  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_35 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_34 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s25 .INIT=16'h33D0;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_s18  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_23 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_1_s18 .INIT=4'h8;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_s3 .INIT=4'h8;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_s3 .INIT=4'h8;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_s3 .INIT=8'h80;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_s3 .INIT=8'h80;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [8]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_s3 .INIT=4'h8;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_8 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_6 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_s3 .INIT=16'h8000;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [10]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [11]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_s3 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_8 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_6 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s3 .INIT=16'h8000;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [13]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_s3 .INIT=4'h8;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_8 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_9 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s3 .INIT=16'h1000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [2]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_s3 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [4]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [6]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_s3 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_s20  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_7 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_28 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_2_s20 .INIT=16'h007F;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [12]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [13]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [14]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [15]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s4 .INIT=16'h0001;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [8]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [9]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [10]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s5 .INIT=16'h0001;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [3]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [7]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [6]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_s6 .INIT=16'h0100;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s24  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_29 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_s24 .INIT=4'h1;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s26  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [5]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_35 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s26 .INIT=16'h03F5;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [9]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_s4 .INIT=8'h80;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [6]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [10]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [11]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s4 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [8]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [9]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [12]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_s5 .INIT=16'h8000;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [6]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [7]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s4 .INIT=4'h1;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_s5 .INIT=16'h0100;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [14]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [13]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_s4 .INIT=16'h1444;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_s4 .INIT=16'h1444;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_s4 .INIT=8'h6A;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_s4  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_6 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_s4 .INIT=16'h8000;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [7]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_s5 .INIT=16'h6AAA;
LUT2 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_s2 .INIT=4'h8;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [4]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_s5 .INIT=16'h78F0;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n103_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_4 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n103_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n103_s5 .INIT=8'h78;
LUT4 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n222_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.I3(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n222_10 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n222_s5 .INIT=16'h9AAA;
LUT3 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_s2  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2]),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3]),
	.I2(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_s2 .INIT=8'h40;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next_0_26 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n97_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n98_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n100_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n101_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n102_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n77_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/tx_data_Z [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/new_tx_data_Z ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tx_data_reg_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_15_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n161_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_14_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n162_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_13_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n163_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_12_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n164_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_11_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n165_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_10_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n166_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_9_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n167_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_8_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n168_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_7_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n169_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_6_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n170_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_5_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n171_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_4_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n172_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n173_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n174_9 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n175_6 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_0_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n176_7 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_cnt_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n201_4 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag )
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/divclk_flag_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt_2_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n220_9 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_6 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n221_6 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n211_6 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_3_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_next [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr_3_s0 .INIT=1'b0;
DFFPE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/uart_tx_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_33 ),
	.CLK(clk_i),
	.CE(VCC),
	.PRESET(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(uart_tx_o)
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/uart_tx_s0 .INIT=1'b1;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_7_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n96_13 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_7_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_4_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n99_10 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_4_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n103_10 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/tb_delay_0_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n222_10 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/txbyte_cnt_0_s1 .INIT=1'b0;
MUX2_LUT5 \uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_s23  (
	.I0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_27 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_28 ),
	.S0(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/fsm_st_curr [1]),
	.O(\uart_bus_core/u_uart_md/u_uart_tx_md/u_uart_serial_tx_md/n232_31 )
);
LUT3 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [1]),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [0]),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_s0 .INIT=8'h01;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s0  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_5 ),
	.I2(\uart_bus_core/cpu_req_Z ),
	.I3(\uart_bus_core/cpu_rw_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_3 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s0 .INIT=16'hB000;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_5 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_12 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_13 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_s5 .INIT=16'h004F;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_6 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_7 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s3 .INIT=16'hF2FF;
LUT2 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_6 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_s3 .INIT=4'hB;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_s8  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_4 ),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_15 ),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [1]),
	.I3(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [0]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_14 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_s8 .INIT=16'h0305;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_s1  (
	.I0(\uart_bus_core/u_uart_md/rd_debug_cnt [0]),
	.I1(\uart_bus_core/u_uart_md/rd_debug_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/rd_debug_cnt [2]),
	.I3(\uart_bus_core/u_uart_md/rd_debug_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_s1 .INIT=16'h0001;
LUT3 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s1  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_6 ),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/apb0_sel_o_d_4 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_4 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s1 .INIT=8'h20;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s2  (
	.I0(\uart_bus_core/apb0_sel_o_d_4 ),
	.I1(\uart_bus_core/apb1_sel_o_d_3 ),
	.I2(apb1_rdy_i),
	.I3(\uart_bus_core/n160_7 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_5 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s2 .INIT=16'h007F;
LUT2 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_s6  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/cpu_req_Z ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_12 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_s6 .INIT=4'h4;
LUT3 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_s7  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [1]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_13 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_1_s7 .INIT=8'h07;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s4  (
	.I0(\uart_bus_core/u_uart_md/wr_debug_cnt [2]),
	.I1(\uart_bus_core/u_uart_md/wr_debug_cnt [1]),
	.I2(\uart_bus_core/u_uart_md/wr_debug_cnt [0]),
	.I3(\uart_bus_core/u_uart_md/wr_debug_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s4 .INIT=16'h007F;
LUT3 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s5  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [0]),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [1]),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s5 .INIT=8'h07;
LUT2 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_s9  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.I1(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_6 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_15 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_s9 .INIT=4'h8;
LUT3 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s3  (
	.I0(apb2_rdy_i),
	.I1(apb0_rdy_i),
	.I2(\uart_bus_core/cpu_addr_Z [9]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_6 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s3 .INIT=8'hAC;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s4  (
	.I0(\uart_bus_core/r_timeout_cnt [5]),
	.I1(\uart_bus_core/r_timeout_cnt [4]),
	.I2(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_8 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_9 ),
	.F(\uart_bus_core/n160_7 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s4 .INIT=16'h4000;
LUT3 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s5  (
	.I0(\uart_bus_core/r_timeout_cnt [6]),
	.I1(\uart_bus_core/r_timeout_cnt [7]),
	.I2(\uart_bus_core/r_timeout_cnt [8]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s5 .INIT=8'h01;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s6  (
	.I0(\uart_bus_core/r_timeout_cnt [0]),
	.I1(\uart_bus_core/r_timeout_cnt [1]),
	.I2(\uart_bus_core/r_timeout_cnt [2]),
	.I3(\uart_bus_core/r_timeout_cnt [3]),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_9 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_s6 .INIT=16'h0001;
LUT4 \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n47_s3  (
	.I0(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_6 ),
	.I1(\uart_bus_core/cpu_addr_Z [8]),
	.I2(\uart_bus_core/apb0_sel_o_d_4 ),
	.I3(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_5 ),
	.F(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n47_8 )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/n47_s3 .INIT=16'hDF00;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_ren_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n30_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/rx_fifo_ren_Z )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_ren_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_ren_Z ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_15_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [47]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_14_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [46]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_13_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [45]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_12_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [44]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_11_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [43]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_10_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [42]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_9_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [41]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_8_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [40]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_7_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [39]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_6_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [38]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_5_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [37]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_4_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [36]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_3_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [35]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_2_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [34]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_1_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [33]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_0_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [32]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_addr_Z [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_addr_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_rw_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [48]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_rw_Z )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_rw_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_31_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [31]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_31_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_30_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [30]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_30_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_29_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [29]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_29_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_28_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [28]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_28_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_27_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [27]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_27_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_26_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [26]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_26_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_25_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [25]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_25_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_24_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [24]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_24_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_23_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [23]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_23_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_22_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [22]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_22_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_21_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [21]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_21_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_20_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [20]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_20_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_19_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [19]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_19_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_18_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [18]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_18_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_17_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [17]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_17_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_16_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [16]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_16_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_15_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [15]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_14_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [14]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_13_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [13]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_12_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [12]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_11_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [11]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_10_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [10]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_9_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [9]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_8_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [8]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_7_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [7]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_6_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [6]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_5_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [5]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_4_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [4]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_3_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [3]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_2_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [2]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_1_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [1]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_0_s0  (
	.D(\uart_bus_core/u_uart_md/rx_fifo_rdata [0]),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/rx_fifo_valid ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_wdata_Z [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_wdata_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wen_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n160_3 ),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wen_Z )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wen_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_47_s0  (
	.D(\uart_bus_core/cpu_addr_Z [15]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [47])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_47_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_46_s0  (
	.D(\uart_bus_core/cpu_addr_Z [14]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [46])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_46_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_45_s0  (
	.D(\uart_bus_core/cpu_addr_Z [13]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [45])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_45_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_44_s0  (
	.D(\uart_bus_core/cpu_addr_Z [12]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [44])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_44_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_43_s0  (
	.D(\uart_bus_core/cpu_addr_Z [11]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [43])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_43_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_42_s0  (
	.D(\uart_bus_core/cpu_addr_Z [10]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [42])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_42_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_41_s0  (
	.D(\uart_bus_core/cpu_addr_Z [9]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [41])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_41_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_40_s0  (
	.D(\uart_bus_core/cpu_addr_Z [8]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [40])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_40_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_39_s0  (
	.D(\uart_bus_core/cpu_addr_Z [7]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [39])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_39_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_38_s0  (
	.D(\uart_bus_core/cpu_addr_Z [6]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [38])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_38_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_37_s0  (
	.D(\uart_bus_core/cpu_addr_Z [5]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [37])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_37_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_36_s0  (
	.D(\uart_bus_core/cpu_addr_Z [4]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [36])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_36_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_35_s0  (
	.D(\uart_bus_core/cpu_addr_Z [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [35])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_35_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_34_s0  (
	.D(\uart_bus_core/cpu_addr_Z [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [34])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_34_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_33_s0  (
	.D(\uart_bus_core/cpu_addr_Z [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [33])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_33_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_32_s0  (
	.D(\uart_bus_core/cpu_addr_Z [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [32])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_32_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_31_s0  (
	.D(\uart_bus_core/cpu_rdata [31]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [31])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_31_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_30_s0  (
	.D(\uart_bus_core/cpu_rdata [30]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [30])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_30_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_29_s0  (
	.D(\uart_bus_core/cpu_rdata [29]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [29])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_29_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_28_s0  (
	.D(\uart_bus_core/cpu_rdata [28]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [28])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_28_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_27_s0  (
	.D(\uart_bus_core/cpu_rdata [27]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [27])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_27_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_26_s0  (
	.D(\uart_bus_core/cpu_rdata [26]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [26])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_26_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_25_s0  (
	.D(\uart_bus_core/cpu_rdata [25]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [25])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_25_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_24_s0  (
	.D(\uart_bus_core/cpu_rdata [24]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [24])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_24_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_23_s0  (
	.D(\uart_bus_core/cpu_rdata [23]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [23])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_23_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_22_s0  (
	.D(\uart_bus_core/cpu_rdata [22]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [22])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_22_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_21_s0  (
	.D(\uart_bus_core/cpu_rdata [21]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [21])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_21_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_20_s0  (
	.D(\uart_bus_core/cpu_rdata [20]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [20])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_20_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_19_s0  (
	.D(\uart_bus_core/cpu_rdata [19]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [19])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_19_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_18_s0  (
	.D(\uart_bus_core/cpu_rdata [18]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [18])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_18_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_17_s0  (
	.D(\uart_bus_core/cpu_rdata [17]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [17])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_17_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_16_s0  (
	.D(\uart_bus_core/cpu_rdata [16]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [16])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_16_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_15_s0  (
	.D(\uart_bus_core/cpu_rdata [15]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [15])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_15_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_14_s0  (
	.D(\uart_bus_core/cpu_rdata [14]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [14])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_14_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_13_s0  (
	.D(\uart_bus_core/cpu_rdata [13]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [13])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_13_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_12_s0  (
	.D(\uart_bus_core/cpu_rdata [12]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [12])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_12_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_11_s0  (
	.D(\uart_bus_core/cpu_rdata [11]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [11])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_11_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_10_s0  (
	.D(\uart_bus_core/cpu_rdata [10]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [10])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_10_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_9_s0  (
	.D(\uart_bus_core/cpu_rdata [9]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [9])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_9_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_8_s0  (
	.D(\uart_bus_core/cpu_rdata [8]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [8])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_8_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_7_s0  (
	.D(\uart_bus_core/cpu_rdata [7]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [7])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_7_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_6_s0  (
	.D(\uart_bus_core/cpu_rdata [6]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [6])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_6_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_5_s0  (
	.D(\uart_bus_core/cpu_rdata [5]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [5])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_5_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_4_s0  (
	.D(\uart_bus_core/cpu_rdata [4]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [4])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_4_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_3_s0  (
	.D(\uart_bus_core/cpu_rdata [3]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [3])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_3_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_2_s0  (
	.D(\uart_bus_core/cpu_rdata [2]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [2])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_2_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_1_s0  (
	.D(\uart_bus_core/cpu_rdata [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_0_s0  (
	.D(\uart_bus_core/cpu_rdata [0]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/tx_fifo_wdata_Z [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/tx_fifo_wdata_0_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_1_s0  (
	.D(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next [1]),
	.CLK(clk_i),
	.CE(VCC),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [1])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_1_s0 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/n47_8 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_5 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/cpu_req_Z )
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/cpu_req_s1 .INIT=1'b0;
DFFCE \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_s1  (
	.D(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_next_0_14 ),
	.CLK(clk_i),
	.CE(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_8 ),
	.CLEAR(\uart_bus_core/u_uart_md/n213_6 ),
	.Q(\uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr [0])
);
defparam \uart_bus_core/u_uart_md/u_uart_bus_inf_md/fsm_st_curr_0_s1 .INIT=1'b0;
endmodule
