

================================================================
== Vitis HLS Report for 'max_pooling_fprop1_Pipeline_VITIS_LOOP_240_4'
================================================================
* Date:           Wed Mar 12 17:42:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       max_pooling_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       17|       17|  56.100 ns|  56.100 ns|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_4  |       15|       15|        10|          6|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 6, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max_value_1 = alloca i32 1" [../source/hls.cpp:239]   --->   Operation 13 'alloca' 'max_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../source/hls.cpp:240]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %m_1"   --->   Operation 15 'read' 'm_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln239_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln239"   --->   Operation 16 'read' 'zext_ln239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty"   --->   Operation 17 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty_7"   --->   Operation 18 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln237_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln237"   --->   Operation 19 'read' 'sext_ln237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_value_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %max_value"   --->   Operation 20 'read' 'max_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv19_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indvars_iv19_cast"   --->   Operation 21 'read' 'indvars_iv19_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln237_cast = sext i32 %sext_ln237_read"   --->   Operation 22 'sext' 'sext_ln237_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv19_cast_cast = sext i32 %indvars_iv19_cast_read"   --->   Operation 23 'sext' 'indvars_iv19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln240 = store i64 %indvars_iv19_cast_cast, i64 %n" [../source/hls.cpp:240]   --->   Operation 25 'store' 'store_ln240' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln239 = store i64 %max_value_read, i64 %max_value_1" [../source/hls.cpp:239]   --->   Operation 26 'store' 'store_ln239' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_242_5"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%n_1 = load i64 %n" [../source/hls.cpp:240]   --->   Operation 28 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%icmp_ln240 = icmp_eq  i64 %n_1, i64 %sext_ln237_cast" [../source/hls.cpp:240]   --->   Operation 29 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %VITIS_LOOP_242_5.split, void %for.inc58.exitStub" [../source/hls.cpp:240]   --->   Operation 30 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i64 %n_1" [../source/hls.cpp:240]   --->   Operation 31 'trunc' 'trunc_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.98ns)   --->   "%empty_15 = mul i17 %trunc_ln240, i17 %tmp_7" [../source/hls.cpp:240]   --->   Operation 32 'mul' 'empty_15' <Predicate = (!icmp_ln240)> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244 = add i17 %empty_15, i17 %tmp_6" [../source/hls.cpp:244]   --->   Operation 33 'add' 'add_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln244_2 = add i17 %zext_ln239_read, i17 %add_ln244" [../source/hls.cpp:244]   --->   Operation 34 'add' 'add_ln244_2' <Predicate = (!icmp_ln240)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_1 = add i17 %empty_15, i17 %m_1_read" [../source/hls.cpp:244]   --->   Operation 35 'add' 'add_ln244_1' <Predicate = (!icmp_ln240)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln244_3 = add i17 %zext_ln239_read, i17 %add_ln244_1" [../source/hls.cpp:244]   --->   Operation 36 'add' 'add_ln244_3' <Predicate = (!icmp_ln240)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i17 %add_ln244_2" [../source/hls.cpp:244]   --->   Operation 37 'zext' 'zext_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%c1_conv_layer_map_data_addr = getelementptr i64 %c1_conv_layer_map_data, i64 0, i64 %zext_ln244" [../source/hls.cpp:244]   --->   Operation 38 'getelementptr' 'c1_conv_layer_map_data_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.98ns)   --->   "%c1_conv_layer_map_data_load = load i17 %c1_conv_layer_map_data_addr" [../source/hls.cpp:244]   --->   Operation 39 'load' 'c1_conv_layer_map_data_load' <Predicate = (!icmp_ln240)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln244_1 = zext i17 %add_ln244_3" [../source/hls.cpp:244]   --->   Operation 40 'zext' 'zext_ln244_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c1_conv_layer_map_data_addr_1 = getelementptr i64 %c1_conv_layer_map_data, i64 0, i64 %zext_ln244_1" [../source/hls.cpp:244]   --->   Operation 41 'getelementptr' 'c1_conv_layer_map_data_addr_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.98ns)   --->   "%c1_conv_layer_map_data_load_1 = load i17 %c1_conv_layer_map_data_addr_1" [../source/hls.cpp:244]   --->   Operation 42 'load' 'c1_conv_layer_map_data_load_1' <Predicate = (!icmp_ln240)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 43 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c1_conv_layer_map_data_load = load i17 %c1_conv_layer_map_data_addr" [../source/hls.cpp:244]   --->   Operation 43 'load' 'c1_conv_layer_map_data_load' <Predicate = (!icmp_ln240)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %c1_conv_layer_map_data_load, i32 52, i32 62" [../source/hls.cpp:244]   --->   Operation 44 'partselect' 'tmp_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln244_1 = trunc i64 %c1_conv_layer_map_data_load" [../source/hls.cpp:244]   --->   Operation 45 'trunc' 'trunc_ln244_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_5 : Operation 46 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c1_conv_layer_map_data_load_1 = load i17 %c1_conv_layer_map_data_addr_1" [../source/hls.cpp:244]   --->   Operation 46 'load' 'c1_conv_layer_map_data_load_1' <Predicate = (!icmp_ln240)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %c1_conv_layer_map_data_load_1, i32 52, i32 62" [../source/hls.cpp:244]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln244_3 = trunc i64 %c1_conv_layer_map_data_load_1" [../source/hls.cpp:244]   --->   Operation 48 'trunc' 'trunc_ln244_3' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%max_value_1_load = load i64 %max_value_1"   --->   Operation 87 'load' 'max_value_1_load' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %max_value_1_out, i64 %max_value_1_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%max_value_1_load_1 = load i64 %max_value_1" [../source/hls.cpp:244]   --->   Operation 49 'load' 'max_value_1_load_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln244 = bitcast i64 %c1_conv_layer_map_data_load" [../source/hls.cpp:244]   --->   Operation 50 'bitcast' 'bitcast_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln244_2 = bitcast i64 %max_value_1_load_1" [../source/hls.cpp:244]   --->   Operation 51 'bitcast' 'bitcast_ln244_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln244_2, i32 52, i32 62" [../source/hls.cpp:244]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i64 %bitcast_ln244_2" [../source/hls.cpp:244]   --->   Operation 53 'trunc' 'trunc_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.73ns)   --->   "%icmp_ln244 = icmp_ne  i11 %tmp, i11 2047" [../source/hls.cpp:244]   --->   Operation 54 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln244_1 = icmp_eq  i52 %trunc_ln244, i52 0" [../source/hls.cpp:244]   --->   Operation 55 'icmp' 'icmp_ln244_1' <Predicate = (!icmp_ln240)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.73ns)   --->   "%icmp_ln244_2 = icmp_ne  i11 %tmp_1, i11 2047" [../source/hls.cpp:244]   --->   Operation 56 'icmp' 'icmp_ln244_2' <Predicate = (!icmp_ln240)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.98ns)   --->   "%icmp_ln244_3 = icmp_eq  i52 %trunc_ln244_1, i52 0" [../source/hls.cpp:244]   --->   Operation 57 'icmp' 'icmp_ln244_3' <Predicate = (!icmp_ln240)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_oge  i64 %max_value_1_load_1, i64 %bitcast_ln244" [../source/hls.cpp:244]   --->   Operation 58 'dcmp' 'tmp_2' <Predicate = (!icmp_ln240)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.73ns)   --->   "%icmp_ln244_6 = icmp_ne  i11 %tmp_4, i11 2047" [../source/hls.cpp:244]   --->   Operation 59 'icmp' 'icmp_ln244_6' <Predicate = (!icmp_ln240)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.98ns)   --->   "%icmp_ln244_7 = icmp_eq  i52 %trunc_ln244_3, i52 0" [../source/hls.cpp:244]   --->   Operation 60 'icmp' 'icmp_ln244_7' <Predicate = (!icmp_ln240)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln240 = add i64 %n_1, i64 1" [../source/hls.cpp:240]   --->   Operation 61 'add' 'add_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln240 = store i64 %add_ln240, i64 %n" [../source/hls.cpp:240]   --->   Operation 62 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.01>
ST_7 : Operation 63 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp_oge  i64 %max_value_1_load_1, i64 %bitcast_ln244" [../source/hls.cpp:244]   --->   Operation 63 'dcmp' 'tmp_2' <Predicate = (!icmp_ln240)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.53>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln244_1)   --->   "%or_ln244 = or i1 %icmp_ln244_1, i1 %icmp_ln244" [../source/hls.cpp:244]   --->   Operation 64 'or' 'or_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln244_1)   --->   "%or_ln244_1 = or i1 %icmp_ln244_3, i1 %icmp_ln244_2" [../source/hls.cpp:244]   --->   Operation 65 'or' 'or_ln244_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln244_1)   --->   "%and_ln244 = and i1 %tmp_2, i1 %or_ln244_1" [../source/hls.cpp:244]   --->   Operation 66 'and' 'and_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln244_1 = and i1 %and_ln244, i1 %or_ln244" [../source/hls.cpp:244]   --->   Operation 67 'and' 'and_ln244_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_value_2 = select i1 %and_ln244_1, i64 %max_value_1_load_1, i64 %bitcast_ln244" [../source/hls.cpp:244]   --->   Operation 68 'select' 'max_value_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.01>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln244_1 = bitcast i64 %c1_conv_layer_map_data_load_1" [../source/hls.cpp:244]   --->   Operation 69 'bitcast' 'bitcast_ln244_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp_oge  i64 %max_value_2, i64 %bitcast_ln244_1" [../source/hls.cpp:244]   --->   Operation 70 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.01>
ST_10 : Operation 71 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp_oge  i64 %max_value_2, i64 %bitcast_ln244_1" [../source/hls.cpp:244]   --->   Operation 71 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.90>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:239]   --->   Operation 72 'specpipeline' 'specpipeline_ln239' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln239 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../source/hls.cpp:239]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln239' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:240]   --->   Operation 74 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln244_3 = bitcast i64 %max_value_2" [../source/hls.cpp:244]   --->   Operation 75 'bitcast' 'bitcast_ln244_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln244_3, i32 52, i32 62" [../source/hls.cpp:244]   --->   Operation 76 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln244_2 = trunc i64 %bitcast_ln244_3" [../source/hls.cpp:244]   --->   Operation 77 'trunc' 'trunc_ln244_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.73ns)   --->   "%icmp_ln244_4 = icmp_ne  i11 %tmp_3, i11 2047" [../source/hls.cpp:244]   --->   Operation 78 'icmp' 'icmp_ln244_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.98ns)   --->   "%icmp_ln244_5 = icmp_eq  i52 %trunc_ln244_2, i52 0" [../source/hls.cpp:244]   --->   Operation 79 'icmp' 'icmp_ln244_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln244_3)   --->   "%or_ln244_2 = or i1 %icmp_ln244_5, i1 %icmp_ln244_4" [../source/hls.cpp:244]   --->   Operation 80 'or' 'or_ln244_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln244_3)   --->   "%or_ln244_3 = or i1 %icmp_ln244_7, i1 %icmp_ln244_6" [../source/hls.cpp:244]   --->   Operation 81 'or' 'or_ln244_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln244_3)   --->   "%and_ln244_2 = and i1 %or_ln244_2, i1 %or_ln244_3" [../source/hls.cpp:244]   --->   Operation 82 'and' 'and_ln244_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln244_3 = and i1 %and_ln244_2, i1 %tmp_5" [../source/hls.cpp:244]   --->   Operation 83 'and' 'and_ln244_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_value_3 = select i1 %and_ln244_3, i64 %max_value_2, i64 %bitcast_ln244_1" [../source/hls.cpp:244]   --->   Operation 84 'select' 'max_value_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln239 = store i64 %max_value_3, i64 %max_value_1" [../source/hls.cpp:239]   --->   Operation 85 'store' 'store_ln239' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln240 = br void %VITIS_LOOP_242_5" [../source/hls.cpp:240]   --->   Operation 86 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('n', ../source/hls.cpp:240) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln240', ../source/hls.cpp:240) of variable 'indvars_iv19_cast_cast' on local variable 'n', ../source/hls.cpp:240 [22]  (0.387 ns)

 <State 2>: 1.987ns
The critical path consists of the following:
	'load' operation 64 bit ('n', ../source/hls.cpp:240) on local variable 'n', ../source/hls.cpp:240 [26]  (0.000 ns)
	'mul' operation 17 bit ('empty_15', ../source/hls.cpp:240) [35]  (1.987 ns)

 <State 3>: 0.678ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln244', ../source/hls.cpp:244) [36]  (0.000 ns)
	'add' operation 17 bit ('add_ln244_2', ../source/hls.cpp:244) [37]  (0.678 ns)

 <State 4>: 2.983ns
The critical path consists of the following:
	'getelementptr' operation 17 bit ('c1_conv_layer_map_data_addr', ../source/hls.cpp:244) [39]  (0.000 ns)
	'load' operation 64 bit ('c1_conv_layer_map_data_load', ../source/hls.cpp:244) on array 'c1_conv_layer_map_data' [40]  (2.983 ns)

 <State 5>: 2.983ns
The critical path consists of the following:
	'load' operation 64 bit ('c1_conv_layer_map_data_load', ../source/hls.cpp:244) on array 'c1_conv_layer_map_data' [40]  (2.983 ns)

 <State 6>: 2.011ns
The critical path consists of the following:
	'load' operation 64 bit ('max_value_1_load_1', ../source/hls.cpp:244) on local variable 'max_value', ../source/hls.cpp:239 [30]  (0.000 ns)
	'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244) [53]  (2.011 ns)

 <State 7>: 2.011ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_2', ../source/hls.cpp:244) [53]  (2.011 ns)

 <State 8>: 0.533ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln244', ../source/hls.cpp:244) [49]  (0.000 ns)
	'and' operation 1 bit ('and_ln244_1', ../source/hls.cpp:244) [55]  (0.122 ns)
	'select' operation 64 bit ('max_value', ../source/hls.cpp:244) [56]  (0.411 ns)

 <State 9>: 2.011ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_5', ../source/hls.cpp:244) [74]  (2.011 ns)

 <State 10>: 2.011ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_5', ../source/hls.cpp:244) [74]  (2.011 ns)

 <State 11>: 1.905ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln244_5', ../source/hls.cpp:244) [69]  (0.985 ns)
	'or' operation 1 bit ('or_ln244_2', ../source/hls.cpp:244) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln244_2', ../source/hls.cpp:244) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln244_3', ../source/hls.cpp:244) [76]  (0.122 ns)
	'select' operation 64 bit ('max_value', ../source/hls.cpp:244) [77]  (0.411 ns)
	'store' operation 0 bit ('store_ln239', ../source/hls.cpp:239) of variable 'max_value', ../source/hls.cpp:244 on local variable 'max_value', ../source/hls.cpp:239 [80]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
