vendor_name = ModelSim
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/system_memory.qip
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/system_memory.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/cpu1.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/RED.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/Control.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/adder4.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/mux2to1.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/add.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/Data_Path.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/LZE.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/mux4to1.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/UZE.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/register32.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/pc.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/alu.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/fulladd.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/data_path.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/adder32.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/data_mem.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/adder16.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/reset_circuit.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/reset_circuit.vwf
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/Control_New.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/CPU_TEST_SIM.vhd
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/CPU_TEST_SIM.vwf
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/db/lab6.cbx.xml
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/db/altsyncram_04d1.tdf
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/system_memory.mif
source_file = 1, /home/student2/a1fahmy/Desktop/COE608/lab6/db/altsyncram_hie1.tdf
design_name = CPU_TEST_SIM
instance = comp, \outA[0]~output , outA[0]~output, CPU_TEST_SIM, 1
instance = comp, \outA[1]~output , outA[1]~output, CPU_TEST_SIM, 1
instance = comp, \outA[2]~output , outA[2]~output, CPU_TEST_SIM, 1
instance = comp, \outA[3]~output , outA[3]~output, CPU_TEST_SIM, 1
instance = comp, \outA[4]~output , outA[4]~output, CPU_TEST_SIM, 1
instance = comp, \outA[5]~output , outA[5]~output, CPU_TEST_SIM, 1
instance = comp, \outA[6]~output , outA[6]~output, CPU_TEST_SIM, 1
instance = comp, \outA[7]~output , outA[7]~output, CPU_TEST_SIM, 1
instance = comp, \outA[8]~output , outA[8]~output, CPU_TEST_SIM, 1
instance = comp, \outA[9]~output , outA[9]~output, CPU_TEST_SIM, 1
instance = comp, \outA[10]~output , outA[10]~output, CPU_TEST_SIM, 1
instance = comp, \outA[11]~output , outA[11]~output, CPU_TEST_SIM, 1
instance = comp, \outA[12]~output , outA[12]~output, CPU_TEST_SIM, 1
instance = comp, \outA[13]~output , outA[13]~output, CPU_TEST_SIM, 1
instance = comp, \outA[14]~output , outA[14]~output, CPU_TEST_SIM, 1
instance = comp, \outA[15]~output , outA[15]~output, CPU_TEST_SIM, 1
instance = comp, \outA[16]~output , outA[16]~output, CPU_TEST_SIM, 1
instance = comp, \outA[17]~output , outA[17]~output, CPU_TEST_SIM, 1
instance = comp, \outA[18]~output , outA[18]~output, CPU_TEST_SIM, 1
instance = comp, \outA[19]~output , outA[19]~output, CPU_TEST_SIM, 1
instance = comp, \outA[20]~output , outA[20]~output, CPU_TEST_SIM, 1
instance = comp, \outA[21]~output , outA[21]~output, CPU_TEST_SIM, 1
instance = comp, \outA[22]~output , outA[22]~output, CPU_TEST_SIM, 1
instance = comp, \outA[23]~output , outA[23]~output, CPU_TEST_SIM, 1
instance = comp, \outA[24]~output , outA[24]~output, CPU_TEST_SIM, 1
instance = comp, \outA[25]~output , outA[25]~output, CPU_TEST_SIM, 1
instance = comp, \outA[26]~output , outA[26]~output, CPU_TEST_SIM, 1
instance = comp, \outA[27]~output , outA[27]~output, CPU_TEST_SIM, 1
instance = comp, \outA[28]~output , outA[28]~output, CPU_TEST_SIM, 1
instance = comp, \outA[29]~output , outA[29]~output, CPU_TEST_SIM, 1
instance = comp, \outA[30]~output , outA[30]~output, CPU_TEST_SIM, 1
instance = comp, \outA[31]~output , outA[31]~output, CPU_TEST_SIM, 1
instance = comp, \outB[0]~output , outB[0]~output, CPU_TEST_SIM, 1
instance = comp, \outB[1]~output , outB[1]~output, CPU_TEST_SIM, 1
instance = comp, \outB[2]~output , outB[2]~output, CPU_TEST_SIM, 1
instance = comp, \outB[3]~output , outB[3]~output, CPU_TEST_SIM, 1
instance = comp, \outB[4]~output , outB[4]~output, CPU_TEST_SIM, 1
instance = comp, \outB[5]~output , outB[5]~output, CPU_TEST_SIM, 1
instance = comp, \outB[6]~output , outB[6]~output, CPU_TEST_SIM, 1
instance = comp, \outB[7]~output , outB[7]~output, CPU_TEST_SIM, 1
instance = comp, \outB[8]~output , outB[8]~output, CPU_TEST_SIM, 1
instance = comp, \outB[9]~output , outB[9]~output, CPU_TEST_SIM, 1
instance = comp, \outB[10]~output , outB[10]~output, CPU_TEST_SIM, 1
instance = comp, \outB[11]~output , outB[11]~output, CPU_TEST_SIM, 1
instance = comp, \outB[12]~output , outB[12]~output, CPU_TEST_SIM, 1
instance = comp, \outB[13]~output , outB[13]~output, CPU_TEST_SIM, 1
instance = comp, \outB[14]~output , outB[14]~output, CPU_TEST_SIM, 1
instance = comp, \outB[15]~output , outB[15]~output, CPU_TEST_SIM, 1
instance = comp, \outB[16]~output , outB[16]~output, CPU_TEST_SIM, 1
instance = comp, \outB[17]~output , outB[17]~output, CPU_TEST_SIM, 1
instance = comp, \outB[18]~output , outB[18]~output, CPU_TEST_SIM, 1
instance = comp, \outB[19]~output , outB[19]~output, CPU_TEST_SIM, 1
instance = comp, \outB[20]~output , outB[20]~output, CPU_TEST_SIM, 1
instance = comp, \outB[21]~output , outB[21]~output, CPU_TEST_SIM, 1
instance = comp, \outB[22]~output , outB[22]~output, CPU_TEST_SIM, 1
instance = comp, \outB[23]~output , outB[23]~output, CPU_TEST_SIM, 1
instance = comp, \outB[24]~output , outB[24]~output, CPU_TEST_SIM, 1
instance = comp, \outB[25]~output , outB[25]~output, CPU_TEST_SIM, 1
instance = comp, \outB[26]~output , outB[26]~output, CPU_TEST_SIM, 1
instance = comp, \outB[27]~output , outB[27]~output, CPU_TEST_SIM, 1
instance = comp, \outB[28]~output , outB[28]~output, CPU_TEST_SIM, 1
instance = comp, \outB[29]~output , outB[29]~output, CPU_TEST_SIM, 1
instance = comp, \outB[30]~output , outB[30]~output, CPU_TEST_SIM, 1
instance = comp, \outB[31]~output , outB[31]~output, CPU_TEST_SIM, 1
instance = comp, \outC~output , outC~output, CPU_TEST_SIM, 1
instance = comp, \outZ~output , outZ~output, CPU_TEST_SIM, 1
instance = comp, \outIR[0]~output , outIR[0]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[1]~output , outIR[1]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[2]~output , outIR[2]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[3]~output , outIR[3]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[4]~output , outIR[4]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[5]~output , outIR[5]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[6]~output , outIR[6]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[7]~output , outIR[7]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[8]~output , outIR[8]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[9]~output , outIR[9]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[10]~output , outIR[10]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[11]~output , outIR[11]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[12]~output , outIR[12]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[13]~output , outIR[13]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[14]~output , outIR[14]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[15]~output , outIR[15]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[16]~output , outIR[16]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[17]~output , outIR[17]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[18]~output , outIR[18]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[19]~output , outIR[19]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[20]~output , outIR[20]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[21]~output , outIR[21]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[22]~output , outIR[22]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[23]~output , outIR[23]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[24]~output , outIR[24]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[25]~output , outIR[25]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[26]~output , outIR[26]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[27]~output , outIR[27]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[28]~output , outIR[28]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[29]~output , outIR[29]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[30]~output , outIR[30]~output, CPU_TEST_SIM, 1
instance = comp, \outIR[31]~output , outIR[31]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[0]~output , outPC[0]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[1]~output , outPC[1]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[2]~output , outPC[2]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[3]~output , outPC[3]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[4]~output , outPC[4]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[5]~output , outPC[5]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[6]~output , outPC[6]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[7]~output , outPC[7]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[8]~output , outPC[8]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[9]~output , outPC[9]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[10]~output , outPC[10]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[11]~output , outPC[11]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[12]~output , outPC[12]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[13]~output , outPC[13]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[14]~output , outPC[14]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[15]~output , outPC[15]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[16]~output , outPC[16]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[17]~output , outPC[17]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[18]~output , outPC[18]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[19]~output , outPC[19]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[20]~output , outPC[20]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[21]~output , outPC[21]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[22]~output , outPC[22]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[23]~output , outPC[23]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[24]~output , outPC[24]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[25]~output , outPC[25]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[26]~output , outPC[26]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[27]~output , outPC[27]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[28]~output , outPC[28]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[29]~output , outPC[29]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[30]~output , outPC[30]~output, CPU_TEST_SIM, 1
instance = comp, \outPC[31]~output , outPC[31]~output, CPU_TEST_SIM, 1
instance = comp, \addrOut[0]~output , addrOut[0]~output, CPU_TEST_SIM, 1
instance = comp, \addrOut[1]~output , addrOut[1]~output, CPU_TEST_SIM, 1
instance = comp, \addrOut[2]~output , addrOut[2]~output, CPU_TEST_SIM, 1
instance = comp, \addrOut[3]~output , addrOut[3]~output, CPU_TEST_SIM, 1
instance = comp, \addrOut[4]~output , addrOut[4]~output, CPU_TEST_SIM, 1
instance = comp, \addrOut[5]~output , addrOut[5]~output, CPU_TEST_SIM, 1
instance = comp, \wEn~output , wEn~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[0]~output , memDataOut[0]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[1]~output , memDataOut[1]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[2]~output , memDataOut[2]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[3]~output , memDataOut[3]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[4]~output , memDataOut[4]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[5]~output , memDataOut[5]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[6]~output , memDataOut[6]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[7]~output , memDataOut[7]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[8]~output , memDataOut[8]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[9]~output , memDataOut[9]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[10]~output , memDataOut[10]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[11]~output , memDataOut[11]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[12]~output , memDataOut[12]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[13]~output , memDataOut[13]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[14]~output , memDataOut[14]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[15]~output , memDataOut[15]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[16]~output , memDataOut[16]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[17]~output , memDataOut[17]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[18]~output , memDataOut[18]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[19]~output , memDataOut[19]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[20]~output , memDataOut[20]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[21]~output , memDataOut[21]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[22]~output , memDataOut[22]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[23]~output , memDataOut[23]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[24]~output , memDataOut[24]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[25]~output , memDataOut[25]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[26]~output , memDataOut[26]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[27]~output , memDataOut[27]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[28]~output , memDataOut[28]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[29]~output , memDataOut[29]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[30]~output , memDataOut[30]~output, CPU_TEST_SIM, 1
instance = comp, \memDataOut[31]~output , memDataOut[31]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[0]~output , memDataIn[0]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[1]~output , memDataIn[1]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[2]~output , memDataIn[2]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[3]~output , memDataIn[3]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[4]~output , memDataIn[4]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[5]~output , memDataIn[5]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[6]~output , memDataIn[6]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[7]~output , memDataIn[7]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[8]~output , memDataIn[8]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[9]~output , memDataIn[9]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[10]~output , memDataIn[10]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[11]~output , memDataIn[11]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[12]~output , memDataIn[12]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[13]~output , memDataIn[13]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[14]~output , memDataIn[14]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[15]~output , memDataIn[15]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[16]~output , memDataIn[16]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[17]~output , memDataIn[17]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[18]~output , memDataIn[18]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[19]~output , memDataIn[19]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[20]~output , memDataIn[20]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[21]~output , memDataIn[21]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[22]~output , memDataIn[22]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[23]~output , memDataIn[23]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[24]~output , memDataIn[24]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[25]~output , memDataIn[25]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[26]~output , memDataIn[26]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[27]~output , memDataIn[27]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[28]~output , memDataIn[28]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[29]~output , memDataIn[29]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[30]~output , memDataIn[30]~output, CPU_TEST_SIM, 1
instance = comp, \memDataIn[31]~output , memDataIn[31]~output, CPU_TEST_SIM, 1
instance = comp, \T_Info[0]~output , T_Info[0]~output, CPU_TEST_SIM, 1
instance = comp, \T_Info[1]~output , T_Info[1]~output, CPU_TEST_SIM, 1
instance = comp, \T_Info[2]~output , T_Info[2]~output, CPU_TEST_SIM, 1
instance = comp, \wen_mem~output , wen_mem~output, CPU_TEST_SIM, 1
instance = comp, \en_mem~output , en_mem~output, CPU_TEST_SIM, 1
instance = comp, \cpuClk~input , cpuClk~input, CPU_TEST_SIM, 1
instance = comp, \cpuClk~inputclkctrl , cpuClk~inputclkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~8 , main_processor|dat|DATA_MUX0|Mux9~8, CPU_TEST_SIM, 1
instance = comp, \memClk~input , memClk~input, CPU_TEST_SIM, 1
instance = comp, \memClk~inputclkctrl , memClk~inputclkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|en~4 , main_processor|control_unit|en~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|present_state.state_1~0 , main_processor|control_unit|present_state.state_1~0, CPU_TEST_SIM, 1
instance = comp, \rst~input , rst~input, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk.clk0~0 , main_processor|reset|present_clk.clk0~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk.clk0 , main_processor|reset|present_clk.clk0, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk~6 , main_processor|reset|present_clk~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk~9 , main_processor|reset|present_clk~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk.clk1 , main_processor|reset|present_clk.clk1, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk~8 , main_processor|reset|present_clk~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk.clk2 , main_processor|reset|present_clk.clk2, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk~7 , main_processor|reset|present_clk~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|present_clk.clk3 , main_processor|reset|present_clk.clk3, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|Enable_PD~0 , main_processor|reset|Enable_PD~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|Enable_PD , main_processor|reset|Enable_PD, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|present_state.state_1 , main_processor|control_unit|present_state.state_1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|present_state.state_2 , main_processor|control_unit|present_state.state_2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|present_state.state_0~0 , main_processor|control_unit|present_state.state_0~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|present_state.state_0 , main_processor|control_unit|present_state.state_0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|en~9 , main_processor|control_unit|en~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~0 , main_processor|control_unit|DATA_Mux[1]~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal7~1 , main_processor|control_unit|Equal7~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal7~0 , main_processor|control_unit|Equal7~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~9 , main_processor|control_unit|DATA_Mux[1]~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|wen~2 , main_processor|control_unit|wen~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|wen~2clkctrl , main_processor|control_unit|wen~2clkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|en , main_processor|control_unit|en, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|wen~3 , main_processor|control_unit|wen~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|wen , main_processor|control_unit|wen, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|DATAMEM~41 , main_processor|dat|Data_Mem0|DATAMEM~41, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1]~5 , main_processor|control_unit|IM_MUX2[1]~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal10~1 , main_processor|control_unit|Equal10~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~5 , main_processor|dat|DATA_MUX0|Mux9~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1]~2 , main_processor|control_unit|IM_MUX2[1]~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[0]~4 , main_processor|control_unit|IM_MUX2[0]~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[0]~9 , main_processor|control_unit|IM_MUX2[0]~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[0]~8 , main_processor|control_unit|IM_MUX2[0]~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1]~3 , main_processor|control_unit|IM_MUX2[1]~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal14~0 , main_processor|control_unit|Equal14~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~1 , main_processor|control_unit|inc_PC~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1]~6 , main_processor|control_unit|IM_MUX2[1]~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1]~7 , main_processor|control_unit|IM_MUX2[1]~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1]~7clkctrl , main_processor|control_unit|IM_MUX2[1]~7clkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[0] , main_processor|control_unit|IM_MUX2[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX2[1] , main_processor|control_unit|IM_MUX2[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux31~0 , main_processor|dat|IM_MUX2a|Mux31~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[0]~0 , main_processor|dat|IM_MUX1a|f[0]~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~2 , main_processor|dat|DATA_MUX0|Mux31~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[0]~32 , main_processor|dat|PC0|reg0|Q[0]~32, CPU_TEST_SIM, 1
instance = comp, \main_processor|reset|Clr_PC , main_processor|reset|Clr_PC, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal12~0 , main_processor|control_unit|Equal12~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~2 , main_processor|control_unit|inc_PC~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal7~2 , main_processor|control_unit|Equal7~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal7~3 , main_processor|control_unit|Equal7~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~0 , main_processor|control_unit|inc_PC~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~22 , main_processor|control_unit|A_Mux~22, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_PC~0 , main_processor|control_unit|ld_PC~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal7~5 , main_processor|control_unit|Equal7~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal23~0 , main_processor|control_unit|Equal23~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~5 , main_processor|control_unit|inc_PC~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~6 , main_processor|control_unit|inc_PC~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~7 , main_processor|control_unit|inc_PC~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~8 , main_processor|control_unit|inc_PC~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~9 , main_processor|control_unit|inc_PC~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC , main_processor|control_unit|inc_PC, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_PC~1 , main_processor|control_unit|ld_PC~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_PC~2 , main_processor|control_unit|ld_PC~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_PC , main_processor|control_unit|ld_PC, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[0] , main_processor|dat|PC0|reg0|Q[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[1]~34 , main_processor|dat|PC0|reg0|Q[1]~34, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~8 , main_processor|dat|DATA_MUX0|Mux30~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[1] , main_processor|dat|IR|Q[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[1] , main_processor|dat|PC0|reg0|Q[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[2]~36 , main_processor|dat|PC0|reg0|Q[2]~36, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|clr_B~0 , main_processor|control_unit|clr_B~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|clr_B~1 , main_processor|control_unit|clr_B~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|clr_B~2 , main_processor|control_unit|clr_B~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|clr_B , main_processor|control_unit|clr_B, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_B~0 , main_processor|control_unit|ld_B~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_B~1 , main_processor|control_unit|ld_B~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_B , main_processor|control_unit|ld_B, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[2] , main_processor|dat|Reg_B|Q[2], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux29~0 , main_processor|dat|IM_MUX2a|Mux29~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~3 , main_processor|dat|DATA_MUX0|Mux16~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[2]~2 , main_processor|dat|A_Mux0|f[2]~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|clr_A~0 , main_processor|control_unit|clr_A~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|clr_A , main_processor|control_unit|clr_A, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_A~0 , main_processor|control_unit|ld_A~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_A~1 , main_processor|control_unit|ld_A~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_A~2 , main_processor|control_unit|ld_A~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_A~3 , main_processor|control_unit|ld_A~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_A , main_processor|control_unit|ld_A, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[2] , main_processor|dat|Reg_A|Q[2], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[2]~2 , main_processor|dat|IM_MUX1a|f[2]~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[1] , main_processor|dat|Reg_B|Q[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux30~0 , main_processor|dat|IM_MUX2a|Mux30~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~8 , main_processor|dat|DATA_MUX0|Mux29~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~10 , main_processor|dat|DATA_MUX0|Mux29~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~11 , main_processor|dat|DATA_MUX0|Mux29~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~2 , main_processor|dat|DATA_MUX0|Mux16~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[3]~38 , main_processor|dat|PC0|reg0|Q[3]~38, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[4]~40 , main_processor|dat|PC0|reg0|Q[4]~40, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[4] , main_processor|dat|Reg_B|Q[4], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux27~0 , main_processor|dat|IM_MUX2a|Mux27~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[4]~4 , main_processor|dat|A_Mux0|f[4]~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[4] , main_processor|dat|Reg_A|Q[4], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[4]~4 , main_processor|dat|IM_MUX1a|f[4]~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[3]~3 , main_processor|dat|A_Mux0|f[3]~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[3] , main_processor|dat|Reg_A|Q[3], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[3]~3 , main_processor|dat|IM_MUX1a|f[3]~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[3] , main_processor|dat|Reg_B|Q[3], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux28~0 , main_processor|dat|IM_MUX2a|Mux28~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1 , main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2 , main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~7 , main_processor|dat|DATA_MUX0|Mux27~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~8 , main_processor|dat|DATA_MUX0|Mux27~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[5] , main_processor|dat|Reg_B|Q[5], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux26~0 , main_processor|dat|IM_MUX2a|Mux26~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[5]~5 , main_processor|dat|A_Mux0|f[5]~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[5] , main_processor|dat|Reg_A|Q[5], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[5]~5 , main_processor|dat|IM_MUX1a|f[5]~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0 , main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s , main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage1|stage1|s , main_processor|dat|ALU0|add0|stage0|stage1|stage1|s, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~6 , main_processor|dat|DATA_MUX0|Mux26~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~7 , main_processor|dat|DATA_MUX0|Mux26~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~2 , main_processor|dat|DATA_MUX0|Mux26~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[5]~42 , main_processor|dat|PC0|reg0|Q[5]~42, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[5] , main_processor|dat|PC0|reg0|Q[5], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[7] , main_processor|dat|IR|Q[7], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[7] , main_processor|dat|Reg_B|Q[7], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux24~0 , main_processor|dat|IM_MUX2a|Mux24~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[7]~7 , main_processor|dat|A_Mux0|f[7]~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[7] , main_processor|dat|Reg_A|Q[7], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[7]~7 , main_processor|dat|IM_MUX1a|f[7]~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[6] , main_processor|dat|Reg_B|Q[6], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux25~0 , main_processor|dat|IM_MUX2a|Mux25~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1 , main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2 , main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~8 , main_processor|dat|DATA_MUX0|Mux24~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~9 , main_processor|dat|DATA_MUX0|Mux24~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[9] , main_processor|dat|Reg_B|Q[9], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux22~0 , main_processor|dat|IM_MUX2a|Mux22~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~2 , main_processor|dat|DATA_MUX0|Mux22~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[10] , main_processor|dat|Reg_B|Q[10], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux21~0 , main_processor|dat|IM_MUX2a|Mux21~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[12] , main_processor|dat|Reg_B|Q[12], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux19~0 , main_processor|dat|IM_MUX2a|Mux19~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~2 , main_processor|dat|DATA_MUX0|Mux19~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[14] , main_processor|dat|Reg_B|Q[14], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux17~0 , main_processor|dat|IM_MUX2a|Mux17~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~2 , main_processor|dat|DATA_MUX0|Mux17~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[14]~14 , main_processor|dat|IM_MUX1a|f[14]~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~7 , main_processor|dat|DATA_MUX0|Mux31~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|REG_Mux~2 , main_processor|control_unit|REG_Mux~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|REG_Mux~3 , main_processor|control_unit|REG_Mux~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|REG_Mux~4 , main_processor|control_unit|REG_Mux~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|REG_Mux~0 , main_processor|control_unit|REG_Mux~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|REG_Mux~1 , main_processor|control_unit|REG_Mux~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|REG_Mux , main_processor|control_unit|REG_Mux, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[1]~1 , main_processor|dat|Reg_Mux0|f[1]~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[2]~2 , main_processor|dat|Reg_Mux0|f[2]~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[3]~3 , main_processor|dat|Reg_Mux0|f[3]~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[4]~4 , main_processor|dat|Reg_Mux0|f[4]~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[5]~5 , main_processor|dat|Reg_Mux0|f[5]~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[6]~6 , main_processor|dat|Reg_Mux0|f[6]~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[7]~7 , main_processor|dat|Reg_Mux0|f[7]~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[8] , main_processor|dat|Reg_B|Q[8], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[8]~8 , main_processor|dat|Reg_Mux0|f[8]~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[9]~9 , main_processor|dat|Reg_Mux0|f[9]~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[10]~10 , main_processor|dat|Reg_Mux0|f[10]~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[11] , main_processor|dat|Reg_B|Q[11], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[11]~11 , main_processor|dat|Reg_Mux0|f[11]~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[12]~12 , main_processor|dat|Reg_Mux0|f[12]~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[13] , main_processor|dat|Reg_B|Q[13], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[13]~13 , main_processor|dat|Reg_Mux0|f[13]~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[14]~14 , main_processor|dat|Reg_Mux0|f[14]~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[15] , main_processor|dat|Reg_B|Q[15], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[15]~15 , main_processor|dat|Reg_Mux0|f[15]~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[16]~16 , main_processor|dat|Reg_Mux0|f[16]~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[17]~17 , main_processor|dat|Reg_Mux0|f[17]~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[18]~18 , main_processor|dat|Reg_Mux0|f[18]~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[23]~23 , main_processor|dat|Reg_Mux0|f[23]~23, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[25]~25 , main_processor|dat|Reg_Mux0|f[25]~25, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[28]~28 , main_processor|dat|Reg_Mux0|f[28]~28, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 , main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~16 , main_processor|dat|Data_Mem0|data_out~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[16] , main_processor|dat|Data_Mem0|data_out[16], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~17 , main_processor|dat|Data_Mem0|data_out~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[17] , main_processor|dat|Data_Mem0|data_out[17], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux14~7 , main_processor|dat|DATA_MUX0|Mux14~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[19]~19 , main_processor|dat|IM_MUX1a|f[19]~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux14~3 , main_processor|dat|DATA_MUX0|Mux14~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux14~2 , main_processor|dat|DATA_MUX0|Mux14~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux13~2 , main_processor|dat|DATA_MUX0|Mux13~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[20]~20 , main_processor|dat|IM_MUX1a|f[20]~20, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux12~2 , main_processor|dat|DATA_MUX0|Mux12~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[21]~21 , main_processor|dat|IM_MUX1a|f[21]~21, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~9 , main_processor|dat|DATA_MUX0|Mux9~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~10 , main_processor|dat|DATA_MUX0|Mux9~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1 , main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0 , main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~0 , main_processor|dat|ALU0|Mux31~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~5 , main_processor|dat|DATA_MUX0|Mux11~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0 , main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1 , main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~8 , main_processor|dat|DATA_MUX0|Mux11~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~6 , main_processor|dat|DATA_MUX0|Mux11~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~4 , main_processor|dat|DATA_MUX0|Mux11~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~7 , main_processor|dat|DATA_MUX0|Mux11~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[22]~22 , main_processor|dat|IM_MUX1a|f[22]~22, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~1 , main_processor|dat|ALU0|Mux31~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage1|stage1|stage1|s , main_processor|dat|ALU0|add0|stage1|stage1|stage1|s, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s , main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux10~2 , main_processor|dat|DATA_MUX0|Mux10~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux10~3 , main_processor|dat|DATA_MUX0|Mux10~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~22 , main_processor|dat|Data_Mem0|data_out~22, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[22] , main_processor|dat|Data_Mem0|data_out[22], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~19 , main_processor|dat|DATA_MUX0|Mux9~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[24]~24 , main_processor|dat|IM_MUX1a|f[24]~24, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0 , main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout , main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux8~3 , main_processor|dat|DATA_MUX0|Mux8~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~3 , main_processor|dat|ALU0|Mux31~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~2 , main_processor|dat|ALU0|Mux31~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux8~2 , main_processor|dat|DATA_MUX0|Mux8~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux8~6 , main_processor|dat|DATA_MUX0|Mux8~6, CPU_TEST_SIM, 1
instance = comp, \main_memory|altsyncram_component|auto_generated|ram_block1a14 , main_memory|altsyncram_component|auto_generated|ram_block1a14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux8~7 , main_processor|dat|DATA_MUX0|Mux8~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux8~4 , main_processor|dat|DATA_MUX0|Mux8~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux8~5 , main_processor|dat|DATA_MUX0|Mux8~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux10~4 , main_processor|dat|DATA_MUX0|Mux10~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux10~5 , main_processor|dat|DATA_MUX0|Mux10~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux10~6 , main_processor|dat|DATA_MUX0|Mux10~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~10 , main_processor|dat|DATA_MUX0|Mux11~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~11 , main_processor|dat|DATA_MUX0|Mux11~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux11~9 , main_processor|dat|DATA_MUX0|Mux11~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux12~3 , main_processor|dat|DATA_MUX0|Mux12~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux12~4 , main_processor|dat|DATA_MUX0|Mux12~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux12~5 , main_processor|dat|DATA_MUX0|Mux12~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux13~3 , main_processor|dat|DATA_MUX0|Mux13~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux13~4 , main_processor|dat|DATA_MUX0|Mux13~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux13~5 , main_processor|dat|DATA_MUX0|Mux13~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux15~2 , main_processor|dat|DATA_MUX0|Mux15~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux15~3 , main_processor|dat|DATA_MUX0|Mux15~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~31 , main_processor|dat|Data_Mem0|data_out~31, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[31] , main_processor|dat|Data_Mem0|data_out[31], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux0~2 , main_processor|dat|DATA_MUX0|Mux0~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[31]~31 , main_processor|dat|A_Mux0|f[31]~31, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[31] , main_processor|dat|Reg_A|Q[31], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[31]~31 , main_processor|dat|Reg_Mux0|f[31]~31, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~30 , main_processor|dat|Data_Mem0|data_out~30, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[30] , main_processor|dat|Data_Mem0|data_out[30], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~13 , main_processor|dat|DATA_MUX0|Mux1~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[31]~31 , main_processor|dat|IM_MUX1a|f[31]~31, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~10 , main_processor|dat|ALU0|Mux31~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~9 , main_processor|dat|ALU0|Mux31~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~6 , main_processor|dat|DATA_MUX0|Mux1~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[26]~26 , main_processor|dat|IM_MUX1a|f[26]~26, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[27]~27 , main_processor|dat|IM_MUX1a|f[27]~27, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0 , main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0 , main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~12 , main_processor|dat|DATA_MUX0|Mux1~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[29]~29 , main_processor|dat|IM_MUX1a|f[29]~29, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout , main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout , main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~7 , main_processor|dat|DATA_MUX0|Mux1~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~8 , main_processor|dat|DATA_MUX0|Mux1~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~9 , main_processor|dat|DATA_MUX0|Mux1~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~10 , main_processor|dat|DATA_MUX0|Mux1~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~11 , main_processor|dat|DATA_MUX0|Mux1~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[30]~30 , main_processor|dat|A_Mux0|f[30]~30, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[30] , main_processor|dat|Reg_A|Q[30], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[30]~30 , main_processor|dat|Reg_Mux0|f[30]~30, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~29 , main_processor|dat|Data_Mem0|data_out~29, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[29] , main_processor|dat|Data_Mem0|data_out[29], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[29]~29 , main_processor|dat|A_Mux0|f[29]~29, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[29] , main_processor|dat|Reg_A|Q[29], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[29]~29 , main_processor|dat|Reg_Mux0|f[29]~29, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~27 , main_processor|dat|Data_Mem0|data_out~27, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[27] , main_processor|dat|Data_Mem0|data_out[27], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[27]~27 , main_processor|dat|A_Mux0|f[27]~27, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[27] , main_processor|dat|Reg_A|Q[27], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[27]~27 , main_processor|dat|Reg_Mux0|f[27]~27, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~26 , main_processor|dat|Data_Mem0|data_out~26, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[26] , main_processor|dat|Data_Mem0|data_out[26], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[26]~26 , main_processor|dat|A_Mux0|f[26]~26, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[26] , main_processor|dat|Reg_A|Q[26], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[26]~26 , main_processor|dat|Reg_Mux0|f[26]~26, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~24 , main_processor|dat|Data_Mem0|data_out~24, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[24] , main_processor|dat|Data_Mem0|data_out[24], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~9 , main_processor|dat|DATA_MUX0|Mux7~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~4 , main_processor|dat|ALU0|Mux31~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~4 , main_processor|dat|DATA_MUX0|Mux7~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~5 , main_processor|dat|DATA_MUX0|Mux7~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~6 , main_processor|dat|DATA_MUX0|Mux7~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~7 , main_processor|dat|DATA_MUX0|Mux7~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~10 , main_processor|dat|DATA_MUX0|Mux7~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~16 , main_processor|dat|DATA_MUX0|Mux7~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~11 , main_processor|dat|DATA_MUX0|Mux7~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~13 , main_processor|dat|DATA_MUX0|Mux7~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~12 , main_processor|dat|DATA_MUX0|Mux7~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~14 , main_processor|dat|DATA_MUX0|Mux7~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~8 , main_processor|dat|DATA_MUX0|Mux7~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~15 , main_processor|dat|DATA_MUX0|Mux7~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[24]~24 , main_processor|dat|A_Mux0|f[24]~24, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[24] , main_processor|dat|Reg_A|Q[24], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[24]~24 , main_processor|dat|Reg_Mux0|f[24]~24, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~23 , main_processor|dat|Data_Mem0|data_out~23, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[23] , main_processor|dat|Data_Mem0|data_out[23], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[23]~23 , main_processor|dat|A_Mux0|f[23]~23, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[23] , main_processor|dat|Reg_A|Q[23], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[23]~23 , main_processor|dat|IM_MUX1a|f[23]~23, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~11 , main_processor|dat|DATA_MUX0|Mux9~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~12 , main_processor|dat|DATA_MUX0|Mux9~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~13 , main_processor|dat|DATA_MUX0|Mux9~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~14 , main_processor|dat|DATA_MUX0|Mux9~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~18 , main_processor|dat|DATA_MUX0|Mux9~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~15 , main_processor|dat|DATA_MUX0|Mux9~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~16 , main_processor|dat|DATA_MUX0|Mux9~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~17 , main_processor|dat|DATA_MUX0|Mux9~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[22]~22 , main_processor|dat|A_Mux0|f[22]~22, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[22] , main_processor|dat|Reg_A|Q[22], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[22]~22 , main_processor|dat|Reg_Mux0|f[22]~22, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~21 , main_processor|dat|Data_Mem0|data_out~21, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[21] , main_processor|dat|Data_Mem0|data_out[21], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[21]~21 , main_processor|dat|A_Mux0|f[21]~21, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[21] , main_processor|dat|Reg_A|Q[21], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[21]~21 , main_processor|dat|Reg_Mux0|f[21]~21, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~20 , main_processor|dat|Data_Mem0|data_out~20, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[20] , main_processor|dat|Data_Mem0|data_out[20], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[20]~20 , main_processor|dat|A_Mux0|f[20]~20, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[20] , main_processor|dat|Reg_A|Q[20], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[20]~20 , main_processor|dat|Reg_Mux0|f[20]~20, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~19 , main_processor|dat|Data_Mem0|data_out~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[19] , main_processor|dat|Data_Mem0|data_out[19], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[19]~19 , main_processor|dat|A_Mux0|f[19]~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[19] , main_processor|dat|Reg_A|Q[19], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[19]~19 , main_processor|dat|Reg_Mux0|f[19]~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~18 , main_processor|dat|Data_Mem0|data_out~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[18] , main_processor|dat|Data_Mem0|data_out[18], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[18]~18 , main_processor|dat|A_Mux0|f[18]~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[18] , main_processor|dat|Reg_A|Q[18], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[18]~18 , main_processor|dat|IM_MUX1a|f[18]~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux14~4 , main_processor|dat|DATA_MUX0|Mux14~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux14~5 , main_processor|dat|DATA_MUX0|Mux14~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux14~6 , main_processor|dat|DATA_MUX0|Mux14~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[17]~17 , main_processor|dat|A_Mux0|f[17]~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[17] , main_processor|dat|Reg_A|Q[17], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[17]~17 , main_processor|dat|IM_MUX1a|f[17]~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux15~0 , main_processor|dat|ALU0|Mux15~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux15~1 , main_processor|dat|ALU0|Mux15~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux15~2 , main_processor|dat|ALU0|Mux15~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[16]~16 , main_processor|dat|A_Mux0|f[16]~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[16] , main_processor|dat|Reg_A|Q[16], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[16]~16 , main_processor|dat|IM_MUX1a|f[16]~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~4 , main_processor|dat|DATA_MUX0|Mux16~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux16~0 , main_processor|dat|IM_MUX2a|Mux16~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~5 , main_processor|dat|DATA_MUX0|Mux16~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~15 , main_processor|dat|Data_Mem0|data_out~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[15] , main_processor|dat|Data_Mem0|data_out[15], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~6 , main_processor|dat|DATA_MUX0|Mux16~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0 , main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux18~0 , main_processor|dat|IM_MUX2a|Mux18~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux20~0 , main_processor|dat|IM_MUX2a|Mux20~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1 , main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX2a|Mux23~0 , main_processor|dat|IM_MUX2a|Mux23~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2 , main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0 , main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2 , main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2 , main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s , main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0 , main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2 , main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3 , main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~7 , main_processor|dat|DATA_MUX0|Mux16~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~8 , main_processor|dat|DATA_MUX0|Mux16~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~9 , main_processor|dat|DATA_MUX0|Mux16~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux16~10 , main_processor|dat|DATA_MUX0|Mux16~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[15] , main_processor|dat|IR|Q[15], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[15]~15 , main_processor|dat|A_Mux0|f[15]~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[15] , main_processor|dat|Reg_A|Q[15], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[15]~15 , main_processor|dat|IM_MUX1a|f[15]~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~3 , main_processor|dat|DATA_MUX0|Mux17~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~4 , main_processor|dat|DATA_MUX0|Mux17~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~5 , main_processor|dat|DATA_MUX0|Mux17~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~6 , main_processor|dat|DATA_MUX0|Mux17~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~7 , main_processor|dat|DATA_MUX0|Mux17~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~14 , main_processor|dat|Data_Mem0|data_out~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[14] , main_processor|dat|Data_Mem0|data_out[14], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~8 , main_processor|dat|DATA_MUX0|Mux17~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux17~9 , main_processor|dat|DATA_MUX0|Mux17~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[14] , main_processor|dat|IR|Q[14], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[14]~14 , main_processor|dat|A_Mux0|f[14]~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[14] , main_processor|dat|Reg_A|Q[14], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~24 , main_processor|dat|DATA_MUX0|Mux18~24, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~18 , main_processor|dat|DATA_MUX0|Mux18~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~20 , main_processor|dat|DATA_MUX0|Mux18~20, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~16 , main_processor|dat|DATA_MUX0|Mux18~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~17 , main_processor|dat|DATA_MUX0|Mux18~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~19 , main_processor|dat|DATA_MUX0|Mux18~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~21 , main_processor|dat|DATA_MUX0|Mux18~21, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~13 , main_processor|dat|Data_Mem0|data_out~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[13] , main_processor|dat|Data_Mem0|data_out[13], CPU_TEST_SIM, 1
instance = comp, \main_memory|altsyncram_component|auto_generated|ram_block1a0 , main_memory|altsyncram_component|auto_generated|ram_block1a0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~22 , main_processor|dat|DATA_MUX0|Mux18~22, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~25 , main_processor|dat|DATA_MUX0|Mux18~25, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[13] , main_processor|dat|IR|Q[13], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux18~23 , main_processor|dat|DATA_MUX0|Mux18~23, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[13]~13 , main_processor|dat|A_Mux0|f[13]~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[13] , main_processor|dat|Reg_A|Q[13], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[13]~13 , main_processor|dat|IM_MUX1a|f[13]~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~3 , main_processor|dat|DATA_MUX0|Mux19~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~4 , main_processor|dat|DATA_MUX0|Mux19~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~5 , main_processor|dat|DATA_MUX0|Mux19~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~6 , main_processor|dat|DATA_MUX0|Mux19~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~7 , main_processor|dat|DATA_MUX0|Mux19~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~12 , main_processor|dat|Data_Mem0|data_out~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[12] , main_processor|dat|Data_Mem0|data_out[12], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~8 , main_processor|dat|DATA_MUX0|Mux19~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux19~9 , main_processor|dat|DATA_MUX0|Mux19~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[12] , main_processor|dat|IR|Q[12], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[12]~12 , main_processor|dat|A_Mux0|f[12]~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[12] , main_processor|dat|Reg_A|Q[12], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[12]~12 , main_processor|dat|IM_MUX1a|f[12]~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~4 , main_processor|dat|DATA_MUX0|Mux20~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~5 , main_processor|dat|DATA_MUX0|Mux20~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~10 , main_processor|dat|DATA_MUX0|Mux20~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~7 , main_processor|dat|DATA_MUX0|Mux20~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~8 , main_processor|dat|DATA_MUX0|Mux20~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~11 , main_processor|dat|Data_Mem0|data_out~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[11] , main_processor|dat|Data_Mem0|data_out[11], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~6 , main_processor|dat|DATA_MUX0|Mux20~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~9 , main_processor|dat|DATA_MUX0|Mux20~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux20~11 , main_processor|dat|DATA_MUX0|Mux20~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[11] , main_processor|dat|IR|Q[11], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[11]~11 , main_processor|dat|A_Mux0|f[11]~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[11] , main_processor|dat|Reg_A|Q[11], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[11]~11 , main_processor|dat|IM_MUX1a|f[11]~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~6 , main_processor|dat|DATA_MUX0|Mux21~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~13 , main_processor|dat|DATA_MUX0|Mux21~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~7 , main_processor|dat|DATA_MUX0|Mux21~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~9 , main_processor|dat|DATA_MUX0|Mux21~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~14 , main_processor|dat|DATA_MUX0|Mux21~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~8 , main_processor|dat|DATA_MUX0|Mux21~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~10 , main_processor|dat|DATA_MUX0|Mux21~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~11 , main_processor|dat|DATA_MUX0|Mux21~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~10 , main_processor|dat|Data_Mem0|data_out~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[10] , main_processor|dat|Data_Mem0|data_out[10], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~12 , main_processor|dat|DATA_MUX0|Mux21~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux21~15 , main_processor|dat|DATA_MUX0|Mux21~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[10] , main_processor|dat|IR|Q[10], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[10]~10 , main_processor|dat|A_Mux0|f[10]~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[10] , main_processor|dat|Reg_A|Q[10], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[10]~10 , main_processor|dat|IM_MUX1a|f[10]~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~3 , main_processor|dat|DATA_MUX0|Mux22~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~4 , main_processor|dat|DATA_MUX0|Mux22~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~5 , main_processor|dat|DATA_MUX0|Mux22~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~6 , main_processor|dat|DATA_MUX0|Mux22~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~9 , main_processor|dat|Data_Mem0|data_out~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[9] , main_processor|dat|Data_Mem0|data_out[9], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~7 , main_processor|dat|DATA_MUX0|Mux22~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux22~8 , main_processor|dat|DATA_MUX0|Mux22~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[9] , main_processor|dat|IR|Q[9], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[9]~9 , main_processor|dat|A_Mux0|f[9]~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[9] , main_processor|dat|Reg_A|Q[9], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[9]~9 , main_processor|dat|IM_MUX1a|f[9]~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~4 , main_processor|dat|DATA_MUX0|Mux23~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~11 , main_processor|dat|DATA_MUX0|Mux23~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~5 , main_processor|dat|DATA_MUX0|Mux23~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~6 , main_processor|dat|DATA_MUX0|Mux23~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~7 , main_processor|dat|DATA_MUX0|Mux23~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~8 , main_processor|dat|DATA_MUX0|Mux23~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~9 , main_processor|dat|DATA_MUX0|Mux23~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~8 , main_processor|dat|Data_Mem0|data_out~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[8] , main_processor|dat|Data_Mem0|data_out[8], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~10 , main_processor|dat|DATA_MUX0|Mux23~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux23~12 , main_processor|dat|DATA_MUX0|Mux23~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[8] , main_processor|dat|IR|Q[8], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[8]~8 , main_processor|dat|A_Mux0|f[8]~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[8] , main_processor|dat|Reg_A|Q[8], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[8]~8 , main_processor|dat|IM_MUX1a|f[8]~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~3 , main_processor|dat|DATA_MUX0|Mux24~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~2 , main_processor|dat|DATA_MUX0|Mux24~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~4 , main_processor|dat|DATA_MUX0|Mux24~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~5 , main_processor|dat|DATA_MUX0|Mux24~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~7 , main_processor|dat|Data_Mem0|data_out~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[7] , main_processor|dat|Data_Mem0|data_out[7], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~6 , main_processor|dat|DATA_MUX0|Mux24~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux24~7 , main_processor|dat|DATA_MUX0|Mux24~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~10 , main_processor|dat|DATA_MUX0|Mux25~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~6 , main_processor|dat|DATA_MUX0|Mux25~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~7 , main_processor|dat|DATA_MUX0|Mux25~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~4 , main_processor|dat|DATA_MUX0|Mux25~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~5 , main_processor|dat|DATA_MUX0|Mux25~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~8 , main_processor|dat|DATA_MUX0|Mux25~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~6 , main_processor|dat|Data_Mem0|data_out~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[6] , main_processor|dat|Data_Mem0|data_out[6], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~9 , main_processor|dat|DATA_MUX0|Mux25~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux25~11 , main_processor|dat|DATA_MUX0|Mux25~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[6] , main_processor|dat|IR|Q[6], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[6]~6 , main_processor|dat|A_Mux0|f[6]~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[6] , main_processor|dat|Reg_A|Q[6], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[6]~6 , main_processor|dat|IM_MUX1a|f[6]~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~3 , main_processor|dat|DATA_MUX0|Mux26~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~4 , main_processor|dat|DATA_MUX0|Mux26~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~5 , main_processor|dat|DATA_MUX0|Mux26~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~5 , main_processor|dat|Data_Mem0|data_out~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[5] , main_processor|dat|Data_Mem0|data_out[5], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~8 , main_processor|dat|DATA_MUX0|Mux26~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux26~9 , main_processor|dat|DATA_MUX0|Mux26~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[5]~feeder , main_processor|dat|IR|Q[5]~feeder, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[5] , main_processor|dat|IR|Q[5], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~4 , main_processor|dat|Data_Mem0|data_out~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[4] , main_processor|dat|Data_Mem0|data_out[4], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~2 , main_processor|dat|DATA_MUX0|Mux27~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~3 , main_processor|dat|DATA_MUX0|Mux27~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~4 , main_processor|dat|DATA_MUX0|Mux27~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~5 , main_processor|dat|DATA_MUX0|Mux27~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux27~6 , main_processor|dat|DATA_MUX0|Mux27~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[4] , main_processor|dat|IR|Q[4], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[4] , main_processor|dat|PC0|reg0|Q[4], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~4 , main_processor|dat|DATA_MUX0|Mux28~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~5 , main_processor|dat|DATA_MUX0|Mux28~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~10 , main_processor|dat|DATA_MUX0|Mux28~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~6 , main_processor|dat|DATA_MUX0|Mux28~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~7 , main_processor|dat|DATA_MUX0|Mux28~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~8 , main_processor|dat|DATA_MUX0|Mux28~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~3 , main_processor|dat|Data_Mem0|data_out~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[3] , main_processor|dat|Data_Mem0|data_out[3], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~9 , main_processor|dat|DATA_MUX0|Mux28~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux28~11 , main_processor|dat|DATA_MUX0|Mux28~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[3] , main_processor|dat|IR|Q[3], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[3] , main_processor|dat|PC0|reg0|Q[3], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~4 , main_processor|dat|DATA_MUX0|Mux29~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~5 , main_processor|dat|DATA_MUX0|Mux29~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~6 , main_processor|dat|DATA_MUX0|Mux29~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~2 , main_processor|dat|Data_Mem0|data_out~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[2] , main_processor|dat|Data_Mem0|data_out[2], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~7 , main_processor|dat|DATA_MUX0|Mux29~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux29~9 , main_processor|dat|DATA_MUX0|Mux29~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[2] , main_processor|dat|IR|Q[2], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[2] , main_processor|dat|PC0|reg0|Q[2], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~4 , main_processor|dat|DATA_MUX0|Mux30~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~5 , main_processor|dat|DATA_MUX0|Mux30~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~2 , main_processor|dat|DATA_MUX0|Mux30~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~3 , main_processor|dat|DATA_MUX0|Mux30~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~6 , main_processor|dat|DATA_MUX0|Mux30~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~1 , main_processor|dat|Data_Mem0|data_out~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[1] , main_processor|dat|Data_Mem0|data_out[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux30~7 , main_processor|dat|DATA_MUX0|Mux30~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[1]~1 , main_processor|dat|A_Mux0|f[1]~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[1] , main_processor|dat|Reg_A|Q[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[1]~1 , main_processor|dat|IM_MUX1a|f[1]~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~3 , main_processor|dat|DATA_MUX0|Mux31~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~8 , main_processor|dat|DATA_MUX0|Mux31~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~4 , main_processor|dat|DATA_MUX0|Mux31~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~5 , main_processor|dat|DATA_MUX0|Mux31~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~0 , main_processor|dat|Data_Mem0|data_out~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[0] , main_processor|dat|Data_Mem0|data_out[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux31~6 , main_processor|dat|DATA_MUX0|Mux31~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[0] , main_processor|dat|IR|Q[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_B|Q[0] , main_processor|dat|Reg_B|Q[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_Mux0|f[0]~0 , main_processor|dat|Reg_Mux0|f[0]~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~28 , main_processor|dat|Data_Mem0|data_out~28, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[28] , main_processor|dat|Data_Mem0|data_out[28], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[28]~28 , main_processor|dat|A_Mux0|f[28]~28, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[28] , main_processor|dat|Reg_A|Q[28], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[28]~28 , main_processor|dat|IM_MUX1a|f[28]~28, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~9 , main_processor|dat|DATA_MUX0|Mux4~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~6 , main_processor|dat|ALU0|Mux31~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~7 , main_processor|dat|ALU0|Mux31~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~4 , main_processor|dat|DATA_MUX0|Mux4~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~5 , main_processor|dat|DATA_MUX0|Mux4~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~6 , main_processor|dat|DATA_MUX0|Mux4~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~7 , main_processor|dat|DATA_MUX0|Mux4~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~10 , main_processor|dat|DATA_MUX0|Mux4~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~8 , main_processor|dat|DATA_MUX0|Mux4~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~15 , main_processor|dat|DATA_MUX0|Mux4~15, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~12 , main_processor|dat|DATA_MUX0|Mux4~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~11 , main_processor|dat|DATA_MUX0|Mux4~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~13 , main_processor|dat|DATA_MUX0|Mux4~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~14 , main_processor|dat|DATA_MUX0|Mux4~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux4~16 , main_processor|dat|DATA_MUX0|Mux4~16, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[27] , main_processor|dat|IR|Q[27], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal10~2 , main_processor|control_unit|Equal10~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[1]~0 , main_processor|control_unit|ALU_op[1]~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[1]~1 , main_processor|control_unit|ALU_op[1]~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[1] , main_processor|control_unit|ALU_op[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~4 , main_processor|dat|DATA_MUX0|Mux9~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~5 , main_processor|dat|ALU0|Mux31~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux5~2 , main_processor|dat|DATA_MUX0|Mux5~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux5~3 , main_processor|dat|DATA_MUX0|Mux5~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux5~4 , main_processor|dat|DATA_MUX0|Mux5~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux5~5 , main_processor|dat|DATA_MUX0|Mux5~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux5~6 , main_processor|dat|DATA_MUX0|Mux5~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux5~7 , main_processor|dat|DATA_MUX0|Mux5~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[26] , main_processor|dat|IR|Q[26], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal20~0 , main_processor|control_unit|Equal20~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~3 , main_processor|control_unit|inc_PC~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~4 , main_processor|control_unit|inc_PC~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|inc_PC~4clkctrl , main_processor|control_unit|inc_PC~4clkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ld_IR , main_processor|control_unit|ld_IR, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out~25 , main_processor|dat|Data_Mem0|data_out~25, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Data_Mem0|data_out[25] , main_processor|dat|Data_Mem0|data_out[25], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[25]~25 , main_processor|dat|A_Mux0|f[25]~25, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[25] , main_processor|dat|Reg_A|Q[25], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[25]~25 , main_processor|dat|IM_MUX1a|f[25]~25, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~3 , main_processor|dat|DATA_MUX0|Mux6~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~4 , main_processor|dat|DATA_MUX0|Mux6~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~2 , main_processor|dat|DATA_MUX0|Mux6~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~7 , main_processor|dat|DATA_MUX0|Mux6~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~8 , main_processor|dat|DATA_MUX0|Mux6~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~5 , main_processor|dat|DATA_MUX0|Mux6~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux6~6 , main_processor|dat|DATA_MUX0|Mux6~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[25] , main_processor|dat|IR|Q[25], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~5 , main_processor|control_unit|A_Mux~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~3 , main_processor|control_unit|A_Mux~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~21 , main_processor|control_unit|A_Mux~21, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX1~0 , main_processor|control_unit|IM_MUX1~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX1~0clkctrl , main_processor|control_unit|IM_MUX1~0clkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|IM_MUX1 , main_processor|control_unit|IM_MUX1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IM_MUX1a|f[30]~30 , main_processor|dat|IM_MUX1a|f[30]~30, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~8 , main_processor|dat|ALU0|Mux31~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux2~2 , main_processor|dat|DATA_MUX0|Mux2~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux2~3 , main_processor|dat|DATA_MUX0|Mux2~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux2~6 , main_processor|dat|DATA_MUX0|Mux2~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux2~7 , main_processor|dat|DATA_MUX0|Mux2~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux2~4 , main_processor|dat|DATA_MUX0|Mux2~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux2~5 , main_processor|dat|DATA_MUX0|Mux2~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[29] , main_processor|dat|IR|Q[29], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal10~0 , main_processor|control_unit|Equal10~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~2 , main_processor|control_unit|ALU_op[0]~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~3 , main_processor|control_unit|ALU_op[0]~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[0] , main_processor|control_unit|ALU_op[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~11 , main_processor|dat|ALU0|Mux31~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~12 , main_processor|dat|ALU0|Mux31~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux31~13 , main_processor|dat|ALU0|Mux31~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux0~0 , main_processor|dat|ALU0|Mux0~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux0~1 , main_processor|dat|ALU0|Mux0~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|ALU0|Mux0~2 , main_processor|dat|ALU0|Mux0~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux0~3 , main_processor|dat|DATA_MUX0|Mux0~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[31] , main_processor|dat|IR|Q[31], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[0]~7 , main_processor|control_unit|DATA_Mux[0]~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[0]~8 , main_processor|control_unit|DATA_Mux[0]~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[0] , main_processor|control_unit|DATA_Mux[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux7~17 , main_processor|dat|DATA_MUX0|Mux7~17, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[24] , main_processor|dat|IR|Q[24], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal12~1 , main_processor|control_unit|Equal12~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[2]~5 , main_processor|control_unit|ALU_op[2]~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal11~0 , main_processor|control_unit|Equal11~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[2]~4 , main_processor|control_unit|ALU_op[2]~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[2]~6 , main_processor|control_unit|ALU_op[2]~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|ALU_op[2] , main_processor|control_unit|ALU_op[2], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~6 , main_processor|dat|DATA_MUX0|Mux9~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux9~7 , main_processor|dat|DATA_MUX0|Mux9~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~5 , main_processor|dat|DATA_MUX0|Mux3~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~4 , main_processor|dat|DATA_MUX0|Mux3~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~6 , main_processor|dat|DATA_MUX0|Mux3~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~7 , main_processor|dat|DATA_MUX0|Mux3~7, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~8 , main_processor|dat|DATA_MUX0|Mux3~8, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~12 , main_processor|dat|DATA_MUX0|Mux3~12, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~9 , main_processor|dat|DATA_MUX0|Mux3~9, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~10 , main_processor|dat|DATA_MUX0|Mux3~10, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~11 , main_processor|dat|DATA_MUX0|Mux3~11, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux3~13 , main_processor|dat|DATA_MUX0|Mux3~13, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[28] , main_processor|dat|IR|Q[28], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|Equal7~4 , main_processor|control_unit|Equal7~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~4 , main_processor|control_unit|DATA_Mux[1]~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~5 , main_processor|control_unit|DATA_Mux[1]~5, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~2 , main_processor|control_unit|DATA_Mux[1]~2, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~3 , main_processor|control_unit|DATA_Mux[1]~3, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~6 , main_processor|control_unit|DATA_Mux[1]~6, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~6clkctrl , main_processor|control_unit|DATA_Mux[1]~6clkctrl, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1]~1 , main_processor|control_unit|DATA_Mux[1]~1, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|DATA_Mux[1] , main_processor|control_unit|DATA_Mux[1], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|DATA_MUX0|Mux1~14 , main_processor|dat|DATA_MUX0|Mux1~14, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[30] , main_processor|dat|IR|Q[30], CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|wen~4 , main_processor|control_unit|wen~4, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~18 , main_processor|control_unit|A_Mux~18, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~19 , main_processor|control_unit|A_Mux~19, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux~20 , main_processor|control_unit|A_Mux~20, CPU_TEST_SIM, 1
instance = comp, \main_processor|control_unit|A_Mux , main_processor|control_unit|A_Mux, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|A_Mux0|f[0]~0 , main_processor|dat|A_Mux0|f[0]~0, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|Reg_A|Q[0] , main_processor|dat|Reg_A|Q[0], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[16] , main_processor|dat|IR|Q[16], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[17] , main_processor|dat|IR|Q[17], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[18] , main_processor|dat|IR|Q[18], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[19] , main_processor|dat|IR|Q[19], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[20] , main_processor|dat|IR|Q[20], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[21] , main_processor|dat|IR|Q[21], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[22] , main_processor|dat|IR|Q[22], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|IR|Q[23] , main_processor|dat|IR|Q[23], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[6]~44 , main_processor|dat|PC0|reg0|Q[6]~44, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[6] , main_processor|dat|PC0|reg0|Q[6], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[7]~46 , main_processor|dat|PC0|reg0|Q[7]~46, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[7] , main_processor|dat|PC0|reg0|Q[7], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[8]~48 , main_processor|dat|PC0|reg0|Q[8]~48, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[8] , main_processor|dat|PC0|reg0|Q[8], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[9]~50 , main_processor|dat|PC0|reg0|Q[9]~50, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[9] , main_processor|dat|PC0|reg0|Q[9], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[10]~52 , main_processor|dat|PC0|reg0|Q[10]~52, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[10] , main_processor|dat|PC0|reg0|Q[10], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[11]~54 , main_processor|dat|PC0|reg0|Q[11]~54, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[11] , main_processor|dat|PC0|reg0|Q[11], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[12]~56 , main_processor|dat|PC0|reg0|Q[12]~56, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[12] , main_processor|dat|PC0|reg0|Q[12], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[13]~58 , main_processor|dat|PC0|reg0|Q[13]~58, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[13] , main_processor|dat|PC0|reg0|Q[13], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[14]~60 , main_processor|dat|PC0|reg0|Q[14]~60, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[14] , main_processor|dat|PC0|reg0|Q[14], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[15]~62 , main_processor|dat|PC0|reg0|Q[15]~62, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[15] , main_processor|dat|PC0|reg0|Q[15], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[16]~64 , main_processor|dat|PC0|reg0|Q[16]~64, CPU_TEST_SIM, 1
instance = comp, \~GND , ~GND, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[16] , main_processor|dat|PC0|reg0|Q[16], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[17]~66 , main_processor|dat|PC0|reg0|Q[17]~66, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[17] , main_processor|dat|PC0|reg0|Q[17], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[18]~68 , main_processor|dat|PC0|reg0|Q[18]~68, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[18] , main_processor|dat|PC0|reg0|Q[18], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[19]~70 , main_processor|dat|PC0|reg0|Q[19]~70, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[19] , main_processor|dat|PC0|reg0|Q[19], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[20]~72 , main_processor|dat|PC0|reg0|Q[20]~72, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[20] , main_processor|dat|PC0|reg0|Q[20], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[21]~74 , main_processor|dat|PC0|reg0|Q[21]~74, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[21] , main_processor|dat|PC0|reg0|Q[21], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[22]~76 , main_processor|dat|PC0|reg0|Q[22]~76, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[22] , main_processor|dat|PC0|reg0|Q[22], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[23]~78 , main_processor|dat|PC0|reg0|Q[23]~78, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[23] , main_processor|dat|PC0|reg0|Q[23], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[24]~80 , main_processor|dat|PC0|reg0|Q[24]~80, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[24] , main_processor|dat|PC0|reg0|Q[24], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[25]~82 , main_processor|dat|PC0|reg0|Q[25]~82, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[25] , main_processor|dat|PC0|reg0|Q[25], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[26]~84 , main_processor|dat|PC0|reg0|Q[26]~84, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[26] , main_processor|dat|PC0|reg0|Q[26], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[27]~86 , main_processor|dat|PC0|reg0|Q[27]~86, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[27] , main_processor|dat|PC0|reg0|Q[27], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[28]~88 , main_processor|dat|PC0|reg0|Q[28]~88, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[28] , main_processor|dat|PC0|reg0|Q[28], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[29]~90 , main_processor|dat|PC0|reg0|Q[29]~90, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[29] , main_processor|dat|PC0|reg0|Q[29], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[30]~92 , main_processor|dat|PC0|reg0|Q[30]~92, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[30] , main_processor|dat|PC0|reg0|Q[30], CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[31]~94 , main_processor|dat|PC0|reg0|Q[31]~94, CPU_TEST_SIM, 1
instance = comp, \main_processor|dat|PC0|reg0|Q[31] , main_processor|dat|PC0|reg0|Q[31], CPU_TEST_SIM, 1
