{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425385034273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425385034275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 09:17:14 2015 " "Processing started: Tue Mar 03 09:17:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425385034275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425385034275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425385034276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425385035010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051209 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_types_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types_pkg " "Found design unit 1: my_types_pkg" {  } { { "my_types_pkg.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/my_types_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_PWM-MAIN " "Found design unit 1: DE0_NANO_PWM-MAIN" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051235 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_PWM " "Found entity 1: DE0_NANO_PWM" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinewave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinewave-Behavioral " "Found design unit 1: sinewave-Behavioral" {  } { { "sinewave.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/sinewave.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051237 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinewave " "Found entity 1: sinewave" {  } { { "sinewave.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/sinewave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contador " "Found design unit 1: contador-contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051239 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tabela_sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tabela_sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tabela_sin-tabela_sin " "Found design unit 1: tabela_sin-tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/tabela_sin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051253 ""} { "Info" "ISGN_ENTITY_NAME" "1 tabela_sin " "Found entity 1: tabela_sin" {  } { { "tabela_sin.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/tabela_sin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theta_abc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file theta_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 theta_abc-theta_abc " "Found design unit 1: theta_abc-theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051255 ""} { "Info" "ISGN_ENTITY_NAME" "1 theta_abc " "Found entity 1: theta_abc" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portadora_tringular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portadora_tringular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portadora_tringular-portadora_tringular " "Found design unit 1: portadora_tringular-portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051257 ""} { "Info" "ISGN_ENTITY_NAME" "1 portadora_tringular " "Found entity 1: portadora_tringular" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051259 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-LEDs " "Found design unit 1: LEDs-LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051261 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/LEDs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integrador-integrador " "Found design unit 1: integrador-integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/integrador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051263 ""} { "Info" "ISGN_ENTITY_NAME" "1 integrador " "Found entity 1: integrador" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/integrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbpspwmdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fbpspwmdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fbpspwmdt-fbpspwmdt_arch " "Found design unit 1: fbpspwmdt-fbpspwmdt_arch" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fbpspwmdt.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051265 ""} { "Info" "ISGN_ENTITY_NAME" "1 fbpspwmdt " "Found entity 1: fbpspwmdt" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fbpspwmdt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wt-wt_arch " "Found design unit 1: wt-wt_arch" {  } { { "wt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/wt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051267 ""} { "Info" "ISGN_ENTITY_NAME" "1 wt " "Found entity 1: wt" {  } { { "wt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/wt.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_vf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_nano_vf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_NANO_VF-MAIN " "Found design unit 1: DE0_NANO_VF-MAIN" {  } { { "DE0_NANO_VF.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_VF.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051270 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_VF " "Found entity 1: DE0_NANO_VF" {  } { { "DE0_NANO_VF.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_VF.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385051270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385051270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_PWM " "Elaborating entity \"DE0_NANO_PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425385051752 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FA DE0_NANO_PWM.vhd(39) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(39): used implicit default value for signal \"RESET_FA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FB DE0_NANO_PWM.vhd(47) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(47): used implicit default value for signal \"RESET_FB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET_FC DE0_NANO_PWM.vhd(56) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(56): used implicit default value for signal \"RESET_FC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 DE0_NANO_PWM.vhd(64) " "VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(64): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock DE0_NANO_PWM.vhd(187) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(187): object \"pll_lock\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinc_int DE0_NANO_PWM.vhd(197) " "Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(197): object \"sinc_int\" assigned a value but never read" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_pll DE0_NANO_PWM.vhd(389) " "VHDL Process Statement warning at DE0_NANO_PWM.vhd(389): signal \"clk_pll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385051813 "|DE0_NANO_PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:upll " "Elaborating entity \"pll\" for hierarchy \"pll:upll\"" {  } { { "DE0_NANO_PWM.vhd" "upll" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385051839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:upll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:upll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:upll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:upll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385052839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:upll\|altpll:altpll_component " "Instantiated megafunction \"pll:upll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385052861 ""}  } { { "pll.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425385052861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385053180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385053180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u1\"" {  } { { "DE0_NANO_PWM.vhd" "u1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrador integrador:u5 " "Elaborating entity \"integrador\" for hierarchy \"integrador:u5\"" {  } { { "DE0_NANO_PWM.vhd" "u5" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053245 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053248 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053248 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053248 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en integrador.vhd(33) " "VHDL Process Statement warning at integrador.vhd(33): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/integrador.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053248 "|DE0_NANO_PWM|integrador:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset integrador.vhd(35) " "VHDL Process Statement warning at integrador.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrador.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/integrador.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053248 "|DE0_NANO_PWM|integrador:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portadora_tringular portadora_tringular:ucr1 " "Elaborating entity \"portadora_tringular\" for hierarchy \"portadora_tringular:ucr1\"" {  } { { "DE0_NANO_PWM.vhd" "ucr1" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053249 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en portadora_tringular.vhd(33) " "VHDL Process Statement warning at portadora_tringular.vhd(33): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053251 "|DE0_NANO_PWM|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset portadora_tringular.vhd(34) " "VHDL Process Statement warning at portadora_tringular.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053251 "|DE0_NANO_PWM|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ini portadora_tringular.vhd(35) " "VHDL Process Statement warning at portadora_tringular.vhd(35): signal \"count_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053252 "|DE0_NANO_PWM|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_ini portadora_tringular.vhd(36) " "VHDL Process Statement warning at portadora_tringular.vhd(36): signal \"dir_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053252 "|DE0_NANO_PWM|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ini portadora_tringular.vhd(51) " "VHDL Process Statement warning at portadora_tringular.vhd(51): signal \"count_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053252 "|DE0_NANO_PWM|portadora_tringular:ucr1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_ini portadora_tringular.vhd(52) " "VHDL Process Statement warning at portadora_tringular.vhd(52): signal \"dir_ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053252 "|DE0_NANO_PWM|portadora_tringular:ucr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theta_abc theta_abc:u6 " "Elaborating entity \"theta_abc\" for hierarchy \"theta_abc:u6\"" {  } { { "DE0_NANO_PWM.vhd" "u6" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053257 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053260 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053260 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053260 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en theta_abc.vhd(35) " "VHDL Process Statement warning at theta_abc.vhd(35): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053260 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset theta_abc.vhd(36) " "VHDL Process Statement warning at theta_abc.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053261 "|DE0_NANO_PWM|theta_abc:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tabela_sin tabela_sin:usin_a " "Elaborating entity \"tabela_sin\" for hierarchy \"tabela_sin:usin_a\"" {  } { { "DE0_NANO_PWM.vhd" "usin_a" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fbpspwmdt fbpspwmdt:PWM1_FA01 " "Elaborating entity \"fbpspwmdt\" for hierarchy \"fbpspwmdt:PWM1_FA01\"" {  } { { "DE0_NANO_PWM.vhd" "PWM1_FA01" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385053367 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053370 "|DE0_NANO_PWM|fbpspwmdt:PWM1_FA01"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053370 "|DE0_NANO_PWM|fbpspwmdt:PWM1_FA01"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1425385053371 "|DE0_NANO_PWM|fbpspwmdt:PWM1_FA01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en fbpspwmdt.vhd(41) " "VHDL Process Statement warning at fbpspwmdt.vhd(41): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fbpspwmdt.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053371 "|DE0_NANO_PWM|fbpspwmdt:PWM1_FA01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en fbpspwmdt.vhd(69) " "VHDL Process Statement warning at fbpspwmdt.vhd(69): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fbpspwmdt.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/fbpspwmdt.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425385053371 "|DE0_NANO_PWM|fbpspwmdt:PWM1_FA01"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "tabela_sin:usin_a\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tabela_sin:usin_a\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif " "Parameter INIT_FILE set to DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "tabela_sin:usin_b\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tabela_sin:usin_b\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif " "Parameter INIT_FILE set to DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "tabela_sin:usin_c\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tabela_sin:usin_c\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif " "Parameter INIT_FILE set to DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425385056640 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385056640 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1425385056640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tabela_sin:usin_a\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"tabela_sin:usin_a\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385056807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tabela_sin:usin_a\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"tabela_sin:usin_a\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif " "Parameter \"INIT_FILE\" = \"DE0_NANO_PWM.DE0_NANO_PWM0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056808 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425385056808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak01 " "Found entity 1: altsyncram_ak01" {  } { { "db/altsyncram_ak01.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/altsyncram_ak01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385056949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385056949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tabela_sin:usin_b\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"tabela_sin:usin_b\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385056969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tabela_sin:usin_b\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"tabela_sin:usin_b\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif " "Parameter \"INIT_FILE\" = \"DE0_NANO_PWM.DE0_NANO_PWM1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385056971 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425385056971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ek01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ek01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ek01 " "Found entity 1: altsyncram_ek01" {  } { { "db/altsyncram_ek01.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/altsyncram_ek01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385057072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385057072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tabela_sin:usin_c\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"tabela_sin:usin_c\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385057093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tabela_sin:usin_c\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"tabela_sin:usin_c\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif " "Parameter \"INIT_FILE\" = \"DE0_NANO_PWM.DE0_NANO_PWM2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425385057095 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425385057095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk01 " "Found entity 1: altsyncram_fk01" {  } { { "db/altsyncram_fk01.tdf" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/altsyncram_fk01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425385057200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425385057200 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "portadora_tringular.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/portadora_tringular.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1425385058192 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1425385058193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FA\[0\] GND " "Pin \"RESET_FA\[0\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FA\[1\] GND " "Pin \"RESET_FA\[1\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FA\[2\] GND " "Pin \"RESET_FA\[2\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FB\[0\] GND " "Pin \"RESET_FB\[0\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FB\[1\] GND " "Pin \"RESET_FB\[1\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FB\[2\] GND " "Pin \"RESET_FB\[2\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FC\[0\] GND " "Pin \"RESET_FC\[0\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FC\[1\] GND " "Pin \"RESET_FC\[1\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_FC\[2\] GND " "Pin \"RESET_FC\[2\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|RESET_FC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425385058749 "|DE0_NANO_PWM|GPIO_0[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425385058749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425385059153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425385062181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385062181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385064434 "|DE0_NANO_PWM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425385064434 "|DE0_NANO_PWM|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1425385064434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1595 " "Implemented 1595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425385064446 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425385064446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1488 " "Implemented 1488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425385064446 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1425385064446 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1425385064446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425385064446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425385064520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 09:17:44 2015 " "Processing ended: Tue Mar 03 09:17:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425385064520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425385064520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425385064520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425385064520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425385073100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425385073106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 09:17:49 2015 " "Processing started: Tue Mar 03 09:17:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425385073106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1425385073106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1425385073107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1425385073300 ""}
{ "Info" "0" "" "Project  = DE0_NANO_PWM" {  } {  } 0 0 "Project  = DE0_NANO_PWM" 0 0 "Fitter" 0 0 1425385073302 ""}
{ "Info" "0" "" "Revision = DE0_NANO_PWM" {  } {  } 0 0 "Revision = DE0_NANO_PWM" 0 0 "Fitter" 0 0 1425385073315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1425385073595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_PWM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO_PWM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425385073750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425385073864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425385073944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425385073944 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 16 15 0 0 " "Implementing clock multiplication of 16, clock division of 15, and phase shift of 0 degrees (0 ps) for pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 299 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1425385074349 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 299 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1425385074349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425385075154 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1425385075260 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425385076494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425385076494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425385076494 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425385076494 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 3447 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425385076623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 3449 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425385076623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 3451 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425385076623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 3453 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425385076623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 3455 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425385076623 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425385076623 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1425385076655 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1425385076772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_NANO_PWM.sdc " "Synopsys Design Constraints File file not found: 'DE0_NANO_PWM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1425385079632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1425385079633 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1425385079646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1425385079676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1425385079686 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1425385079688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:upll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 299 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425385079965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:u1\|clk_out_bi  " "Automatically promoted node clk_div:u1\|clk_out_bi " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:u1\|clk_out_bi~0 " "Destination node clk_div:u1\|clk_out_bi~0" {  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/clk_div.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 2715 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425385079965 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/clk_div.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 296 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425385079965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst  " "Automatically promoted node rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[5\] " "Destination node theta_abc:u6\|th_ai\[5\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 212 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[6\] " "Destination node theta_abc:u6\|th_ai\[6\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 211 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[7\] " "Destination node theta_abc:u6\|th_ai\[7\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 210 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[8\] " "Destination node theta_abc:u6\|th_ai\[8\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[9\] " "Destination node theta_abc:u6\|th_ai\[9\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 208 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[10\] " "Destination node theta_abc:u6\|th_ai\[10\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 207 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[11\] " "Destination node theta_abc:u6\|th_ai\[11\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 206 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[12\] " "Destination node theta_abc:u6\|th_ai\[12\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 205 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[13\] " "Destination node theta_abc:u6\|th_ai\[13\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 204 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "theta_abc:u6\|th_ai\[14\] " "Destination node theta_abc:u6\|th_ai\[14\]" {  } { { "theta_abc.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/theta_abc.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 203 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425385079965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1425385079965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425385079965 ""}  } { { "DE0_NANO_PWM.vhd" "" { Text "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/DE0_NANO_PWM.vhd" 202 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425385079965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425385081269 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425385081279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425385081279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425385081291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425385081306 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1425385081322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1425385081322 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425385081331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425385081516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "33 EC " "Packed 33 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1425385081522 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425385081522 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425385081929 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1425385082186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425385084423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425385085307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425385085448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425385089760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425385089760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425385090891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425385094540 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425385094540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425385096357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1425385096359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1425385096359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.40 " "Total time spent on timing analysis during the Fitter is 2.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425385096523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425385096685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425385097346 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425385097461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425385098020 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425385099196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/output_files/DE0_NANO_PWM.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/output_files/DE0_NANO_PWM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425385100477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1401 " "Peak virtual memory: 1401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425385101759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 09:18:21 2015 " "Processing ended: Tue Mar 03 09:18:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425385101759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425385101759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425385101759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425385101759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1425385106998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425385107005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 09:18:26 2015 " "Processing started: Tue Mar 03 09:18:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425385107005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1425385107005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1425385107005 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1425385109731 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1425385109821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425385111025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 09:18:31 2015 " "Processing ended: Tue Mar 03 09:18:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425385111025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425385111025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425385111025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1425385111025 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1425385112150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1425385114830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425385114836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 09:18:34 2015 " "Processing started: Tue Mar 03 09:18:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425385114836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425385114836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO_PWM -c DE0_NANO_PWM " "Command: quartus_sta DE0_NANO_PWM -c DE0_NANO_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425385114836 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1425385115002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425385115560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425385115561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425385115669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425385115669 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_NANO_PWM.sdc " "Synopsys Design Constraints File file not found: 'DE0_NANO_PWM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1425385116320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1425385116321 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116337 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{upll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 16 -duty_cycle 50.00 -name \{upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{upll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 16 -duty_cycle 50.00 -name \{upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116337 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1425385116337 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:u1\|clk_out_bi clk_div:u1\|clk_out_bi " "create_clock -period 1.000 -name clk_div:u1\|clk_out_bi clk_div:u1\|clk_out_bi" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116339 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116339 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1425385116568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116569 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1425385116573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1425385116622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425385116772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425385116772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.977 " "Worst-case setup slack is -2.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977             -26.499 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.977             -26.499 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.838            -109.280 clk_div:u1\|clk_out_bi  " "   -1.838            -109.280 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385116776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.216 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.216              -0.216 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 clk_div:u1\|clk_out_bi  " "    0.397               0.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385116793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.243 " "Worst-case recovery slack is -1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243             -72.082 clk_div:u1\|clk_out_bi  " "   -1.243             -72.082 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.953               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385116799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 clk_div:u1\|clk_out_bi  " "    0.504               0.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.341               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385116804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -91.000 clk_div:u1\|clk_out_bi  " "   -1.000             -91.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.119               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.119               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385116809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385116809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425385117230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1425385117522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1425385118712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425385118957 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425385118957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.580 " "Worst-case setup slack is -2.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580             -22.856 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.580             -22.856 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -90.264 clk_div:u1\|clk_out_bi  " "   -1.487             -90.264 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385118963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.280 " "Worst-case hold slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.280 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.280              -0.280 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_div:u1\|clk_out_bi  " "    0.353               0.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385118980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.184 " "Worst-case recovery slack is -1.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184             -68.650 clk_div:u1\|clk_out_bi  " "   -1.184             -68.650 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.324               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.324               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385118989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385118989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk_div:u1\|clk_out_bi  " "    0.507               0.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.216               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -91.000 clk_div:u1\|clk_out_bi  " "   -1.000             -91.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.118               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.118               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 CLOCK_50  " "    9.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119010 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425385119308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425385119741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425385119741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.764 " "Worst-case setup slack is -1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764             -15.644 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.764             -15.644 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637             -35.854 clk_div:u1\|clk_out_bi  " "   -0.637             -35.854 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.123 " "Worst-case hold slack is -0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.123 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.123              -0.123 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk_div:u1\|clk_out_bi  " "    0.162               0.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.688 " "Worst-case recovery slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688             -39.857 clk_div:u1\|clk_out_bi  " "   -0.688             -39.857 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.302               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.302               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.224 " "Worst-case removal slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 clk_div:u1\|clk_out_bi  " "    0.224               0.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.731               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -91.000 clk_div:u1\|clk_out_bi  " "   -1.000             -91.000 clk_div:u1\|clk_out_bi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.126               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.126               0.000 upll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLOCK_50  " "    9.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425385119830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425385119830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425385121556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425385121557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425385121872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 09:18:41 2015 " "Processing ended: Tue Mar 03 09:18:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425385121872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425385121872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425385121872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425385121872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425385125910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425385125915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 09:18:45 2015 " "Processing started: Tue Mar 03 09:18:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425385125915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425385125915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425385125915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_6_1200mv_85c_slow.vho C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_6_1200mv_85c_slow.vho in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385127834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_6_1200mv_0c_slow.vho C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_6_1200mv_0c_slow.vho in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385128413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_min_1200mv_0c_fast.vho C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_min_1200mv_0c_fast.vho in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385128816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM.vho C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM.vho in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385129258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_6_1200mv_85c_vhd_slow.sdo C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385129685 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_6_1200mv_0c_vhd_slow.sdo C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385130036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_min_1200mv_0c_vhd_fast.sdo C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385130333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_PWM_vhd.sdo C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/ simulation " "Generated file DE0_NANO_PWM_vhd.sdo in folder \"C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_VF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425385130584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425385130702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 09:18:50 2015 " "Processing ended: Tue Mar 03 09:18:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425385130702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425385130702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425385130702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425385130702 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425385131476 ""}
