Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 230a95d505fd4810acb5ed19f17e1bb8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Bin2Gray_sim_behav xil_defaultlib.Bin2Gray_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'A2G' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'AN' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:17]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'LED' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sim_1/new/Bin2Gray_sim.sv:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S2' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S3' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clr' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S2' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S3' [E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin2Gray.sv" Line 1. Module Bin2Gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/decoder_74LS138.sv" Line 1. Module decoder_74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/decoder_74LS138.sv" Line 1. Module decoder_74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/x7seg.sv" Line 1. Module x7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/vivado/Bin2Gray/Bin2Gray.srcs/sources_1/new/Bin7Seg.sv" Line 1. Module Bin7Seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_74LS138
Compiling module xil_defaultlib.Bin7Seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.Bin2Gray
Compiling module xil_defaultlib.Bin2Gray_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Bin2Gray_sim_behav
