INFO-FLOW: Workspace /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Mon Oct 20 22:45:21 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.13 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.72 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.9 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 7.47 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 16.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 15.83 seconds. CPU system time: 1.02 seconds. Elapsed time: 16.83 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.180 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 3.37 sec.
WARNING: [HLS 207-5555] unexpected pragma argument 'fexp_32ns_32ns_32_8_full_dsp_1', expects function/operation (activation_accelerator.cpp:1242:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'hls', expects function/operation (activation_accelerator.cpp:1244:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fadd', expects function/operation (activation_accelerator.cpp:1247:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fsub', expects function/operation (activation_accelerator.cpp:1248:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fdiv', expects function/operation (activation_accelerator.cpp:1249:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'fmul', expects function/operation (activation_accelerator.cpp:1251:34)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.16 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.42 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 9.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 7.33 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.94 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.4 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.45 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.31 seconds. CPU system time: 2.67 seconds. Elapsed time: 33.01 seconds; current allocated memory: 761.453 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.55 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.78 sec.
Execute         run_link_or_opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.36 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.36 sec.
Execute         run_link_or_opt -opt -out /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.23 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.24 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 3.52 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float row_exp_bucket_sum<32, 32>(float const*, int, float, float*)' (activation_accelerator.cpp:1177:39)
INFO: [HLS 214-131] Inlining function 'float row_max_hls<32, 32>(float const*, int)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1276:33)
INFO: [HLS 214-131] Inlining function 'float row_exp_bucket_sum<32, 32>(float const*, int, float, float*)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1280:29)
INFO: [HLS 214-131] Inlining function 'void row_norm_store_hls<32>(float const*, float, unsigned short*, int)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1283:17)
INFO: [HLS 214-291] Loop 'load_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1119:9)
INFO: [HLS 214-291] Loop 'reduce_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1127:9)
INFO: [HLS 214-291] Loop 'exp_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1174:9)
INFO: [HLS 214-291] Loop 'bucket_add' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1184:9)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1215:9)
WARNING: [HLS 214-327] Dependence pragma in loop 'row_unroll_loop' (activation_accelerator.cpp:1265:13) is removed because the loop is unrolled completely (activation_accelerator.cpp:1102:9)
INFO: [HLS 214-186] Unrolling loop 'row_unroll_loop' (activation_accelerator.cpp:1265:13) in function 'float_safe_softmax3' completely with a factor of 1 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:1215:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial' (activation_accelerator.cpp:1195:5) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner' (activation_accelerator.cpp:1174:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add' (activation_accelerator.cpp:1184:9) in function 'float_safe_softmax3' completely with a factor of 33 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'final_reduce_max' (activation_accelerator.cpp:1139:5) in function 'float_safe_softmax3' completely with a factor of 31 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'load_blk_max' (activation_accelerator.cpp:1119:9) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_blk_max' (activation_accelerator.cpp:1127:9) in function 'float_safe_softmax3' completely with a factor of 31 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_max' (activation_accelerator.cpp:1106:5) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned short generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned short>::is_signed), bool>::type)' into 'unsigned short generic_cast_IEEE754<unsigned short, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned short generic_cast_IEEE754<unsigned short, float>(float, bool)' into '__hls_fptoui_float_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'pack_bf16(unsigned short, unsigned short, unsigned short)' into 'bf16add_fast(unsigned short, unsigned short)' (./bf16_accl.h:114:0)
INFO: [HLS 214-178] Inlining function 'clz32(unsigned int)' into 'bf16add_fast(unsigned short, unsigned short)' (./bf16_accl.h:114:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_float_i16' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1227:0)
INFO: [HLS 214-248] Applying array_partition to 'partial_max.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:1100:8)
INFO: [HLS 214-248] Applying array_partition to 'exp_x': Cyclic partitioning with factor 32 on dimension 2. (activation_accelerator.cpp:1235:11)
INFO: [HLS 214-364] Automatically inlining function 'hls::fmaxf(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1133:26)
INFO: [HLS 214-364] Automatically inlining function 'float generic_fmax<float>(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax3(float const*, unsigned short*, int, int)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)::buf2' due to pipeline pragma (activation_accelerator.cpp:1213:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'x' due to pipeline pragma (activation_accelerator.cpp:1168:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1360:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1361:11)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0'(activation_accelerator.cpp:1365:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1365:9)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:1421:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1421:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.8 seconds. CPU system time: 1.18 seconds. Elapsed time: 9.98 seconds; current allocated memory: 761.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.863 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.54 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.55 seconds; current allocated memory: 831.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 0.54 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 904.234 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (./bf16_accl.h:49) in function 'bf16_to_float' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load0' (activation_accelerator.cpp:1365) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:1421) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 0.81 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bf16_accl.h:57:9) to (./bf16_accl.h:108:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:1114:9) to (activation_accelerator.cpp:1133:24) in function 'float_safe_softmax3'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bf16_accl.h:114:57) to (./bf16_accl.h:254:1) in function 'bf16add_fast'... converting 3 basic blocks.
Command           transform done; 0.57 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.27 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1010.832 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'tile_inner_loop' (activation_accelerator.cpp:1261:18) in function 'float_safe_softmax3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_loop' (activation_accelerator.cpp:1254:14) in function 'float_safe_softmax3'.
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:1179:53)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:1220:29)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0' (./bf16_accl.h:51:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:1366:21)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1235).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1235).
Command           transform done; 0.77 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.109 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.65 sec.
Command       elaborate done; 46.65 sec.
Execute       ap_eval exec zip -j /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.16 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load0 
Execute         preproc_iomode -model float_safe_softmax3 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         preproc_iomode -model round_float32_to_bf16_ieee 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         preproc_iomode -model fmaxf 
Execute         preproc_iomode -model bf16_to_f32 
Execute         preproc_iomode -model bf16add_fast 
Execute         preproc_iomode -model bf16_to_float 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_2_store 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_stage_2_store bf16_to_float bf16add_fast bf16_to_f32 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Configuring Module : bf16_to_float ...
Execute         set_default_model bf16_to_float 
Execute         apply_spec_resource_limit bf16_to_float 
INFO-FLOW: Configuring Module : bf16add_fast ...
Execute         set_default_model bf16add_fast 
Execute         apply_spec_resource_limit bf16add_fast 
INFO-FLOW: Configuring Module : bf16_to_f32 ...
Execute         set_default_model bf16_to_f32 
Execute         apply_spec_resource_limit bf16_to_f32 
INFO-FLOW: Configuring Module : fmaxf ...
Execute         set_default_model fmaxf 
Execute         apply_spec_resource_limit fmaxf 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_find_max_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_find_max_blocks 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_exp_and_bucket ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_exp_and_bucket 
INFO-FLOW: Configuring Module : round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         apply_spec_resource_limit round_float32_to_bf16_ieee 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_normalize_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_normalize_blocks 
INFO-FLOW: Configuring Module : float_safe_softmax3 ...
Execute         set_default_model float_safe_softmax3 
Execute         apply_spec_resource_limit float_safe_softmax3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_stage_2_store bf16_to_float bf16add_fast bf16_to_f32 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Preprocessing Module: bf16_to_float ...
Execute         set_default_model bf16_to_float 
Execute         cdfg_preprocess -model bf16_to_float 
Execute         rtl_gen_preprocess bf16_to_float 
INFO-FLOW: Preprocessing Module: bf16add_fast ...
Execute         set_default_model bf16add_fast 
Execute         cdfg_preprocess -model bf16add_fast 
Execute         rtl_gen_preprocess bf16add_fast 
INFO-FLOW: Preprocessing Module: bf16_to_f32 ...
Execute         set_default_model bf16_to_f32 
Execute         cdfg_preprocess -model bf16_to_f32 
Execute         rtl_gen_preprocess bf16_to_f32 
INFO-FLOW: Preprocessing Module: fmaxf ...
Execute         set_default_model fmaxf 
Execute         cdfg_preprocess -model fmaxf 
Execute         rtl_gen_preprocess fmaxf 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_find_max_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_exp_and_bucket ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket 
INFO-FLOW: Preprocessing Module: round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         cdfg_preprocess -model round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_normalize_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks 
INFO-FLOW: Preprocessing Module: float_safe_softmax3 ...
Execute         set_default_model float_safe_softmax3 
Execute         cdfg_preprocess -model float_safe_softmax3 
Execute         rtl_gen_preprocess float_safe_softmax3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_stage_2_store bf16_to_float bf16add_fast bf16_to_f32 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         schedule -model activation_accelerator_Pipeline_stage_2_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.111 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_2_store.
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         bind -model activation_accelerator_Pipeline_stage_2_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.111 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_2_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bf16_to_float 
Execute         schedule -model bf16_to_float 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.sched.adb -f 
INFO-FLOW: Finish scheduling bf16_to_float.
Execute         set_default_model bf16_to_float 
Execute         bind -model bf16_to_float 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.bind.adb -f 
INFO-FLOW: Finish binding bf16_to_float.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16add_fast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bf16add_fast 
Execute         schedule -model bf16add_fast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.sched.adb -f 
INFO-FLOW: Finish scheduling bf16add_fast.
Execute         set_default_model bf16add_fast 
Execute         bind -model bf16add_fast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.bind.adb -f 
INFO-FLOW: Finish binding bf16add_fast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16_to_f32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bf16_to_f32 
Execute         schedule -model bf16_to_f32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.sched.adb -f 
INFO-FLOW: Finish scheduling bf16_to_f32.
Execute         set_default_model bf16_to_f32 
Execute         bind -model bf16_to_f32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.bind.adb -f 
INFO-FLOW: Finish binding bf16_to_f32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fmaxf 
Execute         schedule -model fmaxf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.sched.adb -f 
INFO-FLOW: Finish scheduling fmaxf.
Execute         set_default_model fmaxf 
Execute         bind -model fmaxf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.bind.adb -f 
INFO-FLOW: Finish binding fmaxf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         schedule -model float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'find_max_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'find_max_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_find_max_blocks.
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         bind -model float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.91 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.6 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_find_max_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         schedule -model float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_exp_and_bucket.
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         bind -model float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.73 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_exp_and_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         schedule -model round_float32_to_bf16_ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.sched.adb -f 
INFO-FLOW: Finish scheduling round_float32_to_bf16_ieee.
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         bind -model round_float32_to_bf16_ieee 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.bind.adb -f 
INFO-FLOW: Finish binding round_float32_to_bf16_ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         schedule -model float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_normalize_blocks.
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         bind -model float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.41 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_normalize_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3 
Execute         schedule -model float_safe_softmax3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3.
Execute         set_default_model float_safe_softmax3 
Execute         bind -model float_safe_softmax3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.92 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.04 seconds. CPU system time: 0 seconds. Elapsed time: 5.05 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load0.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.08 sec.
Execute         db_write -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess bf16_to_float 
Execute         rtl_gen_preprocess bf16add_fast 
Execute         rtl_gen_preprocess bf16_to_f32 
Execute         rtl_gen_preprocess fmaxf 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_stage_2_store bf16_to_float bf16add_fast bf16_to_f32 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_2_store -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.17 seconds; current allocated memory: 1.123 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_2_store -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_2_store -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bf16_to_float -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bf16_to_float' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_float'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.125 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl bf16_to_float -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_bf16_to_float 
Execute         gen_rtl bf16_to_float -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_bf16_to_float 
Execute         syn_report -csynth -model bf16_to_float -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_float_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bf16_to_float -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_float_csynth.xml 
Execute         syn_report -verbosereport -model bf16_to_float -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bf16_to_float -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.adb 
Execute         db_write -model bf16_to_float -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bf16_to_float -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16add_fast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bf16add_fast -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16add_fast'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.126 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl bf16add_fast -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_bf16add_fast 
Execute         gen_rtl bf16add_fast -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_bf16add_fast 
Execute         syn_report -csynth -model bf16add_fast -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16add_fast_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bf16add_fast -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16add_fast_csynth.xml 
Execute         syn_report -verbosereport -model bf16add_fast -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bf16add_fast -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.adb 
Execute         db_write -model bf16add_fast -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bf16add_fast -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16_to_f32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bf16_to_f32 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16_to_f32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.127 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl bf16_to_f32 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_bf16_to_f32 
Execute         gen_rtl bf16_to_f32 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_bf16_to_f32 
Execute         syn_report -csynth -model bf16_to_f32 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_f32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bf16_to_f32 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16_to_f32_csynth.xml 
Execute         syn_report -verbosereport -model bf16_to_f32 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bf16_to_f32 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.adb 
Execute         db_write -model bf16_to_f32 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bf16_to_f32 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fmaxf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.127 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl fmaxf -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_fmaxf 
Execute         gen_rtl fmaxf -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_fmaxf 
Execute         syn_report -csynth -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.xml 
Execute         syn_report -verbosereport -model fmaxf -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model fmaxf -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.adb 
Execute         db_write -model fmaxf -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fmaxf -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_find_max_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_find_max_blocks' pipeline 'find_max_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_find_max_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.131 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_find_max_blocks -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_exp_and_bucket -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_exp_and_bucket' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_exp_and_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.139 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.85 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info float_safe_softmax3_Pipeline_exp_and_bucket -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model round_float32_to_bf16_ieee -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.143 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_round_float32_to_bf16_ieee 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_round_float32_to_bf16_ieee 
Execute         syn_report -csynth -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.xml 
Execute         syn_report -verbosereport -model round_float32_to_bf16_ieee -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model round_float32_to_bf16_ieee -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.adb 
Execute         db_write -model round_float32_to_bf16_ieee -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info round_float32_to_bf16_ieee -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_normalize_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_normalize_blocks'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.147 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.44 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_normalize_blocks -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.155 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3 
Execute         gen_rtl float_safe_softmax3 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3 
Execute         syn_report -csynth -model float_safe_softmax3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.47 sec.
Execute         db_write -model float_safe_softmax3 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.adb 
Execute         db_write -model float_safe_softmax3 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load0' pipeline 'stage_0_load0' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.73 seconds; current allocated memory: 1.159 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load0 -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_Rcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ReOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_Rg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_Ribs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMkbM' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'activation_accelerator/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_buf0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_x_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.8 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.164 GB.
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Execute         syn_report -csynth -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.37 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Execute         db_write -model activation_accelerator -bindview -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator -p /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 0.54 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_stage_2_store bf16_to_float bf16add_fast bf16_to_f32 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_2_store] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_164_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_164_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf16_to_float] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf16add_fast] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.compgen.tcl 
INFO-FLOW: Handling components in module [bf16_to_f32] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.compgen.tcl 
INFO-FLOW: Handling components in module [fmaxf] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_find_max_blocks] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_245_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_245_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_exp_and_bucket] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [round_float32_to_bf16_ieee] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_normalize_blocks] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load0] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: Found component activation_accelerator_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_x_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: Append model bf16_to_float
INFO-FLOW: Append model bf16add_fast
INFO-FLOW: Append model bf16_to_f32
INFO-FLOW: Append model fmaxf
INFO-FLOW: Append model float_safe_softmax3_Pipeline_find_max_blocks
INFO-FLOW: Append model float_safe_softmax3_Pipeline_exp_and_bucket
INFO-FLOW: Append model round_float32_to_bf16_ieee
INFO-FLOW: Append model float_safe_softmax3_Pipeline_normalize_blocks
INFO-FLOW: Append model float_safe_softmax3
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_mux_164_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_245_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_buf0_RAM_AUTO_1R1W activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb activation_accelerator_x_RAM_AUTO_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_stage_2_store bf16_to_float bf16add_fast bf16_to_f32 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_mux_164_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_245_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: To file: write model activation_accelerator_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: To file: write model bf16_to_float
INFO-FLOW: To file: write model bf16add_fast
INFO-FLOW: To file: write model bf16_to_f32
INFO-FLOW: To file: write model fmaxf
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_find_max_blocks
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_exp_and_bucket
INFO-FLOW: To file: write model round_float32_to_bf16_ieee
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_normalize_blocks
INFO-FLOW: To file: write model float_safe_softmax3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_mux_164_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_245_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
bf16_to_float
bf16add_fast
bf16_to_f32
fmaxf
float_safe_softmax3_Pipeline_find_max_blocks
float_safe_softmax3_Pipeline_exp_and_bucket
round_float32_to_bf16_ieee
float_safe_softmax3_Pipeline_normalize_blocks
float_safe_softmax3
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator
' expOnly='0'
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.39 seconds; current allocated memory: 1.168 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name bf16add_fast
INFO-FLOW: No bind nodes found for module_name bf16_to_f32
INFO-FLOW: No bind nodes found for module_name fmaxf
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_mux_164_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_245_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
bf16_to_float
bf16add_fast
bf16_to_f32
fmaxf
float_safe_softmax3_Pipeline_find_max_blocks
float_safe_softmax3_Pipeline_exp_and_bucket
round_float32_to_bf16_ieee
float_safe_softmax3_Pipeline_normalize_blocks
float_safe_softmax3
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_float.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add_fast.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16_to_f32.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator bf16_to_float grp_bf16_to_float_fu_231 activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_269 float_safe_softmax3 grp_float_safe_softmax3_fu_308 bf16add_fast {grp_bf16add_fast_fu_380 grp_bf16add_fast_fu_386 grp_bf16add_fast_fu_392 grp_bf16add_fast_fu_398 grp_bf16add_fast_fu_404 grp_bf16add_fast_fu_410} bf16_to_f32 sum_bf16_to_f32_fu_416 float_safe_softmax3_Pipeline_find_max_blocks grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422 fmaxf {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_895 local_max_5_fmaxf_fu_903 local_max_6_fmaxf_fu_910 local_max_7_fmaxf_fu_918 local_max_8_fmaxf_fu_925 local_max_9_fmaxf_fu_933 local_max_10_fmaxf_fu_940 local_max_11_fmaxf_fu_948 local_max_12_fmaxf_fu_955 local_max_13_fmaxf_fu_963 local_max_14_fmaxf_fu_970 local_max_15_fmaxf_fu_978 local_max_16_fmaxf_fu_985 local_max_17_fmaxf_fu_993 local_max_18_fmaxf_fu_1000 local_max_19_fmaxf_fu_1008 local_max_20_fmaxf_fu_1015 local_max_21_fmaxf_fu_1023 local_max_22_fmaxf_fu_1030 local_max_23_fmaxf_fu_1038 local_max_24_fmaxf_fu_1045 local_max_25_fmaxf_fu_1053 local_max_26_fmaxf_fu_1060 local_max_27_fmaxf_fu_1068 local_max_28_fmaxf_fu_1075 local_max_29_fmaxf_fu_1083 local_max_30_fmaxf_fu_1090 local_max_32_fmaxf_fu_1098 grp_fmaxf_fu_483 grp_fmaxf_fu_489} float_safe_softmax3_Pipeline_exp_and_bucket grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 float_safe_softmax3_Pipeline_normalize_blocks grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570 round_float32_to_bf16_ieee {tmp_round_float32_to_bf16_ieee_fu_992 tmp_1_round_float32_to_bf16_ieee_fu_998 tmp_2_round_float32_to_bf16_ieee_fu_1004 tmp_3_round_float32_to_bf16_ieee_fu_1010 tmp_4_round_float32_to_bf16_ieee_fu_1016 tmp_5_round_float32_to_bf16_ieee_fu_1022 tmp_6_round_float32_to_bf16_ieee_fu_1028 tmp_7_round_float32_to_bf16_ieee_fu_1034 tmp_8_round_float32_to_bf16_ieee_fu_1040 tmp_9_round_float32_to_bf16_ieee_fu_1046 tmp_s_round_float32_to_bf16_ieee_fu_1052 tmp_10_round_float32_to_bf16_ieee_fu_1058 tmp_11_round_float32_to_bf16_ieee_fu_1064 tmp_12_round_float32_to_bf16_ieee_fu_1070 tmp_13_round_float32_to_bf16_ieee_fu_1076 tmp_14_round_float32_to_bf16_ieee_fu_1082 tmp_15_round_float32_to_bf16_ieee_fu_1088 tmp_16_round_float32_to_bf16_ieee_fu_1094 tmp_17_round_float32_to_bf16_ieee_fu_1100 tmp_18_round_float32_to_bf16_ieee_fu_1106 tmp_19_round_float32_to_bf16_ieee_fu_1112 tmp_20_round_float32_to_bf16_ieee_fu_1118 tmp_21_round_float32_to_bf16_ieee_fu_1124 tmp_22_round_float32_to_bf16_ieee_fu_1130 tmp_23_round_float32_to_bf16_ieee_fu_1136 tmp_24_round_float32_to_bf16_ieee_fu_1142 tmp_25_round_float32_to_bf16_ieee_fu_1148 tmp_26_round_float32_to_bf16_ieee_fu_1154 tmp_27_round_float32_to_bf16_ieee_fu_1160 tmp_28_round_float32_to_bf16_ieee_fu_1166 tmp_29_round_float32_to_bf16_ieee_fu_1172 tmp_30_round_float32_to_bf16_ieee_fu_1178} activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_360} INST2MODULE {activation_accelerator activation_accelerator grp_bf16_to_float_fu_231 bf16_to_float grp_activation_accelerator_Pipeline_stage_2_store_fu_269 activation_accelerator_Pipeline_stage_2_store grp_float_safe_softmax3_fu_308 float_safe_softmax3 grp_bf16add_fast_fu_380 bf16add_fast grp_bf16add_fast_fu_386 bf16add_fast grp_bf16add_fast_fu_392 bf16add_fast grp_bf16add_fast_fu_398 bf16add_fast grp_bf16add_fast_fu_404 bf16add_fast grp_bf16add_fast_fu_410 bf16add_fast sum_bf16_to_f32_fu_416 bf16_to_f32 grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422 float_safe_softmax3_Pipeline_find_max_blocks local_max_1_fmaxf_fu_872 fmaxf local_max_2_fmaxf_fu_880 fmaxf local_max_3_fmaxf_fu_888 fmaxf local_max_4_fmaxf_fu_895 fmaxf local_max_5_fmaxf_fu_903 fmaxf local_max_6_fmaxf_fu_910 fmaxf local_max_7_fmaxf_fu_918 fmaxf local_max_8_fmaxf_fu_925 fmaxf local_max_9_fmaxf_fu_933 fmaxf local_max_10_fmaxf_fu_940 fmaxf local_max_11_fmaxf_fu_948 fmaxf local_max_12_fmaxf_fu_955 fmaxf local_max_13_fmaxf_fu_963 fmaxf local_max_14_fmaxf_fu_970 fmaxf local_max_15_fmaxf_fu_978 fmaxf local_max_16_fmaxf_fu_985 fmaxf local_max_17_fmaxf_fu_993 fmaxf local_max_18_fmaxf_fu_1000 fmaxf local_max_19_fmaxf_fu_1008 fmaxf local_max_20_fmaxf_fu_1015 fmaxf local_max_21_fmaxf_fu_1023 fmaxf local_max_22_fmaxf_fu_1030 fmaxf local_max_23_fmaxf_fu_1038 fmaxf local_max_24_fmaxf_fu_1045 fmaxf local_max_25_fmaxf_fu_1053 fmaxf local_max_26_fmaxf_fu_1060 fmaxf local_max_27_fmaxf_fu_1068 fmaxf local_max_28_fmaxf_fu_1075 fmaxf local_max_29_fmaxf_fu_1083 fmaxf local_max_30_fmaxf_fu_1090 fmaxf local_max_32_fmaxf_fu_1098 fmaxf grp_fmaxf_fu_483 fmaxf grp_fmaxf_fu_489 fmaxf grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 float_safe_softmax3_Pipeline_exp_and_bucket grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570 float_safe_softmax3_Pipeline_normalize_blocks tmp_round_float32_to_bf16_ieee_fu_992 round_float32_to_bf16_ieee tmp_1_round_float32_to_bf16_ieee_fu_998 round_float32_to_bf16_ieee tmp_2_round_float32_to_bf16_ieee_fu_1004 round_float32_to_bf16_ieee tmp_3_round_float32_to_bf16_ieee_fu_1010 round_float32_to_bf16_ieee tmp_4_round_float32_to_bf16_ieee_fu_1016 round_float32_to_bf16_ieee tmp_5_round_float32_to_bf16_ieee_fu_1022 round_float32_to_bf16_ieee tmp_6_round_float32_to_bf16_ieee_fu_1028 round_float32_to_bf16_ieee tmp_7_round_float32_to_bf16_ieee_fu_1034 round_float32_to_bf16_ieee tmp_8_round_float32_to_bf16_ieee_fu_1040 round_float32_to_bf16_ieee tmp_9_round_float32_to_bf16_ieee_fu_1046 round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_1052 round_float32_to_bf16_ieee tmp_10_round_float32_to_bf16_ieee_fu_1058 round_float32_to_bf16_ieee tmp_11_round_float32_to_bf16_ieee_fu_1064 round_float32_to_bf16_ieee tmp_12_round_float32_to_bf16_ieee_fu_1070 round_float32_to_bf16_ieee tmp_13_round_float32_to_bf16_ieee_fu_1076 round_float32_to_bf16_ieee tmp_14_round_float32_to_bf16_ieee_fu_1082 round_float32_to_bf16_ieee tmp_15_round_float32_to_bf16_ieee_fu_1088 round_float32_to_bf16_ieee tmp_16_round_float32_to_bf16_ieee_fu_1094 round_float32_to_bf16_ieee tmp_17_round_float32_to_bf16_ieee_fu_1100 round_float32_to_bf16_ieee tmp_18_round_float32_to_bf16_ieee_fu_1106 round_float32_to_bf16_ieee tmp_19_round_float32_to_bf16_ieee_fu_1112 round_float32_to_bf16_ieee tmp_20_round_float32_to_bf16_ieee_fu_1118 round_float32_to_bf16_ieee tmp_21_round_float32_to_bf16_ieee_fu_1124 round_float32_to_bf16_ieee tmp_22_round_float32_to_bf16_ieee_fu_1130 round_float32_to_bf16_ieee tmp_23_round_float32_to_bf16_ieee_fu_1136 round_float32_to_bf16_ieee tmp_24_round_float32_to_bf16_ieee_fu_1142 round_float32_to_bf16_ieee tmp_25_round_float32_to_bf16_ieee_fu_1148 round_float32_to_bf16_ieee tmp_26_round_float32_to_bf16_ieee_fu_1154 round_float32_to_bf16_ieee tmp_27_round_float32_to_bf16_ieee_fu_1160 round_float32_to_bf16_ieee tmp_28_round_float32_to_bf16_ieee_fu_1166 round_float32_to_bf16_ieee tmp_29_round_float32_to_bf16_ieee_fu_1172 round_float32_to_bf16_ieee tmp_30_round_float32_to_bf16_ieee_fu_1178 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_stage_0_load0_fu_360 activation_accelerator_Pipeline_stage_0_load0} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_bf16_to_float_fu_231 grp_activation_accelerator_Pipeline_stage_2_store_fu_269 grp_float_safe_softmax3_fu_308 grp_activation_accelerator_Pipeline_stage_0_load0_fu_360}} grp_bf16_to_float_fu_231 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_2_store_fu_269 {DEPTH 2 CHILDREN {}} grp_float_safe_softmax3_fu_308 {DEPTH 2 CHILDREN {grp_bf16add_fast_fu_380 grp_bf16add_fast_fu_386 grp_bf16add_fast_fu_392 grp_bf16add_fast_fu_398 grp_bf16add_fast_fu_404 grp_bf16add_fast_fu_410 sum_bf16_to_f32_fu_416 grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422 grp_fmaxf_fu_483 grp_fmaxf_fu_489 grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570}} grp_bf16add_fast_fu_380 {DEPTH 3 CHILDREN {}} grp_bf16add_fast_fu_386 {DEPTH 3 CHILDREN {}} grp_bf16add_fast_fu_392 {DEPTH 3 CHILDREN {}} grp_bf16add_fast_fu_398 {DEPTH 3 CHILDREN {}} grp_bf16add_fast_fu_404 {DEPTH 3 CHILDREN {}} grp_bf16add_fast_fu_410 {DEPTH 3 CHILDREN {}} sum_bf16_to_f32_fu_416 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_422 {DEPTH 3 CHILDREN {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_895 local_max_5_fmaxf_fu_903 local_max_6_fmaxf_fu_910 local_max_7_fmaxf_fu_918 local_max_8_fmaxf_fu_925 local_max_9_fmaxf_fu_933 local_max_10_fmaxf_fu_940 local_max_11_fmaxf_fu_948 local_max_12_fmaxf_fu_955 local_max_13_fmaxf_fu_963 local_max_14_fmaxf_fu_970 local_max_15_fmaxf_fu_978 local_max_16_fmaxf_fu_985 local_max_17_fmaxf_fu_993 local_max_18_fmaxf_fu_1000 local_max_19_fmaxf_fu_1008 local_max_20_fmaxf_fu_1015 local_max_21_fmaxf_fu_1023 local_max_22_fmaxf_fu_1030 local_max_23_fmaxf_fu_1038 local_max_24_fmaxf_fu_1045 local_max_25_fmaxf_fu_1053 local_max_26_fmaxf_fu_1060 local_max_27_fmaxf_fu_1068 local_max_28_fmaxf_fu_1075 local_max_29_fmaxf_fu_1083 local_max_30_fmaxf_fu_1090 local_max_32_fmaxf_fu_1098}} local_max_1_fmaxf_fu_872 {DEPTH 4 CHILDREN {}} local_max_2_fmaxf_fu_880 {DEPTH 4 CHILDREN {}} local_max_3_fmaxf_fu_888 {DEPTH 4 CHILDREN {}} local_max_4_fmaxf_fu_895 {DEPTH 4 CHILDREN {}} local_max_5_fmaxf_fu_903 {DEPTH 4 CHILDREN {}} local_max_6_fmaxf_fu_910 {DEPTH 4 CHILDREN {}} local_max_7_fmaxf_fu_918 {DEPTH 4 CHILDREN {}} local_max_8_fmaxf_fu_925 {DEPTH 4 CHILDREN {}} local_max_9_fmaxf_fu_933 {DEPTH 4 CHILDREN {}} local_max_10_fmaxf_fu_940 {DEPTH 4 CHILDREN {}} local_max_11_fmaxf_fu_948 {DEPTH 4 CHILDREN {}} local_max_12_fmaxf_fu_955 {DEPTH 4 CHILDREN {}} local_max_13_fmaxf_fu_963 {DEPTH 4 CHILDREN {}} local_max_14_fmaxf_fu_970 {DEPTH 4 CHILDREN {}} local_max_15_fmaxf_fu_978 {DEPTH 4 CHILDREN {}} local_max_16_fmaxf_fu_985 {DEPTH 4 CHILDREN {}} local_max_17_fmaxf_fu_993 {DEPTH 4 CHILDREN {}} local_max_18_fmaxf_fu_1000 {DEPTH 4 CHILDREN {}} local_max_19_fmaxf_fu_1008 {DEPTH 4 CHILDREN {}} local_max_20_fmaxf_fu_1015 {DEPTH 4 CHILDREN {}} local_max_21_fmaxf_fu_1023 {DEPTH 4 CHILDREN {}} local_max_22_fmaxf_fu_1030 {DEPTH 4 CHILDREN {}} local_max_23_fmaxf_fu_1038 {DEPTH 4 CHILDREN {}} local_max_24_fmaxf_fu_1045 {DEPTH 4 CHILDREN {}} local_max_25_fmaxf_fu_1053 {DEPTH 4 CHILDREN {}} local_max_26_fmaxf_fu_1060 {DEPTH 4 CHILDREN {}} local_max_27_fmaxf_fu_1068 {DEPTH 4 CHILDREN {}} local_max_28_fmaxf_fu_1075 {DEPTH 4 CHILDREN {}} local_max_29_fmaxf_fu_1083 {DEPTH 4 CHILDREN {}} local_max_30_fmaxf_fu_1090 {DEPTH 4 CHILDREN {}} local_max_32_fmaxf_fu_1098 {DEPTH 4 CHILDREN {}} grp_fmaxf_fu_483 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_489 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_498 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_570 {DEPTH 3 CHILDREN {tmp_round_float32_to_bf16_ieee_fu_992 tmp_1_round_float32_to_bf16_ieee_fu_998 tmp_2_round_float32_to_bf16_ieee_fu_1004 tmp_3_round_float32_to_bf16_ieee_fu_1010 tmp_4_round_float32_to_bf16_ieee_fu_1016 tmp_5_round_float32_to_bf16_ieee_fu_1022 tmp_6_round_float32_to_bf16_ieee_fu_1028 tmp_7_round_float32_to_bf16_ieee_fu_1034 tmp_8_round_float32_to_bf16_ieee_fu_1040 tmp_9_round_float32_to_bf16_ieee_fu_1046 tmp_s_round_float32_to_bf16_ieee_fu_1052 tmp_10_round_float32_to_bf16_ieee_fu_1058 tmp_11_round_float32_to_bf16_ieee_fu_1064 tmp_12_round_float32_to_bf16_ieee_fu_1070 tmp_13_round_float32_to_bf16_ieee_fu_1076 tmp_14_round_float32_to_bf16_ieee_fu_1082 tmp_15_round_float32_to_bf16_ieee_fu_1088 tmp_16_round_float32_to_bf16_ieee_fu_1094 tmp_17_round_float32_to_bf16_ieee_fu_1100 tmp_18_round_float32_to_bf16_ieee_fu_1106 tmp_19_round_float32_to_bf16_ieee_fu_1112 tmp_20_round_float32_to_bf16_ieee_fu_1118 tmp_21_round_float32_to_bf16_ieee_fu_1124 tmp_22_round_float32_to_bf16_ieee_fu_1130 tmp_23_round_float32_to_bf16_ieee_fu_1136 tmp_24_round_float32_to_bf16_ieee_fu_1142 tmp_25_round_float32_to_bf16_ieee_fu_1148 tmp_26_round_float32_to_bf16_ieee_fu_1154 tmp_27_round_float32_to_bf16_ieee_fu_1160 tmp_28_round_float32_to_bf16_ieee_fu_1166 tmp_29_round_float32_to_bf16_ieee_fu_1172 tmp_30_round_float32_to_bf16_ieee_fu_1178}} tmp_round_float32_to_bf16_ieee_fu_992 {DEPTH 4 CHILDREN {}} tmp_1_round_float32_to_bf16_ieee_fu_998 {DEPTH 4 CHILDREN {}} tmp_2_round_float32_to_bf16_ieee_fu_1004 {DEPTH 4 CHILDREN {}} tmp_3_round_float32_to_bf16_ieee_fu_1010 {DEPTH 4 CHILDREN {}} tmp_4_round_float32_to_bf16_ieee_fu_1016 {DEPTH 4 CHILDREN {}} tmp_5_round_float32_to_bf16_ieee_fu_1022 {DEPTH 4 CHILDREN {}} tmp_6_round_float32_to_bf16_ieee_fu_1028 {DEPTH 4 CHILDREN {}} tmp_7_round_float32_to_bf16_ieee_fu_1034 {DEPTH 4 CHILDREN {}} tmp_8_round_float32_to_bf16_ieee_fu_1040 {DEPTH 4 CHILDREN {}} tmp_9_round_float32_to_bf16_ieee_fu_1046 {DEPTH 4 CHILDREN {}} tmp_s_round_float32_to_bf16_ieee_fu_1052 {DEPTH 4 CHILDREN {}} tmp_10_round_float32_to_bf16_ieee_fu_1058 {DEPTH 4 CHILDREN {}} tmp_11_round_float32_to_bf16_ieee_fu_1064 {DEPTH 4 CHILDREN {}} tmp_12_round_float32_to_bf16_ieee_fu_1070 {DEPTH 4 CHILDREN {}} tmp_13_round_float32_to_bf16_ieee_fu_1076 {DEPTH 4 CHILDREN {}} tmp_14_round_float32_to_bf16_ieee_fu_1082 {DEPTH 4 CHILDREN {}} tmp_15_round_float32_to_bf16_ieee_fu_1088 {DEPTH 4 CHILDREN {}} tmp_16_round_float32_to_bf16_ieee_fu_1094 {DEPTH 4 CHILDREN {}} tmp_17_round_float32_to_bf16_ieee_fu_1100 {DEPTH 4 CHILDREN {}} tmp_18_round_float32_to_bf16_ieee_fu_1106 {DEPTH 4 CHILDREN {}} tmp_19_round_float32_to_bf16_ieee_fu_1112 {DEPTH 4 CHILDREN {}} tmp_20_round_float32_to_bf16_ieee_fu_1118 {DEPTH 4 CHILDREN {}} tmp_21_round_float32_to_bf16_ieee_fu_1124 {DEPTH 4 CHILDREN {}} tmp_22_round_float32_to_bf16_ieee_fu_1130 {DEPTH 4 CHILDREN {}} tmp_23_round_float32_to_bf16_ieee_fu_1136 {DEPTH 4 CHILDREN {}} tmp_24_round_float32_to_bf16_ieee_fu_1142 {DEPTH 4 CHILDREN {}} tmp_25_round_float32_to_bf16_ieee_fu_1148 {DEPTH 4 CHILDREN {}} tmp_26_round_float32_to_bf16_ieee_fu_1154 {DEPTH 4 CHILDREN {}} tmp_27_round_float32_to_bf16_ieee_fu_1160 {DEPTH 4 CHILDREN {}} tmp_28_round_float32_to_bf16_ieee_fu_1166 {DEPTH 4 CHILDREN {}} tmp_29_round_float32_to_bf16_ieee_fu_1172 {DEPTH 4 CHILDREN {}} tmp_30_round_float32_to_bf16_ieee_fu_1178 {DEPTH 4 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load0_fu_360 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_stage_2_store {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1421_fu_346_p2 SOURCE activation_accelerator.cpp:1421 VARIABLE add_ln1421 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf16_to_float {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_337_p2 SOURCE ./bf16_accl.h:49 VARIABLE add_ln49 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_find_max_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1122_fu_1252_p2 SOURCE activation_accelerator.cpp:1122 VARIABLE add_ln1122 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1122_1_fu_1295_p2 SOURCE activation_accelerator.cpp:1122 VARIABLE add_ln1122_1 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1113_fu_1275_p2 SOURCE activation_accelerator.cpp:1113 VARIABLE add_ln1113 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_exp_and_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1177_fu_1340_p2 SOURCE activation_accelerator.cpp:1177 VARIABLE add_ln1177 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U117 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1179_fu_1426_p2 SOURCE activation_accelerator.cpp:1179 VARIABLE add_ln1179 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U118 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U119 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_2 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U120 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_3 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U121 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_4 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U122 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_5 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U123 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_6 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U124 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_7 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U125 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_8 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U126 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_9 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_s LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U127 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_10 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_10 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U128 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_11 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_11 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U129 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_12 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_12 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U130 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_13 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_13 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U131 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_14 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_14 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U132 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_15 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1177_1_fu_1386_p2 SOURCE activation_accelerator.cpp:1177 VARIABLE add_ln1177_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_15 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U133 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_16 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U102 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_16 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U134 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_17 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U103 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_17 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U135 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_18 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U104 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_18 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U136 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_19 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U105 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_19 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U137 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_20 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_20 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U138 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_21 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U107 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_21 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U139 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_22 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U108 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_22 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U140 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_23 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U109 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_23 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U141 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_24 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U110 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_24 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U142 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_25 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U111 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_25 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U143 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_26 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U112 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_26 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U144 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_27 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U113 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_27 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U145 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_28 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U114 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_28 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U146 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_29 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U115 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_29 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U147 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_30 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U116 SOURCE activation_accelerator.cpp:1177 VARIABLE x_assign_30 LOOP exp_and_bucket BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U148 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex_31 LOOP exp_and_bucket BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1167_fu_1412_p2 SOURCE activation_accelerator.cpp:1167 VARIABLE add_ln1167 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 288 BRAM 0 URAM 0}} round_float32_to_bf16_ieee {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rounded_fu_202_p2 SOURCE ./bf16_accl.h:97 VARIABLE rounded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_226_p2 SOURCE ./bf16_accl.h:101 VARIABLE add_ln101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_normalize_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1219_fu_1340_p2 SOURCE activation_accelerator.cpp:1219 VARIABLE add_ln1219 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U203 SOURCE activation_accelerator.cpp:1219 VARIABLE y LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1220_fu_1406_p2 SOURCE activation_accelerator.cpp:1220 VARIABLE add_ln1220 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U204 SOURCE activation_accelerator.cpp:1219 VARIABLE y_1 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U205 SOURCE activation_accelerator.cpp:1219 VARIABLE y_2 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U206 SOURCE activation_accelerator.cpp:1219 VARIABLE y_3 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U207 SOURCE activation_accelerator.cpp:1219 VARIABLE y_4 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U208 SOURCE activation_accelerator.cpp:1219 VARIABLE y_5 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U209 SOURCE activation_accelerator.cpp:1219 VARIABLE y_6 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U210 SOURCE activation_accelerator.cpp:1219 VARIABLE y_7 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U211 SOURCE activation_accelerator.cpp:1219 VARIABLE y_8 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U212 SOURCE activation_accelerator.cpp:1219 VARIABLE y_9 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U213 SOURCE activation_accelerator.cpp:1219 VARIABLE y_10 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U214 SOURCE activation_accelerator.cpp:1219 VARIABLE y_11 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U215 SOURCE activation_accelerator.cpp:1219 VARIABLE y_12 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U216 SOURCE activation_accelerator.cpp:1219 VARIABLE y_13 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U217 SOURCE activation_accelerator.cpp:1219 VARIABLE y_14 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U218 SOURCE activation_accelerator.cpp:1219 VARIABLE y_15 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U219 SOURCE activation_accelerator.cpp:1219 VARIABLE y_16 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1220_1_fu_1440_p2 SOURCE activation_accelerator.cpp:1220 VARIABLE add_ln1220_1 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U220 SOURCE activation_accelerator.cpp:1219 VARIABLE y_17 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U221 SOURCE activation_accelerator.cpp:1219 VARIABLE y_18 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U222 SOURCE activation_accelerator.cpp:1219 VARIABLE y_19 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U223 SOURCE activation_accelerator.cpp:1219 VARIABLE y_20 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U224 SOURCE activation_accelerator.cpp:1219 VARIABLE y_21 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U225 SOURCE activation_accelerator.cpp:1219 VARIABLE y_22 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U226 SOURCE activation_accelerator.cpp:1219 VARIABLE y_23 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U227 SOURCE activation_accelerator.cpp:1219 VARIABLE y_24 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U228 SOURCE activation_accelerator.cpp:1219 VARIABLE y_25 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U229 SOURCE activation_accelerator.cpp:1219 VARIABLE y_26 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U230 SOURCE activation_accelerator.cpp:1219 VARIABLE y_27 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U231 SOURCE activation_accelerator.cpp:1219 VARIABLE y_28 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U232 SOURCE activation_accelerator.cpp:1219 VARIABLE y_29 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U233 SOURCE activation_accelerator.cpp:1219 VARIABLE y_30 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U234 SOURCE activation_accelerator.cpp:1219 VARIABLE y_31 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1212_fu_1392_p2 SOURCE activation_accelerator.cpp:1212 VARIABLE add_ln1212 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_1_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_2_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_3_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_4_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_5_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_6_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_7_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_8_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_9_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_10_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_11_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_12_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_13_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_14_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_15_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_16_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_17_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_18_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_19_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_20_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_21_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_22_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_23_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_24_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_25_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_26_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_27_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_28_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_29_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_30_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_31_U SOURCE activation_accelerator.cpp:1235 VARIABLE exp_x_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1256_1_fu_685_p2 SOURCE activation_accelerator.cpp:1256 VARIABLE add_ln1256_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1256_fu_697_p2 SOURCE activation_accelerator.cpp:1256 VARIABLE add_ln1256 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1254_fu_893_p2 SOURCE activation_accelerator.cpp:1254 VARIABLE add_ln1254 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1179_fu_932_p2 SOURCE activation_accelerator.cpp:1179 VARIABLE sub_ln1179 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_737_p2 SOURCE activation_accelerator.cpp:1261 VARIABLE empty_35 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1122_fu_763_p2 SOURCE activation_accelerator.cpp:1122 VARIABLE sub_ln1122 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1261_fu_770_p2 SOURCE activation_accelerator.cpp:1261 VARIABLE add_ln1261 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1261_1_fu_939_p2 SOURCE activation_accelerator.cpp:1261 VARIABLE add_ln1261_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 288 BRAM 32 URAM 0}} activation_accelerator_Pipeline_stage_0_load0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1365_fu_108_p2 SOURCE activation_accelerator.cpp:1365 VARIABLE add_ln1365 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_U SOURCE activation_accelerator.cpp:1361 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_1_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_2_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_3_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_4_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_5_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_6_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_7_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_8_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_9_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_10_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_11_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_12_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_13_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_14_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME x_15_U SOURCE activation_accelerator.cpp:1361 VARIABLE x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf0_U SOURCE {} VARIABLE buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 288 BRAM 270 URAM 0}} bf16add_fast {AREA {DSP 0 BRAM 0 URAM 0}} bf16_to_f32 {AREA {DSP 0 BRAM 0 URAM 0}} fmaxf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.49 seconds; current allocated memory: 1.181 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 44.21 sec.
Command     csynth_design done; 91.02 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 85.98 seconds. CPU system time: 4.5 seconds. Elapsed time: 91.02 seconds; current allocated memory: 455.141 MB.
Execute     cleanup_all 
