git clone --depth 1 --no-tags https://github.com/bguan2022/HDL_Templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537949124
git clone --depth 1 --no-tags https://github.com/lazhero/Lab3TallerDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528608702
git clone --depth 1 --no-tags https://github.com/rijegaro287/DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528580965
git clone --depth 1 --no-tags https://github.com/RuihongY/verilog_sample_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529533437
git clone --depth 1 --no-tags https://github.com/clarksyd18/ECE551-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533043120
git clone --depth 1 --no-tags https://github.com/kiheon1116/Compressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533638774
git clone --depth 1 --no-tags https://github.com/bienkuba/Projekt_cvlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527683023
git clone --depth 1 --no-tags https://github.com/audiocx/labs-inf245.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540077597
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/mem_block_APB_IF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532318156
git clone --depth 1 --no-tags https://github.com/piyushagrawal4578/control-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532018114
git clone --depth 1 --no-tags https://github.com/leyawels/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537385909
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540110600
git clone --depth 1 --no-tags https://github.com/JustinCWeiler/Verilog-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494371241
git clone --depth 1 --no-tags https://github.com/hthanh2712/MasterMind-GuessingGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491747721
git clone --depth 1 --no-tags https://github.com/svhum/ltc2308-axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491738871
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/verif-env-beta-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496094550
git clone --depth 1 --no-tags https://github.com/BuminK1907/RISC-V-Tabanli-Islemci-Tasarimi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493632231
git clone --depth 1 --no-tags https://github.com/denSmashh/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512392098
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/envelope_approximation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512268885
git clone --depth 1 --no-tags https://github.com/dkim1235/EmbeddedJourney.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506408657
git clone --depth 1 --no-tags https://github.com/torochashu/jtag-base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507130227
git clone --depth 1 --no-tags https://github.com/Khaled-Tarek-Abdelfattah/Multimode_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519840178
git clone --depth 1 --no-tags https://github.com/hxfabc2012/uvm_gen-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521822897
git clone --depth 1 --no-tags https://github.com/FarukTK/Project-SHA-256-Blockchain-Bitcoin-Hashing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522113207
git clone --depth 1 --no-tags https://github.com/avishekchoudhary/Hex_keypad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515349489
git clone --depth 1 --no-tags https://github.com/sofiwiwiwi/2022_01-Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519032705
git clone --depth 1 --no-tags https://github.com/qasimnaeem364/demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517916931
git clone --depth 1 --no-tags https://github.com/Archit286/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518936393
git clone --depth 1 --no-tags https://github.com/GPericone/Simple-Asymmetric-Encryption-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525861574
git clone --depth 1 --no-tags https://github.com/NuwanUdara/System-Verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520984046
git clone --depth 1 --no-tags https://github.com/PaulManriquez/Register_Transfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520719031
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520453790
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507662065
git clone --depth 1 --no-tags https://github.com/taylorkcantalice/Projetos_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508344227
git clone --depth 1 --no-tags https://github.com/ArshMarsh/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495462179
git clone --depth 1 --no-tags https://github.com/YassAje/cva6-softcore-contest-Riscetmorty-unistra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495970194
git clone --depth 1 --no-tags https://github.com/Darcywantloli/PRPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502328626
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502253561
git clone --depth 1 --no-tags https://github.com/nettalee19/Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506611926
git clone --depth 1 --no-tags https://github.com/sohanchatterjee06/apbProtocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513588841
git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/Cache_Controller_Randomize-transactions-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494079413
git clone --depth 1 --no-tags https://github.com/acmpesuecc/aes-128-sysverilog-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501107480
git clone --depth 1 --no-tags https://github.com/HSIAOYEUCHERN/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502789971
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502774384
git clone --depth 1 --no-tags https://github.com/obogevik/approximate_multiplication_for_DNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503922398
git clone --depth 1 --no-tags https://github.com/gostbit/mianshi_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499509891
git clone --depth 1 --no-tags https://github.com/seongjae20/Security_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500682365
git clone --depth 1 --no-tags https://github.com/31415pi/PSU_ECE586_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524270593
git clone --depth 1 --no-tags https://github.com/NoahHanks/BYU_ECEN323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539202022
git clone --depth 1 --no-tags https://github.com/VuGal/arithmetic_codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539244918
git clone --depth 1 --no-tags https://github.com/tmct-web/basic_uart_tmct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538320752
git clone --depth 1 --no-tags https://github.com/07yhxiaxy/ece554_miniprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539287969
git clone --depth 1 --no-tags https://github.com/recepgemalmaz/BLM-202-RISC-V-islemci-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532263293
git clone --depth 1 --no-tags https://github.com/minecraftdixit/protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531919212
git clone --depth 1 --no-tags https://github.com/nithinbhargav007/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524877974
git clone --depth 1 --no-tags https://github.com/astuaTEC/sastua_computer_architecture_1_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526762298
git clone --depth 1 --no-tags https://github.com/parashur21/Design-of-a-Data-path-and-its-respective-Controller-for-a-16-bit-Multiplier..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528948128
git clone --depth 1 --no-tags https://github.com/ikar298/Memory-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528747320
git clone --depth 1 --no-tags https://github.com/shwetamutalikdesai/ADLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531483262
git clone --depth 1 --no-tags https://github.com/Sam-0403/2022Fall_DCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536113408
git clone --depth 1 --no-tags https://github.com/utkarshsarbahi1998/Intel_Quartus_Prime_ModelSim_SystemVerilog_Text_Files_ADD1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525052194
git clone --depth 1 --no-tags https://github.com/utkarshsarbahi1998/Intel_Quartus_Prime_ModelSim_SystemVerilog_Text_Files_ADD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525078877
git clone --depth 1 --no-tags https://github.com/masonadams25/Booth_R4_Encoding_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528243201
git clone --depth 1 --no-tags https://github.com/riser44/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528589701
git clone --depth 1 --no-tags https://github.com/BinaryLust/pipelined-fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540757820
git clone --depth 1 --no-tags https://github.com/1eethink/KU-Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511803784
git clone --depth 1 --no-tags https://github.com/Xuchaku/scr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501624536
git clone --depth 1 --no-tags https://github.com/Dileon44/Mechatronic-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503374162
git clone --depth 1 --no-tags https://github.com/yanlin0526/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492667249
git clone --depth 1 --no-tags https://github.com/Cagin-karatas/CS223-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491556841
git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/Cache_Controller_Environment-test-topTestbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494172833
git clone --depth 1 --no-tags https://github.com/MSaqi/System_verilog_coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508315145
git clone --depth 1 --no-tags https://github.com/Johann-Schmid/BCDcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506692350
git clone --depth 1 --no-tags https://github.com/kevinpinto98/100_days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505907579
git clone --depth 1 --no-tags https://github.com/albingomes/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507759203
git clone --depth 1 --no-tags https://github.com/AmanPrakash09/Baccarat-Gambling-Game---Simple-Datapaths-and-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510895817
git clone --depth 1 --no-tags https://github.com/JJY-99/uvma_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516199198
git clone --depth 1 --no-tags https://github.com/AhmedMaagdy/AhmedMaagdy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516321387
git clone --depth 1 --no-tags https://github.com/merledu/Rev-SoC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519276638
git clone --depth 1 --no-tags https://github.com/lm-chinhtran/uvm_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516204278
git clone --depth 1 --no-tags https://github.com/anushagh/ALU-4b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516407392
git clone --depth 1 --no-tags https://github.com/Atm06/Project_Vending-Machine_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520347198
git clone --depth 1 --no-tags https://github.com/PaulManriquez/MIPS_FULL-_PROCESSOR_MULTICYCLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520725160
git clone --depth 1 --no-tags https://github.com/sarawiRTLDV/SystemVerilog-for-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514619681
git clone --depth 1 --no-tags https://github.com/Pathfinder-86/IC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506297088
git clone --depth 1 --no-tags https://github.com/nebhrajani-a/sfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513524161
git clone --depth 1 --no-tags https://github.com/jefferyxu1/RV32I-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516667849
git clone --depth 1 --no-tags https://github.com/nefelimet/SystemVerilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518645945
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518687214
git clone --depth 1 --no-tags https://github.com/MANOJKUMAR-CM/Parallel_Prefix_Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514221459
git clone --depth 1 --no-tags https://github.com/01FE21MVE003/ADLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531344284
git clone --depth 1 --no-tags https://github.com/IEncinas10/PA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538163310
git clone --depth 1 --no-tags https://github.com/aditya2812singh/sv_uvm_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524733822
git clone --depth 1 --no-tags https://github.com/Sireeshakuruba2/RTL_Design_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522665521
git clone --depth 1 --no-tags https://github.com/ZexuanLi0318/UW-EE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524235546
git clone --depth 1 --no-tags https://github.com/RotemShezaf/SIM1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526856539
git clone --depth 1 --no-tags https://github.com/acoskuner500/CSCE616_Team24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532373044
git clone --depth 1 --no-tags https://github.com/Anshuman0029/5.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529874200
git clone --depth 1 --no-tags https://github.com/lucasooliveiranh/2022-2-Arquitetura-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539138797
git clone --depth 1 --no-tags https://github.com/weichungchen/sv_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539858332
