{
  "name": "core_arch::x86::avx2::_mm256_srli_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_setzero_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type __m256i with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_setzero_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::__m256i::as_u32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u32x8": "Constructor"
      }
    },
    "core_arch::simd::u32x8::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u32x8": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::u32x8": [
      "Plain"
    ]
  },
  "path": 6171,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:3077:1: 3086:2",
  "src": "pub fn _mm256_srli_epi32<const IMM8: i32>(a: __m256i) -> __m256i {\n    static_assert_uimm_bits!(IMM8, 8);\n    unsafe {\n        if IMM8 >= 32 {\n            _mm256_setzero_si256()\n        } else {\n            transmute(simd_shr(a.as_u32x8(), u32x8::splat(IMM8 as u32)))\n        }\n    }\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_srli_epi32(_1: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _2: bool;\n    let mut _3: core_arch::simd::u32x8;\n    let mut _4: core_arch::simd::u32x8;\n    let mut _5: core_arch::simd::u32x8;\n    let mut _6: u32;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = Ge(IMM8, 32_i32);\n        switchInt(move _2) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx::_mm256_setzero_si256() -> [return: bb6, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_u32x8(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = IMM8 as u32;\n        _5 = core_arch::simd::u32x8::splat(move _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        _3 = intrinsics::simd::simd_shr::<core_arch::simd::u32x8>(move _4, move _5) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m256i;\n        StorageDead(_3);\n        goto -> bb6;\n    }\n    bb6: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Shifts packed 32-bit integers in `a` right by `IMM8` while shifting in\n zeros\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_srli_epi32)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}