// Seed: 2288512493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = !"";
endmodule
module module_1 #(
    parameter id_4 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_4 : 1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_3
  );
  wire id_6;
  parameter id_7 = 1 != -1;
  assign id_6 = (id_7);
endmodule
