$date
  Fri Sep 04 19:34:45 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_pc_tb $end
$var reg 1 ! sel_mux_pc $end
$var reg 7 " data0_mux_pc[6:0] $end
$var reg 7 # data1_mux_pc[6:0] $end
$var reg 7 $ out_mux_pc[6:0] $end
$scope module uut $end
$var reg 1 % sel_mux_pc $end
$var reg 7 & data0_mux_pc[6:0] $end
$var reg 7 ' data1_mux_pc[6:0] $end
$var reg 7 ( out_mux_pc[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b0000011 "
b0111100 #
b0000011 $
0%
b0000011 &
b0111100 '
b0000011 (
#50000000
1!
b0111100 $
1%
b0111100 (
#100000000
