
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v
# synth_design -part xc7z020clg484-3 -top point_add -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top point_add -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3368 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.273 ; gain = 54.895 ; free physical = 246915 ; free virtual = 314664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'point_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:10]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1244]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1244]
INFO: [Synth 8-6157] synthesizing module 'func9' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1255]
INFO: [Synth 8-6155] done synthesizing module 'func9' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1255]
INFO: [Synth 8-6157] synthesizing module 'func10' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1205]
INFO: [Synth 8-6157] synthesizing module 'f3m_inv' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1084]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1074]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1074]
INFO: [Synth 8-6157] synthesizing module 'func1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1194]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:139]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:144]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:144]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:139]
INFO: [Synth 8-6157] synthesizing module 'func4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1162]
INFO: [Synth 8-6155] done synthesizing module 'func4' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1162]
INFO: [Synth 8-6155] done synthesizing module 'func1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1194]
INFO: [Synth 8-6157] synthesizing module 'func2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1189]
INFO: [Synth 8-6155] done synthesizing module 'func2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1189]
INFO: [Synth 8-6157] synthesizing module 'func3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1174]
INFO: [Synth 8-6155] done synthesizing module 'func3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1174]
INFO: [Synth 8-6157] synthesizing module 'func5' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1153]
INFO: [Synth 8-6155] done synthesizing module 'func5' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1153]
INFO: [Synth 8-6155] done synthesizing module 'f3m_inv' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1084]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:427]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:484]
INFO: [Synth 8-6155] done synthesizing module 'func8' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:484]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:158]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:158]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:470]
INFO: [Synth 8-6155] done synthesizing module 'func7' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:470]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:427]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:168]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:168]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1274]
INFO: [Synth 8-6155] done synthesizing module 'func6' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1274]
INFO: [Synth 8-6155] done synthesizing module 'func10' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:1205]
INFO: [Synth 8-6157] synthesizing module 'func11' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:84]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:129]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:129]
INFO: [Synth 8-6155] done synthesizing module 'func11' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:84]
INFO: [Synth 8-6155] done synthesizing module 'point_add' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v:10]
WARNING: [Synth 8-3331] design func5 has unconnected port A[195]
WARNING: [Synth 8-3331] design func5 has unconnected port A[194]
WARNING: [Synth 8-3331] design func3 has unconnected port B[195]
WARNING: [Synth 8-3331] design func3 has unconnected port B[194]
WARNING: [Synth 8-3331] design func2 has unconnected port A[195]
WARNING: [Synth 8-3331] design func2 has unconnected port A[194]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.039 ; gain = 115.660 ; free physical = 248003 ; free virtual = 315749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.039 ; gain = 115.660 ; free physical = 247976 ; free virtual = 315721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.035 ; gain = 123.656 ; free physical = 247977 ; free virtual = 315723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.656 ; gain = 232.277 ; free physical = 247579 ; free virtual = 315324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |point_add__GB0 |           1|     44850|
|2     |point_add__GB1 |           1|     31130|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 10    
	              195 Bit    Registers := 2     
	              194 Bit    Registers := 20    
	               34 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input    196 Bit        Muxes := 16    
	   2 Input    194 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module point_add 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module f3m_inv__1 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module f3m_mult__1 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module f3m_mult__2 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func11 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module f3m_inv 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 5     
	              195 Bit    Registers := 1     
	              194 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module func10 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2091.262 ; gain = 644.883 ; free physical = 246895 ; free virtual = 314685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |point_add__GB0 |           1|     43097|
|2     |point_add__GB1 |           1|     29613|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2091.266 ; gain = 644.887 ; free physical = 246878 ; free virtual = 314667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |point_add__GB0 |           1|     43097|
|2     |point_add__GB1 |           1|     29613|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 2198.777 ; gain = 752.398 ; free physical = 247376 ; free virtual = 315166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247707 ; free virtual = 315496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247708 ; free virtual = 315498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247671 ; free virtual = 315461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247677 ; free virtual = 315467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247627 ; free virtual = 315416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247625 ; free virtual = 315414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|point_add   | ins11/ins3/i_reg[0] | 194    | 1     | YES          | NO                 | YES               | 0      | 6       | 
|point_add   | ins10/ins1/i_reg[0] | 194    | 1     | YES          | NO                 | YES               | 0      | 6       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    51|
|2     |LUT2    |    71|
|3     |LUT3    |   971|
|4     |LUT4    |  3488|
|5     |LUT5    |   968|
|6     |LUT6    |  3929|
|7     |SRLC32E |    12|
|8     |FDRE    |  6161|
|9     |FDSE    |    15|
+------+--------+------+

Report Instance Areas: 
+------+------------------+------------+------+
|      |Instance          |Module      |Cells |
+------+------------------+------------+------+
|1     |top               |            | 15666|
|2     |  ins10           |func10      |  6364|
|3     |    ins1          |f3m_inv_98  |  3772|
|4     |    ins2          |f3m_mult_99 |  1800|
|5     |    ins7          |func6_100   |    12|
|6     |  ins11           |func11      |  8268|
|7     |    ins11         |func6       |     5|
|8     |    ins12         |func6_0     |     9|
|9     |    ins2          |f3m_sub     |   388|
|10    |      \aa[0].aa   |f3_sub      |     4|
|11    |      \aa[10].aa  |f3_sub_2    |     4|
|12    |      \aa[11].aa  |f3_sub_3    |     4|
|13    |      \aa[12].aa  |f3_sub_4    |     4|
|14    |      \aa[13].aa  |f3_sub_5    |     4|
|15    |      \aa[14].aa  |f3_sub_6    |     4|
|16    |      \aa[15].aa  |f3_sub_7    |     4|
|17    |      \aa[16].aa  |f3_sub_8    |     4|
|18    |      \aa[17].aa  |f3_sub_9    |     4|
|19    |      \aa[18].aa  |f3_sub_10   |     4|
|20    |      \aa[19].aa  |f3_sub_11   |     4|
|21    |      \aa[1].aa   |f3_sub_12   |     4|
|22    |      \aa[20].aa  |f3_sub_13   |     4|
|23    |      \aa[21].aa  |f3_sub_14   |     4|
|24    |      \aa[22].aa  |f3_sub_15   |     4|
|25    |      \aa[23].aa  |f3_sub_16   |     4|
|26    |      \aa[24].aa  |f3_sub_17   |     4|
|27    |      \aa[25].aa  |f3_sub_18   |     4|
|28    |      \aa[26].aa  |f3_sub_19   |     4|
|29    |      \aa[27].aa  |f3_sub_20   |     4|
|30    |      \aa[28].aa  |f3_sub_21   |     4|
|31    |      \aa[29].aa  |f3_sub_22   |     4|
|32    |      \aa[2].aa   |f3_sub_23   |     4|
|33    |      \aa[30].aa  |f3_sub_24   |     4|
|34    |      \aa[31].aa  |f3_sub_25   |     4|
|35    |      \aa[32].aa  |f3_sub_26   |     4|
|36    |      \aa[33].aa  |f3_sub_27   |     4|
|37    |      \aa[34].aa  |f3_sub_28   |     4|
|38    |      \aa[35].aa  |f3_sub_29   |     4|
|39    |      \aa[36].aa  |f3_sub_30   |     4|
|40    |      \aa[37].aa  |f3_sub_31   |     4|
|41    |      \aa[38].aa  |f3_sub_32   |     4|
|42    |      \aa[39].aa  |f3_sub_33   |     4|
|43    |      \aa[3].aa   |f3_sub_34   |     4|
|44    |      \aa[40].aa  |f3_sub_35   |     4|
|45    |      \aa[41].aa  |f3_sub_36   |     4|
|46    |      \aa[42].aa  |f3_sub_37   |     4|
|47    |      \aa[43].aa  |f3_sub_38   |     4|
|48    |      \aa[44].aa  |f3_sub_39   |     4|
|49    |      \aa[45].aa  |f3_sub_40   |     4|
|50    |      \aa[46].aa  |f3_sub_41   |     4|
|51    |      \aa[47].aa  |f3_sub_42   |     4|
|52    |      \aa[48].aa  |f3_sub_43   |     4|
|53    |      \aa[49].aa  |f3_sub_44   |     4|
|54    |      \aa[4].aa   |f3_sub_45   |     4|
|55    |      \aa[50].aa  |f3_sub_46   |     4|
|56    |      \aa[51].aa  |f3_sub_47   |     4|
|57    |      \aa[52].aa  |f3_sub_48   |     4|
|58    |      \aa[53].aa  |f3_sub_49   |     4|
|59    |      \aa[54].aa  |f3_sub_50   |     4|
|60    |      \aa[55].aa  |f3_sub_51   |     4|
|61    |      \aa[56].aa  |f3_sub_52   |     4|
|62    |      \aa[57].aa  |f3_sub_53   |     4|
|63    |      \aa[58].aa  |f3_sub_54   |     4|
|64    |      \aa[59].aa  |f3_sub_55   |     4|
|65    |      \aa[5].aa   |f3_sub_56   |     4|
|66    |      \aa[60].aa  |f3_sub_57   |     4|
|67    |      \aa[61].aa  |f3_sub_58   |     4|
|68    |      \aa[62].aa  |f3_sub_59   |     4|
|69    |      \aa[63].aa  |f3_sub_60   |     4|
|70    |      \aa[64].aa  |f3_sub_61   |     4|
|71    |      \aa[65].aa  |f3_sub_62   |     4|
|72    |      \aa[66].aa  |f3_sub_63   |     4|
|73    |      \aa[67].aa  |f3_sub_64   |     4|
|74    |      \aa[68].aa  |f3_sub_65   |     4|
|75    |      \aa[69].aa  |f3_sub_66   |     4|
|76    |      \aa[6].aa   |f3_sub_67   |     4|
|77    |      \aa[70].aa  |f3_sub_68   |     4|
|78    |      \aa[71].aa  |f3_sub_69   |     4|
|79    |      \aa[72].aa  |f3_sub_70   |     4|
|80    |      \aa[73].aa  |f3_sub_71   |     4|
|81    |      \aa[74].aa  |f3_sub_72   |     4|
|82    |      \aa[75].aa  |f3_sub_73   |     4|
|83    |      \aa[76].aa  |f3_sub_74   |     4|
|84    |      \aa[77].aa  |f3_sub_75   |     4|
|85    |      \aa[78].aa  |f3_sub_76   |     4|
|86    |      \aa[79].aa  |f3_sub_77   |     4|
|87    |      \aa[7].aa   |f3_sub_78   |     4|
|88    |      \aa[80].aa  |f3_sub_79   |     4|
|89    |      \aa[81].aa  |f3_sub_80   |     4|
|90    |      \aa[82].aa  |f3_sub_81   |     4|
|91    |      \aa[83].aa  |f3_sub_82   |     4|
|92    |      \aa[84].aa  |f3_sub_83   |     4|
|93    |      \aa[85].aa  |f3_sub_84   |     4|
|94    |      \aa[86].aa  |f3_sub_85   |     4|
|95    |      \aa[87].aa  |f3_sub_86   |     4|
|96    |      \aa[88].aa  |f3_sub_87   |     4|
|97    |      \aa[89].aa  |f3_sub_88   |     4|
|98    |      \aa[8].aa   |f3_sub_89   |     4|
|99    |      \aa[90].aa  |f3_sub_90   |     4|
|100   |      \aa[91].aa  |f3_sub_91   |     4|
|101   |      \aa[92].aa  |f3_sub_92   |     4|
|102   |      \aa[93].aa  |f3_sub_93   |     4|
|103   |      \aa[94].aa  |f3_sub_94   |     4|
|104   |      \aa[95].aa  |f3_sub_95   |     4|
|105   |      \aa[96].aa  |f3_sub_96   |     4|
|106   |      \aa[9].aa   |f3_sub_97   |     4|
|107   |    ins3          |f3m_inv     |  3551|
|108   |    ins4          |f3m_mult    |  2314|
|109   |    ins5          |f3m_mult_1  |  1607|
+------+------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247624 ; free virtual = 315413
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2198.781 ; gain = 752.402 ; free physical = 247627 ; free virtual = 315416
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 2198.785 ; gain = 752.402 ; free physical = 247636 ; free virtual = 315426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.953 ; gain = 0.000 ; free physical = 247419 ; free virtual = 315208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 2260.953 ; gain = 814.672 ; free physical = 247787 ; free virtual = 315577
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2488.996 ; gain = 228.043 ; free physical = 248324 ; free virtual = 316112
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.996 ; gain = 0.000 ; free physical = 248323 ; free virtual = 316111
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.008 ; gain = 0.000 ; free physical = 248292 ; free virtual = 316088
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2645.426 ; gain = 0.004 ; free physical = 247278 ; free virtual = 315069

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 195150d19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 247278 ; free virtual = 315068

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195150d19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 247059 ; free virtual = 314851
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 195150d19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 247042 ; free virtual = 314834
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c870f33c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 247028 ; free virtual = 314819
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c870f33c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 247011 ; free virtual = 314803
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d9746a69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246976 ; free virtual = 314767
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 147d3f607

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246968 ; free virtual = 314759
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246963 ; free virtual = 314754
Ending Logic Optimization Task | Checksum: c0e57d24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246961 ; free virtual = 314752

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c0e57d24

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246953 ; free virtual = 314744

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c0e57d24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246951 ; free virtual = 314743

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246951 ; free virtual = 314743
Ending Netlist Obfuscation Task | Checksum: c0e57d24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.426 ; gain = 0.000 ; free physical = 246949 ; free virtual = 314740
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2645.426 ; gain = 0.004 ; free physical = 246949 ; free virtual = 314741
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c0e57d24
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module point_add ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2685.418 ; gain = 7.996 ; free physical = 246760 ; free virtual = 314551
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.254 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2704.426 ; gain = 27.004 ; free physical = 246690 ; free virtual = 314481
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.895 ; gain = 206.477 ; free physical = 246498 ; free virtual = 314289
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.914 ; gain = 32.020 ; free physical = 246207 ; free virtual = 314000
Power optimization passes: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.914 ; gain = 246.492 ; free physical = 246188 ; free virtual = 313981

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246276 ; free virtual = 314069


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design point_add ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 7 accepted clusters 7

Number of Slice Registers augmented: 0 newly gated: 4 Total: 6176
Number of SRLs augmented: 0  newly gated: 0 Total: 12
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/7 RAMS dropped: 0/0 Clusters dropped: 0/7 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: b0bbd41d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245837 ; free virtual = 313630
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: b0bbd41d
Power optimization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2923.914 ; gain = 278.488 ; free physical = 245885 ; free virtual = 313678
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26200592 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 823cbe8b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245935 ; free virtual = 313728
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 823cbe8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245929 ; free virtual = 313722
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 823cbe8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245621 ; free virtual = 313414
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 823cbe8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245604 ; free virtual = 313397
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 823cbe8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245596 ; free virtual = 313389

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245596 ; free virtual = 313389
Ending Netlist Obfuscation Task | Checksum: 823cbe8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245593 ; free virtual = 313386
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2923.914 ; gain = 278.488 ; free physical = 245593 ; free virtual = 313386
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245590 ; free virtual = 313383
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1df2207b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245590 ; free virtual = 313383
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313379

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4997c31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245551 ; free virtual = 313345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e04c9efc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245506 ; free virtual = 313299

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e04c9efc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245504 ; free virtual = 313297
Phase 1 Placer Initialization | Checksum: e04c9efc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245501 ; free virtual = 313294

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a9969c41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245389 ; free virtual = 313182

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245279 ; free virtual = 313072

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15c3c4f05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245259 ; free virtual = 313053
Phase 2 Global Placement | Checksum: f07a2aa8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245243 ; free virtual = 313037

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f07a2aa8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245247 ; free virtual = 313041

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d54f920a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245289 ; free virtual = 313083

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 181a5cc20

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245289 ; free virtual = 313083

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b419205

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 245289 ; free virtual = 313083

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1acfa94db

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244857 ; free virtual = 312650

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e92c279d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244846 ; free virtual = 312639

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b08359c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244845 ; free virtual = 312638
Phase 3 Detail Placement | Checksum: 1b08359c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312637

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12abb2b6d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12abb2b6d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244819 ; free virtual = 312613
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.165. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a047e4a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244822 ; free virtual = 312615
Phase 4.1 Post Commit Optimization | Checksum: 1a047e4a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244829 ; free virtual = 312622

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a047e4a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244819 ; free virtual = 312612

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a047e4a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244826 ; free virtual = 312619

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244823 ; free virtual = 312616
Phase 4.4 Final Placement Cleanup | Checksum: 1060dee49

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244814 ; free virtual = 312607
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1060dee49

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244823 ; free virtual = 312616
Ending Placer Task | Checksum: 77e146d5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312630
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244835 ; free virtual = 312629
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244797 ; free virtual = 312591
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244774 ; free virtual = 312570
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 244759 ; free virtual = 312567
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 67245518 ConstDB: 0 ShapeSum: 10bcf1bd RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "zero1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "zero1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "zero2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "zero2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e9f3fde9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 247066 ; free virtual = 314855
Post Restoration Checksum: NetGraph: 8323db7c NumContArr: 66d0226d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e9f3fde9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 247059 ; free virtual = 314849

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e9f3fde9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 247006 ; free virtual = 314796

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e9f3fde9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 247022 ; free virtual = 314811
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 61b2456f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246887 ; free virtual = 314677
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.337  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10b064ddb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246889 ; free virtual = 314679

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a5ec9c80

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246840 ; free virtual = 314630

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1174
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 134f890b9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246499 ; free virtual = 314291
Phase 4 Rip-up And Reroute | Checksum: 134f890b9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246472 ; free virtual = 314264

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 134f890b9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246426 ; free virtual = 314218

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 134f890b9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246413 ; free virtual = 314205
Phase 5 Delay and Skew Optimization | Checksum: 134f890b9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246399 ; free virtual = 314191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b1393bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246303 ; free virtual = 314095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b1393bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246297 ; free virtual = 314089
Phase 6 Post Hold Fix | Checksum: 19b1393bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246290 ; free virtual = 314082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.20068 %
  Global Horizontal Routing Utilization  = 1.51935 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d5a35b19

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246289 ; free virtual = 314081

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d5a35b19

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246287 ; free virtual = 314079

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 198b7fcfb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246282 ; free virtual = 314075

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.649  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 198b7fcfb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246283 ; free virtual = 314075
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246318 ; free virtual = 314110

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246319 ; free virtual = 314111
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246319 ; free virtual = 314111
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246302 ; free virtual = 314099
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2923.914 ; gain = 0.000 ; free physical = 246211 ; free virtual = 314019
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2987.957 ; gain = 0.000 ; free physical = 246172 ; free virtual = 313964
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:08:58 2022...
