$date
	Wed Apr 10 22:51:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_0905 $end
$var wire 1 ! p $end
$var wire 1 " clock $end
$scope module clk $end
$var reg 1 " clk $end
$upscope $end
$scope module pls $end
$var wire 1 " clock $end
$var reg 1 ! signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
x!
$end
#12
1!
1"
#18
0!
#24
0"
#36
1!
1"
#42
0!
#48
0"
#60
1!
1"
#66
0!
#72
0"
#84
1!
1"
#90
0!
#96
0"
#108
1!
1"
#114
0!
#120
0"
#132
1!
1"
#138
0!
#144
0"
#156
1!
1"
#162
0!
#168
0"
#180
1!
1"
#186
0!
#192
0"
#204
1!
1"
#210
0!
#216
0"
#228
1!
1"
#234
0!
#240
0"
#252
1!
1"
#258
0!
#264
0"
#276
1!
1"
#282
0!
#288
0"
#300
1!
1"
#306
0!
#312
0"
#324
1!
1"
#330
0!
#336
0"
#348
1!
1"
#354
0!
#360
0"
#372
1!
1"
#378
0!
#384
0"
#396
1!
1"
#402
0!
#408
0"
#420
1!
1"
#426
0!
#432
0"
#444
1!
1"
#450
0!
#456
0"
#468
1!
1"
#474
0!
#480
0"
#492
1!
1"
#498
0!
#504
0"
#516
1!
1"
#522
0!
#528
0"
#540
1!
1"
#546
0!
#552
0"
#564
1!
1"
#570
0!
#576
0"
#588
1!
1"
#594
0!
#600
0"
#612
1!
1"
#618
0!
#624
0"
#636
1!
1"
#642
0!
#648
0"
#660
1!
1"
#666
0!
#672
0"
#684
1!
1"
#690
0!
#696
0"
#708
1!
1"
#714
0!
#720
0"
#732
1!
1"
#738
0!
#744
0"
#756
1!
1"
#762
0!
#768
0"
#780
1!
1"
#786
0!
#792
0"
#804
1!
1"
#810
0!
#816
0"
#828
1!
1"
#834
0!
#840
0"
#852
1!
1"
#858
0!
#864
0"
#876
1!
1"
#882
0!
#888
0"
#900
1!
1"
#906
0!
#912
0"
#924
1!
1"
#930
0!
#936
0"
#948
1!
1"
#954
0!
#960
0"
#972
1!
1"
#978
0!
#984
0"
#996
1!
1"
#1000
