
../blackbird_a7_debug_bin/target.elf:     file format elf32-sparc


Disassembly of section .start_text:

c0a00000 <__bin_table_start>:
c0a00000:	c0 a0 01 00 	sta  %g0, [ %g0 ] (8)
c0a00004:	00 05 c9 28 	unimp  0x5c928
c0a00008:	de ad be ef 	unknown
c0a0000c:	de ad be ef 	unknown
c0a00010:	de ad be ef 	unknown
c0a00014:	de ad be ef 	unknown
c0a00018:	de ad be ef 	unknown
c0a0001c:	de ad be ef 	unknown
c0a00020:	c0 a0 01 00 	sta  %g0, [ %g0 ] (8)
c0a00024:	00 03 3c d8 	unimp  0x33cd8
c0a00028:	de ad be ef 	unknown
c0a0002c:	de ad be ef 	unknown
c0a00030:	de ad be ef 	unknown
c0a00034:	de ad be ef 	unknown
c0a00038:	de ad be ef 	unknown
c0a0003c:	de ad be ef 	unknown
c0a00040:	c0 a3 3d d8 	unknown
c0a00044:	00 00 b1 44 	unimp  0xb144
c0a00048:	de ad be ef 	unknown
c0a0004c:	de ad be ef 	unknown
c0a00050:	de ad be ef 	unknown
c0a00054:	de ad be ef 	unknown
c0a00058:	de ad be ef 	unknown
c0a0005c:	de ad be ef 	unknown
c0a00060:	c0 a3 ef 1c 	unknown
c0a00064:	00 00 15 38 	unimp  0x1538
c0a00068:	de ad be ef 	unknown
c0a0006c:	de ad be ef 	unknown
c0a00070:	de ad be ef 	unknown
c0a00074:	de ad be ef 	unknown
c0a00078:	de ad be ef 	unknown
c0a0007c:	de ad be ef 	unknown
c0a00080:	c0 a4 04 54 	sta  %g0, [ %l0 + %l4 ] (34)
c0a00084:	00 01 c5 d4 	unimp  0x1c5d4
c0a00088:	de ad be ef 	unknown
c0a0008c:	de ad be ef 	unknown
c0a00090:	de ad be ef 	unknown
c0a00094:	de ad be ef 	unknown
c0a00098:	de ad be ef 	unknown
c0a0009c:	de ad be ef 	unknown
	...

c0a00100 <__bb_fw_start>:
c0a00100:	82 10 20 01 	mov  1, %g1
c0a00104:	11 30 28 00 	sethi  %hi(0xc0a00000), %o0
c0a00108:	81 90 00 01 	wr  %g1, %wim
c0a0010c:	0f 20 00 00 	sethi  %hi(0x80000000), %g7
c0a00110:	01 00 00 00 	nop 
c0a00114:	90 12 21 44 	or  %o0, 0x144, %o0

c0a00118 <LEON_CPUInitStackAndCall>:
c0a00118:	82 10 2f 9f 	mov  0xf9f, %g1
c0a0011c:	86 10 00 08 	mov  %o0, %g3
c0a00120:	81 88 00 01 	wr  %g1, %psr
c0a00124:	05 28 40 20 	sethi  %hi(0xa1008000), %g2
c0a00128:	84 10 a1 50 	or  %g2, 0x150, %g2	! a1008150 <__stack_end>
c0a0012c:	01 00 00 00 	nop 
c0a00130:	90 10 00 09 	mov  %o1, %o0
c0a00134:	bc 10 00 02 	mov  %g2, %fp
c0a00138:	9c 10 00 02 	mov  %g2, %sp
c0a0013c:	9f c0 c0 00 	call  %g3
c0a00140:	01 00 00 00 	nop 

c0a00144 <start2>:
c0a00144:	03 28 00 00 	sethi  %hi(0xa0000000), %g1
c0a00148:	81 98 00 01 	wr  %g1, %tbr
c0a0014c:	c0 21 e0 90 	clr  [ %g7 + 0x90 ]
c0a00150:	13 30 28 00 	sethi  %hi(0xc0a00000), %o1
c0a00154:	11 28 00 00 	sethi  %hi(0xa0000000), %o0
c0a00158:	92 12 62 10 	or  %o1, 0x210, %o1
c0a0015c:	90 12 20 00 	mov  %o0, %o0
c0a00160:	15 00 00 58 	sethi  %hi(0x16000), %o2
c0a00164:	94 12 a1 f8 	or  %o2, 0x1f8, %o2	! 161f8 <__ftext_size>
c0a00168:	40 00 9b 03 	call  c0a26d74 <__load_start_rexstext>
c0a0016c:	01 00 00 00 	nop 
c0a00170:	13 00 00 00 	sethi  %hi(0), %o1
c0a00174:	11 00 00 00 	sethi  %hi(0), %o0
c0a00178:	92 12 60 00 	mov  %o1, %o1
c0a0017c:	90 12 20 00 	mov  %o0, %o0
c0a00180:	15 00 00 00 	sethi  %hi(0), %o2
c0a00184:	94 12 a0 00 	mov  %o2, %o2	! 0 <__lex_srodata_size>
c0a00188:	40 00 9a fb 	call  c0a26d74 <__load_start_rexstext>
c0a0018c:	01 00 00 00 	nop 
c0a00190:	13 30 28 b4 	sethi  %hi(0xc0a2d000), %o1
c0a00194:	11 28 40 1c 	sethi  %hi(0xa1007000), %o0
c0a00198:	92 12 61 54 	or  %o1, 0x154, %o1
c0a0019c:	90 12 22 50 	or  %o0, 0x250, %o0
c0a001a0:	15 00 00 01 	sethi  %hi(0x400), %o2
c0a001a4:	94 12 a1 e4 	or  %o2, 0x1e4, %o2	! 5e4 <__data_size>
c0a001a8:	40 00 9a f3 	call  c0a26d74 <__load_start_rexstext>
c0a001ac:	01 00 00 00 	nop 
c0a001b0:	13 30 28 aa 	sethi  %hi(0xc0a2a800), %o1
c0a001b4:	11 28 00 7d 	sethi  %hi(0xa001f400), %o0
c0a001b8:	92 12 61 24 	or  %o1, 0x124, %o1
c0a001bc:	90 12 23 20 	or  %o0, 0x320, %o0
c0a001c0:	15 00 00 09 	sethi  %hi(0x2400), %o2
c0a001c4:	94 12 a2 c4 	or  %o2, 0x2c4, %o2	! 26c4 <__rodata_size>
c0a001c8:	40 00 9a eb 	call  c0a26d74 <__load_start_rexstext>
c0a001cc:	01 00 00 00 	nop 
c0a001d0:	11 28 40 00 	sethi  %hi(0xa1000000), %o0
c0a001d4:	90 12 20 00 	mov  %o0, %o0	! a1000000 <UlpCoreStatU8data.lto_priv.741>
c0a001d8:	92 10 00 00 	mov  %g0, %o1
c0a001dc:	15 00 00 1c 	sethi  %hi(0x7000), %o2
c0a001e0:	94 12 a2 58 	or  %o2, 0x258, %o2	! 7258 <__bss_size>
c0a001e4:	40 00 9a fc 	call  c0a26dd4 <flashmemset>
c0a001e8:	01 00 00 00 	nop 
c0a001ec:	83 48 00 00 	rd  %psr, %g1
c0a001f0:	82 10 60 20 	or  %g1, 0x20, %g1
c0a001f4:	81 88 00 01 	wr  %g1, %psr
c0a001f8:	03 28 00 52 	sethi  %hi(0xa0014800), %g1
c0a001fc:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a00149b0 <imain>

c0a00200 <call_C_forever>:
c0a00200:	9f c0 40 00 	call  %g1
c0a00204:	01 00 00 00 	nop 
c0a00208:	10 bf ff fe 	b  c0a00200 <call_C_forever>
c0a0020c:	82 10 00 08 	mov  %o0, %g1

Disassembly of section .ftext:

a0000000 <_LEON_TrapHandler>:
a0000000:	a8 10 00 01 	mov  %g1, %l4
a0000004:	a1 48 00 00 	rd  %psr, %l0
a0000008:	82 14 2f 20 	or  %l0, 0xf20, %g1
a000000c:	81 88 00 01 	wr  %g1, %psr
a0000010:	aa 10 00 02 	mov  %g2, %l5
a0000014:	ac 10 00 03 	mov  %g3, %l6
a0000018:	ae 10 00 04 	mov  %g4, %l7
a000001c:	8b 40 00 00 	rd  %y, %g5
a0000020:	85 58 00 00 	rd  %tbr, %g2
a0000024:	84 08 af f0 	and  %g2, 0xff0, %g2
a0000028:	a7 30 a0 04 	srl  %g2, 4, %l3
a000002c:	85 30 a0 02 	srl  %g2, 2, %g2
a0000030:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0000034:	82 10 63 84 	or  %g1, 0x384, %g1	! a1007784 <_LEON_isrs>
a0000038:	82 10 63 84 	or  %g1, 0x384, %g1
a000003c:	80 a4 e0 80 	cmp  %l3, 0x80
a0000040:	16 80 00 15 	bge  a0000094 <_LEON_softTrap>
a0000044:	01 00 00 00 	nop 
a0000048:	84 00 40 02 	add  %g1, %g2, %g2
a000004c:	c4 00 80 00 	ld  [ %g2 ], %g2
a0000050:	9f c0 80 00 	call  %g2
a0000054:	9c 10 00 1e 	mov  %fp, %sp
a0000058:	84 a4 e0 10 	subcc  %l3, 0x10, %g2
a000005c:	82 10 20 01 	mov  1, %g1
a0000060:	04 80 00 03 	ble  a000006c <_LEON_TrapHandler+0x6c>
a0000064:	83 28 40 02 	sll  %g1, %g2, %g1
a0000068:	c2 21 e0 9c 	st  %g1, [ %g7 + 0x9c ]
a000006c:	81 88 00 10 	wr  %l0, %psr
a0000070:	82 10 00 14 	mov  %l4, %g1
a0000074:	84 10 00 15 	mov  %l5, %g2
a0000078:	86 10 00 16 	mov  %l6, %g3
a000007c:	88 10 00 17 	mov  %l7, %g4
a0000080:	81 80 00 05 	wr  %g5, %y
a0000084:	81 c4 40 00 	jmp  %l1
a0000088:	81 cc 80 00 	rett  %l2

a000008c <LEON_UninitializedISR>:
a000008c:	10 80 00 00 	b  a000008c <LEON_UninitializedISR>
a0000090:	01 00 00 00 	nop 

a0000094 <_LEON_softTrap>:
a0000094:	b0 0e 2f 00 	and  %i0, 0xf00, %i0
a0000098:	82 2c 2f 00 	andn  %l0, 0xf00, %g1
a000009c:	84 16 00 01 	or  %i0, %g1, %g2
a00000a0:	81 88 00 02 	wr  %g2, %psr
a00000a4:	b0 0c 2f 00 	and  %l0, 0xf00, %i0
a00000a8:	82 10 00 14 	mov  %l4, %g1
a00000ac:	84 10 00 15 	mov  %l5, %g2
a00000b0:	86 10 00 16 	mov  %l6, %g3
a00000b4:	88 10 00 17 	mov  %l7, %g4
a00000b8:	81 80 00 05 	wr  %g5, %y
a00000bc:	81 c4 80 00 	jmp  %l2
a00000c0:	81 cc a0 04 	rett  %l2 + 4

a00000c4 <PacketizeSendData.lto_priv.268>:
a00000c4:	9d e3 bf d8 	save  %sp, -40, %sp
a00000c8:	82 10 20 01 	mov  1, %g1
a00000cc:	85 2e 20 02 	sll  %i0, 2, %g2
a00000d0:	c2 2f bf f8 	stb  %g1, [ %fp + -8 ]
a00000d4:	83 2e 20 04 	sll  %i0, 4, %g1
a00000d8:	82 20 40 02 	sub  %g1, %g2, %g1
a00000dc:	b0 00 40 18 	add  %g1, %i0, %i0
a00000e0:	03 28 40 19 	sethi  %hi(0xa1006400), %g1
a00000e4:	87 2e 20 02 	sll  %i0, 2, %g3
a00000e8:	82 10 63 ec 	or  %g1, 0x3ec, %g1
a00000ec:	88 00 e0 18 	add  %g3, 0x18, %g4
a00000f0:	f2 2f bf fa 	stb  %i1, [ %fp + -6 ]
a00000f4:	92 07 bf f8 	add  %fp, -8, %o1
a00000f8:	b2 01 00 01 	add  %g4, %g1, %i1
a00000fc:	c0 2f bf f9 	clrb  [ %fp + -7 ]
a0000100:	90 10 00 19 	mov  %i1, %o0
a0000104:	f4 2f bf fb 	stb  %i2, [ %fp + -5 ]
a0000108:	94 10 20 05 	mov  5, %o2
a000010c:	40 00 03 bb 	call  a0000ff8 <UartfifoCopy>
a0000110:	f8 2f bf fc 	stb  %i4, [ %fp + -4 ]
a0000114:	94 10 00 1c 	mov  %i4, %o2
a0000118:	92 10 00 1b 	mov  %i3, %o1
a000011c:	40 00 03 b7 	call  a0000ff8 <UartfifoCopy>
a0000120:	90 10 00 19 	mov  %i1, %o0
a0000124:	92 10 20 04 	mov  4, %o1
a0000128:	40 00 03 aa 	call  a0000fd0 <UartfifoWrite>
a000012c:	90 10 00 19 	mov  %i1, %o0
a0000130:	40 00 02 d7 	call  a0000c8c <UART_PollingModeDoWork>
a0000134:	01 00 00 00 	nop 
a0000138:	81 c7 e0 08 	ret 
a000013c:	81 e8 00 00 	restore 

a0000140 <UART_processPacket.lto_priv.277>:
a0000140:	9d e3 bf d8 	save  %sp, -40, %sp
a0000144:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a0000148:	bb 2e a0 02 	sll  %i2, 2, %i5
a000014c:	83 2e a0 04 	sll  %i2, 4, %g1
a0000150:	37 28 40 19 	sethi  %hi(0xa1006400), %i3
a0000154:	84 20 40 1d 	sub  %g1, %i5, %g2
a0000158:	b6 16 e3 ec 	or  %i3, 0x3ec, %i3
a000015c:	ba 00 80 1a 	add  %g2, %i2, %i5
a0000160:	b9 2f 60 02 	sll  %i5, 2, %i4
a0000164:	86 06 c0 1c 	add  %i3, %i4, %g3
a0000168:	b8 00 e0 24 	add  %g3, 0x24, %i4
a000016c:	40 00 03 cc 	call  a000109c <UartfifoRead>
a0000170:	90 10 00 1c 	mov  %i4, %o0
a0000174:	40 00 03 ca 	call  a000109c <UartfifoRead>
a0000178:	90 10 00 1c 	mov  %i4, %o0
a000017c:	40 00 03 c8 	call  a000109c <UartfifoRead>
a0000180:	90 10 00 1c 	mov  %i4, %o0
a0000184:	a4 10 00 08 	mov  %o0, %l2
a0000188:	a2 0a 20 ff 	and  %o0, 0xff, %l1
a000018c:	40 00 03 c4 	call  a000109c <UartfifoRead>
a0000190:	90 10 00 1c 	mov  %i4, %o0
a0000194:	a0 10 00 08 	mov  %o0, %l0
a0000198:	ac 0a 20 ff 	and  %o0, 0xff, %l6
a000019c:	40 00 03 c0 	call  a000109c <UartfifoRead>
a00001a0:	90 10 00 1c 	mov  %i4, %o0
a00001a4:	80 a2 20 00 	cmp  %o0, 0
a00001a8:	12 80 00 03 	bne  a00001b4 <UART_processPacket.lto_priv.277+0x74>
a00001ac:	aa 10 00 08 	mov  %o0, %l5
a00001b0:	aa 10 21 00 	mov  0x100, %l5
a00001b4:	af 2f 60 02 	sll  %i5, 2, %l7
a00001b8:	90 10 00 1c 	mov  %i4, %o0
a00001bc:	40 00 03 77 	call  a0000f98 <UartfifoSpaceAvail>
a00001c0:	ae 06 c0 17 	add  %i3, %l7, %l7
a00001c4:	e8 15 e0 28 	lduh  [ %l7 + 0x28 ], %l4
a00001c8:	a7 2d 60 10 	sll  %l5, 0x10, %l3
a00001cc:	89 2d 20 10 	sll  %l4, 0x10, %g4
a00001d0:	83 34 e0 10 	srl  %l3, 0x10, %g1
a00001d4:	93 31 20 10 	srl  %g4, 0x10, %o1
a00001d8:	91 2a 20 10 	sll  %o0, 0x10, %o0
a00001dc:	95 32 20 10 	srl  %o0, 0x10, %o2
a00001e0:	96 22 40 0a 	sub  %o1, %o2, %o3
a00001e4:	80 a2 c0 01 	cmp  %o3, %g1
a00001e8:	06 80 00 9a 	bl  a0000450 <UART_processPacket.lto_priv.277+0x310>
a00001ec:	19 3e 88 04 	sethi  %hi(0xfa201000), %o4
a00001f0:	da 15 e0 2c 	lduh  [ %l7 + 0x2c ], %o5
a00001f4:	f2 15 e0 2a 	lduh  [ %l7 + 0x2a ], %i1
a00001f8:	80 a3 40 19 	cmp  %o5, %i1
a00001fc:	9e 10 00 0d 	mov  %o5, %o7
a0000200:	c4 05 e0 24 	ld  [ %l7 + 0x24 ], %g2
a0000204:	0a 80 00 08 	bcs  a0000224 <UART_processPacket.lto_priv.277+0xe4>
a0000208:	33 28 40 07 	sethi  %hi(0xa1001c00), %i1
a000020c:	86 25 00 0d 	sub  %l4, %o5, %g3
a0000210:	a9 28 e0 10 	sll  %g3, 0x10, %l4
a0000214:	a9 35 20 10 	srl  %l4, 0x10, %l4
a0000218:	80 a0 40 14 	cmp  %g1, %l4
a000021c:	38 80 00 06 	bgu,a   a0000234 <UART_processPacket.lto_priv.277+0xf4>
a0000220:	94 10 00 14 	mov  %l4, %o2
a0000224:	94 10 00 01 	mov  %g1, %o2
a0000228:	92 00 80 0f 	add  %g2, %o7, %o1
a000022c:	10 80 00 0b 	b  a0000258 <UART_processPacket.lto_priv.277+0x118>
a0000230:	90 16 63 60 	or  %i1, 0x360, %o0
a0000234:	92 00 80 0d 	add  %g2, %o5, %o1
a0000238:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a000023c:	40 00 00 9b 	call  a00004a8 <memcpy>
a0000240:	90 16 63 60 	or  %i1, 0x360, %o0
a0000244:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
a0000248:	d2 05 e0 24 	ld  [ %l7 + 0x24 ], %o1
a000024c:	88 16 63 60 	or  %i1, 0x360, %g4
a0000250:	94 20 40 14 	sub  %g1, %l4, %o2
a0000254:	90 01 00 14 	add  %g4, %l4, %o0
a0000258:	40 00 00 94 	call  a00004a8 <memcpy>
a000025c:	01 00 00 00 	nop 
a0000260:	83 2f 60 02 	sll  %i5, 2, %g1
a0000264:	82 06 c0 01 	add  %i3, %g1, %g1
a0000268:	ee 10 60 2c 	lduh  [ %g1 + 0x2c ], %l7
a000026c:	d2 10 60 28 	lduh  [ %g1 + 0x28 ], %o1
a0000270:	aa 05 c0 15 	add  %l7, %l5, %l5
a0000274:	90 02 7f ff 	add  %o1, -1, %o0
a0000278:	94 0d 40 08 	and  %l5, %o0, %o2
a000027c:	d4 30 60 2c 	sth  %o2, [ %g1 + 0x2c ]
a0000280:	2f 28 40 1c 	sethi  %hi(0xa1007000), %l7
a0000284:	80 a4 20 ff 	cmp  %l0, 0xff
a0000288:	02 80 00 39 	be  a000036c <UART_processPacket.lto_priv.277+0x22c>
a000028c:	c6 0d e2 1e 	ldub  [ %l7 + 0x21e ], %g3
a0000290:	17 28 40 1a 	sethi  %hi(0xa1006800), %o3
a0000294:	98 10 00 03 	mov  %g3, %o4
a0000298:	84 12 e1 04 	or  %o3, 0x104, %g2
a000029c:	a8 0c 60 ff 	and  %l1, 0xff, %l4
a00002a0:	aa 10 00 02 	mov  %g2, %l5
a00002a4:	92 0b 20 ff 	and  %o4, 0xff, %o1
a00002a8:	80 a2 60 ff 	cmp  %o1, 0xff
a00002ac:	02 80 00 30 	be  a000036c <UART_processPacket.lto_priv.277+0x22c>
a00002b0:	83 2a 60 03 	sll  %o1, 3, %g1
a00002b4:	c8 08 80 01 	ldub  [ %g2 + %g1 ], %g4
a00002b8:	80 a5 00 04 	cmp  %l4, %g4
a00002bc:	12 80 00 29 	bne  a0000360 <UART_processPacket.lto_priv.277+0x220>
a00002c0:	96 10 00 15 	mov  %l5, %o3
a00002c4:	94 00 80 01 	add  %g2, %g1, %o2
a00002c8:	d0 0a a0 01 	ldub  [ %o2 + 1 ], %o0
a00002cc:	80 a5 80 08 	cmp  %l6, %o0
a00002d0:	32 80 00 25 	bne,a   a0000364 <UART_processPacket.lto_priv.277+0x224>
a00002d4:	82 05 40 01 	add  %l5, %g1, %g1
a00002d8:	a2 08 e0 ff 	and  %g3, 0xff, %l1
a00002dc:	80 a4 40 09 	cmp  %l1, %o1
a00002e0:	12 80 00 0a 	bne  a0000308 <UART_processPacket.lto_priv.277+0x1c8>
a00002e4:	da 02 a0 04 	ld  [ %o2 + 4 ], %o5
a00002e8:	ea 0a a0 02 	ldub  [ %o2 + 2 ], %l5
a00002ec:	a8 0d 60 ff 	and  %l5, 0xff, %l4
a00002f0:	80 a5 20 ff 	cmp  %l4, 0xff
a00002f4:	22 80 00 02 	be,a   a00002fc <UART_processPacket.lto_priv.277+0x1bc>
a00002f8:	aa 10 3f ff 	mov  -1, %l5
a00002fc:	ea 2d e2 1e 	stb  %l5, [ %l7 + 0x21e ]
a0000300:	10 80 00 10 	b  a0000340 <UART_processPacket.lto_priv.277+0x200>
a0000304:	82 02 c0 01 	add  %o3, %g1, %g1
a0000308:	86 08 e0 ff 	and  %g3, 0xff, %g3
a000030c:	80 a0 e0 ff 	cmp  %g3, 0xff
a0000310:	22 80 00 12 	be,a   a0000358 <UART_processPacket.lto_priv.277+0x218>
a0000314:	31 3e 48 00 	sethi  %hi(0xf9200000), %i0
a0000318:	b5 28 e0 03 	sll  %g3, 3, %i2
a000031c:	9e 02 c0 1a 	add  %o3, %i2, %o7
a0000320:	c6 0b e0 02 	ldub  [ %o7 + 2 ], %g3
a0000324:	84 08 e0 ff 	and  %g3, 0xff, %g2
a0000328:	80 a2 40 02 	cmp  %o1, %g2
a000032c:	12 bf ff f8 	bne  a000030c <UART_processPacket.lto_priv.277+0x1cc>
a0000330:	86 08 e0 ff 	and  %g3, 0xff, %g3
a0000334:	82 02 c0 01 	add  %o3, %g1, %g1
a0000338:	d2 08 60 02 	ldub  [ %g1 + 2 ], %o1
a000033c:	d2 2b e0 02 	stb  %o1, [ %o7 + 2 ]
a0000340:	2f 28 40 1c 	sethi  %hi(0xa1007000), %l7
a0000344:	ec 0d e2 1d 	ldub  [ %l7 + 0x21d ], %l6	! a100721d <freeResponses>
a0000348:	ec 28 60 02 	stb  %l6, [ %g1 + 2 ]
a000034c:	82 10 00 0d 	mov  %o5, %g1
a0000350:	10 80 00 28 	b  a00003f0 <UART_processPacket.lto_priv.277+0x2b0>
a0000354:	d8 2d e2 1d 	stb  %o4, [ %l7 + 0x21d ]
a0000358:	40 00 33 0e 	call  a000cf90 <_iassert>
a000035c:	90 16 22 07 	or  %i0, 0x207, %o0
a0000360:	82 05 40 01 	add  %l5, %g1, %g1
a0000364:	10 bf ff d0 	b  a00002a4 <UART_processPacket.lto_priv.277+0x164>
a0000368:	d8 08 60 02 	ldub  [ %g1 + 2 ], %o4
a000036c:	82 8e 20 ff 	andcc  %i0, 0xff, %g1
a0000370:	02 80 00 07 	be  a000038c <UART_processPacket.lto_priv.277+0x24c>
a0000374:	80 a0 60 01 	cmp  %g1, 1
a0000378:	22 80 00 09 	be,a   a000039c <UART_processPacket.lto_priv.277+0x25c>
a000037c:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0000380:	21 3e 08 01 	sethi  %hi(0xf8200400), %l0
a0000384:	40 00 33 03 	call  a000cf90 <_iassert>
a0000388:	90 14 20 07 	or  %l0, 7, %o0	! f8200407 <curr_flash_pos+0x377a39df>
a000038c:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0000390:	ac 10 20 0a 	mov  0xa, %l6
a0000394:	10 80 00 04 	b  a00003a4 <UART_processPacket.lto_priv.277+0x264>
a0000398:	82 10 60 5c 	or  %g1, 0x5c, %g1
a000039c:	ac 10 20 0b 	mov  0xb, %l6
a00003a0:	82 10 60 ac 	or  %g1, 0xac, %g1
a00003a4:	9e 10 20 00 	clr  %o7
a00003a8:	80 a3 c0 16 	cmp  %o7, %l6
a00003ac:	16 80 00 09 	bge  a00003d0 <UART_processPacket.lto_priv.277+0x290>
a00003b0:	98 10 00 01 	mov  %g1, %o4
a00003b4:	82 00 60 08 	add  %g1, 8, %g1
a00003b8:	da 08 7f f8 	ldub  [ %g1 + -8 ], %o5
a00003bc:	80 a4 40 0d 	cmp  %l1, %o5
a00003c0:	12 bf ff fa 	bne  a00003a8 <UART_processPacket.lto_priv.277+0x268>
a00003c4:	9e 03 e0 01 	inc  %o7
a00003c8:	10 80 00 0a 	b  a00003f0 <UART_processPacket.lto_priv.277+0x2b0>
a00003cc:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
a00003d0:	23 3e c8 00 	sethi  %hi(0xfb200000), %l1
a00003d4:	96 10 00 10 	mov  %l0, %o3
a00003d8:	94 10 00 1a 	mov  %i2, %o2
a00003dc:	92 10 00 12 	mov  %l2, %o1
a00003e0:	40 00 01 f9 	call  a0000bc4 <_ilog>
a00003e4:	90 14 63 02 	or  %l1, 0x302, %o0
a00003e8:	10 80 00 0b 	b  a0000414 <UART_processPacket.lto_priv.277+0x2d4>
a00003ec:	21 3e 48 04 	sethi  %hi(0xf9201000), %l0
a00003f0:	80 a0 60 00 	cmp  %g1, 0
a00003f4:	02 80 00 07 	be  a0000410 <UART_processPacket.lto_priv.277+0x2d0>
a00003f8:	96 10 00 10 	mov  %l0, %o3
a00003fc:	95 34 e0 10 	srl  %l3, 0x10, %o2
a0000400:	92 16 63 60 	or  %i1, 0x360, %o1
a0000404:	9f c0 40 00 	call  %g1
a0000408:	90 10 20 00 	clr  %o0
a000040c:	30 80 00 05 	b,a   a0000420 <UART_processPacket.lto_priv.277+0x2e0>
a0000410:	21 3e 48 04 	sethi  %hi(0xf9201000), %l0
a0000414:	92 10 00 12 	mov  %l2, %o1
a0000418:	40 00 01 eb 	call  a0000bc4 <_ilog>
a000041c:	90 14 21 02 	or  %l0, 0x102, %o0
a0000420:	40 00 03 1f 	call  a000109c <UartfifoRead>
a0000424:	90 10 00 1c 	mov  %i4, %o0
a0000428:	40 00 0a 2b 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a000042c:	90 0e 20 ff 	and  %i0, 0xff, %o0
a0000430:	a5 2f 60 02 	sll  %i5, 2, %l2
a0000434:	a6 06 c0 12 	add  %i3, %l2, %l3
a0000438:	c2 04 e0 30 	ld  [ %l3 + 0x30 ], %g1
a000043c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a0000440:	40 00 16 83 	call  a0005e4c <CALLBACK_Schedule>
a0000444:	90 07 bf fc 	add  %fp, -4, %o0
a0000448:	81 c7 e0 08 	ret 
a000044c:	81 e8 00 00 	restore 
a0000450:	94 10 00 01 	mov  %g1, %o2
a0000454:	92 10 00 1a 	mov  %i2, %o1
a0000458:	40 00 01 db 	call  a0000bc4 <_ilog>
a000045c:	90 13 22 02 	or  %o4, 0x202, %o0
a0000460:	30 bf ff f0 	b,a   a0000420 <UART_processPacket.lto_priv.277+0x2e0>

a0000464 <LEON_TimerWaitMicroSec>:
a0000464:	9d e3 bf e0 	save  %sp, -32, %sp
a0000468:	40 00 0a 80 	call  a0002e68 <LEON_TimerRead>
a000046c:	39 00 3f ff 	sethi  %hi(0xfffc00), %i4
a0000470:	b8 17 23 ff 	or  %i4, 0x3ff, %i4	! ffffff <__target_size+0xfa36d7>
a0000474:	ba 10 00 08 	mov  %o0, %i5
a0000478:	40 00 0a 7c 	call  a0002e68 <LEON_TimerRead>
a000047c:	01 00 00 00 	nop 
a0000480:	80 a7 40 08 	cmp  %i5, %o0
a0000484:	1a 80 00 03 	bcc  a0000490 <LEON_TimerWaitMicroSec+0x2c>
a0000488:	82 10 00 1d 	mov  %i5, %g1
a000048c:	82 07 40 1c 	add  %i5, %i4, %g1
a0000490:	82 20 40 08 	sub  %g1, %o0, %g1
a0000494:	80 a6 00 01 	cmp  %i0, %g1
a0000498:	18 bf ff f8 	bgu  a0000478 <LEON_TimerWaitMicroSec+0x14>
a000049c:	01 00 00 00 	nop 
a00004a0:	81 c7 e0 08 	ret 
a00004a4:	81 e8 00 00 	restore 

a00004a8 <memcpy>:
a00004a8:	82 12 00 09 	or  %o0, %o1, %g1
a00004ac:	80 88 60 03 	btst  3, %g1
a00004b0:	12 80 00 0c 	bne  a00004e0 <memcpy+0x38>
a00004b4:	84 10 00 08 	mov  %o0, %g2
a00004b8:	83 32 a0 02 	srl  %o2, 2, %g1
a00004bc:	80 a0 60 00 	cmp  %g1, 0
a00004c0:	02 80 00 09 	be  a00004e4 <memcpy+0x3c>
a00004c4:	82 10 20 00 	clr  %g1
a00004c8:	c2 02 40 00 	ld  [ %o1 ], %g1
a00004cc:	c2 20 80 00 	st  %g1, [ %g2 ]
a00004d0:	92 02 60 04 	add  %o1, 4, %o1
a00004d4:	84 00 a0 04 	add  %g2, 4, %g2
a00004d8:	10 bf ff f8 	b  a00004b8 <memcpy+0x10>
a00004dc:	94 02 bf fc 	add  %o2, -4, %o2
a00004e0:	82 10 20 00 	clr  %g1
a00004e4:	80 a0 40 0a 	cmp  %g1, %o2
a00004e8:	02 80 00 06 	be  a0000500 <memcpy+0x58>
a00004ec:	01 00 00 00 	nop 
a00004f0:	c6 0a 40 01 	ldub  [ %o1 + %g1 ], %g3
a00004f4:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
a00004f8:	10 bf ff fb 	b  a00004e4 <memcpy+0x3c>
a00004fc:	82 00 60 01 	inc  %g1
a0000500:	81 c3 e0 08 	retl 
a0000504:	01 00 00 00 	nop 

a0000508 <memset>:
a0000508:	9a 10 00 09 	mov  %o1, %o5
a000050c:	82 10 00 08 	mov  %o0, %g1
a0000510:	80 a2 a0 00 	cmp  %o2, 0
a0000514:	02 80 00 1e 	be  a000058c <memset+0x84>
a0000518:	80 88 60 03 	btst  3, %g1
a000051c:	22 80 00 06 	be,a   a0000534 <memset+0x2c>
a0000520:	92 0a 60 ff 	and  %o1, 0xff, %o1
a0000524:	da 28 40 00 	stb  %o5, [ %g1 ]
a0000528:	94 02 bf ff 	add  %o2, -1, %o2
a000052c:	10 bf ff f9 	b  a0000510 <memset+0x8>
a0000530:	82 00 60 01 	inc  %g1
a0000534:	87 2a 60 08 	sll  %o1, 8, %g3
a0000538:	89 2a 60 10 	sll  %o1, 0x10, %g4
a000053c:	85 2a 60 18 	sll  %o1, 0x18, %g2
a0000540:	88 11 00 02 	or  %g4, %g2, %g4
a0000544:	92 11 00 09 	or  %g4, %o1, %o1
a0000548:	92 10 c0 09 	or  %g3, %o1, %o1
a000054c:	86 10 00 01 	mov  %g1, %g3
a0000550:	84 22 80 03 	sub  %o2, %g3, %g2
a0000554:	88 00 40 02 	add  %g1, %g2, %g4
a0000558:	85 31 20 02 	srl  %g4, 2, %g2
a000055c:	80 a0 a0 00 	cmp  %g2, 0
a0000560:	02 80 00 06 	be  a0000578 <memset+0x70>
a0000564:	80 a1 00 02 	cmp  %g4, %g2
a0000568:	d2 20 c0 00 	st  %o1, [ %g3 ]
a000056c:	10 bf ff f9 	b  a0000550 <memset+0x48>
a0000570:	86 00 e0 04 	add  %g3, 4, %g3
a0000574:	80 a1 00 02 	cmp  %g4, %g2
a0000578:	02 80 00 05 	be  a000058c <memset+0x84>
a000057c:	01 00 00 00 	nop 
a0000580:	da 28 c0 02 	stb  %o5, [ %g3 + %g2 ]
a0000584:	10 bf ff fc 	b  a0000574 <memset+0x6c>
a0000588:	84 00 a0 01 	inc  %g2
a000058c:	81 c3 e0 08 	retl 
a0000590:	01 00 00 00 	nop 

a0000594 <MdioIndirectWriteSync.constprop.7>:
a0000594:	9d e3 bf e0 	save  %sp, -32, %sp
a0000598:	3b 28 40 0d 	sethi  %hi(0xa1003400), %i5
a000059c:	ba 17 60 14 	or  %i5, 0x14, %i5	! a1003414 <mdioContext.lto_priv.378>
a00005a0:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a00005a4:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a00005a8:	84 08 ff fe 	and  %g3, -2, %g2
a00005ac:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a00005b0:	09 28 40 0d 	sethi  %hi(0xa1003400), %g4
a00005b4:	90 11 20 2c 	or  %g4, 0x2c, %o0	! a100342c <mdio.lto_priv.379>
a00005b8:	d2 02 20 60 	ld  [ %o0 + 0x60 ], %o1
a00005bc:	d4 02 20 64 	ld  [ %o0 + 0x64 ], %o2
a00005c0:	80 a2 40 0a 	cmp  %o1, %o2
a00005c4:	12 80 00 3b 	bne  a00006b0 <MdioIndirectWriteSync.constprop.7+0x11c>
a00005c8:	05 3e 06 01 	sethi  %hi(0xf8180400), %g2
a00005cc:	17 28 40 18 	sethi  %hi(0xa1006000), %o3
a00005d0:	d8 02 e3 68 	ld  [ %o3 + 0x368 ], %o4	! a1006368 <bb_top_registers.lto_priv.171>
a00005d4:	da 03 20 40 	ld  [ %o4 + 0x40 ], %o5
a00005d8:	9e 0b 7f ef 	and  %o5, -17, %o7
a00005dc:	de 23 20 40 	st  %o7, [ %o4 + 0x40 ]
a00005e0:	07 00 10 00 	sethi  %hi(0x400000), %g3
a00005e4:	f6 00 60 08 	ld  [ %g1 + 8 ], %i3
a00005e8:	39 00 7c 00 	sethi  %hi(0x1f00000), %i4
a00005ec:	84 2e c0 1c 	andn  %i3, %i4, %g2
a00005f0:	88 10 80 03 	or  %g2, %g3, %g4
a00005f4:	c8 20 60 08 	st  %g4, [ %g1 + 8 ]
a00005f8:	b0 0e 20 1f 	and  %i0, 0x1f, %i0
a00005fc:	d2 00 60 08 	ld  [ %g1 + 8 ], %o1
a0000600:	91 2e 20 0c 	sll  %i0, 0xc, %o0
a0000604:	15 00 00 7c 	sethi  %hi(0x1f000), %o2
a0000608:	96 2a 40 0a 	andn  %o1, %o2, %o3
a000060c:	98 12 c0 08 	or  %o3, %o0, %o4
a0000610:	d8 20 60 08 	st  %o4, [ %g1 + 8 ]
a0000614:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
a0000618:	9e 0b 7c ff 	and  %o5, -769, %o7
a000061c:	de 20 60 08 	st  %o7, [ %g1 + 8 ]
a0000620:	f6 00 60 08 	ld  [ %g1 + 8 ], %i3
a0000624:	b8 0e ff cf 	and  %i3, -49, %i4
a0000628:	f8 20 60 08 	st  %i4, [ %g1 + 8 ]
a000062c:	f2 30 60 0e 	sth  %i1, [ %g1 + 0xe ]
a0000630:	f2 00 60 08 	ld  [ %g1 + 8 ], %i1
a0000634:	84 16 60 01 	or  %i1, 1, %g2
a0000638:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
a000063c:	40 00 0a 0b 	call  a0002e68 <LEON_TimerRead>
a0000640:	01 00 00 00 	nop 
a0000644:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0000648:	07 00 01 e8 	sethi  %hi(0x7a000), %g3
a000064c:	b6 10 00 08 	mov  %o0, %i3
a0000650:	b0 10 63 ff 	or  %g1, 0x3ff, %i0
a0000654:	10 80 00 07 	b  a0000670 <MdioIndirectWriteSync.constprop.7+0xdc>
a0000658:	b2 10 e1 1f 	or  %g3, 0x11f, %i1
a000065c:	80 a0 60 00 	cmp  %g1, 0
a0000660:	22 80 00 05 	be,a   a0000674 <MdioIndirectWriteSync.constprop.7+0xe0>
a0000664:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000668:	9f c0 40 00 	call  %g1
a000066c:	01 00 00 00 	nop 
a0000670:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000674:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a0000678:	80 89 20 01 	btst  1, %g4
a000067c:	02 80 00 10 	be  a00006bc <MdioIndirectWriteSync.constprop.7+0x128>
a0000680:	01 00 00 00 	nop 
a0000684:	40 00 09 f9 	call  a0002e68 <LEON_TimerRead>
a0000688:	01 00 00 00 	nop 
a000068c:	80 a6 c0 08 	cmp  %i3, %o0
a0000690:	1a 80 00 03 	bcc  a000069c <MdioIndirectWriteSync.constprop.7+0x108>
a0000694:	82 10 00 1b 	mov  %i3, %g1
a0000698:	82 06 c0 18 	add  %i3, %i0, %g1
a000069c:	82 20 40 08 	sub  %g1, %o0, %g1
a00006a0:	80 a0 40 19 	cmp  %g1, %i1
a00006a4:	28 bf ff ee 	bleu,a   a000065c <MdioIndirectWriteSync.constprop.7+0xc8>
a00006a8:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a00006ac:	05 3e 06 09 	sethi  %hi(0xf8182400), %g2
a00006b0:	90 10 a2 07 	or  %g2, 0x207, %o0	! f8182607 <curr_flash_pos+0x37725bdf>
a00006b4:	40 00 32 37 	call  a000cf90 <_iassert>
a00006b8:	01 00 00 00 	nop 
a00006bc:	f0 00 60 08 	ld  [ %g1 + 8 ], %i0
a00006c0:	90 0e 3c ff 	and  %i0, -769, %o0
a00006c4:	92 12 21 00 	or  %o0, 0x100, %o1
a00006c8:	d2 20 60 08 	st  %o1, [ %g1 + 8 ]
a00006cc:	f4 30 60 0e 	sth  %i2, [ %g1 + 0xe ]
a00006d0:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a00006d4:	96 12 a0 01 	or  %o2, 1, %o3
a00006d8:	d6 20 60 08 	st  %o3, [ %g1 + 8 ]
a00006dc:	40 00 09 e3 	call  a0002e68 <LEON_TimerRead>
a00006e0:	01 00 00 00 	nop 
a00006e4:	19 00 3f ff 	sethi  %hi(0xfffc00), %o4
a00006e8:	1b 00 01 e8 	sethi  %hi(0x7a000), %o5
a00006ec:	b8 10 00 08 	mov  %o0, %i4
a00006f0:	b6 13 23 ff 	or  %o4, 0x3ff, %i3
a00006f4:	b0 13 61 1f 	or  %o5, 0x11f, %i0
a00006f8:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a00006fc:	de 00 60 08 	ld  [ %g1 + 8 ], %o7
a0000700:	80 8b e0 01 	btst  1, %o7
a0000704:	02 80 00 16 	be  a000075c <MdioIndirectWriteSync.constprop.7+0x1c8>
a0000708:	01 00 00 00 	nop 
a000070c:	40 00 09 d7 	call  a0002e68 <LEON_TimerRead>
a0000710:	01 00 00 00 	nop 
a0000714:	80 a7 00 08 	cmp  %i4, %o0
a0000718:	1a 80 00 03 	bcc  a0000724 <MdioIndirectWriteSync.constprop.7+0x190>
a000071c:	82 10 00 1c 	mov  %i4, %g1
a0000720:	82 07 00 1b 	add  %i4, %i3, %g1
a0000724:	82 20 40 08 	sub  %g1, %o0, %g1
a0000728:	80 a0 40 18 	cmp  %g1, %i0
a000072c:	28 80 00 05 	bleu,a   a0000740 <MdioIndirectWriteSync.constprop.7+0x1ac>
a0000730:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0000734:	35 3e 06 09 	sethi  %hi(0xf8182400), %i2
a0000738:	10 bf ff df 	b  a00006b4 <MdioIndirectWriteSync.constprop.7+0x120>
a000073c:	90 16 a3 07 	or  %i2, 0x307, %o0	! f8182707 <curr_flash_pos+0x37725cdf>
a0000740:	80 a0 60 00 	cmp  %g1, 0
a0000744:	22 bf ff ee 	be,a   a00006fc <MdioIndirectWriteSync.constprop.7+0x168>
a0000748:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a000074c:	9f c0 40 00 	call  %g1
a0000750:	01 00 00 00 	nop 
a0000754:	10 bf ff ea 	b  a00006fc <MdioIndirectWriteSync.constprop.7+0x168>
a0000758:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a000075c:	fa 00 60 18 	ld  [ %g1 + 0x18 ], %i5
a0000760:	b6 17 60 01 	or  %i5, 1, %i3
a0000764:	f6 20 60 18 	st  %i3, [ %g1 + 0x18 ]
a0000768:	b0 10 00 1a 	mov  %i2, %i0
a000076c:	f8 00 60 14 	ld  [ %g1 + 0x14 ], %i4
a0000770:	b2 17 20 01 	or  %i4, 1, %i1
a0000774:	f2 20 60 14 	st  %i1, [ %g1 + 0x14 ]
a0000778:	81 c7 e0 08 	ret 
a000077c:	81 e8 00 00 	restore 

a0000780 <MdioIndirectReadSync.constprop.9>:
a0000780:	9d e3 bf e0 	save  %sp, -32, %sp
a0000784:	3b 28 40 0d 	sethi  %hi(0xa1003400), %i5
a0000788:	ba 17 60 14 	or  %i5, 0x14, %i5	! a1003414 <mdioContext.lto_priv.378>
a000078c:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000790:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a0000794:	86 08 bf fe 	and  %g2, -2, %g3
a0000798:	c6 20 60 14 	st  %g3, [ %g1 + 0x14 ]
a000079c:	09 28 40 0d 	sethi  %hi(0xa1003400), %g4
a00007a0:	90 11 20 2c 	or  %g4, 0x2c, %o0	! a100342c <mdio.lto_priv.379>
a00007a4:	d2 02 20 60 	ld  [ %o0 + 0x60 ], %o1
a00007a8:	d4 02 20 64 	ld  [ %o0 + 0x64 ], %o2
a00007ac:	17 3e 06 01 	sethi  %hi(0xf8180400), %o3
a00007b0:	80 a2 40 0a 	cmp  %o1, %o2
a00007b4:	12 80 00 3c 	bne  a00008a4 <MdioIndirectReadSync.constprop.9+0x124>
a00007b8:	90 12 e2 07 	or  %o3, 0x207, %o0
a00007bc:	19 28 40 18 	sethi  %hi(0xa1006000), %o4
a00007c0:	da 03 23 68 	ld  [ %o4 + 0x368 ], %o5	! a1006368 <bb_top_registers.lto_priv.171>
a00007c4:	de 03 60 40 	ld  [ %o5 + 0x40 ], %o7
a00007c8:	b4 0b ff ef 	and  %o7, -17, %i2
a00007cc:	f4 23 60 40 	st  %i2, [ %o5 + 0x40 ]
a00007d0:	39 00 7c 00 	sethi  %hi(0x1f00000), %i4
a00007d4:	f6 00 60 08 	ld  [ %g1 + 8 ], %i3
a00007d8:	86 2e c0 1c 	andn  %i3, %i4, %g3
a00007dc:	05 00 10 00 	sethi  %hi(0x400000), %g2
a00007e0:	88 10 c0 02 	or  %g3, %g2, %g4
a00007e4:	c8 20 60 08 	st  %g4, [ %g1 + 8 ]
a00007e8:	b0 0e 20 1f 	and  %i0, 0x1f, %i0
a00007ec:	d2 00 60 08 	ld  [ %g1 + 8 ], %o1
a00007f0:	91 2e 20 0c 	sll  %i0, 0xc, %o0
a00007f4:	15 00 00 7c 	sethi  %hi(0x1f000), %o2
a00007f8:	96 2a 40 0a 	andn  %o1, %o2, %o3
a00007fc:	98 12 c0 08 	or  %o3, %o0, %o4
a0000800:	d8 20 60 08 	st  %o4, [ %g1 + 8 ]
a0000804:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
a0000808:	9e 0b 7c ff 	and  %o5, -769, %o7
a000080c:	de 20 60 08 	st  %o7, [ %g1 + 8 ]
a0000810:	f4 00 60 08 	ld  [ %g1 + 8 ], %i2
a0000814:	b6 0e bf cf 	and  %i2, -49, %i3
a0000818:	f6 20 60 08 	st  %i3, [ %g1 + 8 ]
a000081c:	f2 30 60 0e 	sth  %i1, [ %g1 + 0xe ]
a0000820:	f2 00 60 08 	ld  [ %g1 + 8 ], %i1
a0000824:	b8 16 60 01 	or  %i1, 1, %i4
a0000828:	f8 20 60 08 	st  %i4, [ %g1 + 8 ]
a000082c:	40 00 09 8f 	call  a0002e68 <LEON_TimerRead>
a0000830:	01 00 00 00 	nop 
a0000834:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0000838:	07 00 01 e8 	sethi  %hi(0x7a000), %g3
a000083c:	b0 10 00 08 	mov  %o0, %i0
a0000840:	b6 10 63 ff 	or  %g1, 0x3ff, %i3
a0000844:	10 80 00 07 	b  a0000860 <MdioIndirectReadSync.constprop.9+0xe0>
a0000848:	b2 10 e1 1f 	or  %g3, 0x11f, %i1
a000084c:	80 a0 60 00 	cmp  %g1, 0
a0000850:	22 80 00 05 	be,a   a0000864 <MdioIndirectReadSync.constprop.9+0xe4>
a0000854:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000858:	9f c0 40 00 	call  %g1
a000085c:	01 00 00 00 	nop 
a0000860:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000864:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
a0000868:	80 88 a0 01 	btst  1, %g2
a000086c:	02 80 00 10 	be  a00008ac <MdioIndirectReadSync.constprop.9+0x12c>
a0000870:	01 00 00 00 	nop 
a0000874:	40 00 09 7d 	call  a0002e68 <LEON_TimerRead>
a0000878:	01 00 00 00 	nop 
a000087c:	80 a6 00 08 	cmp  %i0, %o0
a0000880:	1a 80 00 03 	bcc  a000088c <MdioIndirectReadSync.constprop.9+0x10c>
a0000884:	82 10 00 18 	mov  %i0, %g1
a0000888:	82 06 00 1b 	add  %i0, %i3, %g1
a000088c:	82 20 40 08 	sub  %g1, %o0, %g1
a0000890:	80 a0 40 19 	cmp  %g1, %i1
a0000894:	28 bf ff ee 	bleu,a   a000084c <MdioIndirectReadSync.constprop.9+0xcc>
a0000898:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a000089c:	05 3e 06 09 	sethi  %hi(0xf8182400), %g2
a00008a0:	90 10 a0 07 	or  %g2, 7, %o0	! f8182407 <curr_flash_pos+0x377259df>
a00008a4:	40 00 31 bb 	call  a000cf90 <_iassert>
a00008a8:	01 00 00 00 	nop 
a00008ac:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a00008b0:	b0 11 23 00 	or  %g4, 0x300, %i0
a00008b4:	f0 20 60 08 	st  %i0, [ %g1 + 8 ]
a00008b8:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a00008bc:	92 12 20 01 	or  %o0, 1, %o1
a00008c0:	d2 20 60 08 	st  %o1, [ %g1 + 8 ]
a00008c4:	40 00 09 69 	call  a0002e68 <LEON_TimerRead>
a00008c8:	01 00 00 00 	nop 
a00008cc:	15 00 3f ff 	sethi  %hi(0xfffc00), %o2
a00008d0:	17 00 01 e8 	sethi  %hi(0x7a000), %o3
a00008d4:	b8 10 00 08 	mov  %o0, %i4
a00008d8:	b4 12 a3 ff 	or  %o2, 0x3ff, %i2
a00008dc:	b0 12 e1 1f 	or  %o3, 0x11f, %i0
a00008e0:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a00008e4:	d8 00 60 08 	ld  [ %g1 + 8 ], %o4
a00008e8:	80 8b 20 01 	btst  1, %o4
a00008ec:	02 80 00 16 	be  a0000944 <MdioIndirectReadSync.constprop.9+0x1c4>
a00008f0:	01 00 00 00 	nop 
a00008f4:	40 00 09 5d 	call  a0002e68 <LEON_TimerRead>
a00008f8:	01 00 00 00 	nop 
a00008fc:	80 a7 00 08 	cmp  %i4, %o0
a0000900:	1a 80 00 03 	bcc  a000090c <MdioIndirectReadSync.constprop.9+0x18c>
a0000904:	82 10 00 1c 	mov  %i4, %g1
a0000908:	82 07 00 1a 	add  %i4, %i2, %g1
a000090c:	82 20 40 08 	sub  %g1, %o0, %g1
a0000910:	80 a0 40 18 	cmp  %g1, %i0
a0000914:	28 80 00 05 	bleu,a   a0000928 <MdioIndirectReadSync.constprop.9+0x1a8>
a0000918:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a000091c:	07 3e 06 09 	sethi  %hi(0xf8182400), %g3
a0000920:	10 bf ff e1 	b  a00008a4 <MdioIndirectReadSync.constprop.9+0x124>
a0000924:	90 10 e1 07 	or  %g3, 0x107, %o0	! f8182507 <curr_flash_pos+0x37725adf>
a0000928:	80 a0 60 00 	cmp  %g1, 0
a000092c:	22 bf ff ee 	be,a   a00008e4 <MdioIndirectReadSync.constprop.9+0x164>
a0000930:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000934:	9f c0 40 00 	call  %g1
a0000938:	01 00 00 00 	nop 
a000093c:	10 bf ff ea 	b  a00008e4 <MdioIndirectReadSync.constprop.9+0x164>
a0000940:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0000944:	fa 10 60 12 	lduh  [ %g1 + 0x12 ], %i5
a0000948:	da 00 60 18 	ld  [ %g1 + 0x18 ], %o5
a000094c:	9e 13 60 01 	or  %o5, 1, %o7
a0000950:	de 20 60 18 	st  %o7, [ %g1 + 0x18 ]
a0000954:	b3 2f 60 10 	sll  %i5, 0x10, %i1
a0000958:	f4 00 60 14 	ld  [ %g1 + 0x14 ], %i2
a000095c:	b6 16 a0 01 	or  %i2, 1, %i3
a0000960:	b1 36 60 10 	srl  %i1, 0x10, %i0
a0000964:	f6 20 60 14 	st  %i3, [ %g1 + 0x14 ]
a0000968:	81 c7 e0 08 	ret 
a000096c:	81 e8 00 00 	restore 

a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>:
a0000970:	9d e3 bf b0 	save  %sp, -80, %sp
a0000974:	80 a0 00 19 	cmp  %g0, %i1
a0000978:	82 40 20 00 	addx  %g0, 0, %g1
a000097c:	83 28 60 02 	sll  %g1, 2, %g1
a0000980:	83 28 60 04 	sll  %g1, 4, %g1
a0000984:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0000988:	82 10 20 03 	mov  3, %g1
a000098c:	a1 36 a0 08 	srl  %i2, 8, %l0
a0000990:	c0 2f bf ec 	clrb  [ %fp + -20 ]
a0000994:	b4 0e a0 ff 	and  %i2, 0xff, %i2
a0000998:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a000099c:	92 10 00 1b 	mov  %i3, %o1
a00009a0:	f4 2f bf ed 	stb  %i2, [ %fp + -19 ]
a00009a4:	90 07 bf eb 	add  %fp, -21, %o0
a00009a8:	40 00 56 ff 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a00009ac:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a00009b0:	80 a6 60 00 	cmp  %i1, 0
a00009b4:	02 80 00 45 	be  a0000ac8 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0x158>
a00009b8:	c4 0f bf d9 	ldub  [ %fp + -39 ], %g2
a00009bc:	03 00 00 10 	sethi  %hi(0x4000), %g1
a00009c0:	c2 37 bf d6 	sth  %g1, [ %fp + -42 ]
a00009c4:	83 2e a0 08 	sll  %i2, 8, %g1
a00009c8:	82 10 80 01 	or  %g2, %g1, %g1
a00009cc:	c2 37 bf d8 	sth  %g1, [ %fp + -40 ]
a00009d0:	80 a6 20 00 	cmp  %i0, 0
a00009d4:	02 80 00 06 	be  a00009ec <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0x7c>
a00009d8:	c0 2f bf d9 	clrb  [ %fp + -39 ]
a00009dc:	94 10 20 01 	mov  1, %o2
a00009e0:	92 10 00 18 	mov  %i0, %o1
a00009e4:	7f ff fe b1 	call  a00004a8 <memcpy>
a00009e8:	90 07 bf da 	add  %fp, -38, %o0
a00009ec:	82 10 20 05 	mov  5, %g1
a00009f0:	92 10 00 1b 	mov  %i3, %o1
a00009f4:	c2 2f bf ea 	stb  %g1, [ %fp + -22 ]
a00009f8:	90 07 bf d6 	add  %fp, -42, %o0
a00009fc:	40 00 56 ea 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0000a00:	b8 10 20 01 	mov  1, %i4
a0000a04:	a0 0c 20 ff 	and  %l0, 0xff, %l0
a0000a08:	92 0f 20 ff 	and  %i4, 0xff, %o1
a0000a0c:	80 a2 40 19 	cmp  %o1, %i1
a0000a10:	1a 80 00 25 	bcc  a0000aa4 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0x134>
a0000a14:	82 26 40 09 	sub  %i1, %o1, %g1
a0000a18:	80 a0 60 10 	cmp  %g1, 0x10
a0000a1c:	34 80 00 02 	bg,a   a0000a24 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0xb4>
a0000a20:	82 10 20 10 	mov  0x10, %g1
a0000a24:	a4 10 00 01 	mov  %g1, %l2
a0000a28:	ba 10 00 01 	mov  %g1, %i5
a0000a2c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0000a30:	80 a0 60 10 	cmp  %g1, 0x10
a0000a34:	08 80 00 03 	bleu  a0000a40 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0xd0>
a0000a38:	92 06 00 09 	add  %i0, %o1, %o1
a0000a3c:	ba 10 20 10 	mov  0x10, %i5
a0000a40:	82 10 20 40 	mov  0x40, %g1
a0000a44:	e0 2f bf ec 	stb  %l0, [ %fp + -20 ]
a0000a48:	a2 8f 60 ff 	andcc  %i5, 0xff, %l1
a0000a4c:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0000a50:	82 10 20 00 	clr  %g1
a0000a54:	02 80 00 03 	be  a0000a60 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0xf0>
a0000a58:	f4 2f bf ed 	stb  %i2, [ %fp + -19 ]
a0000a5c:	82 07 7f ff 	add  %i5, -1, %g1
a0000a60:	80 a2 60 00 	cmp  %o1, 0
a0000a64:	02 80 00 05 	be  a0000a78 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0x108>
a0000a68:	c2 2f bf ee 	stb  %g1, [ %fp + -18 ]
a0000a6c:	94 10 00 11 	mov  %l1, %o2
a0000a70:	7f ff fe 8e 	call  a00004a8 <memcpy>
a0000a74:	90 07 bf ef 	add  %fp, -17, %o0
a0000a78:	80 a4 60 00 	cmp  %l1, 0
a0000a7c:	02 80 00 03 	be  a0000a88 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0x118>
a0000a80:	82 10 20 03 	mov  3, %g1
a0000a84:	82 07 60 04 	add  %i5, 4, %g1
a0000a88:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0000a8c:	92 10 00 1b 	mov  %i3, %o1
a0000a90:	90 07 bf eb 	add  %fp, -21, %o0
a0000a94:	40 00 56 c4 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0000a98:	b8 07 00 12 	add  %i4, %l2, %i4
a0000a9c:	10 bf ff dc 	b  a0000a0c <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77+0x9c>
a0000aa0:	92 0f 20 ff 	and  %i4, 0xff, %o1
a0000aa4:	82 10 20 03 	mov  3, %g1
a0000aa8:	c0 2f bf eb 	clrb  [ %fp + -21 ]
a0000aac:	92 10 00 1b 	mov  %i3, %o1
a0000ab0:	c0 2f bf ec 	clrb  [ %fp + -20 ]
a0000ab4:	90 07 bf eb 	add  %fp, -21, %o0
a0000ab8:	f4 2f bf ed 	stb  %i2, [ %fp + -19 ]
a0000abc:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a0000ac0:	40 00 56 b9 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0000ac4:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0000ac8:	81 c7 e0 08 	ret 
a0000acc:	81 e8 00 00 	restore 

a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>:
a0000ad0:	9d e3 bf c8 	save  %sp, -56, %sp
a0000ad4:	80 a0 00 18 	cmp  %g0, %i0
a0000ad8:	82 40 3f ff 	addx  %g0, -1, %g1
a0000adc:	82 08 60 fc 	and  %g1, 0xfc, %g1
a0000ae0:	82 00 60 05 	add  %g1, 5, %g1
a0000ae4:	83 28 60 04 	sll  %g1, 4, %g1
a0000ae8:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0000aec:	82 10 20 03 	mov  3, %g1
a0000af0:	bb 36 60 08 	srl  %i1, 8, %i5
a0000af4:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a0000af8:	ba 0f 60 ff 	and  %i5, 0xff, %i5
a0000afc:	b2 0e 60 ff 	and  %i1, 0xff, %i1
a0000b00:	fa 2f bf ec 	stb  %i5, [ %fp + -20 ]
a0000b04:	92 10 00 1a 	mov  %i2, %o1
a0000b08:	f2 2f bf ed 	stb  %i1, [ %fp + -19 ]
a0000b0c:	90 07 bf eb 	add  %fp, -21, %o0
a0000b10:	40 00 56 a5 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0000b14:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0000b18:	80 a6 20 00 	cmp  %i0, 0
a0000b1c:	02 80 00 28 	be  a0000bbc <AUX_RexEnqueueI2cOverAuxRead.constprop.82+0xec>
a0000b20:	b8 10 20 00 	clr  %i4
a0000b24:	82 0f 20 ff 	and  %i4, 0xff, %g1
a0000b28:	80 a0 40 18 	cmp  %g1, %i0
a0000b2c:	1a 80 00 1a 	bcc  a0000b94 <AUX_RexEnqueueI2cOverAuxRead.constprop.82+0xc4>
a0000b30:	82 26 00 01 	sub  %i0, %g1, %g1
a0000b34:	80 a0 60 10 	cmp  %g1, 0x10
a0000b38:	34 80 00 02 	bg,a   a0000b40 <AUX_RexEnqueueI2cOverAuxRead.constprop.82+0x70>
a0000b3c:	82 10 20 10 	mov  0x10, %g1
a0000b40:	84 10 20 50 	mov  0x50, %g2
a0000b44:	fa 2f bf ec 	stb  %i5, [ %fp + -20 ]
a0000b48:	b6 10 00 01 	mov  %g1, %i3
a0000b4c:	c4 2f bf eb 	stb  %g2, [ %fp + -21 ]
a0000b50:	86 10 20 00 	clr  %g3
a0000b54:	80 88 60 ff 	btst  0xff, %g1
a0000b58:	02 80 00 03 	be  a0000b64 <AUX_RexEnqueueI2cOverAuxRead.constprop.82+0x94>
a0000b5c:	f2 2f bf ed 	stb  %i1, [ %fp + -19 ]
a0000b60:	86 00 7f ff 	add  %g1, -1, %g3
a0000b64:	82 0e e0 ff 	and  %i3, 0xff, %g1
a0000b68:	80 a0 00 01 	cmp  %g0, %g1
a0000b6c:	82 40 20 00 	addx  %g0, 0, %g1
a0000b70:	82 00 60 03 	add  %g1, 3, %g1
a0000b74:	c6 2f bf ee 	stb  %g3, [ %fp + -18 ]
a0000b78:	92 10 00 1a 	mov  %i2, %o1
a0000b7c:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0000b80:	90 07 bf eb 	add  %fp, -21, %o0
a0000b84:	40 00 56 88 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0000b88:	b8 07 00 1b 	add  %i4, %i3, %i4
a0000b8c:	10 bf ff e7 	b  a0000b28 <AUX_RexEnqueueI2cOverAuxRead.constprop.82+0x58>
a0000b90:	82 0f 20 ff 	and  %i4, 0xff, %g1
a0000b94:	82 10 20 10 	mov  0x10, %g1
a0000b98:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0000b9c:	82 10 20 03 	mov  3, %g1
a0000ba0:	c0 2f bf ec 	clrb  [ %fp + -20 ]
a0000ba4:	92 10 00 1a 	mov  %i2, %o1
a0000ba8:	f2 2f bf ed 	stb  %i1, [ %fp + -19 ]
a0000bac:	90 07 bf eb 	add  %fp, -21, %o0
a0000bb0:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a0000bb4:	40 00 56 7c 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0000bb8:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0000bbc:	81 c7 e0 08 	ret 
a0000bc0:	81 e8 00 00 	restore 

a0000bc4 <_ilog>:
a0000bc4:	9d e3 bf c8 	save  %sp, -56, %sp
a0000bc8:	05 28 40 01 	sethi  %hi(0xa1000400), %g2
a0000bcc:	83 36 20 10 	srl  %i0, 0x10, %g1
a0000bd0:	86 10 a3 28 	or  %g2, 0x328, %g3
a0000bd4:	82 08 60 ff 	and  %g1, 0xff, %g1
a0000bd8:	c8 08 c0 01 	ldub  [ %g3 + %g1 ], %g4
a0000bdc:	82 0e 20 ff 	and  %i0, 0xff, %g1
a0000be0:	80 a1 00 01 	cmp  %g4, %g1
a0000be4:	18 80 00 0f 	bgu  a0000c20 <_ilog+0x5c>
a0000be8:	01 00 00 00 	nop 
a0000bec:	40 00 0a df 	call  a0003768 <getIlogTimestamp>
a0000bf0:	f0 27 bf ec 	st  %i0, [ %fp + -20 ]
a0000bf4:	b1 36 20 16 	srl  %i0, 0x16, %i0
a0000bf8:	d0 27 bf f0 	st  %o0, [ %fp + -16 ]
a0000bfc:	96 0e 20 0c 	and  %i0, 0xc, %o3
a0000c00:	f2 27 bf f4 	st  %i1, [ %fp + -12 ]
a0000c04:	96 02 e0 08 	add  %o3, 8, %o3
a0000c08:	f4 27 bf f8 	st  %i2, [ %fp + -8 ]
a0000c0c:	94 07 bf ec 	add  %fp, -20, %o2
a0000c10:	f6 27 bf fc 	st  %i3, [ %fp + -4 ]
a0000c14:	92 10 20 80 	mov  0x80, %o1
a0000c18:	40 00 0a 98 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a0000c1c:	90 10 20 00 	clr  %o0
a0000c20:	81 c7 e0 08 	ret 
a0000c24:	81 e8 00 00 	restore 

a0000c28 <LEON_SFISendInstruction>:
a0000c28:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0000c2c:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0000c30:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0000c34:	05 20 00 00 	sethi  %hi(0x80000000), %g2
a0000c38:	88 10 c0 02 	or  %g3, %g2, %g4
a0000c3c:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0000c40:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0000c44:	80 a0 e0 00 	cmp  %g3, 0
a0000c48:	06 bf ff fe 	bl  a0000c40 <LEON_SFISendInstruction+0x18>
a0000c4c:	01 00 00 00 	nop 
a0000c50:	81 c3 e0 08 	retl 
a0000c54:	01 00 00 00 	nop 

a0000c58 <LEON_SFISendReadStatus>:
a0000c58:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0000c5c:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0000c60:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0000c64:	05 20 00 00 	sethi  %hi(0x80000000), %g2
a0000c68:	88 10 c0 02 	or  %g3, %g2, %g4
a0000c6c:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0000c70:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0000c74:	80 a2 20 00 	cmp  %o0, 0
a0000c78:	06 bf ff fe 	bl  a0000c70 <LEON_SFISendReadStatus+0x18>
a0000c7c:	01 00 00 00 	nop 
a0000c80:	d0 00 60 1c 	ld  [ %g1 + 0x1c ], %o0
a0000c84:	81 c3 e0 08 	retl 
a0000c88:	01 00 00 00 	nop 

a0000c8c <UART_PollingModeDoWork>:
a0000c8c:	9d e3 bf e0 	save  %sp, -32, %sp
a0000c90:	90 10 20 00 	clr  %o0
a0000c94:	40 00 00 04 	call  a0000ca4 <UART_PollingModeDoWorkByCh>
a0000c98:	b0 10 20 01 	mov  1, %i0
a0000c9c:	40 00 00 02 	call  a0000ca4 <UART_PollingModeDoWorkByCh>
a0000ca0:	81 e8 00 00 	restore 

a0000ca4 <UART_PollingModeDoWorkByCh>:
a0000ca4:	9d e3 bf e0 	save  %sp, -32, %sp
a0000ca8:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a0000cac:	c2 0f 22 1c 	ldub  [ %i4 + 0x21c ], %g1	! a100721c <newUart.lto_priv.279>
a0000cb0:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0000cb4:	80 a0 60 00 	cmp  %g1, 0
a0000cb8:	b0 5e 20 0d 	smul  %i0, 0xd, %i0
a0000cbc:	12 80 00 06 	bne  a0000cd4 <UART_PollingModeDoWorkByCh+0x30>
a0000cc0:	ba 17 63 ec 	or  %i5, 0x3ec, %i5
a0000cc4:	b3 2e 20 02 	sll  %i0, 2, %i1
a0000cc8:	b6 06 60 18 	add  %i1, 0x18, %i3
a0000ccc:	10 80 00 27 	b  a0000d68 <UART_PollingModeDoWorkByCh+0xc4>
a0000cd0:	b6 07 40 1b 	add  %i5, %i3, %i3
a0000cd4:	b7 2e 20 02 	sll  %i0, 2, %i3
a0000cd8:	88 06 e0 18 	add  %i3, 0x18, %g4
a0000cdc:	b4 07 40 04 	add  %i5, %g4, %i2
a0000ce0:	82 07 40 1b 	add  %i5, %i3, %g1
a0000ce4:	d0 10 60 1e 	lduh  [ %g1 + 0x1e ], %o0
a0000ce8:	c2 10 60 20 	lduh  [ %g1 + 0x20 ], %g1
a0000cec:	80 a2 00 01 	cmp  %o0, %g1
a0000cf0:	32 80 00 0b 	bne,a   a0000d1c <UART_PollingModeDoWorkByCh+0x78>
a0000cf4:	f2 07 40 1b 	ld  [ %i5 + %i3 ], %i1
a0000cf8:	93 2e 20 02 	sll  %i0, 2, %o1
a0000cfc:	82 07 40 09 	add  %i5, %o1, %g1
a0000d00:	d4 10 60 1e 	lduh  [ %g1 + 0x1e ], %o2
a0000d04:	d6 10 60 20 	lduh  [ %g1 + 0x20 ], %o3
a0000d08:	80 a2 80 0b 	cmp  %o2, %o3
a0000d0c:	02 80 00 1f 	be  a0000d88 <UART_PollingModeDoWorkByCh+0xe4>
a0000d10:	de 0f 22 1c 	ldub  [ %i4 + 0x21c ], %o7
a0000d14:	10 80 00 2e 	b  a0000dcc <UART_PollingModeDoWorkByCh+0x128>
a0000d18:	d8 0f 22 1c 	ldub  [ %i4 + 0x21c ], %o4
a0000d1c:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
a0000d20:	83 30 60 19 	srl  %g1, 0x19, %g1
a0000d24:	80 88 60 01 	btst  1, %g1
a0000d28:	12 bf ff f5 	bne  a0000cfc <UART_PollingModeDoWorkByCh+0x58>
a0000d2c:	93 2e 20 02 	sll  %i0, 2, %o1
a0000d30:	40 00 00 db 	call  a000109c <UartfifoRead>
a0000d34:	90 10 00 1a 	mov  %i2, %o0
a0000d38:	d0 2e 60 0f 	stb  %o0, [ %i1 + 0xf ]
a0000d3c:	10 bf ff ea 	b  a0000ce4 <UART_PollingModeDoWorkByCh+0x40>
a0000d40:	82 07 40 1b 	add  %i5, %i3, %g1
a0000d44:	c2 06 a0 10 	ld  [ %i2 + 0x10 ], %g1
a0000d48:	83 30 60 08 	srl  %g1, 8, %g1
a0000d4c:	82 08 60 3f 	and  %g1, 0x3f, %g1
a0000d50:	80 a0 60 1f 	cmp  %g1, 0x1f
a0000d54:	14 bf ff ea 	bg  a0000cfc <UART_PollingModeDoWorkByCh+0x58>
a0000d58:	93 2e 20 02 	sll  %i0, 2, %o1
a0000d5c:	40 00 00 d0 	call  a000109c <UartfifoRead>
a0000d60:	90 10 00 1b 	mov  %i3, %o0
a0000d64:	d0 2e a0 07 	stb  %o0, [ %i2 + 7 ]
a0000d68:	82 07 40 19 	add  %i5, %i1, %g1
a0000d6c:	c6 10 60 1e 	lduh  [ %g1 + 0x1e ], %g3
a0000d70:	c4 10 60 20 	lduh  [ %g1 + 0x20 ], %g2
a0000d74:	80 a0 c0 02 	cmp  %g3, %g2
a0000d78:	32 bf ff f3 	bne,a   a0000d44 <UART_PollingModeDoWorkByCh+0xa0>
a0000d7c:	f4 00 60 04 	ld  [ %g1 + 4 ], %i2
a0000d80:	10 bf ff df 	b  a0000cfc <UART_PollingModeDoWorkByCh+0x58>
a0000d84:	93 2e 20 02 	sll  %i0, 2, %o1
a0000d88:	80 a3 e0 00 	cmp  %o7, 0
a0000d8c:	22 80 00 03 	be,a   a0000d98 <UART_PollingModeDoWorkByCh+0xf4>
a0000d90:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a0000d94:	c6 07 40 09 	ld  [ %i5 + %o1 ], %g3
a0000d98:	c2 00 e0 14 	ld  [ %g3 + 0x14 ], %g1
a0000d9c:	82 08 7f f7 	and  %g1, -9, %g1
a0000da0:	c2 20 e0 14 	st  %g1, [ %g3 + 0x14 ]
a0000da4:	85 2e 20 02 	sll  %i0, 2, %g2
a0000da8:	b0 07 40 02 	add  %i5, %g2, %i0
a0000dac:	c2 06 20 14 	ld  [ %i0 + 0x14 ], %g1
a0000db0:	80 a0 60 00 	cmp  %g1, 0
a0000db4:	02 80 00 0d 	be  a0000de8 <UART_PollingModeDoWorkByCh+0x144>
a0000db8:	01 00 00 00 	nop 
a0000dbc:	9f c0 40 00 	call  %g1
a0000dc0:	01 00 00 00 	nop 
a0000dc4:	81 c7 e0 08 	ret 
a0000dc8:	81 e8 00 00 	restore 
a0000dcc:	80 a3 20 00 	cmp  %o4, 0
a0000dd0:	22 80 00 03 	be,a   a0000ddc <UART_PollingModeDoWorkByCh+0x138>
a0000dd4:	da 00 60 04 	ld  [ %g1 + 4 ], %o5
a0000dd8:	da 07 40 09 	ld  [ %i5 + %o1 ], %o5
a0000ddc:	c2 03 60 14 	ld  [ %o5 + 0x14 ], %g1
a0000de0:	82 10 60 08 	or  %g1, 8, %g1
a0000de4:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
a0000de8:	81 c7 e0 08 	ret 
a0000dec:	81 e8 00 00 	restore 

a0000df0 <UART_InterruptHandlerRx>:
a0000df0:	9d e3 bf d8 	save  %sp, -40, %sp
a0000df4:	05 28 40 19 	sethi  %hi(0xa1006400), %g2
a0000df8:	c2 00 a3 d8 	ld  [ %g2 + 0x3d8 ], %g1	! a10067d8 <intCount>
a0000dfc:	82 00 60 01 	inc  %g1
a0000e00:	40 00 08 1a 	call  a0002e68 <LEON_TimerRead>
a0000e04:	c2 20 a3 d8 	st  %g1, [ %g2 + 0x3d8 ]
a0000e08:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0000e0c:	d0 27 63 cc 	st  %o0, [ %i5 + 0x3cc ]	! a10067cc <timeSpentInRx>
a0000e10:	40 00 0b b8 	call  a0003cf0 <UART_RxInterrupt>
a0000e14:	90 10 20 00 	clr  %o0
a0000e18:	80 a2 20 00 	cmp  %o0, 0
a0000e1c:	02 80 00 06 	be  a0000e34 <UART_InterruptHandlerRx+0x44>
a0000e20:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0000e24:	c2 00 60 1c 	ld  [ %g1 + 0x1c ], %g1	! a100681c <uartCtrl.lto_priv.274+0x30>
a0000e28:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a0000e2c:	40 00 14 08 	call  a0005e4c <CALLBACK_Schedule>
a0000e30:	90 07 bf fc 	add  %fp, -4, %o0
a0000e34:	40 00 08 0d 	call  a0002e68 <LEON_TimerRead>
a0000e38:	fa 07 63 cc 	ld  [ %i5 + 0x3cc ], %i5
a0000e3c:	80 a7 40 08 	cmp  %i5, %o0
a0000e40:	1a 80 00 05 	bcc  a0000e54 <UART_InterruptHandlerRx+0x64>
a0000e44:	82 10 00 1d 	mov  %i5, %g1
a0000e48:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
a0000e4c:	88 10 e3 ff 	or  %g3, 0x3ff, %g4	! ffffff <__target_size+0xfa36d7>
a0000e50:	82 07 40 04 	add  %i5, %g4, %g1
a0000e54:	82 20 40 08 	sub  %g1, %o0, %g1
a0000e58:	11 28 40 19 	sethi  %hi(0xa1006400), %o0
a0000e5c:	d2 02 23 d0 	ld  [ %o0 + 0x3d0 ], %o1	! a10067d0 <maxTimeSpentInRx>
a0000e60:	80 a2 40 01 	cmp  %o1, %g1
a0000e64:	2a 80 00 02 	bcs,a   a0000e6c <UART_InterruptHandlerRx+0x7c>
a0000e68:	c2 22 23 d0 	st  %g1, [ %o0 + 0x3d0 ]
a0000e6c:	15 28 40 19 	sethi  %hi(0xa1006400), %o2
a0000e70:	d6 02 a3 d4 	ld  [ %o2 + 0x3d4 ], %o3	! a10067d4 <sumOfTime>
a0000e74:	82 02 c0 01 	add  %o3, %g1, %g1
a0000e78:	c2 22 a3 d4 	st  %g1, [ %o2 + 0x3d4 ]
a0000e7c:	81 c7 e0 08 	ret 
a0000e80:	81 e8 00 00 	restore 

a0000e84 <UART_InterruptHandlerTx>:
a0000e84:	90 10 20 00 	clr  %o0
a0000e88:	82 13 c0 00 	mov  %o7, %g1
a0000e8c:	7f ff ff 86 	call  a0000ca4 <UART_PollingModeDoWorkByCh>
a0000e90:	9e 10 40 00 	mov  %g1, %o7

a0000e94 <UART_InterruptHandlerRxGe>:
a0000e94:	9d e3 bf d8 	save  %sp, -40, %sp
a0000e98:	05 28 40 19 	sethi  %hi(0xa1006400), %g2
a0000e9c:	c2 00 a3 e8 	ld  [ %g2 + 0x3e8 ], %g1	! a10067e8 <geIntCount>
a0000ea0:	82 00 60 01 	inc  %g1
a0000ea4:	40 00 07 f1 	call  a0002e68 <LEON_TimerRead>
a0000ea8:	c2 20 a3 e8 	st  %g1, [ %g2 + 0x3e8 ]
a0000eac:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0000eb0:	40 00 07 ee 	call  a0002e68 <LEON_TimerRead>
a0000eb4:	d0 27 63 dc 	st  %o0, [ %i5 + 0x3dc ]	! a10067dc <geTimeSpentInRx>
a0000eb8:	86 10 20 01 	mov  1, %g3
a0000ebc:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a0000ec0:	82 10 62 64 	or  %g1, 0x264, %g1	! a1004264 <timingArr.lto_priv.278>
a0000ec4:	d0 20 60 a8 	st  %o0, [ %g1 + 0xa8 ]
a0000ec8:	90 10 20 01 	mov  1, %o0
a0000ecc:	c6 28 60 bd 	stb  %g3, [ %g1 + 0xbd ]
a0000ed0:	40 00 0b 88 	call  a0003cf0 <UART_RxInterrupt>
a0000ed4:	b8 10 00 1d 	mov  %i5, %i4
a0000ed8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0000edc:	c2 08 60 61 	ldub  [ %g1 + 0x61 ], %g1	! a1002061 <_packetizeEnabled.lto_priv.276+0x1>
a0000ee0:	09 28 40 19 	sethi  %hi(0xa1006400), %g4
a0000ee4:	80 a0 60 00 	cmp  %g1, 0
a0000ee8:	02 80 00 07 	be  a0000f04 <UART_InterruptHandlerRxGe+0x70>
a0000eec:	b0 11 23 ec 	or  %g4, 0x3ec, %i0
a0000ef0:	c2 06 20 64 	ld  [ %i0 + 0x64 ], %g1
a0000ef4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a0000ef8:	40 00 13 d5 	call  a0005e4c <CALLBACK_Schedule>
a0000efc:	90 07 bf fc 	add  %fp, -4, %o0
a0000f00:	30 80 00 0e 	b,a   a0000f38 <UART_InterruptHandlerRxGe+0xa4>
a0000f04:	d0 16 20 5e 	lduh  [ %i0 + 0x5e ], %o0
a0000f08:	c2 16 20 60 	lduh  [ %i0 + 0x60 ], %g1
a0000f0c:	80 a2 00 01 	cmp  %o0, %g1
a0000f10:	02 80 00 0a 	be  a0000f38 <UART_InterruptHandlerRxGe+0xa4>
a0000f14:	01 00 00 00 	nop 
a0000f18:	40 00 00 61 	call  a000109c <UartfifoRead>
a0000f1c:	90 06 20 58 	add  %i0, 0x58, %o0
a0000f20:	c2 06 20 44 	ld  [ %i0 + 0x44 ], %g1
a0000f24:	80 a0 60 00 	cmp  %g1, 0
a0000f28:	02 80 00 04 	be  a0000f38 <UART_InterruptHandlerRxGe+0xa4>
a0000f2c:	01 00 00 00 	nop 
a0000f30:	9f c0 40 00 	call  %g1
a0000f34:	01 00 00 00 	nop 
a0000f38:	40 00 07 cc 	call  a0002e68 <LEON_TimerRead>
a0000f3c:	fa 07 23 dc 	ld  [ %i4 + 0x3dc ], %i5
a0000f40:	80 a7 40 08 	cmp  %i5, %o0
a0000f44:	1a 80 00 05 	bcc  a0000f58 <UART_InterruptHandlerRxGe+0xc4>
a0000f48:	82 10 00 1d 	mov  %i5, %g1
a0000f4c:	13 00 3f ff 	sethi  %hi(0xfffc00), %o1
a0000f50:	94 12 63 ff 	or  %o1, 0x3ff, %o2	! ffffff <__target_size+0xfa36d7>
a0000f54:	82 07 40 0a 	add  %i5, %o2, %g1
a0000f58:	17 28 40 19 	sethi  %hi(0xa1006400), %o3
a0000f5c:	d8 02 e3 e0 	ld  [ %o3 + 0x3e0 ], %o4	! a10067e0 <geMaxTimeSpentInRx>
a0000f60:	82 20 40 08 	sub  %g1, %o0, %g1
a0000f64:	80 a3 00 01 	cmp  %o4, %g1
a0000f68:	2a 80 00 02 	bcs,a   a0000f70 <UART_InterruptHandlerRxGe+0xdc>
a0000f6c:	c2 22 e3 e0 	st  %g1, [ %o3 + 0x3e0 ]
a0000f70:	1b 28 40 19 	sethi  %hi(0xa1006400), %o5
a0000f74:	de 03 63 e4 	ld  [ %o5 + 0x3e4 ], %o7	! a10067e4 <geSumOfTime>
a0000f78:	82 03 c0 01 	add  %o7, %g1, %g1
a0000f7c:	c2 23 63 e4 	st  %g1, [ %o5 + 0x3e4 ]
a0000f80:	40 00 13 04 	call  a0005b90 <UTIL_timingProfileStopTimer>
a0000f84:	91 e8 20 05 	restore  %g0, 5, %o0

a0000f88 <UART_InterruptHandlerTxGe>:
a0000f88:	90 10 20 01 	mov  1, %o0
a0000f8c:	82 13 c0 00 	mov  %o7, %g1
a0000f90:	7f ff ff 45 	call  a0000ca4 <UART_PollingModeDoWorkByCh>
a0000f94:	9e 10 40 00 	mov  %g1, %o7

a0000f98 <UartfifoSpaceAvail>:
a0000f98:	c2 12 20 08 	lduh  [ %o0 + 8 ], %g1
a0000f9c:	c4 12 20 06 	lduh  [ %o0 + 6 ], %g2
a0000fa0:	82 20 40 02 	sub  %g1, %g2, %g1
a0000fa4:	87 28 60 10 	sll  %g1, 0x10, %g3
a0000fa8:	80 a0 e0 00 	cmp  %g3, 0
a0000fac:	24 80 00 04 	ble,a   a0000fbc <UartfifoSpaceAvail+0x24>
a0000fb0:	d0 12 20 04 	lduh  [ %o0 + 4 ], %o0
a0000fb4:	10 80 00 04 	b  a0000fc4 <UartfifoSpaceAvail+0x2c>
a0000fb8:	82 00 7f ff 	add  %g1, -1, %g1
a0000fbc:	88 02 3f ff 	add  %o0, -1, %g4
a0000fc0:	82 00 40 04 	add  %g1, %g4, %g1
a0000fc4:	85 28 60 10 	sll  %g1, 0x10, %g2
a0000fc8:	81 c3 e0 08 	retl 
a0000fcc:	91 30 a0 10 	srl  %g2, 0x10, %o0

a0000fd0 <UartfifoWrite>:
a0000fd0:	c2 12 20 06 	lduh  [ %o0 + 6 ], %g1
a0000fd4:	c4 02 00 00 	ld  [ %o0 ], %g2
a0000fd8:	d2 28 80 01 	stb  %o1, [ %g2 + %g1 ]
a0000fdc:	c2 12 20 06 	lduh  [ %o0 + 6 ], %g1
a0000fe0:	86 00 60 01 	add  %g1, 1, %g3
a0000fe4:	c2 12 20 04 	lduh  [ %o0 + 4 ], %g1
a0000fe8:	82 00 7f ff 	add  %g1, -1, %g1
a0000fec:	82 08 c0 01 	and  %g3, %g1, %g1
a0000ff0:	81 c3 e0 08 	retl 
a0000ff4:	c2 32 20 06 	sth  %g1, [ %o0 + 6 ]

a0000ff8 <UartfifoCopy>:
a0000ff8:	9d e3 bf e0 	save  %sp, -32, %sp
a0000ffc:	fa 16 20 04 	lduh  [ %i0 + 4 ], %i5
a0001000:	d0 16 20 06 	lduh  [ %i0 + 6 ], %o0
a0001004:	83 2a 20 10 	sll  %o0, 0x10, %g1
a0001008:	b9 30 60 10 	srl  %g1, 0x10, %i4
a000100c:	b8 27 40 1c 	sub  %i5, %i4, %i4
a0001010:	80 a7 00 1a 	cmp  %i4, %i2
a0001014:	34 80 00 02 	bg,a   a000101c <UartfifoCopy+0x24>
a0001018:	b8 10 00 1a 	mov  %i2, %i4
a000101c:	87 30 60 10 	srl  %g1, 0x10, %g3
a0001020:	37 00 00 3f 	sethi  %hi(0xfc00), %i3
a0001024:	c2 06 00 00 	ld  [ %i0 ], %g1
a0001028:	84 16 e3 ff 	or  %i3, 0x3ff, %g2
a000102c:	92 10 00 19 	mov  %i1, %o1
a0001030:	b6 0f 00 02 	and  %i4, %g2, %i3
a0001034:	90 00 40 03 	add  %g1, %g3, %o0
a0001038:	7f ff fd 1c 	call  a00004a8 <memcpy>
a000103c:	94 10 00 1b 	mov  %i3, %o2
a0001040:	c8 16 20 06 	lduh  [ %i0 + 6 ], %g4
a0001044:	92 07 00 04 	add  %i4, %g4, %o1
a0001048:	94 07 7f ff 	add  %i5, -1, %o2
a000104c:	96 0a 40 0a 	and  %o1, %o2, %o3
a0001050:	83 2f 20 10 	sll  %i4, 0x10, %g1
a0001054:	83 30 60 10 	srl  %g1, 0x10, %g1
a0001058:	80 a0 40 1a 	cmp  %g1, %i2
a000105c:	1a 80 00 0e 	bcc  a0001094 <UartfifoCopy+0x9c>
a0001060:	d6 36 20 06 	sth  %o3, [ %i0 + 6 ]
a0001064:	b4 26 80 1c 	sub  %i2, %i4, %i2
a0001068:	9b 2a e0 10 	sll  %o3, 0x10, %o5
a000106c:	99 2e a0 10 	sll  %i2, 0x10, %o4
a0001070:	9f 33 60 10 	srl  %o5, 0x10, %o7
a0001074:	fa 06 00 00 	ld  [ %i0 ], %i5
a0001078:	92 06 40 1b 	add  %i1, %i3, %o1
a000107c:	90 07 40 0f 	add  %i5, %o7, %o0
a0001080:	7f ff fd 0a 	call  a00004a8 <memcpy>
a0001084:	95 33 20 10 	srl  %o4, 0x10, %o2
a0001088:	f2 16 20 06 	lduh  [ %i0 + 6 ], %i1
a000108c:	90 06 80 19 	add  %i2, %i1, %o0
a0001090:	d0 36 20 06 	sth  %o0, [ %i0 + 6 ]
a0001094:	81 c7 e0 08 	ret 
a0001098:	81 e8 00 00 	restore 

a000109c <UartfifoRead>:
a000109c:	c2 12 20 08 	lduh  [ %o0 + 8 ], %g1
a00010a0:	c6 02 00 00 	ld  [ %o0 ], %g3
a00010a4:	c8 08 c0 01 	ldub  [ %g3 + %g1 ], %g4
a00010a8:	c4 12 20 04 	lduh  [ %o0 + 4 ], %g2
a00010ac:	86 00 bf ff 	add  %g2, -1, %g3
a00010b0:	82 00 60 01 	inc  %g1
a00010b4:	82 08 c0 01 	and  %g3, %g1, %g1
a00010b8:	c2 32 20 08 	sth  %g1, [ %o0 + 8 ]
a00010bc:	81 c3 e0 08 	retl 
a00010c0:	90 09 20 ff 	and  %g4, 0xff, %o0

a00010c4 <MainLoop>:
a00010c4:	9d e3 bf e0 	save  %sp, -32, %sp
a00010c8:	83 48 00 00 	rd  %psr, %g1
a00010cc:	82 08 70 ff 	and  %g1, -3841, %g1
a00010d0:	81 88 00 01 	wr  %g1, %psr
a00010d4:	01 00 00 00 	nop 
a00010d8:	01 00 00 00 	nop 
a00010dc:	01 00 00 00 	nop 
a00010e0:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a00010e4:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a00010e8:	37 28 40 17 	sethi  %hi(0xa1005c00), %i3
a00010ec:	b8 17 22 30 	or  %i4, 0x230, %i4
a00010f0:	b6 16 e0 00 	mov  %i3, %i3
a00010f4:	35 28 40 17 	sethi  %hi(0xa1005c00), %i2
a00010f8:	31 28 40 1d 	sethi  %hi(0xa1007400), %i0
a00010fc:	ba 17 60 b8 	or  %i5, 0xb8, %i5
a0001100:	b2 10 00 1c 	mov  %i4, %i1
a0001104:	a0 10 00 1b 	mov  %i3, %l0
a0001108:	b4 16 a0 30 	or  %i2, 0x30, %i2
a000110c:	c4 06 22 40 	ld  [ %i0 + 0x240 ], %g2
a0001110:	c2 00 a0 94 	ld  [ %g2 + 0x94 ], %g1
a0001114:	80 88 62 00 	btst  0x200, %g1
a0001118:	12 80 00 60 	bne  a0001298 <MainLoop+0x1d4>
a000111c:	01 00 00 00 	nop 
a0001120:	c2 07 40 00 	ld  [ %i5 ], %g1
a0001124:	e2 00 60 b4 	ld  [ %g1 + 0xb4 ], %l1
a0001128:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000112c:	c2 00 60 bc 	ld  [ %g1 + 0xbc ], %g1	! a10020bc <pollingMask.lto_priv.312>
a0001130:	a2 0c 40 01 	and  %l1, %g1, %l1
a0001134:	a4 10 20 00 	clr  %l2
a0001138:	a8 10 00 1d 	mov  %i5, %l4
a000113c:	aa 10 20 01 	mov  1, %l5
a0001140:	2d 28 40 1c 	sethi  %hi(0xa1007000), %l6
a0001144:	80 a4 60 00 	cmp  %l1, 0
a0001148:	02 80 00 19 	be  a00011ac <MainLoop+0xe8>
a000114c:	82 0c a0 ff 	and  %l2, 0xff, %g1
a0001150:	80 a0 60 1b 	cmp  %g1, 0x1b
a0001154:	08 80 00 03 	bleu  a0001160 <MainLoop+0x9c>
a0001158:	88 10 20 01 	mov  1, %g4
a000115c:	88 10 20 00 	clr  %g4
a0001160:	80 89 20 ff 	btst  0xff, %g4
a0001164:	02 80 00 12 	be  a00011ac <MainLoop+0xe8>
a0001168:	a7 2d 40 01 	sll  %l5, %g1, %l3
a000116c:	80 8c c0 11 	btst  %l3, %l1
a0001170:	22 bf ff f5 	be,a   a0001144 <MainLoop+0x80>
a0001174:	a4 04 a0 01 	inc  %l2
a0001178:	83 28 60 02 	sll  %g1, 2, %g1
a000117c:	90 15 a3 c0 	or  %l6, 0x3c0, %o0
a0001180:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
a0001184:	80 a0 60 00 	cmp  %g1, 0
a0001188:	22 80 00 05 	be,a   a000119c <MainLoop+0xd8>
a000118c:	c2 05 00 00 	ld  [ %l4 ], %g1
a0001190:	9f c0 40 00 	call  %g1
a0001194:	01 00 00 00 	nop 
a0001198:	c2 05 00 00 	ld  [ %l4 ], %g1
a000119c:	e6 20 60 b8 	st  %l3, [ %g1 + 0xb8 ]
a00011a0:	a2 2c 40 13 	andn  %l1, %l3, %l1
a00011a4:	10 bf ff e8 	b  a0001144 <MainLoop+0x80>
a00011a8:	a4 04 a0 01 	inc  %l2
a00011ac:	13 28 40 1d 	sethi  %hi(0xa1007400), %o1
a00011b0:	e8 0a 63 7f 	ldub  [ %o1 + 0x37f ], %l4	! a100777f <activeQueue.lto_priv.306>
a00011b4:	a6 0d 20 ff 	and  %l4, 0xff, %l3
a00011b8:	80 a4 e0 ff 	cmp  %l3, 0xff
a00011bc:	02 80 00 33 	be  a0001288 <MainLoop+0x1c4>
a00011c0:	94 12 63 7f 	or  %o1, 0x37f, %o2
a00011c4:	ad 2c e0 03 	sll  %l3, 3, %l6
a00011c8:	82 07 00 16 	add  %i4, %l6, %g1
a00011cc:	c2 08 60 05 	ldub  [ %g1 + 5 ], %g1
a00011d0:	c2 2a 63 7f 	stb  %g1, [ %o1 + 0x37f ]
a00011d4:	82 08 60 ff 	and  %g1, 0xff, %g1
a00011d8:	80 a0 60 ff 	cmp  %g1, 0xff
a00011dc:	12 80 00 05 	bne  a00011f0 <MainLoop+0x12c>
a00011e0:	82 06 40 16 	add  %i1, %l6, %g1
a00011e4:	82 10 3f ff 	mov  -1, %g1
a00011e8:	c2 2a a0 01 	stb  %g1, [ %o2 + 1 ]
a00011ec:	82 06 40 16 	add  %i1, %l6, %g1
a00011f0:	d6 08 60 04 	ldub  [ %g1 + 4 ], %o3
a00011f4:	a3 2a e0 03 	sll  %o3, 3, %l1
a00011f8:	82 06 c0 11 	add  %i3, %l1, %g1
a00011fc:	d8 08 60 04 	ldub  [ %g1 + 4 ], %o4
a0001200:	80 a2 c0 0c 	cmp  %o3, %o4
a0001204:	22 80 00 06 	be,a   a000121c <MainLoop+0x158>
a0001208:	c2 08 60 05 	ldub  [ %g1 + 5 ], %g1
a000120c:	09 3e 41 00 	sethi  %hi(0xf9040000), %g4
a0001210:	92 10 21 e3 	mov  0x1e3, %o1
a0001214:	10 80 00 16 	b  a000126c <MainLoop+0x1a8>
a0001218:	90 11 20 07 	or  %g4, 7, %o0
a000121c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0001220:	80 a0 60 ff 	cmp  %g1, 0xff
a0001224:	02 80 00 0b 	be  a0001250 <MainLoop+0x18c>
a0001228:	87 28 60 02 	sll  %g1, 2, %g3
a000122c:	d0 06 40 16 	ld  [ %i1 + %l6 ], %o0
a0001230:	83 28 60 04 	sll  %g1, 4, %g1
a0001234:	82 20 40 03 	sub  %g1, %g3, %g1
a0001238:	aa 06 80 01 	add  %i2, %g1, %l5
a000123c:	c2 06 80 01 	ld  [ %i2 + %g1 ], %g1
a0001240:	9f c0 40 00 	call  %g1
a0001244:	d2 05 60 04 	ld  [ %l5 + 4 ], %o1
a0001248:	10 bf ff f5 	b  a000121c <MainLoop+0x158>
a000124c:	c2 0d 60 08 	ldub  [ %l5 + 8 ], %g1
a0001250:	9a 04 00 11 	add  %l0, %l1, %o5
a0001254:	80 a4 e0 1f 	cmp  %l3, 0x1f
a0001258:	08 80 00 07 	bleu  a0001274 <MainLoop+0x1b0>
a000125c:	c0 2b 60 07 	clrb  [ %o5 + 7 ]
a0001260:	21 3e 41 01 	sethi  %hi(0xf9040400), %l0
a0001264:	92 10 21 bc 	mov  0x1bc, %o1
a0001268:	90 14 22 07 	or  %l0, 0x207, %o0
a000126c:	40 00 2f 49 	call  a000cf90 <_iassert>
a0001270:	01 00 00 00 	nop 
a0001274:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0001278:	c4 08 63 81 	ldub  [ %g1 + 0x381 ], %g2	! a1007781 <freeTriggerStack.lto_priv.310>
a000127c:	9e 06 40 16 	add  %i1, %l6, %o7
a0001280:	e8 28 63 81 	stb  %l4, [ %g1 + 0x381 ]
a0001284:	c4 2b e0 05 	stb  %g2, [ %o7 + 5 ]
a0001288:	40 00 12 b8 	call  a0005d68 <callBackTask>
a000128c:	01 00 00 00 	nop 
a0001290:	10 bf ff a0 	b  a0001110 <MainLoop+0x4c>
a0001294:	c4 06 22 40 	ld  [ %i0 + 0x240 ], %g2
a0001298:	c6 00 a0 9c 	ld  [ %g2 + 0x9c ], %g3
a000129c:	03 3f ff c0 	sethi  %hi(0xffff0000), %g1
a00012a0:	82 10 60 01 	or  %g1, 1, %g1	! ffff0001 <curr_flash_pos+0x3f5935d9>
a00012a4:	82 08 c0 01 	and  %g3, %g1, %g1
a00012a8:	82 10 62 00 	or  %g1, 0x200, %g1
a00012ac:	c2 20 a0 9c 	st  %g1, [ %g2 + 0x9c ]
a00012b0:	40 00 00 22 	call  a0001338 <TIMING_TimerInterruptHandler>
a00012b4:	01 00 00 00 	nop 
a00012b8:	10 bf ff 9b 	b  a0001124 <MainLoop+0x60>
a00012bc:	c2 07 40 00 	ld  [ %i5 ], %g1

a00012c0 <TIMING_TimerStart>:
a00012c0:	9d e3 bf e0 	save  %sp, -32, %sp
a00012c4:	80 a6 20 00 	cmp  %i0, 0
a00012c8:	12 80 00 04 	bne  a00012d8 <TIMING_TimerStart+0x18>
a00012cc:	82 10 20 01 	mov  1, %g1
a00012d0:	40 00 12 a0 	call  a0005d50 <_TIMING_AssertNullPointer.lto_priv.865>
a00012d4:	90 10 20 a7 	mov  0xa7, %o0
a00012d8:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
a00012dc:	03 28 40 12 	sethi  %hi(0xa1004800), %g1
a00012e0:	c4 00 60 00 	ld  [ %g1 ], %g2
a00012e4:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a00012e8:	82 00 80 01 	add  %g2, %g1, %g1
a00012ec:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a00012f0:	81 c7 e0 08 	ret 
a00012f4:	81 e8 00 00 	restore 

a00012f8 <TIMING_TimerStop>:
a00012f8:	9d e3 bf e0 	save  %sp, -32, %sp
a00012fc:	80 a6 20 00 	cmp  %i0, 0
a0001300:	32 80 00 04 	bne,a   a0001310 <TIMING_TimerStop+0x18>
a0001304:	c0 2e 20 0c 	clrb  [ %i0 + 0xc ]
a0001308:	40 00 12 92 	call  a0005d50 <_TIMING_AssertNullPointer.lto_priv.865>
a000130c:	90 10 20 bb 	mov  0xbb, %o0
a0001310:	81 c7 e0 08 	ret 
a0001314:	81 e8 00 00 	restore 

a0001318 <TIMING_TimerResetTimeout>:
a0001318:	9d e3 bf e0 	save  %sp, -32, %sp
a000131c:	80 a6 20 00 	cmp  %i0, 0
a0001320:	32 80 00 04 	bne,a   a0001330 <TIMING_TimerResetTimeout+0x18>
a0001324:	f2 26 20 04 	st  %i1, [ %i0 + 4 ]
a0001328:	40 00 12 8a 	call  a0005d50 <_TIMING_AssertNullPointer.lto_priv.865>
a000132c:	90 10 20 d4 	mov  0xd4, %o0
a0001330:	81 c7 e0 08 	ret 
a0001334:	81 e8 00 00 	restore 

a0001338 <TIMING_TimerInterruptHandler>:
a0001338:	9d e3 bf e0 	save  %sp, -32, %sp
a000133c:	05 28 40 12 	sethi  %hi(0xa1004800), %g2
a0001340:	86 10 a0 00 	mov  %g2, %g3	! a1004800 <_TIMING.lto_priv.321>
a0001344:	fa 00 a0 00 	ld  [ %g2 ], %i5
a0001348:	c2 08 e0 04 	ldub  [ %g3 + 4 ], %g1
a000134c:	37 28 40 11 	sethi  %hi(0xa1004400), %i3
a0001350:	90 16 e0 70 	or  %i3, 0x70, %o0	! a1004470 <_TIMING_handlers>
a0001354:	88 08 60 ff 	and  %g1, 0xff, %g4
a0001358:	80 a1 20 38 	cmp  %g4, 0x38
a000135c:	18 80 00 16 	bgu  a00013b4 <TIMING_TimerInterruptHandler+0x7c>
a0001360:	93 29 20 04 	sll  %g4, 4, %o1
a0001364:	b8 02 00 09 	add  %o0, %o1, %i4
a0001368:	f4 0f 20 0c 	ldub  [ %i4 + 0xc ], %i2
a000136c:	80 a6 a0 00 	cmp  %i2, 0
a0001370:	02 bf ff f9 	be  a0001354 <TIMING_TimerInterruptHandler+0x1c>
a0001374:	82 00 60 01 	inc  %g1
a0001378:	d4 07 20 08 	ld  [ %i4 + 8 ], %o2
a000137c:	80 a7 40 0a 	cmp  %i5, %o2
a0001380:	12 bf ff f6 	bne  a0001358 <TIMING_TimerInterruptHandler+0x20>
a0001384:	88 08 60 ff 	and  %g1, 0xff, %g4
a0001388:	c2 28 e0 04 	stb  %g1, [ %g3 + 4 ]
a000138c:	c2 0f 20 0d 	ldub  [ %i4 + 0xd ], %g1
a0001390:	c2 2f 20 0c 	stb  %g1, [ %i4 + 0xc ]
a0001394:	c2 02 00 09 	ld  [ %o0 + %o1 ], %g1
a0001398:	9f c0 40 00 	call  %g1
a000139c:	01 00 00 00 	nop 
a00013a0:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a00013a4:	96 00 40 1d 	add  %g1, %i5, %o3
a00013a8:	d6 27 20 08 	st  %o3, [ %i4 + 8 ]
a00013ac:	81 c7 e0 08 	ret 
a00013b0:	81 e8 00 00 	restore 
a00013b4:	c2 01 e0 58 	ld  [ %g7 + 0x58 ], %g1
a00013b8:	82 10 60 02 	or  %g1, 2, %g1
a00013bc:	c2 21 e0 58 	st  %g1, [ %g7 + 0x58 ]
a00013c0:	ba 07 60 01 	inc  %i5
a00013c4:	c2 01 e0 58 	ld  [ %g7 + 0x58 ], %g1
a00013c8:	82 10 60 01 	or  %g1, 1, %g1
a00013cc:	c0 28 e0 04 	clrb  [ %g3 + 4 ]
a00013d0:	fa 20 a0 00 	st  %i5, [ %g2 ]
a00013d4:	c2 21 e0 58 	st  %g1, [ %g7 + 0x58 ]
a00013d8:	81 c7 e0 08 	ret 
a00013dc:	81 e8 00 00 	restore 

a00013e0 <FLASHRAW_write>:
a00013e0:	9d e3 bf e0 	save  %sp, -32, %sp
a00013e4:	3b 3c 00 00 	sethi  %hi(0xf0000000), %i5
a00013e8:	82 10 21 00 	mov  0x100, %g1
a00013ec:	ba 2e 00 1d 	andn  %i0, %i5, %i5
a00013f0:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a00013f4:	b0 20 40 18 	sub  %g1, %i0, %i0
a00013f8:	80 a6 00 1a 	cmp  %i0, %i2
a00013fc:	38 80 00 02 	bgu,a   a0001404 <FLASHRAW_write+0x24>
a0001400:	b0 10 00 1a 	mov  %i2, %i0
a0001404:	40 00 09 77 	call  a00039e0 <SFI_clearStatusFlags>
a0001408:	01 00 00 00 	nop 
a000140c:	80 a6 80 18 	cmp  %i2, %i0
a0001410:	02 80 00 08 	be  a0001430 <FLASHRAW_write+0x50>
a0001414:	94 10 00 18 	mov  %i0, %o2
a0001418:	92 10 00 19 	mov  %i1, %o1
a000141c:	90 10 00 1d 	mov  %i5, %o0
a0001420:	b2 06 40 18 	add  %i1, %i0, %i1
a0001424:	40 00 13 34 	call  a00060f4 <FlashPageWrite>
a0001428:	ba 07 40 18 	add  %i5, %i0, %i5
a000142c:	b0 26 80 18 	sub  %i2, %i0, %i0
a0001430:	94 10 00 18 	mov  %i0, %o2
a0001434:	92 10 00 19 	mov  %i1, %o1
a0001438:	40 00 13 2f 	call  a00060f4 <FlashPageWrite>
a000143c:	90 10 00 1d 	mov  %i5, %o0
a0001440:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0001444:	c4 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g2	! a10063c8 <sfi_registers>
a0001448:	c2 00 a0 34 	ld  [ %g2 + 0x34 ], %g1
a000144c:	07 00 00 04 	sethi  %hi(0x1000), %g3
a0001450:	82 28 40 03 	andn  %g1, %g3, %g1
a0001454:	c2 20 a0 34 	st  %g1, [ %g2 + 0x34 ]
a0001458:	40 00 08 d1 	call  a000379c <SFI_sendEnterExit4ByteAddressMode.lto_priv.339>
a000145c:	91 e8 20 00 	restore  %g0, 0, %o0

a0001460 <FLASHRAW_ReadGoldenProtect>:
a0001460:	9d e3 bf e0 	save  %sp, -32, %sp
a0001464:	35 20 00 02 	sethi  %hi(0x80000800), %i2
a0001468:	a4 16 a1 28 	or  %i2, 0x128, %l2	! 80000928 <__load_start_lexsrodata+0x20000928>
a000146c:	d0 04 80 00 	ld  [ %l2 ], %o0
a0001470:	40 00 09 7c 	call  a0003a60 <SFI_ReadNonVolatileLockBits>
a0001474:	23 3e 43 46 	sethi  %hi(0xf90d1800), %l1
a0001478:	a0 10 00 08 	mov  %o0, %l0
a000147c:	37 00 00 3f 	sethi  %hi(0xfc00), %i3
a0001480:	3b 00 00 40 	sethi  %hi(0x10000), %i5
a0001484:	a6 16 e3 ff 	or  %i3, 0x3ff, %l3
a0001488:	b2 10 00 12 	mov  %l2, %i1
a000148c:	92 0a 00 13 	and  %o0, %l3, %o1
a0001490:	25 3e 83 44 	sethi  %hi(0xfa0d1000), %l2
a0001494:	90 14 62 06 	or  %l1, 0x206, %o0
a0001498:	7f ff fd cb 	call  a0000bc4 <_ilog>
a000149c:	b0 10 20 00 	clr  %i0
a00014a0:	b8 10 20 00 	clr  %i4
a00014a4:	b4 10 00 13 	mov  %l3, %i2
a00014a8:	a2 14 62 06 	or  %l1, 0x206, %l1
a00014ac:	ac 14 a1 06 	or  %l2, 0x106, %l6
a00014b0:	2f 00 2c 00 	sethi  %hi(0xb00000), %l7
a00014b4:	aa 10 00 1d 	mov  %i5, %l5
a00014b8:	29 00 80 00 	sethi  %hi(0x2000000), %l4
a00014bc:	d0 06 40 00 	ld  [ %i1 ], %o0
a00014c0:	40 00 09 68 	call  a0003a60 <SFI_ReadNonVolatileLockBits>
a00014c4:	90 02 00 1d 	add  %o0, %i5, %o0
a00014c8:	85 2c 20 10 	sll  %l0, 0x10, %g2
a00014cc:	83 2a 20 10 	sll  %o0, 0x10, %g1
a00014d0:	b6 10 00 08 	mov  %o0, %i3
a00014d4:	80 a0 80 01 	cmp  %g2, %g1
a00014d8:	02 80 00 15 	be  a000152c <FLASHRAW_ReadGoldenProtect+0xcc>
a00014dc:	a6 10 00 08 	mov  %o0, %l3
a00014e0:	94 10 00 1d 	mov  %i5, %o2
a00014e4:	80 8c 20 02 	btst  2, %l0
a00014e8:	02 80 00 05 	be  a00014fc <FLASHRAW_ReadGoldenProtect+0x9c>
a00014ec:	92 10 00 1c 	mov  %i4, %o1
a00014f0:	7f ff fd b5 	call  a0000bc4 <_ilog>
a00014f4:	90 14 a2 06 	or  %l2, 0x206, %o0
a00014f8:	30 80 00 08 	b,a   a0001518 <FLASHRAW_ReadGoldenProtect+0xb8>
a00014fc:	7f ff fd b2 	call  a0000bc4 <_ilog>
a0001500:	90 10 00 16 	mov  %l6, %o0
a0001504:	80 a7 40 17 	cmp  %i5, %l7
a0001508:	12 80 00 04 	bne  a0001518 <FLASHRAW_ReadGoldenProtect+0xb8>
a000150c:	80 a7 20 00 	cmp  %i4, 0
a0001510:	22 80 00 02 	be,a   a0001518 <FLASHRAW_ReadGoldenProtect+0xb8>
a0001514:	b0 10 20 01 	mov  1, %i0
a0001518:	40 00 09 d3 	call  a0003c64 <UART_WaitForTx>
a000151c:	b8 10 00 1d 	mov  %i5, %i4
a0001520:	92 0e c0 1a 	and  %i3, %i2, %o1
a0001524:	7f ff fd a8 	call  a0000bc4 <_ilog>
a0001528:	90 10 00 11 	mov  %l1, %o0
a000152c:	ba 07 40 15 	add  %i5, %l5, %i5
a0001530:	80 a7 40 14 	cmp  %i5, %l4
a0001534:	12 bf ff e2 	bne  a00014bc <FLASHRAW_ReadGoldenProtect+0x5c>
a0001538:	a0 10 00 1b 	mov  %i3, %l0
a000153c:	94 10 00 1d 	mov  %i5, %o2
a0001540:	92 10 00 1c 	mov  %i4, %o1
a0001544:	80 8c e0 02 	btst  2, %l3
a0001548:	02 80 00 04 	be  a0001558 <FLASHRAW_ReadGoldenProtect+0xf8>
a000154c:	07 3e 83 44 	sethi  %hi(0xfa0d1000), %g3
a0001550:	10 80 00 03 	b  a000155c <FLASHRAW_ReadGoldenProtect+0xfc>
a0001554:	90 10 e2 06 	or  %g3, 0x206, %o0	! fa0d1206 <curr_flash_pos+0x396747de>
a0001558:	90 10 e1 06 	or  %g3, 0x106, %o0
a000155c:	7f ff fd 9a 	call  a0000bc4 <_ilog>
a0001560:	01 00 00 00 	nop 
a0001564:	09 3e 43 46 	sethi  %hi(0xf90d1800), %g4
a0001568:	92 10 00 18 	mov  %i0, %o1
a000156c:	7f ff fd 96 	call  a0000bc4 <_ilog>
a0001570:	90 11 20 06 	or  %g4, 6, %o0
a0001574:	81 c7 e0 08 	ret 
a0001578:	81 e8 00 00 	restore 

a000157c <FLASHRAW_GoldenProtect>:
a000157c:	9d e3 bf e0 	save  %sp, -32, %sp
a0001580:	03 20 00 02 	sethi  %hi(0x80000800), %g1
a0001584:	82 10 61 28 	or  %g1, 0x128, %g1	! 80000928 <__load_start_lexsrodata+0x20000928>
a0001588:	11 3e 03 45 	sethi  %hi(0xf80d1400), %o0
a000158c:	f4 00 40 00 	ld  [ %g1 ], %i2
a0001590:	90 12 21 06 	or  %o0, 0x106, %o0
a0001594:	7f ff fd 8c 	call  a0000bc4 <_ilog>
a0001598:	3b 3f e0 3f 	sethi  %hi(0xff80fc00), %i5
a000159c:	a4 10 20 00 	clr  %l2
a00015a0:	33 28 40 18 	sethi  %hi(0xa1006000), %i1
a00015a4:	31 00 40 00 	sethi  %hi(0x1000000), %i0
a00015a8:	a0 10 3f e3 	mov  -29, %l0
a00015ac:	23 00 80 00 	sethi  %hi(0x2000000), %l1
a00015b0:	ba 17 63 ff 	or  %i5, 0x3ff, %i5
a00015b4:	37 00 00 40 	sethi  %hi(0x10000), %i3
a00015b8:	39 00 2c 00 	sethi  %hi(0xb00000), %i4
a00015bc:	40 00 08 9e 	call  a0003834 <SFI_sendWriteEnable.lto_priv.340>
a00015c0:	01 00 00 00 	nop 
a00015c4:	c2 06 63 c8 	ld  [ %i1 + 0x3c8 ], %g1
a00015c8:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a00015cc:	a6 06 80 12 	add  %i2, %l2, %l3
a00015d0:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a00015d4:	86 08 b0 ff 	and  %g2, -3841, %g3
a00015d8:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a00015dc:	c8 00 60 10 	ld  [ %g1 + 0x10 ], %g4
a00015e0:	92 09 3f 0f 	and  %g4, -241, %o1
a00015e4:	94 12 60 10 	or  %o1, 0x10, %o2
a00015e8:	d4 20 60 10 	st  %o2, [ %g1 + 0x10 ]
a00015ec:	d6 00 60 10 	ld  [ %g1 + 0x10 ], %o3
a00015f0:	98 0a ff f0 	and  %o3, -16, %o4
a00015f4:	9a 13 20 01 	or  %o4, 1, %o5
a00015f8:	da 20 60 10 	st  %o5, [ %g1 + 0x10 ]
a00015fc:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0001600:	84 12 00 18 	or  %o0, %i0, %g2
a0001604:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0001608:	e0 28 60 17 	stb  %l0, [ %g1 + 0x17 ]
a000160c:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0001610:	88 10 c0 11 	or  %g3, %l1, %g4
a0001614:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0001618:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a000161c:	94 0a 40 1d 	and  %o1, %i5, %o2
a0001620:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0001624:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a0001628:	e6 20 60 0c 	st  %l3, [ %g1 + 0xc ]
a000162c:	7f ff fd 7f 	call  a0000c28 <LEON_SFISendInstruction>
a0001630:	01 00 00 00 	nop 
a0001634:	40 00 08 c6 	call  a000394c <SFI_readStatusRegister>
a0001638:	01 00 00 00 	nop 
a000163c:	80 8a 20 01 	btst  1, %o0
a0001640:	12 bf ff fd 	bne  a0001634 <FLASHRAW_GoldenProtect+0xb8>
a0001644:	01 00 00 00 	nop 
a0001648:	a4 04 80 1b 	add  %l2, %i3, %l2
a000164c:	80 a4 80 1c 	cmp  %l2, %i4
a0001650:	12 bf ff db 	bne  a00015bc <FLASHRAW_GoldenProtect+0x40>
a0001654:	01 00 00 00 	nop 
a0001658:	81 c7 e0 08 	ret 
a000165c:	81 e8 00 00 	restore 

a0001660 <FLASHRAW_Unprotect>:
a0001660:	9d e3 bf e0 	save  %sp, -32, %sp
a0001664:	40 00 08 74 	call  a0003834 <SFI_sendWriteEnable.lto_priv.340>
a0001668:	01 00 00 00 	nop 
a000166c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0001670:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0001674:	84 10 20 01 	mov  1, %g2
a0001678:	c4 30 60 10 	sth  %g2, [ %g1 + 0x10 ]
a000167c:	31 00 40 00 	sethi  %hi(0x1000000), %i0
a0001680:	c6 00 60 10 	ld  [ %g1 + 0x10 ], %g3
a0001684:	88 08 f0 ff 	and  %g3, -3841, %g4
a0001688:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a000168c:	86 10 3f e4 	mov  -28, %g3
a0001690:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0001694:	92 0a 3f 0f 	and  %o0, -241, %o1
a0001698:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a000169c:	11 00 80 00 	sethi  %hi(0x2000000), %o0
a00016a0:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a00016a4:	96 0a bf f0 	and  %o2, -16, %o3
a00016a8:	98 12 e0 01 	or  %o3, 1, %o4
a00016ac:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a00016b0:	17 00 1f c0 	sethi  %hi(0x7f0000), %o3
a00016b4:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
a00016b8:	84 13 40 18 	or  %o5, %i0, %g2
a00016bc:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a00016c0:	c6 28 60 17 	stb  %g3, [ %g1 + 0x17 ]
a00016c4:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a00016c8:	92 29 00 08 	andn  %g4, %o0, %o1
a00016cc:	d2 20 60 14 	st  %o1, [ %g1 + 0x14 ]
a00016d0:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
a00016d4:	98 2a 80 0b 	andn  %o2, %o3, %o4
a00016d8:	d8 20 60 14 	st  %o4, [ %g1 + 0x14 ]
a00016dc:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a00016e0:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a00016e4:	7f ff fd 51 	call  a0000c28 <LEON_SFISendInstruction>
a00016e8:	01 00 00 00 	nop 
a00016ec:	03 3e 03 45 	sethi  %hi(0xf80d1400), %g1
a00016f0:	b0 10 62 02 	or  %g1, 0x202, %i0	! f80d1602 <curr_flash_pos+0x37674bda>
a00016f4:	7f ff fd 34 	call  a0000bc4 <_ilog>
a00016f8:	81 e8 00 00 	restore 

a00016fc <Mdio_InterruptHandler>:
a00016fc:	9d e3 bf e0 	save  %sp, -32, %sp
a0001700:	05 28 40 0d 	sethi  %hi(0xa1003400), %g2
a0001704:	88 10 a0 14 	or  %g2, 0x14, %g4	! a1003414 <mdioContext.lto_priv.378>
a0001708:	c2 01 20 10 	ld  [ %g4 + 0x10 ], %g1
a000170c:	c6 00 60 18 	ld  [ %g1 + 0x18 ], %g3
a0001710:	80 88 e0 01 	btst  1, %g3
a0001714:	02 80 00 26 	be  a00017ac <Mdio_InterruptHandler+0xb0>
a0001718:	ba 10 00 04 	mov  %g4, %i5
a000171c:	d0 00 60 18 	ld  [ %g1 + 0x18 ], %o0
a0001720:	92 12 20 01 	or  %o0, 1, %o1
a0001724:	d2 20 60 18 	st  %o1, [ %g1 + 0x18 ]
a0001728:	d4 09 20 0c 	ldub  [ %g4 + 0xc ], %o2
a000172c:	80 a2 a0 00 	cmp  %o2, 0
a0001730:	02 80 00 06 	be  a0001748 <Mdio_InterruptHandler+0x4c>
a0001734:	90 10 20 d3 	mov  0xd3, %o0
a0001738:	d6 00 60 08 	ld  [ %g1 + 8 ], %o3
a000173c:	80 8a e0 01 	btst  1, %o3
a0001740:	02 80 00 04 	be  a0001750 <Mdio_InterruptHandler+0x54>
a0001744:	90 10 20 d8 	mov  0xd8, %o0
a0001748:	40 00 19 d0 	call  a0007e88 <mdioAssertInvalidState>
a000174c:	01 00 00 00 	nop 
a0001750:	d8 10 60 12 	lduh  [ %g1 + 0x12 ], %o4
a0001754:	d2 01 20 08 	ld  [ %g4 + 8 ], %o1
a0001758:	9b 2b 20 10 	sll  %o4, 0x10, %o5
a000175c:	80 a2 60 00 	cmp  %o1, 0
a0001760:	02 80 00 0d 	be  a0001794 <Mdio_InterruptHandler+0x98>
a0001764:	95 33 60 10 	srl  %o5, 0x10, %o2
a0001768:	c2 09 20 01 	ldub  [ %g4 + 1 ], %g1
a000176c:	82 00 7f fe 	add  %g1, -2, %g1
a0001770:	1f 28 00 1f 	sethi  %hi(0xa0007c00), %o7
a0001774:	82 08 60 ff 	and  %g1, 0xff, %g1
a0001778:	80 a0 60 01 	cmp  %g1, 1
a000177c:	08 80 00 04 	bleu  a000178c <Mdio_InterruptHandler+0x90>
a0001780:	90 13 e2 b0 	or  %o7, 0x2b0, %o0
a0001784:	31 28 00 1f 	sethi  %hi(0xa0007c00), %i0
a0001788:	90 16 22 c8 	or  %i0, 0x2c8, %o0	! a0007ec8 <MdioNotifyWriteHandler>
a000178c:	40 00 11 d3 	call  a0005ed8 <CALLBACK_Run>
a0001790:	01 00 00 00 	nop 
a0001794:	05 28 00 06 	sethi  %hi(0xa0001800), %g2
a0001798:	c0 2f 60 0c 	clrb  [ %i5 + 0xc ]
a000179c:	b4 10 20 00 	clr  %i2
a00017a0:	b2 10 20 00 	clr  %i1
a00017a4:	40 00 11 cd 	call  a0005ed8 <CALLBACK_Run>
a00017a8:	91 e8 a0 98 	restore  %g2, 0x98, %o0
a00017ac:	81 c7 e0 08 	ret 
a00017b0:	81 e8 00 00 	restore 

a00017b4 <MdioReadASync>:
a00017b4:	9d e3 bf d0 	save  %sp, -48, %sp
a00017b8:	94 10 20 0c 	mov  0xc, %o2
a00017bc:	92 10 20 00 	clr  %o1
a00017c0:	7f ff fb 52 	call  a0000508 <memset>
a00017c4:	90 07 bf f4 	add  %fp, -12, %o0
a00017c8:	82 10 20 02 	mov  2, %g1
a00017cc:	f0 2f bf f4 	stb  %i0, [ %fp + -12 ]
a00017d0:	92 10 00 1a 	mov  %i2, %o1
a00017d4:	c2 2f bf f5 	stb  %g1, [ %fp + -11 ]
a00017d8:	90 07 bf f4 	add  %fp, -12, %o0
a00017dc:	f2 2f bf f7 	stb  %i1, [ %fp + -9 ]
a00017e0:	40 00 00 9e 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a00017e4:	f6 2f bf fa 	stb  %i3, [ %fp + -6 ]
a00017e8:	81 c7 e0 08 	ret 
a00017ec:	81 e8 00 00 	restore 

a00017f0 <MdioIndirectWriteASync>:
a00017f0:	9d e3 bf d0 	save  %sp, -48, %sp
a00017f4:	94 10 20 0c 	mov  0xc, %o2
a00017f8:	92 10 20 00 	clr  %o1
a00017fc:	7f ff fb 43 	call  a0000508 <memset>
a0001800:	90 07 bf f4 	add  %fp, -12, %o0
a0001804:	90 07 bf f4 	add  %fp, -12, %o0
a0001808:	f0 2f bf f4 	stb  %i0, [ %fp + -12 ]
a000180c:	92 10 20 00 	clr  %o1
a0001810:	b0 10 20 01 	mov  1, %i0
a0001814:	f2 2f bf f7 	stb  %i1, [ %fp + -9 ]
a0001818:	f0 2f bf f6 	stb  %i0, [ %fp + -10 ]
a000181c:	f4 37 bf f8 	sth  %i2, [ %fp + -8 ]
a0001820:	40 00 00 8e 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a0001824:	fa 2f bf fa 	stb  %i5, [ %fp + -6 ]
a0001828:	92 10 00 1c 	mov  %i4, %o1
a000182c:	f0 2f bf f5 	stb  %i0, [ %fp + -11 ]
a0001830:	90 07 bf f4 	add  %fp, -12, %o0
a0001834:	40 00 00 89 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a0001838:	f6 37 bf f8 	sth  %i3, [ %fp + -8 ]
a000183c:	81 c7 e0 08 	ret 
a0001840:	81 e8 00 00 	restore 

a0001844 <MdioIndirectReadASync>:
a0001844:	9d e3 bf d0 	save  %sp, -48, %sp
a0001848:	94 10 20 0c 	mov  0xc, %o2
a000184c:	92 10 20 00 	clr  %o1
a0001850:	7f ff fb 2e 	call  a0000508 <memset>
a0001854:	90 07 bf f4 	add  %fp, -12, %o0
a0001858:	82 10 20 01 	mov  1, %g1
a000185c:	90 07 bf f4 	add  %fp, -12, %o0
a0001860:	c2 2f bf f6 	stb  %g1, [ %fp + -10 ]
a0001864:	92 10 20 00 	clr  %o1
a0001868:	f0 2f bf f4 	stb  %i0, [ %fp + -12 ]
a000186c:	f2 2f bf f7 	stb  %i1, [ %fp + -9 ]
a0001870:	f4 37 bf f8 	sth  %i2, [ %fp + -8 ]
a0001874:	40 00 00 79 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a0001878:	f8 2f bf fa 	stb  %i4, [ %fp + -6 ]
a000187c:	82 10 20 03 	mov  3, %g1
a0001880:	92 10 00 1b 	mov  %i3, %o1
a0001884:	c2 2f bf f5 	stb  %g1, [ %fp + -11 ]
a0001888:	40 00 00 74 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a000188c:	90 07 bf f4 	add  %fp, -12, %o0
a0001890:	81 c7 e0 08 	ret 
a0001894:	81 e8 00 00 	restore 

a0001898 <mdioIdleTask>:
a0001898:	9d e3 bf e0 	save  %sp, -32, %sp
a000189c:	1b 28 40 0d 	sethi  %hi(0xa1003400), %o5
a00018a0:	86 13 60 14 	or  %o5, 0x14, %g3	! a1003414 <mdioContext.lto_priv.378>
a00018a4:	c2 08 e0 0c 	ldub  [ %g3 + 0xc ], %g1
a00018a8:	80 a0 60 00 	cmp  %g1, 0
a00018ac:	12 80 00 69 	bne  a0001a50 <mdioIdleTask+0x1b8>
a00018b0:	35 28 40 0d 	sethi  %hi(0xa1003400), %i2
a00018b4:	92 16 a0 2c 	or  %i2, 0x2c, %o1	! a100342c <mdio.lto_priv.379>
a00018b8:	f8 02 60 64 	ld  [ %o1 + 0x64 ], %i4
a00018bc:	c2 02 60 60 	ld  [ %o1 + 0x60 ], %g1
a00018c0:	80 a0 40 1c 	cmp  %g1, %i4
a00018c4:	02 80 00 63 	be  a0001a50 <mdioIdleTask+0x1b8>
a00018c8:	01 00 00 00 	nop 
a00018cc:	c2 00 e0 10 	ld  [ %g3 + 0x10 ], %g1
a00018d0:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
a00018d4:	80 88 a0 01 	btst  1, %g2
a00018d8:	12 80 00 52 	bne  a0001a20 <mdioIdleTask+0x188>
a00018dc:	90 10 23 88 	mov  0x388, %o0
a00018e0:	91 2f 20 02 	sll  %i4, 2, %o0
a00018e4:	95 2f 20 04 	sll  %i4, 4, %o2
a00018e8:	88 10 20 01 	mov  1, %g4
a00018ec:	96 22 80 08 	sub  %o2, %o0, %o3
a00018f0:	b2 02 c0 09 	add  %o3, %o1, %i1
a00018f4:	c4 06 60 08 	ld  [ %i1 + 8 ], %g2
a00018f8:	c8 28 e0 0c 	stb  %g4, [ %g3 + 0xc ]
a00018fc:	b8 07 20 01 	inc  %i4
a0001900:	fa 0a c0 09 	ldub  [ %o3 + %o1 ], %i5
a0001904:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
a0001908:	88 0f 20 07 	and  %i4, 7, %g4
a000190c:	d8 0e 60 01 	ldub  [ %i1 + 1 ], %o4
a0001910:	de 0e 60 02 	ldub  [ %i1 + 2 ], %o7
a0001914:	f4 0e 60 03 	ldub  [ %i1 + 3 ], %i2
a0001918:	f6 0e 60 06 	ldub  [ %i1 + 6 ], %i3
a000191c:	f0 16 60 04 	lduh  [ %i1 + 4 ], %i0
a0001920:	c8 22 60 64 	st  %g4, [ %o1 + 0x64 ]
a0001924:	11 00 7c 00 	sethi  %hi(0x1f00000), %o0
a0001928:	fa 2b 60 14 	stb  %i5, [ %o5 + 0x14 ]
a000192c:	9a 0f 60 1f 	and  %i5, 0x1f, %o5
a0001930:	de 28 e0 02 	stb  %o7, [ %g3 + 2 ]
a0001934:	b2 0e a0 1f 	and  %i2, 0x1f, %i1
a0001938:	f4 28 e0 03 	stb  %i2, [ %g3 + 3 ]
a000193c:	3b 00 00 7c 	sethi  %hi(0x1f000), %i5
a0001940:	d8 28 e0 01 	stb  %o4, [ %g3 + 1 ]
a0001944:	b5 2e 60 0c 	sll  %i1, 0xc, %i2
a0001948:	f0 30 e0 04 	sth  %i0, [ %g3 + 4 ]
a000194c:	9e 0b e0 ff 	and  %o7, 0xff, %o7
a0001950:	f6 28 e0 06 	stb  %i3, [ %g3 + 6 ]
a0001954:	87 2b 60 14 	sll  %o5, 0x14, %g3
a0001958:	c0 20 60 08 	clr  [ %g1 + 8 ]
a000195c:	9a 0b 20 03 	and  %o4, 3, %o5
a0001960:	d2 00 60 08 	ld  [ %g1 + 8 ], %o1
a0001964:	94 2a 40 08 	andn  %o1, %o0, %o2
a0001968:	96 12 80 03 	or  %o2, %g3, %o3
a000196c:	d6 20 60 08 	st  %o3, [ %g1 + 8 ]
a0001970:	93 2b 60 08 	sll  %o5, 8, %o1
a0001974:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
a0001978:	b8 28 80 1d 	andn  %g2, %i5, %i4
a000197c:	88 17 00 1a 	or  %i4, %i2, %g4
a0001980:	c8 20 60 08 	st  %g4, [ %g1 + 8 ]
a0001984:	80 a0 00 0f 	cmp  %g0, %o7
a0001988:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a000198c:	90 08 fc ff 	and  %g3, -769, %o0
a0001990:	94 12 00 09 	or  %o0, %o1, %o2
a0001994:	d4 20 60 08 	st  %o2, [ %g1 + 8 ]
a0001998:	96 60 3f ff 	subx  %g0, -1, %o3
a000199c:	f4 00 60 08 	ld  [ %g1 + 8 ], %i2
a00019a0:	b3 2a e0 04 	sll  %o3, 4, %i1
a00019a4:	84 0e bf cf 	and  %i2, -49, %g2
a00019a8:	ba 10 80 19 	or  %g2, %i1, %i5
a00019ac:	fa 20 60 08 	st  %i5, [ %g1 + 8 ]
a00019b0:	b8 0e e0 ff 	and  %i3, 0xff, %i4
a00019b4:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a00019b8:	80 a7 20 0f 	cmp  %i4, 0xf
a00019bc:	02 80 00 0f 	be  a00019f8 <mdioIdleTask+0x160>
a00019c0:	b6 06 ff fe 	add  %i3, -2, %i3
a00019c4:	88 0e e0 ff 	and  %i3, 0xff, %g4
a00019c8:	80 a1 20 01 	cmp  %g4, 1
a00019cc:	08 80 00 03 	bleu  a00019d8 <mdioIdleTask+0x140>
a00019d0:	9a 10 20 01 	mov  1, %o5
a00019d4:	9a 10 20 00 	clr  %o5
a00019d8:	13 28 40 18 	sethi  %hi(0xa1006000), %o1
a00019dc:	d0 02 63 68 	ld  [ %o1 + 0x368 ], %o0	! a1006368 <bb_top_registers.lto_priv.171>
a00019e0:	d6 02 20 40 	ld  [ %o0 + 0x40 ], %o3
a00019e4:	86 0b 60 01 	and  %o5, 1, %g3
a00019e8:	b2 0a ff ef 	and  %o3, -17, %i1
a00019ec:	95 28 e0 04 	sll  %g3, 4, %o2
a00019f0:	b4 16 40 0a 	or  %i1, %o2, %i2
a00019f4:	f4 22 20 40 	st  %i2, [ %o0 + 0x40 ]
a00019f8:	80 a3 e0 00 	cmp  %o7, 0
a00019fc:	02 80 00 0b 	be  a0001a28 <mdioIdleTask+0x190>
a0001a00:	98 0b 20 ff 	and  %o4, 0xff, %o4
a0001a04:	80 a3 20 01 	cmp  %o4, 1
a0001a08:	02 80 00 0d 	be  a0001a3c <mdioIdleTask+0x1a4>
a0001a0c:	01 00 00 00 	nop 
a0001a10:	0a 80 00 0b 	bcs  a0001a3c <mdioIdleTask+0x1a4>
a0001a14:	80 a3 20 03 	cmp  %o4, 3
a0001a18:	02 80 00 0a 	be  a0001a40 <mdioIdleTask+0x1a8>
a0001a1c:	90 10 23 55 	mov  0x355, %o0
a0001a20:	40 00 19 1a 	call  a0007e88 <mdioAssertInvalidState>
a0001a24:	01 00 00 00 	nop 
a0001a28:	80 a3 20 02 	cmp  %o4, 2
a0001a2c:	02 80 00 05 	be  a0001a40 <mdioIdleTask+0x1a8>
a0001a30:	80 a3 20 01 	cmp  %o4, 1
a0001a34:	12 bf ff fb 	bne  a0001a20 <mdioIdleTask+0x188>
a0001a38:	90 10 23 6d 	mov  0x36d, %o0
a0001a3c:	f0 30 60 0e 	sth  %i0, [ %g1 + 0xe ]
a0001a40:	f0 00 60 08 	ld  [ %g1 + 8 ], %i0
a0001a44:	9e 16 20 01 	or  %i0, 1, %o7
a0001a48:	de 20 60 08 	st  %o7, [ %g1 + 8 ]
a0001a4c:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0001a50:	81 c7 e0 08 	ret 
a0001a54:	81 e8 00 00 	restore 

a0001a58 <submitASyncOperation.lto_priv.518>:
a0001a58:	9d e3 bf e0 	save  %sp, -32, %sp
a0001a5c:	f2 26 20 08 	st  %i1, [ %i0 + 8 ]
a0001a60:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0001a64:	82 10 60 2c 	or  %g1, 0x2c, %g1	! a100342c <mdio.lto_priv.379>
a0001a68:	c6 00 60 64 	ld  [ %g1 + 0x64 ], %g3
a0001a6c:	80 a0 e0 00 	cmp  %g3, 0
a0001a70:	32 80 00 07 	bne,a   a0001a8c <submitASyncOperation.lto_priv.518+0x34>
a0001a74:	d0 00 60 60 	ld  [ %g1 + 0x60 ], %o0
a0001a78:	c4 00 60 60 	ld  [ %g1 + 0x60 ], %g2
a0001a7c:	80 a0 a0 07 	cmp  %g2, 7
a0001a80:	22 80 00 08 	be,a   a0001aa0 <submitASyncOperation.lto_priv.518+0x48>
a0001a84:	33 3e 06 02 	sethi  %hi(0xf8180800), %i1
a0001a88:	d0 00 60 60 	ld  [ %g1 + 0x60 ], %o0
a0001a8c:	88 02 20 01 	add  %o0, 1, %g4
a0001a90:	80 a0 c0 04 	cmp  %g3, %g4
a0001a94:	32 80 00 05 	bne,a   a0001aa8 <submitASyncOperation.lto_priv.518+0x50>
a0001a98:	da 0e 00 00 	ldub  [ %i0 ], %o5
a0001a9c:	33 3e 06 02 	sethi  %hi(0xf8180800), %i1
a0001aa0:	40 00 2d 3c 	call  a000cf90 <_iassert>
a0001aa4:	90 16 63 07 	or  %i1, 0x307, %o0	! f8180b07 <curr_flash_pos+0x377240df>
a0001aa8:	f4 0e 20 02 	ldub  [ %i0 + 2 ], %i2
a0001aac:	de 0e 20 01 	ldub  [ %i0 + 1 ], %o7
a0001ab0:	f6 0e 20 03 	ldub  [ %i0 + 3 ], %i3
a0001ab4:	f8 16 20 04 	lduh  [ %i0 + 4 ], %i4
a0001ab8:	fa 0e 20 06 	ldub  [ %i0 + 6 ], %i5
a0001abc:	93 2a 20 02 	sll  %o0, 2, %o1
a0001ac0:	95 2a 20 04 	sll  %o0, 4, %o2
a0001ac4:	96 22 80 09 	sub  %o2, %o1, %o3
a0001ac8:	da 2a c0 01 	stb  %o5, [ %o3 + %g1 ]
a0001acc:	98 02 c0 01 	add  %o3, %g1, %o4
a0001ad0:	f4 2b 20 02 	stb  %i2, [ %o4 + 2 ]
a0001ad4:	b0 09 20 07 	and  %g4, 7, %i0
a0001ad8:	f2 23 20 08 	st  %i1, [ %o4 + 8 ]
a0001adc:	b4 10 20 00 	clr  %i2
a0001ae0:	de 2b 20 01 	stb  %o7, [ %o4 + 1 ]
a0001ae4:	b2 10 20 00 	clr  %i1
a0001ae8:	f6 2b 20 03 	stb  %i3, [ %o4 + 3 ]
a0001aec:	f8 33 20 04 	sth  %i4, [ %o4 + 4 ]
a0001af0:	fa 2b 20 06 	stb  %i5, [ %o4 + 6 ]
a0001af4:	f0 20 60 60 	st  %i0, [ %g1 + 0x60 ]
a0001af8:	03 28 00 06 	sethi  %hi(0xa0001800), %g1
a0001afc:	40 00 10 f7 	call  a0005ed8 <CALLBACK_Run>
a0001b00:	91 e8 60 98 	restore  %g1, 0x98, %o0

a0001b04 <genericPhyTimer.lto_priv.713>:
a0001b04:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0001b08:	84 10 63 60 	or  %g1, 0x360, %g2	! a1003360 <phyContext.lto_priv.509>
a0001b0c:	c2 00 63 60 	ld  [ %g1 + 0x360 ], %g1
a0001b10:	80 a0 60 00 	cmp  %g1, 0
a0001b14:	02 80 00 06 	be  a0001b2c <genericPhyTimer.lto_priv.713+0x28>
a0001b18:	13 28 00 06 	sethi  %hi(0xa0001800), %o1
a0001b1c:	d0 00 a0 1c 	ld  [ %g2 + 0x1c ], %o0
a0001b20:	82 13 c0 00 	mov  %o7, %g1
a0001b24:	7f ff fd e7 	call  a00012c0 <TIMING_TimerStart>
a0001b28:	9e 10 40 00 	mov  %g1, %o7
a0001b2c:	90 10 20 01 	mov  1, %o0
a0001b30:	92 12 63 70 	or  %o1, 0x370, %o1
a0001b34:	82 13 c0 00 	mov  %o7, %g1
a0001b38:	40 00 00 2c 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a0001b3c:	9e 10 40 00 	mov  %g1, %o7

a0001b40 <initPhyTimer.lto_priv.714>:
a0001b40:	9d e3 bf e0 	save  %sp, -32, %sp
a0001b44:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0001b48:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a0001b4c:	c2 00 a0 2c 	ld  [ %g2 + 0x2c ], %g1
a0001b50:	82 08 7f fd 	and  %g1, -3, %g1
a0001b54:	c2 20 a0 2c 	st  %g1, [ %g2 + 0x2c ]
a0001b58:	40 00 04 c4 	call  a0002e68 <LEON_TimerRead>
a0001b5c:	31 00 00 20 	sethi  %hi(0x8000), %i0
a0001b60:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0001b64:	d0 20 63 88 	st  %o0, [ %g1 + 0x388 ]	! a1003388 <phyContext.lto_priv.509+0x28>
a0001b68:	40 00 37 13 	call  a000f7b4 <MDIOD_enetCheckPhyAddr>
a0001b6c:	81 e8 00 00 	restore 

a0001b70 <phyBasicModeStatusRead>:
a0001b70:	13 28 00 06 	sethi  %hi(0xa0001800), %o1
a0001b74:	90 10 20 01 	mov  1, %o0
a0001b78:	92 12 63 88 	or  %o1, 0x388, %o1
a0001b7c:	82 13 c0 00 	mov  %o7, %g1
a0001b80:	40 00 00 1a 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a0001b84:	9e 10 40 00 	mov  %g1, %o7

a0001b88 <phyBasicModeStatusRead2>:
a0001b88:	9d e3 bf e0 	save  %sp, -32, %sp
a0001b8c:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a0001b90:	ba 17 63 60 	or  %i5, 0x360, %i5	! a1003360 <phyContext.lto_priv.509>
a0001b94:	c4 0f 60 31 	ldub  [ %i5 + 0x31 ], %g2
a0001b98:	83 36 20 02 	srl  %i0, 2, %g1
a0001b9c:	82 08 60 01 	and  %g1, 1, %g1
a0001ba0:	90 08 60 ff 	and  %g1, 0xff, %o0
a0001ba4:	80 a2 00 02 	cmp  %o0, %g2
a0001ba8:	22 80 00 07 	be,a   a0001bc4 <phyBasicModeStatusRead2+0x3c>
a0001bac:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a0001bb0:	c2 2f 60 31 	stb  %g1, [ %i5 + 0x31 ]
a0001bb4:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0001bb8:	9f c0 40 00 	call  %g1
a0001bbc:	01 00 00 00 	nop 
a0001bc0:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a0001bc4:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__pgmbb_size+0x4ebb>
a0001bc8:	80 a6 00 01 	cmp  %i0, %g1
a0001bcc:	02 80 00 05 	be  a0001be0 <phyBasicModeStatusRead2+0x58>
a0001bd0:	01 00 00 00 	nop 
a0001bd4:	f0 07 60 1c 	ld  [ %i5 + 0x1c ], %i0
a0001bd8:	7f ff fd ba 	call  a00012c0 <TIMING_TimerStart>
a0001bdc:	81 e8 00 00 	restore 
a0001be0:	81 c7 e0 08 	ret 
a0001be4:	81 e8 00 00 	restore 

a0001be8 <MDIOD_phyRegRead.lto_priv.726>:
a0001be8:	9d e3 bf e0 	save  %sp, -32, %sp
a0001bec:	92 96 60 00 	orcc  %i1, 0, %o1
a0001bf0:	12 80 00 06 	bne  a0001c08 <MDIOD_phyRegRead.lto_priv.726+0x20>
a0001bf4:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a0001bf8:	37 3e 49 80 	sethi  %hi(0xf9260000), %i3
a0001bfc:	92 10 24 8a 	mov  0x48a, %o1
a0001c00:	40 00 2c e4 	call  a000cf90 <_iassert>
a0001c04:	90 16 e1 07 	or  %i3, 0x107, %o0
a0001c08:	d4 00 a3 60 	ld  [ %g2 + 0x360 ], %o2
a0001c0c:	82 10 a3 60 	or  %g2, 0x360, %g1
a0001c10:	80 a2 a0 00 	cmp  %o2, 0
a0001c14:	12 80 00 09 	bne  a0001c38 <MDIOD_phyRegRead.lto_priv.726+0x50>
a0001c18:	ba 10 00 01 	mov  %g1, %i5
a0001c1c:	b2 10 00 18 	mov  %i0, %i1
a0001c20:	f6 08 60 30 	ldub  [ %g1 + 0x30 ], %i3
a0001c24:	f0 08 60 20 	ldub  [ %g1 + 0x20 ], %i0
a0001c28:	d2 20 a3 60 	st  %o1, [ %g2 + 0x360 ]
a0001c2c:	05 28 00 07 	sethi  %hi(0xa0001c00), %g2
a0001c30:	7f ff fe e1 	call  a00017b4 <MdioReadASync>
a0001c34:	95 e8 a1 b0 	restore  %g2, 0x1b0, %o2
a0001c38:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0001c3c:	82 10 61 78 	or  %g1, 0x178, %g1	! a1000578 <mdiod_phy_read.lto_priv.512>
a0001c40:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0001c44:	80 a0 e0 00 	cmp  %g3, 0
a0001c48:	32 80 00 07 	bne,a   a0001c64 <MDIOD_phyRegRead.lto_priv.726+0x7c>
a0001c4c:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0001c50:	c8 00 60 10 	ld  [ %g1 + 0x10 ], %g4
a0001c54:	80 a1 20 01 	cmp  %g4, 1
a0001c58:	02 80 00 08 	be  a0001c78 <MDIOD_phyRegRead.lto_priv.726+0x90>
a0001c5c:	35 3e c9 80 	sethi  %hi(0xfb260000), %i2
a0001c60:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0001c64:	96 02 20 01 	add  %o0, 1, %o3
a0001c68:	80 a0 c0 0b 	cmp  %g3, %o3
a0001c6c:	12 80 00 06 	bne  a0001c84 <MDIOD_phyRegRead.lto_priv.726+0x9c>
a0001c70:	9f 2a 20 03 	sll  %o0, 3, %o7
a0001c74:	35 3e c9 80 	sethi  %hi(0xfb260000), %i2
a0001c78:	96 10 24 9d 	mov  0x49d, %o3
a0001c7c:	40 00 2c c5 	call  a000cf90 <_iassert>
a0001c80:	90 16 a2 07 	or  %i2, 0x207, %o0
a0001c84:	d4 0f 60 20 	ldub  [ %i5 + 0x20 ], %o2
a0001c88:	d2 20 40 0f 	st  %o1, [ %g1 + %o7 ]
a0001c8c:	99 2a a0 10 	sll  %o2, 0x10, %o4
a0001c90:	b1 2e 20 18 	sll  %i0, 0x18, %i0
a0001c94:	92 00 40 0f 	add  %g1, %o7, %o1
a0001c98:	9a 16 00 0c 	or  %i0, %o4, %o5
a0001c9c:	b2 0a e0 01 	and  %o3, 1, %i1
a0001ca0:	da 22 60 04 	st  %o5, [ %o1 + 4 ]
a0001ca4:	f2 20 60 10 	st  %i1, [ %g1 + 0x10 ]
a0001ca8:	81 c7 e0 08 	ret 
a0001cac:	81 e8 00 00 	restore 

a0001cb0 <MDIOD_phyRegWrite>:
a0001cb0:	9d e3 bf d0 	save  %sp, -48, %sp
a0001cb4:	80 a6 a0 00 	cmp  %i2, 0
a0001cb8:	12 80 00 06 	bne  a0001cd0 <MDIOD_phyRegWrite+0x20>
a0001cbc:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0001cc0:	05 3e 49 80 	sethi  %hi(0xf9260000), %g2
a0001cc4:	92 10 24 b7 	mov  0x4b7, %o1
a0001cc8:	40 00 2c b2 	call  a000cf90 <_iassert>
a0001ccc:	90 10 a1 07 	or  %g2, 0x107, %o0
a0001cd0:	82 10 63 60 	or  %g1, 0x360, %g1
a0001cd4:	d4 00 60 04 	ld  [ %g1 + 4 ], %o2
a0001cd8:	80 a2 a0 00 	cmp  %o2, 0
a0001cdc:	12 80 00 15 	bne  a0001d30 <MDIOD_phyRegWrite+0x80>
a0001ce0:	ba 10 00 01 	mov  %g1, %i5
a0001ce4:	f8 08 60 20 	ldub  [ %g1 + 0x20 ], %i4
a0001ce8:	fa 08 60 30 	ldub  [ %g1 + 0x30 ], %i5
a0001cec:	f4 20 60 04 	st  %i2, [ %g1 + 4 ]
a0001cf0:	94 10 20 0c 	mov  0xc, %o2
a0001cf4:	92 10 20 00 	clr  %o1
a0001cf8:	7f ff fa 04 	call  a0000508 <memset>
a0001cfc:	90 07 bf f4 	add  %fp, -12, %o0
a0001d00:	82 10 20 01 	mov  1, %g1
a0001d04:	09 28 00 07 	sethi  %hi(0xa0001c00), %g4
a0001d08:	f8 2f bf f4 	stb  %i4, [ %fp + -12 ]
a0001d0c:	92 11 22 44 	or  %g4, 0x244, %o1
a0001d10:	c2 2f bf f5 	stb  %g1, [ %fp + -11 ]
a0001d14:	90 07 bf f4 	add  %fp, -12, %o0
a0001d18:	f0 2f bf f7 	stb  %i0, [ %fp + -9 ]
a0001d1c:	f2 37 bf f8 	sth  %i1, [ %fp + -8 ]
a0001d20:	7f ff ff 4e 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a0001d24:	fa 2f bf fa 	stb  %i5, [ %fp + -6 ]
a0001d28:	81 c7 e0 08 	ret 
a0001d2c:	81 e8 00 00 	restore 
a0001d30:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0001d34:	82 10 61 90 	or  %g1, 0x190, %g1	! a1000590 <mdiod_phy_write.lto_priv.511>
a0001d38:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0001d3c:	80 a1 20 00 	cmp  %g4, 0
a0001d40:	32 80 00 07 	bne,a   a0001d5c <MDIOD_phyRegWrite+0xac>
a0001d44:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0001d48:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0001d4c:	80 a0 a0 01 	cmp  %g2, 1
a0001d50:	02 80 00 08 	be  a0001d70 <MDIOD_phyRegWrite+0xc0>
a0001d54:	92 10 00 1a 	mov  %i2, %o1
a0001d58:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0001d5c:	86 02 20 01 	add  %o0, 1, %g3
a0001d60:	80 a1 00 03 	cmp  %g4, %g3
a0001d64:	12 80 00 07 	bne  a0001d80 <MDIOD_phyRegWrite+0xd0>
a0001d68:	99 2a 20 03 	sll  %o0, 3, %o4
a0001d6c:	92 10 00 1a 	mov  %i2, %o1
a0001d70:	96 10 24 ca 	mov  0x4ca, %o3
a0001d74:	35 3e c9 80 	sethi  %hi(0xfb260000), %i2
a0001d78:	40 00 2c 86 	call  a000cf90 <_iassert>
a0001d7c:	90 16 a2 07 	or  %i2, 0x207, %o0	! fb260207 <curr_flash_pos+0x3a8037df>
a0001d80:	d2 0f 60 20 	ldub  [ %i5 + 0x20 ], %o1
a0001d84:	f4 20 40 0c 	st  %i2, [ %g1 + %o4 ]
a0001d88:	b3 2e 60 10 	sll  %i1, 0x10, %i1
a0001d8c:	b1 2e 20 08 	sll  %i0, 8, %i0
a0001d90:	9a 00 40 0c 	add  %g1, %o4, %o5
a0001d94:	94 16 00 19 	or  %i0, %i1, %o2
a0001d98:	9e 08 e0 01 	and  %g3, 1, %o7
a0001d9c:	96 12 80 09 	or  %o2, %o1, %o3
a0001da0:	de 20 60 10 	st  %o7, [ %g1 + 0x10 ]
a0001da4:	d6 23 60 04 	st  %o3, [ %o5 + 4 ]
a0001da8:	81 c7 e0 08 	ret 
a0001dac:	81 e8 00 00 	restore 

a0001db0 <MDIOD_mdioReadAsyncCompletionFunction>:
a0001db0:	9d e3 bf e0 	save  %sp, -32, %sp
a0001db4:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0001db8:	c2 07 23 60 	ld  [ %i4 + 0x360 ], %g1	! a1003360 <phyContext.lto_priv.509>
a0001dbc:	c0 27 23 60 	clr  [ %i4 + 0x360 ]
a0001dc0:	b6 17 23 60 	or  %i4, 0x360, %i3
a0001dc4:	c4 0e e0 32 	ldub  [ %i3 + 0x32 ], %g2
a0001dc8:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0001dcc:	80 a0 a0 00 	cmp  %g2, 0
a0001dd0:	02 80 00 06 	be  a0001de8 <MDIOD_mdioReadAsyncCompletionFunction+0x38>
a0001dd4:	b4 17 61 78 	or  %i5, 0x178, %i2
a0001dd8:	c0 26 a0 10 	clr  [ %i2 + 0x10 ]
a0001ddc:	c0 26 a0 14 	clr  [ %i2 + 0x14 ]
a0001de0:	40 00 35 1d 	call  a000f254 <phyMgrReset>
a0001de4:	81 e8 00 00 	restore 
a0001de8:	9f c0 40 00 	call  %g1
a0001dec:	90 10 00 18 	mov  %i0, %o0
a0001df0:	c2 06 a0 14 	ld  [ %i2 + 0x14 ], %g1
a0001df4:	c6 06 a0 10 	ld  [ %i2 + 0x10 ], %g3
a0001df8:	80 a0 c0 01 	cmp  %g3, %g1
a0001dfc:	02 80 00 10 	be  a0001e3c <MDIOD_mdioReadAsyncCompletionFunction+0x8c>
a0001e00:	89 28 60 03 	sll  %g1, 3, %g4
a0001e04:	f6 0e e0 30 	ldub  [ %i3 + 0x30 ], %i3
a0001e08:	d0 06 80 04 	ld  [ %i2 + %g4 ], %o0
a0001e0c:	92 06 80 04 	add  %i2, %g4, %o1
a0001e10:	f2 02 60 04 	ld  [ %o1 + 4 ], %i1
a0001e14:	b1 36 60 10 	srl  %i1, 0x10, %i0
a0001e18:	82 00 60 01 	inc  %g1
a0001e1c:	15 28 00 07 	sethi  %hi(0xa0001c00), %o2
a0001e20:	82 08 60 01 	and  %g1, 1, %g1
a0001e24:	d0 27 23 60 	st  %o0, [ %i4 + 0x360 ]
a0001e28:	b3 36 60 18 	srl  %i1, 0x18, %i1
a0001e2c:	c2 26 a0 14 	st  %g1, [ %i2 + 0x14 ]
a0001e30:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0001e34:	7f ff fe 60 	call  a00017b4 <MdioReadASync>
a0001e38:	95 ea a1 b0 	restore  %o2, 0x1b0, %o2
a0001e3c:	81 c7 e0 08 	ret 
a0001e40:	81 e8 00 00 	restore 

a0001e44 <MDIOD_mdioWriteAsyncCompletionFunction>:
a0001e44:	9d e3 bf d0 	save  %sp, -48, %sp
a0001e48:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0001e4c:	b8 17 23 60 	or  %i4, 0x360, %i4	! a1003360 <phyContext.lto_priv.509>
a0001e50:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a0001e54:	c0 27 20 04 	clr  [ %i4 + 4 ]
a0001e58:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0001e5c:	c4 0f 20 32 	ldub  [ %i4 + 0x32 ], %g2
a0001e60:	80 a0 a0 00 	cmp  %g2, 0
a0001e64:	02 80 00 07 	be  a0001e80 <MDIOD_mdioWriteAsyncCompletionFunction+0x3c>
a0001e68:	b2 17 61 90 	or  %i5, 0x190, %i1
a0001e6c:	c0 26 60 10 	clr  [ %i1 + 0x10 ]
a0001e70:	40 00 34 f9 	call  a000f254 <phyMgrReset>
a0001e74:	c0 26 60 14 	clr  [ %i1 + 0x14 ]
a0001e78:	81 c7 e0 08 	ret 
a0001e7c:	81 e8 00 00 	restore 
a0001e80:	9f c0 40 00 	call  %g1
a0001e84:	01 00 00 00 	nop 
a0001e88:	c2 06 60 14 	ld  [ %i1 + 0x14 ], %g1
a0001e8c:	c6 06 60 10 	ld  [ %i1 + 0x10 ], %g3
a0001e90:	80 a0 c0 01 	cmp  %g3, %g1
a0001e94:	02 bf ff f9 	be  a0001e78 <MDIOD_mdioWriteAsyncCompletionFunction+0x34>
a0001e98:	89 28 60 03 	sll  %g1, 3, %g4
a0001e9c:	82 00 60 01 	inc  %g1
a0001ea0:	d0 06 40 04 	ld  [ %i1 + %g4 ], %o0
a0001ea4:	92 06 40 04 	add  %i1, %g4, %o1
a0001ea8:	82 08 60 01 	and  %g1, 1, %g1
a0001eac:	f6 02 60 04 	ld  [ %o1 + 4 ], %i3
a0001eb0:	c2 26 60 14 	st  %g1, [ %i1 + 0x14 ]
a0001eb4:	94 10 20 0c 	mov  0xc, %o2
a0001eb8:	d0 27 20 04 	st  %o0, [ %i4 + 4 ]
a0001ebc:	92 10 20 00 	clr  %o1
a0001ec0:	f8 0f 20 30 	ldub  [ %i4 + 0x30 ], %i4
a0001ec4:	7f ff f9 91 	call  a0000508 <memset>
a0001ec8:	90 07 bf f4 	add  %fp, -12, %o0
a0001ecc:	82 10 20 01 	mov  1, %g1
a0001ed0:	15 28 00 07 	sethi  %hi(0xa0001c00), %o2
a0001ed4:	b3 36 e0 08 	srl  %i3, 8, %i1
a0001ed8:	b5 36 e0 10 	srl  %i3, 0x10, %i2
a0001edc:	f6 2f bf f4 	stb  %i3, [ %fp + -12 ]
a0001ee0:	92 12 a2 44 	or  %o2, 0x244, %o1
a0001ee4:	c2 2f bf f5 	stb  %g1, [ %fp + -11 ]
a0001ee8:	90 07 bf f4 	add  %fp, -12, %o0
a0001eec:	f2 2f bf f7 	stb  %i1, [ %fp + -9 ]
a0001ef0:	f4 37 bf f8 	sth  %i2, [ %fp + -8 ]
a0001ef4:	7f ff fe d9 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a0001ef8:	f8 2f bf fa 	stb  %i4, [ %fp + -6 ]
a0001efc:	81 c7 e0 08 	ret 
a0001f00:	81 e8 00 00 	restore 

a0001f04 <atmel_genNonceDone.lto_priv.531>:
a0001f04:	9d e3 bf e0 	save  %sp, -32, %sp
a0001f08:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a0001f0c:	80 a6 60 20 	cmp  %i1, 0x20
a0001f10:	12 80 00 0b 	bne  a0001f3c <atmel_genNonceDone.lto_priv.531+0x38>
a0001f14:	b2 17 60 84 	or  %i5, 0x84, %i1
a0001f18:	80 a6 20 00 	cmp  %i0, 0
a0001f1c:	22 80 00 09 	be,a   a0001f40 <atmel_genNonceDone.lto_priv.531+0x3c>
a0001f20:	82 10 20 0a 	mov  0xa, %g1
a0001f24:	94 10 20 20 	mov  0x20, %o2
a0001f28:	92 10 00 18 	mov  %i0, %o1
a0001f2c:	7f ff f9 5f 	call  a00004a8 <memcpy>
a0001f30:	90 06 60 16 	add  %i1, 0x16, %o0
a0001f34:	10 80 00 03 	b  a0001f40 <atmel_genNonceDone.lto_priv.531+0x3c>
a0001f38:	82 10 20 03 	mov  3, %g1
a0001f3c:	82 10 20 0a 	mov  0xa, %g1
a0001f40:	c2 2e 60 bc 	stb  %g1, [ %i1 + 0xbc ]
a0001f44:	40 00 04 f8 	call  a0003324 <CALLBACK_RunSingle.constprop.16>
a0001f48:	81 e8 00 00 	restore 

a0001f4c <atmel_runGenDigDone.lto_priv.194>:
a0001f4c:	80 a2 60 01 	cmp  %o1, 1
a0001f50:	12 80 00 09 	bne  a0001f74 <atmel_runGenDigDone.lto_priv.194+0x28>
a0001f54:	84 10 20 0a 	mov  0xa, %g2
a0001f58:	c2 0a 00 00 	ldub  [ %o0 ], %g1
a0001f5c:	80 a0 60 00 	cmp  %g1, 0
a0001f60:	12 80 00 06 	bne  a0001f78 <atmel_runGenDigDone.lto_priv.194+0x2c>
a0001f64:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0001f68:	82 10 20 04 	mov  4, %g1
a0001f6c:	10 80 00 04 	b  a0001f7c <atmel_runGenDigDone.lto_priv.194+0x30>
a0001f70:	c2 2a a0 bc 	stb  %g1, [ %o2 + 0xbc ]
a0001f74:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0001f78:	c4 28 61 40 	stb  %g2, [ %g1 + 0x140 ]	! a1003140 <encryptState+0xbc>
a0001f7c:	82 13 c0 00 	mov  %o7, %g1
a0001f80:	40 00 04 e9 	call  a0003324 <CALLBACK_RunSingle.constprop.16>
a0001f84:	9e 10 40 00 	mov  %g1, %o7

a0001f88 <atmel_doneHwMac.lto_priv.532>:
a0001f88:	9d e3 bf 68 	save  %sp, -152, %sp
a0001f8c:	11 3e c7 47 	sethi  %hi(0xfb1d1c00), %o0
a0001f90:	96 10 00 1a 	mov  %i2, %o3
a0001f94:	94 10 00 19 	mov  %i1, %o2
a0001f98:	92 10 00 18 	mov  %i0, %o1
a0001f9c:	7f ff fb 0a 	call  a0000bc4 <_ilog>
a0001fa0:	90 12 23 00 	or  %o0, 0x300, %o0
a0001fa4:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0001fa8:	80 a6 20 00 	cmp  %i0, 0
a0001fac:	02 80 00 05 	be  a0001fc0 <atmel_doneHwMac.lto_priv.532+0x38>
a0001fb0:	ba 17 22 14 	or  %i4, 0x214, %i5
a0001fb4:	80 a6 60 20 	cmp  %i1, 0x20
a0001fb8:	02 80 00 0b 	be  a0001fe4 <atmel_doneHwMac.lto_priv.532+0x5c>
a0001fbc:	92 10 00 18 	mov  %i0, %o1
a0001fc0:	19 3e c7 48 	sethi  %hi(0xfb1d2000), %o4
a0001fc4:	96 10 00 1a 	mov  %i2, %o3
a0001fc8:	90 13 20 05 	or  %o4, 5, %o0
a0001fcc:	94 10 00 19 	mov  %i1, %o2
a0001fd0:	7f ff fa fd 	call  a0000bc4 <_ilog>
a0001fd4:	92 10 00 18 	mov  %i0, %o1
a0001fd8:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a0001fdc:	10 80 00 25 	b  a0002070 <atmel_doneHwMac.lto_priv.532+0xe8>
a0001fe0:	90 10 20 04 	mov  4, %o0
a0001fe4:	94 10 20 20 	mov  0x20, %o2
a0001fe8:	7f ff f9 30 	call  a00004a8 <memcpy>
a0001fec:	90 06 a0 0c 	add  %i2, 0xc, %o0
a0001ff0:	d2 07 22 14 	ld  [ %i4 + 0x214 ], %o1
a0001ff4:	94 10 20 20 	mov  0x20, %o2
a0001ff8:	7f ff f9 2c 	call  a00004a8 <memcpy>
a0001ffc:	90 07 bf a8 	add  %fp, -88, %o0
a0002000:	d2 07 60 04 	ld  [ %i5 + 4 ], %o1
a0002004:	94 10 20 20 	mov  0x20, %o2
a0002008:	7f ff f9 28 	call  a00004a8 <memcpy>
a000200c:	90 07 bf c8 	add  %fp, -56, %o0
a0002010:	94 10 20 18 	mov  0x18, %o2
a0002014:	13 28 00 7d 	sethi  %hi(0xa001f400), %o1
a0002018:	90 07 bf e8 	add  %fp, -24, %o0
a000201c:	7f ff f9 23 	call  a00004a8 <memcpy>
a0002020:	92 12 63 78 	or  %o1, 0x378, %o1
a0002024:	b0 07 bf 88 	add  %fp, -120, %i0
a0002028:	92 10 20 58 	mov  0x58, %o1
a000202c:	94 10 00 18 	mov  %i0, %o2
a0002030:	40 00 04 32 	call  a00030f8 <sha256>
a0002034:	90 07 bf a8 	add  %fp, -88, %o0
a0002038:	82 10 20 00 	clr  %g1
a000203c:	94 10 20 03 	mov  3, %o2
a0002040:	84 07 40 01 	add  %i5, %g1, %g2
a0002044:	c6 0e 00 01 	ldub  [ %i0 + %g1 ], %g3
a0002048:	c8 08 a0 0c 	ldub  [ %g2 + 0xc ], %g4
a000204c:	80 a0 c0 04 	cmp  %g3, %g4
a0002050:	32 80 00 02 	bne,a   a0002058 <atmel_doneHwMac.lto_priv.532+0xd0>
a0002054:	94 10 20 04 	mov  4, %o2
a0002058:	82 00 60 01 	inc  %g1
a000205c:	80 a0 60 20 	cmp  %g1, 0x20
a0002060:	12 bf ff f9 	bne  a0002044 <atmel_doneHwMac.lto_priv.532+0xbc>
a0002064:	84 07 40 01 	add  %i5, %g1, %g2
a0002068:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a000206c:	90 0a a0 07 	and  %o2, 7, %o0
a0002070:	9f c0 40 00 	call  %g1
a0002074:	01 00 00 00 	nop 
a0002078:	81 c7 e0 08 	ret 
a000207c:	81 e8 00 00 	restore 

a0002080 <__ATMEL_submitI2cOperation>:
a0002080:	9d e3 bf e0 	save  %sp, -32, %sp
a0002084:	25 28 40 0c 	sethi  %hi(0xa1003000), %l2
a0002088:	a0 14 a2 40 	or  %l2, 0x240, %l0	! a1003240 <atmel_i2c.lto_priv.522>
a000208c:	d2 0c 20 78 	ldub  [ %l0 + 0x78 ], %o1
a0002090:	e6 0f a0 23 	ldub  [ %fp + 0x23 ], %l3
a0002094:	80 a2 60 00 	cmp  %o1, 0
a0002098:	02 80 00 09 	be  a00020bc <__ATMEL_submitI2cOperation+0x3c>
a000209c:	a2 10 00 10 	mov  %l0, %l1
a00020a0:	09 3e 47 45 	sethi  %hi(0xf91d1400), %g4
a00020a4:	b0 10 20 00 	clr  %i0
a00020a8:	7f ff fa c7 	call  a0000bc4 <_ilog>
a00020ac:	90 11 20 05 	or  %g4, 5, %o0
a00020b0:	b0 0e 20 01 	and  %i0, 1, %i0
a00020b4:	81 c7 e0 08 	ret 
a00020b8:	81 e8 00 00 	restore 
a00020bc:	96 10 00 1d 	mov  %i5, %o3
a00020c0:	94 10 00 1c 	mov  %i4, %o2
a00020c4:	92 10 00 1a 	mov  %i2, %o1
a00020c8:	11 3e c7 45 	sethi  %hi(0xfb1d1400), %o0
a00020cc:	7f ff fa be 	call  a0000bc4 <_ilog>
a00020d0:	90 12 22 00 	or  %o0, 0x200, %o0	! fb1d1600 <curr_flash_pos+0x3a774bd8>
a00020d4:	d0 04 20 7c 	ld  [ %l0 + 0x7c ], %o0
a00020d8:	d2 07 a0 24 	ld  [ %fp + 0x24 ], %o1
a00020dc:	7f ff fc 8f 	call  a0001318 <TIMING_TimerResetTimeout>
a00020e0:	c0 2c 20 8d 	clrb  [ %l0 + 0x8d ]
a00020e4:	c2 07 a0 1c 	ld  [ %fp + 0x1c ], %g1
a00020e8:	f0 24 a2 40 	st  %i0, [ %l2 + 0x240 ]
a00020ec:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
a00020f0:	fa 24 20 84 	st  %i5, [ %l0 + 0x84 ]
a00020f4:	f8 2c 20 79 	stb  %i4, [ %l0 + 0x79 ]
a00020f8:	e6 2c 20 90 	stb  %l3, [ %l0 + 0x90 ]
a00020fc:	c2 0c 20 01 	ldub  [ %l0 + 1 ], %g1
a0002100:	80 a0 60 54 	cmp  %g1, 0x54
a0002104:	18 80 00 0b 	bgu  a0002130 <__ATMEL_submitI2cOperation+0xb0>
a0002108:	90 10 20 e0 	mov  0xe0, %o0
a000210c:	83 36 60 08 	srl  %i1, 8, %g1
a0002110:	f2 2c 20 04 	stb  %i1, [ %l0 + 4 ]
a0002114:	80 a6 a0 00 	cmp  %i2, 0
a0002118:	02 80 00 0b 	be  a0002144 <__ATMEL_submitI2cOperation+0xc4>
a000211c:	c2 2c 20 05 	stb  %g1, [ %l0 + 5 ]
a0002120:	80 a6 e0 00 	cmp  %i3, 0
a0002124:	12 80 00 05 	bne  a0002138 <__ATMEL_submitI2cOperation+0xb8>
a0002128:	94 10 00 1a 	mov  %i2, %o2
a000212c:	90 10 20 e8 	mov  0xe8, %o0
a0002130:	40 00 37 38 	call  a000fe10 <atmel_assertHelper>
a0002134:	01 00 00 00 	nop 
a0002138:	92 10 00 1b 	mov  %i3, %o1
a000213c:	7f ff f8 db 	call  a00004a8 <memcpy>
a0002140:	90 04 20 06 	add  %l0, 6, %o0
a0002144:	05 3e c7 45 	sethi  %hi(0xfb1d1400), %g2
a0002148:	d4 0c 60 03 	ldub  [ %l1 + 3 ], %o2
a000214c:	d2 0c 60 02 	ldub  [ %l1 + 2 ], %o1
a0002150:	90 10 a1 00 	or  %g2, 0x100, %o0
a0002154:	7f ff fa 9c 	call  a0000bc4 <_ilog>
a0002158:	96 10 00 19 	mov  %i1, %o3
a000215c:	07 28 00 3e 	sethi  %hi(0xa000f800), %g3
a0002160:	94 10 20 00 	clr  %o2
a0002164:	92 10 20 00 	clr  %o1
a0002168:	40 00 0f 5c 	call  a0005ed8 <CALLBACK_Run>
a000216c:	90 10 e1 a0 	or  %g3, 0x1a0, %o0
a0002170:	82 10 20 02 	mov  2, %g1
a0002174:	c2 2c 60 78 	stb  %g1, [ %l1 + 0x78 ]
a0002178:	b0 10 20 01 	mov  1, %i0
a000217c:	b0 0e 20 01 	and  %i0, 1, %i0
a0002180:	81 c7 e0 08 	ret 
a0002184:	81 e8 00 00 	restore 
a0002188:	a0 00 24 c8 	add  %g0, 0x4c8, %l0
a000218c:	a0 00 25 5c 	add  %g0, 0x55c, %l0
a0002190:	a0 00 25 70 	add  %g0, 0x570, %l0
a0002194:	a0 00 25 bc 	add  %g0, 0x5bc, %l0
a0002198:	a0 00 25 f0 	add  %g0, 0x5f0, %l0
a000219c:	a0 00 26 a0 	add  %g0, 0x6a0, %l0
a00021a0:	a0 00 27 e0 	add  %g0, 0x7e0, %l0
a00021a4:	a0 00 26 e8 	add  %g0, 0x6e8, %l0
a00021a8:	a0 00 28 08 	add  %g0, 0x808, %l0
a00021ac:	a0 00 28 14 	add  %g0, 0x814, %l0
a00021b0:	a0 00 28 38 	add  %g0, 0x838, %l0

a00021b4 <__EEPROM_At24cxxReadCompleteHandler.lto_priv.538>:
a00021b4:	9d e3 bf e0 	save  %sp, -32, %sp
a00021b8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00021bc:	80 a6 60 10 	cmp  %i1, 0x10
a00021c0:	12 80 00 09 	bne  a00021e4 <__EEPROM_At24cxxReadCompleteHandler.lto_priv.538+0x30>
a00021c4:	82 10 60 34 	or  %g1, 0x34, %g1
a00021c8:	c0 28 60 0c 	clrb  [ %g1 + 0xc ]
a00021cc:	96 10 20 10 	mov  0x10, %o3
a00021d0:	c0 28 60 02 	clrb  [ %g1 + 2 ]
a00021d4:	94 10 00 18 	mov  %i0, %o2
a00021d8:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a00021dc:	10 80 00 0c 	b  a000220c <__EEPROM_At24cxxReadCompleteHandler.lto_priv.538+0x58>
a00021e0:	92 10 20 01 	mov  1, %o1
a00021e4:	c4 08 60 0c 	ldub  [ %g1 + 0xc ], %g2
a00021e8:	80 a0 a0 00 	cmp  %g2, 0
a00021ec:	32 80 00 05 	bne,a   a0002200 <__EEPROM_At24cxxReadCompleteHandler.lto_priv.538+0x4c>
a00021f0:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a00021f4:	f0 00 60 08 	ld  [ %g1 + 8 ], %i0
a00021f8:	7f ff fc 32 	call  a00012c0 <TIMING_TimerStart>
a00021fc:	81 e8 00 00 	restore 
a0002200:	96 10 20 00 	clr  %o3
a0002204:	94 10 20 00 	clr  %o2
a0002208:	92 10 20 00 	clr  %o1
a000220c:	9f c0 c0 00 	call  %g3
a0002210:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0002214:	81 c7 e0 08 	ret 
a0002218:	81 e8 00 00 	restore 

a000221c <__EEPROM_At24cxxWriteCompleteHandler.lto_priv.537>:
a000221c:	9d e3 bf e0 	save  %sp, -32, %sp
a0002220:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0002224:	80 a6 20 00 	cmp  %i0, 0
a0002228:	02 80 00 07 	be  a0002244 <__EEPROM_At24cxxWriteCompleteHandler.lto_priv.537+0x28>
a000222c:	82 10 60 34 	or  %g1, 0x34, %g1
a0002230:	c0 28 60 0c 	clrb  [ %g1 + 0xc ]
a0002234:	92 10 20 01 	mov  1, %o1
a0002238:	c0 28 60 02 	clrb  [ %g1 + 2 ]
a000223c:	10 80 00 0a 	b  a0002264 <__EEPROM_At24cxxWriteCompleteHandler.lto_priv.537+0x48>
a0002240:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0002244:	c4 08 60 0c 	ldub  [ %g1 + 0xc ], %g2
a0002248:	80 a0 a0 00 	cmp  %g2, 0
a000224c:	32 80 00 05 	bne,a   a0002260 <__EEPROM_At24cxxWriteCompleteHandler.lto_priv.537+0x44>
a0002250:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0002254:	f0 00 60 04 	ld  [ %g1 + 4 ], %i0
a0002258:	7f ff fc 1a 	call  a00012c0 <TIMING_TimerStart>
a000225c:	81 e8 00 00 	restore 
a0002260:	92 10 20 00 	clr  %o1
a0002264:	9f c0 c0 00 	call  %g3
a0002268:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a000226c:	81 c7 e0 08 	ret 
a0002270:	81 e8 00 00 	restore 

a0002274 <__EEPROM_At24cxxAcquireLock.lto_priv.563>:
a0002274:	9d e3 bf e0 	save  %sp, -32, %sp
a0002278:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000227c:	82 10 60 34 	or  %g1, 0x34, %g1	! a1003034 <eeprom_descriptor.lto_priv.535>
a0002280:	c4 08 60 02 	ldub  [ %g1 + 2 ], %g2
a0002284:	80 a0 a0 00 	cmp  %g2, 0
a0002288:	02 80 00 05 	be  a000229c <__EEPROM_At24cxxAcquireLock.lto_priv.563+0x28>
a000228c:	86 10 20 01 	mov  1, %g3
a0002290:	11 3e 03 00 	sethi  %hi(0xf80c0000), %o0
a0002294:	40 00 2b 3f 	call  a000cf90 <_iassert>
a0002298:	90 12 20 07 	or  %o0, 7, %o0	! f80c0007 <curr_flash_pos+0x376635df>
a000229c:	c6 28 60 02 	stb  %g3, [ %g1 + 2 ]
a00022a0:	81 c7 e0 08 	ret 
a00022a4:	81 e8 00 00 	restore 

a00022a8 <atmel_writeSlotDone>:
a00022a8:	9d e3 bf e0 	save  %sp, -32, %sp
a00022ac:	80 a6 20 00 	cmp  %i0, 0
a00022b0:	02 80 00 10 	be  a00022f0 <atmel_writeSlotDone+0x48>
a00022b4:	80 a6 60 01 	cmp  %i1, 1
a00022b8:	12 80 00 09 	bne  a00022dc <atmel_writeSlotDone+0x34>
a00022bc:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a00022c0:	80 88 60 ff 	btst  0xff, %g1
a00022c4:	12 80 00 07 	bne  a00022e0 <atmel_writeSlotDone+0x38>
a00022c8:	05 3e 87 43 	sethi  %hi(0xfa1d0c00), %g2
a00022cc:	9f c6 80 00 	call  %i2
a00022d0:	01 00 00 00 	nop 
a00022d4:	81 c7 e0 08 	ret 
a00022d8:	81 e8 00 00 	restore 
a00022dc:	05 3e 87 43 	sethi  %hi(0xfa1d0c00), %g2
a00022e0:	b4 08 60 ff 	and  %g1, 0xff, %i2
a00022e4:	b0 10 a3 05 	or  %g2, 0x305, %i0
a00022e8:	7f ff fa 37 	call  a0000bc4 <_ilog>
a00022ec:	81 e8 00 00 	restore 
a00022f0:	31 3e 07 41 	sethi  %hi(0xf81d0400), %i0
a00022f4:	b0 16 20 05 	or  %i0, 5, %i0	! f81d0405 <curr_flash_pos+0x377739dd>
a00022f8:	7f ff fa 33 	call  a0000bc4 <_ilog>
a00022fc:	81 e8 00 00 	restore 

a0002300 <atmel_readConfigWordDone>:
a0002300:	9d e3 bf e0 	save  %sp, -32, %sp
a0002304:	80 a6 60 04 	cmp  %i1, 4
a0002308:	02 80 00 04 	be  a0002318 <atmel_readConfigWordDone+0x18>
a000230c:	80 a6 20 00 	cmp  %i0, 0
a0002310:	22 80 00 06 	be,a   a0002328 <atmel_readConfigWordDone+0x28>
a0002314:	31 3e 47 44 	sethi  %hi(0xf91d1000), %i0
a0002318:	9f c6 80 00 	call  %i2
a000231c:	90 10 00 18 	mov  %i0, %o0
a0002320:	81 c7 e0 08 	ret 
a0002324:	81 e8 00 00 	restore 
a0002328:	b0 16 21 05 	or  %i0, 0x105, %i0
a000232c:	7f ff fa 26 	call  a0000bc4 <_ilog>
a0002330:	81 e8 00 00 	restore 

a0002334 <atmel_writeConfigWordDone>:
a0002334:	9d e3 bf e0 	save  %sp, -32, %sp
a0002338:	80 a6 20 00 	cmp  %i0, 0
a000233c:	02 80 00 10 	be  a000237c <atmel_writeConfigWordDone+0x48>
a0002340:	80 a6 60 01 	cmp  %i1, 1
a0002344:	12 80 00 09 	bne  a0002368 <atmel_writeConfigWordDone+0x34>
a0002348:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a000234c:	80 88 60 ff 	btst  0xff, %g1
a0002350:	12 80 00 07 	bne  a000236c <atmel_writeConfigWordDone+0x38>
a0002354:	05 3e 87 44 	sethi  %hi(0xfa1d1000), %g2
a0002358:	9f c6 80 00 	call  %i2
a000235c:	01 00 00 00 	nop 
a0002360:	81 c7 e0 08 	ret 
a0002364:	81 e8 00 00 	restore 
a0002368:	05 3e 87 44 	sethi  %hi(0xfa1d1000), %g2
a000236c:	b4 08 60 ff 	and  %g1, 0xff, %i2
a0002370:	b0 10 a2 05 	or  %g2, 0x205, %i0
a0002374:	7f ff fa 14 	call  a0000bc4 <_ilog>
a0002378:	81 e8 00 00 	restore 
a000237c:	31 3e 07 41 	sethi  %hi(0xf81d0400), %i0
a0002380:	b0 16 20 05 	or  %i0, 5, %i0	! f81d0405 <curr_flash_pos+0x377739dd>
a0002384:	7f ff fa 10 	call  a0000bc4 <_ilog>
a0002388:	81 e8 00 00 	restore 

a000238c <atmel_isChipLockedDone>:
a000238c:	9d e3 bf e0 	save  %sp, -32, %sp
a0002390:	80 a6 60 04 	cmp  %i1, 4
a0002394:	12 80 00 11 	bne  a00023d8 <atmel_isChipLockedDone+0x4c>
a0002398:	80 a6 20 00 	cmp  %i0, 0
a000239c:	02 80 00 10 	be  a00023dc <atmel_isChipLockedDone+0x50>
a00023a0:	11 3e 07 40 	sethi  %hi(0xf81d0000), %o0
a00023a4:	c4 0e 20 02 	ldub  [ %i0 + 2 ], %g2
a00023a8:	80 a0 00 02 	cmp  %g0, %g2
a00023ac:	c2 0e 20 03 	ldub  [ %i0 + 3 ], %g1
a00023b0:	92 60 3f ff 	subx  %g0, -1, %o1
a00023b4:	80 a0 00 01 	cmp  %g0, %g1
a00023b8:	94 60 3f ff 	subx  %g0, -1, %o2
a00023bc:	80 a0 a0 00 	cmp  %g2, 0
a00023c0:	12 80 00 04 	bne  a00023d0 <atmel_isChipLockedDone+0x44>
a00023c4:	80 a0 60 00 	cmp  %g1, 0
a00023c8:	02 80 00 0a 	be  a00023f0 <atmel_isChipLockedDone+0x64>
a00023cc:	86 10 20 00 	clr  %g3
a00023d0:	10 80 00 08 	b  a00023f0 <atmel_isChipLockedDone+0x64>
a00023d4:	86 10 20 02 	mov  2, %g3
a00023d8:	11 3e 07 40 	sethi  %hi(0xf81d0000), %o0
a00023dc:	7f ff f9 fa 	call  a0000bc4 <_ilog>
a00023e0:	90 12 20 02 	or  %o0, 2, %o0	! f81d0002 <curr_flash_pos+0x377735da>
a00023e4:	86 10 20 01 	mov  1, %g3
a00023e8:	94 10 20 00 	clr  %o2
a00023ec:	92 10 20 00 	clr  %o1
a00023f0:	94 0a a0 01 	and  %o2, 1, %o2
a00023f4:	92 0a 60 01 	and  %o1, 1, %o1
a00023f8:	9f c6 80 00 	call  %i2
a00023fc:	90 08 e0 03 	and  %g3, 3, %o0
a0002400:	81 c7 e0 08 	ret 
a0002404:	81 e8 00 00 	restore 

a0002408 <atmel_encryptedReadSlotDone>:
a0002408:	9d e3 bf e0 	save  %sp, -32, %sp
a000240c:	80 a6 60 20 	cmp  %i1, 0x20
a0002410:	12 80 00 0a 	bne  a0002438 <atmel_encryptedReadSlotDone+0x30>
a0002414:	80 a6 20 00 	cmp  %i0, 0
a0002418:	22 80 00 09 	be,a   a000243c <atmel_encryptedReadSlotDone+0x34>
a000241c:	82 10 20 0a 	mov  0xa, %g1
a0002420:	94 10 20 20 	mov  0x20, %o2
a0002424:	92 10 00 18 	mov  %i0, %o1
a0002428:	7f ff f8 20 	call  a00004a8 <memcpy>
a000242c:	90 06 a0 77 	add  %i2, 0x77, %o0
a0002430:	10 80 00 03 	b  a000243c <atmel_encryptedReadSlotDone+0x34>
a0002434:	82 10 20 06 	mov  6, %g1
a0002438:	82 10 20 0a 	mov  0xa, %g1
a000243c:	c2 2e a0 bc 	stb  %g1, [ %i2 + 0xbc ]
a0002440:	40 00 03 b9 	call  a0003324 <CALLBACK_RunSingle.constprop.16>
a0002444:	81 e8 00 00 	restore 

a0002448 <atmel_encryptedWriteSlotDone>:
a0002448:	9d e3 bf e0 	save  %sp, -32, %sp
a000244c:	80 a6 60 01 	cmp  %i1, 1
a0002450:	12 80 00 0a 	bne  a0002478 <atmel_encryptedWriteSlotDone+0x30>
a0002454:	82 10 20 0a 	mov  0xa, %g1
a0002458:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a000245c:	80 a0 60 00 	cmp  %g1, 0
a0002460:	32 80 00 06 	bne,a   a0002478 <atmel_encryptedWriteSlotDone+0x30>
a0002464:	82 10 20 0a 	mov  0xa, %g1
a0002468:	11 3e 07 4a 	sethi  %hi(0xf81d2800), %o0
a000246c:	7f ff f9 d6 	call  a0000bc4 <_ilog>
a0002470:	90 12 22 06 	or  %o0, 0x206, %o0	! f81d2a06 <curr_flash_pos+0x37775fde>
a0002474:	82 10 20 08 	mov  8, %g1
a0002478:	c2 2e a0 bc 	stb  %g1, [ %i2 + 0xbc ]
a000247c:	40 00 03 aa 	call  a0003324 <CALLBACK_RunSingle.constprop.16>
a0002480:	81 e8 00 00 	restore 

a0002484 <atmel_encryptReadWrite.lto_priv.175>:
a0002484:	9d e3 bf 10 	save  %sp, -240, %sp
a0002488:	37 28 40 0c 	sethi  %hi(0xa1003000), %i3
a000248c:	ba 16 e0 84 	or  %i3, 0x84, %i5	! a1003084 <encryptState>
a0002490:	f4 0f 60 bc 	ldub  [ %i5 + 0xbc ], %i2
a0002494:	92 10 00 1a 	mov  %i2, %o1
a0002498:	11 3e 47 4d 	sethi  %hi(0xf91d3400), %o0
a000249c:	7f ff f9 ca 	call  a0000bc4 <_ilog>
a00024a0:	90 12 21 00 	or  %o0, 0x100, %o0	! f91d3500 <curr_flash_pos+0x38776ad8>
a00024a4:	c2 0f 60 bc 	ldub  [ %i5 + 0xbc ], %g1
a00024a8:	80 a0 60 0a 	cmp  %g1, 0xa
a00024ac:	18 80 00 ea 	bgu  a0002854 <atmel_encryptReadWrite.lto_priv.175+0x3d0>
a00024b0:	83 28 60 02 	sll  %g1, 2, %g1
a00024b4:	05 28 00 08 	sethi  %hi(0xa0002000), %g2
a00024b8:	86 10 a1 88 	or  %g2, 0x188, %g3	! a0002188 <__ATMEL_submitI2cOperation+0x108>
a00024bc:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a00024c0:	81 c0 40 00 	jmp  %g1
a00024c4:	01 00 00 00 	nop 
a00024c8:	13 28 40 0c 	sethi  %hi(0xa1003000), %o1
a00024cc:	b8 12 61 44 	or  %o1, 0x144, %i4	! a1003144 <atmelEncrypt.lto_priv.528>
a00024d0:	d4 07 20 c8 	ld  [ %i4 + 0xc8 ], %o2
a00024d4:	c2 07 20 cc 	ld  [ %i4 + 0xcc ], %g1
a00024d8:	80 a2 80 01 	cmp  %o2, %g1
a00024dc:	02 80 00 e1 	be  a0002860 <atmel_encryptReadWrite.lto_priv.175+0x3dc>
a00024e0:	94 10 20 c0 	mov  0xc0, %o2
a00024e4:	92 10 20 00 	clr  %o1
a00024e8:	7f ff f8 08 	call  a0000508 <memset>
a00024ec:	90 16 e0 84 	or  %i3, 0x84, %o0
a00024f0:	c2 07 20 cc 	ld  [ %i4 + 0xcc ], %g1
a00024f4:	96 00 60 01 	add  %g1, 1, %o3
a00024f8:	80 a2 e0 05 	cmp  %o3, 5
a00024fc:	22 80 00 03 	be,a   a0002508 <atmel_encryptReadWrite.lto_priv.175+0x84>
a0002500:	c0 27 20 cc 	clr  [ %i4 + 0xcc ]
a0002504:	d6 27 20 cc 	st  %o3, [ %i4 + 0xcc ]
a0002508:	99 28 60 03 	sll  %g1, 3, %o4
a000250c:	83 28 60 05 	sll  %g1, 5, %g1
a0002510:	94 10 20 28 	mov  0x28, %o2
a0002514:	b6 03 00 01 	add  %o4, %g1, %i3
a0002518:	90 07 bf 60 	add  %fp, -160, %o0
a000251c:	7f ff f7 e3 	call  a00004a8 <memcpy>
a0002520:	92 07 00 1b 	add  %i4, %i3, %o1
a0002524:	c2 0f bf 61 	ldub  [ %fp + -159 ], %g1
a0002528:	c2 2f 60 76 	stb  %g1, [ %i5 + 0x76 ]
a000252c:	da 07 bf 84 	ld  [ %fp + -124 ], %o5
a0002530:	c2 0f bf 60 	ldub  [ %fp + -160 ], %g1
a0002534:	c2 2f 60 15 	stb  %g1, [ %i5 + 0x15 ]
a0002538:	80 88 60 ff 	btst  0xff, %g1
a000253c:	12 80 00 06 	bne  a0002554 <atmel_encryptReadWrite.lto_priv.175+0xd0>
a0002540:	da 27 60 b8 	st  %o5, [ %i5 + 0xb8 ]
a0002544:	94 10 20 20 	mov  0x20, %o2
a0002548:	92 07 bf 62 	add  %fp, -158, %o1
a000254c:	7f ff f7 d7 	call  a00004a8 <memcpy>
a0002550:	90 07 60 97 	add  %i5, 0x97, %o0
a0002554:	10 80 00 ae 	b  a000280c <atmel_encryptReadWrite.lto_priv.175+0x388>
a0002558:	82 10 20 01 	mov  1, %g1
a000255c:	92 10 20 14 	mov  0x14, %o1
a0002560:	40 00 2c 72 	call  a000d728 <getShaRandom>
a0002564:	90 16 e0 84 	or  %i3, 0x84, %o0
a0002568:	10 80 00 a9 	b  a000280c <atmel_encryptReadWrite.lto_priv.175+0x388>
a000256c:	82 10 20 02 	mov  2, %g1
a0002570:	82 10 20 3d 	mov  0x3d, %g1
a0002574:	c0 23 a0 20 	clr  [ %sp + 0x20 ]
a0002578:	09 28 00 07 	sethi  %hi(0xa0001c00), %g4
a000257c:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
a0002580:	39 00 c6 c5 	sethi  %hi(0x31b1400), %i4
a0002584:	fa 23 a0 1c 	st  %i5, [ %sp + 0x1c ]
a0002588:	9a 11 23 04 	or  %g4, 0x304, %o5
a000258c:	98 10 20 20 	mov  0x20, %o4
a0002590:	96 10 00 1d 	mov  %i5, %o3
a0002594:	94 10 20 14 	mov  0x14, %o2
a0002598:	92 10 20 00 	clr  %o1
a000259c:	90 17 22 00 	or  %i4, 0x200, %o0
a00025a0:	7f ff fe b8 	call  a0002080 <__ATMEL_submitI2cOperation>
a00025a4:	01 00 00 00 	nop 
a00025a8:	80 a2 20 00 	cmp  %o0, 0
a00025ac:	02 80 00 98 	be  a000280c <atmel_encryptReadWrite.lto_priv.175+0x388>
a00025b0:	82 10 20 0a 	mov  0xa, %g1
a00025b4:	10 80 00 ac 	b  a0002864 <atmel_encryptReadWrite.lto_priv.175+0x3e0>
a00025b8:	c2 0f 60 bc 	ldub  [ %i5 + 0xbc ], %g1
a00025bc:	82 10 20 2c 	mov  0x2c, %g1
a00025c0:	1f 28 00 07 	sethi  %hi(0xa0001c00), %o7
a00025c4:	07 00 c1 c5 	sethi  %hi(0x3071400), %g3
a00025c8:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
a00025cc:	9a 13 e3 4c 	or  %o7, 0x34c, %o5
a00025d0:	c0 23 a0 20 	clr  [ %sp + 0x20 ]
a00025d4:	98 10 20 01 	mov  1, %o4
a00025d8:	fa 23 a0 1c 	st  %i5, [ %sp + 0x1c ]
a00025dc:	96 10 20 00 	clr  %o3
a00025e0:	94 10 20 00 	clr  %o2
a00025e4:	92 10 20 01 	mov  1, %o1
a00025e8:	10 bf ff ee 	b  a00025a0 <atmel_encryptReadWrite.lto_priv.175+0x11c>
a00025ec:	90 10 e1 02 	or  %g3, 0x102, %o0
a00025f0:	17 28 40 0c 	sethi  %hi(0xa1003000), %o3
a00025f4:	94 10 20 20 	mov  0x20, %o2
a00025f8:	92 12 e0 9a 	or  %o3, 0x9a, %o1
a00025fc:	7f ff f7 ab 	call  a00004a8 <memcpy>
a0002600:	90 07 bf a0 	add  %fp, -96, %o0
a0002604:	92 16 e0 84 	or  %i3, 0x84, %o1
a0002608:	94 10 20 14 	mov  0x14, %o2
a000260c:	7f ff f7 a7 	call  a00004a8 <memcpy>
a0002610:	90 07 bf c0 	add  %fp, -64, %o0
a0002614:	19 28 00 7d 	sethi  %hi(0xa001f400), %o4
a0002618:	94 10 20 03 	mov  3, %o2
a000261c:	92 13 23 50 	or  %o4, 0x350, %o1
a0002620:	7f ff f7 a2 	call  a00004a8 <memcpy>
a0002624:	90 07 bf d4 	add  %fp, -44, %o0
a0002628:	37 28 40 0c 	sethi  %hi(0xa1003000), %i3
a000262c:	92 10 20 37 	mov  0x37, %o1
a0002630:	94 16 e0 ba 	or  %i3, 0xba, %o2
a0002634:	40 00 02 b1 	call  a00030f8 <sha256>
a0002638:	90 07 bf a0 	add  %fp, -96, %o0
a000263c:	1b 00 00 04 	sethi  %hi(0x1000), %o5
a0002640:	94 10 20 20 	mov  0x20, %o2
a0002644:	92 13 62 e8 	or  %o5, 0x2e8, %o1
a0002648:	7f ff f7 98 	call  a00004a8 <memcpy>
a000264c:	90 07 bf a0 	add  %fp, -96, %o0
a0002650:	11 28 00 7d 	sethi  %hi(0xa001f400), %o0
a0002654:	94 10 20 20 	mov  0x20, %o2
a0002658:	92 12 23 58 	or  %o0, 0x358, %o1
a000265c:	7f ff f7 93 	call  a00004a8 <memcpy>
a0002660:	90 07 bf c0 	add  %fp, -64, %o0
a0002664:	94 10 20 20 	mov  0x20, %o2
a0002668:	92 16 e0 ba 	or  %i3, 0xba, %o1
a000266c:	7f ff f7 8f 	call  a00004a8 <memcpy>
a0002670:	90 07 bf e0 	add  %fp, -32, %o0
a0002674:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a0002678:	92 10 20 60 	mov  0x60, %o1
a000267c:	94 10 a0 da 	or  %g2, 0xda, %o2
a0002680:	40 00 02 9e 	call  a00030f8 <sha256>
a0002684:	90 07 bf a0 	add  %fp, -96, %o0
a0002688:	c2 0f 60 15 	ldub  [ %i5 + 0x15 ], %g1
a000268c:	80 a0 60 00 	cmp  %g1, 0
a0002690:	22 80 00 5f 	be,a   a000280c <atmel_encryptReadWrite.lto_priv.175+0x388>
a0002694:	82 10 20 07 	mov  7, %g1
a0002698:	10 80 00 5d 	b  a000280c <atmel_encryptReadWrite.lto_priv.175+0x388>
a000269c:	82 10 20 05 	mov  5, %g1
a00026a0:	c2 0f 60 76 	ldub  [ %i5 + 0x76 ], %g1
a00026a4:	92 08 60 ff 	and  %g1, 0xff, %o1
a00026a8:	80 a2 60 0f 	cmp  %o1, 0xf
a00026ac:	18 80 00 14 	bgu  a00026fc <atmel_encryptReadWrite.lto_priv.175+0x278>
a00026b0:	b9 28 60 03 	sll  %g1, 3, %i4
a00026b4:	15 28 00 09 	sethi  %hi(0xa0002400), %o2
a00026b8:	82 10 20 05 	mov  5, %g1
a00026bc:	9a 12 a0 08 	or  %o2, 8, %o5
a00026c0:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
a00026c4:	98 10 20 20 	mov  0x20, %o4
a00026c8:	82 10 20 01 	mov  1, %g1
a00026cc:	fa 23 a0 1c 	st  %i5, [ %sp + 0x1c ]
a00026d0:	96 10 20 00 	clr  %o3
a00026d4:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
a00026d8:	94 10 20 00 	clr  %o2
a00026dc:	92 0f 27 f8 	and  %i4, 0x7f8, %o1
a00026e0:	10 80 00 3e 	b  a00027d8 <atmel_encryptReadWrite.lto_priv.175+0x354>
a00026e4:	05 00 c1 c0 	sethi  %hi(0x3070000), %g2
a00026e8:	d2 0f 60 76 	ldub  [ %i5 + 0x76 ], %o1
a00026ec:	82 10 00 1d 	mov  %i5, %g1
a00026f0:	80 a2 60 0f 	cmp  %o1, 0xf
a00026f4:	08 80 00 05 	bleu  a0002708 <atmel_encryptReadWrite.lto_priv.175+0x284>
a00026f8:	96 10 20 00 	clr  %o3
a00026fc:	3b 3e 47 43 	sethi  %hi(0xf91d0c00), %i5
a0002700:	40 00 2a 24 	call  a000cf90 <_iassert>
a0002704:	90 17 60 07 	or  %i5, 7, %o0	! f91d0c07 <curr_flash_pos+0x387741df>
a0002708:	c8 08 60 97 	ldub  [ %g1 + 0x97 ], %g4
a000270c:	d2 08 60 56 	ldub  [ %g1 + 0x56 ], %o1
a0002710:	94 19 00 09 	xor  %g4, %o1, %o2
a0002714:	d4 28 60 77 	stb  %o2, [ %g1 + 0x77 ]
a0002718:	96 02 e0 01 	inc  %o3
a000271c:	80 a2 e0 20 	cmp  %o3, 0x20
a0002720:	12 bf ff fa 	bne  a0002708 <atmel_encryptReadWrite.lto_priv.175+0x284>
a0002724:	82 00 60 01 	inc  %g1
a0002728:	19 28 40 0c 	sethi  %hi(0xa1003000), %o4
a000272c:	94 10 20 20 	mov  0x20, %o2
a0002730:	92 13 20 da 	or  %o4, 0xda, %o1
a0002734:	7f ff f7 5d 	call  a00004a8 <memcpy>
a0002738:	90 07 bf a0 	add  %fp, -96, %o0
a000273c:	1b 28 00 7d 	sethi  %hi(0xa001f400), %o5
a0002740:	94 10 20 20 	mov  0x20, %o2
a0002744:	92 13 63 30 	or  %o5, 0x330, %o1
a0002748:	7f ff f7 58 	call  a00004a8 <memcpy>
a000274c:	90 07 bf c0 	add  %fp, -64, %o0
a0002750:	94 10 20 20 	mov  0x20, %o2
a0002754:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0002758:	90 07 bf e0 	add  %fp, -32, %o0
a000275c:	7f ff f7 53 	call  a00004a8 <memcpy>
a0002760:	92 17 21 1b 	or  %i4, 0x11b, %o1
a0002764:	c2 0f 60 76 	ldub  [ %i5 + 0x76 ], %g1
a0002768:	83 28 60 03 	sll  %g1, 3, %g1
a000276c:	94 07 bf 40 	add  %fp, -192, %o2
a0002770:	c2 2f bf c2 	stb  %g1, [ %fp + -62 ]
a0002774:	92 10 20 60 	mov  0x60, %o1
a0002778:	90 07 bf a0 	add  %fp, -96, %o0
a000277c:	40 00 02 5f 	call  a00030f8 <sha256>
a0002780:	c0 2f bf c3 	clrb  [ %fp + -61 ]
a0002784:	94 10 20 20 	mov  0x20, %o2
a0002788:	92 07 60 77 	add  %i5, 0x77, %o1
a000278c:	7f ff f7 47 	call  a00004a8 <memcpy>
a0002790:	90 07 bf 60 	add  %fp, -160, %o0
a0002794:	94 10 20 20 	mov  0x20, %o2
a0002798:	92 07 bf 40 	add  %fp, -192, %o1
a000279c:	7f ff f7 43 	call  a00004a8 <memcpy>
a00027a0:	90 07 bf 80 	add  %fp, -128, %o0
a00027a4:	82 10 20 2b 	mov  0x2b, %g1
a00027a8:	f6 0f 60 76 	ldub  [ %i5 + 0x76 ], %i3
a00027ac:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
a00027b0:	82 10 20 01 	mov  1, %g1
a00027b4:	fa 23 a0 1c 	st  %i5, [ %sp + 0x1c ]
a00027b8:	11 28 00 09 	sethi  %hi(0xa0002400), %o0
a00027bc:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
a00027c0:	9a 12 20 48 	or  %o0, 0x48, %o5
a00027c4:	98 10 20 01 	mov  1, %o4
a00027c8:	96 07 bf 60 	add  %fp, -160, %o3
a00027cc:	94 10 20 40 	mov  0x40, %o2
a00027d0:	93 2e e0 03 	sll  %i3, 3, %o1
a00027d4:	05 00 d1 c4 	sethi  %hi(0x3471000), %g2
a00027d8:	10 bf ff 72 	b  a00025a0 <atmel_encryptReadWrite.lto_priv.175+0x11c>
a00027dc:	90 10 a2 82 	or  %g2, 0x282, %o0	! 3471282 <__target_size+0x341495a>
a00027e0:	82 10 00 1d 	mov  %i5, %g1
a00027e4:	92 10 20 00 	clr  %o1
a00027e8:	de 08 60 77 	ldub  [ %g1 + 0x77 ], %o7
a00027ec:	c6 08 60 56 	ldub  [ %g1 + 0x56 ], %g3
a00027f0:	88 1b c0 03 	xor  %o7, %g3, %g4
a00027f4:	c8 28 60 97 	stb  %g4, [ %g1 + 0x97 ]
a00027f8:	92 02 60 01 	inc  %o1
a00027fc:	80 a2 60 20 	cmp  %o1, 0x20
a0002800:	12 bf ff fa 	bne  a00027e8 <atmel_encryptReadWrite.lto_priv.175+0x364>
a0002804:	82 00 60 01 	inc  %g1
a0002808:	82 10 20 09 	mov  9, %g1
a000280c:	10 80 00 15 	b  a0002860 <atmel_encryptReadWrite.lto_priv.175+0x3dc>
a0002810:	c2 2f 60 bc 	stb  %g1, [ %i5 + 0xbc ]
a0002814:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1
a0002818:	80 a0 60 00 	cmp  %g1, 0
a000281c:	02 80 00 05 	be  a0002830 <atmel_encryptReadWrite.lto_priv.175+0x3ac>
a0002820:	92 07 60 97 	add  %i5, 0x97, %o1
a0002824:	90 10 20 01 	mov  1, %o0
a0002828:	9f c0 40 00 	call  %g1
a000282c:	01 00 00 00 	nop 
a0002830:	10 80 00 0c 	b  a0002860 <atmel_encryptReadWrite.lto_priv.175+0x3dc>
a0002834:	c0 2f 60 bc 	clrb  [ %i5 + 0xbc ]
a0002838:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1
a000283c:	92 07 60 97 	add  %i5, 0x97, %o1
a0002840:	80 a0 60 00 	cmp  %g1, 0
a0002844:	12 bf ff f9 	bne  a0002828 <atmel_encryptReadWrite.lto_priv.175+0x3a4>
a0002848:	90 10 20 00 	clr  %o0
a000284c:	10 80 00 05 	b  a0002860 <atmel_encryptReadWrite.lto_priv.175+0x3dc>
a0002850:	c0 2f 60 bc 	clrb  [ %i5 + 0xbc ]
a0002854:	35 3e 07 4f 	sethi  %hi(0xf81d3c00), %i2
a0002858:	40 00 29 ce 	call  a000cf90 <_iassert>
a000285c:	90 16 a1 07 	or  %i2, 0x107, %o0	! f81d3d07 <curr_flash_pos+0x377772df>
a0002860:	c2 0f 60 bc 	ldub  [ %i5 + 0xbc ], %g1
a0002864:	80 a6 80 01 	cmp  %i2, %g1
a0002868:	02 80 00 04 	be  a0002878 <atmel_encryptReadWrite.lto_priv.175+0x3f4>
a000286c:	01 00 00 00 	nop 
a0002870:	40 00 02 ad 	call  a0003324 <CALLBACK_RunSingle.constprop.16>
a0002874:	01 00 00 00 	nop 
a0002878:	81 c7 e0 08 	ret 
a000287c:	81 e8 00 00 	restore 

a0002880 <GpioRead>:
a0002880:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0002884:	c4 00 60 30 	ld  [ %g1 + 0x30 ], %g2	! a1003030 <gpio_registers>
a0002888:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
a000288c:	c2 00 a0 08 	ld  [ %g2 + 8 ], %g1
a0002890:	c8 00 a0 0c 	ld  [ %g2 + 0xc ], %g4
a0002894:	82 19 00 01 	xor  %g4, %g1, %g1
a0002898:	82 08 40 03 	and  %g1, %g3, %g1
a000289c:	84 18 40 04 	xor  %g1, %g4, %g2
a00028a0:	82 10 20 01 	mov  1, %g1
a00028a4:	91 28 40 08 	sll  %g1, %o0, %o0
a00028a8:	86 08 80 08 	and  %g2, %o0, %g3
a00028ac:	80 a0 00 03 	cmp  %g0, %g3
a00028b0:	81 c3 e0 08 	retl 
a00028b4:	90 40 20 00 	addx  %g0, 0, %o0

a00028b8 <AUX_EnableAuxInterrupts>:
a00028b8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00028bc:	c4 00 62 c8 	ld  [ %g1 + 0x2c8 ], %g2	! a1002ec8 <aux.lto_priv.579>
a00028c0:	c2 00 a0 40 	ld  [ %g2 + 0x40 ], %g1
a00028c4:	90 10 40 08 	or  %g1, %o0, %o0
a00028c8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00028cc:	d0 20 a0 40 	st  %o0, [ %g2 + 0x40 ]
a00028d0:	81 c3 e0 08 	retl 
a00028d4:	c0 28 61 90 	clrb  [ %g1 + 0x190 ]

a00028d8 <AUX_DisableAuxInterrupts>:
a00028d8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00028dc:	c2 00 62 c8 	ld  [ %g1 + 0x2c8 ], %g1	! a1002ec8 <aux.lto_priv.579>
a00028e0:	c4 00 60 40 	ld  [ %g1 + 0x40 ], %g2
a00028e4:	86 28 80 08 	andn  %g2, %o0, %g3
a00028e8:	c6 20 60 40 	st  %g3, [ %g1 + 0x40 ]
a00028ec:	d0 20 60 44 	st  %o0, [ %g1 + 0x44 ]
a00028f0:	81 c3 e0 08 	retl 
a00028f4:	01 00 00 00 	nop 

a00028f8 <AUX_DDCCIRequestIsAddressOnly>:
a00028f8:	c2 0a 20 03 	ldub  [ %o0 + 3 ], %g1
a00028fc:	84 18 60 06 	xor  %g1, 6, %g2
a0002900:	80 a0 00 02 	cmp  %g0, %g2
a0002904:	90 60 3f ff 	subx  %g0, -1, %o0
a0002908:	80 a0 00 01 	cmp  %g0, %g1
a000290c:	82 60 3f ff 	subx  %g0, -1, %g1
a0002910:	81 c3 e0 08 	retl 
a0002914:	90 12 00 01 	or  %o0, %g1, %o0

a0002918 <AUX_LoadTransaction>:
a0002918:	9d e3 bf e0 	save  %sp, -32, %sp
a000291c:	40 00 06 42 	call  a0004224 <bb_top_IsDeviceLex>
a0002920:	01 00 00 00 	nop 
a0002924:	88 10 20 01 	mov  1, %g4	! 1 <__lex_srodata_size+0x1>
a0002928:	80 a2 20 00 	cmp  %o0, 0
a000292c:	02 80 00 04 	be  a000293c <AUX_LoadTransaction+0x24>
a0002930:	82 10 20 11 	mov  0x11, %g1
a0002934:	88 10 20 03 	mov  3, %g4
a0002938:	82 10 20 14 	mov  0x14, %g1
a000293c:	86 10 20 00 	clr  %g3
a0002940:	35 28 40 0b 	sethi  %hi(0xa1002c00), %i2
a0002944:	b6 08 60 ff 	and  %g1, 0xff, %i3
a0002948:	c4 06 a2 c8 	ld  [ %i2 + 0x2c8 ], %g2
a000294c:	f8 00 a0 14 	ld  [ %g2 + 0x14 ], %i4
a0002950:	f8 2e 00 03 	stb  %i4, [ %i0 + %g3 ]
a0002954:	90 00 e0 01 	add  %g3, 1, %o0
a0002958:	80 8f 21 00 	btst  0x100, %i4
a000295c:	12 80 00 06 	bne  a0002974 <AUX_LoadTransaction+0x5c>
a0002960:	ba 10 00 08 	mov  %o0, %i5
a0002964:	92 0a 20 ff 	and  %o0, 0xff, %o1
a0002968:	80 a6 c0 09 	cmp  %i3, %o1
a000296c:	1a bf ff f7 	bcc  a0002948 <AUX_LoadTransaction+0x30>
a0002970:	86 0a 20 ff 	and  %o0, 0xff, %g3
a0002974:	92 0f 60 ff 	and  %i5, 0xff, %o1
a0002978:	80 a2 40 04 	cmp  %o1, %g4
a000297c:	0a 80 00 04 	bcs  a000298c <AUX_LoadTransaction+0x74>
a0002980:	80 a0 40 09 	cmp  %g1, %o1
a0002984:	3a 80 00 07 	bcc,a   a00029a0 <AUX_LoadTransaction+0x88>
a0002988:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a000298c:	15 3e 42 00 	sethi  %hi(0xf9080000), %o2
a0002990:	ba 10 3f ff 	mov  -1, %i5
a0002994:	7f ff f8 8c 	call  a0000bc4 <_ilog>
a0002998:	90 12 a0 07 	or  %o2, 7, %o0
a000299c:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a00029a0:	81 c7 e0 08 	ret 
a00029a4:	81 e8 00 00 	restore 

a00029a8 <AUX_WriteTransaction>:
a00029a8:	9d e3 bf e0 	save  %sp, -32, %sp
a00029ac:	40 00 06 1e 	call  a0004224 <bb_top_IsDeviceLex>
a00029b0:	01 00 00 00 	nop 
a00029b4:	80 a2 20 00 	cmp  %o0, 0
a00029b8:	02 80 00 09 	be  a00029dc <AUX_WriteTransaction+0x34>
a00029bc:	82 06 7f ff 	add  %i1, -1, %g1
a00029c0:	82 08 60 ff 	and  %g1, 0xff, %g1
a00029c4:	80 a0 60 10 	cmp  %g1, 0x10
a00029c8:	08 80 00 05 	bleu  a00029dc <AUX_WriteTransaction+0x34>
a00029cc:	39 3e 82 01 	sethi  %hi(0xfa080400), %i4
a00029d0:	ba 10 20 00 	clr  %i5
a00029d4:	10 80 00 0e 	b  a0002a0c <AUX_WriteTransaction+0x64>
a00029d8:	b6 17 21 07 	or  %i4, 0x107, %i3
a00029dc:	40 00 06 12 	call  a0004224 <bb_top_IsDeviceLex>
a00029e0:	01 00 00 00 	nop 
a00029e4:	80 a2 20 00 	cmp  %o0, 0
a00029e8:	12 80 00 28 	bne  a0002a88 <AUX_WriteTransaction+0xe0>
a00029ec:	07 28 40 0b 	sethi  %hi(0xa1002c00), %g3
a00029f0:	82 06 7f fd 	add  %i1, -3, %g1
a00029f4:	82 08 60 ff 	and  %g1, 0xff, %g1
a00029f8:	80 a0 60 11 	cmp  %g1, 0x11
a00029fc:	08 80 00 24 	bleu  a0002a8c <AUX_WriteTransaction+0xe4>
a0002a00:	c2 00 e2 c8 	ld  [ %g3 + 0x2c8 ], %g1
a0002a04:	10 bf ff f3 	b  a00029d0 <AUX_WriteTransaction+0x28>
a0002a08:	39 3e 82 01 	sethi  %hi(0xfa080400), %i4
a0002a0c:	d4 0e 00 1d 	ldub  [ %i0 + %i5 ], %o2
a0002a10:	92 10 00 1d 	mov  %i5, %o1
a0002a14:	7f ff f8 6c 	call  a0000bc4 <_ilog>
a0002a18:	90 10 00 1b 	mov  %i3, %o0
a0002a1c:	ba 07 60 01 	inc  %i5
a0002a20:	80 a7 60 14 	cmp  %i5, 0x14
a0002a24:	32 bf ff fb 	bne,a   a0002a10 <AUX_WriteTransaction+0x68>
a0002a28:	d4 0e 00 1d 	ldub  [ %i0 + %i5 ], %o2
a0002a2c:	40 00 05 fe 	call  a0004224 <bb_top_IsDeviceLex>
a0002a30:	01 00 00 00 	nop 
a0002a34:	80 a2 20 00 	cmp  %o0, 0
a0002a38:	12 80 00 05 	bne  a0002a4c <AUX_WriteTransaction+0xa4>
a0002a3c:	15 3e 42 01 	sethi  %hi(0xf9080400), %o2
a0002a40:	92 10 00 19 	mov  %i1, %o1
a0002a44:	40 00 29 53 	call  a000cf90 <_iassert>
a0002a48:	90 12 a0 07 	or  %o2, 7, %o0
a0002a4c:	13 3e 82 01 	sethi  %hi(0xfa080400), %o1
a0002a50:	b6 10 20 00 	clr  %i3
a0002a54:	31 28 40 1c 	sethi  %hi(0xa1007000), %i0
a0002a58:	b8 12 62 07 	or  %o1, 0x207, %i4
a0002a5c:	82 16 21 68 	or  %i0, 0x168, %g1
a0002a60:	d4 08 40 1b 	ldub  [ %g1 + %i3 ], %o2
a0002a64:	92 10 00 1b 	mov  %i3, %o1
a0002a68:	7f ff f8 57 	call  a0000bc4 <_ilog>
a0002a6c:	90 10 00 1c 	mov  %i4, %o0
a0002a70:	b6 06 e0 01 	inc  %i3
a0002a74:	80 a6 e0 14 	cmp  %i3, 0x14
a0002a78:	12 bf ff fa 	bne  a0002a60 <AUX_WriteTransaction+0xb8>
a0002a7c:	82 16 21 68 	or  %i0, 0x168, %g1
a0002a80:	10 bf ff f0 	b  a0002a40 <AUX_WriteTransaction+0x98>
a0002a84:	15 3e 42 01 	sethi  %hi(0xf9080400), %o2
a0002a88:	c2 00 e2 c8 	ld  [ %g3 + 0x2c8 ], %g1
a0002a8c:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a0002a90:	80 88 a2 00 	btst  0x200, %g2
a0002a94:	12 80 00 05 	bne  a0002aa8 <AUX_WriteTransaction+0x100>
a0002a98:	01 00 00 00 	nop 
a0002a9c:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a0002aa0:	10 80 00 0c 	b  a0002ad0 <AUX_WriteTransaction+0x128>
a0002aa4:	88 06 7f ff 	add  %i1, -1, %g4
a0002aa8:	c2 00 60 18 	ld  [ %g1 + 0x18 ], %g1
a0002aac:	10 80 00 0e 	b  a0002ae4 <AUX_WriteTransaction+0x13c>
a0002ab0:	b0 10 20 03 	mov  3, %i0
a0002ab4:	80 a2 00 04 	cmp  %o0, %g4
a0002ab8:	12 80 00 03 	bne  a0002ac4 <AUX_WriteTransaction+0x11c>
a0002abc:	82 08 60 ff 	and  %g1, 0xff, %g1
a0002ac0:	82 10 63 00 	or  %g1, 0x300, %g1
a0002ac4:	fa 00 e2 c8 	ld  [ %g3 + 0x2c8 ], %i5
a0002ac8:	c2 27 60 18 	st  %g1, [ %i5 + 0x18 ]
a0002acc:	90 02 20 01 	inc  %o0
a0002ad0:	82 0a 20 ff 	and  %o0, 0xff, %g1
a0002ad4:	80 a6 40 01 	cmp  %i1, %g1
a0002ad8:	38 bf ff f7 	bgu,a   a0002ab4 <AUX_WriteTransaction+0x10c>
a0002adc:	c2 0e 00 08 	ldub  [ %i0 + %o0 ], %g1
a0002ae0:	b0 10 20 00 	clr  %i0
a0002ae4:	b0 0e 20 03 	and  %i0, 3, %i0
a0002ae8:	81 c7 e0 08 	ret 
a0002aec:	81 e8 00 00 	restore 

a0002af0 <RexEdidChanged>:
a0002af0:	9d e3 bf e0 	save  %sp, -32, %sp
a0002af4:	94 10 20 0a 	mov  0xa, %o2
a0002af8:	92 06 20 08 	add  %i0, 8, %o1
a0002afc:	11 28 40 00 	sethi  %hi(0xa1000000), %o0
a0002b00:	40 00 01 e1 	call  a0003284 <memeq>
a0002b04:	90 12 21 a8 	or  %o0, 0x1a8, %o0	! a10001a8 <edid_header>
a0002b08:	05 3e 41 db 	sethi  %hi(0xf9076c00), %g2
a0002b0c:	82 1a 20 01 	xor  %o0, 1, %g1
a0002b10:	90 10 a2 02 	or  %g2, 0x202, %o0
a0002b14:	b0 08 60 ff 	and  %g1, 0xff, %i0
a0002b18:	7f ff f8 2b 	call  a0000bc4 <_ilog>
a0002b1c:	92 10 00 18 	mov  %i0, %o1
a0002b20:	81 c7 e0 08 	ret 
a0002b24:	81 e8 00 00 	restore 

a0002b28 <UpdateEdidChecksumByte>:
a0002b28:	84 10 20 00 	clr  %g2
a0002b2c:	82 10 20 00 	clr  %g1
a0002b30:	c6 0a 00 02 	ldub  [ %o0 + %g2 ], %g3
a0002b34:	84 00 a0 01 	inc  %g2
a0002b38:	80 a0 a0 7f 	cmp  %g2, 0x7f
a0002b3c:	12 bf ff fd 	bne  a0002b30 <UpdateEdidChecksumByte+0x8>
a0002b40:	82 00 c0 01 	add  %g3, %g1, %g1
a0002b44:	88 08 60 ff 	and  %g1, 0xff, %g4
a0002b48:	d0 0a 20 7f 	ldub  [ %o0 + 0x7f ], %o0
a0002b4c:	86 10 21 00 	mov  0x100, %g3
a0002b50:	84 20 c0 04 	sub  %g3, %g4, %g2
a0002b54:	88 0a 20 ff 	and  %o0, 0xff, %g4
a0002b58:	80 a0 80 04 	cmp  %g2, %g4
a0002b5c:	32 80 00 02 	bne,a   a0002b64 <UpdateEdidChecksumByte+0x3c>
a0002b60:	90 20 00 01 	neg  %g1, %o0
a0002b64:	81 c3 e0 08 	retl 
a0002b68:	90 0a 20 ff 	and  %o0, 0xff, %o0

a0002b6c <enableCache>:
a0002b6c:	9d e3 bf e0 	save  %sp, -32, %sp
a0002b70:	03 20 00 00 	sethi  %hi(0x80000000), %g1
a0002b74:	82 10 60 14 	or  %g1, 0x14, %g1	! 80000014 <__load_start_lexsrodata+0x20000014>
a0002b78:	01 00 00 00 	nop 
a0002b7c:	82 10 60 14 	or  %g1, 0x14, %g1
a0002b80:	84 10 20 0f 	mov  0xf, %g2
a0002b84:	84 10 a0 0f 	or  %g2, 0xf, %g2
a0002b88:	c4 20 40 00 	st  %g2, [ %g1 ]
a0002b8c:	81 c7 e0 08 	ret 
a0002b90:	81 e8 00 00 	restore 

a0002b94 <disableCache>:
a0002b94:	9d e3 bf e0 	save  %sp, -32, %sp
a0002b98:	03 20 00 00 	sethi  %hi(0x80000000), %g1
a0002b9c:	82 10 60 14 	or  %g1, 0x14, %g1	! 80000014 <__load_start_lexsrodata+0x20000014>
a0002ba0:	01 00 00 00 	nop 
a0002ba4:	82 10 60 14 	or  %g1, 0x14, %g1
a0002ba8:	c4 00 40 00 	ld  [ %g1 ], %g2
a0002bac:	84 28 a0 0f 	andn  %g2, 0xf, %g2
a0002bb0:	c4 20 40 00 	st  %g2, [ %g1 ]
a0002bb4:	81 c7 e0 08 	ret 
a0002bb8:	81 e8 00 00 	restore 

a0002bbc <UART_packetizeSendResponseImmediate>:
a0002bbc:	9d e3 bf e0 	save  %sp, -32, %sp
a0002bc0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0002bc4:	82 10 60 60 	or  %g1, 0x60, %g1	! a1002060 <_packetizeEnabled.lto_priv.276>
a0002bc8:	c2 08 40 18 	ldub  [ %g1 + %i0 ], %g1
a0002bcc:	80 a0 60 00 	cmp  %g1, 0
a0002bd0:	02 80 00 1b 	be  a0002c3c <UART_packetizeSendResponseImmediate+0x80>
a0002bd4:	80 a7 21 00 	cmp  %i4, 0x100
a0002bd8:	18 80 00 19 	bgu  a0002c3c <UART_packetizeSendResponseImmediate+0x80>
a0002bdc:	85 2e 20 04 	sll  %i0, 4, %g2
a0002be0:	11 28 40 19 	sethi  %hi(0xa1006400), %o0
a0002be4:	83 2e 20 02 	sll  %i0, 2, %g1
a0002be8:	86 12 23 ec 	or  %o0, 0x3ec, %g3
a0002bec:	82 20 80 01 	sub  %g2, %g1, %g1
a0002bf0:	82 00 40 18 	add  %g1, %i0, %g1
a0002bf4:	83 28 60 02 	sll  %g1, 2, %g1
a0002bf8:	82 00 60 18 	add  %g1, 0x18, %g1
a0002bfc:	7f ff f8 e7 	call  a0000f98 <UartfifoSpaceAvail>
a0002c00:	90 00 c0 01 	add  %g3, %g1, %o0
a0002c04:	88 07 20 04 	add  %i4, 4, %g4
a0002c08:	93 2a 20 10 	sll  %o0, 0x10, %o1
a0002c0c:	95 32 60 10 	srl  %o1, 0x10, %o2
a0002c10:	80 a1 00 0a 	cmp  %g4, %o2
a0002c14:	16 80 00 0b 	bge  a0002c40 <UART_packetizeSendResponseImmediate+0x84>
a0002c18:	82 10 20 00 	clr  %g1
a0002c1c:	98 10 00 1c 	mov  %i4, %o4
a0002c20:	96 10 00 1b 	mov  %i3, %o3
a0002c24:	94 10 00 1a 	mov  %i2, %o2
a0002c28:	92 10 00 19 	mov  %i1, %o1
a0002c2c:	7f ff f5 26 	call  a00000c4 <PacketizeSendData.lto_priv.268>
a0002c30:	90 10 00 18 	mov  %i0, %o0
a0002c34:	10 80 00 03 	b  a0002c40 <UART_packetizeSendResponseImmediate+0x84>
a0002c38:	82 10 20 01 	mov  1, %g1
a0002c3c:	82 10 20 00 	clr  %g1
a0002c40:	b0 08 60 01 	and  %g1, 1, %i0
a0002c44:	81 c7 e0 08 	ret 
a0002c48:	81 e8 00 00 	restore 

a0002c4c <UART_packetizeResetBB>:
a0002c4c:	9d e3 bf e0 	save  %sp, -32, %sp
a0002c50:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0002c54:	84 10 63 5c 	or  %g1, 0x35c, %g2	! a1006f5c <rxPacket>
a0002c58:	d2 08 63 5c 	ldub  [ %g1 + 0x35c ], %o1
a0002c5c:	d4 10 a0 02 	lduh  [ %g2 + 2 ], %o2
a0002c60:	11 3e 88 02 	sethi  %hi(0xfa200800), %o0
a0002c64:	7f ff f7 d8 	call  a0000bc4 <_ilog>
a0002c68:	90 12 23 04 	or  %o0, 0x304, %o0	! fa200b04 <curr_flash_pos+0x397a40dc>
a0002c6c:	b9 48 00 00 	rd  %psr, %i4
a0002c70:	82 17 2f 00 	or  %i4, 0xf00, %g1
a0002c74:	81 88 00 01 	wr  %g1, %psr
a0002c78:	01 00 00 00 	nop 
a0002c7c:	01 00 00 00 	nop 
a0002c80:	01 00 00 00 	nop 
a0002c84:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0002c88:	ba 17 63 ec 	or  %i5, 0x3ec, %i5	! a10067ec <uartCtrl.lto_priv.274>
a0002c8c:	d4 17 60 28 	lduh  [ %i5 + 0x28 ], %o2
a0002c90:	d0 07 60 24 	ld  [ %i5 + 0x24 ], %o0
a0002c94:	7f ff f6 1d 	call  a0000508 <memset>
a0002c98:	92 10 20 00 	clr  %o1
a0002c9c:	c0 37 60 2a 	clrh  [ %i5 + 0x2a ]
a0002ca0:	90 10 20 00 	clr  %o0
a0002ca4:	40 00 00 0c 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a0002ca8:	c0 37 60 2c 	clrh  [ %i5 + 0x2c ]
a0002cac:	87 48 00 00 	rd  %psr, %g3
a0002cb0:	88 08 f0 ff 	and  %g3, -3841, %g4
a0002cb4:	82 0f 2f 00 	and  %i4, 0xf00, %g1
a0002cb8:	82 10 40 04 	or  %g1, %g4, %g1
a0002cbc:	81 88 00 01 	wr  %g1, %psr
a0002cc0:	01 00 00 00 	nop 
a0002cc4:	01 00 00 00 	nop 
a0002cc8:	01 00 00 00 	nop 
a0002ccc:	81 c7 e0 08 	ret 
a0002cd0:	81 e8 00 00 	restore 

a0002cd4 <PacketizeResetRxState.lto_priv.287>:
a0002cd4:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0002cd8:	84 10 63 5c 	or  %g1, 0x35c, %g2	! a1006f5c <rxPacket>
a0002cdc:	83 2a 20 03 	sll  %o0, 3, %g1
a0002ce0:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
a0002ce4:	82 00 80 01 	add  %g2, %g1, %g1
a0002ce8:	c0 30 60 02 	clrh  [ %g1 + 2 ]
a0002cec:	91 2a 20 02 	sll  %o0, 2, %o0
a0002cf0:	c0 30 60 06 	clrh  [ %g1 + 6 ]
a0002cf4:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0002cf8:	82 10 60 54 	or  %g1, 0x54, %g1	! a1006854 <receivePacketTimer.lto_priv.275>
a0002cfc:	d0 00 40 08 	ld  [ %g1 + %o0 ], %o0
a0002d00:	82 13 c0 00 	mov  %o7, %g1
a0002d04:	7f ff f9 7d 	call  a00012f8 <TIMING_TimerStop>
a0002d08:	9e 10 40 00 	mov  %g1, %o7

a0002d0c <PacketizeRxPacketTimeoutBB.lto_priv.885>:
a0002d0c:	82 13 c0 00 	mov  %o7, %g1
a0002d10:	7f ff ff cf 	call  a0002c4c <UART_packetizeResetBB>
a0002d14:	9e 10 40 00 	mov  %g1, %o7

a0002d18 <PacketizeRxPacketTimeoutGE.lto_priv.886>:
a0002d18:	9d e3 bf e0 	save  %sp, -32, %sp
a0002d1c:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0002d20:	ba 17 63 ec 	or  %i5, 0x3ec, %i5	! a10067ec <uartCtrl.lto_priv.274>
a0002d24:	f8 17 60 5c 	lduh  [ %i5 + 0x5c ], %i4
a0002d28:	7f ff f8 9c 	call  a0000f98 <UartfifoSpaceAvail>
a0002d2c:	90 07 60 58 	add  %i5, 0x58, %o0
a0002d30:	82 07 3f ff 	add  %i4, -1, %g1
a0002d34:	05 3e c8 03 	sethi  %hi(0xfb200c00), %g2
a0002d38:	90 20 40 08 	sub  %g1, %o0, %o0
a0002d3c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0002d40:	82 10 63 5c 	or  %g1, 0x35c, %g1	! a1006f5c <rxPacket>
a0002d44:	d4 10 60 0a 	lduh  [ %g1 + 0xa ], %o2
a0002d48:	d2 08 60 08 	ldub  [ %g1 + 8 ], %o1
a0002d4c:	97 2a 20 10 	sll  %o0, 0x10, %o3
a0002d50:	37 3e 88 03 	sethi  %hi(0xfa200c00), %i3
a0002d54:	97 32 e0 10 	srl  %o3, 0x10, %o3
a0002d58:	90 10 a0 04 	or  %g2, 4, %o0
a0002d5c:	7f ff f7 9a 	call  a0000bc4 <_ilog>
a0002d60:	b2 10 20 00 	clr  %i1
a0002d64:	b4 07 60 58 	add  %i5, 0x58, %i2
a0002d68:	b6 16 e1 04 	or  %i3, 0x104, %i3
a0002d6c:	f8 17 60 5c 	lduh  [ %i5 + 0x5c ], %i4
a0002d70:	7f ff f8 8a 	call  a0000f98 <UartfifoSpaceAvail>
a0002d74:	90 10 00 1a 	mov  %i2, %o0
a0002d78:	95 2e 60 10 	sll  %i1, 0x10, %o2
a0002d7c:	88 07 3f ff 	add  %i4, -1, %g4
a0002d80:	86 21 00 08 	sub  %g4, %o0, %g3
a0002d84:	99 28 e0 10 	sll  %g3, 0x10, %o4
a0002d88:	80 a3 00 0a 	cmp  %o4, %o2
a0002d8c:	08 80 00 1c 	bleu  a0002dfc <PacketizeRxPacketTimeoutGE.lto_priv.886+0xe4>
a0002d90:	93 32 a0 10 	srl  %o2, 0x10, %o1
a0002d94:	9b 2f 20 10 	sll  %i4, 0x10, %o5
a0002d98:	91 2a 20 10 	sll  %o0, 0x10, %o0
a0002d9c:	9f 33 60 10 	srl  %o5, 0x10, %o7
a0002da0:	97 32 20 10 	srl  %o0, 0x10, %o3
a0002da4:	82 02 60 01 	add  %o1, 1, %g1
a0002da8:	84 23 c0 0b 	sub  %o7, %o3, %g2
a0002dac:	80 a0 80 01 	cmp  %g2, %g1
a0002db0:	04 80 00 0d 	ble  a0002de4 <PacketizeRxPacketTimeoutGE.lto_priv.886+0xcc>
a0002db4:	90 10 00 1b 	mov  %i3, %o0
a0002db8:	c2 17 60 60 	lduh  [ %i5 + 0x60 ], %g1
a0002dbc:	f8 07 60 58 	ld  [ %i5 + 0x58 ], %i4
a0002dc0:	82 00 40 19 	add  %g1, %i1, %g1
a0002dc4:	82 09 00 01 	and  %g4, %g1, %g1
a0002dc8:	83 28 60 10 	sll  %g1, 0x10, %g1
a0002dcc:	83 30 60 10 	srl  %g1, 0x10, %g1
a0002dd0:	d4 0f 00 01 	ldub  [ %i4 + %g1 ], %o2
a0002dd4:	7f ff f7 7c 	call  a0000bc4 <_ilog>
a0002dd8:	b2 06 60 01 	inc  %i1
a0002ddc:	10 bf ff e5 	b  a0002d70 <PacketizeRxPacketTimeoutGE.lto_priv.886+0x58>
a0002de0:	f8 17 60 5c 	lduh  [ %i5 + 0x5c ], %i4
a0002de4:	09 3e 88 03 	sethi  %hi(0xfa200c00), %g4
a0002de8:	13 00 00 3f 	sethi  %hi(0xfc00), %o1
a0002dec:	94 10 20 ff 	mov  0xff, %o2
a0002df0:	92 12 63 ff 	or  %o1, 0x3ff, %o1
a0002df4:	7f ff f7 74 	call  a0000bc4 <_ilog>
a0002df8:	90 11 21 04 	or  %g4, 0x104, %o0
a0002dfc:	07 3e 08 03 	sethi  %hi(0xf8200c00), %g3
a0002e00:	7f ff f7 71 	call  a0000bc4 <_ilog>
a0002e04:	90 10 e2 04 	or  %g3, 0x204, %o0	! f8200e04 <curr_flash_pos+0x377a43dc>
a0002e08:	b5 48 00 00 	rd  %psr, %i2
a0002e0c:	82 16 af 00 	or  %i2, 0xf00, %g1
a0002e10:	81 88 00 01 	wr  %g1, %psr
a0002e14:	01 00 00 00 	nop 
a0002e18:	01 00 00 00 	nop 
a0002e1c:	01 00 00 00 	nop 
a0002e20:	d4 17 60 5c 	lduh  [ %i5 + 0x5c ], %o2
a0002e24:	d0 07 60 58 	ld  [ %i5 + 0x58 ], %o0
a0002e28:	7f ff f5 b8 	call  a0000508 <memset>
a0002e2c:	92 10 20 00 	clr  %o1
a0002e30:	c0 37 60 5e 	clrh  [ %i5 + 0x5e ]
a0002e34:	90 10 20 01 	mov  1, %o0
a0002e38:	7f ff ff a7 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a0002e3c:	c0 37 60 60 	clrh  [ %i5 + 0x60 ]
a0002e40:	95 48 00 00 	rd  %psr, %o2
a0002e44:	98 0a b0 ff 	and  %o2, -3841, %o4
a0002e48:	82 0e af 00 	and  %i2, 0xf00, %g1
a0002e4c:	82 10 40 0c 	or  %g1, %o4, %g1
a0002e50:	81 88 00 01 	wr  %g1, %psr
a0002e54:	01 00 00 00 	nop 
a0002e58:	01 00 00 00 	nop 
a0002e5c:	01 00 00 00 	nop 
a0002e60:	81 c7 e0 08 	ret 
a0002e64:	81 e8 00 00 	restore 

a0002e68 <LEON_TimerRead>:
a0002e68:	c2 01 e0 40 	ld  [ %g7 + 0x40 ], %g1
a0002e6c:	11 3f c0 00 	sethi  %hi(0xff000000), %o0
a0002e70:	81 c3 e0 08 	retl 
a0002e74:	90 28 40 08 	andn  %g1, %o0, %o0

a0002e78 <LEON_EnableIrq>:
a0002e78:	c2 01 e0 90 	ld  [ %g7 + 0x90 ], %g1
a0002e7c:	84 10 20 01 	mov  1, %g2
a0002e80:	91 28 80 08 	sll  %g2, %o0, %o0
a0002e84:	82 12 00 01 	or  %o0, %g1, %g1
a0002e88:	c2 21 e0 90 	st  %g1, [ %g7 + 0x90 ]
a0002e8c:	81 c3 e0 08 	retl 
a0002e90:	01 00 00 00 	nop 

a0002e94 <LEON_EnableIrq2Bits>:
a0002e94:	c2 01 e0 b0 	ld  [ %g7 + 0xb0 ], %g1
a0002e98:	90 12 00 01 	or  %o0, %g1, %o0
a0002e9c:	c2 01 e0 b0 	ld  [ %g7 + 0xb0 ], %g1
a0002ea0:	d0 21 e0 b0 	st  %o0, [ %g7 + 0xb0 ]
a0002ea4:	81 c3 e0 08 	retl 
a0002ea8:	01 00 00 00 	nop 

a0002eac <sha256_transf>:
a0002eac:	9d e3 be c0 	save  %sp, -320, %sp
a0002eb0:	9a 10 20 00 	clr  %o5
a0002eb4:	98 07 bf 00 	add  %fp, -256, %o4
a0002eb8:	94 07 bf c0 	add  %fp, -64, %o2
a0002ebc:	96 07 be e0 	add  %fp, -288, %o3
a0002ec0:	13 28 40 1d 	sethi  %hi(0xa1007400), %o1
a0002ec4:	80 a3 40 1a 	cmp  %o5, %i2
a0002ec8:	16 80 00 8a 	bge  a00030f0 <sha256_transf+0x244>
a0002ecc:	89 2b 60 06 	sll  %o5, 6, %g4
a0002ed0:	86 10 20 00 	clr  %g3
a0002ed4:	b6 06 40 04 	add  %i1, %g4, %i3
a0002ed8:	bb 28 e0 02 	sll  %g3, 2, %i5
a0002edc:	b8 06 c0 1d 	add  %i3, %i5, %i4
a0002ee0:	c2 0e c0 1d 	ldub  [ %i3 + %i5 ], %g1
a0002ee4:	c4 0f 20 03 	ldub  [ %i4 + 3 ], %g2
a0002ee8:	c8 0f 20 02 	ldub  [ %i4 + 2 ], %g4
a0002eec:	83 28 60 18 	sll  %g1, 0x18, %g1
a0002ef0:	82 10 80 01 	or  %g2, %g1, %g1
a0002ef4:	85 29 20 08 	sll  %g4, 8, %g2
a0002ef8:	88 10 40 02 	or  %g1, %g2, %g4
a0002efc:	c2 0f 20 01 	ldub  [ %i4 + 1 ], %g1
a0002f00:	83 28 60 10 	sll  %g1, 0x10, %g1
a0002f04:	82 11 00 01 	or  %g4, %g1, %g1
a0002f08:	86 00 e0 01 	inc  %g3
a0002f0c:	80 a0 e0 10 	cmp  %g3, 0x10
a0002f10:	12 bf ff f2 	bne  a0002ed8 <sha256_transf+0x2c>
a0002f14:	c2 27 40 0c 	st  %g1, [ %i5 + %o4 ]
a0002f18:	86 10 00 0c 	mov  %o4, %g3
a0002f1c:	f6 00 e0 38 	ld  [ %g3 + 0x38 ], %i3
a0002f20:	bb 2e e0 0f 	sll  %i3, 0xf, %i5
a0002f24:	b9 36 e0 11 	srl  %i3, 0x11, %i4
a0002f28:	89 2e e0 0d 	sll  %i3, 0xd, %g4
a0002f2c:	84 17 40 1c 	or  %i5, %i4, %g2
a0002f30:	bb 36 e0 13 	srl  %i3, 0x13, %i5
a0002f34:	b8 11 00 1d 	or  %g4, %i5, %i4
a0002f38:	c2 00 e0 04 	ld  [ %g3 + 4 ], %g1
a0002f3c:	fa 00 e0 24 	ld  [ %g3 + 0x24 ], %i5
a0002f40:	88 18 80 1c 	xor  %g2, %i4, %g4
a0002f44:	b7 36 e0 0a 	srl  %i3, 0xa, %i3
a0002f48:	f8 00 c0 00 	ld  [ %g3 ], %i4
a0002f4c:	84 19 00 1b 	xor  %g4, %i3, %g2
a0002f50:	88 07 40 1c 	add  %i5, %i4, %g4
a0002f54:	bb 30 60 07 	srl  %g1, 7, %i5
a0002f58:	b6 00 80 04 	add  %g2, %g4, %i3
a0002f5c:	85 28 60 19 	sll  %g1, 0x19, %g2
a0002f60:	89 28 60 0e 	sll  %g1, 0xe, %g4
a0002f64:	b8 17 40 02 	or  %i5, %g2, %i4
a0002f68:	bb 30 60 12 	srl  %g1, 0x12, %i5
a0002f6c:	83 30 60 03 	srl  %g1, 3, %g1
a0002f70:	84 11 00 1d 	or  %g4, %i5, %g2
a0002f74:	b8 1f 00 02 	xor  %i4, %g2, %i4
a0002f78:	82 1f 00 01 	xor  %i4, %g1, %g1
a0002f7c:	82 06 c0 01 	add  %i3, %g1, %g1
a0002f80:	c2 20 e0 40 	st  %g1, [ %g3 + 0x40 ]
a0002f84:	86 00 e0 04 	add  %g3, 4, %g3
a0002f88:	80 a2 80 03 	cmp  %o2, %g3
a0002f8c:	32 bf ff e5 	bne,a   a0002f20 <sha256_transf+0x74>
a0002f90:	f6 00 e0 38 	ld  [ %g3 + 0x38 ], %i3
a0002f94:	82 10 20 00 	clr  %g1
a0002f98:	b6 06 00 01 	add  %i0, %g1, %i3
a0002f9c:	c8 06 e0 88 	ld  [ %i3 + 0x88 ], %g4
a0002fa0:	c8 20 40 0b 	st  %g4, [ %g1 + %o3 ]
a0002fa4:	82 00 60 04 	add  %g1, 4, %g1
a0002fa8:	80 a0 60 20 	cmp  %g1, 0x20
a0002fac:	12 bf ff fc 	bne  a0002f9c <sha256_transf+0xf0>
a0002fb0:	b6 06 00 01 	add  %i0, %g1, %i3
a0002fb4:	ea 07 be fc 	ld  [ %fp + -260 ], %l5
a0002fb8:	c6 07 be f0 	ld  [ %fp + -272 ], %g3
a0002fbc:	e2 07 be f4 	ld  [ %fp + -268 ], %l1
a0002fc0:	e4 07 be f8 	ld  [ %fp + -264 ], %l2
a0002fc4:	c8 07 be e0 	ld  [ %fp + -288 ], %g4
a0002fc8:	f8 07 be e4 	ld  [ %fp + -284 ], %i4
a0002fcc:	fa 07 be e8 	ld  [ %fp + -280 ], %i5
a0002fd0:	e8 07 be ec 	ld  [ %fp + -276 ], %l4
a0002fd4:	b6 10 20 00 	clr  %i3
a0002fd8:	83 30 e0 06 	srl  %g3, 6, %g1
a0002fdc:	85 28 e0 1a 	sll  %g3, 0x1a, %g2
a0002fe0:	9f 28 e0 15 	sll  %g3, 0x15, %o7
a0002fe4:	a0 10 40 02 	or  %g1, %g2, %l0
a0002fe8:	85 28 e0 07 	sll  %g3, 7, %g2
a0002fec:	83 30 e0 0b 	srl  %g3, 0xb, %g1
a0002ff0:	82 10 40 0f 	or  %g1, %o7, %g1
a0002ff4:	9f 30 e0 19 	srl  %g3, 0x19, %o7
a0002ff8:	82 1c 00 01 	xor  %l0, %g1, %g1
a0002ffc:	a0 10 80 0f 	or  %g2, %o7, %l0
a0003000:	de 03 00 1b 	ld  [ %o4 + %i3 ], %o7
a0003004:	90 18 40 10 	xor  %g1, %l0, %o0
a0003008:	82 12 62 68 	or  %o1, 0x268, %g1
a000300c:	c4 00 40 1b 	ld  [ %g1 + %i3 ], %g2
a0003010:	82 00 80 0f 	add  %g2, %o7, %g1
a0003014:	a0 02 00 01 	add  %o0, %g1, %l0
a0003018:	82 2c 80 03 	andn  %l2, %g3, %g1
a000301c:	90 0c 40 03 	and  %l1, %g3, %o0
a0003020:	9f 29 20 1e 	sll  %g4, 0x1e, %o7
a0003024:	84 18 40 08 	xor  %g1, %o0, %g2
a0003028:	82 04 00 02 	add  %l0, %g2, %g1
a000302c:	a1 31 20 02 	srl  %g4, 2, %l0
a0003030:	84 00 40 15 	add  %g1, %l5, %g2
a0003034:	83 31 20 0d 	srl  %g4, 0xd, %g1
a0003038:	a6 00 80 14 	add  %g2, %l4, %l3
a000303c:	a8 14 00 0f 	or  %l0, %o7, %l4
a0003040:	9f 29 20 13 	sll  %g4, 0x13, %o7
a0003044:	82 10 40 0f 	or  %g1, %o7, %g1
a0003048:	9f 31 20 16 	srl  %g4, 0x16, %o7
a000304c:	a0 1d 00 01 	xor  %l4, %g1, %l0
a0003050:	83 29 20 0a 	sll  %g4, 0xa, %g1
a0003054:	82 10 40 0f 	or  %g1, %o7, %g1
a0003058:	b6 06 e0 04 	add  %i3, 4, %i3
a000305c:	90 1c 00 01 	xor  %l0, %g1, %o0
a0003060:	9e 0f 40 1c 	and  %i5, %i4, %o7
a0003064:	82 1f 40 1c 	xor  %i5, %i4, %g1
a0003068:	aa 10 00 12 	mov  %l2, %l5
a000306c:	82 08 40 04 	and  %g1, %g4, %g1
a0003070:	a8 10 00 1d 	mov  %i5, %l4
a0003074:	82 18 40 0f 	xor  %g1, %o7, %g1
a0003078:	80 a6 e1 00 	cmp  %i3, 0x100
a000307c:	82 02 00 01 	add  %o0, %g1, %g1
a0003080:	02 80 00 09 	be  a00030a4 <sha256_transf+0x1f8>
a0003084:	82 00 40 02 	add  %g1, %g2, %g1
a0003088:	ba 10 00 1c 	mov  %i4, %i5
a000308c:	a4 10 00 11 	mov  %l1, %l2
a0003090:	b8 10 00 04 	mov  %g4, %i4
a0003094:	a2 10 00 03 	mov  %g3, %l1
a0003098:	88 10 00 01 	mov  %g1, %g4
a000309c:	10 bf ff cf 	b  a0002fd8 <sha256_transf+0x12c>
a00030a0:	86 10 00 13 	mov  %l3, %g3
a00030a4:	e4 27 be fc 	st  %l2, [ %fp + -260 ]
a00030a8:	e6 27 be f0 	st  %l3, [ %fp + -272 ]
a00030ac:	c6 27 be f4 	st  %g3, [ %fp + -268 ]
a00030b0:	e2 27 be f8 	st  %l1, [ %fp + -264 ]
a00030b4:	f8 3f be e8 	std  %i4, [ %fp + -280 ]
a00030b8:	c2 27 be e0 	st  %g1, [ %fp + -288 ]
a00030bc:	82 10 20 00 	clr  %g1
a00030c0:	c8 27 be e4 	st  %g4, [ %fp + -284 ]
a00030c4:	88 06 20 88 	add  %i0, 0x88, %g4
a00030c8:	fa 01 00 00 	ld  [ %g4 ], %i5
a00030cc:	f8 02 c0 01 	ld  [ %o3 + %g1 ], %i4
a00030d0:	86 07 40 1c 	add  %i5, %i4, %g3
a00030d4:	c6 21 00 00 	st  %g3, [ %g4 ]
a00030d8:	82 00 60 04 	add  %g1, 4, %g1
a00030dc:	80 a0 60 20 	cmp  %g1, 0x20
a00030e0:	12 bf ff fa 	bne  a00030c8 <sha256_transf+0x21c>
a00030e4:	88 01 20 04 	add  %g4, 4, %g4
a00030e8:	10 bf ff 77 	b  a0002ec4 <sha256_transf+0x18>
a00030ec:	9a 03 60 01 	inc  %o5
a00030f0:	81 c7 e0 08 	ret 
a00030f4:	81 e8 00 00 	restore 

a00030f8 <sha256>:
a00030f8:	9d e3 bf 38 	save  %sp, -200, %sp
a00030fc:	82 10 20 00 	clr  %g1
a0003100:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a0003104:	90 11 22 48 	or  %g4, 0x248, %o0	! a1007648 <sha256_h0>
a0003108:	d2 02 00 01 	ld  [ %o0 + %g1 ], %o1
a000310c:	86 07 bf 58 	add  %fp, -168, %g3
a0003110:	84 00 c0 01 	add  %g3, %g1, %g2
a0003114:	82 00 60 04 	add  %g1, 4, %g1
a0003118:	80 a0 60 20 	cmp  %g1, 0x20
a000311c:	12 bf ff fb 	bne  a0003108 <sha256+0x10>
a0003120:	d2 20 a0 88 	st  %o1, [ %g2 + 0x88 ]
a0003124:	c0 27 bf 5c 	clr  [ %fp + -164 ]
a0003128:	b8 10 00 19 	mov  %i1, %i4
a000312c:	80 a6 60 40 	cmp  %i1, 0x40
a0003130:	08 80 00 03 	bleu  a000313c <sha256+0x44>
a0003134:	c0 27 bf 58 	clr  [ %fp + -168 ]
a0003138:	b8 10 20 40 	mov  0x40, %i4
a000313c:	94 10 00 1c 	mov  %i4, %o2
a0003140:	92 10 00 18 	mov  %i0, %o1
a0003144:	7f ff f4 d9 	call  a00004a8 <memcpy>
a0003148:	90 07 bf 60 	add  %fp, -160, %o0
a000314c:	c2 07 bf 5c 	ld  [ %fp + -164 ], %g1
a0003150:	82 06 40 01 	add  %i1, %g1, %g1
a0003154:	80 a0 60 3f 	cmp  %g1, 0x3f
a0003158:	18 80 00 04 	bgu  a0003168 <sha256+0x70>
a000315c:	94 10 20 01 	mov  1, %o2
a0003160:	10 80 00 18 	b  a00031c0 <sha256+0xc8>
a0003164:	c2 27 bf 5c 	st  %g1, [ %fp + -164 ]
a0003168:	92 07 bf 60 	add  %fp, -160, %o1
a000316c:	7f ff ff 50 	call  a0002eac <sha256_transf>
a0003170:	90 07 bf 58 	add  %fp, -168, %o0
a0003174:	b2 26 40 1c 	sub  %i1, %i4, %i1
a0003178:	b0 06 00 1c 	add  %i0, %i4, %i0
a000317c:	bb 36 60 06 	srl  %i1, 6, %i5
a0003180:	92 10 00 18 	mov  %i0, %o1
a0003184:	94 10 00 1d 	mov  %i5, %o2
a0003188:	7f ff ff 49 	call  a0002eac <sha256_transf>
a000318c:	90 07 bf 58 	add  %fp, -168, %o0
a0003190:	97 2f 60 06 	sll  %i5, 6, %o3
a0003194:	b6 0e 60 3f 	and  %i1, 0x3f, %i3
a0003198:	92 06 00 0b 	add  %i0, %o3, %o1
a000319c:	94 10 00 1b 	mov  %i3, %o2
a00031a0:	7f ff f4 c2 	call  a00004a8 <memcpy>
a00031a4:	90 07 bf 60 	add  %fp, -160, %o0
a00031a8:	c2 07 bf 58 	ld  [ %fp + -168 ], %g1
a00031ac:	94 07 60 01 	add  %i5, 1, %o2
a00031b0:	f6 27 bf 5c 	st  %i3, [ %fp + -164 ]
a00031b4:	99 2a a0 06 	sll  %o2, 6, %o4
a00031b8:	9a 00 40 0c 	add  %g1, %o4, %o5
a00031bc:	da 27 bf 58 	st  %o5, [ %fp + -168 ]
a00031c0:	de 07 bf 5c 	ld  [ %fp + -164 ], %o7
a00031c4:	82 0b e0 3f 	and  %o7, 0x3f, %g1
a00031c8:	80 a0 60 37 	cmp  %g1, 0x37
a00031cc:	18 80 00 03 	bgu  a00031d8 <sha256+0xe0>
a00031d0:	b2 10 20 02 	mov  2, %i1
a00031d4:	b2 10 20 01 	mov  1, %i1
a00031d8:	c8 07 bf 58 	ld  [ %fp + -168 ], %g4
a00031dc:	86 03 c0 04 	add  %o7, %g4, %g3
a00031e0:	82 07 bf 60 	add  %fp, -160, %g1
a00031e4:	bb 28 e0 03 	sll  %g3, 3, %i5
a00031e8:	b9 2e 60 06 	sll  %i1, 6, %i4
a00031ec:	90 00 40 0f 	add  %g1, %o7, %o0
a00031f0:	94 27 00 0f 	sub  %i4, %o7, %o2
a00031f4:	7f ff f4 c5 	call  a0000508 <memset>
a00031f8:	92 10 20 00 	clr  %o1
a00031fc:	c2 07 bf 5c 	ld  [ %fp + -164 ], %g1
a0003200:	82 07 80 01 	add  %fp, %g1, %g1
a0003204:	84 10 3f 80 	mov  -128, %g2
a0003208:	91 37 60 08 	srl  %i5, 8, %o0
a000320c:	c4 28 7f 60 	stb  %g2, [ %g1 + -160 ]
a0003210:	93 37 60 10 	srl  %i5, 0x10, %o1
a0003214:	82 07 80 1c 	add  %fp, %i4, %g1
a0003218:	b1 37 60 18 	srl  %i5, 0x18, %i0
a000321c:	d0 28 7f 5e 	stb  %o0, [ %g1 + -162 ]
a0003220:	94 10 00 19 	mov  %i1, %o2
a0003224:	d2 28 7f 5d 	stb  %o1, [ %g1 + -163 ]
a0003228:	90 07 bf 58 	add  %fp, -168, %o0
a000322c:	fa 28 7f 5f 	stb  %i5, [ %g1 + -161 ]
a0003230:	92 07 bf 60 	add  %fp, -160, %o1
a0003234:	f0 28 7f 5c 	stb  %i0, [ %g1 + -164 ]
a0003238:	7f ff ff 1d 	call  a0002eac <sha256_transf>
a000323c:	b2 10 20 00 	clr  %i1
a0003240:	82 07 bf 58 	add  %fp, -168, %g1
a0003244:	d6 00 60 88 	ld  [ %g1 + 0x88 ], %o3
a0003248:	b7 2e 60 02 	sll  %i1, 2, %i3
a000324c:	99 32 e0 08 	srl  %o3, 8, %o4
a0003250:	94 06 80 1b 	add  %i2, %i3, %o2
a0003254:	9b 32 e0 10 	srl  %o3, 0x10, %o5
a0003258:	d6 2a a0 03 	stb  %o3, [ %o2 + 3 ]
a000325c:	9f 32 e0 18 	srl  %o3, 0x18, %o7
a0003260:	d8 2a a0 02 	stb  %o4, [ %o2 + 2 ]
a0003264:	b2 06 60 01 	inc  %i1
a0003268:	da 2a a0 01 	stb  %o5, [ %o2 + 1 ]
a000326c:	82 00 60 04 	add  %g1, 4, %g1
a0003270:	80 a6 60 08 	cmp  %i1, 8
a0003274:	12 bf ff f4 	bne  a0003244 <sha256+0x14c>
a0003278:	de 2e 80 1b 	stb  %o7, [ %i2 + %i3 ]
a000327c:	81 c7 e0 08 	ret 
a0003280:	81 e8 00 00 	restore 

a0003284 <memeq>:
a0003284:	80 a2 00 09 	cmp  %o0, %o1
a0003288:	02 80 00 25 	be  a000331c <memeq+0x98>
a000328c:	82 10 20 01 	mov  1, %g1
a0003290:	82 12 00 09 	or  %o0, %o1, %g1
a0003294:	80 88 60 03 	btst  3, %g1
a0003298:	12 80 00 10 	bne  a00032d8 <memeq+0x54>
a000329c:	82 10 20 00 	clr  %g1
a00032a0:	83 32 a0 02 	srl  %o2, 2, %g1
a00032a4:	84 10 00 01 	mov  %g1, %g2
a00032a8:	80 a0 a0 00 	cmp  %g2, 0
a00032ac:	22 80 00 0c 	be,a   a00032dc <memeq+0x58>
a00032b0:	83 28 60 02 	sll  %g1, 2, %g1
a00032b4:	90 02 20 04 	add  %o0, 4, %o0
a00032b8:	92 02 60 04 	add  %o1, 4, %o1
a00032bc:	c8 02 3f fc 	ld  [ %o0 + -4 ], %g4
a00032c0:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
a00032c4:	80 a1 00 03 	cmp  %g4, %g3
a00032c8:	12 80 00 14 	bne  a0003318 <memeq+0x94>
a00032cc:	84 00 bf ff 	add  %g2, -1, %g2
a00032d0:	10 bf ff f7 	b  a00032ac <memeq+0x28>
a00032d4:	80 a0 a0 00 	cmp  %g2, 0
a00032d8:	83 28 60 02 	sll  %g1, 2, %g1
a00032dc:	94 22 80 01 	sub  %o2, %g1, %o2
a00032e0:	82 10 20 00 	clr  %g1
a00032e4:	80 a0 40 0a 	cmp  %g1, %o2
a00032e8:	22 80 00 0d 	be,a   a000331c <memeq+0x98>
a00032ec:	82 10 20 01 	mov  1, %g1
a00032f0:	c4 0a 00 01 	ldub  [ %o0 + %g1 ], %g2
a00032f4:	88 08 a0 ff 	and  %g2, 0xff, %g4
a00032f8:	82 00 60 01 	inc  %g1
a00032fc:	86 02 40 01 	add  %o1, %g1, %g3
a0003300:	c4 08 ff ff 	ldub  [ %g3 + -1 ], %g2
a0003304:	80 a1 00 02 	cmp  %g4, %g2
a0003308:	02 bf ff f8 	be  a00032e8 <memeq+0x64>
a000330c:	80 a0 40 0a 	cmp  %g1, %o2
a0003310:	10 80 00 03 	b  a000331c <memeq+0x98>
a0003314:	82 10 20 00 	clr  %g1
a0003318:	82 10 20 00 	clr  %g1
a000331c:	81 c3 e0 08 	retl 
a0003320:	90 08 60 01 	and  %g1, 1, %o0

a0003324 <CALLBACK_RunSingle.constprop.16>:
a0003324:	9d e3 bf e0 	save  %sp, -32, %sp
a0003328:	bb 48 00 00 	rd  %psr, %i5
a000332c:	82 17 6f 00 	or  %i5, 0xf00, %g1
a0003330:	81 88 00 01 	wr  %g1, %psr
a0003334:	01 00 00 00 	nop 
a0003338:	01 00 00 00 	nop 
a000333c:	01 00 00 00 	nop 
a0003340:	03 28 40 16 	sethi  %hi(0xa1005800), %g1
a0003344:	c2 08 63 fa 	ldub  [ %g1 + 0x3fa ], %g1	! a1005bfa <callbackList.lto_priv.319+0x6>
a0003348:	05 28 40 12 	sethi  %hi(0xa1004800), %g2
a000334c:	07 28 00 09 	sethi  %hi(0xa0002400), %g3
a0003350:	98 10 a0 08 	or  %g2, 8, %o4
a0003354:	9a 10 e0 84 	or  %g3, 0x84, %o5
a0003358:	82 08 60 ff 	and  %g1, 0xff, %g1
a000335c:	80 a0 60 ff 	cmp  %g1, 0xff
a0003360:	02 80 00 0a 	be  a0003388 <CALLBACK_RunSingle.constprop.16+0x64>
a0003364:	89 28 60 02 	sll  %g1, 2, %g4
a0003368:	83 28 60 04 	sll  %g1, 4, %g1
a000336c:	82 01 00 01 	add  %g4, %g1, %g1
a0003370:	d2 03 00 01 	ld  [ %o4 + %g1 ], %o1
a0003374:	80 a2 40 0d 	cmp  %o1, %o5
a0003378:	02 80 00 17 	be  a00033d4 <CALLBACK_RunSingle.constprop.16+0xb0>
a000337c:	82 03 00 01 	add  %o4, %g1, %g1
a0003380:	10 bf ff f6 	b  a0003358 <CALLBACK_RunSingle.constprop.16+0x34>
a0003384:	c2 08 60 0f 	ldub  [ %g1 + 0xf ], %g1
a0003388:	94 10 20 00 	clr  %o2
a000338c:	92 10 20 00 	clr  %o1
a0003390:	11 28 00 09 	sethi  %hi(0xa0002400), %o0
a0003394:	40 00 05 d0 	call  a0004ad4 <CALLBACK_GetEntry.lto_priv.270>
a0003398:	90 12 20 84 	or  %o0, 0x84, %o0	! a0002484 <atmel_encryptReadWrite.lto_priv.175>
a000339c:	b0 10 20 01 	mov  1, %i0
a00033a0:	92 10 00 08 	mov  %o0, %o1
a00033a4:	40 00 0b 32 	call  a000606c <CALLBACK_Enqueue.lto_priv.271>
a00033a8:	90 10 20 03 	mov  3, %o0
a00033ac:	83 48 00 00 	rd  %psr, %g1
a00033b0:	96 08 70 ff 	and  %g1, -3841, %o3
a00033b4:	82 0f 6f 00 	and  %i5, 0xf00, %g1
a00033b8:	82 10 40 0b 	or  %g1, %o3, %g1
a00033bc:	81 88 00 01 	wr  %g1, %psr
a00033c0:	01 00 00 00 	nop 
a00033c4:	01 00 00 00 	nop 
a00033c8:	01 00 00 00 	nop 
a00033cc:	81 c7 e0 08 	ret 
a00033d0:	81 e8 00 00 	restore 
a00033d4:	15 3e 01 41 	sethi  %hi(0xf8050400), %o2
a00033d8:	b0 10 20 00 	clr  %i0
a00033dc:	7f ff f5 fa 	call  a0000bc4 <_ilog>
a00033e0:	90 12 a0 05 	or  %o2, 5, %o0
a00033e4:	30 bf ff f2 	b,a   a00033ac <CALLBACK_RunSingle.constprop.16+0x88>

a00033e8 <CMD_sendSoftwareVersion.constprop.109>:
a00033e8:	9d e3 bf c0 	save  %sp, -64, %sp
a00033ec:	94 10 20 1e 	mov  0x1e, %o2
a00033f0:	92 10 20 00 	clr  %o1
a00033f4:	7f ff f4 45 	call  a0000508 <memset>
a00033f8:	90 07 bf e2 	add  %fp, -30, %o0
a00033fc:	82 10 20 03 	mov  3, %g1
a0003400:	c2 2f bf e3 	stb  %g1, [ %fp + -29 ]
a0003404:	03 00 00 00 	sethi  %hi(0), %g1
a0003408:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1	! 8 <chip_version>
a000340c:	85 30 60 10 	srl  %g1, 0x10, %g2
a0003410:	87 30 60 08 	srl  %g1, 8, %g3
a0003414:	c2 2f bf e9 	stb  %g1, [ %fp + -23 ]
a0003418:	03 00 00 00 	sethi  %hi(0), %g1
a000341c:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1	! c <chip_date>
a0003420:	89 30 60 10 	srl  %g1, 0x10, %g4
a0003424:	91 30 60 08 	srl  %g1, 8, %o0
a0003428:	c2 2f bf ed 	stb  %g1, [ %fp + -19 ]
a000342c:	03 00 00 00 	sethi  %hi(0), %g1
a0003430:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1	! 10 <chip_time>
a0003434:	93 30 60 10 	srl  %g1, 0x10, %o1
a0003438:	95 30 60 08 	srl  %g1, 8, %o2
a000343c:	d2 2f bf ee 	stb  %o1, [ %fp + -18 ]
a0003440:	d4 2f bf ef 	stb  %o2, [ %fp + -17 ]
a0003444:	c2 2f bf f0 	stb  %g1, [ %fp + -16 ]
a0003448:	c4 37 bf e6 	sth  %g2, [ %fp + -26 ]
a000344c:	c6 2f bf e8 	stb  %g3, [ %fp + -24 ]
a0003450:	c8 37 bf ea 	sth  %g4, [ %fp + -22 ]
a0003454:	40 00 03 fe 	call  a000444c <bb_top_IsFpgaGoldenImage>
a0003458:	d0 2f bf ec 	stb  %o0, [ %fp + -20 ]
a000345c:	40 00 06 c1 	call  a0004f60 <bb_top_a7_isFpgaFallback>
a0003460:	ba 10 00 08 	mov  %o0, %i5
a0003464:	03 00 00 04 	sethi  %hi(0x1000), %g1
a0003468:	c2 00 62 c4 	ld  [ %g1 + 0x2c4 ], %g1	! 12c4 <romRev>
a000346c:	c2 37 bf f2 	sth  %g1, [ %fp + -14 ]
a0003470:	82 10 3f ff 	mov  -1, %g1
a0003474:	c2 2f bf f4 	stb  %g1, [ %fp + -12 ]
a0003478:	97 2f 60 04 	sll  %i5, 4, %o3
a000347c:	c2 2f bf f5 	stb  %g1, [ %fp + -11 ]
a0003480:	98 12 00 0b 	or  %o0, %o3, %o4
a0003484:	c2 2f bf f6 	stb  %g1, [ %fp + -10 ]
a0003488:	82 10 27 e4 	mov  0x7e4, %g1
a000348c:	c2 37 bf f8 	sth  %g1, [ %fp + -8 ]
a0003490:	82 10 20 02 	mov  2, %g1
a0003494:	c2 2f bf fa 	stb  %g1, [ %fp + -6 ]
a0003498:	82 10 20 0b 	mov  0xb, %g1
a000349c:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
a00034a0:	82 10 20 12 	mov  0x12, %g1
a00034a4:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a00034a8:	82 10 20 27 	mov  0x27, %g1
a00034ac:	d8 2f bf f1 	stb  %o4, [ %fp + -15 ]
a00034b0:	96 10 20 1e 	mov  0x1e, %o3
a00034b4:	c2 2f bf fd 	stb  %g1, [ %fp + -3 ]
a00034b8:	82 10 20 3b 	mov  0x3b, %g1
a00034bc:	c2 2f bf fe 	stb  %g1, [ %fp + -2 ]
a00034c0:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a00034c4:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a00034c8:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a00034cc:	82 08 60 01 	and  %g1, 1, %g1
a00034d0:	94 07 bf e2 	add  %fp, -30, %o2
a00034d4:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a00034d8:	92 10 20 c1 	mov  0xc1, %o1
a00034dc:	40 00 00 67 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a00034e0:	90 10 20 00 	clr  %o0
a00034e4:	81 c7 e0 08 	ret 
a00034e8:	81 e8 00 00 	restore 

a00034ec <CpuCommSaveTx.constprop.134>:
a00034ec:	9d e3 bf e0 	save  %sp, -32, %sp
a00034f0:	3b 28 40 0e 	sethi  %hi(0xa1003800), %i5
a00034f4:	90 17 62 38 	or  %i5, 0x238, %o0	! a1003a38 <cpuContext.lto_priv.350>
a00034f8:	c4 02 20 10 	ld  [ %o0 + 0x10 ], %g2
a00034fc:	83 30 a0 08 	srl  %g2, 8, %g1
a0003500:	86 08 61 ff 	and  %g1, 0x1ff, %g3
a0003504:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0003508:	82 10 61 30 	or  %g1, 0x130, %g1	! a1003530 <txFifo.lto_priv.351>
a000350c:	c8 00 65 00 	ld  [ %g1 + 0x500 ], %g4
a0003510:	d6 00 65 04 	ld  [ %g1 + 0x504 ], %o3
a0003514:	98 22 c0 04 	sub  %o3, %g4, %o4
a0003518:	93 28 e0 10 	sll  %g3, 0x10, %o1
a000351c:	b8 03 21 3f 	add  %o4, 0x13f, %i4
a0003520:	95 32 60 10 	srl  %o1, 0x10, %o2
a0003524:	80 a3 20 00 	cmp  %o4, 0
a0003528:	04 80 00 03 	ble  a0003534 <CpuCommSaveTx.constprop.134+0x48>
a000352c:	b6 02 a0 04 	add  %o2, 4, %i3
a0003530:	b8 03 3f ff 	add  %o4, -1, %i4
a0003534:	9b 2f 20 02 	sll  %i4, 2, %o5
a0003538:	80 a3 20 00 	cmp  %o4, 0
a000353c:	04 80 00 03 	ble  a0003548 <CpuCommSaveTx.constprop.134+0x5c>
a0003540:	9e 03 21 3f 	add  %o4, 0x13f, %o7
a0003544:	9e 03 3f ff 	add  %o4, -1, %o7
a0003548:	80 a6 c0 0d 	cmp  %i3, %o5
a000354c:	2a 80 00 0c 	bcs,a   a000357c <CpuCommSaveTx.constprop.134+0x90>
a0003550:	d4 0a 20 0a 	ldub  [ %o0 + 0xa ], %o2
a0003554:	c2 02 20 10 	ld  [ %o0 + 0x10 ], %g1
a0003558:	91 30 60 1b 	srl  %g1, 0x1b, %o0
a000355c:	1b 3e c2 c2 	sethi  %hi(0xfb0b0800), %o5
a0003560:	83 30 60 13 	srl  %g1, 0x13, %g1
a0003564:	82 08 60 ff 	and  %g1, 0xff, %g1
a0003568:	93 2a 20 08 	sll  %o0, 8, %o1
a000356c:	97 2b e0 02 	sll  %o7, 2, %o3
a0003570:	92 12 40 01 	or  %o1, %g1, %o1
a0003574:	40 00 26 87 	call  a000cf90 <_iassert>
a0003578:	90 13 61 07 	or  %o5, 0x107, %o0
a000357c:	d4 2a 20 13 	stb  %o2, [ %o0 + 0x13 ]
a0003580:	ba 02 a0 01 	add  %o2, 1, %i5
a0003584:	c6 02 20 10 	ld  [ %o0 + 0x10 ], %g3
a0003588:	85 29 20 02 	sll  %g4, 2, %g2
a000358c:	fa 2a 20 0a 	stb  %i5, [ %o0 + 0xa ]
a0003590:	b6 01 20 01 	add  %g4, 1, %i3
a0003594:	80 a6 e1 40 	cmp  %i3, 0x140
a0003598:	02 80 00 04 	be  a00035a8 <CpuCommSaveTx.constprop.134+0xbc>
a000359c:	c6 20 40 02 	st  %g3, [ %g1 + %g2 ]
a00035a0:	10 80 00 03 	b  a00035ac <CpuCommSaveTx.constprop.134+0xc0>
a00035a4:	f6 20 65 00 	st  %i3, [ %g1 + 0x500 ]
a00035a8:	c0 20 65 00 	clr  [ %g1 + 0x500 ]
a00035ac:	17 00 00 7f 	sethi  %hi(0x1fc00), %o3
a00035b0:	c8 02 20 10 	ld  [ %o0 + 0x10 ], %g4
a00035b4:	98 12 e3 00 	or  %o3, 0x300, %o4
a00035b8:	80 89 00 0c 	btst  %g4, %o4
a00035bc:	02 80 00 16 	be  a0003614 <CpuCommSaveTx.constprop.134+0x128>
a00035c0:	93 32 60 12 	srl  %o1, 0x12, %o1
a00035c4:	c6 00 65 00 	ld  [ %g1 + 0x500 ], %g3
a00035c8:	b8 10 20 00 	clr  %i4
a00035cc:	9a 02 60 01 	add  %o1, 1, %o5
a00035d0:	95 2f 20 10 	sll  %i4, 0x10, %o2
a00035d4:	bb 32 a0 0e 	srl  %o2, 0xe, %i5
a00035d8:	84 02 00 1d 	add  %o0, %i5, %g2
a00035dc:	f6 00 a0 14 	ld  [ %g2 + 0x14 ], %i3
a00035e0:	9f 28 e0 02 	sll  %g3, 2, %o7
a00035e4:	86 00 e0 01 	inc  %g3
a00035e8:	80 a0 e1 40 	cmp  %g3, 0x140
a00035ec:	12 80 00 03 	bne  a00035f8 <CpuCommSaveTx.constprop.134+0x10c>
a00035f0:	f6 20 40 0f 	st  %i3, [ %g1 + %o7 ]
a00035f4:	86 10 20 00 	clr  %g3
a00035f8:	88 07 20 01 	add  %i4, 1, %g4
a00035fc:	97 29 20 10 	sll  %g4, 0x10, %o3
a0003600:	99 32 e0 10 	srl  %o3, 0x10, %o4
a0003604:	80 a3 40 0c 	cmp  %o5, %o4
a0003608:	12 bf ff f2 	bne  a00035d0 <CpuCommSaveTx.constprop.134+0xe4>
a000360c:	b8 10 00 04 	mov  %g4, %i4
a0003610:	c6 20 65 00 	st  %g3, [ %g1 + 0x500 ]
a0003614:	81 c7 e0 08 	ret 
a0003618:	81 e8 00 00 	restore 

a000361c <Config_GetDataPointer.constprop.143>:
a000361c:	9d e3 bf e0 	save  %sp, -32, %sp
a0003620:	05 28 00 81 	sethi  %hi(0xa0020400), %g2
a0003624:	82 10 20 00 	clr  %g1
a0003628:	90 10 a3 e4 	or  %g2, 0x3e4, %o0
a000362c:	86 10 00 08 	mov  %o0, %g3
a0003630:	c8 0a 20 01 	ldub  [ %o0 + 1 ], %g4
a0003634:	80 a1 20 1a 	cmp  %g4, 0x1a
a0003638:	32 80 00 07 	bne,a   a0003654 <Config_GetDataPointer.constprop.143+0x38>
a000363c:	82 00 60 01 	inc  %g1
a0003640:	83 28 60 03 	sll  %g1, 3, %g1
a0003644:	82 00 c0 01 	add  %g3, %g1, %g1
a0003648:	f0 00 60 04 	ld  [ %g1 + 4 ], %i0
a000364c:	81 c7 e0 08 	ret 
a0003650:	81 e8 00 00 	restore 
a0003654:	80 a0 60 17 	cmp  %g1, 0x17
a0003658:	12 bf ff f6 	bne  a0003630 <Config_GetDataPointer.constprop.143+0x14>
a000365c:	90 02 20 08 	add  %o0, 8, %o0
a0003660:	13 3e 0a 45 	sethi  %hi(0xf8291400), %o1
a0003664:	b0 10 20 00 	clr  %i0
a0003668:	7f ff f5 57 	call  a0000bc4 <_ilog>
a000366c:	90 12 62 05 	or  %o1, 0x205, %o0
a0003670:	81 c7 e0 08 	ret 
a0003674:	81 e8 00 00 	restore 

a0003678 <UART_packetizeSendDataImmediate.constprop.163>:
a0003678:	9d e3 bf e0 	save  %sp, -32, %sp
a000367c:	83 2e 20 04 	sll  %i0, 4, %g1
a0003680:	91 2e 20 02 	sll  %i0, 2, %o0
a0003684:	84 20 40 08 	sub  %g1, %o0, %g2
a0003688:	86 00 80 18 	add  %g2, %i0, %g3
a000368c:	89 28 e0 02 	sll  %g3, 2, %g4
a0003690:	92 01 20 18 	add  %g4, 0x18, %o1
a0003694:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0003698:	ba 17 63 ec 	or  %i5, 0x3ec, %i5	! a10067ec <uartCtrl.lto_priv.274>
a000369c:	7f ff f6 3f 	call  a0000f98 <UartfifoSpaceAvail>
a00036a0:	90 07 40 09 	add  %i5, %o1, %o0
a00036a4:	82 06 e0 05 	add  %i3, 5, %g1
a00036a8:	95 2a 20 10 	sll  %o0, 0x10, %o2
a00036ac:	97 32 a0 10 	srl  %o2, 0x10, %o3
a00036b0:	80 a0 40 0b 	cmp  %g1, %o3
a00036b4:	06 80 00 19 	bl  a0003718 <UART_packetizeSendDataImmediate.constprop.163+0xa0>
a00036b8:	80 a6 e1 00 	cmp  %i3, 0x100
a00036bc:	b8 06 e0 06 	add  %i3, 6, %i4
a00036c0:	a0 07 60 18 	add  %i5, 0x18, %l0
a00036c4:	99 2f 20 12 	sll  %i4, 0x12, %o4
a00036c8:	b9 33 20 10 	srl  %o4, 0x10, %i4
a00036cc:	7f ff f6 33 	call  a0000f98 <UartfifoSpaceAvail>
a00036d0:	90 10 00 10 	mov  %l0, %o0
a00036d4:	9b 2a 20 10 	sll  %o0, 0x10, %o5
a00036d8:	91 33 60 10 	srl  %o5, 0x10, %o0
a00036dc:	80 a7 00 08 	cmp  %i4, %o0
a00036e0:	28 80 00 0a 	bleu,a   a0003708 <UART_packetizeSendDataImmediate.constprop.163+0x90>
a00036e4:	21 3e 48 02 	sethi  %hi(0xf9200800), %l0
a00036e8:	de 17 60 1e 	lduh  [ %i5 + 0x1e ], %o7
a00036ec:	c2 17 60 20 	lduh  [ %i5 + 0x20 ], %g1
a00036f0:	80 a3 c0 01 	cmp  %o7, %g1
a00036f4:	22 80 00 05 	be,a   a0003708 <UART_packetizeSendDataImmediate.constprop.163+0x90>
a00036f8:	21 3e 48 02 	sethi  %hi(0xf9200800), %l0
a00036fc:	7f ff f5 64 	call  a0000c8c <UART_PollingModeDoWork>
a0003700:	01 00 00 00 	nop 
a0003704:	30 bf ff f2 	b,a   a00036cc <UART_packetizeSendDataImmediate.constprop.163+0x54>
a0003708:	92 10 00 18 	mov  %i0, %o1
a000370c:	7f ff f5 2e 	call  a0000bc4 <_ilog>
a0003710:	90 14 21 05 	or  %l0, 0x105, %o0
a0003714:	80 a6 e1 00 	cmp  %i3, 0x100
a0003718:	18 80 00 10 	bgu  a0003758 <UART_packetizeSendDataImmediate.constprop.163+0xe0>
a000371c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0003720:	82 10 60 60 	or  %g1, 0x60, %g1	! a1002060 <_packetizeEnabled.lto_priv.276>
a0003724:	c2 08 40 18 	ldub  [ %g1 + %i0 ], %g1
a0003728:	80 a0 60 00 	cmp  %g1, 0
a000372c:	02 80 00 0b 	be  a0003758 <UART_packetizeSendDataImmediate.constprop.163+0xe0>
a0003730:	90 10 00 18 	mov  %i0, %o0
a0003734:	98 10 00 1b 	mov  %i3, %o4
a0003738:	96 10 00 1a 	mov  %i2, %o3
a000373c:	94 10 20 ff 	mov  0xff, %o2
a0003740:	92 10 00 19 	mov  %i1, %o1
a0003744:	7f ff f2 60 	call  a00000c4 <PacketizeSendData.lto_priv.268>
a0003748:	b0 10 20 01 	mov  1, %i0
a000374c:	b0 0e 20 01 	and  %i0, 1, %i0
a0003750:	81 c7 e0 08 	ret 
a0003754:	81 e8 00 00 	restore 
a0003758:	b0 10 20 00 	clr  %i0
a000375c:	b0 0e 20 01 	and  %i0, 1, %i0
a0003760:	81 c7 e0 08 	ret 
a0003764:	81 e8 00 00 	restore 

a0003768 <getIlogTimestamp>:
a0003768:	9d e3 bf e0 	save  %sp, -32, %sp
a000376c:	7f ff fd bf 	call  a0002e68 <LEON_TimerRead>
a0003770:	01 00 00 00 	nop 
a0003774:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0003778:	c2 00 63 c4 	ld  [ %g1 + 0x3c4 ], %g1	! a10063c4 <timeStampOffset.lto_priv.282>
a000377c:	90 20 40 08 	sub  %g1, %o0, %o0
a0003780:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a0003784:	b0 02 00 01 	add  %o0, %g1, %i0
a0003788:	80 a6 00 01 	cmp  %i0, %g1
a000378c:	38 80 00 02 	bgu,a   a0003794 <getIlogTimestamp+0x2c>
a0003790:	b0 10 00 08 	mov  %o0, %i0
a0003794:	81 c7 e0 08 	ret 
a0003798:	81 e8 00 00 	restore 

a000379c <SFI_sendEnterExit4ByteAddressMode.lto_priv.339>:
a000379c:	9d e3 bf e0 	save  %sp, -32, %sp
a00037a0:	40 00 00 25 	call  a0003834 <SFI_sendWriteEnable.lto_priv.340>
a00037a4:	01 00 00 00 	nop 
a00037a8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00037ac:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a00037b0:	84 10 20 01 	mov  1, %g2
a00037b4:	c4 30 60 10 	sth  %g2, [ %g1 + 0x10 ]
a00037b8:	80 a0 00 18 	cmp  %g0, %i0
a00037bc:	c6 00 60 10 	ld  [ %g1 + 0x10 ], %g3
a00037c0:	88 08 f0 ff 	and  %g3, -3841, %g4
a00037c4:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a00037c8:	07 00 40 00 	sethi  %hi(0x1000000), %g3
a00037cc:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a00037d0:	92 0a 3f 0f 	and  %o0, -241, %o1
a00037d4:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a00037d8:	9a 60 20 00 	subx  %g0, 0, %o5
a00037dc:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a00037e0:	96 0a bf f0 	and  %o2, -16, %o3
a00037e4:	98 12 e0 01 	or  %o3, 1, %o4
a00037e8:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a00037ec:	b0 0b 60 ce 	and  %o5, 0xce, %i0
a00037f0:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a00037f4:	90 11 00 03 	or  %g4, %g3, %o0
a00037f8:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a00037fc:	84 06 3f e9 	add  %i0, -23, %g2
a0003800:	c4 28 60 17 	stb  %g2, [ %g1 + 0x17 ]
a0003804:	15 00 80 00 	sethi  %hi(0x2000000), %o2
a0003808:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a000380c:	96 2a 40 0a 	andn  %o1, %o2, %o3
a0003810:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a0003814:	1b 00 1f c0 	sethi  %hi(0x7f0000), %o5
a0003818:	d8 00 60 14 	ld  [ %g1 + 0x14 ], %o4
a000381c:	b0 2b 00 0d 	andn  %o4, %o5, %i0
a0003820:	f0 20 60 14 	st  %i0, [ %g1 + 0x14 ]
a0003824:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a0003828:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a000382c:	7f ff f4 ff 	call  a0000c28 <LEON_SFISendInstruction>
a0003830:	81 e8 00 00 	restore 

a0003834 <SFI_sendWriteEnable.lto_priv.340>:
a0003834:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0003838:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a000383c:	84 10 20 01 	mov  1, %g2
a0003840:	c4 30 60 10 	sth  %g2, [ %g1 + 0x10 ]
a0003844:	c6 00 60 10 	ld  [ %g1 + 0x10 ], %g3
a0003848:	88 08 f0 ff 	and  %g3, -3841, %g4
a000384c:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0003850:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0003854:	86 08 bf 0f 	and  %g2, -241, %g3
a0003858:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a000385c:	c8 00 60 10 	ld  [ %g1 + 0x10 ], %g4
a0003860:	84 09 3f f0 	and  %g4, -16, %g2
a0003864:	86 10 a0 01 	or  %g2, 1, %g3
a0003868:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a000386c:	05 00 40 00 	sethi  %hi(0x1000000), %g2
a0003870:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0003874:	86 11 00 02 	or  %g4, %g2, %g3
a0003878:	c6 20 60 14 	st  %g3, [ %g1 + 0x14 ]
a000387c:	88 10 20 06 	mov  6, %g4
a0003880:	c8 28 60 17 	stb  %g4, [ %g1 + 0x17 ]
a0003884:	07 00 80 00 	sethi  %hi(0x2000000), %g3
a0003888:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a000388c:	88 28 80 03 	andn  %g2, %g3, %g4
a0003890:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0003894:	07 00 1f c0 	sethi  %hi(0x7f0000), %g3
a0003898:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a000389c:	88 28 80 03 	andn  %g2, %g3, %g4
a00038a0:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a00038a4:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a00038a8:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a00038ac:	82 13 c0 00 	mov  %o7, %g1
a00038b0:	7f ff f4 de 	call  a0000c28 <LEON_SFISendInstruction>
a00038b4:	9e 10 40 00 	mov  %g1, %o7

a00038b8 <SFI_readStatusFlags>:
a00038b8:	9d e3 bf e0 	save  %sp, -32, %sp
a00038bc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00038c0:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a00038c4:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a00038c8:	1f 00 40 00 	sethi  %hi(0x1000000), %o7
a00038cc:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a00038d0:	86 08 b0 ff 	and  %g2, -3841, %g3
a00038d4:	88 10 e2 00 	or  %g3, 0x200, %g4
a00038d8:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a00038dc:	84 10 20 70 	mov  0x70, %g2
a00038e0:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a00038e4:	92 0a 3f 0f 	and  %o0, -241, %o1
a00038e8:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a00038ec:	07 00 80 00 	sethi  %hi(0x2000000), %g3
a00038f0:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a00038f4:	96 0a bf f0 	and  %o2, -16, %o3
a00038f8:	98 12 e0 01 	or  %o3, 1, %o4
a00038fc:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a0003900:	15 00 1f c0 	sethi  %hi(0x7f0000), %o2
a0003904:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
a0003908:	b0 2b 40 0f 	andn  %o5, %o7, %i0
a000390c:	f0 20 60 14 	st  %i0, [ %g1 + 0x14 ]
a0003910:	98 10 20 01 	mov  1, %o4
a0003914:	c4 28 60 17 	stb  %g2, [ %g1 + 0x17 ]
a0003918:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a000391c:	90 29 00 03 	andn  %g4, %g3, %o0
a0003920:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a0003924:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a0003928:	96 2a 40 0a 	andn  %o1, %o2, %o3
a000392c:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a0003930:	d8 28 60 16 	stb  %o4, [ %g1 + 0x16 ]
a0003934:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0003938:	7f ff f4 c8 	call  a0000c58 <LEON_SFISendReadStatus>
a000393c:	01 00 00 00 	nop 
a0003940:	b0 0a 20 ff 	and  %o0, 0xff, %i0
a0003944:	81 c7 e0 08 	ret 
a0003948:	81 e8 00 00 	restore 

a000394c <SFI_readStatusRegister>:
a000394c:	9d e3 bf e0 	save  %sp, -32, %sp
a0003950:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0003954:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0003958:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a000395c:	1f 00 40 00 	sethi  %hi(0x1000000), %o7
a0003960:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0003964:	86 08 b0 ff 	and  %g2, -3841, %g3
a0003968:	88 10 e2 00 	or  %g3, 0x200, %g4
a000396c:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0003970:	84 10 20 05 	mov  5, %g2
a0003974:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0003978:	92 0a 3f 0f 	and  %o0, -241, %o1
a000397c:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a0003980:	07 00 80 00 	sethi  %hi(0x2000000), %g3
a0003984:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a0003988:	96 0a bf f0 	and  %o2, -16, %o3
a000398c:	98 12 e0 01 	or  %o3, 1, %o4
a0003990:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a0003994:	15 00 1f c0 	sethi  %hi(0x7f0000), %o2
a0003998:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
a000399c:	b0 2b 40 0f 	andn  %o5, %o7, %i0
a00039a0:	f0 20 60 14 	st  %i0, [ %g1 + 0x14 ]
a00039a4:	98 10 20 01 	mov  1, %o4
a00039a8:	c4 28 60 17 	stb  %g2, [ %g1 + 0x17 ]
a00039ac:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a00039b0:	90 29 00 03 	andn  %g4, %g3, %o0
a00039b4:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a00039b8:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a00039bc:	96 2a 40 0a 	andn  %o1, %o2, %o3
a00039c0:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a00039c4:	d8 28 60 16 	stb  %o4, [ %g1 + 0x16 ]
a00039c8:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a00039cc:	7f ff f4 a3 	call  a0000c58 <LEON_SFISendReadStatus>
a00039d0:	01 00 00 00 	nop 
a00039d4:	b0 0a 20 ff 	and  %o0, 0xff, %i0
a00039d8:	81 c7 e0 08 	ret 
a00039dc:	81 e8 00 00 	restore 

a00039e0 <SFI_clearStatusFlags>:
a00039e0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00039e4:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a00039e8:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a00039ec:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a00039f0:	86 08 b0 ff 	and  %g2, -3841, %g3
a00039f4:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a00039f8:	c8 00 60 10 	ld  [ %g1 + 0x10 ], %g4
a00039fc:	84 09 3f 0f 	and  %g4, -241, %g2
a0003a00:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
a0003a04:	c6 00 60 10 	ld  [ %g1 + 0x10 ], %g3
a0003a08:	88 08 ff f0 	and  %g3, -16, %g4
a0003a0c:	84 11 20 01 	or  %g4, 1, %g2
a0003a10:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
a0003a14:	07 00 40 00 	sethi  %hi(0x1000000), %g3
a0003a18:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0003a1c:	84 29 00 03 	andn  %g4, %g3, %g2
a0003a20:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0003a24:	88 10 20 50 	mov  0x50, %g4
a0003a28:	c8 28 60 17 	stb  %g4, [ %g1 + 0x17 ]
a0003a2c:	07 00 80 00 	sethi  %hi(0x2000000), %g3
a0003a30:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a0003a34:	88 28 80 03 	andn  %g2, %g3, %g4
a0003a38:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0003a3c:	07 00 1f c0 	sethi  %hi(0x7f0000), %g3
a0003a40:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a0003a44:	88 28 80 03 	andn  %g2, %g3, %g4
a0003a48:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0003a4c:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a0003a50:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0003a54:	82 13 c0 00 	mov  %o7, %g1
a0003a58:	7f ff f4 74 	call  a0000c28 <LEON_SFISendInstruction>
a0003a5c:	9e 10 40 00 	mov  %g1, %o7

a0003a60 <SFI_ReadNonVolatileLockBits>:
a0003a60:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0003a64:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0003a68:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a0003a6c:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0003a70:	86 08 b0 ff 	and  %g2, -3841, %g3
a0003a74:	88 10 e2 00 	or  %g3, 0x200, %g4
a0003a78:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0003a7c:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0003a80:	86 08 bf 0f 	and  %g2, -241, %g3
a0003a84:	88 10 e0 10 	or  %g3, 0x10, %g4
a0003a88:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0003a8c:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0003a90:	86 08 bf f0 	and  %g2, -16, %g3
a0003a94:	88 10 e0 01 	or  %g3, 1, %g4
a0003a98:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0003a9c:	07 00 40 00 	sethi  %hi(0x1000000), %g3
a0003aa0:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a0003aa4:	88 28 80 03 	andn  %g2, %g3, %g4
a0003aa8:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0003aac:	84 10 3f e2 	mov  -30, %g2
a0003ab0:	c4 28 60 17 	stb  %g2, [ %g1 + 0x17 ]
a0003ab4:	09 00 80 00 	sethi  %hi(0x2000000), %g4
a0003ab8:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0003abc:	84 10 c0 04 	or  %g3, %g4, %g2
a0003ac0:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0003ac4:	07 00 1f c0 	sethi  %hi(0x7f0000), %g3
a0003ac8:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0003acc:	84 29 00 03 	andn  %g4, %g3, %g2
a0003ad0:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0003ad4:	88 10 20 02 	mov  2, %g4
a0003ad8:	c8 28 60 16 	stb  %g4, [ %g1 + 0x16 ]
a0003adc:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
a0003ae0:	82 13 c0 00 	mov  %o7, %g1
a0003ae4:	7f ff f4 5d 	call  a0000c58 <LEON_SFISendReadStatus>
a0003ae8:	9e 10 40 00 	mov  %g1, %o7

a0003aec <crcInit>:
a0003aec:	09 01 30 47 	sethi  %hi(0x4c11c00), %g4
a0003af0:	84 10 20 00 	clr  %g2
a0003af4:	88 11 21 b7 	or  %g4, 0x1b7, %g4
a0003af8:	17 28 40 18 	sethi  %hi(0xa1006000), %o3
a0003afc:	94 10 20 01 	mov  1, %o2
a0003b00:	19 28 40 01 	sethi  %hi(0xa1000400), %o4
a0003b04:	83 28 a0 18 	sll  %g2, 0x18, %g1
a0003b08:	9a 10 20 08 	mov  8, %o5
a0003b0c:	80 a0 60 00 	cmp  %g1, 0
a0003b10:	16 80 00 03 	bge  a0003b1c <crcInit+0x30>
a0003b14:	83 28 60 01 	sll  %g1, 1, %g1
a0003b18:	82 18 40 04 	xor  %g1, %g4, %g1
a0003b1c:	86 03 7f ff 	add  %o5, -1, %g3
a0003b20:	80 88 e0 ff 	btst  0xff, %g3
a0003b24:	12 bf ff fa 	bne  a0003b0c <crcInit+0x20>
a0003b28:	9a 10 00 03 	mov  %g3, %o5
a0003b2c:	86 12 e3 cc 	or  %o3, 0x3cc, %g3
a0003b30:	93 28 a0 02 	sll  %g2, 2, %o1
a0003b34:	9a 10 00 02 	mov  %g2, %o5
a0003b38:	c2 20 c0 09 	st  %g1, [ %g3 + %o1 ]
a0003b3c:	82 10 20 07 	mov  7, %g1
a0003b40:	86 10 20 00 	clr  %g3
a0003b44:	80 8b 60 01 	btst  1, %o5
a0003b48:	22 80 00 05 	be,a   a0003b5c <crcInit+0x70>
a0003b4c:	82 00 7f ff 	add  %g1, -1, %g1
a0003b50:	93 2a 80 01 	sll  %o2, %g1, %o1
a0003b54:	86 10 c0 09 	or  %g3, %o1, %g3
a0003b58:	82 00 7f ff 	add  %g1, -1, %g1
a0003b5c:	80 a0 7f ff 	cmp  %g1, -1
a0003b60:	12 bf ff f9 	bne  a0003b44 <crcInit+0x58>
a0003b64:	9b 33 60 01 	srl  %o5, 1, %o5
a0003b68:	82 13 23 60 	or  %o4, 0x360, %g1
a0003b6c:	c6 28 40 02 	stb  %g3, [ %g1 + %g2 ]
a0003b70:	84 00 a0 01 	inc  %g2
a0003b74:	80 a0 a1 00 	cmp  %g2, 0x100
a0003b78:	12 bf ff e4 	bne  a0003b08 <crcInit+0x1c>
a0003b7c:	83 28 a0 18 	sll  %g2, 0x18, %g1
a0003b80:	81 c3 e0 08 	retl 
a0003b84:	01 00 00 00 	nop 

a0003b88 <crcFast>:
a0003b88:	9c 03 bf f0 	add  %sp, -16, %sp
a0003b8c:	84 10 20 00 	clr  %g2
a0003b90:	82 10 3f ff 	mov  -1, %g1
a0003b94:	09 28 40 18 	sethi  %hi(0xa1006000), %g4
a0003b98:	1b 28 40 01 	sethi  %hi(0xa1000400), %o5
a0003b9c:	80 a0 80 09 	cmp  %g2, %o1
a0003ba0:	16 80 00 13 	bge  a0003bec <crcFast+0x64>
a0003ba4:	86 88 a0 03 	andcc  %g2, 3, %g3
a0003ba8:	12 80 00 04 	bne  a0003bb8 <crcFast+0x30>
a0003bac:	96 03 a0 10 	add  %sp, 0x10, %o3
a0003bb0:	d8 02 00 02 	ld  [ %o0 + %g2 ], %o4
a0003bb4:	d8 23 a0 0c 	st  %o4, [ %sp + 0xc ]
a0003bb8:	86 02 c0 03 	add  %o3, %g3, %g3
a0003bbc:	c6 08 ff fc 	ldub  [ %g3 + -4 ], %g3
a0003bc0:	96 13 63 60 	or  %o5, 0x360, %o3
a0003bc4:	c6 0a c0 03 	ldub  [ %o3 + %g3 ], %g3
a0003bc8:	99 30 60 18 	srl  %g1, 0x18, %o4
a0003bcc:	98 1b 00 03 	xor  %o4, %g3, %o4
a0003bd0:	86 11 23 cc 	or  %g4, 0x3cc, %g3
a0003bd4:	97 2b 20 02 	sll  %o4, 2, %o3
a0003bd8:	d8 00 c0 0b 	ld  [ %g3 + %o3 ], %o4
a0003bdc:	83 28 60 08 	sll  %g1, 8, %g1
a0003be0:	84 00 a0 01 	inc  %g2
a0003be4:	10 bf ff ee 	b  a0003b9c <crcFast+0x14>
a0003be8:	82 1b 00 01 	xor  %o4, %g1, %g1
a0003bec:	90 38 00 01 	xnor  %g0, %g1, %o0
a0003bf0:	81 c3 e0 08 	retl 
a0003bf4:	9c 03 a0 10 	add  %sp, 0x10, %sp

a0003bf8 <crcFastBlock>:
a0003bf8:	9d e3 bf d8 	save  %sp, -40, %sp
a0003bfc:	82 10 20 00 	clr  %g1
a0003c00:	09 28 00 7d 	sethi  %hi(0xa001f400), %g4
a0003c04:	80 a0 40 19 	cmp  %g1, %i1
a0003c08:	16 80 00 14 	bge  a0003c58 <crcFastBlock+0x60>
a0003c0c:	86 88 60 07 	andcc  %g1, 7, %g3
a0003c10:	12 80 00 04 	bne  a0003c20 <crcFastBlock+0x28>
a0003c14:	84 07 80 03 	add  %fp, %g3, %g2
a0003c18:	d8 1e 00 01 	ldd  [ %i0 + %g1 ], %o4
a0003c1c:	d8 3f bf f8 	std  %o4, [ %fp + -8 ]
a0003c20:	f8 08 bf f8 	ldub  [ %g2 + -8 ], %i4
a0003c24:	9f 36 a0 18 	srl  %i2, 0x18, %o7
a0003c28:	86 11 23 c0 	or  %g4, 0x3c0, %g3
a0003c2c:	ba 1b c0 1c 	xor  %o7, %i4, %i5
a0003c30:	b5 2e a0 08 	sll  %i2, 8, %i2
a0003c34:	85 2f 60 03 	sll  %i5, 3, %g2
a0003c38:	c4 18 c0 02 	ldd  [ %g3 + %g2 ], %g2
a0003c3c:	9f 36 e0 18 	srl  %i3, 0x18, %o7
a0003c40:	82 00 60 01 	inc  %g1
a0003c44:	b8 13 c0 1a 	or  %o7, %i2, %i4
a0003c48:	b7 2e e0 08 	sll  %i3, 8, %i3
a0003c4c:	b4 18 80 1c 	xor  %g2, %i4, %i2
a0003c50:	10 bf ff ed 	b  a0003c04 <crcFastBlock+0xc>
a0003c54:	b6 18 c0 1b 	xor  %g3, %i3, %i3
a0003c58:	b0 10 00 1a 	mov  %i2, %i0
a0003c5c:	81 c7 e0 08 	ret 
a0003c60:	93 e8 00 1b 	restore  %g0, %i3, %o1

a0003c64 <UART_WaitForTx>:
a0003c64:	9d e3 bf e0 	save  %sp, -32, %sp
a0003c68:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
a0003c6c:	b6 17 63 ec 	or  %i5, 0x3ec, %i3	! a10067ec <uartCtrl.lto_priv.274>
a0003c70:	c4 16 e0 1e 	lduh  [ %i3 + 0x1e ], %g2
a0003c74:	c2 16 e0 20 	lduh  [ %i3 + 0x20 ], %g1
a0003c78:	80 a0 80 01 	cmp  %g2, %g1
a0003c7c:	02 80 00 06 	be  a0003c94 <UART_WaitForTx+0x30>
a0003c80:	b8 10 00 1b 	mov  %i3, %i4
a0003c84:	7f ff f4 02 	call  a0000c8c <UART_PollingModeDoWork>
a0003c88:	01 00 00 00 	nop 
a0003c8c:	10 bf ff fa 	b  a0003c74 <UART_WaitForTx+0x10>
a0003c90:	c4 16 e0 1e 	lduh  [ %i3 + 0x1e ], %g2
a0003c94:	37 28 40 1c 	sethi  %hi(0xa1007000), %i3
a0003c98:	c2 0e e2 1c 	ldub  [ %i3 + 0x21c ], %g1	! a100721c <newUart.lto_priv.279>
a0003c9c:	80 a0 60 00 	cmp  %g1, 0
a0003ca0:	22 80 00 08 	be,a   a0003cc0 <UART_WaitForTx+0x5c>
a0003ca4:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a0003ca8:	c2 07 00 00 	ld  [ %i4 ], %g1
a0003cac:	d4 00 60 04 	ld  [ %g1 + 4 ], %o2
a0003cb0:	97 32 a0 18 	srl  %o2, 0x18, %o3
a0003cb4:	98 0a e0 01 	and  %o3, 1, %o4
a0003cb8:	10 80 00 07 	b  a0003cd4 <UART_WaitForTx+0x70>
a0003cbc:	ba 1b 20 01 	xor  %o4, 1, %i5
a0003cc0:	c6 00 60 10 	ld  [ %g1 + 0x10 ], %g3
a0003cc4:	89 30 e0 08 	srl  %g3, 8, %g4
a0003cc8:	90 09 20 3f 	and  %g4, 0x3f, %o0
a0003ccc:	92 20 00 08 	neg  %o0, %o1
a0003cd0:	bb 32 60 1f 	srl  %o1, 0x1f, %i5
a0003cd4:	7f ff f3 ee 	call  a0000c8c <UART_PollingModeDoWork>
a0003cd8:	01 00 00 00 	nop 
a0003cdc:	80 8f 60 ff 	btst  0xff, %i5
a0003ce0:	12 bf ff ef 	bne  a0003c9c <UART_WaitForTx+0x38>
a0003ce4:	c2 0e e2 1c 	ldub  [ %i3 + 0x21c ], %g1
a0003ce8:	81 c7 e0 08 	ret 
a0003cec:	81 e8 00 00 	restore 

a0003cf0 <UART_RxInterrupt>:
a0003cf0:	9d e3 bf e0 	save  %sp, -32, %sp
a0003cf4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0003cf8:	c2 08 62 1c 	ldub  [ %g1 + 0x21c ], %g1	! a100721c <newUart.lto_priv.279>
a0003cfc:	80 a0 60 00 	cmp  %g1, 0
a0003d00:	39 28 40 19 	sethi  %hi(0xa1006400), %i4
a0003d04:	ba 5e 20 0d 	smul  %i0, 0xd, %i5
a0003d08:	b8 17 23 ec 	or  %i4, 0x3ec, %i4
a0003d0c:	02 80 00 0d 	be  a0003d40 <UART_RxInterrupt+0x50>
a0003d10:	83 2f 60 02 	sll  %i5, 2, %g1
a0003d14:	d2 07 00 01 	ld  [ %i4 + %g1 ], %o1
a0003d18:	f4 02 60 08 	ld  [ %o1 + 8 ], %i2
a0003d1c:	b7 36 a0 19 	srl  %i2, 0x19, %i3
a0003d20:	80 8e e0 01 	btst  1, %i3
a0003d24:	22 80 00 13 	be,a   a0003d70 <UART_RxInterrupt+0x80>
a0003d28:	bb 2f 60 02 	sll  %i5, 2, %i5
a0003d2c:	82 07 00 01 	add  %i4, %g1, %g1
a0003d30:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a0003d34:	96 02 a0 01 	add  %o2, 1, %o3
a0003d38:	10 80 00 0d 	b  a0003d6c <UART_RxInterrupt+0x7c>
a0003d3c:	d6 20 60 08 	st  %o3, [ %g1 + 8 ]
a0003d40:	82 07 00 01 	add  %i4, %g1, %g1
a0003d44:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a0003d48:	c6 00 a0 10 	ld  [ %g2 + 0x10 ], %g3
a0003d4c:	88 08 e0 3f 	and  %g3, 0x3f, %g4
a0003d50:	80 a1 20 17 	cmp  %g4, 0x17
a0003d54:	04 80 00 2e 	ble  a0003e0c <UART_RxInterrupt+0x11c>
a0003d58:	b5 2f 60 02 	sll  %i5, 2, %i2
a0003d5c:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a0003d60:	92 02 20 01 	add  %o0, 1, %o1
a0003d64:	10 80 00 2a 	b  a0003e0c <UART_RxInterrupt+0x11c>
a0003d68:	d2 20 60 08 	st  %o1, [ %g1 + 8 ]
a0003d6c:	bb 2f 60 02 	sll  %i5, 2, %i5
a0003d70:	b0 10 20 00 	clr  %i0
a0003d74:	98 07 00 1d 	add  %i4, %i5, %o4
a0003d78:	b4 10 00 1c 	mov  %i4, %i2
a0003d7c:	b6 03 20 24 	add  %o4, 0x24, %i3
a0003d80:	da 07 00 1d 	ld  [ %i4 + %i5 ], %o5
a0003d84:	c2 03 60 08 	ld  [ %o5 + 8 ], %g1
a0003d88:	83 30 60 18 	srl  %g1, 0x18, %g1
a0003d8c:	80 88 60 01 	btst  1, %g1
a0003d90:	12 80 00 44 	bne  a0003ea0 <UART_RxInterrupt+0x1b0>
a0003d94:	01 00 00 00 	nop 
a0003d98:	b0 06 80 1d 	add  %i2, %i5, %i0
a0003d9c:	de 0b 60 13 	ldub  [ %o5 + 0x13 ], %o7
a0003da0:	c2 16 20 2c 	lduh  [ %i0 + 0x2c ], %g1
a0003da4:	83 28 60 10 	sll  %g1, 0x10, %g1
a0003da8:	80 a0 60 00 	cmp  %g1, 0
a0003dac:	12 80 00 08 	bne  a0003dcc <UART_RxInterrupt+0xdc>
a0003db0:	90 07 00 1d 	add  %i4, %i5, %o0
a0003db4:	c6 16 20 2a 	lduh  [ %i0 + 0x2a ], %g3
a0003db8:	c4 16 20 28 	lduh  [ %i0 + 0x28 ], %g2
a0003dbc:	88 00 bf ff 	add  %g2, -1, %g4
a0003dc0:	80 a0 c0 04 	cmp  %g3, %g4
a0003dc4:	02 80 00 0d 	be  a0003df8 <UART_RxInterrupt+0x108>
a0003dc8:	96 07 00 1d 	add  %i4, %i5, %o3
a0003dcc:	d2 12 20 2a 	lduh  [ %o0 + 0x2a ], %o1
a0003dd0:	83 30 60 10 	srl  %g1, 0x10, %g1
a0003dd4:	94 02 60 01 	add  %o1, 1, %o2
a0003dd8:	80 a0 40 0a 	cmp  %g1, %o2
a0003ddc:	02 80 00 07 	be  a0003df8 <UART_RxInterrupt+0x108>
a0003de0:	96 07 00 1d 	add  %i4, %i5, %o3
a0003de4:	92 0b e0 ff 	and  %o7, 0xff, %o1
a0003de8:	7f ff f4 7a 	call  a0000fd0 <UartfifoWrite>
a0003dec:	90 10 00 1b 	mov  %i3, %o0
a0003df0:	10 bf ff e4 	b  a0003d80 <UART_RxInterrupt+0x90>
a0003df4:	b0 10 20 01 	mov  1, %i0
a0003df8:	c2 12 e0 0c 	lduh  [ %o3 + 0xc ], %g1
a0003dfc:	82 00 60 01 	inc  %g1
a0003e00:	c2 32 e0 0c 	sth  %g1, [ %o3 + 0xc ]
a0003e04:	10 bf ff df 	b  a0003d80 <UART_RxInterrupt+0x90>
a0003e08:	b0 10 20 01 	mov  1, %i0
a0003e0c:	b0 10 20 00 	clr  %i0
a0003e10:	b6 07 00 1a 	add  %i4, %i2, %i3
a0003e14:	ba 06 e0 24 	add  %i3, 0x24, %i5
a0003e18:	94 07 00 1a 	add  %i4, %i2, %o2
a0003e1c:	c2 02 a0 04 	ld  [ %o2 + 4 ], %g1
a0003e20:	d6 00 60 10 	ld  [ %g1 + 0x10 ], %o3
a0003e24:	80 8a e0 3f 	btst  0x3f, %o3
a0003e28:	02 80 00 1e 	be  a0003ea0 <UART_RxInterrupt+0x1b0>
a0003e2c:	01 00 00 00 	nop 
a0003e30:	d8 08 60 0f 	ldub  [ %g1 + 0xf ], %o4
a0003e34:	c2 12 a0 2c 	lduh  [ %o2 + 0x2c ], %g1
a0003e38:	83 28 60 10 	sll  %g1, 0x10, %g1
a0003e3c:	80 a0 60 00 	cmp  %g1, 0
a0003e40:	12 80 00 08 	bne  a0003e60 <UART_RxInterrupt+0x170>
a0003e44:	84 07 00 1a 	add  %i4, %i2, %g2
a0003e48:	da 12 a0 2a 	lduh  [ %o2 + 0x2a ], %o5
a0003e4c:	de 12 a0 28 	lduh  [ %o2 + 0x28 ], %o7
a0003e50:	b0 03 ff ff 	add  %o7, -1, %i0
a0003e54:	80 a3 40 18 	cmp  %o5, %i0
a0003e58:	02 80 00 0d 	be  a0003e8c <UART_RxInterrupt+0x19c>
a0003e5c:	90 07 00 1a 	add  %i4, %i2, %o0
a0003e60:	c6 10 a0 2a 	lduh  [ %g2 + 0x2a ], %g3
a0003e64:	83 30 60 10 	srl  %g1, 0x10, %g1
a0003e68:	88 00 e0 01 	add  %g3, 1, %g4
a0003e6c:	80 a0 40 04 	cmp  %g1, %g4
a0003e70:	02 80 00 07 	be  a0003e8c <UART_RxInterrupt+0x19c>
a0003e74:	90 07 00 1a 	add  %i4, %i2, %o0
a0003e78:	92 0b 20 ff 	and  %o4, 0xff, %o1
a0003e7c:	7f ff f4 55 	call  a0000fd0 <UartfifoWrite>
a0003e80:	90 10 00 1d 	mov  %i5, %o0
a0003e84:	10 bf ff e5 	b  a0003e18 <UART_RxInterrupt+0x128>
a0003e88:	b0 10 20 01 	mov  1, %i0
a0003e8c:	c2 12 20 0c 	lduh  [ %o0 + 0xc ], %g1
a0003e90:	82 00 60 01 	inc  %g1
a0003e94:	c2 32 20 0c 	sth  %g1, [ %o0 + 0xc ]
a0003e98:	10 bf ff e0 	b  a0003e18 <UART_RxInterrupt+0x128>
a0003e9c:	b0 10 20 01 	mov  1, %i0
a0003ea0:	81 c7 e0 08 	ret 
a0003ea4:	81 e8 00 00 	restore 

a0003ea8 <_UART_initPort.lto_priv.906>:
a0003ea8:	83 2a 20 04 	sll  %o0, 4, %g1
a0003eac:	87 2a 20 02 	sll  %o0, 2, %g3
a0003eb0:	05 28 40 19 	sethi  %hi(0xa1006400), %g2
a0003eb4:	86 20 40 03 	sub  %g1, %g3, %g3
a0003eb8:	84 10 a3 ec 	or  %g2, 0x3ec, %g2
a0003ebc:	82 00 c0 08 	add  %g3, %o0, %g1
a0003ec0:	89 28 60 02 	sll  %g1, 2, %g4
a0003ec4:	d2 20 80 04 	st  %o1, [ %g2 + %g4 ]
a0003ec8:	90 00 80 04 	add  %g2, %g4, %o0
a0003ecc:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
a0003ed0:	09 28 40 1c 	sethi  %hi(0xa1007000), %g4
a0003ed4:	da 0a 60 01 	ldub  [ %o1 + 1 ], %o5
a0003ed8:	80 a3 60 03 	cmp  %o5, 3
a0003edc:	28 80 00 04 	bleu,a   a0003eec <_UART_initPort.lto_priv.906+0x44>
a0003ee0:	c0 29 22 1c 	clrb  [ %g4 + 0x21c ]
a0003ee4:	90 10 20 01 	mov  1, %o0
a0003ee8:	d0 29 22 1c 	stb  %o0, [ %g4 + 0x21c ]
a0003eec:	83 28 60 02 	sll  %g1, 2, %g1
a0003ef0:	90 00 80 01 	add  %g2, %g1, %o0
a0003ef4:	03 28 00 83 	sethi  %hi(0xa0020c00), %g1
a0003ef8:	82 10 60 0c 	or  %g1, 0xc, %g1	! a0020c0c <uartFifoDefinitions.lto_priv.280>
a0003efc:	84 00 40 03 	add  %g1, %g3, %g2
a0003f00:	da 00 a0 08 	ld  [ %g2 + 8 ], %o5
a0003f04:	c2 10 40 03 	lduh  [ %g1 + %g3 ], %g1
a0003f08:	da 22 20 18 	st  %o5, [ %o0 + 0x18 ]
a0003f0c:	da 10 a0 02 	lduh  [ %g2 + 2 ], %o5
a0003f10:	c4 00 a0 04 	ld  [ %g2 + 4 ], %g2
a0003f14:	c2 32 20 28 	sth  %g1, [ %o0 + 0x28 ]
a0003f18:	da 32 20 1c 	sth  %o5, [ %o0 + 0x1c ]
a0003f1c:	c2 09 22 1c 	ldub  [ %g4 + 0x21c ], %g1
a0003f20:	c4 22 20 24 	st  %g2, [ %o0 + 0x24 ]
a0003f24:	80 a0 60 00 	cmp  %g1, 0
a0003f28:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0003f2c:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a0003f30:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a0003f34:	81 80 20 00 	wr  %g0, %y
a0003f38:	01 00 00 00 	nop 
a0003f3c:	01 00 00 00 	nop 
a0003f40:	01 00 00 00 	nop 
a0003f44:	82 70 c0 0a 	udiv  %g3, %o2, %g1
a0003f48:	02 80 00 1a 	be  a0003fb0 <_UART_initPort.lto_priv.906+0x108>
a0003f4c:	94 08 6f ff 	and  %g1, 0xfff, %o2
a0003f50:	82 08 6f ff 	and  %g1, 0xfff, %g1
a0003f54:	c2 32 60 14 	sth  %g1, [ %o1 + 0x14 ]
a0003f58:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a0003f5c:	82 10 60 01 	or  %g1, 1, %g1
a0003f60:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a0003f64:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a0003f68:	82 10 60 02 	or  %g1, 2, %g1
a0003f6c:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a0003f70:	c2 12 60 14 	lduh  [ %o1 + 0x14 ], %g1
a0003f74:	83 28 60 10 	sll  %g1, 0x10, %g1
a0003f78:	83 30 60 0d 	srl  %g1, 0xd, %g1
a0003f7c:	c2 22 60 18 	st  %g1, [ %o1 + 0x18 ]
a0003f80:	c2 0a 60 0b 	ldub  [ %o1 + 0xb ], %g1
a0003f84:	82 00 7f e8 	add  %g1, -24, %g1
a0003f88:	c2 2a 60 09 	stb  %g1, [ %o1 + 9 ]
a0003f8c:	c0 2a 60 0a 	clrb  [ %o1 + 0xa ]
a0003f90:	c2 0a 60 07 	ldub  [ %o1 + 7 ], %g1
a0003f94:	82 00 7f ff 	add  %g1, -1, %g1
a0003f98:	c2 2a 60 05 	stb  %g1, [ %o1 + 5 ]
a0003f9c:	82 10 20 01 	mov  1, %g1
a0003fa0:	c2 2a 60 06 	stb  %g1, [ %o1 + 6 ]
a0003fa4:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a0003fa8:	10 80 00 07 	b  a0003fc4 <_UART_initPort.lto_priv.906+0x11c>
a0003fac:	82 10 60 04 	or  %g1, 4, %g1
a0003fb0:	c2 02 60 18 	ld  [ %o1 + 0x18 ], %g1
a0003fb4:	82 08 70 00 	and  %g1, -4096, %g1
a0003fb8:	82 10 40 0a 	or  %g1, %o2, %g1
a0003fbc:	c2 22 60 18 	st  %g1, [ %o1 + 0x18 ]
a0003fc0:	82 10 20 07 	mov  7, %g1
a0003fc4:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a0003fc8:	81 c3 e0 08 	retl 
a0003fcc:	01 00 00 00 	nop 

a0003fd0 <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293>:
a0003fd0:	9d e3 bf e0 	save  %sp, -32, %sp
a0003fd4:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a0003fd8:	b0 17 63 70 	or  %i5, 0x370, %i0	! a1006370 <bbTopDpCtx.lto_priv.291>
a0003fdc:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
a0003fe0:	80 a0 60 00 	cmp  %g1, 0
a0003fe4:	02 80 00 2c 	be  a0004094 <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293+0xc4>
a0003fe8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0003fec:	c2 00 63 6c 	ld  [ %g1 + 0x36c ], %g1	! a100636c <gtp.lto_priv.288>
a0003ff0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0003ff4:	80 88 61 00 	btst  0x100, %g1
a0003ff8:	02 80 00 11 	be  a000403c <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293+0x6c>
a0003ffc:	f8 06 20 08 	ld  [ %i0 + 8 ], %i4
a0004000:	7f ff fb 9a 	call  a0002e68 <LEON_TimerRead>
a0004004:	01 00 00 00 	nop 
a0004008:	80 a7 00 08 	cmp  %i4, %o0
a000400c:	1a 80 00 05 	bcc  a0004020 <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293+0x50>
a0004010:	94 10 00 1c 	mov  %i4, %o2
a0004014:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0004018:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a000401c:	94 07 00 01 	add  %i4, %g1, %o2
a0004020:	17 3e 49 47 	sethi  %hi(0xf9251c00), %o3
a0004024:	92 22 80 08 	sub  %o2, %o0, %o1
a0004028:	7f ff f2 e7 	call  a0000bc4 <_ilog>
a000402c:	90 12 e1 02 	or  %o3, 0x102, %o0
a0004030:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
a0004034:	10 80 00 16 	b  a000408c <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293+0xbc>
a0004038:	90 10 20 01 	mov  1, %o0
a000403c:	7f ff fb 8b 	call  a0002e68 <LEON_TimerRead>
a0004040:	01 00 00 00 	nop 
a0004044:	80 a7 00 08 	cmp  %i4, %o0
a0004048:	1a 80 00 05 	bcc  a000405c <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293+0x8c>
a000404c:	82 10 00 1c 	mov  %i4, %g1
a0004050:	05 00 3f ff 	sethi  %hi(0xfffc00), %g2
a0004054:	86 10 a3 ff 	or  %g2, 0x3ff, %g3	! ffffff <__target_size+0xfa36d7>
a0004058:	82 07 00 03 	add  %i4, %g3, %g1
a000405c:	82 20 40 08 	sub  %g1, %o0, %g1
a0004060:	09 00 00 04 	sethi  %hi(0x1000), %g4
a0004064:	90 11 23 87 	or  %g4, 0x387, %o0	! 1387 <ATMEL_secretKeyStore+0xbf>
a0004068:	80 a0 40 08 	cmp  %g1, %o0
a000406c:	38 80 00 07 	bgu,a   a0004088 <bb_top_dpConfigureDpTransceiverLexA7_4.lto_priv.293+0xb8>
a0004070:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
a0004074:	13 28 00 0f 	sethi  %hi(0xa0003c00), %o1
a0004078:	b4 10 20 00 	clr  %i2
a000407c:	b2 10 20 00 	clr  %i1
a0004080:	40 00 07 96 	call  a0005ed8 <CALLBACK_Run>
a0004084:	91 ea 63 d0 	restore  %o1, 0x3d0, %o0
a0004088:	90 10 20 00 	clr  %o0
a000408c:	9f c0 40 00 	call  %g1
a0004090:	01 00 00 00 	nop 
a0004094:	81 c7 e0 08 	ret 
a0004098:	81 e8 00 00 	restore 

a000409c <bb_top_GtpResetCallback.lto_priv.299>:
a000409c:	9d e3 bf e0 	save  %sp, -32, %sp
a00040a0:	33 00 03 d0 	sethi  %hi(0xf4000), %i1
a00040a4:	7f ff f0 f0 	call  a0000464 <LEON_TimerWaitMicroSec>
a00040a8:	90 16 62 40 	or  %i1, 0x240, %o0	! f4240 <__target_size+0x97918>
a00040ac:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00040b0:	c2 00 63 6c 	ld  [ %g1 + 0x36c ], %g1	! a100636c <gtp.lto_priv.288>
a00040b4:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a00040b8:	80 88 60 80 	btst  0x80, %g1
a00040bc:	12 80 00 07 	bne  a00040d8 <bb_top_GtpResetCallback.lto_priv.299+0x3c>
a00040c0:	31 3e 09 46 	sethi  %hi(0xf8251800), %i0
a00040c4:	05 3e 49 43 	sethi  %hi(0xf9250c00), %g2
a00040c8:	b2 16 62 40 	or  %i1, 0x240, %i1
a00040cc:	b0 10 a1 02 	or  %g2, 0x102, %i0
a00040d0:	7f ff f2 bd 	call  a0000bc4 <_ilog>
a00040d4:	81 e8 00 00 	restore 
a00040d8:	b0 16 23 02 	or  %i0, 0x302, %i0
a00040dc:	7f ff f2 ba 	call  a0000bc4 <_ilog>
a00040e0:	81 e8 00 00 	restore 

a00040e4 <bb_top_a7_checkDpFreq.lto_priv.300>:
a00040e4:	9d e3 bf e0 	save  %sp, -32, %sp
a00040e8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00040ec:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a00040f0:	c2 00 60 24 	ld  [ %g1 + 0x24 ], %g1
a00040f4:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a00040f8:	80 88 60 01 	btst  1, %g1
a00040fc:	b0 17 23 70 	or  %i4, 0x370, %i0
a0004100:	12 80 00 1c 	bne  a0004170 <bb_top_a7_checkDpFreq.lto_priv.300+0x8c>
a0004104:	fa 06 20 0c 	ld  [ %i0 + 0xc ], %i5
a0004108:	7f ff fb 58 	call  a0002e68 <LEON_TimerRead>
a000410c:	01 00 00 00 	nop 
a0004110:	80 a7 40 08 	cmp  %i5, %o0
a0004114:	1a 80 00 05 	bcc  a0004128 <bb_top_a7_checkDpFreq.lto_priv.300+0x44>
a0004118:	92 10 00 1d 	mov  %i5, %o1
a000411c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0004120:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a0004124:	92 07 40 01 	add  %i5, %g1, %o1
a0004128:	33 28 40 1d 	sethi  %hi(0xa1007400), %i1
a000412c:	c2 06 62 34 	ld  [ %i1 + 0x234 ], %g1	! a1007634 <bb_top_registers.lto_priv.172>
a0004130:	d4 00 60 24 	ld  [ %g1 + 0x24 ], %o2
a0004134:	17 3e 89 47 	sethi  %hi(0xfa251c00), %o3
a0004138:	92 22 40 08 	sub  %o1, %o0, %o1
a000413c:	95 32 a0 12 	srl  %o2, 0x12, %o2
a0004140:	7f ff f2 a1 	call  a0000bc4 <_ilog>
a0004144:	90 12 e0 02 	or  %o3, 2, %o0
a0004148:	c2 06 20 14 	ld  [ %i0 + 0x14 ], %g1
a000414c:	80 a0 60 00 	cmp  %g1, 0
a0004150:	02 80 00 06 	be  a0004168 <bb_top_a7_checkDpFreq.lto_priv.300+0x84>
a0004154:	d8 06 62 34 	ld  [ %i1 + 0x234 ], %o4
a0004158:	da 03 20 24 	ld  [ %o4 + 0x24 ], %o5
a000415c:	9f c0 40 00 	call  %g1
a0004160:	91 33 60 12 	srl  %o5, 0x12, %o0
a0004164:	c0 26 20 14 	clr  [ %i0 + 0x14 ]
a0004168:	81 c7 e0 08 	ret 
a000416c:	81 e8 00 00 	restore 
a0004170:	7f ff fb 3e 	call  a0002e68 <LEON_TimerRead>
a0004174:	01 00 00 00 	nop 
a0004178:	80 a7 40 08 	cmp  %i5, %o0
a000417c:	1a 80 00 05 	bcc  a0004190 <bb_top_a7_checkDpFreq.lto_priv.300+0xac>
a0004180:	82 10 00 1d 	mov  %i5, %g1
a0004184:	05 00 3f ff 	sethi  %hi(0xfffc00), %g2
a0004188:	86 10 a3 ff 	or  %g2, 0x3ff, %g3	! ffffff <__target_size+0xfa36d7>
a000418c:	82 07 40 03 	add  %i5, %g3, %g1
a0004190:	82 20 40 08 	sub  %g1, %o0, %g1
a0004194:	80 a0 63 e7 	cmp  %g1, 0x3e7
a0004198:	18 80 00 07 	bgu  a00041b4 <bb_top_a7_checkDpFreq.lto_priv.300+0xd0>
a000419c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00041a0:	09 28 00 10 	sethi  %hi(0xa0004000), %g4
a00041a4:	b4 10 20 00 	clr  %i2
a00041a8:	b2 10 20 00 	clr  %i1
a00041ac:	40 00 07 4b 	call  a0005ed8 <CALLBACK_Run>
a00041b0:	91 e9 20 e4 	restore  %g4, 0xe4, %o0
a00041b4:	c2 00 62 34 	ld  [ %g1 + 0x234 ], %g1
a00041b8:	d0 00 60 24 	ld  [ %g1 + 0x24 ], %o0
a00041bc:	c2 06 20 14 	ld  [ %i0 + 0x14 ], %g1
a00041c0:	9f c0 40 00 	call  %g1
a00041c4:	91 32 20 12 	srl  %o0, 0x12, %o0
a00041c8:	81 c7 e0 08 	ret 
a00041cc:	81 e8 00 00 	restore 

a00041d0 <bb_top_switchFpgaImage>:
a00041d0:	9d e3 bf e0 	save  %sp, -32, %sp
a00041d4:	40 00 00 9e 	call  a000444c <bb_top_IsFpgaGoldenImage>
a00041d8:	01 00 00 00 	nop 
a00041dc:	40 00 03 2d 	call  a0004e90 <bb_top_a7_changeFpgaImage>
a00041e0:	91 e8 00 08 	restore  %g0, %o0, %o0

a00041e4 <bb_top_ApplyResetDpSource>:
a00041e4:	9d e3 bf e0 	save  %sp, -32, %sp
a00041e8:	11 3e 49 49 	sethi  %hi(0xf9252400), %o0
a00041ec:	92 10 00 18 	mov  %i0, %o1
a00041f0:	7f ff f2 75 	call  a0000bc4 <_ilog>
a00041f4:	90 12 23 02 	or  %o0, 0x302, %o0
a00041f8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00041fc:	c6 00 63 88 	ld  [ %g1 + 0x388 ], %g3	! a1006388 <bb_top_registers.lto_priv.173>
a0004200:	c4 00 e0 14 	ld  [ %g3 + 0x14 ], %g2
a0004204:	b0 0e 20 01 	and  %i0, 1, %i0
a0004208:	09 00 00 40 	sethi  %hi(0x10000), %g4
a000420c:	83 2e 20 10 	sll  %i0, 0x10, %g1
a0004210:	92 28 80 04 	andn  %g2, %g4, %o1
a0004214:	94 12 40 01 	or  %o1, %g1, %o2
a0004218:	d4 20 e0 14 	st  %o2, [ %g3 + 0x14 ]
a000421c:	81 c7 e0 08 	ret 
a0004220:	81 e8 00 00 	restore 

a0004224 <bb_top_IsDeviceLex>:
a0004224:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0004228:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000422c:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a0004230:	84 0a 20 01 	and  %o0, 1, %g2
a0004234:	81 c3 e0 08 	retl 
a0004238:	90 18 a0 01 	xor  %g2, 1, %o0

a000423c <bb_top_drpRead>:
a000423c:	9d e3 bf e0 	save  %sp, -32, %sp
a0004240:	f6 06 40 00 	ld  [ %i1 ], %i3
a0004244:	80 a6 e0 00 	cmp  %i3, 0
a0004248:	02 80 00 45 	be  a000435c <bb_top_drpRead+0x120>
a000424c:	92 10 00 1b 	mov  %i3, %o1
a0004250:	82 06 ff ff 	add  %i3, -1, %g1
a0004254:	80 88 40 1b 	btst  %g1, %i3
a0004258:	12 80 00 3a 	bne  a0004340 <bb_top_drpRead+0x104>
a000425c:	11 3e 49 41 	sethi  %hi(0xf9250400), %o0
a0004260:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a0004264:	c2 07 23 88 	ld  [ %i4 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0004268:	b0 0e 21 ff 	and  %i0, 0x1ff, %i0
a000426c:	f0 20 61 00 	st  %i0, [ %g1 + 0x100 ]
a0004270:	7f ff fa fe 	call  a0002e68 <LEON_TimerRead>
a0004274:	01 00 00 00 	nop 
a0004278:	c4 07 23 88 	ld  [ %i4 + 0x388 ], %g2
a000427c:	03 00 00 07 	sethi  %hi(0x1c00), %g1
a0004280:	ba 10 00 08 	mov  %o0, %i5
a0004284:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a0004288:	c6 00 a1 04 	ld  [ %g2 + 0x104 ], %g3
a000428c:	80 88 c0 01 	btst  %g3, %g1
a0004290:	12 bf ff fe 	bne  a0004288 <bb_top_drpRead+0x4c>
a0004294:	01 00 00 00 	nop 
a0004298:	7f ff fa f4 	call  a0002e68 <LEON_TimerRead>
a000429c:	01 00 00 00 	nop 
a00042a0:	80 a7 40 08 	cmp  %i5, %o0
a00042a4:	1a 80 00 05 	bcc  a00042b8 <bb_top_drpRead+0x7c>
a00042a8:	82 10 00 1d 	mov  %i5, %g1
a00042ac:	09 00 3f ff 	sethi  %hi(0xfffc00), %g4
a00042b0:	92 11 23 ff 	or  %g4, 0x3ff, %o1	! ffffff <__target_size+0xfa36d7>
a00042b4:	82 07 40 09 	add  %i5, %o1, %g1
a00042b8:	82 20 40 08 	sub  %g1, %o0, %g1
a00042bc:	15 00 00 09 	sethi  %hi(0x2400), %o2
a00042c0:	96 12 a3 0f 	or  %o2, 0x30f, %o3	! 270f <__rodata_size+0x4b>
a00042c4:	80 a0 40 0b 	cmp  %g1, %o3
a00042c8:	18 80 00 1d 	bgu  a000433c <bb_top_drpRead+0x100>
a00042cc:	92 10 22 b0 	mov  0x2b0, %o1
a00042d0:	c2 07 23 88 	ld  [ %i4 + 0x388 ], %g1
a00042d4:	f6 20 61 04 	st  %i3, [ %g1 + 0x104 ]
a00042d8:	7f ff fa e4 	call  a0002e68 <LEON_TimerRead>
a00042dc:	01 00 00 00 	nop 
a00042e0:	d8 07 23 88 	ld  [ %i4 + 0x388 ], %o4
a00042e4:	03 00 00 07 	sethi  %hi(0x1c00), %g1
a00042e8:	b2 10 00 08 	mov  %o0, %i1
a00042ec:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a00042f0:	da 03 21 04 	ld  [ %o4 + 0x104 ], %o5
a00042f4:	80 8b 40 01 	btst  %o5, %g1
a00042f8:	12 bf ff fe 	bne  a00042f0 <bb_top_drpRead+0xb4>
a00042fc:	01 00 00 00 	nop 
a0004300:	7f ff fa da 	call  a0002e68 <LEON_TimerRead>
a0004304:	01 00 00 00 	nop 
a0004308:	80 a6 40 08 	cmp  %i1, %o0
a000430c:	1a 80 00 05 	bcc  a0004320 <bb_top_drpRead+0xe4>
a0004310:	82 10 00 19 	mov  %i1, %g1
a0004314:	1f 00 3f ff 	sethi  %hi(0xfffc00), %o7
a0004318:	b6 13 e3 ff 	or  %o7, 0x3ff, %i3	! ffffff <__target_size+0xfa36d7>
a000431c:	82 06 40 1b 	add  %i1, %i3, %g1
a0004320:	82 20 40 08 	sub  %g1, %o0, %g1
a0004324:	11 00 00 09 	sethi  %hi(0x2400), %o0
a0004328:	b0 12 23 0f 	or  %o0, 0x30f, %i0	! 270f <__rodata_size+0x4b>
a000432c:	80 a0 40 18 	cmp  %g1, %i0
a0004330:	08 80 00 06 	bleu  a0004348 <bb_top_drpRead+0x10c>
a0004334:	c2 07 23 88 	ld  [ %i4 + 0x388 ], %g1
a0004338:	92 10 22 bb 	mov  0x2bb, %o1
a000433c:	11 3e 49 49 	sethi  %hi(0xf9252400), %o0
a0004340:	40 00 23 14 	call  a000cf90 <_iassert>
a0004344:	90 12 22 07 	or  %o0, 0x207, %o0	! f9252607 <curr_flash_pos+0x387f5bdf>
a0004348:	f8 10 61 0a 	lduh  [ %g1 + 0x10a ], %i4
a000434c:	bb 2f 20 10 	sll  %i4, 0x10, %i5
a0004350:	b1 37 60 10 	srl  %i5, 0x10, %i0
a0004354:	81 c7 e0 08 	ret 
a0004358:	81 e8 00 00 	restore 
a000435c:	10 bf ff f9 	b  a0004340 <bb_top_drpRead+0x104>
a0004360:	11 3e 49 41 	sethi  %hi(0xf9250400), %o0

a0004364 <bb_top_drpReadModWrite>:
a0004364:	9d e3 bf d8 	save  %sp, -40, %sp
a0004368:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a000436c:	e6 06 c0 00 	ld  [ %i3 ], %l3
a0004370:	21 00 00 07 	sethi  %hi(0x1c00), %l0
a0004374:	23 00 3f ff 	sethi  %hi(0xfffc00), %l1
a0004378:	25 00 03 d0 	sethi  %hi(0xf4000), %l2
a000437c:	b6 10 20 0d 	mov  0xd, %i3
a0004380:	ba 10 20 01 	mov  1, %i5
a0004384:	b4 38 00 1a 	xnor  %g0, %i2, %i2
a0004388:	b8 17 23 8c 	or  %i4, 0x38c, %i4
a000438c:	a0 14 23 ff 	or  %l0, 0x3ff, %l0
a0004390:	a2 14 63 ff 	or  %l1, 0x3ff, %l1
a0004394:	a4 14 a2 3f 	or  %l2, 0x23f, %l2
a0004398:	80 8c c0 1d 	btst  %l3, %i5
a000439c:	22 80 00 28 	be,a   a000443c <bb_top_drpReadModWrite+0xd8>
a00043a0:	b6 86 ff ff 	addcc  %i3, -1, %i3
a00043a4:	92 07 bf fc 	add  %fp, -4, %o1
a00043a8:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
a00043ac:	7f ff ff a4 	call  a000423c <bb_top_drpRead>
a00043b0:	90 10 00 18 	mov  %i0, %o0
a00043b4:	90 0a 00 1a 	and  %o0, %i2, %o0
a00043b8:	82 12 00 19 	or  %o0, %i1, %g1
a00043bc:	87 28 60 10 	sll  %g1, 0x10, %g3
a00043c0:	82 0e 21 ff 	and  %i0, 0x1ff, %g1
a00043c4:	05 00 00 04 	sethi  %hi(0x1000), %g2
a00043c8:	88 10 c0 02 	or  %g3, %g2, %g4
a00043cc:	92 11 00 01 	or  %g4, %g1, %o1
a00043d0:	c2 07 00 00 	ld  [ %i4 ], %g1
a00043d4:	d2 20 40 00 	st  %o1, [ %g1 ]
a00043d8:	7f ff fa a4 	call  a0002e68 <LEON_TimerRead>
a00043dc:	aa 10 00 1c 	mov  %i4, %l5
a00043e0:	a8 10 00 08 	mov  %o0, %l4
a00043e4:	c2 05 40 00 	ld  [ %l5 ], %g1
a00043e8:	d4 00 60 04 	ld  [ %g1 + 4 ], %o2
a00043ec:	80 8a 80 10 	btst  %o2, %l0
a00043f0:	02 80 00 11 	be  a0004434 <bb_top_drpReadModWrite+0xd0>
a00043f4:	01 00 00 00 	nop 
a00043f8:	7f ff fa 9c 	call  a0002e68 <LEON_TimerRead>
a00043fc:	01 00 00 00 	nop 
a0004400:	80 a5 00 08 	cmp  %l4, %o0
a0004404:	1a 80 00 03 	bcc  a0004410 <bb_top_drpReadModWrite+0xac>
a0004408:	82 10 00 14 	mov  %l4, %g1
a000440c:	82 05 00 11 	add  %l4, %l1, %g1
a0004410:	d6 05 40 00 	ld  [ %l5 ], %o3
a0004414:	d2 02 e0 04 	ld  [ %o3 + 4 ], %o1
a0004418:	82 20 40 08 	sub  %g1, %o0, %g1
a000441c:	80 a0 40 12 	cmp  %g1, %l2
a0004420:	28 bf ff f2 	bleu,a   a00043e8 <bb_top_drpReadModWrite+0x84>
a0004424:	c2 05 40 00 	ld  [ %l5 ], %g1
a0004428:	19 3e 49 49 	sethi  %hi(0xf9252400), %o4
a000442c:	40 00 22 d9 	call  a000cf90 <_iassert>
a0004430:	90 13 21 07 	or  %o4, 0x107, %o0	! f9252507 <curr_flash_pos+0x387f5adf>
a0004434:	e6 20 60 04 	st  %l3, [ %g1 + 4 ]
a0004438:	b6 86 ff ff 	addcc  %i3, -1, %i3
a000443c:	12 bf ff d7 	bne  a0004398 <bb_top_drpReadModWrite+0x34>
a0004440:	bb 2f 60 01 	sll  %i5, 1, %i5
a0004444:	81 c7 e0 08 	ret 
a0004448:	81 e8 00 00 	restore 

a000444c <bb_top_IsFpgaGoldenImage>:
a000444c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004450:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0004454:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0004458:	83 30 60 08 	srl  %g1, 8, %g1
a000445c:	82 08 60 03 	and  %g1, 3, %g1
a0004460:	80 a0 00 01 	cmp  %g0, %g1
a0004464:	81 c3 e0 08 	retl 
a0004468:	90 60 3f ff 	subx  %g0, -1, %o0

a000446c <bb_top_triggerFallbackFpgaIcmd>:
a000446c:	9d e3 bf e0 	save  %sp, -32, %sp
a0004470:	40 00 02 b0 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a0004474:	01 00 00 00 	nop 
a0004478:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000447c:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0004480:	05 0c 00 88 	sethi  %hi(0x30022000), %g2
a0004484:	86 10 a0 01 	or  %g2, 1, %g3	! 30022001 <__target_size+0x2ffc56d9>
a0004488:	c6 20 60 0c 	st  %g3, [ %g1 + 0xc ]
a000448c:	09 20 00 00 	sethi  %hi(0x80000000), %g4
a0004490:	90 11 20 01 	or  %g4, 1, %o0	! 80000001 <__load_start_lexsrodata+0x20000001>
a0004494:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
a0004498:	13 08 00 00 	sethi  %hi(0x20000000), %o1
a000449c:	d2 20 60 0c 	st  %o1, [ %g1 + 0xc ]
a00044a0:	81 c7 e0 08 	ret 
a00044a4:	81 e8 00 00 	restore 

a00044a8 <bb_top_readUserReg>:
a00044a8:	9d e3 bf e0 	save  %sp, -32, %sp
a00044ac:	40 00 02 a1 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a00044b0:	01 00 00 00 	nop 
a00044b4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00044b8:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a00044bc:	05 0a 00 68 	sethi  %hi(0x2801a000), %g2
a00044c0:	86 10 a0 01 	or  %g2, 1, %g3	! 2801a001 <__target_size+0x27fbd6d9>
a00044c4:	c6 20 60 0c 	st  %g3, [ %g1 + 0xc ]
a00044c8:	09 08 00 00 	sethi  %hi(0x20000000), %g4
a00044cc:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a00044d0:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a00044d4:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a00044d8:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
a00044dc:	80 a6 00 04 	cmp  %i0, %g4
a00044e0:	22 80 00 02 	be,a   a00044e8 <bb_top_readUserReg+0x40>
a00044e4:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
a00044e8:	92 10 00 18 	mov  %i0, %o1
a00044ec:	11 3e 49 48 	sethi  %hi(0xf9252000), %o0
a00044f0:	7f ff f1 b5 	call  a0000bc4 <_ilog>
a00044f4:	90 12 22 06 	or  %o0, 0x206, %o0	! f9252206 <curr_flash_pos+0x387f57de>
a00044f8:	81 c7 e0 08 	ret 
a00044fc:	81 e8 00 00 	restore 

a0004500 <bb_top_writeUserReg>:
a0004500:	9d e3 bf e0 	save  %sp, -32, %sp
a0004504:	11 3e 49 48 	sethi  %hi(0xf9252000), %o0
a0004508:	92 10 00 18 	mov  %i0, %o1
a000450c:	7f ff f1 ae 	call  a0000bc4 <_ilog>
a0004510:	90 12 23 06 	or  %o0, 0x306, %o0
a0004514:	40 00 02 87 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a0004518:	01 00 00 00 	nop 
a000451c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004520:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0004524:	05 0c 00 68 	sethi  %hi(0x3001a000), %g2
a0004528:	86 10 a0 01 	or  %g2, 1, %g3	! 3001a001 <__target_size+0x2ffbd6d9>
a000452c:	c6 20 60 0c 	st  %g3, [ %g1 + 0xc ]
a0004530:	09 08 00 00 	sethi  %hi(0x20000000), %g4
a0004534:	f0 20 60 0c 	st  %i0, [ %g1 + 0xc ]
a0004538:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a000453c:	81 c7 e0 08 	ret 
a0004540:	81 e8 00 00 	restore 

a0004544 <bb_top_CalcTargetImageCrc>:
a0004544:	9d e3 bf e0 	save  %sp, -32, %sp
a0004548:	39 30 28 00 	sethi  %hi(0xc0a00000), %i4
a000454c:	82 17 20 04 	or  %i4, 4, %g1	! c0a00004 <__bin_table_start+0x4>
a0004550:	7f ff fd 67 	call  a0003aec <crcInit>
a0004554:	fa 00 40 00 	ld  [ %g1 ], %i5
a0004558:	92 10 00 1d 	mov  %i5, %o1
a000455c:	11 28 00 7f 	sethi  %hi(0xa001fc00), %o0
a0004560:	40 00 20 9f 	call  a000c7dc <UART_printf>
a0004564:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! a001ffd8 <crc64Table+0x818>
a0004568:	03 00 01 ff 	sethi  %hi(0x7fc00), %g1
a000456c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7ffff <__target_size+0x236d7>
a0004570:	80 a7 40 01 	cmp  %i5, %g1
a0004574:	14 80 00 06 	bg  a000458c <bb_top_CalcTargetImageCrc+0x48>
a0004578:	b2 10 20 00 	clr  %i1
a000457c:	92 10 00 1d 	mov  %i5, %o1
a0004580:	7f ff fd 82 	call  a0003b88 <crcFast>
a0004584:	90 17 21 00 	or  %i4, 0x100, %o0
a0004588:	b2 10 00 08 	mov  %o0, %i1
a000458c:	31 28 00 7f 	sethi  %hi(0xa001fc00), %i0
a0004590:	40 00 20 93 	call  a000c7dc <UART_printf>
a0004594:	91 ee 23 f0 	restore  %i0, 0x3f0, %o0

a0004598 <bb_top_CalcFpgaImageCrc>:
a0004598:	9d e3 bf d8 	save  %sp, -40, %sp
a000459c:	84 10 3f ff 	mov  -1, %g2
a00045a0:	86 10 3f ff 	mov  -1, %g3
a00045a4:	39 30 00 00 	sethi  %hi(0xc0000000), %i4
a00045a8:	fa 07 00 00 	ld  [ %i4 ], %i5
a00045ac:	92 10 00 1d 	mov  %i5, %o1
a00045b0:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
a00045b4:	11 28 00 80 	sethi  %hi(0xa0020000), %o0
a00045b8:	40 00 20 89 	call  a000c7dc <UART_printf>
a00045bc:	90 12 20 08 	or  %o0, 8, %o0	! a0020008 <crc64Table+0x848>
a00045c0:	03 00 17 ff 	sethi  %hi(0x5ffc00), %g1
a00045c4:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 5fffff <__target_size+0x5a36d7>
a00045c8:	80 a7 40 01 	cmp  %i5, %g1
a00045cc:	38 80 00 09 	bgu,a   a00045f0 <bb_top_CalcFpgaImageCrc+0x58>
a00045d0:	31 28 00 80 	sethi  %hi(0xa0020000), %i0
a00045d4:	94 10 3f ff 	mov  -1, %o2
a00045d8:	96 10 3f ff 	mov  -1, %o3
a00045dc:	92 10 00 1d 	mov  %i5, %o1
a00045e0:	7f ff fd 86 	call  a0003bf8 <crcFastBlock>
a00045e4:	90 17 20 10 	or  %i4, 0x10, %o0
a00045e8:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
a00045ec:	31 28 00 80 	sethi  %hi(0xa0020000), %i0
a00045f0:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
a00045f4:	86 3f 60 00 	xnor  %i5, 0, %g3
a00045f8:	84 3f 20 00 	xnor  %i4, 0, %g2
a00045fc:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
a0004600:	b4 10 00 03 	mov  %g3, %i2
a0004604:	f2 07 bf f8 	ld  [ %fp + -8 ], %i1
a0004608:	40 00 20 75 	call  a000c7dc <UART_printf>
a000460c:	91 ee 20 20 	restore  %i0, 0x20, %o0

a0004610 <bb_top_coreTypeIcmd>:
a0004610:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004614:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0004618:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a000461c:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0004620:	92 10 20 03 	mov  3, %o1
a0004624:	82 18 60 10 	xor  %g1, 0x10, %g1
a0004628:	11 3e 49 4a 	sethi  %hi(0xf9252800), %o0
a000462c:	80 a0 00 01 	cmp  %g0, %g1
a0004630:	90 12 21 02 	or  %o0, 0x102, %o0
a0004634:	92 62 60 00 	subx  %o1, 0, %o1
a0004638:	82 13 c0 00 	mov  %o7, %g1
a000463c:	7f ff f1 62 	call  a0000bc4 <_ilog>
a0004640:	9e 10 40 00 	mov  %g1, %o7

a0004644 <drpWrite.lto_priv.867>:
a0004644:	9d e3 bf e0 	save  %sp, -32, %sp
a0004648:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000464c:	b3 2e 60 10 	sll  %i1, 0x10, %i1
a0004650:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a0004654:	84 16 40 01 	or  %i1, %g1, %g2
a0004658:	c2 07 63 8c 	ld  [ %i5 + 0x38c ], %g1
a000465c:	b0 0e 21 ff 	and  %i0, 0x1ff, %i0
a0004660:	86 10 80 18 	or  %g2, %i0, %g3
a0004664:	c6 20 40 00 	st  %g3, [ %g1 ]
a0004668:	39 00 00 09 	sethi  %hi(0x2400), %i4
a000466c:	7f ff f9 ff 	call  a0002e68 <LEON_TimerRead>
a0004670:	e0 06 80 00 	ld  [ %i2 ], %l0
a0004674:	35 00 00 07 	sethi  %hi(0x1c00), %i2
a0004678:	09 00 3f ff 	sethi  %hi(0xfffc00), %g4
a000467c:	b0 16 a3 ff 	or  %i2, 0x3ff, %i0
a0004680:	b6 10 00 08 	mov  %o0, %i3
a0004684:	b2 11 23 ff 	or  %g4, 0x3ff, %i1
a0004688:	b4 17 23 0f 	or  %i4, 0x30f, %i2
a000468c:	c2 07 63 8c 	ld  [ %i5 + 0x38c ], %g1
a0004690:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0004694:	80 88 40 18 	btst  %g1, %i0
a0004698:	12 80 00 0c 	bne  a00046c8 <drpWrite.lto_priv.867+0x84>
a000469c:	c2 07 63 8c 	ld  [ %i5 + 0x38c ], %g1
a00046a0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a00046a4:	11 3f ff f8 	sethi  %hi(0xffffe000), %o0
a00046a8:	80 a8 40 08 	andncc  %g1, %o0, %g0
a00046ac:	22 80 00 12 	be,a   a00046f4 <drpWrite.lto_priv.867+0xb0>
a00046b0:	c2 07 63 8c 	ld  [ %i5 + 0x38c ], %g1
a00046b4:	13 3e 09 46 	sethi  %hi(0xf8251800), %o1
a00046b8:	7f ff f1 43 	call  a0000bc4 <_ilog>
a00046bc:	90 12 61 07 	or  %o1, 0x107, %o0	! f8251907 <curr_flash_pos+0x377f4edf>
a00046c0:	10 80 00 0d 	b  a00046f4 <drpWrite.lto_priv.867+0xb0>
a00046c4:	c2 07 63 8c 	ld  [ %i5 + 0x38c ], %g1
a00046c8:	7f ff f9 e8 	call  a0002e68 <LEON_TimerRead>
a00046cc:	01 00 00 00 	nop 
a00046d0:	80 a6 c0 08 	cmp  %i3, %o0
a00046d4:	1a 80 00 03 	bcc  a00046e0 <drpWrite.lto_priv.867+0x9c>
a00046d8:	82 10 00 1b 	mov  %i3, %g1
a00046dc:	82 06 c0 19 	add  %i3, %i1, %g1
a00046e0:	82 20 40 08 	sub  %g1, %o0, %g1
a00046e4:	80 a0 40 1a 	cmp  %g1, %i2
a00046e8:	08 bf ff ea 	bleu  a0004690 <drpWrite.lto_priv.867+0x4c>
a00046ec:	c2 07 63 8c 	ld  [ %i5 + 0x38c ], %g1
a00046f0:	30 bf ff ec 	b,a   a00046a0 <drpWrite.lto_priv.867+0x5c>
a00046f4:	e0 20 60 04 	st  %l0, [ %g1 + 4 ]
a00046f8:	81 c7 e0 08 	ret 
a00046fc:	81 e8 00 00 	restore 

a0004700 <bb_top_IcmddpSetTxDiffCtrl>:
a0004700:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0004704:	d2 28 62 19 	stb  %o1, [ %g1 + 0x219 ]	! a1007219 <TxDiffCtrl>
a0004708:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000470c:	c6 00 63 6c 	ld  [ %g1 + 0x36c ], %g3	! a100636c <gtp.lto_priv.288>
a0004710:	90 0a 20 0f 	and  %o0, 0xf, %o0
a0004714:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
a0004718:	85 2a 20 08 	sll  %o0, 8, %g2
a000471c:	93 2a 20 0c 	sll  %o0, 0xc, %o1
a0004720:	82 08 70 ff 	and  %g1, -3841, %g1
a0004724:	09 00 00 3c 	sethi  %hi(0xf000), %g4
a0004728:	82 10 40 02 	or  %g1, %g2, %g1
a000472c:	85 2a 20 04 	sll  %o0, 4, %g2
a0004730:	82 28 40 04 	andn  %g1, %g4, %g1
a0004734:	82 10 40 09 	or  %g1, %o1, %g1
a0004738:	82 08 7f 00 	and  %g1, -256, %g1
a000473c:	90 10 40 08 	or  %g1, %o0, %o0
a0004740:	92 12 00 02 	or  %o0, %g2, %o1
a0004744:	d2 20 e0 0c 	st  %o1, [ %g3 + 0xc ]
a0004748:	81 c3 e0 08 	retl 
a000474c:	01 00 00 00 	nop 

a0004750 <bb_top_IcmddpSetTxPostCursor>:
a0004750:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0004754:	d2 28 62 1a 	stb  %o1, [ %g1 + 0x21a ]	! a100721a <TxPostCursor>
a0004758:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000475c:	c6 00 63 6c 	ld  [ %g1 + 0x36c ], %g3	! a100636c <gtp.lto_priv.288>
a0004760:	90 0a 20 1f 	and  %o0, 0x1f, %o0
a0004764:	c2 00 e0 10 	ld  [ %g3 + 0x10 ], %g1
a0004768:	85 2a 20 0f 	sll  %o0, 0xf, %g2
a000476c:	93 2a 20 18 	sll  %o0, 0x18, %o1
a0004770:	09 00 03 e0 	sethi  %hi(0xf8000), %g4
a0004774:	82 28 40 04 	andn  %g1, %g4, %g1
a0004778:	82 10 40 02 	or  %g1, %g2, %g1
a000477c:	05 07 c0 00 	sethi  %hi(0x1f000000), %g2
a0004780:	09 3f ff f8 	sethi  %hi(0xffffe000), %g4
a0004784:	82 28 40 02 	andn  %g1, %g2, %g1
a0004788:	82 10 40 09 	or  %g1, %o1, %g1
a000478c:	92 11 20 ff 	or  %g4, 0xff, %o1
a0004790:	82 08 7f e0 	and  %g1, -32, %g1
a0004794:	82 10 40 08 	or  %g1, %o0, %g1
a0004798:	91 2a 20 08 	sll  %o0, 8, %o0
a000479c:	82 08 40 09 	and  %g1, %o1, %g1
a00047a0:	84 10 40 08 	or  %g1, %o0, %g2
a00047a4:	c4 20 e0 10 	st  %g2, [ %g3 + 0x10 ]
a00047a8:	81 c3 e0 08 	retl 
a00047ac:	01 00 00 00 	nop 

a00047b0 <computeMmcmTxClkOutEncoding>:
a00047b0:	9d e3 bf e0 	save  %sp, -32, %sp
a00047b4:	80 a6 20 06 	cmp  %i0, 6
a00047b8:	02 80 00 0a 	be  a00047e0 <computeMmcmTxClkOutEncoding+0x30>
a00047bc:	80 a6 20 0a 	cmp  %i0, 0xa
a00047c0:	02 80 00 0c 	be  a00047f0 <computeMmcmTxClkOutEncoding+0x40>
a00047c4:	80 a6 20 14 	cmp  %i0, 0x14
a00047c8:	02 80 00 07 	be  a00047e4 <computeMmcmTxClkOutEncoding+0x34>
a00047cc:	82 10 20 00 	clr  %g1
a00047d0:	11 3e 49 42 	sethi  %hi(0xf9250800), %o0
a00047d4:	92 10 00 18 	mov  %i0, %o1
a00047d8:	40 00 21 ee 	call  a000cf90 <_iassert>
a00047dc:	90 12 22 07 	or  %o0, 0x207, %o0
a00047e0:	82 10 20 02 	mov  2, %g1
a00047e4:	b0 08 60 ff 	and  %g1, 0xff, %i0
a00047e8:	81 c7 e0 08 	ret 
a00047ec:	81 e8 00 00 	restore 
a00047f0:	10 bf ff fd 	b  a00047e4 <computeMmcmTxClkOutEncoding+0x34>
a00047f4:	82 10 20 01 	mov  1, %g1

a00047f8 <UTILSM_PostEvent>:
a00047f8:	9d e3 bf e0 	save  %sp, -32, %sp
a00047fc:	f4 26 20 0c 	st  %i2, [ %i0 + 0xc ]
a0004800:	90 10 00 19 	mov  %i1, %o0
a0004804:	f2 2e 20 0a 	stb  %i1, [ %i0 + 0xa ]
a0004808:	f4 0e 20 08 	ldub  [ %i0 + 8 ], %i2
a000480c:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a0004810:	b6 0e a0 ff 	and  %i2, 0xff, %i3
a0004814:	a1 2e e0 02 	sll  %i3, 2, %l0
a0004818:	c2 00 40 10 	ld  [ %g1 + %l0 ], %g1
a000481c:	9f c0 40 00 	call  %g1
a0004820:	92 10 00 1b 	mov  %i3, %o1
a0004824:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a0004828:	ba 10 00 08 	mov  %o0, %i5
a000482c:	80 a0 60 00 	cmp  %g1, 0
a0004830:	02 80 00 0e 	be  a0004868 <UTILSM_PostEvent+0x70>
a0004834:	b8 10 00 08 	mov  %o0, %i4
a0004838:	d0 0e 20 03 	ldub  [ %i0 + 3 ], %o0
a000483c:	c6 0e 20 02 	ldub  [ %i0 + 2 ], %g3
a0004840:	89 28 e0 10 	sll  %g3, 0x10, %g4
a0004844:	05 3e c0 00 	sethi  %hi(0xfb000000), %g2
a0004848:	99 2a 20 08 	sll  %o0, 8, %o4
a000484c:	82 10 40 02 	or  %g1, %g2, %g1
a0004850:	82 11 00 01 	or  %g4, %g1, %g1
a0004854:	96 10 00 19 	mov  %i1, %o3
a0004858:	94 10 00 1d 	mov  %i5, %o2
a000485c:	92 10 00 1b 	mov  %i3, %o1
a0004860:	7f ff f0 d9 	call  a0000bc4 <_ilog>
a0004864:	90 10 40 0c 	or  %g1, %o4, %o0
a0004868:	80 a6 c0 1d 	cmp  %i3, %i5
a000486c:	02 80 00 24 	be  a00048fc <UTILSM_PostEvent+0x104>
a0004870:	92 10 00 1d 	mov  %i5, %o1
a0004874:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a0004878:	c2 00 40 10 	ld  [ %g1 + %l0 ], %g1
a000487c:	90 10 20 01 	mov  1, %o0
a0004880:	9f c0 40 00 	call  %g1
a0004884:	33 3e c0 00 	sethi  %hi(0xfb000000), %i1
a0004888:	f8 2e 20 08 	stb  %i4, [ %i0 + 8 ]
a000488c:	a0 0f 20 ff 	and  %i4, 0xff, %l0
a0004890:	f4 2e 20 09 	stb  %i2, [ %i0 + 9 ]
a0004894:	83 2c 20 02 	sll  %l0, 2, %g1
a0004898:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
a000489c:	c2 02 40 01 	ld  [ %o1 + %g1 ], %g1
a00048a0:	90 10 20 00 	clr  %o0
a00048a4:	9f c0 40 00 	call  %g1
a00048a8:	92 10 00 10 	mov  %l0, %o1
a00048ac:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a00048b0:	80 a0 60 00 	cmp  %g1, 0
a00048b4:	02 80 00 0d 	be  a00048e8 <UTILSM_PostEvent+0xf0>
a00048b8:	b6 10 00 08 	mov  %o0, %i3
a00048bc:	d4 0e 20 02 	ldub  [ %i0 + 2 ], %o2
a00048c0:	da 0e 20 03 	ldub  [ %i0 + 3 ], %o5
a00048c4:	97 2a a0 10 	sll  %o2, 0x10, %o3
a00048c8:	82 10 40 19 	or  %g1, %i1, %g1
a00048cc:	9f 2b 60 08 	sll  %o5, 8, %o7
a00048d0:	82 12 c0 01 	or  %o3, %g1, %g1
a00048d4:	94 10 00 08 	mov  %o0, %o2
a00048d8:	96 10 20 00 	clr  %o3
a00048dc:	90 10 40 0f 	or  %g1, %o7, %o0
a00048e0:	7f ff f0 b9 	call  a0000bc4 <_ilog>
a00048e4:	92 10 00 10 	mov  %l0, %o1
a00048e8:	80 a6 c0 10 	cmp  %i3, %l0
a00048ec:	02 80 00 04 	be  a00048fc <UTILSM_PostEvent+0x104>
a00048f0:	b4 10 00 1c 	mov  %i4, %i2
a00048f4:	10 bf ff e5 	b  a0004888 <UTILSM_PostEvent+0x90>
a00048f8:	b8 10 00 1b 	mov  %i3, %i4
a00048fc:	81 c7 e0 08 	ret 
a0004900:	81 e8 00 00 	restore 

a0004904 <ILOG_istatus>:
a0004904:	9d e3 bf c8 	save  %sp, -56, %sp
a0004908:	82 07 a0 0c 	add  %fp, 0xc, %g1
a000490c:	f4 27 a0 0c 	st  %i2, [ %fp + 0xc ]
a0004910:	94 10 20 14 	mov  0x14, %o2
a0004914:	fa 27 a0 18 	st  %i5, [ %fp + 0x18 ]
a0004918:	92 10 20 00 	clr  %o1
a000491c:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
a0004920:	90 07 bf ec 	add  %fp, -20, %o0
a0004924:	f6 27 a0 10 	st  %i3, [ %fp + 0x10 ]
a0004928:	bb 2e 60 02 	sll  %i1, 2, %i5
a000492c:	7f ff ee f7 	call  a0000508 <memset>
a0004930:	f8 27 a0 14 	st  %i4, [ %fp + 0x14 ]
a0004934:	82 0e 60 ff 	and  %i1, 0xff, %g1
a0004938:	83 28 60 10 	sll  %g1, 0x10, %g1
a000493c:	b0 10 40 18 	or  %g1, %i0, %i0
a0004940:	7f ff fb 8a 	call  a0003768 <getIlogTimestamp>
a0004944:	f0 27 bf ec 	st  %i0, [ %fp + -20 ]
a0004948:	d0 27 bf f0 	st  %o0, [ %fp + -16 ]
a000494c:	b4 07 60 08 	add  %i5, 8, %i2
a0004950:	c6 07 bf e8 	ld  [ %fp + -24 ], %g3
a0004954:	84 10 20 00 	clr  %g2
a0004958:	82 08 a0 ff 	and  %g2, 0xff, %g1
a000495c:	80 a6 40 01 	cmp  %i1, %g1
a0004960:	08 80 00 09 	bleu  a0004984 <ILOG_istatus+0x80>
a0004964:	82 00 60 02 	add  %g1, 2, %g1
a0004968:	c8 00 c0 00 	ld  [ %g3 ], %g4
a000496c:	86 00 e0 04 	add  %g3, 4, %g3
a0004970:	83 28 60 02 	sll  %g1, 2, %g1
a0004974:	84 00 a0 01 	inc  %g2
a0004978:	82 07 80 01 	add  %fp, %g1, %g1
a000497c:	10 bf ff f7 	b  a0004958 <ILOG_istatus+0x54>
a0004980:	c8 20 7f ec 	st  %g4, [ %g1 + -20 ]
a0004984:	96 0e a0 fc 	and  %i2, 0xfc, %o3
a0004988:	94 07 bf ec 	add  %fp, -20, %o2
a000498c:	92 10 20 40 	mov  0x40, %o1
a0004990:	7f ff fb 3a 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a0004994:	90 10 20 00 	clr  %o0
a0004998:	81 c7 e0 08 	ret 
a000499c:	81 e8 00 00 	restore 

a00049a0 <AssertPrintRegisterWindows>:
a00049a0:	9d e3 bf a0 	save  %sp, -96, %sp
a00049a4:	11 3e c5 02 	sethi  %hi(0xfb140800), %o0
a00049a8:	03 3e c5 03 	sethi  %hi(0xfb140c00), %g1
a00049ac:	b6 07 bf c0 	add  %fp, -64, %i3
a00049b0:	a4 12 20 07 	or  %o0, 7, %l2
a00049b4:	b4 12 21 07 	or  %o0, 0x107, %i2
a00049b8:	a0 12 22 07 	or  %o0, 0x207, %l0
a00049bc:	b8 12 23 07 	or  %o0, 0x307, %i4
a00049c0:	a2 10 60 07 	or  %g1, 7, %l1
a00049c4:	ba 10 61 07 	or  %g1, 0x107, %i5
a00049c8:	80 a6 00 19 	cmp  %i0, %i1
a00049cc:	1a 80 00 40 	bcc  a0004acc <AssertPrintRegisterWindows+0x12c>
a00049d0:	01 00 00 00 	nop 
a00049d4:	87 48 00 00 	rd  %psr, %g3
a00049d8:	84 08 ff e0 	and  %g3, -32, %g2
a00049dc:	82 0e 20 1f 	and  %i0, 0x1f, %g1
a00049e0:	88 10 80 01 	or  %g2, %g1, %g4
a00049e4:	83 48 00 00 	rd  %psr, %g1
a00049e8:	84 10 00 1b 	mov  %i3, %g2
a00049ec:	81 88 00 04 	wr  %g4, %psr
a00049f0:	01 00 00 00 	nop 
a00049f4:	01 00 00 00 	nop 
a00049f8:	01 00 00 00 	nop 
a00049fc:	e0 20 a0 00 	st  %l0, [ %g2 ]
a0004a00:	e2 20 a0 04 	st  %l1, [ %g2 + 4 ]
a0004a04:	e4 20 a0 08 	st  %l2, [ %g2 + 8 ]
a0004a08:	e6 20 a0 0c 	st  %l3, [ %g2 + 0xc ]
a0004a0c:	e8 20 a0 10 	st  %l4, [ %g2 + 0x10 ]
a0004a10:	ea 20 a0 14 	st  %l5, [ %g2 + 0x14 ]
a0004a14:	ec 20 a0 18 	st  %l6, [ %g2 + 0x18 ]
a0004a18:	ee 20 a0 1c 	st  %l7, [ %g2 + 0x1c ]
a0004a1c:	f0 20 a0 20 	st  %i0, [ %g2 + 0x20 ]
a0004a20:	f2 20 a0 24 	st  %i1, [ %g2 + 0x24 ]
a0004a24:	f4 20 a0 28 	st  %i2, [ %g2 + 0x28 ]
a0004a28:	f6 20 a0 2c 	st  %i3, [ %g2 + 0x2c ]
a0004a2c:	f8 20 a0 30 	st  %i4, [ %g2 + 0x30 ]
a0004a30:	fa 20 a0 34 	st  %i5, [ %g2 + 0x34 ]
a0004a34:	fc 20 a0 38 	st  %fp, [ %g2 + 0x38 ]
a0004a38:	fe 20 a0 3c 	st  %i7, [ %g2 + 0x3c ]
a0004a3c:	81 88 00 01 	wr  %g1, %psr
a0004a40:	01 00 00 00 	nop 
a0004a44:	01 00 00 00 	nop 
a0004a48:	01 00 00 00 	nop 
a0004a4c:	b6 10 00 02 	mov  %g2, %i3
a0004a50:	d4 1f bf c0 	ldd  [ %fp + -64 ], %o2
a0004a54:	92 10 00 18 	mov  %i0, %o1
a0004a58:	7f ff f0 5b 	call  a0000bc4 <_ilog>
a0004a5c:	90 10 00 12 	mov  %l2, %o0
a0004a60:	d6 07 bf d0 	ld  [ %fp + -48 ], %o3
a0004a64:	d4 07 bf cc 	ld  [ %fp + -52 ], %o2
a0004a68:	d2 07 bf c8 	ld  [ %fp + -56 ], %o1
a0004a6c:	7f ff f0 56 	call  a0000bc4 <_ilog>
a0004a70:	90 10 00 1a 	mov  %i2, %o0
a0004a74:	d4 1f bf d8 	ldd  [ %fp + -40 ], %o2
a0004a78:	d2 07 bf d4 	ld  [ %fp + -44 ], %o1
a0004a7c:	7f ff f0 52 	call  a0000bc4 <_ilog>
a0004a80:	90 10 00 10 	mov  %l0, %o0
a0004a84:	d4 1f bf e0 	ldd  [ %fp + -32 ], %o2
a0004a88:	92 10 00 18 	mov  %i0, %o1
a0004a8c:	7f ff f0 4e 	call  a0000bc4 <_ilog>
a0004a90:	90 10 00 1c 	mov  %i4, %o0
a0004a94:	d6 07 bf f0 	ld  [ %fp + -16 ], %o3
a0004a98:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
a0004a9c:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
a0004aa0:	7f ff f0 49 	call  a0000bc4 <_ilog>
a0004aa4:	90 10 00 11 	mov  %l1, %o0
a0004aa8:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
a0004aac:	d2 07 bf f4 	ld  [ %fp + -12 ], %o1
a0004ab0:	90 10 00 1d 	mov  %i5, %o0
a0004ab4:	7f ff f0 44 	call  a0000bc4 <_ilog>
a0004ab8:	b0 06 20 01 	inc  %i0
a0004abc:	7f ff fc 6a 	call  a0003c64 <UART_WaitForTx>
a0004ac0:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0004ac4:	10 bf ff c2 	b  a00049cc <AssertPrintRegisterWindows+0x2c>
a0004ac8:	80 a6 00 19 	cmp  %i0, %i1
a0004acc:	81 c7 e0 08 	ret 
a0004ad0:	81 e8 00 00 	restore 

a0004ad4 <CALLBACK_GetEntry.lto_priv.270>:
a0004ad4:	9d e3 bf e0 	save  %sp, -32, %sp
a0004ad8:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
a0004adc:	a2 10 00 18 	mov  %i0, %l1
a0004ae0:	f0 08 a2 16 	ldub  [ %g2 + 0x216 ], %i0
a0004ae4:	80 a6 20 ff 	cmp  %i0, 0xff
a0004ae8:	12 80 00 05 	bne  a0004afc <CALLBACK_GetEntry.lto_priv.270+0x28>
a0004aec:	88 10 a2 16 	or  %g2, 0x216, %g4
a0004af0:	19 3e 01 40 	sethi  %hi(0xf8050000), %o4
a0004af4:	40 00 21 27 	call  a000cf90 <_iassert>
a0004af8:	90 13 23 07 	or  %o4, 0x307, %o0	! f8050307 <curr_flash_pos+0x375f38df>
a0004afc:	83 2e 20 04 	sll  %i0, 4, %g1
a0004b00:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
a0004b04:	39 28 40 12 	sethi  %hi(0xa1004800), %i4
a0004b08:	c6 12 21 38 	lduh  [ %o0 + 0x138 ], %g3
a0004b0c:	b8 17 20 08 	or  %i4, 8, %i4
a0004b10:	b7 2e 20 02 	sll  %i0, 2, %i3
a0004b14:	b6 06 c0 01 	add  %i3, %g1, %i3
a0004b18:	82 07 00 1b 	add  %i4, %i3, %g1
a0004b1c:	c2 08 60 0f 	ldub  [ %g1 + 0xf ], %g1
a0004b20:	c2 28 a2 16 	stb  %g1, [ %g2 + 0x216 ]
a0004b24:	92 00 ff ff 	add  %g3, -1, %o1
a0004b28:	82 08 60 ff 	and  %g1, 0xff, %g1
a0004b2c:	80 a0 60 ff 	cmp  %g1, 0xff
a0004b30:	12 80 00 06 	bne  a0004b48 <CALLBACK_GetEntry.lto_priv.270+0x74>
a0004b34:	d2 32 21 38 	sth  %o1, [ %o0 + 0x138 ]
a0004b38:	82 10 3f ff 	mov  -1, %g1
a0004b3c:	c0 32 21 38 	clrh  [ %o0 + 0x138 ]
a0004b40:	10 80 00 08 	b  a0004b60 <CALLBACK_GetEntry.lto_priv.270+0x8c>
a0004b44:	c2 29 20 01 	stb  %g1, [ %g4 + 1 ]
a0004b48:	95 28 60 02 	sll  %g1, 2, %o2
a0004b4c:	96 10 3f ff 	mov  -1, %o3
a0004b50:	83 28 60 04 	sll  %g1, 4, %g1
a0004b54:	82 02 80 01 	add  %o2, %g1, %g1
a0004b58:	82 07 00 01 	add  %i4, %g1, %g1
a0004b5c:	d6 28 60 0e 	stb  %o3, [ %g1 + 0xe ]
a0004b60:	ba 07 00 1b 	add  %i4, %i3, %i5
a0004b64:	e0 17 60 0c 	lduh  [ %i5 + 0xc ], %l0
a0004b68:	82 10 3f ff 	mov  -1, %g1
a0004b6c:	a0 04 20 01 	inc  %l0
a0004b70:	c0 2f 60 10 	clrb  [ %i5 + 0x10 ]
a0004b74:	94 10 20 14 	mov  0x14, %o2
a0004b78:	c2 2f 60 0e 	stb  %g1, [ %i5 + 0xe ]
a0004b7c:	92 10 20 00 	clr  %o1
a0004b80:	c2 2f 60 0f 	stb  %g1, [ %i5 + 0xf ]
a0004b84:	90 10 00 1d 	mov  %i5, %o0
a0004b88:	7f ff ee 60 	call  a0000508 <memset>
a0004b8c:	e0 37 60 0c 	sth  %l0, [ %i5 + 0xc ]
a0004b90:	e0 37 60 0c 	sth  %l0, [ %i5 + 0xc ]
a0004b94:	e2 27 00 1b 	st  %l1, [ %i4 + %i3 ]
a0004b98:	f2 27 60 04 	st  %i1, [ %i5 + 4 ]
a0004b9c:	f4 27 60 08 	st  %i2, [ %i5 + 8 ]
a0004ba0:	c0 2f 60 11 	clrb  [ %i5 + 0x11 ]
a0004ba4:	c0 2f 60 12 	clrb  [ %i5 + 0x12 ]
a0004ba8:	81 c7 e0 08 	ret 
a0004bac:	81 e8 00 00 	restore 

a0004bb0 <EVENT_Trigger>:
a0004bb0:	9d e3 bf e0 	save  %sp, -32, %sp
a0004bb4:	03 28 40 17 	sethi  %hi(0xa1005c00), %g1
a0004bb8:	85 2e 20 03 	sll  %i0, 3, %g2
a0004bbc:	82 10 60 00 	mov  %g1, %g1
a0004bc0:	82 00 40 02 	add  %g1, %g2, %g1
a0004bc4:	e0 08 60 04 	ldub  [ %g1 + 4 ], %l0
a0004bc8:	11 3e 41 00 	sethi  %hi(0xf9040000), %o0
a0004bcc:	92 10 20 f8 	mov  0xf8, %o1
a0004bd0:	80 a4 00 18 	cmp  %l0, %i0
a0004bd4:	12 80 00 0d 	bne  a0004c08 <EVENT_Trigger+0x58>
a0004bd8:	90 12 20 07 	or  %o0, 7, %o0
a0004bdc:	86 10 20 01 	mov  1, %g3
a0004be0:	c6 28 60 07 	stb  %g3, [ %g1 + 7 ]
a0004be4:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a0004be8:	f6 09 23 81 	ldub  [ %g4 + 0x381 ], %i3	! a1007781 <freeTriggerStack.lto_priv.310>
a0004bec:	b8 0e e0 ff 	and  %i3, 0xff, %i4
a0004bf0:	80 a7 20 ff 	cmp  %i4, 0xff
a0004bf4:	12 80 00 07 	bne  a0004c10 <EVENT_Trigger+0x60>
a0004bf8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004bfc:	17 3e 41 01 	sethi  %hi(0xf9040400), %o3
a0004c00:	92 10 21 90 	mov  0x190, %o1
a0004c04:	90 12 e1 07 	or  %o3, 0x107, %o0
a0004c08:	40 00 20 e2 	call  a000cf90 <_iassert>
a0004c0c:	01 00 00 00 	nop 
a0004c10:	b1 2f 20 03 	sll  %i4, 3, %i0
a0004c14:	ba 10 62 30 	or  %g1, 0x230, %i5
a0004c18:	b4 07 40 18 	add  %i5, %i0, %i2
a0004c1c:	c2 0e a0 05 	ldub  [ %i2 + 5 ], %g1
a0004c20:	c2 29 23 81 	stb  %g1, [ %g4 + 0x381 ]
a0004c24:	94 10 20 08 	mov  8, %o2
a0004c28:	92 10 20 00 	clr  %o1
a0004c2c:	7f ff ee 37 	call  a0000508 <memset>
a0004c30:	90 10 00 1a 	mov  %i2, %o0
a0004c34:	82 10 3f ff 	mov  -1, %g1
a0004c38:	e0 2e a0 04 	stb  %l0, [ %i2 + 4 ]
a0004c3c:	c2 2e a0 05 	stb  %g1, [ %i2 + 5 ]
a0004c40:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0004c44:	f2 27 40 18 	st  %i1, [ %i5 + %i0 ]
a0004c48:	d2 08 63 7f 	ldub  [ %g1 + 0x37f ], %o1
a0004c4c:	80 a2 60 ff 	cmp  %o1, 0xff
a0004c50:	12 80 00 04 	bne  a0004c60 <EVENT_Trigger+0xb0>
a0004c54:	94 10 63 7f 	or  %g1, 0x37f, %o2
a0004c58:	10 80 00 06 	b  a0004c70 <EVENT_Trigger+0xc0>
a0004c5c:	f6 28 63 7f 	stb  %i3, [ %g1 + 0x37f ]
a0004c60:	c2 0a a0 01 	ldub  [ %o2 + 1 ], %g1
a0004c64:	83 28 60 03 	sll  %g1, 3, %g1
a0004c68:	82 07 40 01 	add  %i5, %g1, %g1
a0004c6c:	f6 28 60 05 	stb  %i3, [ %g1 + 5 ]
a0004c70:	f6 2a a0 01 	stb  %i3, [ %o2 + 1 ]
a0004c74:	81 c7 e0 08 	ret 
a0004c78:	81 e8 00 00 	restore 

a0004c7c <EVENT_GetEventInfo>:
a0004c7c:	9d e3 bf e0 	save  %sp, -32, %sp
a0004c80:	03 28 40 17 	sethi  %hi(0xa1005c00), %g1
a0004c84:	b1 2e 20 03 	sll  %i0, 3, %i0
a0004c88:	82 10 60 00 	mov  %g1, %g1
a0004c8c:	d0 00 40 18 	ld  [ %g1 + %i0 ], %o0
a0004c90:	80 a2 20 00 	cmp  %o0, 0
a0004c94:	02 80 00 05 	be  a0004ca8 <EVENT_GetEventInfo+0x2c>
a0004c98:	b0 10 20 00 	clr  %i0
a0004c9c:	9f c2 00 00 	call  %o0
a0004ca0:	01 00 00 00 	nop 
a0004ca4:	b0 10 00 08 	mov  %o0, %i0
a0004ca8:	81 c7 e0 08 	ret 
a0004cac:	81 e8 00 00 	restore 

a0004cb0 <MAC_LinkLayerRxIsr>:
a0004cb0:	9d e3 bf e0 	save  %sp, -32, %sp
a0004cb4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004cb8:	c4 00 63 30 	ld  [ %g1 + 0x330 ], %g2	! a1006330 <linkLayerRx>
a0004cbc:	d2 00 a1 90 	ld  [ %g2 + 0x190 ], %o1
a0004cc0:	c2 00 a1 8c 	ld  [ %g2 + 0x18c ], %g1
a0004cc4:	92 0a 40 01 	and  %o1, %g1, %o1
a0004cc8:	d2 20 a1 90 	st  %o1, [ %g2 + 0x190 ]
a0004ccc:	11 3e c5 82 	sethi  %hi(0xfb160800), %o0
a0004cd0:	fa 00 a1 98 	ld  [ %g2 + 0x198 ], %i5
a0004cd4:	b8 0f 60 01 	and  %i5, 1, %i4
a0004cd8:	90 12 20 06 	or  %o0, 6, %o0
a0004cdc:	97 37 60 02 	srl  %i5, 2, %o3
a0004ce0:	94 10 00 1c 	mov  %i4, %o2
a0004ce4:	7f ff ef b8 	call  a0000bc4 <_ilog>
a0004ce8:	96 0a e0 01 	and  %o3, 1, %o3
a0004cec:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004cf0:	90 10 20 01 	mov  1, %o0
a0004cf4:	80 a7 20 00 	cmp  %i4, 0
a0004cf8:	12 80 00 07 	bne  a0004d14 <MAC_LinkLayerRxIsr+0x64>
a0004cfc:	c2 00 63 4c 	ld  [ %g1 + 0x34c ], %g1
a0004d00:	80 8f 60 04 	btst  4, %i5
a0004d04:	02 80 00 06 	be  a0004d1c <MAC_LinkLayerRxIsr+0x6c>
a0004d08:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004d0c:	c2 00 63 4c 	ld  [ %g1 + 0x34c ], %g1	! a100634c <macContext.lto_priv.305>
a0004d10:	90 10 20 00 	clr  %o0
a0004d14:	9f c0 40 00 	call  %g1
a0004d18:	01 00 00 00 	nop 
a0004d1c:	81 c7 e0 08 	ret 
a0004d20:	81 e8 00 00 	restore 

a0004d24 <bb_top_setDpGtpRxMiscCtrlPd>:
a0004d24:	80 a2 20 01 	cmp  %o0, 1
a0004d28:	02 80 00 10 	be  a0004d68 <bb_top_setDpGtpRxMiscCtrlPd+0x44>
a0004d2c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004d30:	0a 80 00 08 	bcs  a0004d50 <bb_top_setDpGtpRxMiscCtrlPd+0x2c>
a0004d34:	80 a2 20 02 	cmp  %o0, 2
a0004d38:	02 80 00 15 	be  a0004d8c <bb_top_setDpGtpRxMiscCtrlPd+0x68>
a0004d3c:	80 a2 20 03 	cmp  %o0, 3
a0004d40:	02 80 00 19 	be  a0004da4 <bb_top_setDpGtpRxMiscCtrlPd+0x80>
a0004d44:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3
a0004d48:	81 c3 e0 08 	retl 
a0004d4c:	01 00 00 00 	nop 
a0004d50:	c8 00 63 68 	ld  [ %g1 + 0x368 ], %g4
a0004d54:	c2 01 21 60 	ld  [ %g4 + 0x160 ], %g1
a0004d58:	86 0a 60 03 	and  %o1, 3, %g3
a0004d5c:	82 08 7c ff 	and  %g1, -769, %g1
a0004d60:	10 80 00 07 	b  a0004d7c <bb_top_setDpGtpRxMiscCtrlPd+0x58>
a0004d64:	93 28 e0 08 	sll  %g3, 8, %o1
a0004d68:	c8 00 63 68 	ld  [ %g1 + 0x368 ], %g4
a0004d6c:	c2 01 21 60 	ld  [ %g4 + 0x160 ], %g1
a0004d70:	90 0a 60 03 	and  %o1, 3, %o0
a0004d74:	82 08 73 ff 	and  %g1, -3073, %g1
a0004d78:	93 2a 20 0a 	sll  %o0, 0xa, %o1
a0004d7c:	84 10 40 09 	or  %g1, %o1, %g2
a0004d80:	c4 21 21 60 	st  %g2, [ %g4 + 0x160 ]
a0004d84:	81 c3 e0 08 	retl 
a0004d88:	01 00 00 00 	nop 
a0004d8c:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3
a0004d90:	90 0a 60 03 	and  %o1, 3, %o0
a0004d94:	c4 00 e1 60 	ld  [ %g3 + 0x160 ], %g2
a0004d98:	83 2a 20 0c 	sll  %o0, 0xc, %g1
a0004d9c:	10 80 00 06 	b  a0004db4 <bb_top_setDpGtpRxMiscCtrlPd+0x90>
a0004da0:	09 00 00 0c 	sethi  %hi(0x3000), %g4
a0004da4:	c4 00 e1 60 	ld  [ %g3 + 0x160 ], %g2
a0004da8:	92 0a 60 03 	and  %o1, 3, %o1
a0004dac:	09 00 00 30 	sethi  %hi(0xc000), %g4
a0004db0:	83 2a 60 0e 	sll  %o1, 0xe, %g1
a0004db4:	92 28 80 04 	andn  %g2, %g4, %o1
a0004db8:	84 12 40 01 	or  %o1, %g1, %g2
a0004dbc:	c4 20 e1 60 	st  %g2, [ %g3 + 0x160 ]
a0004dc0:	81 c3 e0 08 	retl 
a0004dc4:	01 00 00 00 	nop 

a0004dc8 <bb_top_setDpGtpTxMiscCtrlPd>:
a0004dc8:	80 a2 20 01 	cmp  %o0, 1
a0004dcc:	02 80 00 10 	be  a0004e0c <bb_top_setDpGtpTxMiscCtrlPd+0x44>
a0004dd0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004dd4:	0a 80 00 08 	bcs  a0004df4 <bb_top_setDpGtpTxMiscCtrlPd+0x2c>
a0004dd8:	80 a2 20 02 	cmp  %o0, 2
a0004ddc:	02 80 00 15 	be  a0004e30 <bb_top_setDpGtpTxMiscCtrlPd+0x68>
a0004de0:	80 a2 20 03 	cmp  %o0, 3
a0004de4:	02 80 00 19 	be  a0004e48 <bb_top_setDpGtpTxMiscCtrlPd+0x80>
a0004de8:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3
a0004dec:	81 c3 e0 08 	retl 
a0004df0:	01 00 00 00 	nop 
a0004df4:	c8 00 63 68 	ld  [ %g1 + 0x368 ], %g4
a0004df8:	c2 01 21 34 	ld  [ %g4 + 0x134 ], %g1
a0004dfc:	86 0a 60 03 	and  %o1, 3, %g3
a0004e00:	82 08 7c ff 	and  %g1, -769, %g1
a0004e04:	10 80 00 07 	b  a0004e20 <bb_top_setDpGtpTxMiscCtrlPd+0x58>
a0004e08:	93 28 e0 08 	sll  %g3, 8, %o1
a0004e0c:	c8 00 63 68 	ld  [ %g1 + 0x368 ], %g4
a0004e10:	c2 01 21 34 	ld  [ %g4 + 0x134 ], %g1
a0004e14:	90 0a 60 03 	and  %o1, 3, %o0
a0004e18:	82 08 73 ff 	and  %g1, -3073, %g1
a0004e1c:	93 2a 20 0a 	sll  %o0, 0xa, %o1
a0004e20:	84 10 40 09 	or  %g1, %o1, %g2
a0004e24:	c4 21 21 34 	st  %g2, [ %g4 + 0x134 ]
a0004e28:	81 c3 e0 08 	retl 
a0004e2c:	01 00 00 00 	nop 
a0004e30:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3
a0004e34:	90 0a 60 03 	and  %o1, 3, %o0
a0004e38:	c4 00 e1 34 	ld  [ %g3 + 0x134 ], %g2
a0004e3c:	83 2a 20 0c 	sll  %o0, 0xc, %g1
a0004e40:	10 80 00 06 	b  a0004e58 <bb_top_setDpGtpTxMiscCtrlPd+0x90>
a0004e44:	09 00 00 0c 	sethi  %hi(0x3000), %g4
a0004e48:	c4 00 e1 34 	ld  [ %g3 + 0x134 ], %g2
a0004e4c:	92 0a 60 03 	and  %o1, 3, %o1
a0004e50:	09 00 00 30 	sethi  %hi(0xc000), %g4
a0004e54:	83 2a 60 0e 	sll  %o1, 0xe, %g1
a0004e58:	92 28 80 04 	andn  %g2, %g4, %o1
a0004e5c:	84 12 40 01 	or  %o1, %g1, %g2
a0004e60:	c4 20 e1 34 	st  %g2, [ %g3 + 0x134 ]
a0004e64:	81 c3 e0 08 	retl 
a0004e68:	01 00 00 00 	nop 

a0004e6c <bb_top_TriStateMdioMdc>:
a0004e6c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004e70:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a0004e74:	c2 00 a0 40 	ld  [ %g2 + 0x40 ], %g1
a0004e78:	90 0a 20 01 	and  %o0, 1, %o0
a0004e7c:	82 08 7f fe 	and  %g1, -2, %g1
a0004e80:	86 10 40 08 	or  %g1, %o0, %g3
a0004e84:	c6 20 a0 40 	st  %g3, [ %g2 + 0x40 ]
a0004e88:	81 c3 e0 08 	retl 
a0004e8c:	01 00 00 00 	nop 

a0004e90 <bb_top_a7_changeFpgaImage>:
a0004e90:	9d e3 bf e0 	save  %sp, -32, %sp
a0004e94:	40 00 00 27 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a0004e98:	01 00 00 00 	nop 
a0004e9c:	05 28 40 18 	sethi  %hi(0xa1006000), %g2
a0004ea0:	80 a6 20 00 	cmp  %i0, 0
a0004ea4:	02 80 00 13 	be  a0004ef0 <bb_top_a7_changeFpgaImage+0x60>
a0004ea8:	c2 00 a3 68 	ld  [ %g2 + 0x368 ], %g1
a0004eac:	13 0c 00 88 	sethi  %hi(0x30022000), %o1
a0004eb0:	94 12 60 01 	or  %o1, 1, %o2	! 30022001 <__target_size+0x2ffc56d9>
a0004eb4:	d4 20 60 0c 	st  %o2, [ %g1 + 0xc ]
a0004eb8:	17 10 07 43 	sethi  %hi(0x401d0c00), %o3
a0004ebc:	98 12 e2 a9 	or  %o3, 0x2a9, %o4	! 401d0ea9 <__target_size+0x40174581>
a0004ec0:	d8 20 60 0c 	st  %o4, [ %g1 + 0xc ]
a0004ec4:	1b 08 00 00 	sethi  %hi(0x20000000), %o5
a0004ec8:	da 20 60 0c 	st  %o5, [ %g1 + 0xc ]
a0004ecc:	1f 0c 00 80 	sethi  %hi(0x30020000), %o7
a0004ed0:	b0 13 e0 01 	or  %o7, 1, %i0	! 30020001 <__target_size+0x2ffc36d9>
a0004ed4:	f0 20 60 0c 	st  %i0, [ %g1 + 0xc ]
a0004ed8:	07 00 00 40 	sethi  %hi(0x10000), %g3
a0004edc:	88 10 e0 01 	or  %g3, 1, %g4	! 10001 <__pgmbb_size+0x4ebd>
a0004ee0:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a0004ee4:	da 20 60 0c 	st  %o5, [ %g1 + 0xc ]
a0004ee8:	10 80 00 09 	b  a0004f0c <bb_top_a7_changeFpgaImage+0x7c>
a0004eec:	92 10 20 0f 	mov  0xf, %o1
a0004ef0:	07 0c 00 80 	sethi  %hi(0x30020000), %g3
a0004ef4:	88 10 e0 01 	or  %g3, 1, %g4	! 30020001 <__target_size+0x2ffc36d9>
a0004ef8:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a0004efc:	11 08 00 00 	sethi  %hi(0x20000000), %o0
a0004f00:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0004f04:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
a0004f08:	92 10 20 0f 	mov  0xf, %o1
a0004f0c:	c2 00 a3 68 	ld  [ %g2 + 0x368 ], %g1
a0004f10:	05 0c 00 20 	sethi  %hi(0x30008000), %g2
a0004f14:	90 10 a0 01 	or  %g2, 1, %o0	! 30008001 <__target_size+0x2ffab6d9>
a0004f18:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
a0004f1c:	15 08 00 00 	sethi  %hi(0x20000000), %o2
a0004f20:	d2 20 60 0c 	st  %o1, [ %g1 + 0xc ]
a0004f24:	d4 20 60 0c 	st  %o2, [ %g1 + 0xc ]
a0004f28:	81 c7 e0 08 	ret 
a0004f2c:	81 e8 00 00 	restore 

a0004f30 <bb_top_a7_writePreamble.lto_priv.292>:
a0004f30:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004f34:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0004f38:	84 10 3f ff 	mov  -1, %g2
a0004f3c:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
a0004f40:	07 2a a6 55 	sethi  %hi(0xaa995400), %g3
a0004f44:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
a0004f48:	88 10 e1 66 	or  %g3, 0x166, %g4
a0004f4c:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a0004f50:	05 08 00 00 	sethi  %hi(0x20000000), %g2
a0004f54:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
a0004f58:	81 c3 e0 08 	retl 
a0004f5c:	01 00 00 00 	nop 

a0004f60 <bb_top_a7_isFpgaFallback>:
a0004f60:	9d e3 bf e0 	save  %sp, -32, %sp
a0004f64:	7f ff ff f3 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a0004f68:	01 00 00 00 	nop 
a0004f6c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0004f70:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0004f74:	05 0a 00 b0 	sethi  %hi(0x2802c000), %g2
a0004f78:	86 10 a0 01 	or  %g2, 1, %g3	! 2802c001 <__target_size+0x27fcf6d9>
a0004f7c:	c6 20 60 0c 	st  %g3, [ %g1 + 0xc ]
a0004f80:	09 08 00 00 	sethi  %hi(0x20000000), %g4
a0004f84:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a0004f88:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a0004f8c:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0004f90:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
a0004f94:	80 a6 00 04 	cmp  %i0, %g4
a0004f98:	22 80 00 02 	be,a   a0004fa0 <bb_top_a7_isFpgaFallback+0x40>
a0004f9c:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
a0004fa0:	91 36 20 01 	srl  %i0, 1, %o0
a0004fa4:	b0 0a 20 01 	and  %o0, 1, %i0
a0004fa8:	81 c7 e0 08 	ret 
a0004fac:	81 e8 00 00 	restore 

a0004fb0 <bb_top_dpConfigureDpTransceiverRexA7>:
a0004fb0:	9d e3 bf d8 	save  %sp, -40, %sp
a0004fb4:	82 1e 20 14 	xor  %i0, 0x14, %g1
a0004fb8:	80 a0 00 01 	cmp  %g0, %g1
a0004fbc:	82 06 3f fa 	add  %i0, -6, %g1
a0004fc0:	b8 60 3f ff 	subx  %g0, -1, %i4
a0004fc4:	80 88 60 fb 	btst  0xfb, %g1
a0004fc8:	02 80 00 05 	be  a0004fdc <bb_top_dpConfigureDpTransceiverRexA7+0x2c>
a0004fcc:	94 10 21 92 	mov  0x192, %o2
a0004fd0:	80 a7 20 00 	cmp  %i4, 0
a0004fd4:	02 80 00 07 	be  a0004ff0 <bb_top_dpConfigureDpTransceiverRexA7+0x40>
a0004fd8:	92 10 00 18 	mov  %i0, %o1
a0004fdc:	80 a6 60 00 	cmp  %i1, 0
a0004fe0:	12 80 00 08 	bne  a0005000 <bb_top_dpConfigureDpTransceiverRexA7+0x50>
a0004fe4:	94 10 00 19 	mov  %i1, %o2
a0004fe8:	94 10 21 96 	mov  0x196, %o2
a0004fec:	92 10 20 00 	clr  %o1
a0004ff0:	1f 3e 89 42 	sethi  %hi(0xfa250800), %o7
a0004ff4:	90 13 e1 07 	or  %o7, 0x107, %o0	! fa250907 <curr_flash_pos+0x397f3edf>
a0004ff8:	40 00 1f e6 	call  a000cf90 <_iassert>
a0004ffc:	01 00 00 00 	nop 
a0005000:	92 10 00 18 	mov  %i0, %o1
a0005004:	11 3e 89 44 	sethi  %hi(0xfa251000), %o0
a0005008:	7f ff ee ef 	call  a0000bc4 <_ilog>
a000500c:	90 12 21 02 	or  %o0, 0x102, %o0	! fa251102 <curr_flash_pos+0x397f46da>
a0005010:	82 1e 60 04 	xor  %i1, 4, %g1
a0005014:	80 a0 00 01 	cmp  %g0, %g1
a0005018:	82 06 7f fe 	add  %i1, -2, %g1
a000501c:	82 08 60 fd 	and  %g1, 0xfd, %g1
a0005020:	ba 60 3f ff 	subx  %g0, -1, %i5
a0005024:	80 a0 00 01 	cmp  %g0, %g1
a0005028:	82 60 3f ff 	subx  %g0, -1, %g1
a000502c:	b2 06 7f ff 	add  %i1, -1, %i1
a0005030:	89 28 60 03 	sll  %g1, 3, %g4
a0005034:	84 0e 60 ff 	and  %i1, 0xff, %g2
a0005038:	80 a0 a0 01 	cmp  %g2, 1
a000503c:	08 80 00 03 	bleu  a0005048 <bb_top_dpConfigureDpTransceiverRexA7+0x98>
a0005040:	82 10 20 01 	mov  1, %g1
a0005044:	82 10 20 00 	clr  %g1
a0005048:	86 17 40 01 	or  %i5, %g1, %g3
a000504c:	37 28 40 18 	sethi  %hi(0xa1006000), %i3
a0005050:	92 08 e0 01 	and  %g3, 1, %o1
a0005054:	de 06 e3 68 	ld  [ %i3 + 0x368 ], %o7
a0005058:	95 2a 60 02 	sll  %o1, 2, %o2
a000505c:	82 11 00 0a 	or  %g4, %o2, %g1
a0005060:	99 2f 60 01 	sll  %i5, 1, %o4
a0005064:	9a 10 40 0c 	or  %g1, %o4, %o5
a0005068:	c2 03 e1 1c 	ld  [ %o7 + 0x11c ], %g1
a000506c:	82 10 60 01 	or  %g1, 1, %g1
a0005070:	c2 23 e1 1c 	st  %g1, [ %o7 + 0x11c ]
a0005074:	40 00 00 ff 	call  a0005470 <configureDpTransceiverCommonA7>
a0005078:	ba 13 40 1d 	or  %o5, %i5, %i5
a000507c:	7f ff fd cd 	call  a00047b0 <computeMmcmTxClkOutEncoding>
a0005080:	90 10 00 18 	mov  %i0, %o0
a0005084:	82 10 20 00 	clr  %g1
a0005088:	b4 0a 20 ff 	and  %o0, 0xff, %i2
a000508c:	80 a6 20 06 	cmp  %i0, 6
a0005090:	02 80 00 0b 	be  a00050bc <bb_top_dpConfigureDpTransceiverRexA7+0x10c>
a0005094:	a0 10 20 01 	mov  1, %l0
a0005098:	80 a6 20 0a 	cmp  %i0, 0xa
a000509c:	02 80 00 06 	be  a00050b4 <bb_top_dpConfigureDpTransceiverRexA7+0x104>
a00050a0:	03 00 00 1f 	sethi  %hi(0x7c00), %g1
a00050a4:	a0 10 20 ff 	mov  0xff, %l0
a00050a8:	80 a7 20 00 	cmp  %i4, 0
a00050ac:	02 80 00 04 	be  a00050bc <bb_top_dpConfigureDpTransceiverRexA7+0x10c>
a00050b0:	82 10 63 80 	or  %g1, 0x380, %g1
a00050b4:	82 10 20 80 	mov  0x80, %g1
a00050b8:	a0 10 20 02 	mov  2, %l0
a00050bc:	a3 28 60 10 	sll  %g1, 0x10, %l1
a00050c0:	39 1f e0 00 	sethi  %hi(0x7f800000), %i4
a00050c4:	80 a4 40 1c 	cmp  %l1, %i4
a00050c8:	02 80 00 07 	be  a00050e4 <bb_top_dpConfigureDpTransceiverRexA7+0x134>
a00050cc:	1b 3e 89 41 	sethi  %hi(0xfa250400), %o5
a00050d0:	90 0c 20 ff 	and  %l0, 0xff, %o0
a00050d4:	80 a2 20 ff 	cmp  %o0, 0xff
a00050d8:	12 80 00 07 	bne  a00050f4 <bb_top_dpConfigureDpTransceiverRexA7+0x144>
a00050dc:	88 10 20 10 	mov  0x10, %g4
a00050e0:	1b 3e 89 41 	sethi  %hi(0xfa250400), %o5
a00050e4:	94 10 23 82 	mov  0x382, %o2
a00050e8:	92 10 00 18 	mov  %i0, %o1
a00050ec:	10 bf ff c3 	b  a0004ff8 <bb_top_dpConfigureDpTransceiverRexA7+0x48>
a00050f0:	90 13 63 07 	or  %o5, 0x307, %o0
a00050f4:	07 00 00 0f 	sethi  %hi(0x3c00), %g3
a00050f8:	82 14 00 01 	or  %l0, %g1, %g1
a00050fc:	33 00 00 08 	sethi  %hi(0x2000), %i1
a0005100:	82 10 40 19 	or  %g1, %i1, %g1
a0005104:	85 28 60 10 	sll  %g1, 0x10, %g2
a0005108:	94 10 e2 bf 	or  %g3, 0x2bf, %o2
a000510c:	93 30 a0 10 	srl  %g2, 0x10, %o1
a0005110:	c8 27 bf fc 	st  %g4, [ %fp + -4 ]
a0005114:	96 07 bf fc 	add  %fp, -4, %o3
a0005118:	7f ff fc 93 	call  a0004364 <bb_top_drpReadModWrite>
a000511c:	90 10 20 2b 	mov  0x2b, %o0
a0005120:	b0 1e 20 14 	xor  %i0, 0x14, %i0
a0005124:	80 a0 00 18 	cmp  %g0, %i0
a0005128:	96 07 bf fc 	add  %fp, -4, %o3
a000512c:	92 40 20 00 	addx  %g0, 0, %o1
a0005130:	94 10 20 70 	mov  0x70, %o2
a0005134:	93 2a 60 04 	sll  %o1, 4, %o1
a0005138:	90 10 20 88 	mov  0x88, %o0
a000513c:	7f ff fc 8a 	call  a0004364 <bb_top_drpReadModWrite>
a0005140:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
a0005144:	96 07 bf fc 	add  %fp, -4, %o3
a0005148:	94 10 20 07 	mov  7, %o2
a000514c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
a0005150:	92 10 20 05 	mov  5, %o1
a0005154:	7f ff fc 84 	call  a0004364 <bb_top_drpReadModWrite>
a0005158:	90 10 20 6b 	mov  0x6b, %o0
a000515c:	15 28 00 86 	sethi  %hi(0xa0021800), %o2
a0005160:	17 00 00 3f 	sethi  %hi(0xfc00), %o3
a0005164:	b8 12 a0 e2 	or  %o2, 0xe2, %i4
a0005168:	a2 10 20 20 	mov  0x20, %l1
a000516c:	a0 07 21 14 	add  %i4, 0x114, %l0
a0005170:	b2 10 20 00 	clr  %i1
a0005174:	b0 12 e3 ff 	or  %o3, 0x3ff, %i0
a0005178:	80 a6 a0 01 	cmp  %i2, 1
a000517c:	22 80 00 09 	be,a   a00051a0 <bb_top_dpConfigureDpTransceiverRexA7+0x1f0>
a0005180:	f2 17 20 04 	lduh  [ %i4 + 4 ], %i1
a0005184:	0a 80 00 06 	bcs  a000519c <bb_top_dpConfigureDpTransceiverRexA7+0x1ec>
a0005188:	80 a6 a0 02 	cmp  %i2, 2
a000518c:	22 80 00 05 	be,a   a00051a0 <bb_top_dpConfigureDpTransceiverRexA7+0x1f0>
a0005190:	f2 17 20 06 	lduh  [ %i4 + 6 ], %i1
a0005194:	10 80 00 04 	b  a00051a4 <bb_top_dpConfigureDpTransceiverRexA7+0x1f4>
a0005198:	e2 27 bf fc 	st  %l1, [ %fp + -4 ]
a000519c:	f2 17 20 02 	lduh  [ %i4 + 2 ], %i1
a00051a0:	e2 27 bf fc 	st  %l1, [ %fp + -4 ]
a00051a4:	99 2e 60 10 	sll  %i1, 0x10, %o4
a00051a8:	d0 0f 00 00 	ldub  [ %i4 ], %o0
a00051ac:	96 07 bf fc 	add  %fp, -4, %o3
a00051b0:	94 10 00 18 	mov  %i0, %o2
a00051b4:	7f ff fc 6c 	call  a0004364 <bb_top_drpReadModWrite>
a00051b8:	93 33 20 10 	srl  %o4, 0x10, %o1
a00051bc:	b8 07 20 0c 	add  %i4, 0xc, %i4
a00051c0:	80 a4 00 1c 	cmp  %l0, %i4
a00051c4:	12 bf ff ee 	bne  a000517c <bb_top_dpConfigureDpTransceiverRexA7+0x1cc>
a00051c8:	80 a6 a0 01 	cmp  %i2, 1
a00051cc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00051d0:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a00051d4:	da 08 60 04 	ldub  [ %g1 + 4 ], %o5
a00051d8:	80 a3 60 01 	cmp  %o5, 1
a00051dc:	08 80 00 0f 	bleu  a0005218 <bb_top_dpConfigureDpTransceiverRexA7+0x268>
a00051e0:	a0 10 20 00 	clr  %l0
a00051e4:	de 00 61 34 	ld  [ %g1 + 0x134 ], %o7
a00051e8:	b4 13 e0 01 	or  %o7, 1, %i2
a00051ec:	f4 20 61 34 	st  %i2, [ %g1 + 0x134 ]
a00051f0:	d0 00 61 34 	ld  [ %g1 + 0x134 ], %o0
a00051f4:	88 12 20 02 	or  %o0, 2, %g4
a00051f8:	c8 20 61 34 	st  %g4, [ %g1 + 0x134 ]
a00051fc:	c4 00 61 34 	ld  [ %g1 + 0x134 ], %g2
a0005200:	86 10 a0 04 	or  %g2, 4, %g3
a0005204:	c6 20 61 34 	st  %g3, [ %g1 + 0x134 ]
a0005208:	d2 00 61 34 	ld  [ %g1 + 0x134 ], %o1
a000520c:	a2 12 60 08 	or  %o1, 8, %l1
a0005210:	e2 20 61 34 	st  %l1, [ %g1 + 0x134 ]
a0005214:	a0 10 20 00 	clr  %l0
a0005218:	ba 0f 60 ff 	and  %i5, 0xff, %i5
a000521c:	83 3f 40 10 	sra  %i5, %l0, %g1
a0005220:	92 10 20 00 	clr  %o1
a0005224:	80 88 60 01 	btst  1, %g1
a0005228:	12 80 00 03 	bne  a0005234 <bb_top_dpConfigureDpTransceiverRexA7+0x284>
a000522c:	90 0c 20 ff 	and  %l0, 0xff, %o0
a0005230:	92 10 20 03 	mov  3, %o1
a0005234:	7f ff fe e5 	call  a0004dc8 <bb_top_setDpGtpTxMiscCtrlPd>
a0005238:	a0 04 20 01 	inc  %l0
a000523c:	80 a4 20 04 	cmp  %l0, 4
a0005240:	12 bf ff f8 	bne  a0005220 <bb_top_dpConfigureDpTransceiverRexA7+0x270>
a0005244:	83 3f 40 10 	sra  %i5, %l0, %g1
a0005248:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000524c:	d4 00 63 6c 	ld  [ %g1 + 0x36c ], %o2	! a100636c <gtp.lto_priv.288>
a0005250:	d6 02 a0 0c 	ld  [ %o2 + 0xc ], %o3
a0005254:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0005258:	c2 08 62 19 	ldub  [ %g1 + 0x219 ], %g1	! a1007219 <TxDiffCtrl>
a000525c:	80 a0 60 00 	cmp  %g1, 0
a0005260:	12 80 00 06 	bne  a0005278 <bb_top_dpConfigureDpTransceiverRexA7+0x2c8>
a0005264:	31 28 40 1c 	sethi  %hi(0xa1007000), %i0
a0005268:	03 3f ff c0 	sethi  %hi(0xffff0000), %g1
a000526c:	82 32 c0 01 	orn  %o3, %g1, %g1
a0005270:	c2 22 a0 0c 	st  %g1, [ %o2 + 0xc ]
a0005274:	31 28 40 1c 	sethi  %hi(0xa1007000), %i0
a0005278:	c2 02 a0 10 	ld  [ %o2 + 0x10 ], %g1
a000527c:	f2 0e 22 1a 	ldub  [ %i0 + 0x21a ], %i1
a0005280:	80 a6 60 00 	cmp  %i1, 0
a0005284:	32 80 00 09 	bne,a   a00052a8 <bb_top_dpConfigureDpTransceiverRexA7+0x2f8>
a0005288:	f6 06 e3 68 	ld  [ %i3 + 0x368 ], %i3
a000528c:	19 07 c3 e0 	sethi  %hi(0x1f0f8000), %o4
a0005290:	b8 28 40 0c 	andn  %g1, %o4, %i4
a0005294:	03 3f ff f8 	sethi  %hi(0xffffe000), %g1
a0005298:	82 10 60 e0 	or  %g1, 0xe0, %g1	! ffffe0e0 <curr_flash_pos+0x3f5a16b8>
a000529c:	82 08 40 1c 	and  %g1, %i4, %g1
a00052a0:	c2 22 a0 10 	st  %g1, [ %o2 + 0x10 ]
a00052a4:	f6 06 e3 68 	ld  [ %i3 + 0x368 ], %i3
a00052a8:	c2 06 e1 1c 	ld  [ %i3 + 0x11c ], %g1
a00052ac:	82 08 7f fe 	and  %g1, -2, %g1
a00052b0:	c2 26 e1 1c 	st  %g1, [ %i3 + 0x11c ]
a00052b4:	81 c7 e0 08 	ret 
a00052b8:	81 e8 00 00 	restore 

a00052bc <bb_top_dpEnableDpSourceA7>:
a00052bc:	9d e3 bf e0 	save  %sp, -32, %sp
a00052c0:	7f ff f6 ea 	call  a0002e68 <LEON_TimerRead>
a00052c4:	39 00 3f ff 	sethi  %hi(0xfffc00), %i4
a00052c8:	37 00 03 d0 	sethi  %hi(0xf4000), %i3
a00052cc:	ba 10 00 08 	mov  %o0, %i5
a00052d0:	35 28 40 18 	sethi  %hi(0xa1006000), %i2
a00052d4:	b8 17 23 ff 	or  %i4, 0x3ff, %i4
a00052d8:	b0 16 e2 3f 	or  %i3, 0x23f, %i0
a00052dc:	c2 06 a3 6c 	ld  [ %i2 + 0x36c ], %g1
a00052e0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a00052e4:	80 88 60 40 	btst  0x40, %g1
a00052e8:	12 80 00 11 	bne  a000532c <bb_top_dpEnableDpSourceA7+0x70>
a00052ec:	01 00 00 00 	nop 
a00052f0:	7f ff f6 de 	call  a0002e68 <LEON_TimerRead>
a00052f4:	01 00 00 00 	nop 
a00052f8:	80 a7 40 08 	cmp  %i5, %o0
a00052fc:	1a 80 00 03 	bcc  a0005308 <bb_top_dpEnableDpSourceA7+0x4c>
a0005300:	82 10 00 1d 	mov  %i5, %g1
a0005304:	82 07 40 1c 	add  %i5, %i4, %g1
a0005308:	82 20 40 08 	sub  %g1, %o0, %g1
a000530c:	80 a0 40 18 	cmp  %g1, %i0
a0005310:	08 bf ff f4 	bleu  a00052e0 <bb_top_dpEnableDpSourceA7+0x24>
a0005314:	c2 06 a3 6c 	ld  [ %i2 + 0x36c ], %g1
a0005318:	13 00 03 d0 	sethi  %hi(0xf4000), %o1
a000531c:	11 3e 49 43 	sethi  %hi(0xf9250c00), %o0
a0005320:	92 12 62 40 	or  %o1, 0x240, %o1
a0005324:	40 00 1f 1b 	call  a000cf90 <_iassert>
a0005328:	90 12 21 07 	or  %o0, 0x107, %o0
a000532c:	7f ff fb ae 	call  a00041e4 <bb_top_ApplyResetDpSource>
a0005330:	91 e8 20 00 	restore  %g0, 0, %o0

a0005334 <bb_top_dpPreChargeMainLinkA7>:
a0005334:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0005338:	c8 00 63 6c 	ld  [ %g1 + 0x36c ], %g4	! a100636c <gtp.lto_priv.288>
a000533c:	c2 01 20 1c 	ld  [ %g4 + 0x1c ], %g1
a0005340:	80 a2 60 00 	cmp  %o1, 0
a0005344:	02 80 00 18 	be  a00053a4 <bb_top_dpPreChargeMainLinkA7+0x70>
a0005348:	90 0a 20 01 	and  %o0, 1, %o0
a000534c:	07 00 01 00 	sethi  %hi(0x40000), %g3
a0005350:	85 2a 20 12 	sll  %o0, 0x12, %g2
a0005354:	82 28 40 03 	andn  %g1, %g3, %g1
a0005358:	80 a2 60 01 	cmp  %o1, 1
a000535c:	08 80 00 12 	bleu  a00053a4 <bb_top_dpPreChargeMainLinkA7+0x70>
a0005360:	82 10 40 02 	or  %g1, %g2, %g1
a0005364:	87 2a 20 13 	sll  %o0, 0x13, %g3
a0005368:	05 00 02 00 	sethi  %hi(0x80000), %g2
a000536c:	80 a2 60 02 	cmp  %o1, 2
a0005370:	84 28 40 02 	andn  %g1, %g2, %g2
a0005374:	02 80 00 0c 	be  a00053a4 <bb_top_dpPreChargeMainLinkA7+0x70>
a0005378:	82 10 80 03 	or  %g2, %g3, %g1
a000537c:	87 2a 20 10 	sll  %o0, 0x10, %g3
a0005380:	05 00 00 40 	sethi  %hi(0x10000), %g2
a0005384:	80 a2 60 03 	cmp  %o1, 3
a0005388:	84 28 40 02 	andn  %g1, %g2, %g2
a000538c:	02 80 00 06 	be  a00053a4 <bb_top_dpPreChargeMainLinkA7+0x70>
a0005390:	82 10 80 03 	or  %g2, %g3, %g1
a0005394:	93 2a 20 11 	sll  %o0, 0x11, %o1
a0005398:	11 00 00 80 	sethi  %hi(0x20000), %o0
a000539c:	82 28 40 08 	andn  %g1, %o0, %g1
a00053a0:	82 10 40 09 	or  %g1, %o1, %g1
a00053a4:	c2 21 20 1c 	st  %g1, [ %g4 + 0x1c ]
a00053a8:	81 c3 e0 08 	retl 
a00053ac:	01 00 00 00 	nop 

a00053b0 <bb_top_a7_getDpFreq>:
a00053b0:	9d e3 bf e0 	save  %sp, -32, %sp
a00053b4:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a00053b8:	b4 17 63 70 	or  %i5, 0x370, %i2	! a1006370 <bbTopDpCtx.lto_priv.291>
a00053bc:	c2 06 a0 14 	ld  [ %i2 + 0x14 ], %g1
a00053c0:	80 a0 60 00 	cmp  %g1, 0
a00053c4:	22 80 00 05 	be,a   a00053d8 <bb_top_a7_getDpFreq+0x28>
a00053c8:	f2 26 a0 14 	st  %i1, [ %i2 + 0x14 ]
a00053cc:	13 3e 09 49 	sethi  %hi(0xf8252400), %o1
a00053d0:	40 00 1e f0 	call  a000cf90 <_iassert>
a00053d4:	90 12 60 07 	or  %o1, 7, %o0	! f8252407 <curr_flash_pos+0x377f59df>
a00053d8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00053dc:	c6 00 62 34 	ld  [ %g1 + 0x234 ], %g3	! a1007634 <bb_top_registers.lto_priv.172>
a00053e0:	c2 16 00 00 	lduh  [ %i0 ], %g1
a00053e4:	c8 00 e0 24 	ld  [ %g3 + 0x24 ], %g4
a00053e8:	83 30 60 02 	srl  %g1, 2, %g1
a00053ec:	85 28 60 02 	sll  %g1, 2, %g2
a00053f0:	03 3f ff c0 	sethi  %hi(0xffff0000), %g1
a00053f4:	82 10 60 03 	or  %g1, 3, %g1	! ffff0003 <curr_flash_pos+0x3f5935db>
a00053f8:	82 09 00 01 	and  %g4, %g1, %g1
a00053fc:	82 10 40 02 	or  %g1, %g2, %g1
a0005400:	c2 20 e0 24 	st  %g1, [ %g3 + 0x24 ]
a0005404:	b2 10 20 00 	clr  %i1
a0005408:	c2 0e 20 02 	ldub  [ %i0 + 2 ], %g1
a000540c:	82 08 60 01 	and  %g1, 1, %g1
a0005410:	91 28 60 01 	sll  %g1, 1, %o0
a0005414:	c2 00 e0 24 	ld  [ %g3 + 0x24 ], %g1
a0005418:	82 08 7f fd 	and  %g1, -3, %g1
a000541c:	82 10 40 08 	or  %g1, %o0, %g1
a0005420:	c2 20 e0 24 	st  %g1, [ %g3 + 0x24 ]
a0005424:	31 28 00 10 	sethi  %hi(0xa0004000), %i0
a0005428:	c2 00 e0 24 	ld  [ %g3 + 0x24 ], %g1
a000542c:	82 10 60 01 	or  %g1, 1, %g1
a0005430:	c2 20 e0 24 	st  %g1, [ %g3 + 0x24 ]
a0005434:	7f ff f6 8d 	call  a0002e68 <LEON_TimerRead>
a0005438:	b0 16 20 e4 	or  %i0, 0xe4, %i0
a000543c:	d0 26 a0 0c 	st  %o0, [ %i2 + 0xc ]
a0005440:	40 00 02 a6 	call  a0005ed8 <CALLBACK_Run>
a0005444:	95 e8 20 00 	restore  %g0, 0, %o2

a0005448 <bb_top_GtpResetIcmd>:
a0005448:	9d e3 bf e0 	save  %sp, -32, %sp
a000544c:	92 10 20 04 	mov  4, %o1
a0005450:	90 10 20 14 	mov  0x14, %o0
a0005454:	40 00 58 42 	call  a001b55c <bb_top_dpInitConfigureDpTransceiverLexA7>
a0005458:	31 28 00 10 	sethi  %hi(0xa0004000), %i0
a000545c:	40 00 58 67 	call  a001b5f8 <bb_top_dpConfigureDpTransceiverLexA7>
a0005460:	91 ee 20 9c 	restore  %i0, 0x9c, %o0

a0005464 <bb_top_ConfigureDpTransceiverLexIcmd>:
a0005464:	82 13 c0 00 	mov  %o7, %g1
a0005468:	7f ff ff f8 	call  a0005448 <bb_top_GtpResetIcmd>
a000546c:	9e 10 40 00 	mov  %g1, %o7

a0005470 <configureDpTransceiverCommonA7>:
a0005470:	9d e3 bf e0 	save  %sp, -32, %sp
a0005474:	7f ff fb 6c 	call  a0004224 <bb_top_IsDeviceLex>
a0005478:	01 00 00 00 	nop 
a000547c:	84 10 20 02 	mov  2, %g2	! 2 <__lex_srodata_size+0x2>
a0005480:	80 a0 00 08 	cmp  %g0, %o0
a0005484:	7f ff fb 68 	call  a0004224 <bb_top_IsDeviceLex>
a0005488:	ba 60 a0 00 	subx  %g2, 0, %i5
a000548c:	09 28 40 18 	sethi  %hi(0xa1006000), %g4
a0005490:	c2 01 23 68 	ld  [ %g4 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0005494:	c6 00 61 0c 	ld  [ %g1 + 0x10c ], %g3
a0005498:	80 a2 20 00 	cmp  %o0, 0
a000549c:	02 80 00 07 	be  a00054b8 <configureDpTransceiverCommonA7+0x48>
a00054a0:	90 08 ff fd 	and  %g3, -3, %o0
a00054a4:	96 10 e0 02 	or  %g3, 2, %o3
a00054a8:	d6 20 61 0c 	st  %o3, [ %g1 + 0x10c ]
a00054ac:	d8 00 61 0c 	ld  [ %g1 + 0x10c ], %o4
a00054b0:	10 80 00 05 	b  a00054c4 <configureDpTransceiverCommonA7+0x54>
a00054b4:	94 0b 3f fe 	and  %o4, -2, %o2
a00054b8:	d0 20 61 0c 	st  %o0, [ %g1 + 0x10c ]
a00054bc:	d2 00 61 0c 	ld  [ %g1 + 0x10c ], %o1
a00054c0:	94 12 60 01 	or  %o1, 1, %o2
a00054c4:	d4 20 61 0c 	st  %o2, [ %g1 + 0x10c ]
a00054c8:	9a 0f 60 07 	and  %i5, 7, %o5
a00054cc:	c2 01 23 68 	ld  [ %g4 + 0x368 ], %g1
a00054d0:	c4 00 61 0c 	ld  [ %g1 + 0x10c ], %g2
a00054d4:	9f 2b 60 04 	sll  %o5, 4, %o7
a00054d8:	ba 08 bf 8f 	and  %g2, -113, %i5
a00054dc:	88 17 40 0f 	or  %i5, %o7, %g4
a00054e0:	c8 20 61 0c 	st  %g4, [ %g1 + 0x10c ]
a00054e4:	91 2b 60 08 	sll  %o5, 8, %o0
a00054e8:	c6 00 61 0c 	ld  [ %g1 + 0x10c ], %g3
a00054ec:	92 08 f8 ff 	and  %g3, -1793, %o1
a00054f0:	94 12 40 08 	or  %o1, %o0, %o2
a00054f4:	d4 20 61 0c 	st  %o2, [ %g1 + 0x10c ]
a00054f8:	d6 00 61 38 	ld  [ %g1 + 0x138 ], %o3
a00054fc:	98 0a ff fc 	and  %o3, -4, %o4
a0005500:	d8 20 61 38 	st  %o4, [ %g1 + 0x138 ]
a0005504:	da 00 61 38 	ld  [ %g1 + 0x138 ], %o5
a0005508:	9e 0b 7f f3 	and  %o5, -13, %o7
a000550c:	de 20 61 38 	st  %o7, [ %g1 + 0x138 ]
a0005510:	c4 00 61 38 	ld  [ %g1 + 0x138 ], %g2
a0005514:	ba 08 bf cf 	and  %g2, -49, %i5
a0005518:	fa 20 61 38 	st  %i5, [ %g1 + 0x138 ]
a000551c:	c8 00 61 38 	ld  [ %g1 + 0x138 ], %g4
a0005520:	90 09 3f 3f 	and  %g4, -193, %o0
a0005524:	d0 20 61 38 	st  %o0, [ %g1 + 0x138 ]
a0005528:	c6 00 61 18 	ld  [ %g1 + 0x118 ], %g3
a000552c:	92 10 e0 03 	or  %g3, 3, %o1
a0005530:	d2 20 61 18 	st  %o1, [ %g1 + 0x118 ]
a0005534:	d4 00 61 18 	ld  [ %g1 + 0x118 ], %o2
a0005538:	96 12 a0 0c 	or  %o2, 0xc, %o3
a000553c:	d6 20 61 18 	st  %o3, [ %g1 + 0x118 ]
a0005540:	d8 00 61 18 	ld  [ %g1 + 0x118 ], %o4
a0005544:	9a 13 20 30 	or  %o4, 0x30, %o5
a0005548:	da 20 61 18 	st  %o5, [ %g1 + 0x118 ]
a000554c:	de 00 61 18 	ld  [ %g1 + 0x118 ], %o7
a0005550:	84 13 e0 c0 	or  %o7, 0xc0, %g2
a0005554:	c4 20 61 18 	st  %g2, [ %g1 + 0x118 ]
a0005558:	81 c7 e0 08 	ret 
a000555c:	81 e8 00 00 	restore 

a0005560 <bb_top_dpConfigureDpTransceiverLexA7_2>:
a0005560:	9d e3 bf d8 	save  %sp, -40, %sp
a0005564:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0005568:	84 10 63 70 	or  %g1, 0x370, %g2	! a1006370 <bbTopDpCtx.lto_priv.291>
a000556c:	c6 00 a0 10 	ld  [ %g2 + 0x10 ], %g3
a0005570:	80 a0 e0 00 	cmp  %g3, 0
a0005574:	02 80 00 26 	be  a000560c <bb_top_dpConfigureDpTransceiverLexA7_2+0xac>
a0005578:	01 00 00 00 	nop 
a000557c:	7f ff fc 8d 	call  a00047b0 <computeMmcmTxClkOutEncoding>
a0005580:	d0 08 63 70 	ldub  [ %g1 + 0x370 ], %o0
a0005584:	3b 28 00 86 	sethi  %hi(0xa0021800), %i5
a0005588:	37 00 00 3f 	sethi  %hi(0xfc00), %i3
a000558c:	ba 17 61 f6 	or  %i5, 0x1f6, %i5
a0005590:	b0 10 20 40 	mov  0x40, %i0
a0005594:	b2 07 61 14 	add  %i5, 0x114, %i1
a0005598:	b8 10 20 00 	clr  %i4
a000559c:	b4 0a 20 ff 	and  %o0, 0xff, %i2
a00055a0:	b6 16 e3 ff 	or  %i3, 0x3ff, %i3
a00055a4:	80 a6 a0 01 	cmp  %i2, 1
a00055a8:	22 80 00 09 	be,a   a00055cc <bb_top_dpConfigureDpTransceiverLexA7_2+0x6c>
a00055ac:	f8 17 60 04 	lduh  [ %i5 + 4 ], %i4
a00055b0:	0a 80 00 06 	bcs  a00055c8 <bb_top_dpConfigureDpTransceiverLexA7_2+0x68>
a00055b4:	80 a6 a0 02 	cmp  %i2, 2
a00055b8:	22 80 00 05 	be,a   a00055cc <bb_top_dpConfigureDpTransceiverLexA7_2+0x6c>
a00055bc:	f8 17 60 06 	lduh  [ %i5 + 6 ], %i4
a00055c0:	10 80 00 04 	b  a00055d0 <bb_top_dpConfigureDpTransceiverLexA7_2+0x70>
a00055c4:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
a00055c8:	f8 17 60 02 	lduh  [ %i5 + 2 ], %i4
a00055cc:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
a00055d0:	93 2f 20 10 	sll  %i4, 0x10, %o1
a00055d4:	d0 0f 40 00 	ldub  [ %i5 ], %o0
a00055d8:	96 07 bf fc 	add  %fp, -4, %o3
a00055dc:	94 10 00 1b 	mov  %i3, %o2
a00055e0:	7f ff fb 61 	call  a0004364 <bb_top_drpReadModWrite>
a00055e4:	93 32 60 10 	srl  %o1, 0x10, %o1
a00055e8:	ba 07 60 0c 	add  %i5, 0xc, %i5
a00055ec:	80 a7 40 19 	cmp  %i5, %i1
a00055f0:	12 bf ff ee 	bne  a00055a8 <bb_top_dpConfigureDpTransceiverLexA7_2+0x48>
a00055f4:	80 a6 a0 01 	cmp  %i2, 1
a00055f8:	09 28 00 15 	sethi  %hi(0xa0005400), %g4
a00055fc:	b4 10 20 00 	clr  %i2
a0005600:	b2 10 20 00 	clr  %i1
a0005604:	40 00 02 35 	call  a0005ed8 <CALLBACK_Run>
a0005608:	91 e9 22 14 	restore  %g4, 0x214, %o0
a000560c:	81 c7 e0 08 	ret 
a0005610:	81 e8 00 00 	restore 

a0005614 <bb_top_dpConfigureDpTransceiverLexA7_3>:
a0005614:	9d e3 bf d8 	save  %sp, -40, %sp
a0005618:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000561c:	b8 10 63 70 	or  %g1, 0x370, %i4	! a1006370 <bbTopDpCtx.lto_priv.291>
a0005620:	c4 07 20 10 	ld  [ %i4 + 0x10 ], %g2
a0005624:	80 a0 a0 00 	cmp  %g2, 0
a0005628:	02 80 00 41 	be  a000572c <bb_top_dpConfigureDpTransceiverLexA7_3+0x118>
a000562c:	c2 08 63 70 	ldub  [ %g1 + 0x370 ], %g1
a0005630:	3b 28 00 86 	sethi  %hi(0xa0021800), %i5
a0005634:	80 a0 60 14 	cmp  %g1, 0x14
a0005638:	02 80 00 04 	be  a0005648 <bb_top_dpConfigureDpTransceiverLexA7_3+0x34>
a000563c:	b2 17 63 0a 	or  %i5, 0x30a, %i1
a0005640:	07 28 00 86 	sethi  %hi(0xa0021800), %g3
a0005644:	b2 10 e3 14 	or  %g3, 0x314, %i1	! a0021b14 <rxCdrCfgSscOff.lto_priv.295>
a0005648:	35 00 00 3f 	sethi  %hi(0xfc00), %i2
a000564c:	b6 10 20 a8 	mov  0xa8, %i3
a0005650:	b0 16 a3 ff 	or  %i2, 0x3ff, %i0
a0005654:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a0005658:	d2 16 40 00 	lduh  [ %i1 ], %o1
a000565c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a0005660:	91 2e e0 10 	sll  %i3, 0x10, %o0
a0005664:	96 07 bf fc 	add  %fp, -4, %o3
a0005668:	94 10 00 18 	mov  %i0, %o2
a000566c:	7f ff fb 3e 	call  a0004364 <bb_top_drpReadModWrite>
a0005670:	91 32 20 10 	srl  %o0, 0x10, %o0
a0005674:	82 06 e0 01 	add  %i3, 1, %g1
a0005678:	b6 10 00 01 	mov  %g1, %i3
a000567c:	83 28 60 10 	sll  %g1, 0x10, %g1
a0005680:	83 30 60 10 	srl  %g1, 0x10, %g1
a0005684:	80 a0 60 ad 	cmp  %g1, 0xad
a0005688:	12 bf ff f3 	bne  a0005654 <bb_top_dpConfigureDpTransceiverLexA7_3+0x40>
a000568c:	b2 06 60 02 	add  %i1, 2, %i1
a0005690:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0005694:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0005698:	c8 00 61 60 	ld  [ %g1 + 0x160 ], %g4
a000569c:	92 11 20 01 	or  %g4, 1, %o1
a00056a0:	d2 20 61 60 	st  %o1, [ %g1 + 0x160 ]
a00056a4:	ba 10 20 00 	clr  %i5
a00056a8:	d4 00 61 60 	ld  [ %g1 + 0x160 ], %o2
a00056ac:	96 12 a0 02 	or  %o2, 2, %o3
a00056b0:	d6 20 61 60 	st  %o3, [ %g1 + 0x160 ]
a00056b4:	d8 00 61 60 	ld  [ %g1 + 0x160 ], %o4
a00056b8:	9a 13 20 04 	or  %o4, 4, %o5
a00056bc:	da 20 61 60 	st  %o5, [ %g1 + 0x160 ]
a00056c0:	de 00 61 60 	ld  [ %g1 + 0x160 ], %o7
a00056c4:	84 13 e0 08 	or  %o7, 8, %g2
a00056c8:	c4 20 61 60 	st  %g2, [ %g1 + 0x160 ]
a00056cc:	f4 0f 20 07 	ldub  [ %i4 + 7 ], %i2
a00056d0:	83 3e 80 1d 	sra  %i2, %i5, %g1
a00056d4:	92 10 20 00 	clr  %o1
a00056d8:	80 88 60 01 	btst  1, %g1
a00056dc:	12 80 00 03 	bne  a00056e8 <bb_top_dpConfigureDpTransceiverLexA7_3+0xd4>
a00056e0:	90 0f 60 ff 	and  %i5, 0xff, %o0
a00056e4:	92 10 20 03 	mov  3, %o1
a00056e8:	7f ff fd 8f 	call  a0004d24 <bb_top_setDpGtpRxMiscCtrlPd>
a00056ec:	ba 07 60 01 	inc  %i5
a00056f0:	80 a7 60 04 	cmp  %i5, 4
a00056f4:	12 bf ff f8 	bne  a00056d4 <bb_top_dpConfigureDpTransceiverLexA7_3+0xc0>
a00056f8:	83 3e 80 1d 	sra  %i2, %i5, %g1
a00056fc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0005700:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3	! a1006368 <bb_top_registers.lto_priv.171>
a0005704:	c2 00 e1 3c 	ld  [ %g3 + 0x13c ], %g1
a0005708:	82 08 7f fe 	and  %g1, -2, %g1
a000570c:	c2 20 e1 3c 	st  %g1, [ %g3 + 0x13c ]
a0005710:	7f ff f5 d6 	call  a0002e68 <LEON_TimerRead>
a0005714:	b4 10 20 00 	clr  %i2
a0005718:	b2 10 20 00 	clr  %i1
a000571c:	d0 27 20 08 	st  %o0, [ %i4 + 8 ]
a0005720:	39 28 00 0f 	sethi  %hi(0xa0003c00), %i4
a0005724:	40 00 01 ed 	call  a0005ed8 <CALLBACK_Run>
a0005728:	91 ef 23 d0 	restore  %i4, 0x3d0, %o0
a000572c:	81 c7 e0 08 	ret 
a0005730:	81 e8 00 00 	restore 

a0005734 <STATSMON_FpgaRegisterRead>:
a0005734:	9d e3 bf e0 	save  %sp, -32, %sp
a0005738:	c4 16 00 00 	lduh  [ %i0 ], %g2
a000573c:	c2 16 20 02 	lduh  [ %i0 + 2 ], %g1
a0005740:	82 58 80 01 	smul  %g2, %g1, %g1
a0005744:	c6 06 60 04 	ld  [ %i1 + 4 ], %g3
a0005748:	f0 00 40 03 	ld  [ %g1 + %g3 ], %i0
a000574c:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0005750:	80 88 60 01 	btst  1, %g1
a0005754:	32 80 00 02 	bne,a   a000575c <STATSMON_FpgaRegisterRead+0x28>
a0005758:	b0 06 00 1a 	add  %i0, %i2, %i0
a000575c:	80 a6 e0 00 	cmp  %i3, 0
a0005760:	02 80 00 04 	be  a0005770 <STATSMON_FpgaRegisterRead+0x3c>
a0005764:	92 10 00 18 	mov  %i0, %o1
a0005768:	9f c6 c0 00 	call  %i3
a000576c:	90 10 00 1c 	mov  %i4, %o0
a0005770:	81 c7 e0 08 	ret 
a0005774:	81 e8 00 00 	restore 

a0005778 <StatsMonGetStatValue>:
a0005778:	c2 02 00 00 	ld  [ %o0 ], %g1
a000577c:	c4 08 60 01 	ldub  [ %g1 + 1 ], %g2
a0005780:	80 a0 80 09 	cmp  %g2, %o1
a0005784:	08 80 00 14 	bleu  a00057d4 <StatsMonGetStatValue+0x5c>
a0005788:	90 10 20 00 	clr  %o0
a000578c:	c6 08 40 00 	ldub  [ %g1 ], %g3
a0005790:	80 a0 e0 02 	cmp  %g3, 2
a0005794:	02 80 00 09 	be  a00057b8 <StatsMonGetStatValue+0x40>
a0005798:	80 a0 e0 04 	cmp  %g3, 4
a000579c:	02 80 00 0b 	be  a00057c8 <StatsMonGetStatValue+0x50>
a00057a0:	80 a0 e0 01 	cmp  %g3, 1
a00057a4:	12 80 00 0c 	bne  a00057d4 <StatsMonGetStatValue+0x5c>
a00057a8:	01 00 00 00 	nop 
a00057ac:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
a00057b0:	81 c3 e0 08 	retl 
a00057b4:	d0 08 40 09 	ldub  [ %g1 + %o1 ], %o0
a00057b8:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
a00057bc:	89 2a 60 01 	sll  %o1, 1, %g4
a00057c0:	81 c3 e0 08 	retl 
a00057c4:	d0 10 40 04 	lduh  [ %g1 + %g4 ], %o0
a00057c8:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
a00057cc:	93 2a 60 02 	sll  %o1, 2, %o1
a00057d0:	d0 00 40 09 	ld  [ %g1 + %o1 ], %o0
a00057d4:	81 c3 e0 08 	retl 
a00057d8:	01 00 00 00 	nop 

a00057dc <StatsScheduler>:
a00057dc:	9d e3 bf e0 	save  %sp, -32, %sp
a00057e0:	05 28 40 10 	sethi  %hi(0xa1004000), %g2
a00057e4:	d2 08 a0 4c 	ldub  [ %g2 + 0x4c ], %o1	! a100404c <statsContext>
a00057e8:	9a 10 a0 4c 	or  %g2, 0x4c, %o5
a00057ec:	88 10 20 00 	clr  %g4
a00057f0:	82 10 20 00 	clr  %g1
a00057f4:	ba 10 00 0d 	mov  %o5, %i5
a00057f8:	80 a1 00 09 	cmp  %g4, %o1
a00057fc:	36 80 00 0d 	bge,a   a0005830 <StatsScheduler+0x54>
a0005800:	82 08 60 ff 	and  %g1, 0xff, %g1
a0005804:	c6 0b 60 12 	ldub  [ %o5 + 0x12 ], %g3
a0005808:	80 88 e0 01 	btst  1, %g3
a000580c:	02 80 00 07 	be  a0005828 <StatsScheduler+0x4c>
a0005810:	88 01 20 01 	inc  %g4
a0005814:	d4 0b 60 11 	ldub  [ %o5 + 0x11 ], %o2
a0005818:	96 1a a0 ff 	xor  %o2, 0xff, %o3
a000581c:	80 a0 00 0b 	cmp  %g0, %o3
a0005820:	98 40 20 00 	addx  %g0, 0, %o4
a0005824:	82 03 00 01 	add  %o4, %g1, %g1
a0005828:	10 bf ff f4 	b  a00057f8 <StatsScheduler+0x1c>
a000582c:	9a 03 60 10 	add  %o5, 0x10, %o5
a0005830:	80 a0 60 01 	cmp  %g1, 1
a0005834:	08 80 00 06 	bleu  a000584c <StatsScheduler+0x70>
a0005838:	80 a0 60 00 	cmp  %g1, 0
a000583c:	11 3e 4b 41 	sethi  %hi(0xf92d0400), %o0
a0005840:	92 10 00 01 	mov  %g1, %o1
a0005844:	40 00 1d d3 	call  a000cf90 <_iassert>
a0005848:	90 12 23 07 	or  %o0, 0x307, %o0
a000584c:	12 80 00 0a 	bne  a0005874 <StatsScheduler+0x98>
a0005850:	01 00 00 00 	nop 
a0005854:	40 00 00 0a 	call  a000587c <StatsRun>
a0005858:	d0 0f 60 01 	ldub  [ %i5 + 1 ], %o0
a000585c:	80 a2 20 00 	cmp  %o0, 0
a0005860:	12 80 00 05 	bne  a0005874 <StatsScheduler+0x98>
a0005864:	01 00 00 00 	nop 
a0005868:	f2 0f 60 01 	ldub  [ %i5 + 1 ], %i1
a000586c:	40 00 00 04 	call  a000587c <StatsRun>
a0005870:	91 e8 20 00 	restore  %g0, 0, %o0
a0005874:	81 c7 e0 08 	ret 
a0005878:	81 e8 00 00 	restore 

a000587c <StatsRun>:
a000587c:	9d e3 bf d8 	save  %sp, -40, %sp
a0005880:	3b 3e 4b 40 	sethi  %hi(0xf92d0000), %i5
a0005884:	92 10 00 18 	mov  %i0, %o1
a0005888:	ba 17 62 01 	or  %i5, 0x201, %i5
a000588c:	31 28 40 10 	sethi  %hi(0xa1004000), %i0
a0005890:	b0 16 20 4c 	or  %i0, 0x4c, %i0	! a100404c <statsContext>
a0005894:	80 a2 40 19 	cmp  %o1, %i1
a0005898:	1a 80 00 1e 	bcc  a0005910 <StatsRun+0x94>
a000589c:	b8 02 60 01 	add  %o1, 1, %i4
a00058a0:	85 2f 20 04 	sll  %i4, 4, %g2
a00058a4:	82 06 00 02 	add  %i0, %g2, %g1
a00058a8:	c6 08 60 02 	ldub  [ %g1 + 2 ], %g3
a00058ac:	80 88 e0 01 	btst  1, %g3
a00058b0:	22 bf ff f9 	be,a   a0005894 <StatsRun+0x18>
a00058b4:	92 0f 20 ff 	and  %i4, 0xff, %o1
a00058b8:	c8 0e 00 02 	ldub  [ %i0 + %g2 ], %g4
a00058bc:	80 a1 20 00 	cmp  %g4, 0
a00058c0:	32 bf ff f5 	bne,a   a0005894 <StatsRun+0x18>
a00058c4:	92 0f 20 ff 	and  %i4, 0xff, %o1
a00058c8:	d0 08 60 01 	ldub  [ %g1 + 1 ], %o0
a00058cc:	80 a2 20 ff 	cmp  %o0, 0xff
a00058d0:	12 80 00 0c 	bne  a0005900 <StatsRun+0x84>
a00058d4:	01 00 00 00 	nop 
a00058d8:	c0 28 60 01 	clrb  [ %g1 + 1 ]
a00058dc:	93 2a 60 04 	sll  %o1, 4, %o1
a00058e0:	f8 2e 20 01 	stb  %i4, [ %i0 + 1 ]
a00058e4:	94 06 00 09 	add  %i0, %o1, %o2
a00058e8:	c2 02 a0 0c 	ld  [ %o2 + 0xc ], %g1
a00058ec:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a00058f0:	40 00 01 57 	call  a0005e4c <CALLBACK_Schedule>
a00058f4:	90 07 bf fc 	add  %fp, -4, %o0
a00058f8:	10 80 00 07 	b  a0005914 <StatsRun+0x98>
a00058fc:	82 10 20 01 	mov  1, %g1
a0005900:	7f ff ec b1 	call  a0000bc4 <_ilog>
a0005904:	90 10 00 1d 	mov  %i5, %o0
a0005908:	10 bf ff e3 	b  a0005894 <StatsRun+0x18>
a000590c:	92 0f 20 ff 	and  %i4, 0xff, %o1
a0005910:	82 10 20 00 	clr  %g1
a0005914:	b0 08 60 01 	and  %g1, 1, %i0
a0005918:	81 c7 e0 08 	ret 
a000591c:	81 e8 00 00 	restore 

a0005920 <StatsMonGroupGetStatValue>:
a0005920:	9d e3 bf e0 	save  %sp, -32, %sp
a0005924:	fa 06 00 00 	ld  [ %i0 ], %i5
a0005928:	f8 0e 20 09 	ldub  [ %i0 + 9 ], %i4
a000592c:	92 10 00 1c 	mov  %i4, %o1
a0005930:	40 00 00 73 	call  a0005afc <getParamsPtr.isra.0.lto_priv.338>
a0005934:	90 10 00 1d 	mov  %i5, %o0
a0005938:	92 10 00 1c 	mov  %i4, %o1
a000593c:	b6 10 00 08 	mov  %o0, %i3
a0005940:	7f ff ff 8e 	call  a0005778 <StatsMonGetStatValue>
a0005944:	90 10 00 18 	mov  %i0, %o0
a0005948:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a000594c:	94 10 00 08 	mov  %o0, %o2
a0005950:	98 10 00 18 	mov  %i0, %o4
a0005954:	17 28 00 16 	sethi  %hi(0xa0005800), %o3
a0005958:	92 10 00 1b 	mov  %i3, %o1
a000595c:	96 12 e1 70 	or  %o3, 0x170, %o3
a0005960:	9f c0 40 00 	call  %g1
a0005964:	90 07 60 14 	add  %i5, 0x14, %o0
a0005968:	81 c7 e0 08 	ret 
a000596c:	81 e8 00 00 	restore 

a0005970 <StatsMonGroupStatValueCallback>:
a0005970:	9d e3 bf d8 	save  %sp, -40, %sp
a0005974:	f6 0e 20 09 	ldub  [ %i0 + 9 ], %i3
a0005978:	92 10 00 1b 	mov  %i3, %o1
a000597c:	7f ff ff 7f 	call  a0005778 <StatsMonGetStatValue>
a0005980:	90 10 00 18 	mov  %i0, %o0
a0005984:	c2 0e 20 0a 	ldub  [ %i0 + 0xa ], %g1
a0005988:	80 88 60 01 	btst  1, %g1
a000598c:	02 80 00 55 	be  a0005ae0 <StatsMonGroupStatValueCallback+0x170>
a0005990:	ba 10 00 08 	mov  %o0, %i5
a0005994:	92 10 00 1b 	mov  %i3, %o1
a0005998:	f8 06 00 00 	ld  [ %i0 ], %i4
a000599c:	40 00 00 58 	call  a0005afc <getParamsPtr.isra.0.lto_priv.338>
a00059a0:	90 10 00 1c 	mov  %i4, %o0
a00059a4:	d2 0a 00 00 	ldub  [ %o0 ], %o1
a00059a8:	82 0a 60 0c 	and  %o1, 0xc, %g1
a00059ac:	80 a0 60 00 	cmp  %g1, 0
a00059b0:	02 80 00 0d 	be  a00059e4 <StatsMonGroupStatValueCallback+0x74>
a00059b4:	80 8a 60 02 	btst  2, %o1
a00059b8:	84 0a 60 ff 	and  %o1, 0xff, %g2
a00059bc:	80 88 a0 04 	btst  4, %g2
a00059c0:	02 80 00 04 	be  a00059d0 <StatsMonGroupStatValueCallback+0x60>
a00059c4:	80 a6 60 01 	cmp  %i1, 1
a00059c8:	02 80 00 0e 	be  a0005a00 <StatsMonGroupStatValueCallback+0x90>
a00059cc:	82 10 20 01 	mov  1, %g1
a00059d0:	83 30 a0 03 	srl  %g2, 3, %g1
a00059d4:	80 a0 00 19 	cmp  %g0, %i1
a00059d8:	86 60 3f ff 	subx  %g0, -1, %g3
a00059dc:	10 80 00 09 	b  a0005a00 <StatsMonGroupStatValueCallback+0x90>
a00059e0:	82 08 40 03 	and  %g1, %g3, %g1
a00059e4:	12 80 00 05 	bne  a00059f8 <StatsMonGroupStatValueCallback+0x88>
a00059e8:	82 1f 40 19 	xor  %i5, %i1, %g1
a00059ec:	80 a0 00 01 	cmp  %g0, %g1
a00059f0:	10 80 00 04 	b  a0005a00 <StatsMonGroupStatValueCallback+0x90>
a00059f4:	82 40 20 00 	addx  %g0, 0, %g1
a00059f8:	80 a0 00 01 	cmp  %g0, %g1
a00059fc:	82 60 3f ff 	subx  %g0, -1, %g1
a0005a00:	80 88 60 ff 	btst  0xff, %g1
a0005a04:	22 80 00 21 	be,a   a0005a88 <StatsMonGroupStatValueCallback+0x118>
a0005a08:	c2 0e 20 09 	ldub  [ %i0 + 9 ], %g1
a0005a0c:	d6 0a 20 02 	ldub  [ %o0 + 2 ], %o3
a0005a10:	d4 0a 20 01 	ldub  [ %o0 + 1 ], %o2
a0005a14:	d0 17 20 14 	lduh  [ %i4 + 0x14 ], %o0
a0005a18:	98 10 00 19 	mov  %i1, %o4
a0005a1c:	40 00 1e fa 	call  a000d604 <StatsMonPrintValue.isra.2.lto_priv.337>
a0005a20:	92 0a 60 ff 	and  %o1, 0xff, %o1
a0005a24:	c8 06 00 00 	ld  [ %i0 ], %g4
a0005a28:	c2 0e 20 09 	ldub  [ %i0 + 9 ], %g1
a0005a2c:	d0 09 20 01 	ldub  [ %g4 + 1 ], %o0
a0005a30:	80 a0 40 08 	cmp  %g1, %o0
a0005a34:	3a 80 00 16 	bcc,a   a0005a8c <StatsMonGroupStatValueCallback+0x11c>
a0005a38:	82 00 60 01 	inc  %g1
a0005a3c:	d4 09 00 00 	ldub  [ %g4 ], %o2
a0005a40:	80 a2 a0 02 	cmp  %o2, 2
a0005a44:	02 80 00 09 	be  a0005a68 <StatsMonGroupStatValueCallback+0xf8>
a0005a48:	80 a2 a0 04 	cmp  %o2, 4
a0005a4c:	02 80 00 0b 	be  a0005a78 <StatsMonGroupStatValueCallback+0x108>
a0005a50:	80 a2 a0 01 	cmp  %o2, 1
a0005a54:	32 80 00 0e 	bne,a   a0005a8c <StatsMonGroupStatValueCallback+0x11c>
a0005a58:	82 00 60 01 	inc  %g1
a0005a5c:	d6 01 20 10 	ld  [ %g4 + 0x10 ], %o3
a0005a60:	10 80 00 09 	b  a0005a84 <StatsMonGroupStatValueCallback+0x114>
a0005a64:	f2 2a c0 01 	stb  %i1, [ %o3 + %g1 ]
a0005a68:	da 01 20 10 	ld  [ %g4 + 0x10 ], %o5
a0005a6c:	83 28 60 01 	sll  %g1, 1, %g1
a0005a70:	10 80 00 05 	b  a0005a84 <StatsMonGroupStatValueCallback+0x114>
a0005a74:	f2 33 40 01 	sth  %i1, [ %o5 + %g1 ]
a0005a78:	d8 01 20 10 	ld  [ %g4 + 0x10 ], %o4
a0005a7c:	83 28 60 02 	sll  %g1, 2, %g1
a0005a80:	f2 23 00 01 	st  %i1, [ %o4 + %g1 ]
a0005a84:	c2 0e 20 09 	ldub  [ %i0 + 9 ], %g1
a0005a88:	82 00 60 01 	inc  %g1
a0005a8c:	c2 2e 20 09 	stb  %g1, [ %i0 + 9 ]
a0005a90:	82 08 60 ff 	and  %g1, 0xff, %g1
a0005a94:	de 06 00 00 	ld  [ %i0 ], %o7
a0005a98:	f2 0b e0 01 	ldub  [ %o7 + 1 ], %i1
a0005a9c:	80 a0 40 19 	cmp  %g1, %i1
a0005aa0:	3a 80 00 08 	bcc,a   a0005ac0 <StatsMonGroupStatValueCallback+0x150>
a0005aa4:	f6 06 20 0c 	ld  [ %i0 + 0xc ], %i3
a0005aa8:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a0005aac:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a0005ab0:	40 00 00 e7 	call  a0005e4c <CALLBACK_Schedule>
a0005ab4:	90 07 bf fc 	add  %fp, -4, %o0
a0005ab8:	81 c7 e0 08 	ret 
a0005abc:	81 e8 00 00 	restore 
a0005ac0:	80 a6 e0 00 	cmp  %i3, 0
a0005ac4:	02 80 00 08 	be  a0005ae4 <StatsMonGroupStatValueCallback+0x174>
a0005ac8:	82 10 3f ff 	mov  -1, %g1
a0005acc:	c2 0e 20 0a 	ldub  [ %i0 + 0xa ], %g1
a0005ad0:	82 08 7f fe 	and  %g1, -2, %g1
a0005ad4:	9f c6 c0 00 	call  %i3
a0005ad8:	c2 2e 20 0a 	stb  %g1, [ %i0 + 0xa ]
a0005adc:	c0 26 20 0c 	clr  [ %i0 + 0xc ]
a0005ae0:	82 10 3f ff 	mov  -1, %g1
a0005ae4:	c2 2e 20 09 	stb  %g1, [ %i0 + 9 ]
a0005ae8:	c2 06 00 00 	ld  [ %i0 ], %g1
a0005aec:	c2 08 60 02 	ldub  [ %g1 + 2 ], %g1
a0005af0:	c2 2e 20 08 	stb  %g1, [ %i0 + 8 ]
a0005af4:	7f ff ff 3a 	call  a00057dc <StatsScheduler>
a0005af8:	81 e8 00 00 	restore 

a0005afc <getParamsPtr.isra.0.lto_priv.338>:
a0005afc:	9d e3 bf e0 	save  %sp, -32, %sp
a0005b00:	c2 0e 20 03 	ldub  [ %i0 + 3 ], %g1
a0005b04:	80 a0 60 02 	cmp  %g1, 2
a0005b08:	02 80 00 12 	be  a0005b50 <getParamsPtr.isra.0.lto_priv.338+0x54>
a0005b0c:	f0 06 20 04 	ld  [ %i0 + 4 ], %i0
a0005b10:	80 a0 60 02 	cmp  %g1, 2
a0005b14:	18 80 00 08 	bgu  a0005b34 <getParamsPtr.isra.0.lto_priv.338+0x38>
a0005b18:	80 a0 60 03 	cmp  %g1, 3
a0005b1c:	85 2e 60 03 	sll  %i1, 3, %g2
a0005b20:	80 a0 60 00 	cmp  %g1, 0
a0005b24:	02 80 00 13 	be  a0005b70 <getParamsPtr.isra.0.lto_priv.338+0x74>
a0005b28:	b0 06 00 02 	add  %i0, %g2, %i0
a0005b2c:	10 80 00 15 	b  a0005b80 <getParamsPtr.isra.0.lto_priv.338+0x84>
a0005b30:	11 3e 0b 41 	sethi  %hi(0xf82d0400), %o0
a0005b34:	02 80 00 0c 	be  a0005b64 <getParamsPtr.isra.0.lto_priv.338+0x68>
a0005b38:	80 a0 60 04 	cmp  %g1, 4
a0005b3c:	12 80 00 10 	bne  a0005b7c <getParamsPtr.isra.0.lto_priv.338+0x80>
a0005b40:	87 2e 60 01 	sll  %i1, 1, %g3
a0005b44:	83 2e 60 03 	sll  %i1, 3, %g1
a0005b48:	10 80 00 09 	b  a0005b6c <getParamsPtr.isra.0.lto_priv.338+0x70>
a0005b4c:	b2 20 40 03 	sub  %g1, %g3, %i1
a0005b50:	83 2e 60 01 	sll  %i1, 1, %g1
a0005b54:	89 2e 60 04 	sll  %i1, 4, %g4
a0005b58:	82 21 00 01 	sub  %g4, %g1, %g1
a0005b5c:	10 80 00 05 	b  a0005b70 <getParamsPtr.isra.0.lto_priv.338+0x74>
a0005b60:	b0 06 00 01 	add  %i0, %g1, %i0
a0005b64:	83 2e 60 02 	sll  %i1, 2, %g1
a0005b68:	b2 00 40 19 	add  %g1, %i1, %i1
a0005b6c:	b0 06 00 19 	add  %i0, %i1, %i0
a0005b70:	80 a6 20 00 	cmp  %i0, 0
a0005b74:	12 80 00 05 	bne  a0005b88 <getParamsPtr.isra.0.lto_priv.338+0x8c>
a0005b78:	01 00 00 00 	nop 
a0005b7c:	11 3e 0b 41 	sethi  %hi(0xf82d0400), %o0
a0005b80:	40 00 1d 04 	call  a000cf90 <_iassert>
a0005b84:	90 12 22 07 	or  %o0, 0x207, %o0	! f82d0607 <curr_flash_pos+0x37873bdf>
a0005b88:	81 c7 e0 08 	ret 
a0005b8c:	81 e8 00 00 	restore 

a0005b90 <UTIL_timingProfileStopTimer>:
a0005b90:	9d e3 bf e0 	save  %sp, -32, %sp
a0005b94:	80 a6 20 0f 	cmp  %i0, 0xf
a0005b98:	08 80 00 06 	bleu  a0005bb0 <UTIL_timingProfileStopTimer+0x20>
a0005b9c:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a0005ba0:	07 3e 47 03 	sethi  %hi(0xf91c0c00), %g3
a0005ba4:	92 10 00 18 	mov  %i0, %o1
a0005ba8:	40 00 1c fa 	call  a000cf90 <_iassert>
a0005bac:	90 10 e0 07 	or  %g3, 7, %o0
a0005bb0:	b7 2e 20 05 	sll  %i0, 5, %i3
a0005bb4:	82 10 62 64 	or  %g1, 0x264, %g1
a0005bb8:	84 00 40 1b 	add  %g1, %i3, %g2
a0005bbc:	c6 08 a0 1d 	ldub  [ %g2 + 0x1d ], %g3
a0005bc0:	80 a0 e0 00 	cmp  %g3, 0
a0005bc4:	02 80 00 25 	be  a0005c58 <UTIL_timingProfileStopTimer+0xc8>
a0005bc8:	b8 10 00 01 	mov  %g1, %i4
a0005bcc:	7f ff f4 a7 	call  a0002e68 <LEON_TimerRead>
a0005bd0:	fa 00 a0 08 	ld  [ %g2 + 8 ], %i5
a0005bd4:	80 a7 40 08 	cmp  %i5, %o0
a0005bd8:	1a 80 00 05 	bcc  a0005bec <UTIL_timingProfileStopTimer+0x5c>
a0005bdc:	88 10 00 1d 	mov  %i5, %g4
a0005be0:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0005be4:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a0005be8:	88 07 40 01 	add  %i5, %g1, %g4
a0005bec:	90 a1 00 08 	subcc  %g4, %o0, %o0
a0005bf0:	22 80 00 02 	be,a   a0005bf8 <UTIL_timingProfileStopTimer+0x68>
a0005bf4:	90 10 20 01 	mov  1, %o0
a0005bf8:	82 07 00 1b 	add  %i4, %i3, %g1
a0005bfc:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a0005c00:	80 a2 00 09 	cmp  %o0, %o1
a0005c04:	38 80 00 02 	bgu,a   a0005c0c <UTIL_timingProfileStopTimer+0x7c>
a0005c08:	d0 20 60 04 	st  %o0, [ %g1 + 4 ]
a0005c0c:	c2 07 00 1b 	ld  [ %i4 + %i3 ], %g1
a0005c10:	80 a2 00 01 	cmp  %o0, %g1
a0005c14:	0a 80 00 04 	bcs  a0005c24 <UTIL_timingProfileStopTimer+0x94>
a0005c18:	80 a0 60 00 	cmp  %g1, 0
a0005c1c:	12 80 00 04 	bne  a0005c2c <UTIL_timingProfileStopTimer+0x9c>
a0005c20:	94 07 00 1b 	add  %i4, %i3, %o2
a0005c24:	d0 27 00 1b 	st  %o0, [ %i4 + %i3 ]
a0005c28:	94 07 00 1b 	add  %i4, %i3, %o2
a0005c2c:	d6 0a a0 1c 	ldub  [ %o2 + 0x1c ], %o3
a0005c30:	98 02 e0 01 	add  %o3, 1, %o4
a0005c34:	b1 2e 20 03 	sll  %i0, 3, %i0
a0005c38:	9a 0b 20 03 	and  %o4, 3, %o5
a0005c3c:	c0 2a a0 1d 	clrb  [ %o2 + 0x1d ]
a0005c40:	9e 06 00 0d 	add  %i0, %o5, %o7
a0005c44:	da 2a a0 1c 	stb  %o5, [ %o2 + 0x1c ]
a0005c48:	b6 03 e0 02 	add  %o7, 2, %i3
a0005c4c:	85 2e e0 02 	sll  %i3, 2, %g2
a0005c50:	82 07 00 02 	add  %i4, %g2, %g1
a0005c54:	d0 20 60 04 	st  %o0, [ %g1 + 4 ]
a0005c58:	81 c7 e0 08 	ret 
a0005c5c:	81 e8 00 00 	restore 

a0005c60 <watchdogCallback>:
a0005c60:	9d e3 bf e0 	save  %sp, -32, %sp
a0005c64:	39 28 40 11 	sethi  %hi(0xa1004400), %i4
a0005c68:	7f ff f4 80 	call  a0002e68 <LEON_TimerRead>
a0005c6c:	fa 07 20 68 	ld  [ %i4 + 0x68 ], %i5	! a1004468 <watchdogStart.lto_priv.322>
a0005c70:	80 a7 40 08 	cmp  %i5, %o0
a0005c74:	1a 80 00 05 	bcc  a0005c88 <watchdogCallback+0x28>
a0005c78:	94 10 00 1d 	mov  %i5, %o2
a0005c7c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0005c80:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a0005c84:	94 07 40 01 	add  %i5, %g1, %o2
a0005c88:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
a0005c8c:	d2 00 60 6c 	ld  [ %g1 + 0x6c ], %o1	! a100446c <watchdogTimeout.lto_priv.323>
a0005c90:	86 22 80 08 	sub  %o2, %o0, %g3
a0005c94:	85 2a 60 02 	sll  %o1, 2, %g2
a0005c98:	83 2a 60 07 	sll  %o1, 7, %g1
a0005c9c:	09 00 00 09 	sethi  %hi(0x2400), %g4
a0005ca0:	82 20 40 02 	sub  %g1, %g2, %g1
a0005ca4:	90 11 23 10 	or  %g4, 0x310, %o0
a0005ca8:	82 00 40 09 	add  %g1, %o1, %g1
a0005cac:	83 28 60 03 	sll  %g1, 3, %g1
a0005cb0:	96 00 40 08 	add  %g1, %o0, %o3
a0005cb4:	80 a2 c0 03 	cmp  %o3, %g3
a0005cb8:	1a 80 00 05 	bcc  a0005ccc <watchdogCallback+0x6c>
a0005cbc:	19 3e 87 03 	sethi  %hi(0xfa1c0c00), %o4
a0005cc0:	94 20 c0 01 	sub  %g3, %g1, %o2
a0005cc4:	7f ff eb c0 	call  a0000bc4 <_ilog>
a0005cc8:	90 13 23 06 	or  %o4, 0x306, %o0
a0005ccc:	7f ff f4 67 	call  a0002e68 <LEON_TimerRead>
a0005cd0:	01 00 00 00 	nop 
a0005cd4:	d0 27 20 68 	st  %o0, [ %i4 + 0x68 ]
a0005cd8:	81 c7 e0 08 	ret 
a0005cdc:	81 e8 00 00 	restore 

a0005ce0 <TIMING_TimerRegisterHandler>:
a0005ce0:	9d e3 bf e0 	save  %sp, -32, %sp
a0005ce4:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0005ce8:	d2 0f 62 15 	ldub  [ %i5 + 0x215 ], %o1	! a1007215 <timersInUse.1438.lto_priv.320>
a0005cec:	80 a2 60 38 	cmp  %o1, 0x38
a0005cf0:	08 80 00 06 	bleu  a0005d08 <TIMING_TimerRegisterHandler+0x28>
a0005cf4:	96 10 00 18 	mov  %i0, %o3
a0005cf8:	17 3e 87 00 	sethi  %hi(0xfa1c0000), %o3
a0005cfc:	94 10 00 18 	mov  %i0, %o2
a0005d00:	40 00 1c a4 	call  a000cf90 <_iassert>
a0005d04:	90 12 e0 07 	or  %o3, 7, %o0
a0005d08:	94 10 20 39 	mov  0x39, %o2
a0005d0c:	11 3e c7 00 	sethi  %hi(0xfb1c0000), %o0
a0005d10:	7f ff eb ad 	call  a0000bc4 <_ilog>
a0005d14:	90 12 21 06 	or  %o0, 0x106, %o0	! fb1c0106 <curr_flash_pos+0x3a7636de>
a0005d18:	c4 0f 62 15 	ldub  [ %i5 + 0x215 ], %g2
a0005d1c:	82 08 a0 ff 	and  %g2, 0xff, %g1
a0005d20:	86 00 a0 01 	add  %g2, 1, %g3
a0005d24:	83 28 60 04 	sll  %g1, 4, %g1
a0005d28:	09 28 40 11 	sethi  %hi(0xa1004400), %g4
a0005d2c:	c6 2f 62 15 	stb  %g3, [ %i5 + 0x215 ]
a0005d30:	92 11 20 70 	or  %g4, 0x70, %o1
a0005d34:	f0 22 40 01 	st  %i0, [ %o1 + %g1 ]
a0005d38:	b0 02 40 01 	add  %o1, %g1, %i0
a0005d3c:	c0 2e 20 0c 	clrb  [ %i0 + 0xc ]
a0005d40:	f2 2e 20 0d 	stb  %i1, [ %i0 + 0xd ]
a0005d44:	f4 26 20 04 	st  %i2, [ %i0 + 4 ]
a0005d48:	81 c7 e0 08 	ret 
a0005d4c:	81 e8 00 00 	restore 

a0005d50 <_TIMING_AssertNullPointer.lto_priv.865>:
a0005d50:	9d e3 bf e0 	save  %sp, -32, %sp
a0005d54:	11 3e 47 01 	sethi  %hi(0xf91c0400), %o0
a0005d58:	92 10 00 18 	mov  %i0, %o1
a0005d5c:	40 00 1c 8d 	call  a000cf90 <_iassert>
a0005d60:	90 12 22 07 	or  %o0, 0x207, %o0
a0005d64:	01 00 00 00 	nop 

a0005d68 <callBackTask>:
a0005d68:	9d e3 bf e0 	save  %sp, -32, %sp
a0005d6c:	83 48 00 00 	rd  %psr, %g1
a0005d70:	84 10 6f 00 	or  %g1, 0xf00, %g2
a0005d74:	81 88 00 02 	wr  %g2, %psr
a0005d78:	01 00 00 00 	nop 
a0005d7c:	01 00 00 00 	nop 
a0005d80:	01 00 00 00 	nop 
a0005d84:	07 28 40 16 	sethi  %hi(0xa1005800), %g3
a0005d88:	fa 08 e3 fa 	ldub  [ %g3 + 0x3fa ], %i5	! a1005bfa <callbackList.lto_priv.319+0x6>
a0005d8c:	80 a7 60 ff 	cmp  %i5, 0xff
a0005d90:	02 80 00 24 	be  a0005e20 <callBackTask+0xb8>
a0005d94:	b8 08 6f 00 	and  %g1, 0xf00, %i4
a0005d98:	83 2f 60 04 	sll  %i5, 4, %g1
a0005d9c:	89 2f 60 02 	sll  %i5, 2, %g4
a0005da0:	90 01 00 01 	add  %g4, %g1, %o0
a0005da4:	03 28 40 12 	sethi  %hi(0xa1004800), %g1
a0005da8:	82 10 60 08 	or  %g1, 8, %g1	! a1004808 <callbackArray.lto_priv.315>
a0005dac:	92 10 00 1d 	mov  %i5, %o1
a0005db0:	b6 02 00 01 	add  %o0, %g1, %i3
a0005db4:	f4 02 00 01 	ld  [ %o0 + %g1 ], %i2
a0005db8:	f2 06 e0 04 	ld  [ %i3 + 4 ], %i1
a0005dbc:	90 10 20 03 	mov  3, %o0
a0005dc0:	40 00 00 5e 	call  a0005f38 <CALLBACK_RemoveCallbackFromQueue>
a0005dc4:	f0 06 e0 08 	ld  [ %i3 + 8 ], %i0
a0005dc8:	c2 0e e0 12 	ldub  [ %i3 + 0x12 ], %g1
a0005dcc:	92 10 00 1d 	mov  %i5, %o1
a0005dd0:	80 88 60 01 	btst  1, %g1
a0005dd4:	12 80 00 03 	bne  a0005de0 <callBackTask+0x78>
a0005dd8:	90 10 20 02 	mov  2, %o0
a0005ddc:	90 10 20 01 	mov  1, %o0
a0005de0:	40 00 00 a3 	call  a000606c <CALLBACK_Enqueue.lto_priv.271>
a0005de4:	01 00 00 00 	nop 
a0005de8:	83 48 00 00 	rd  %psr, %g1
a0005dec:	82 08 70 ff 	and  %g1, -3841, %g1
a0005df0:	82 17 00 01 	or  %i4, %g1, %g1
a0005df4:	81 88 00 01 	wr  %g1, %psr
a0005df8:	01 00 00 00 	nop 
a0005dfc:	01 00 00 00 	nop 
a0005e00:	01 00 00 00 	nop 
a0005e04:	92 10 00 18 	mov  %i0, %o1
a0005e08:	90 10 00 19 	mov  %i1, %o0
a0005e0c:	9f c6 80 00 	call  %i2
a0005e10:	b0 10 20 01 	mov  1, %i0
a0005e14:	b0 0e 20 01 	and  %i0, 1, %i0
a0005e18:	81 c7 e0 08 	ret 
a0005e1c:	81 e8 00 00 	restore 
a0005e20:	83 48 00 00 	rd  %psr, %g1
a0005e24:	82 08 70 ff 	and  %g1, -3841, %g1
a0005e28:	82 17 00 01 	or  %i4, %g1, %g1
a0005e2c:	81 88 00 01 	wr  %g1, %psr
a0005e30:	01 00 00 00 	nop 
a0005e34:	01 00 00 00 	nop 
a0005e38:	01 00 00 00 	nop 
a0005e3c:	b0 10 20 00 	clr  %i0	! 0 <__lex_srodata_size>
a0005e40:	b0 0e 20 01 	and  %i0, 1, %i0
a0005e44:	81 c7 e0 08 	ret 
a0005e48:	81 e8 00 00 	restore 

a0005e4c <CALLBACK_Schedule>:
a0005e4c:	9d e3 bf e0 	save  %sp, -32, %sp
a0005e50:	fa 06 00 00 	ld  [ %i0 ], %i5
a0005e54:	85 37 60 08 	srl  %i5, 8, %g2
a0005e58:	b9 48 00 00 	rd  %psr, %i4
a0005e5c:	82 17 2f 00 	or  %i4, 0xf00, %g1
a0005e60:	81 88 00 01 	wr  %g1, %psr
a0005e64:	01 00 00 00 	nop 
a0005e68:	01 00 00 00 	nop 
a0005e6c:	01 00 00 00 	nop 
a0005e70:	13 28 40 12 	sethi  %hi(0xa1004800), %o1
a0005e74:	b0 08 a0 ff 	and  %g2, 0xff, %i0
a0005e78:	94 12 60 08 	or  %o1, 8, %o2
a0005e7c:	87 2e 20 02 	sll  %i0, 2, %g3
a0005e80:	89 2e 20 04 	sll  %i0, 4, %g4
a0005e84:	90 00 c0 04 	add  %g3, %g4, %o0
a0005e88:	96 02 80 08 	add  %o2, %o0, %o3
a0005e8c:	c2 0a e0 10 	ldub  [ %o3 + 0x10 ], %g1
a0005e90:	80 a0 60 03 	cmp  %g1, 3
a0005e94:	02 80 00 07 	be  a0005eb0 <CALLBACK_Schedule+0x64>
a0005e98:	92 10 00 18 	mov  %i0, %o1
a0005e9c:	40 00 00 27 	call  a0005f38 <CALLBACK_RemoveCallbackFromQueue>
a0005ea0:	90 10 20 02 	mov  2, %o0
a0005ea4:	92 10 00 18 	mov  %i0, %o1
a0005ea8:	40 00 00 71 	call  a000606c <CALLBACK_Enqueue.lto_priv.271>
a0005eac:	90 10 20 03 	mov  3, %o0
a0005eb0:	99 48 00 00 	rd  %psr, %o4
a0005eb4:	9a 0b 30 ff 	and  %o4, -3841, %o5
a0005eb8:	82 0f 2f 00 	and  %i4, 0xf00, %g1
a0005ebc:	82 10 40 0d 	or  %g1, %o5, %g1
a0005ec0:	81 88 00 01 	wr  %g1, %psr
a0005ec4:	01 00 00 00 	nop 
a0005ec8:	01 00 00 00 	nop 
a0005ecc:	01 00 00 00 	nop 
a0005ed0:	81 c7 e0 08 	ret 
a0005ed4:	81 e8 00 00 	restore 

a0005ed8 <CALLBACK_Run>:
a0005ed8:	9d e3 bf e0 	save  %sp, -32, %sp
a0005edc:	bb 48 00 00 	rd  %psr, %i5
a0005ee0:	82 17 6f 00 	or  %i5, 0xf00, %g1
a0005ee4:	81 88 00 01 	wr  %g1, %psr
a0005ee8:	01 00 00 00 	nop 
a0005eec:	01 00 00 00 	nop 
a0005ef0:	01 00 00 00 	nop 
a0005ef4:	94 10 00 1a 	mov  %i2, %o2
a0005ef8:	92 10 00 19 	mov  %i1, %o1
a0005efc:	7f ff fa f6 	call  a0004ad4 <CALLBACK_GetEntry.lto_priv.270>
a0005f00:	90 10 00 18 	mov  %i0, %o0
a0005f04:	92 10 00 08 	mov  %o0, %o1
a0005f08:	40 00 00 59 	call  a000606c <CALLBACK_Enqueue.lto_priv.271>
a0005f0c:	90 10 20 03 	mov  3, %o0
a0005f10:	85 48 00 00 	rd  %psr, %g2
a0005f14:	86 08 b0 ff 	and  %g2, -3841, %g3
a0005f18:	82 0f 6f 00 	and  %i5, 0xf00, %g1
a0005f1c:	82 10 40 03 	or  %g1, %g3, %g1
a0005f20:	81 88 00 01 	wr  %g1, %psr
a0005f24:	01 00 00 00 	nop 
a0005f28:	01 00 00 00 	nop 
a0005f2c:	01 00 00 00 	nop 
a0005f30:	81 c7 e0 08 	ret 
a0005f34:	81 e8 00 00 	restore 

a0005f38 <CALLBACK_RemoveCallbackFromQueue>:
a0005f38:	9d e3 bf e0 	save  %sp, -32, %sp
a0005f3c:	03 28 00 82 	sethi  %hi(0xa0020800), %g1
a0005f40:	85 2e 20 02 	sll  %i0, 2, %g2
a0005f44:	82 10 61 6c 	or  %g1, 0x16c, %g1
a0005f48:	c6 00 40 02 	ld  [ %g1 + %g2 ], %g3
a0005f4c:	fa 08 c0 00 	ldub  [ %g3 ], %i5
a0005f50:	94 10 00 18 	mov  %i0, %o2
a0005f54:	96 10 00 19 	mov  %i1, %o3
a0005f58:	80 a7 60 ff 	cmp  %i5, 0xff
a0005f5c:	02 80 00 0e 	be  a0005f94 <CALLBACK_RemoveCallbackFromQueue+0x5c>
a0005f60:	92 10 22 43 	mov  0x243, %o1
a0005f64:	f8 08 e0 01 	ldub  [ %g3 + 1 ], %i4
a0005f68:	09 28 40 12 	sethi  %hi(0xa1004800), %g4
a0005f6c:	80 a7 40 1c 	cmp  %i5, %i4
a0005f70:	90 11 20 08 	or  %g4, 8, %o0
a0005f74:	b7 2e 60 02 	sll  %i1, 2, %i3
a0005f78:	83 2e 60 04 	sll  %i1, 4, %g1
a0005f7c:	12 80 00 0c 	bne  a0005fac <CALLBACK_RemoveCallbackFromQueue+0x74>
a0005f80:	92 5e 60 14 	smul  %i1, 0x14, %o1
a0005f84:	80 a7 40 19 	cmp  %i5, %i1
a0005f88:	02 80 00 06 	be  a0005fa0 <CALLBACK_RemoveCallbackFromQueue+0x68>
a0005f8c:	82 10 3f ff 	mov  -1, %g1
a0005f90:	92 10 22 48 	mov  0x248, %o1
a0005f94:	11 3e c1 40 	sethi  %hi(0xfb050000), %o0
a0005f98:	40 00 1b fe 	call  a000cf90 <_iassert>
a0005f9c:	90 12 22 07 	or  %o0, 0x207, %o0	! fb050207 <curr_flash_pos+0x3a5f37df>
a0005fa0:	c2 28 e0 01 	stb  %g1, [ %g3 + 1 ]
a0005fa4:	10 80 00 2b 	b  a0006050 <CALLBACK_RemoveCallbackFromQueue+0x118>
a0005fa8:	c2 28 c0 00 	stb  %g1, [ %g3 ]
a0005fac:	80 a7 40 19 	cmp  %i5, %i1
a0005fb0:	12 80 00 0e 	bne  a0005fe8 <CALLBACK_RemoveCallbackFromQueue+0xb0>
a0005fb4:	80 a7 00 19 	cmp  %i4, %i1
a0005fb8:	82 06 c0 01 	add  %i3, %g1, %g1
a0005fbc:	82 02 00 01 	add  %o0, %g1, %g1
a0005fc0:	c2 08 60 0f 	ldub  [ %g1 + 0xf ], %g1
a0005fc4:	c2 28 c0 00 	stb  %g1, [ %g3 ]
a0005fc8:	b8 10 3f ff 	mov  -1, %i4
a0005fcc:	82 08 60 ff 	and  %g1, 0xff, %g1
a0005fd0:	bb 28 60 02 	sll  %g1, 2, %i5
a0005fd4:	83 28 60 04 	sll  %g1, 4, %g1
a0005fd8:	82 07 40 01 	add  %i5, %g1, %g1
a0005fdc:	82 02 00 01 	add  %o0, %g1, %g1
a0005fe0:	10 80 00 1c 	b  a0006050 <CALLBACK_RemoveCallbackFromQueue+0x118>
a0005fe4:	f8 28 60 0e 	stb  %i4, [ %g1 + 0xe ]
a0005fe8:	12 80 00 0c 	bne  a0006018 <CALLBACK_RemoveCallbackFromQueue+0xe0>
a0005fec:	82 02 00 09 	add  %o0, %o1, %g1
a0005ff0:	c2 08 60 0e 	ldub  [ %g1 + 0xe ], %g1
a0005ff4:	c2 28 e0 01 	stb  %g1, [ %g3 + 1 ]
a0005ff8:	82 08 60 ff 	and  %g1, 0xff, %g1
a0005ffc:	86 10 3f ff 	mov  -1, %g3
a0006000:	85 28 60 02 	sll  %g1, 2, %g2
a0006004:	83 28 60 04 	sll  %g1, 4, %g1
a0006008:	82 00 80 01 	add  %g2, %g1, %g1
a000600c:	82 02 00 01 	add  %o0, %g1, %g1
a0006010:	10 80 00 10 	b  a0006050 <CALLBACK_RemoveCallbackFromQueue+0x118>
a0006014:	c6 28 60 0f 	stb  %g3, [ %g1 + 0xf ]
a0006018:	d4 08 60 0e 	ldub  [ %g1 + 0xe ], %o2
a000601c:	c2 08 60 0f 	ldub  [ %g1 + 0xf ], %g1
a0006020:	96 0a a0 ff 	and  %o2, 0xff, %o3
a0006024:	99 2a e0 02 	sll  %o3, 2, %o4
a0006028:	9b 2a e0 04 	sll  %o3, 4, %o5
a000602c:	9e 03 00 0d 	add  %o4, %o5, %o7
a0006030:	b0 02 00 0f 	add  %o0, %o7, %i0
a0006034:	c2 2e 20 0f 	stb  %g1, [ %i0 + 0xf ]
a0006038:	82 08 60 ff 	and  %g1, 0xff, %g1
a000603c:	b3 28 60 02 	sll  %g1, 2, %i1
a0006040:	83 28 60 04 	sll  %g1, 4, %g1
a0006044:	82 06 40 01 	add  %i1, %g1, %g1
a0006048:	82 02 00 01 	add  %o0, %g1, %g1
a000604c:	d4 28 60 0e 	stb  %o2, [ %g1 + 0xe ]
a0006050:	88 02 00 09 	add  %o0, %o1, %g4
a0006054:	82 10 3f ff 	mov  -1, %g1
a0006058:	c0 29 20 10 	clrb  [ %g4 + 0x10 ]
a000605c:	c2 29 20 0e 	stb  %g1, [ %g4 + 0xe ]
a0006060:	c2 29 20 0f 	stb  %g1, [ %g4 + 0xf ]
a0006064:	81 c7 e0 08 	ret 
a0006068:	81 e8 00 00 	restore 

a000606c <CALLBACK_Enqueue.lto_priv.271>:
a000606c:	80 a2 20 01 	cmp  %o0, 1
a0006070:	12 80 00 06 	bne  a0006088 <CALLBACK_Enqueue.lto_priv.271+0x1c>
a0006074:	9b 2a 60 02 	sll  %o1, 2, %o5
a0006078:	05 28 40 1b 	sethi  %hi(0xa1006c00), %g2
a000607c:	c2 10 a1 38 	lduh  [ %g2 + 0x138 ], %g1	! a1006d38 <freeListCount.lto_priv.317>
a0006080:	82 00 60 01 	inc  %g1
a0006084:	c2 30 a1 38 	sth  %g1, [ %g2 + 0x138 ]
a0006088:	03 28 40 12 	sethi  %hi(0xa1004800), %g1
a000608c:	87 2a 60 04 	sll  %o1, 4, %g3
a0006090:	88 10 60 08 	or  %g1, 8, %g4
a0006094:	84 03 40 03 	add  %o5, %g3, %g2
a0006098:	9a 01 00 02 	add  %g4, %g2, %o5
a000609c:	d0 2b 60 10 	stb  %o0, [ %o5 + 0x10 ]
a00060a0:	03 28 00 82 	sethi  %hi(0xa0020800), %g1
a00060a4:	91 2a 20 02 	sll  %o0, 2, %o0
a00060a8:	82 10 61 6c 	or  %g1, 0x16c, %g1
a00060ac:	c6 00 40 08 	ld  [ %g1 + %o0 ], %g3
a00060b0:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
a00060b4:	c2 2b 60 0e 	stb  %g1, [ %o5 + 0xe ]
a00060b8:	82 10 3f ff 	mov  -1, %g1
a00060bc:	c2 2b 60 0f 	stb  %g1, [ %o5 + 0xf ]
a00060c0:	c2 08 c0 00 	ldub  [ %g3 ], %g1
a00060c4:	80 a0 60 ff 	cmp  %g1, 0xff
a00060c8:	32 80 00 04 	bne,a   a00060d8 <CALLBACK_Enqueue.lto_priv.271+0x6c>
a00060cc:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
a00060d0:	10 80 00 07 	b  a00060ec <CALLBACK_Enqueue.lto_priv.271+0x80>
a00060d4:	d2 28 c0 00 	stb  %o1, [ %g3 ]
a00060d8:	9b 28 60 02 	sll  %g1, 2, %o5
a00060dc:	85 28 60 04 	sll  %g1, 4, %g2
a00060e0:	82 03 40 02 	add  %o5, %g2, %g1
a00060e4:	82 01 00 01 	add  %g4, %g1, %g1
a00060e8:	d2 28 60 0f 	stb  %o1, [ %g1 + 0xf ]
a00060ec:	81 c3 e0 08 	retl 
a00060f0:	d2 28 e0 01 	stb  %o1, [ %g3 + 1 ]

a00060f4 <FlashPageWrite>:
a00060f4:	9d e3 bf e0 	save  %sp, -32, %sp
a00060f8:	39 03 ff ff 	sethi  %hi(0xffffc00), %i4
a00060fc:	80 a6 a1 00 	cmp  %i2, 0x100
a0006100:	b8 17 23 ff 	or  %i4, 0x3ff, %i4
a0006104:	08 80 00 06 	bleu  a000611c <FlashPageWrite+0x28>
a0006108:	a2 0e 00 1c 	and  %i0, %i4, %l1
a000610c:	31 3e 43 47 	sethi  %hi(0xf90d1c00), %i0
a0006110:	92 10 00 1a 	mov  %i2, %o1
a0006114:	40 00 1b 9f 	call  a000cf90 <_iassert>
a0006118:	90 16 20 07 	or  %i0, 7, %o0
a000611c:	b7 48 00 00 	rd  %psr, %i3
a0006120:	82 16 ef 00 	or  %i3, 0xf00, %g1
a0006124:	81 88 00 01 	wr  %g1, %psr
a0006128:	01 00 00 00 	nop 
a000612c:	01 00 00 00 	nop 
a0006130:	01 00 00 00 	nop 
a0006134:	21 3f e0 3f 	sethi  %hi(0xff80fc00), %l0
a0006138:	82 10 20 01 	mov  1, %g1
a000613c:	2f 28 40 18 	sethi  %hi(0xa1006000), %l7
a0006140:	25 00 40 00 	sethi  %hi(0x1000000), %l2
a0006144:	27 00 80 00 	sethi  %hi(0x2000000), %l3
a0006148:	a0 14 23 ff 	or  %l0, 0x3ff, %l0
a000614c:	29 00 00 04 	sethi  %hi(0x1000), %l4
a0006150:	2b 20 00 00 	sethi  %hi(0x80000000), %l5
a0006154:	80 a6 a0 00 	cmp  %i2, 0
a0006158:	02 80 00 90 	be  a0006398 <FlashPageWrite+0x2a4>
a000615c:	ac 88 60 ff 	andcc  %g1, 0xff, %l6
a0006160:	02 80 00 28 	be  a0006200 <FlashPageWrite+0x10c>
a0006164:	80 a6 a0 03 	cmp  %i2, 3
a0006168:	7f ff f5 8d 	call  a000379c <SFI_sendEnterExit4ByteAddressMode.lto_priv.339>
a000616c:	90 10 20 01 	mov  1, %o0
a0006170:	7f ff f5 b1 	call  a0003834 <SFI_sendWriteEnable.lto_priv.340>
a0006174:	01 00 00 00 	nop 
a0006178:	c2 05 e3 c8 	ld  [ %l7 + 0x3c8 ], %g1
a000617c:	86 10 20 01 	mov  1, %g3
a0006180:	c6 30 60 10 	sth  %g3, [ %g1 + 0x10 ]
a0006184:	ba 0c 40 1c 	and  %l1, %i4, %i5
a0006188:	c8 00 60 10 	ld  [ %g1 + 0x10 ], %g4
a000618c:	90 09 30 ff 	and  %g4, -3841, %o0
a0006190:	92 12 21 00 	or  %o0, 0x100, %o1
a0006194:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a0006198:	88 10 20 00 	clr  %g4
a000619c:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a00061a0:	96 0a bf 0f 	and  %o2, -241, %o3
a00061a4:	98 12 e0 10 	or  %o3, 0x10, %o4
a00061a8:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a00061ac:	80 a6 a0 03 	cmp  %i2, 3
a00061b0:	da 00 60 10 	ld  [ %g1 + 0x10 ], %o5
a00061b4:	84 0b 7f f0 	and  %o5, -16, %g2
a00061b8:	86 10 a0 01 	or  %g2, 1, %g3
a00061bc:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a00061c0:	28 80 00 02 	bleu,a   a00061c8 <FlashPageWrite+0xd4>
a00061c4:	88 10 00 1a 	mov  %i2, %g4
a00061c8:	de 00 60 14 	ld  [ %g1 + 0x14 ], %o7
a00061cc:	90 13 c0 12 	or  %o7, %l2, %o0
a00061d0:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a00061d4:	92 10 20 02 	mov  2, %o1
a00061d8:	d2 28 60 17 	stb  %o1, [ %g1 + 0x17 ]
a00061dc:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
a00061e0:	96 12 80 13 	or  %o2, %l3, %o3
a00061e4:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a00061e8:	d8 00 60 14 	ld  [ %g1 + 0x14 ], %o4
a00061ec:	9a 0b 00 10 	and  %o4, %l0, %o5
a00061f0:	da 20 60 14 	st  %o5, [ %g1 + 0x14 ]
a00061f4:	c8 28 60 16 	stb  %g4, [ %g1 + 0x16 ]
a00061f8:	fa 20 60 0c 	st  %i5, [ %g1 + 0xc ]
a00061fc:	80 a6 a0 03 	cmp  %i2, 3
a0006200:	08 80 00 13 	bleu  a000624c <FlashPageWrite+0x158>
a0006204:	c6 05 e3 c8 	ld  [ %l7 + 0x3c8 ], %g3
a0006208:	80 8e 60 03 	btst  3, %i1
a000620c:	12 80 00 10 	bne  a000624c <FlashPageWrite+0x158>
a0006210:	82 10 20 00 	clr  %g1
a0006214:	fa 00 e0 24 	ld  [ %g3 + 0x24 ], %i5
a0006218:	85 37 60 19 	srl  %i5, 0x19, %g2
a000621c:	80 88 a0 01 	btst  1, %g2
a0006220:	12 80 00 3e 	bne  a0006318 <FlashPageWrite+0x224>
a0006224:	ba 26 80 01 	sub  %i2, %g1, %i5
a0006228:	c8 06 40 01 	ld  [ %i1 + %g1 ], %g4
a000622c:	c8 20 e0 18 	st  %g4, [ %g3 + 0x18 ]
a0006230:	82 00 60 04 	add  %g1, 4, %g1
a0006234:	9e 26 80 01 	sub  %i2, %g1, %o7
a0006238:	80 a3 e0 03 	cmp  %o7, 3
a000623c:	18 bf ff f6 	bgu  a0006214 <FlashPageWrite+0x120>
a0006240:	ba 26 80 01 	sub  %i2, %g1, %i5
a0006244:	10 80 00 36 	b  a000631c <FlashPageWrite+0x228>
a0006248:	c2 05 e3 c8 	ld  [ %l7 + 0x3c8 ], %g1
a000624c:	fa 05 e3 c8 	ld  [ %l7 + 0x3c8 ], %i5
a0006250:	c2 0f 60 16 	ldub  [ %i5 + 0x16 ], %g1
a0006254:	80 a0 60 00 	cmp  %g1, 0
a0006258:	02 80 00 2a 	be  a0006300 <FlashPageWrite+0x20c>
a000625c:	88 10 00 19 	mov  %i1, %g4
a0006260:	82 10 20 00 	clr  %g1
a0006264:	80 a6 80 01 	cmp  %i2, %g1
a0006268:	28 80 00 2c 	bleu,a   a0006318 <FlashPageWrite+0x224>
a000626c:	ba 26 80 01 	sub  %i2, %g1, %i5
a0006270:	d0 07 60 24 	ld  [ %i5 + 0x24 ], %o0
a0006274:	93 32 20 19 	srl  %o0, 0x19, %o1
a0006278:	80 8a 60 01 	btst  1, %o1
a000627c:	12 80 00 26 	bne  a0006314 <FlashPageWrite+0x220>
a0006280:	94 10 00 01 	mov  %g1, %o2
a0006284:	96 10 20 00 	clr  %o3
a0006288:	98 22 80 01 	sub  %o2, %g1, %o4
a000628c:	80 a3 20 03 	cmp  %o4, 3
a0006290:	18 80 00 08 	bgu  a00062b0 <FlashPageWrite+0x1bc>
a0006294:	80 a2 80 1a 	cmp  %o2, %i2
a0006298:	1a 80 00 06 	bcc  a00062b0 <FlashPageWrite+0x1bc>
a000629c:	9b 2a e0 08 	sll  %o3, 8, %o5
a00062a0:	c4 0e 40 0a 	ldub  [ %i1 + %o2 ], %g2
a00062a4:	94 02 a0 01 	inc  %o2
a00062a8:	10 bf ff f8 	b  a0006288 <FlashPageWrite+0x194>
a00062ac:	96 10 80 0d 	or  %g2, %o5, %o3
a00062b0:	d6 27 60 18 	st  %o3, [ %i5 + 0x18 ]
a00062b4:	10 bf ff ec 	b  a0006264 <FlashPageWrite+0x170>
a00062b8:	82 10 00 0a 	mov  %o2, %g1
a00062bc:	d0 07 60 24 	ld  [ %i5 + 0x24 ], %o0
a00062c0:	93 32 20 19 	srl  %o0, 0x19, %o1
a00062c4:	80 8a 60 01 	btst  1, %o1
a00062c8:	32 80 00 14 	bne,a   a0006318 <FlashPageWrite+0x224>
a00062cc:	ba 26 80 01 	sub  %i2, %g1, %i5
a00062d0:	c2 09 20 01 	ldub  [ %g4 + 1 ], %g1
a00062d4:	da 09 00 00 	ldub  [ %g4 ], %o5
a00062d8:	83 28 60 10 	sll  %g1, 0x10, %g1
a00062dc:	de 09 20 03 	ldub  [ %g4 + 3 ], %o7
a00062e0:	85 2b 60 18 	sll  %o5, 0x18, %g2
a00062e4:	86 00 80 01 	add  %g2, %g1, %g3
a00062e8:	c2 09 20 02 	ldub  [ %g4 + 2 ], %g1
a00062ec:	83 28 60 08 	sll  %g1, 8, %g1
a00062f0:	82 00 c0 01 	add  %g3, %g1, %g1
a00062f4:	82 00 40 0f 	add  %g1, %o7, %g1
a00062f8:	c2 27 60 18 	st  %g1, [ %i5 + 0x18 ]
a00062fc:	88 01 20 04 	add  %g4, 4, %g4
a0006300:	86 26 80 04 	sub  %i2, %g4, %g3
a0006304:	9e 06 40 03 	add  %i1, %g3, %o7
a0006308:	80 a3 e0 03 	cmp  %o7, 3
a000630c:	18 bf ff ec 	bgu  a00062bc <FlashPageWrite+0x1c8>
a0006310:	82 21 00 19 	sub  %g4, %i1, %g1
a0006314:	ba 26 80 01 	sub  %i2, %g1, %i5
a0006318:	c2 05 e3 c8 	ld  [ %l7 + 0x3c8 ], %g1
a000631c:	c8 00 60 34 	ld  [ %g1 + 0x34 ], %g4
a0006320:	94 11 00 14 	or  %g4, %l4, %o2
a0006324:	d4 20 60 34 	st  %o2, [ %g1 + 0x34 ]
a0006328:	80 a5 a0 00 	cmp  %l6, 0
a000632c:	02 80 00 06 	be  a0006344 <FlashPageWrite+0x250>
a0006330:	80 a7 60 00 	cmp  %i5, 0
a0006334:	ec 00 60 14 	ld  [ %g1 + 0x14 ], %l6
a0006338:	96 15 80 15 	or  %l6, %l5, %o3
a000633c:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a0006340:	80 a7 60 00 	cmp  %i5, 0
a0006344:	02 80 00 0a 	be  a000636c <FlashPageWrite+0x278>
a0006348:	01 00 00 00 	nop 
a000634c:	b4 26 80 1d 	sub  %i2, %i5, %i2
a0006350:	82 07 7f ff 	add  %i5, -1, %g1
a0006354:	a2 04 40 1a 	add  %l1, %i2, %l1
a0006358:	80 a0 60 02 	cmp  %g1, 2
a000635c:	08 80 00 0a 	bleu  a0006384 <FlashPageWrite+0x290>
a0006360:	b2 06 40 1a 	add  %i1, %i2, %i1
a0006364:	10 80 00 0b 	b  a0006390 <FlashPageWrite+0x29c>
a0006368:	82 10 20 00 	clr  %g1
a000636c:	d8 00 60 14 	ld  [ %g1 + 0x14 ], %o4
a0006370:	80 a3 20 00 	cmp  %o4, 0
a0006374:	06 bf ff fe 	bl  a000636c <FlashPageWrite+0x278>
a0006378:	01 00 00 00 	nop 
a000637c:	10 bf ff f5 	b  a0006350 <FlashPageWrite+0x25c>
a0006380:	b4 26 80 1d 	sub  %i2, %i5, %i2
a0006384:	40 00 00 0f 	call  a00063c0 <FlashPageWriteComplete>
a0006388:	90 10 00 18 	mov  %i0, %o0
a000638c:	82 10 20 01 	mov  1, %g1
a0006390:	10 bf ff 71 	b  a0006154 <FlashPageWrite+0x60>
a0006394:	b4 10 00 1d 	mov  %i5, %i2
a0006398:	83 48 00 00 	rd  %psr, %g1
a000639c:	82 08 70 ff 	and  %g1, -3841, %g1
a00063a0:	b6 0e ef 00 	and  %i3, 0xf00, %i3
a00063a4:	84 16 c0 01 	or  %i3, %g1, %g2
a00063a8:	81 88 00 02 	wr  %g2, %psr
a00063ac:	01 00 00 00 	nop 
a00063b0:	01 00 00 00 	nop 
a00063b4:	01 00 00 00 	nop 
a00063b8:	40 00 00 02 	call  a00063c0 <FlashPageWriteComplete>
a00063bc:	81 e8 00 00 	restore 

a00063c0 <FlashPageWriteComplete>:
a00063c0:	9d e3 bf e0 	save  %sp, -32, %sp
a00063c4:	39 00 3f ff 	sethi  %hi(0xfffc00), %i4
a00063c8:	7f ff f2 a8 	call  a0002e68 <LEON_TimerRead>
a00063cc:	b2 10 00 18 	mov  %i0, %i1
a00063d0:	37 00 00 04 	sethi  %hi(0x1000), %i3
a00063d4:	ba 10 00 08 	mov  %o0, %i5
a00063d8:	35 28 40 18 	sethi  %hi(0xa1006000), %i2
a00063dc:	b0 17 23 ff 	or  %i4, 0x3ff, %i0
a00063e0:	b6 16 e3 87 	or  %i3, 0x387, %i3
a00063e4:	c2 06 a3 c8 	ld  [ %i2 + 0x3c8 ], %g1
a00063e8:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
a00063ec:	80 a0 60 00 	cmp  %g1, 0
a00063f0:	16 80 00 0e 	bge  a0006428 <FlashPageWriteComplete+0x68>
a00063f4:	01 00 00 00 	nop 
a00063f8:	7f ff f2 9c 	call  a0002e68 <LEON_TimerRead>
a00063fc:	01 00 00 00 	nop 
a0006400:	80 a7 40 08 	cmp  %i5, %o0
a0006404:	1a 80 00 03 	bcc  a0006410 <FlashPageWriteComplete+0x50>
a0006408:	82 10 00 1d 	mov  %i5, %g1
a000640c:	82 07 40 18 	add  %i5, %i0, %g1
a0006410:	82 20 40 08 	sub  %g1, %o0, %g1
a0006414:	80 a0 40 1b 	cmp  %g1, %i3
a0006418:	08 bf ff f4 	bleu  a00063e8 <FlashPageWriteComplete+0x28>
a000641c:	c2 06 a3 c8 	ld  [ %i2 + 0x3c8 ], %g1
a0006420:	10 80 00 1e 	b  a0006498 <FlashPageWriteComplete+0xd8>
a0006424:	92 10 20 c9 	mov  0xc9, %o1
a0006428:	7f ff f2 90 	call  a0002e68 <LEON_TimerRead>
a000642c:	35 28 40 10 	sethi  %hi(0xa1004000), %i2
a0006430:	05 00 3f ff 	sethi  %hi(0xfffc00), %g2
a0006434:	07 00 00 04 	sethi  %hi(0x1000), %g3
a0006438:	ba 10 00 08 	mov  %o0, %i5
a000643c:	b8 10 a3 ff 	or  %g2, 0x3ff, %i4
a0006440:	10 80 00 07 	b  a000645c <FlashPageWriteComplete+0x9c>
a0006444:	b0 10 e3 87 	or  %g3, 0x387, %i0
a0006448:	80 a0 60 00 	cmp  %g1, 0
a000644c:	02 80 00 04 	be  a000645c <FlashPageWriteComplete+0x9c>
a0006450:	01 00 00 00 	nop 
a0006454:	9f c0 40 00 	call  %g1
a0006458:	01 00 00 00 	nop 
a000645c:	7f ff f5 3c 	call  a000394c <SFI_readStatusRegister>
a0006460:	01 00 00 00 	nop 
a0006464:	80 8a 20 01 	btst  1, %o0
a0006468:	02 80 00 17 	be  a00064c4 <FlashPageWriteComplete+0x104>
a000646c:	01 00 00 00 	nop 
a0006470:	7f ff f2 7e 	call  a0002e68 <LEON_TimerRead>
a0006474:	01 00 00 00 	nop 
a0006478:	80 a7 40 08 	cmp  %i5, %o0
a000647c:	1a 80 00 03 	bcc  a0006488 <FlashPageWriteComplete+0xc8>
a0006480:	82 10 00 1d 	mov  %i5, %g1
a0006484:	82 07 40 1c 	add  %i5, %i4, %g1
a0006488:	82 20 40 08 	sub  %g1, %o0, %g1
a000648c:	80 a0 40 18 	cmp  %g1, %i0
a0006490:	08 80 00 05 	bleu  a00064a4 <FlashPageWriteComplete+0xe4>
a0006494:	92 10 20 d3 	mov  0xd3, %o1
a0006498:	11 3e 43 46 	sethi  %hi(0xf90d1800), %o0
a000649c:	40 00 1a bd 	call  a000cf90 <_iassert>
a00064a0:	90 12 23 07 	or  %o0, 0x307, %o0	! f90d1b07 <curr_flash_pos+0x386750df>
a00064a4:	7f ff f5 05 	call  a00038b8 <SFI_readStatusFlags>
a00064a8:	01 00 00 00 	nop 
a00064ac:	80 8a 20 12 	btst  0x12, %o0
a00064b0:	02 bf ff e6 	be  a0006448 <FlashPageWriteComplete+0x88>
a00064b4:	c2 06 a0 18 	ld  [ %i2 + 0x18 ], %g1
a00064b8:	31 3e 43 45 	sethi  %hi(0xf90d1400), %i0
a00064bc:	7f ff e9 c2 	call  a0000bc4 <_ilog>
a00064c0:	81 e8 00 00 	restore 
a00064c4:	81 c7 e0 08 	ret 
a00064c8:	81 e8 00 00 	restore 

a00064cc <FLASHRAW_eraseGeneric>:
a00064cc:	9d e3 bf e0 	save  %sp, -32, %sp
a00064d0:	39 03 ff ff 	sethi  %hi(0xffffc00), %i4
a00064d4:	7f ff f5 43 	call  a00039e0 <SFI_clearStatusFlags>
a00064d8:	37 3f e0 3f 	sethi  %hi(0xff80fc00), %i3
a00064dc:	b5 36 20 10 	srl  %i0, 0x10, %i2
a00064e0:	ba 10 00 18 	mov  %i0, %i5
a00064e4:	b2 06 00 19 	add  %i0, %i1, %i1
a00064e8:	21 28 40 18 	sethi  %hi(0xa1006000), %l0
a00064ec:	b8 17 23 ff 	or  %i4, 0x3ff, %i4
a00064f0:	23 00 40 00 	sethi  %hi(0x1000000), %l1
a00064f4:	25 00 80 00 	sethi  %hi(0x2000000), %l2
a00064f8:	b6 16 e3 ff 	or  %i3, 0x3ff, %i3
a00064fc:	27 00 00 04 	sethi  %hi(0x1000), %l3
a0006500:	29 20 00 00 	sethi  %hi(0x80000000), %l4
a0006504:	80 a7 40 19 	cmp  %i5, %i1
a0006508:	1a 80 00 47 	bcc  a0006624 <FLASHRAW_eraseGeneric+0x158>
a000650c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0006510:	7f ff f4 a3 	call  a000379c <SFI_sendEnterExit4ByteAddressMode.lto_priv.339>
a0006514:	90 10 20 01 	mov  1, %o0
a0006518:	7f ff f4 c7 	call  a0003834 <SFI_sendWriteEnable.lto_priv.340>
a000651c:	01 00 00 00 	nop 
a0006520:	c2 04 23 c8 	ld  [ %l0 + 0x3c8 ], %g1
a0006524:	88 10 20 01 	mov  1, %g4
a0006528:	c8 30 60 10 	sth  %g4, [ %g1 + 0x10 ]
a000652c:	aa 0f 40 1c 	and  %i5, %i4, %l5
a0006530:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0006534:	92 0a 30 ff 	and  %o0, -3841, %o1
a0006538:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a000653c:	92 10 3f d8 	mov  -40, %o1
a0006540:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a0006544:	96 0a bf 0f 	and  %o2, -241, %o3
a0006548:	98 12 e0 10 	or  %o3, 0x10, %o4
a000654c:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a0006550:	da 00 60 10 	ld  [ %g1 + 0x10 ], %o5
a0006554:	84 0b 7f f0 	and  %o5, -16, %g2
a0006558:	86 10 a0 01 	or  %g2, 1, %g3
a000655c:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a0006560:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0006564:	90 11 00 11 	or  %g4, %l1, %o0
a0006568:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a000656c:	d2 28 60 17 	stb  %o1, [ %g1 + 0x17 ]
a0006570:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
a0006574:	96 12 80 12 	or  %o2, %l2, %o3
a0006578:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a000657c:	d8 00 60 14 	ld  [ %g1 + 0x14 ], %o4
a0006580:	9a 0b 00 1b 	and  %o4, %i3, %o5
a0006584:	da 20 60 14 	st  %o5, [ %g1 + 0x14 ]
a0006588:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a000658c:	ea 20 60 0c 	st  %l5, [ %g1 + 0xc ]
a0006590:	ea 00 60 34 	ld  [ %g1 + 0x34 ], %l5
a0006594:	84 15 40 13 	or  %l5, %l3, %g2
a0006598:	c4 20 60 34 	st  %g2, [ %g1 + 0x34 ]
a000659c:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a00065a0:	88 10 c0 14 	or  %g3, %l4, %g4
a00065a4:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a00065a8:	de 00 60 14 	ld  [ %g1 + 0x14 ], %o7
a00065ac:	80 a3 e0 00 	cmp  %o7, 0
a00065b0:	06 bf ff fe 	bl  a00065a8 <FLASHRAW_eraseGeneric+0xdc>
a00065b4:	2b 28 40 10 	sethi  %hi(0xa1004000), %l5
a00065b8:	7f ff f4 e5 	call  a000394c <SFI_readStatusRegister>
a00065bc:	01 00 00 00 	nop 
a00065c0:	80 8a 20 01 	btst  1, %o0
a00065c4:	02 80 00 12 	be  a000660c <FLASHRAW_eraseGeneric+0x140>
a00065c8:	92 10 00 1a 	mov  %i2, %o1
a00065cc:	7f ff f4 bb 	call  a00038b8 <SFI_readStatusFlags>
a00065d0:	01 00 00 00 	nop 
a00065d4:	80 8a 20 02 	btst  2, %o0
a00065d8:	02 80 00 07 	be  a00065f4 <FLASHRAW_eraseGeneric+0x128>
a00065dc:	c2 05 60 18 	ld  [ %l5 + 0x18 ], %g1
a00065e0:	92 10 00 18 	mov  %i0, %o1
a00065e4:	7f ff e9 78 	call  a0000bc4 <_ilog>
a00065e8:	11 3e 43 45 	sethi  %hi(0xf90d1400), %o0
a00065ec:	10 80 00 08 	b  a000660c <FLASHRAW_eraseGeneric+0x140>
a00065f0:	92 10 00 1a 	mov  %i2, %o1
a00065f4:	80 a0 60 00 	cmp  %g1, 0
a00065f8:	02 bf ff f0 	be  a00065b8 <FLASHRAW_eraseGeneric+0xec>
a00065fc:	01 00 00 00 	nop 
a0006600:	9f c0 40 00 	call  %g1
a0006604:	01 00 00 00 	nop 
a0006608:	30 bf ff ec 	b,a   a00065b8 <FLASHRAW_eraseGeneric+0xec>
a000660c:	11 3e 43 45 	sethi  %hi(0xf90d1400), %o0
a0006610:	7f ff e9 6d 	call  a0000bc4 <_ilog>
a0006614:	90 12 23 00 	or  %o0, 0x300, %o0	! f90d1700 <curr_flash_pos+0x38674cd8>
a0006618:	03 00 00 40 	sethi  %hi(0x10000), %g1
a000661c:	10 bf ff ba 	b  a0006504 <FLASHRAW_eraseGeneric+0x38>
a0006620:	ba 07 40 01 	add  %i5, %g1, %i5
a0006624:	c4 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g2
a0006628:	c2 00 a0 34 	ld  [ %g2 + 0x34 ], %g1
a000662c:	07 00 00 04 	sethi  %hi(0x1000), %g3
a0006630:	82 28 40 03 	andn  %g1, %g3, %g1
a0006634:	c2 20 a0 34 	st  %g1, [ %g2 + 0x34 ]
a0006638:	7f ff f4 59 	call  a000379c <SFI_sendEnterExit4ByteAddressMode.lto_priv.339>
a000663c:	91 e8 20 00 	restore  %g0, 0, %o0

a0006640 <FLASH_StartBlockSwap>:
a0006640:	9d e3 bf e0 	save  %sp, -32, %sp
a0006644:	07 28 40 10 	sethi  %hi(0xa1004000), %g3
a0006648:	90 10 e0 1c 	or  %g3, 0x1c, %o0	! a100401c <flashVars.lto_priv.333>
a000664c:	c2 0a 20 04 	ldub  [ %o0 + 4 ], %g1
a0006650:	80 a0 00 01 	cmp  %g0, %g1
a0006654:	88 60 3f ff 	subx  %g0, -1, %g4
a0006658:	84 09 20 ff 	and  %g4, 0xff, %g2
a000665c:	83 28 a0 02 	sll  %g2, 2, %g1
a0006660:	93 28 a0 04 	sll  %g2, 4, %o1
a0006664:	94 00 40 09 	add  %g1, %o1, %o2
a0006668:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a000666c:	82 10 60 24 	or  %g1, 0x24, %g1	! a1004024 <blockInfo.lto_priv.334>
a0006670:	82 00 40 0a 	add  %g1, %o2, %g1
a0006674:	d6 08 60 10 	ldub  [ %g1 + 0x10 ], %o3
a0006678:	80 a2 e0 00 	cmp  %o3, 0
a000667c:	02 80 00 06 	be  a0006694 <FLASH_StartBlockSwap+0x54>
a0006680:	98 10 20 0c 	mov  0xc, %o4
a0006684:	1f 3e 03 40 	sethi  %hi(0xf80d0000), %o7
a0006688:	90 13 e1 07 	or  %o7, 0x107, %o0	! f80d0107 <curr_flash_pos+0x376736df>
a000668c:	40 00 1a 41 	call  a000cf90 <_iassert>
a0006690:	01 00 00 00 	nop 
a0006694:	9a 10 20 01 	mov  1, %o5	! 1 <__lex_srodata_size+0x1>
a0006698:	c8 2a 20 04 	stb  %g4, [ %o0 + 4 ]
a000669c:	d8 32 20 06 	sth  %o4, [ %o0 + 6 ]
a00066a0:	da 28 60 10 	stb  %o5, [ %g1 + 0x10 ]
a00066a4:	81 c7 e0 08 	ret 
a00066a8:	81 e8 00 00 	restore 

a00066ac <FLASH_SaveConfigVariable>:
a00066ac:	9d e3 bf d0 	save  %sp, -48, %sp
a00066b0:	94 10 20 08 	mov  8, %o2
a00066b4:	92 10 20 00 	clr  %o1
a00066b8:	7f ff e7 94 	call  a0000508 <memset>
a00066bc:	90 07 bf f4 	add  %fp, -12, %o0
a00066c0:	82 10 20 12 	mov  0x12, %g1
a00066c4:	f0 2f bf f5 	stb  %i0, [ %fp + -11 ]
a00066c8:	39 28 40 10 	sethi  %hi(0xa1004000), %i4
a00066cc:	c2 2f bf f4 	stb  %g1, [ %fp + -12 ]
a00066d0:	b8 17 20 1c 	or  %i4, 0x1c, %i4
a00066d4:	f6 17 20 06 	lduh  [ %i4 + 6 ], %i3
a00066d8:	94 06 a0 03 	add  %i2, 3, %o2
a00066dc:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a00066e0:	94 0a a1 fc 	and  %o2, 0x1fc, %o2
a00066e4:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a00066e8:	ba 06 c0 0a 	add  %i3, %o2, %i5
a00066ec:	ba 07 60 08 	add  %i5, 8, %i5
a00066f0:	80 a7 40 01 	cmp  %i5, %g1
a00066f4:	18 80 00 1f 	bgu  a0006770 <FLASH_SaveConfigVariable+0xc4>
a00066f8:	92 10 20 00 	clr  %o1
a00066fc:	c2 0f 20 04 	ldub  [ %i4 + 4 ], %g1
a0006700:	85 28 60 02 	sll  %g1, 2, %g2
a0006704:	07 28 40 10 	sethi  %hi(0xa1004000), %g3
a0006708:	83 28 60 04 	sll  %g1, 4, %g1
a000670c:	88 10 e0 24 	or  %g3, 0x24, %g4
a0006710:	82 00 80 01 	add  %g2, %g1, %g1
a0006714:	c2 01 00 01 	ld  [ %g4 + %g1 ], %g1
a0006718:	b0 06 c0 01 	add  %i3, %g1, %i0
a000671c:	82 10 20 04 	mov  4, %g1
a0006720:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
a0006724:	82 10 20 01 	mov  1, %g1
a0006728:	c2 2f bf f6 	stb  %g1, [ %fp + -10 ]
a000672c:	82 10 20 02 	mov  2, %g1
a0006730:	92 10 00 19 	mov  %i1, %o1
a0006734:	c2 2f bf fa 	stb  %g1, [ %fp + -6 ]
a0006738:	90 06 20 08 	add  %i0, 8, %o0
a000673c:	7f ff eb 29 	call  a00013e0 <FLASHRAW_write>
a0006740:	f4 2f bf f7 	stb  %i2, [ %fp + -9 ]
a0006744:	92 07 bf f4 	add  %fp, -12, %o1
a0006748:	90 10 00 18 	mov  %i0, %o0
a000674c:	7f ff eb 25 	call  a00013e0 <FLASHRAW_write>
a0006750:	94 10 20 08 	mov  8, %o2
a0006754:	fa 37 20 06 	sth  %i5, [ %i4 + 6 ]
a0006758:	03 00 00 40 	sethi  %hi(0x10000), %g1
a000675c:	90 20 40 1d 	sub  %g1, %i5, %o0
a0006760:	80 a2 20 ff 	cmp  %o0, 0xff
a0006764:	18 80 00 03 	bgu  a0006770 <FLASH_SaveConfigVariable+0xc4>
a0006768:	92 10 20 01 	mov  1, %o1
a000676c:	92 10 20 00 	clr  %o1
a0006770:	b0 0a 60 01 	and  %o1, 1, %i0
a0006774:	81 c7 e0 08 	ret 
a0006778:	81 e8 00 00 	restore 

a000677c <SetActiveFlashBlock.lto_priv.374>:
a000677c:	9d e3 bf d0 	save  %sp, -48, %sp
a0006780:	80 a0 00 18 	cmp  %g0, %i0
a0006784:	82 40 20 00 	addx  %g0, 0, %g1
a0006788:	94 10 20 0c 	mov  0xc, %o2
a000678c:	92 10 20 00 	clr  %o1
a0006790:	90 07 bf f4 	add  %fp, -12, %o0
a0006794:	3b 28 40 10 	sethi  %hi(0xa1004000), %i5
a0006798:	ba 17 60 1c 	or  %i5, 0x1c, %i5	! a100401c <flashVars.lto_priv.333>
a000679c:	7f ff e7 5b 	call  a0000508 <memset>
a00067a0:	c2 2f 60 04 	stb  %g1, [ %i5 + 4 ]
a00067a4:	c4 0f 60 04 	ldub  [ %i5 + 4 ], %g2
a00067a8:	82 10 20 41 	mov  0x41, %g1
a00067ac:	93 28 a0 04 	sll  %g2, 4, %o1
a00067b0:	c2 2f bf f4 	stb  %g1, [ %fp + -12 ]
a00067b4:	83 28 a0 02 	sll  %g2, 2, %g1
a00067b8:	82 00 40 09 	add  %g1, %o1, %g1
a00067bc:	88 10 20 01 	mov  1, %g4
a00067c0:	07 28 40 10 	sethi  %hi(0xa1004000), %g3
a00067c4:	90 10 e0 24 	or  %g3, 0x24, %o0	! a1004024 <blockInfo.lto_priv.334>
a00067c8:	94 02 00 01 	add  %o0, %g1, %o2
a00067cc:	f0 02 00 01 	ld  [ %o0 + %g1 ], %i0
a00067d0:	f2 2a a0 11 	stb  %i1, [ %o2 + 0x11 ]
a00067d4:	82 10 20 04 	mov  4, %g1
a00067d8:	c8 2a a0 10 	stb  %g4, [ %o2 + 0x10 ]
a00067dc:	92 07 bf fc 	add  %fp, -4, %o1
a00067e0:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
a00067e4:	90 06 20 08 	add  %i0, 8, %o0
a00067e8:	c2 2f bf f7 	stb  %g1, [ %fp + -9 ]
a00067ec:	82 10 20 02 	mov  2, %g1
a00067f0:	c0 2f bf f5 	clrb  [ %fp + -11 ]
a00067f4:	94 10 20 04 	mov  4, %o2
a00067f8:	f2 2f bf fc 	stb  %i1, [ %fp + -4 ]
a00067fc:	c8 2f bf fd 	stb  %g4, [ %fp + -3 ]
a0006800:	c8 2f bf f6 	stb  %g4, [ %fp + -10 ]
a0006804:	7f ff ea f7 	call  a00013e0 <FLASHRAW_write>
a0006808:	c2 2f bf fa 	stb  %g1, [ %fp + -6 ]
a000680c:	94 10 20 08 	mov  8, %o2
a0006810:	92 07 bf f4 	add  %fp, -12, %o1
a0006814:	7f ff ea f3 	call  a00013e0 <FLASHRAW_write>
a0006818:	90 10 00 18 	mov  %i0, %o0
a000681c:	81 c7 e0 08 	ret 
a0006820:	81 e8 00 00 	restore 

a0006824 <FlashClearBytes.lto_priv.373>:
a0006824:	9d e3 bf e0 	save  %sp, -32, %sp
a0006828:	80 8e 60 03 	btst  3, %i1
a000682c:	12 80 00 05 	bne  a0006840 <FlashClearBytes.lto_priv.373+0x1c>
a0006830:	39 28 00 7d 	sethi  %hi(0xa001f400), %i4
a0006834:	ba 10 20 20 	mov  0x20, %i5
a0006838:	10 80 00 10 	b  a0006878 <FlashClearBytes.lto_priv.373+0x54>
a000683c:	b8 17 23 a0 	or  %i4, 0x3a0, %i4
a0006840:	11 3e 83 42 	sethi  %hi(0xfa0d0800), %o0
a0006844:	94 10 00 19 	mov  %i1, %o2
a0006848:	92 10 00 18 	mov  %i0, %o1
a000684c:	40 00 19 d1 	call  a000cf90 <_iassert>
a0006850:	90 12 21 07 	or  %o0, 0x107, %o0
a0006854:	80 a6 40 01 	cmp  %i1, %g1
a0006858:	2a 80 00 02 	bcs,a   a0006860 <FlashClearBytes.lto_priv.373+0x3c>
a000685c:	ba 10 00 19 	mov  %i1, %i5
a0006860:	b6 0f 60 ff 	and  %i5, 0xff, %i3
a0006864:	92 10 00 1c 	mov  %i4, %o1
a0006868:	94 10 00 1b 	mov  %i3, %o2
a000686c:	90 10 00 18 	mov  %i0, %o0
a0006870:	7f ff ea dc 	call  a00013e0 <FLASHRAW_write>
a0006874:	b2 26 40 1b 	sub  %i1, %i3, %i1
a0006878:	80 a6 60 00 	cmp  %i1, 0
a000687c:	12 bf ff f6 	bne  a0006854 <FlashClearBytes.lto_priv.373+0x30>
a0006880:	82 0f 60 ff 	and  %i5, 0xff, %g1
a0006884:	81 c7 e0 08 	ret 
a0006888:	81 e8 00 00 	restore 

a000688c <IsFlashVariableHeaderValid.lto_priv.272>:
a000688c:	c4 0a 00 00 	ldub  [ %o0 ], %g2
a0006890:	80 a0 80 09 	cmp  %g2, %o1
a0006894:	12 80 00 0e 	bne  a00068cc <IsFlashVariableHeaderValid.lto_priv.272+0x40>
a0006898:	82 10 20 00 	clr  %g1
a000689c:	c6 0a 20 07 	ldub  [ %o0 + 7 ], %g3
a00068a0:	80 a0 e0 04 	cmp  %g3, 4
a00068a4:	12 80 00 0a 	bne  a00068cc <IsFlashVariableHeaderValid.lto_priv.272+0x40>
a00068a8:	01 00 00 00 	nop 
a00068ac:	c8 0a 20 02 	ldub  [ %o0 + 2 ], %g4
a00068b0:	80 a1 20 01 	cmp  %g4, 1
a00068b4:	12 80 00 06 	bne  a00068cc <IsFlashVariableHeaderValid.lto_priv.272+0x40>
a00068b8:	01 00 00 00 	nop 
a00068bc:	c2 0a 20 06 	ldub  [ %o0 + 6 ], %g1
a00068c0:	82 18 60 02 	xor  %g1, 2, %g1
a00068c4:	80 a0 00 01 	cmp  %g0, %g1
a00068c8:	82 60 3f ff 	subx  %g0, -1, %g1
a00068cc:	81 c3 e0 08 	retl 
a00068d0:	90 08 60 01 	and  %g1, 1, %o0

a00068d4 <STATSMON_PrintStatsCmd>:
a00068d4:	9d e3 bf e0 	save  %sp, -32, %sp
a00068d8:	11 3e 0b 41 	sethi  %hi(0xf82d0400), %o0
a00068dc:	3b 28 40 10 	sethi  %hi(0xa1004000), %i5
a00068e0:	90 12 20 06 	or  %o0, 6, %o0
a00068e4:	7f ff e8 b8 	call  a0000bc4 <_ilog>
a00068e8:	ba 17 60 54 	or  %i5, 0x54, %i5
a00068ec:	b6 10 20 00 	clr  %i3
a00068f0:	31 28 40 10 	sethi  %hi(0xa1004000), %i0
a00068f4:	c2 0e 20 4c 	ldub  [ %i0 + 0x4c ], %g1	! a100404c <statsContext>
a00068f8:	80 a6 c0 01 	cmp  %i3, %g1
a00068fc:	16 80 00 1d 	bge  a0006970 <STATSMON_PrintStatsCmd+0x9c>
a0006900:	b8 10 20 00 	clr  %i4
a0006904:	c2 07 40 00 	ld  [ %i5 ], %g1
a0006908:	e0 08 60 01 	ldub  [ %g1 + 1 ], %l0
a000690c:	80 a4 00 1c 	cmp  %l0, %i4
a0006910:	04 80 00 15 	ble  a0006964 <STATSMON_PrintStatsCmd+0x90>
a0006914:	b2 0f 20 ff 	and  %i4, 0xff, %i1
a0006918:	90 10 00 1d 	mov  %i5, %o0
a000691c:	7f ff fb 97 	call  a0005778 <StatsMonGetStatValue>
a0006920:	92 10 00 19 	mov  %i1, %o1
a0006924:	b4 10 00 08 	mov  %o0, %i2
a0006928:	d0 07 40 00 	ld  [ %i5 ], %o0
a000692c:	7f ff fc 74 	call  a0005afc <getParamsPtr.isra.0.lto_priv.338>
a0006930:	92 10 00 19 	mov  %i1, %o1
a0006934:	80 a6 a0 00 	cmp  %i2, 0
a0006938:	22 bf ff f5 	be,a   a000690c <STATSMON_PrintStatsCmd+0x38>
a000693c:	b8 07 20 01 	inc  %i4
a0006940:	c2 07 40 00 	ld  [ %i5 ], %g1
a0006944:	d6 0a 20 02 	ldub  [ %o0 + 2 ], %o3
a0006948:	d4 0a 20 01 	ldub  [ %o0 + 1 ], %o2
a000694c:	d2 0a 00 00 	ldub  [ %o0 ], %o1
a0006950:	d0 10 60 14 	lduh  [ %g1 + 0x14 ], %o0
a0006954:	40 00 1b 2c 	call  a000d604 <StatsMonPrintValue.isra.2.lto_priv.337>
a0006958:	98 10 00 1a 	mov  %i2, %o4
a000695c:	10 bf ff ec 	b  a000690c <STATSMON_PrintStatsCmd+0x38>
a0006960:	b8 07 20 01 	inc  %i4
a0006964:	b6 06 e0 01 	inc  %i3
a0006968:	10 bf ff e3 	b  a00068f4 <STATSMON_PrintStatsCmd+0x20>
a000696c:	ba 07 60 10 	add  %i5, 0x10, %i5
a0006970:	81 c7 e0 08 	ret 
a0006974:	81 e8 00 00 	restore 

a0006978 <STATSMON_ClearAllStatsCmd>:
a0006978:	81 c3 e0 08 	retl 
a000697c:	01 00 00 00 	nop 

a0006980 <MCA_DisableTimerHandler.lto_priv.454>:
a0006980:	9d e3 bf e0 	save  %sp, -32, %sp
a0006984:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0006988:	85 2e 20 08 	sll  %i0, 8, %g2
a000698c:	82 10 62 00 	or  %g1, 0x200, %g1
a0006990:	82 00 80 01 	add  %g2, %g1, %g1
a0006994:	f8 00 60 c4 	ld  [ %g1 + 0xc4 ], %i4
a0006998:	03 00 01 ff 	sethi  %hi(0x7fc00), %g1
a000699c:	82 10 63 9f 	or  %g1, 0x39f, %g1	! 7ff9f <__target_size+0x23677>
a00069a0:	b8 0f 00 01 	and  %i4, %g1, %i4
a00069a4:	40 00 00 56 	call  a0006afc <McaHal_GetChannelStatus.isra.0.lto_priv.456>
a00069a8:	90 10 00 1c 	mov  %i4, %o0
a00069ac:	80 a2 20 00 	cmp  %o0, 0
a00069b0:	02 80 00 07 	be  a00069cc <MCA_DisableTimerHandler.lto_priv.454+0x4c>
a00069b4:	92 10 00 18 	mov  %i0, %o1
a00069b8:	1f 3e 85 c3 	sethi  %hi(0xfa170c00), %o7
a00069bc:	94 10 00 1c 	mov  %i4, %o2
a00069c0:	90 13 e1 07 	or  %o7, 0x107, %o0
a00069c4:	40 00 19 73 	call  a000cf90 <_iassert>
a00069c8:	92 10 00 18 	mov  %i0, %o1
a00069cc:	11 3e 45 c5 	sethi  %hi(0xf9171400), %o0
a00069d0:	7f ff e8 7d 	call  a0000bc4 <_ilog>
a00069d4:	90 12 20 02 	or  %o0, 2, %o0	! f9171402 <curr_flash_pos+0x387149da>
a00069d8:	92 10 20 00 	clr  %o1
a00069dc:	40 00 00 13 	call  a0006a28 <MCA_ChannelStatusCallback.lto_priv.455>
a00069e0:	90 10 00 18 	mov  %i0, %o0
a00069e4:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a00069e8:	86 06 20 1e 	add  %i0, 0x1e, %g3
a00069ec:	82 10 60 9c 	or  %g1, 0x9c, %g1
a00069f0:	89 28 e0 02 	sll  %g3, 2, %g4
a00069f4:	d2 08 40 04 	ldub  [ %g1 + %g4 ], %o1
a00069f8:	94 0a 60 7f 	and  %o1, 0x7f, %o2
a00069fc:	d4 28 40 04 	stb  %o2, [ %g1 + %g4 ]
a0006a00:	d6 00 40 04 	ld  [ %g1 + %g4 ], %o3
a0006a04:	99 32 e0 1e 	srl  %o3, 0x1e, %o4
a0006a08:	80 8b 20 01 	btst  1, %o4
a0006a0c:	02 80 00 05 	be  a0006a20 <MCA_DisableTimerHandler.lto_priv.454+0xa0>
a0006a10:	9a 0a 60 3f 	and  %o1, 0x3f, %o5
a0006a14:	da 28 40 04 	stb  %o5, [ %g1 + %g4 ]
a0006a18:	40 00 1c c7 	call  a000dd34 <MCA_ChannelLinkUp>
a0006a1c:	81 e8 00 00 	restore 
a0006a20:	81 c7 e0 08 	ret 
a0006a24:	81 e8 00 00 	restore 

a0006a28 <MCA_ChannelStatusCallback.lto_priv.455>:
a0006a28:	9d e3 bf e0 	save  %sp, -32, %sp
a0006a2c:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0006a30:	82 10 60 9c 	or  %g1, 0x9c, %g1	! a100349c <mcaContext.lto_priv.352>
a0006a34:	b1 2e 20 04 	sll  %i0, 4, %i0
a0006a38:	84 00 40 18 	add  %g1, %i0, %g2
a0006a3c:	c2 08 a0 18 	ldub  [ %g2 + 0x18 ], %g1
a0006a40:	80 a0 40 19 	cmp  %g1, %i1
a0006a44:	02 80 00 09 	be  a0006a68 <MCA_ChannelStatusCallback.lto_priv.455+0x40>
a0006a48:	01 00 00 00 	nop 
a0006a4c:	f2 28 a0 18 	stb  %i1, [ %g2 + 0x18 ]
a0006a50:	c2 00 a0 1c 	ld  [ %g2 + 0x1c ], %g1
a0006a54:	80 a0 60 00 	cmp  %g1, 0
a0006a58:	02 80 00 04 	be  a0006a68 <MCA_ChannelStatusCallback.lto_priv.455+0x40>
a0006a5c:	01 00 00 00 	nop 
a0006a60:	9f c0 40 00 	call  %g1
a0006a64:	90 10 00 19 	mov  %i1, %o0
a0006a68:	81 c7 e0 08 	ret 
a0006a6c:	81 e8 00 00 	restore 

a0006a70 <MCA_ChannelPrintFifoLevel.lto_priv.844>:
a0006a70:	9d e3 bf e0 	save  %sp, -32, %sp
a0006a74:	3b 20 00 0f 	sethi  %hi(0x80003c00), %i5
a0006a78:	37 3e c5 d1 	sethi  %hi(0xfb174400), %i3
a0006a7c:	35 3e 85 d1 	sethi  %hi(0xfa174400), %i2
a0006a80:	ba 17 62 00 	or  %i5, 0x200, %i5
a0006a84:	b8 10 20 00 	clr  %i4
a0006a88:	b6 16 e0 02 	or  %i3, 2, %i3
a0006a8c:	b4 16 a1 02 	or  %i2, 0x102, %i2
a0006a90:	7f ff f5 e5 	call  a0004224 <bb_top_IsDeviceLex>
a0006a94:	01 00 00 00 	nop 
a0006a98:	80 a2 20 00 	cmp  %o0, 0
a0006a9c:	02 80 00 0d 	be  a0006ad0 <MCA_ChannelPrintFifoLevel.lto_priv.844+0x60>
a0006aa0:	01 00 00 00 	nop 
a0006aa4:	d4 07 60 50 	ld  [ %i5 + 0x50 ], %o2
a0006aa8:	d6 07 60 54 	ld  [ %i5 + 0x54 ], %o3
a0006aac:	92 10 00 1c 	mov  %i4, %o1
a0006ab0:	7f ff e8 45 	call  a0000bc4 <_ilog>
a0006ab4:	90 10 00 1b 	mov  %i3, %o0
a0006ab8:	d4 07 60 78 	ld  [ %i5 + 0x78 ], %o2
a0006abc:	92 10 00 1c 	mov  %i4, %o1
a0006ac0:	7f ff e8 41 	call  a0000bc4 <_ilog>
a0006ac4:	90 10 00 1a 	mov  %i2, %o0
a0006ac8:	10 80 00 08 	b  a0006ae8 <MCA_ChannelPrintFifoLevel.lto_priv.844+0x78>
a0006acc:	b8 07 20 01 	inc  %i4
a0006ad0:	d4 07 60 90 	ld  [ %i5 + 0x90 ], %o2
a0006ad4:	d6 07 60 94 	ld  [ %i5 + 0x94 ], %o3
a0006ad8:	92 10 00 1c 	mov  %i4, %o1
a0006adc:	7f ff e8 3a 	call  a0000bc4 <_ilog>
a0006ae0:	90 10 00 1b 	mov  %i3, %o0
a0006ae4:	b8 07 20 01 	inc  %i4
a0006ae8:	80 a7 20 06 	cmp  %i4, 6
a0006aec:	12 bf ff e9 	bne  a0006a90 <MCA_ChannelPrintFifoLevel.lto_priv.844+0x20>
a0006af0:	ba 07 61 00 	add  %i5, 0x100, %i5
a0006af4:	81 c7 e0 08 	ret 
a0006af8:	81 e8 00 00 	restore 

a0006afc <McaHal_GetChannelStatus.isra.0.lto_priv.456>:
a0006afc:	80 8a 20 10 	btst  0x10, %o0
a0006b00:	12 80 00 0c 	bne  a0006b30 <McaHal_GetChannelStatus.isra.0.lto_priv.456+0x34>
a0006b04:	82 10 20 00 	clr  %g1
a0006b08:	80 8a 20 08 	btst  8, %o0
a0006b0c:	12 80 00 09 	bne  a0006b30 <McaHal_GetChannelStatus.isra.0.lto_priv.456+0x34>
a0006b10:	82 10 20 02 	mov  2, %g1
a0006b14:	84 0a 20 07 	and  %o0, 7, %g2
a0006b18:	80 a0 a0 07 	cmp  %g2, 7
a0006b1c:	02 80 00 05 	be  a0006b30 <McaHal_GetChannelStatus.isra.0.lto_priv.456+0x34>
a0006b20:	82 10 20 03 	mov  3, %g1
a0006b24:	90 0a 23 80 	and  %o0, 0x380, %o0
a0006b28:	80 a0 00 08 	cmp  %g0, %o0
a0006b2c:	82 40 20 00 	addx  %g0, 0, %g1
a0006b30:	81 c3 e0 08 	retl 
a0006b34:	90 08 60 03 	and  %g1, 3, %o0

a0006b38 <CPU_COMM_RegisterHandler>:
a0006b38:	9d e3 bf e0 	save  %sp, -32, %sp
a0006b3c:	80 a6 20 0a 	cmp  %i0, 0xa
a0006b40:	08 80 00 05 	bleu  a0006b54 <CPU_COMM_RegisterHandler+0x1c>
a0006b44:	92 10 00 18 	mov  %i0, %o1
a0006b48:	15 3e 42 c1 	sethi  %hi(0xf90b0400), %o2
a0006b4c:	40 00 19 11 	call  a000cf90 <_iassert>
a0006b50:	90 12 a2 07 	or  %o2, 0x207, %o0	! f90b0607 <curr_flash_pos+0x38653bdf>
a0006b54:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0006b58:	87 2e 20 02 	sll  %i0, 2, %g3
a0006b5c:	82 10 62 08 	or  %g1, 0x208, %g1
a0006b60:	d4 00 40 03 	ld  [ %g1 + %g3 ], %o2
a0006b64:	05 28 00 1c 	sethi  %hi(0xa0007000), %g2
a0006b68:	88 10 a2 60 	or  %g2, 0x260, %g4	! a0007260 <CpuCommRxDefaultHandler.lto_priv.182>
a0006b6c:	80 a2 80 04 	cmp  %o2, %g4
a0006b70:	12 80 00 04 	bne  a0006b80 <CPU_COMM_RegisterHandler+0x48>
a0006b74:	80 a6 60 00 	cmp  %i1, 0
a0006b78:	32 80 00 05 	bne,a   a0006b8c <CPU_COMM_RegisterHandler+0x54>
a0006b7c:	f2 20 40 03 	st  %i1, [ %g1 + %g3 ]
a0006b80:	11 3e 82 c2 	sethi  %hi(0xfa0b0800), %o0
a0006b84:	40 00 19 03 	call  a000cf90 <_iassert>
a0006b88:	90 12 22 07 	or  %o0, 0x207, %o0	! fa0b0a07 <curr_flash_pos+0x39653fdf>
a0006b8c:	81 c7 e0 08 	ret 
a0006b90:	81 e8 00 00 	restore 

a0006b94 <CPU_COMM_sendSubType>:
a0006b94:	96 10 20 00 	clr  %o3
a0006b98:	94 10 20 00 	clr  %o2
a0006b9c:	82 13 c0 00 	mov  %o7, %g1
a0006ba0:	40 00 00 02 	call  a0006ba8 <CPU_COMM_sendMessage>
a0006ba4:	9e 10 40 00 	mov  %g1, %o7

a0006ba8 <CPU_COMM_sendMessage>:
a0006ba8:	9d e3 bf e0 	save  %sp, -32, %sp
a0006bac:	80 a6 a0 00 	cmp  %i2, 0
a0006bb0:	12 80 00 04 	bne  a0006bc0 <CPU_COMM_sendMessage+0x18>
a0006bb4:	80 a6 e4 fc 	cmp  %i3, 0x4fc
a0006bb8:	10 80 00 09 	b  a0006bdc <CPU_COMM_sendMessage+0x34>
a0006bbc:	b6 10 20 00 	clr  %i3
a0006bc0:	08 80 00 08 	bleu  a0006be0 <CPU_COMM_sendMessage+0x38>
a0006bc4:	03 28 40 0e 	sethi  %hi(0xa1003800), %g1
a0006bc8:	11 3e 82 c1 	sethi  %hi(0xfa0b0400), %o0
a0006bcc:	94 10 00 1b 	mov  %i3, %o2
a0006bd0:	92 10 00 18 	mov  %i0, %o1
a0006bd4:	40 00 18 ef 	call  a000cf90 <_iassert>
a0006bd8:	90 12 23 07 	or  %o0, 0x307, %o0
a0006bdc:	03 28 40 0e 	sethi  %hi(0xa1003800), %g1
a0006be0:	ba 10 62 38 	or  %g1, 0x238, %i5	! a1003a38 <cpuContext.lto_priv.350>
a0006be4:	c0 27 60 10 	clr  [ %i5 + 0x10 ]
a0006be8:	c4 08 62 38 	ldub  [ %g1 + 0x238 ], %g2
a0006bec:	80 a0 a0 00 	cmp  %g2, 0
a0006bf0:	12 80 00 07 	bne  a0006c0c <CPU_COMM_sendMessage+0x64>
a0006bf4:	b8 10 00 01 	mov  %g1, %i4
a0006bf8:	7f ff f8 21 	call  a0004c7c <EVENT_GetEventInfo>
a0006bfc:	90 10 20 01 	mov  1, %o0
a0006c00:	80 a0 00 08 	cmp  %g0, %o0
a0006c04:	82 40 20 00 	addx  %g0, 0, %g1
a0006c08:	c2 2f 22 38 	stb  %g1, [ %i4 + 0x238 ]
a0006c0c:	80 a6 20 01 	cmp  %i0, 1
a0006c10:	02 80 00 05 	be  a0006c24 <CPU_COMM_sendMessage+0x7c>
a0006c14:	c2 0f 22 38 	ldub  [ %i4 + 0x238 ], %g1
a0006c18:	80 a0 60 00 	cmp  %g1, 0
a0006c1c:	22 80 00 4b 	be,a   a0006d48 <CPU_COMM_sendMessage+0x1a0>
a0006c20:	f4 0e 80 00 	ldub  [ %i2 ], %i2
a0006c24:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0006c28:	87 2e 20 1b 	sll  %i0, 0x1b, %g3
a0006c2c:	09 3e 00 00 	sethi  %hi(0xf8000000), %g4
a0006c30:	b3 2e 60 13 	sll  %i1, 0x13, %i1
a0006c34:	82 28 40 04 	andn  %g1, %g4, %g1
a0006c38:	13 01 fe 00 	sethi  %hi(0x7f80000), %o1
a0006c3c:	82 10 40 03 	or  %g1, %g3, %g1
a0006c40:	94 28 40 09 	andn  %g1, %o1, %o2
a0006c44:	96 12 80 19 	or  %o2, %i1, %o3
a0006c48:	80 a6 e0 00 	cmp  %i3, 0
a0006c4c:	02 80 00 3b 	be  a0006d38 <CPU_COMM_sendMessage+0x190>
a0006c50:	d6 27 60 10 	st  %o3, [ %i5 + 0x10 ]
a0006c54:	80 a6 e0 3c 	cmp  %i3, 0x3c
a0006c58:	08 80 00 2d 	bleu  a0006d0c <CPU_COMM_sendMessage+0x164>
a0006c5c:	23 00 01 00 	sethi  %hi(0x40000), %l1
a0006c60:	90 12 c0 11 	or  %o3, %l1, %o0
a0006c64:	d0 27 60 10 	st  %o0, [ %i5 + 0x10 ]
a0006c68:	05 3f ff 80 	sethi  %hi(0xfffe0000), %g2
a0006c6c:	31 3f ff 7f 	sethi  %hi(0xfffdfc00), %i0
a0006c70:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
a0006c74:	b8 10 20 00 	clr  %i4
a0006c78:	a0 10 a0 ff 	or  %g2, 0xff, %l0
a0006c7c:	b0 16 23 ff 	or  %i0, 0x3ff, %i0
a0006c80:	b2 10 e3 ff 	or  %g3, 0x3ff, %i1
a0006c84:	a2 07 60 14 	add  %i5, 0x14, %l1
a0006c88:	88 26 c0 1c 	sub  %i3, %i4, %g4
a0006c8c:	80 a1 20 3c 	cmp  %g4, 0x3c
a0006c90:	04 80 00 03 	ble  a0006c9c <CPU_COMM_sendMessage+0xf4>
a0006c94:	92 10 00 04 	mov  %g4, %o1
a0006c98:	92 10 20 3c 	mov  0x3c, %o1
a0006c9c:	82 0a 61 ff 	and  %o1, 0x1ff, %g1
a0006ca0:	95 28 60 08 	sll  %g1, 8, %o2
a0006ca4:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0006ca8:	82 08 40 10 	and  %g1, %l0, %g1
a0006cac:	82 10 40 0a 	or  %g1, %o2, %g1
a0006cb0:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
a0006cb4:	80 a1 20 3c 	cmp  %g4, 0x3c
a0006cb8:	04 80 00 03 	ble  a0006cc4 <CPU_COMM_sendMessage+0x11c>
a0006cbc:	82 10 20 01 	mov  1, %g1
a0006cc0:	82 10 20 00 	clr  %g1
a0006cc4:	82 08 60 01 	and  %g1, 1, %g1
a0006cc8:	97 28 60 11 	sll  %g1, 0x11, %o3
a0006ccc:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0006cd0:	82 08 40 18 	and  %g1, %i0, %g1
a0006cd4:	82 10 40 0b 	or  %g1, %o3, %g1
a0006cd8:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
a0006cdc:	94 0a 40 19 	and  %o1, %i1, %o2
a0006ce0:	90 10 00 11 	mov  %l1, %o0
a0006ce4:	7f ff e5 f1 	call  a00004a8 <memcpy>
a0006ce8:	92 06 80 1c 	add  %i2, %i4, %o1
a0006cec:	7f ff f2 00 	call  a00034ec <CpuCommSaveTx.constprop.134>
a0006cf0:	b8 07 20 3c 	add  %i4, 0x3c, %i4
a0006cf4:	83 2f 20 10 	sll  %i4, 0x10, %g1
a0006cf8:	83 30 60 10 	srl  %g1, 0x10, %g1
a0006cfc:	80 a6 c0 01 	cmp  %i3, %g1
a0006d00:	18 bf ff e3 	bgu  a0006c8c <CPU_COMM_sendMessage+0xe4>
a0006d04:	88 26 c0 1c 	sub  %i3, %i4, %g4
a0006d08:	30 80 00 0e 	b,a   a0006d40 <CPU_COMM_sendMessage+0x198>
a0006d0c:	82 0e e1 ff 	and  %i3, 0x1ff, %g1
a0006d10:	19 3f ff 80 	sethi  %hi(0xfffe0000), %o4
a0006d14:	83 28 60 08 	sll  %g1, 8, %g1
a0006d18:	9a 13 20 ff 	or  %o4, 0xff, %o5
a0006d1c:	9e 0a c0 0d 	and  %o3, %o5, %o7
a0006d20:	a0 13 c0 01 	or  %o7, %g1, %l0
a0006d24:	e0 27 60 10 	st  %l0, [ %i5 + 0x10 ]
a0006d28:	94 10 00 1b 	mov  %i3, %o2
a0006d2c:	92 10 00 1a 	mov  %i2, %o1
a0006d30:	7f ff e5 de 	call  a00004a8 <memcpy>
a0006d34:	90 07 60 14 	add  %i5, 0x14, %o0
a0006d38:	7f ff f1 ed 	call  a00034ec <CpuCommSaveTx.constprop.134>
a0006d3c:	01 00 00 00 	nop 
a0006d40:	40 00 00 fd 	call  a0007134 <CpuConnSendTx>
a0006d44:	81 e8 00 00 	restore 
a0006d48:	b2 10 00 18 	mov  %i0, %i1
a0006d4c:	31 3e 82 c0 	sethi  %hi(0xfa0b0000), %i0
a0006d50:	b0 16 21 05 	or  %i0, 0x105, %i0	! fa0b0105 <curr_flash_pos+0x396536dd>
a0006d54:	7f ff e7 9c 	call  a0000bc4 <_ilog>
a0006d58:	81 e8 00 00 	restore 

a0006d5c <CPU_COMM_Irq>:
a0006d5c:	9d e3 bf 98 	save  %sp, -104, %sp
a0006d60:	94 10 20 40 	mov  0x40, %o2
a0006d64:	92 10 20 00 	clr  %o1
a0006d68:	7f ff e5 e8 	call  a0000508 <memset>
a0006d6c:	90 07 bf c0 	add  %fp, -64, %o0
a0006d70:	c0 27 bf bc 	clr  [ %fp + -68 ]
a0006d74:	7f ff f0 3d 	call  a0002e68 <LEON_TimerRead>
a0006d78:	39 28 40 0f 	sethi  %hi(0xa1003c00), %i4
a0006d7c:	c2 07 23 cc 	ld  [ %i4 + 0x3cc ], %g1	! a1003fcc <bb_core_registers.lto_priv.169>
a0006d80:	c2 00 60 2c 	ld  [ %g1 + 0x2c ], %g1
a0006d84:	c2 27 bf bc 	st  %g1, [ %fp + -68 ]
a0006d88:	b6 10 00 08 	mov  %o0, %i3
a0006d8c:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
a0006d90:	80 88 61 00 	btst  0x100, %g1
a0006d94:	02 80 00 30 	be  a0006e54 <CPU_COMM_Irq+0xf8>
a0006d98:	ba 10 20 00 	clr  %i5
a0006d9c:	c2 0f bf bf 	ldub  [ %fp + -65 ], %g1
a0006da0:	c2 2f bf c0 	stb  %g1, [ %fp + -64 ]
a0006da4:	33 00 3f ff 	sethi  %hi(0xfffc00), %i1
a0006da8:	b4 07 bf c1 	add  %fp, -63, %i2
a0006dac:	ba 10 20 01 	mov  1, %i5
a0006db0:	b2 16 63 ff 	or  %i1, 0x3ff, %i1
a0006db4:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
a0006db8:	80 88 62 00 	btst  0x200, %g1
a0006dbc:	12 80 00 1e 	bne  a0006e34 <CPU_COMM_Irq+0xd8>
a0006dc0:	c2 07 23 cc 	ld  [ %i4 + 0x3cc ], %g1
a0006dc4:	c2 00 60 2c 	ld  [ %g1 + 0x2c ], %g1
a0006dc8:	c2 27 bf bc 	st  %g1, [ %fp + -68 ]
a0006dcc:	80 a7 60 3f 	cmp  %i5, 0x3f
a0006dd0:	18 80 00 07 	bgu  a0006dec <CPU_COMM_Irq+0x90>
a0006dd4:	01 00 00 00 	nop 
a0006dd8:	c2 0f bf bf 	ldub  [ %fp + -65 ], %g1
a0006ddc:	c2 2e 80 00 	stb  %g1, [ %i2 ]
a0006de0:	82 07 60 01 	add  %i5, 1, %g1
a0006de4:	10 80 00 12 	b  a0006e2c <CPU_COMM_Irq+0xd0>
a0006de8:	b4 06 a0 01 	inc  %i2
a0006dec:	7f ff f0 1f 	call  a0002e68 <LEON_TimerRead>
a0006df0:	01 00 00 00 	nop 
a0006df4:	80 a6 c0 08 	cmp  %i3, %o0
a0006df8:	1a 80 00 03 	bcc  a0006e04 <CPU_COMM_Irq+0xa8>
a0006dfc:	82 10 00 1b 	mov  %i3, %g1
a0006e00:	82 06 c0 19 	add  %i3, %i1, %g1
a0006e04:	82 20 40 08 	sub  %g1, %o0, %g1
a0006e08:	80 a0 61 f4 	cmp  %g1, 0x1f4
a0006e0c:	08 80 00 06 	bleu  a0006e24 <CPU_COMM_Irq+0xc8>
a0006e10:	82 87 60 01 	addcc  %i5, 1, %g1
a0006e14:	05 3e 42 c3 	sethi  %hi(0xf90b0c00), %g2
a0006e18:	92 10 00 1d 	mov  %i5, %o1
a0006e1c:	10 80 00 0c 	b  a0006e4c <CPU_COMM_Irq+0xf0>
a0006e20:	90 10 a0 05 	or  %g2, 5, %o0
a0006e24:	22 80 00 02 	be,a   a0006e2c <CPU_COMM_Irq+0xd0>
a0006e28:	82 10 00 1d 	mov  %i5, %g1
a0006e2c:	10 bf ff e2 	b  a0006db4 <CPU_COMM_Irq+0x58>
a0006e30:	ba 10 00 01 	mov  %g1, %i5
a0006e34:	80 a7 60 40 	cmp  %i5, 0x40
a0006e38:	08 80 00 08 	bleu  a0006e58 <CPU_COMM_Irq+0xfc>
a0006e3c:	c6 07 23 cc 	ld  [ %i4 + 0x3cc ], %g3
a0006e40:	11 3e 42 c3 	sethi  %hi(0xf90b0c00), %o0
a0006e44:	92 10 00 1d 	mov  %i5, %o1
a0006e48:	90 12 21 05 	or  %o0, 0x105, %o0
a0006e4c:	7f ff e7 5e 	call  a0000bc4 <_ilog>
a0006e50:	ba 10 20 00 	clr  %i5
a0006e54:	c6 07 23 cc 	ld  [ %i4 + 0x3cc ], %g3
a0006e58:	c2 00 e0 1c 	ld  [ %g3 + 0x1c ], %g1
a0006e5c:	82 10 60 01 	or  %g1, 1, %g1
a0006e60:	c2 20 e0 1c 	st  %g1, [ %g3 + 0x1c ]
a0006e64:	80 a7 60 00 	cmp  %i5, 0
a0006e68:	02 80 00 a8 	be  a0007108 <CPU_COMM_Irq+0x3ac>
a0006e6c:	d2 07 bf c0 	ld  [ %fp + -64 ], %o1
a0006e70:	83 32 60 08 	srl  %o1, 8, %g1
a0006e74:	82 08 61 ff 	and  %g1, 0x1ff, %g1
a0006e78:	82 00 60 04 	add  %g1, 4, %g1
a0006e7c:	80 a0 40 1d 	cmp  %g1, %i5
a0006e80:	12 80 00 a3 	bne  a000710c <CPU_COMM_Irq+0x3b0>
a0006e84:	97 32 60 08 	srl  %o1, 8, %o3
a0006e88:	35 28 40 0e 	sethi  %hi(0xa1003800), %i2
a0006e8c:	c2 0e a2 38 	ldub  [ %i2 + 0x238 ], %g1	! a1003a38 <cpuContext.lto_priv.350>
a0006e90:	80 a0 60 00 	cmp  %g1, 0
a0006e94:	12 80 00 07 	bne  a0006eb0 <CPU_COMM_Irq+0x154>
a0006e98:	b3 32 60 1b 	srl  %o1, 0x1b, %i1
a0006e9c:	7f ff f7 78 	call  a0004c7c <EVENT_GetEventInfo>
a0006ea0:	90 10 20 01 	mov  1, %o0
a0006ea4:	80 a0 00 08 	cmp  %g0, %o0
a0006ea8:	82 40 20 00 	addx  %g0, 0, %g1
a0006eac:	c2 2e a2 38 	stb  %g1, [ %i2 + 0x238 ]
a0006eb0:	c2 0e a2 38 	ldub  [ %i2 + 0x238 ], %g1
a0006eb4:	80 a0 60 00 	cmp  %g1, 0
a0006eb8:	12 80 00 05 	bne  a0006ecc <CPU_COMM_Irq+0x170>
a0006ebc:	b6 0e 60 ff 	and  %i1, 0xff, %i3
a0006ec0:	80 a6 e0 01 	cmp  %i3, 1
a0006ec4:	18 80 00 89 	bgu  a00070e8 <CPU_COMM_Irq+0x38c>
a0006ec8:	da 07 bf c0 	ld  [ %fp + -64 ], %o5
a0006ecc:	80 a6 e0 00 	cmp  %i3, 0
a0006ed0:	12 80 00 3c 	bne  a0006fc0 <CPU_COMM_Irq+0x264>
a0006ed4:	c2 0f bf c3 	ldub  [ %fp + -61 ], %g1
a0006ed8:	f8 07 bf c0 	ld  [ %fp + -64 ], %i4
a0006edc:	03 01 fe 00 	sethi  %hi(0x7f80000), %g1
a0006ee0:	82 8f 00 01 	andcc  %i4, %g1, %g1
a0006ee4:	32 80 00 15 	bne,a   a0006f38 <CPU_COMM_Irq+0x1dc>
a0006ee8:	3b 00 04 00 	sethi  %hi(0x100000), %i5
a0006eec:	b4 16 a2 38 	or  %i2, 0x238, %i2
a0006ef0:	d2 0f bf c3 	ldub  [ %fp + -61 ], %o1
a0006ef4:	d4 0e a0 0b 	ldub  [ %i2 + 0xb ], %o2
a0006ef8:	80 a2 40 0a 	cmp  %o1, %o2
a0006efc:	12 80 00 0b 	bne  a0006f28 <CPU_COMM_Irq+0x1cc>
a0006f00:	9b 37 20 13 	srl  %i4, 0x13, %o5
a0006f04:	d0 06 a0 04 	ld  [ %i2 + 4 ], %o0
a0006f08:	c0 2e a0 01 	clrb  [ %i2 + 1 ]
a0006f0c:	c0 2e a0 08 	clrb  [ %i2 + 8 ]
a0006f10:	7f ff e8 fa 	call  a00012f8 <TIMING_TimerStop>
a0006f14:	c0 2e a0 09 	clrb  [ %i2 + 9 ]
a0006f18:	40 00 00 87 	call  a0007134 <CpuConnSendTx>
a0006f1c:	01 00 00 00 	nop 
a0006f20:	81 c7 e0 08 	ret 
a0006f24:	81 e8 00 00 	restore 
a0006f28:	11 3e c2 c5 	sethi  %hi(0xfb0b1400), %o0
a0006f2c:	96 0b 60 ff 	and  %o5, 0xff, %o3
a0006f30:	10 80 00 7d 	b  a0007124 <CPU_COMM_Irq+0x3c8>
a0006f34:	90 12 20 05 	or  %o0, 5, %o0
a0006f38:	80 a0 40 1d 	cmp  %g1, %i5
a0006f3c:	12 80 00 0b 	bne  a0006f68 <CPU_COMM_Irq+0x20c>
a0006f40:	05 00 06 00 	sethi  %hi(0x180000), %g2
a0006f44:	09 3e 02 c5 	sethi  %hi(0xf80b1400), %g4
a0006f48:	7f ff e7 1f 	call  a0000bc4 <_ilog>
a0006f4c:	90 11 23 02 	or  %g4, 0x302, %o0	! f80b1702 <curr_flash_pos+0x37654cda>
a0006f50:	98 16 a2 38 	or  %i2, 0x238, %o4
a0006f54:	03 00 06 00 	sethi  %hi(0x180000), %g1
a0006f58:	c0 2b 20 0c 	clrb  [ %o4 + 0xc ]
a0006f5c:	90 03 20 10 	add  %o4, 0x10, %o0
a0006f60:	10 80 00 5e 	b  a00070d8 <CPU_COMM_Irq+0x37c>
a0006f64:	c2 23 20 10 	st  %g1, [ %o4 + 0x10 ]
a0006f68:	80 a0 40 02 	cmp  %g1, %g2
a0006f6c:	12 bf ff ed 	bne  a0006f20 <CPU_COMM_Irq+0x1c4>
a0006f70:	b2 16 a2 38 	or  %i2, 0x238, %i1
a0006f74:	c6 0f bf c3 	ldub  [ %fp + -61 ], %g3
a0006f78:	c2 0e 60 0b 	ldub  [ %i1 + 0xb ], %g1
a0006f7c:	80 a0 c0 01 	cmp  %g3, %g1
a0006f80:	12 bf ff e8 	bne  a0006f20 <CPU_COMM_Irq+0x1c4>
a0006f84:	13 3e 02 c6 	sethi  %hi(0xf80b1800), %o1
a0006f88:	7f ff e7 0f 	call  a0000bc4 <_ilog>
a0006f8c:	90 12 60 02 	or  %o1, 2, %o0	! f80b1802 <curr_flash_pos+0x37654dda>
a0006f90:	7f ff e8 da 	call  a00012f8 <TIMING_TimerStop>
a0006f94:	d0 06 60 04 	ld  [ %i1 + 4 ], %o0
a0006f98:	c2 0e 60 0a 	ldub  [ %i1 + 0xa ], %g1
a0006f9c:	c2 2e 60 53 	stb  %g1, [ %i1 + 0x53 ]
a0006fa0:	96 00 60 01 	add  %g1, 1, %o3
a0006fa4:	90 06 60 50 	add  %i1, 0x50, %o0
a0006fa8:	40 00 00 b3 	call  a0007274 <CpuComm_HalWrite>
a0006fac:	d6 2e 60 0a 	stb  %o3, [ %i1 + 0xa ]
a0006fb0:	7f ff e8 c4 	call  a00012c0 <TIMING_TimerStart>
a0006fb4:	d0 06 60 04 	ld  [ %i1 + 4 ], %o0
a0006fb8:	81 c7 e0 08 	ret 
a0006fbc:	81 e8 00 00 	restore 
a0006fc0:	ba 16 a2 38 	or  %i2, 0x238, %i5
a0006fc4:	d6 0f 60 0c 	ldub  [ %i5 + 0xc ], %o3
a0006fc8:	94 08 60 ff 	and  %g1, 0xff, %o2
a0006fcc:	80 a2 80 0b 	cmp  %o2, %o3
a0006fd0:	12 80 00 3a 	bne  a00070b8 <CPU_COMM_Irq+0x35c>
a0006fd4:	d0 07 bf c0 	ld  [ %fp + -64 ], %o0
a0006fd8:	c0 27 60 10 	clr  [ %i5 + 0x10 ]
a0006fdc:	90 07 60 10 	add  %i5, 0x10, %o0
a0006fe0:	40 00 00 a5 	call  a0007274 <CpuComm_HalWrite>
a0006fe4:	c2 2f 60 13 	stb  %g1, [ %i5 + 0x13 ]
a0006fe8:	c2 0f 60 0c 	ldub  [ %i5 + 0xc ], %g1
a0006fec:	82 00 60 01 	inc  %g1
a0006ff0:	c2 2f 60 0c 	stb  %g1, [ %i5 + 0xc ]
a0006ff4:	80 a6 e0 0a 	cmp  %i3, 0xa
a0006ff8:	18 80 00 2a 	bgu  a00070a0 <CPU_COMM_Irq+0x344>
a0006ffc:	c4 07 bf c0 	ld  [ %fp + -64 ], %g2
a0007000:	03 00 01 00 	sethi  %hi(0x40000), %g1
a0007004:	80 88 80 01 	btst  %g2, %g1
a0007008:	02 80 00 1a 	be  a0007070 <CPU_COMM_Irq+0x314>
a000700c:	93 30 a0 08 	srl  %g2, 8, %o1
a0007010:	d8 17 65 8c 	lduh  [ %i5 + 0x58c ], %o4
a0007014:	94 0a 61 ff 	and  %o1, 0x1ff, %o2
a0007018:	b2 03 20 90 	add  %o4, 0x90, %i1
a000701c:	92 07 bf c4 	add  %fp, -60, %o1
a0007020:	7f ff e5 22 	call  a00004a8 <memcpy>
a0007024:	90 07 40 19 	add  %i5, %i1, %o0
a0007028:	c2 17 65 8c 	lduh  [ %i5 + 0x58c ], %g1
a000702c:	f4 07 bf c0 	ld  [ %fp + -64 ], %i2
a0007030:	9b 36 a0 08 	srl  %i2, 8, %o5
a0007034:	94 0b 61 ff 	and  %o5, 0x1ff, %o2
a0007038:	90 02 80 01 	add  %o2, %g1, %o0
a000703c:	03 00 00 80 	sethi  %hi(0x20000), %g1
a0007040:	80 8e 80 01 	btst  %i2, %g1
a0007044:	02 bf ff b7 	be  a0006f20 <CPU_COMM_Irq+0x1c4>
a0007048:	d0 37 65 8c 	sth  %o0, [ %i5 + 0x58c ]
a000704c:	b7 2e e0 02 	sll  %i3, 2, %i3
a0007050:	9f 2a 20 10 	sll  %o0, 0x10, %o7
a0007054:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0007058:	89 36 a0 13 	srl  %i2, 0x13, %g4
a000705c:	82 10 62 08 	or  %g1, 0x208, %g1
a0007060:	95 33 e0 10 	srl  %o7, 0x10, %o2
a0007064:	c2 00 40 1b 	ld  [ %g1 + %i3 ], %g1
a0007068:	10 80 00 09 	b  a000708c <CPU_COMM_Irq+0x330>
a000706c:	92 07 60 90 	add  %i5, 0x90, %o1
a0007070:	97 2e e0 02 	sll  %i3, 2, %o3
a0007074:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0007078:	82 10 62 08 	or  %g1, 0x208, %g1	! a1007608 <cpuCommRxHandlers>
a000707c:	c2 00 40 0b 	ld  [ %g1 + %o3 ], %g1
a0007080:	94 0a 61 ff 	and  %o1, 0x1ff, %o2
a0007084:	89 30 a0 13 	srl  %g2, 0x13, %g4
a0007088:	92 07 bf c4 	add  %fp, -60, %o1
a000708c:	9f c0 40 00 	call  %g1
a0007090:	90 09 20 ff 	and  %g4, 0xff, %o0
a0007094:	c0 37 65 8c 	clrh  [ %i5 + 0x58c ]
a0007098:	81 c7 e0 08 	ret 
a000709c:	81 e8 00 00 	restore 
a00070a0:	07 3e 42 c8 	sethi  %hi(0xf90b2000), %g3
a00070a4:	93 30 a0 1b 	srl  %g2, 0x1b, %o1
a00070a8:	7f ff e6 c7 	call  a0000bc4 <_ilog>
a00070ac:	90 10 e0 05 	or  %g3, 5, %o0
a00070b0:	81 c7 e0 08 	ret 
a00070b4:	81 e8 00 00 	restore 
a00070b8:	93 32 20 1b 	srl  %o0, 0x1b, %o1
a00070bc:	39 3e c2 c7 	sethi  %hi(0xfb0b1c00), %i4
a00070c0:	7f ff e6 c1 	call  a0000bc4 <_ilog>
a00070c4:	90 17 20 05 	or  %i4, 5, %o0	! fb0b1c05 <curr_flash_pos+0x3a6551dd>
a00070c8:	c2 0f bf c3 	ldub  [ %fp + -61 ], %g1
a00070cc:	c0 27 60 10 	clr  [ %i5 + 0x10 ]
a00070d0:	90 07 60 10 	add  %i5, 0x10, %o0
a00070d4:	c2 2f 60 13 	stb  %g1, [ %i5 + 0x13 ]
a00070d8:	40 00 00 67 	call  a0007274 <CpuComm_HalWrite>
a00070dc:	01 00 00 00 	nop 
a00070e0:	81 c7 e0 08 	ret 
a00070e4:	81 e8 00 00 	restore 
a00070e8:	1f 3e 82 c6 	sethi  %hi(0xfa0b1800), %o7
a00070ec:	95 33 60 13 	srl  %o5, 0x13, %o2
a00070f0:	93 33 60 1b 	srl  %o5, 0x1b, %o1
a00070f4:	90 13 e3 05 	or  %o7, 0x305, %o0
a00070f8:	7f ff e6 b3 	call  a0000bc4 <_ilog>
a00070fc:	94 0a a0 ff 	and  %o2, 0xff, %o2
a0007100:	81 c7 e0 08 	ret 
a0007104:	81 e8 00 00 	restore 
a0007108:	97 32 60 08 	srl  %o1, 8, %o3
a000710c:	19 3e c2 c6 	sethi  %hi(0xfb0b1800), %o4
a0007110:	88 0a e1 ff 	and  %o3, 0x1ff, %g4
a0007114:	94 10 00 1d 	mov  %i5, %o2
a0007118:	96 01 20 04 	add  %g4, 4, %o3
a000711c:	93 32 60 1b 	srl  %o1, 0x1b, %o1
a0007120:	90 13 22 05 	or  %o4, 0x205, %o0
a0007124:	7f ff e6 a8 	call  a0000bc4 <_ilog>
a0007128:	01 00 00 00 	nop 
a000712c:	81 c7 e0 08 	ret 
a0007130:	81 e8 00 00 	restore 

a0007134 <CpuConnSendTx>:
a0007134:	9d e3 bf e0 	save  %sp, -32, %sp
a0007138:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a000713c:	82 10 61 30 	or  %g1, 0x130, %g1	! a1003530 <txFifo.lto_priv.351>
a0007140:	c6 00 65 04 	ld  [ %g1 + 0x504 ], %g3
a0007144:	c4 00 65 00 	ld  [ %g1 + 0x500 ], %g2
a0007148:	80 a0 80 03 	cmp  %g2, %g3
a000714c:	02 80 00 35 	be  a0007220 <CpuConnSendTx+0xec>
a0007150:	3b 28 40 0e 	sethi  %hi(0xa1003800), %i5
a0007154:	b0 17 62 38 	or  %i5, 0x238, %i0	! a1003a38 <cpuContext.lto_priv.350>
a0007158:	c8 0e 20 01 	ldub  [ %i0 + 1 ], %g4
a000715c:	80 a1 20 00 	cmp  %g4, 0
a0007160:	12 80 00 30 	bne  a0007220 <CpuConnSendTx+0xec>
a0007164:	91 28 e0 02 	sll  %g3, 2, %o0
a0007168:	94 00 e0 01 	add  %g3, 1, %o2
a000716c:	80 a2 a1 40 	cmp  %o2, 0x140
a0007170:	02 80 00 04 	be  a0007180 <CpuConnSendTx+0x4c>
a0007174:	d2 00 40 08 	ld  [ %g1 + %o0 ], %o1
a0007178:	10 80 00 03 	b  a0007184 <CpuConnSendTx+0x50>
a000717c:	d4 20 65 04 	st  %o2, [ %g1 + 0x504 ]
a0007180:	c0 20 65 04 	clr  [ %g1 + 0x504 ]
a0007184:	17 00 00 7f 	sethi  %hi(0x1fc00), %o3
a0007188:	98 12 e3 00 	or  %o3, 0x300, %o4	! 1ff00 <__ge_fw_size+0x392c>
a000718c:	80 8a 40 0c 	btst  %o1, %o4
a0007190:	12 80 00 0c 	bne  a00071c0 <CpuConnSendTx+0x8c>
a0007194:	d2 26 20 50 	st  %o1, [ %i0 + 0x50 ]
a0007198:	03 28 40 0e 	sethi  %hi(0xa1003800), %g1
a000719c:	40 00 00 36 	call  a0007274 <CpuComm_HalWrite>
a00071a0:	90 10 62 88 	or  %g1, 0x288, %o0	! a1003a88 <cpuContext.lto_priv.350+0x50>
a00071a4:	c2 0e 20 53 	ldub  [ %i0 + 0x53 ], %g1
a00071a8:	c2 2e 20 0b 	stb  %g1, [ %i0 + 0xb ]
a00071ac:	82 10 20 01 	mov  1, %g1
a00071b0:	c2 2e 20 01 	stb  %g1, [ %i0 + 1 ]
a00071b4:	f0 06 20 04 	ld  [ %i0 + 4 ], %i0
a00071b8:	7f ff e8 42 	call  a00012c0 <TIMING_TimerStart>
a00071bc:	81 e8 00 00 	restore 
a00071c0:	c8 00 65 04 	ld  [ %g1 + 0x504 ], %g4
a00071c4:	9b 32 60 0a 	srl  %o1, 0xa, %o5
a00071c8:	b8 10 20 00 	clr  %i4
a00071cc:	9e 0b 60 7f 	and  %o5, 0x7f, %o7
a00071d0:	84 03 e0 01 	add  %o7, 1, %g2
a00071d4:	bb 29 20 02 	sll  %g4, 2, %i5
a00071d8:	b7 2f 20 10 	sll  %i4, 0x10, %i3
a00071dc:	88 01 20 01 	inc  %g4
a00071e0:	87 36 e0 10 	srl  %i3, 0x10, %g3
a00071e4:	80 a1 21 40 	cmp  %g4, 0x140
a00071e8:	12 80 00 03 	bne  a00071f4 <CpuConnSendTx+0xc0>
a00071ec:	d0 00 40 1d 	ld  [ %g1 + %i5 ], %o0
a00071f0:	88 10 20 00 	clr  %g4
a00071f4:	93 28 e0 02 	sll  %g3, 2, %o1
a00071f8:	94 06 00 09 	add  %i0, %o1, %o2
a00071fc:	d0 22 a0 54 	st  %o0, [ %o2 + 0x54 ]
a0007200:	96 07 20 01 	add  %i4, 1, %o3
a0007204:	99 2a e0 10 	sll  %o3, 0x10, %o4
a0007208:	9b 33 20 10 	srl  %o4, 0x10, %o5
a000720c:	80 a0 80 0d 	cmp  %g2, %o5
a0007210:	12 bf ff f1 	bne  a00071d4 <CpuConnSendTx+0xa0>
a0007214:	b8 10 00 0b 	mov  %o3, %i4
a0007218:	10 bf ff e0 	b  a0007198 <CpuConnSendTx+0x64>
a000721c:	c8 20 65 04 	st  %g4, [ %g1 + 0x504 ]
a0007220:	81 c7 e0 08 	ret 
a0007224:	81 e8 00 00 	restore 

a0007228 <CpuCommClearContext>:
a0007228:	03 28 40 0e 	sethi  %hi(0xa1003800), %g1
a000722c:	82 10 62 38 	or  %g1, 0x238, %g1	! a1003a38 <cpuContext.lto_priv.350>
a0007230:	c0 28 60 01 	clrb  [ %g1 + 1 ]
a0007234:	c0 28 60 08 	clrb  [ %g1 + 8 ]
a0007238:	c0 28 60 09 	clrb  [ %g1 + 9 ]
a000723c:	c0 28 60 0a 	clrb  [ %g1 + 0xa ]
a0007240:	c0 28 60 0b 	clrb  [ %g1 + 0xb ]
a0007244:	c0 28 60 0c 	clrb  [ %g1 + 0xc ]
a0007248:	c0 30 65 8c 	clrh  [ %g1 + 0x58c ]
a000724c:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0007250:	82 10 61 30 	or  %g1, 0x130, %g1	! a1003530 <txFifo.lto_priv.351>
a0007254:	c0 20 65 00 	clr  [ %g1 + 0x500 ]
a0007258:	81 c3 e0 08 	retl 
a000725c:	c0 20 65 04 	clr  [ %g1 + 0x504 ]

a0007260 <CpuCommRxDefaultHandler.lto_priv.182>:
a0007260:	11 3e 02 c7 	sethi  %hi(0xf80b1c00), %o0
a0007264:	90 12 23 05 	or  %o0, 0x305, %o0	! f80b1f05 <curr_flash_pos+0x376554dd>
a0007268:	82 13 c0 00 	mov  %o7, %g1
a000726c:	7f ff e6 56 	call  a0000bc4 <_ilog>
a0007270:	9e 10 40 00 	mov  %g1, %o7

a0007274 <CpuComm_HalWrite>:
a0007274:	c4 02 00 00 	ld  [ %o0 ], %g2
a0007278:	83 30 a0 08 	srl  %g2, 8, %g1
a000727c:	07 28 40 0f 	sethi  %hi(0xa1003c00), %g3
a0007280:	84 08 61 ff 	and  %g1, 0x1ff, %g2
a0007284:	c8 00 e3 cc 	ld  [ %g3 + 0x3cc ], %g4
a0007288:	c2 0a 00 00 	ldub  [ %o0 ], %g1
a000728c:	82 10 61 00 	or  %g1, 0x100, %g1
a0007290:	98 02 20 01 	add  %o0, 1, %o4
a0007294:	c2 21 20 28 	st  %g1, [ %g4 + 0x28 ]
a0007298:	96 00 a0 02 	add  %g2, 2, %o3
a000729c:	82 08 7e ff 	and  %g1, -257, %g1
a00072a0:	9a 10 00 0c 	mov  %o4, %o5
a00072a4:	d0 0b 40 00 	ldub  [ %o5 ], %o0
a00072a8:	9a 03 60 01 	inc  %o5
a00072ac:	82 08 7f 00 	and  %g1, -256, %g1
a00072b0:	82 10 40 08 	or  %g1, %o0, %g1
a00072b4:	c2 21 20 28 	st  %g1, [ %g4 + 0x28 ]
a00072b8:	86 02 ff ff 	add  %o3, -1, %g3
a00072bc:	91 28 e0 10 	sll  %g3, 0x10, %o0
a00072c0:	80 a2 20 00 	cmp  %o0, 0
a00072c4:	12 bf ff f8 	bne  a00072a4 <CpuComm_HalWrite+0x30>
a00072c8:	96 10 00 03 	mov  %g3, %o3
a00072cc:	84 03 00 02 	add  %o4, %g2, %g2
a00072d0:	d8 08 a0 02 	ldub  [ %g2 + 2 ], %o4
a00072d4:	82 10 62 00 	or  %g1, 0x200, %g1
a00072d8:	82 08 7f 00 	and  %g1, -256, %g1
a00072dc:	82 10 40 0c 	or  %g1, %o4, %g1
a00072e0:	c2 21 20 28 	st  %g1, [ %g4 + 0x28 ]
a00072e4:	81 c3 e0 08 	retl 
a00072e8:	01 00 00 00 	nop 

a00072ec <TEST_PrintTestVariables>:
a00072ec:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00072f0:	d6 08 61 9c 	ldub  [ %g1 + 0x19c ], %o3	! a100719c <enableDiagnostic.lto_priv.346>
a00072f4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00072f8:	d4 08 61 9d 	ldub  [ %g1 + 0x19d ], %o2	! a100719d <errorState.lto_priv.347>
a00072fc:	11 3e c0 c0 	sethi  %hi(0xfb030000), %o0
a0007300:	92 10 00 0b 	mov  %o3, %o1
a0007304:	90 12 20 02 	or  %o0, 2, %o0
a0007308:	82 13 c0 00 	mov  %o7, %g1
a000730c:	7f ff e6 2e 	call  a0000bc4 <_ilog>
a0007310:	9e 10 40 00 	mov  %g1, %o7

a0007314 <TestDiagnosticTimerHandler.lto_priv.757>:
a0007314:	82 13 c0 00 	mov  %o7, %g1
a0007318:	7f ff ff f5 	call  a00072ec <TEST_PrintTestVariables>
a000731c:	9e 10 40 00 	mov  %g1, %o7

a0007320 <TEST_SetErrorState.part.0.lto_priv.608>:
a0007320:	80 a2 20 00 	cmp  %o0, 0
a0007324:	02 80 00 06 	be  a000733c <TEST_SetErrorState.part.0.lto_priv.608+0x1c>
a0007328:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000732c:	c4 08 61 9d 	ldub  [ %g1 + 0x19d ], %g2	! a100719d <errorState.lto_priv.347>
a0007330:	90 12 00 02 	or  %o0, %g2, %o0
a0007334:	81 c3 e0 08 	retl 
a0007338:	d0 28 61 9d 	stb  %o0, [ %g1 + 0x19d ]
a000733c:	81 c3 e0 08 	retl 
a0007340:	c0 28 61 9d 	clrb  [ %g1 + 0x19d ]

a0007344 <TEST_SystemDiagnosticIcmd>:
a0007344:	9d e3 bf e0 	save  %sp, -32, %sp
a0007348:	82 10 20 01 	mov  1, %g1
a000734c:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
a0007350:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
a0007354:	c2 28 a1 9c 	stb  %g1, [ %g2 + 0x19c ]
a0007358:	7f ff f3 b3 	call  a0004224 <bb_top_IsDeviceLex>
a000735c:	c2 28 e1 9d 	stb  %g1, [ %g3 + 0x19d ]
a0007360:	80 a2 20 00 	cmp  %o0, 0
a0007364:	22 80 00 16 	be,a   a00073bc <TEST_SystemDiagnosticIcmd+0x78>
a0007368:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000736c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0007370:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a0007374:	d8 08 60 4c 	ldub  [ %g1 + 0x4c ], %o4
a0007378:	9a 13 20 10 	or  %o4, 0x10, %o5
a000737c:	da 28 60 4c 	stb  %o5, [ %g1 + 0x4c ]
a0007380:	9e 10 20 31 	mov  0x31, %o7
a0007384:	c2 00 60 4c 	ld  [ %g1 + 0x4c ], %g1
a0007388:	31 3e 01 c0 	sethi  %hi(0xf8070000), %i0
a000738c:	83 30 60 1c 	srl  %g1, 0x1c, %g1
a0007390:	84 16 20 05 	or  %i0, 5, %g2
a0007394:	82 08 60 01 	and  %g1, 1, %g1
a0007398:	82 23 c0 01 	sub  %o7, %g1, %g1
a000739c:	82 08 60 ff 	and  %g1, 0xff, %g1
a00073a0:	83 28 60 08 	sll  %g1, 8, %g1
a00073a4:	7f ff e6 08 	call  a0000bc4 <_ilog>
a00073a8:	90 10 40 02 	or  %g1, %g2, %o0
a00073ac:	40 00 42 de 	call  a0017f24 <LexPmStateSendEventWithNoData>
a00073b0:	90 10 20 1a 	mov  0x1a, %o0
a00073b4:	10 80 00 14 	b  a0007404 <TEST_SystemDiagnosticIcmd+0xc0>
a00073b8:	03 28 40 0f 	sethi  %hi(0xa1003c00), %g1
a00073bc:	82 10 61 88 	or  %g1, 0x188, %g1	! a1003d88 <cpuContext.lto_priv.350+0x350>
a00073c0:	c8 08 60 08 	ldub  [ %g1 + 8 ], %g4
a00073c4:	90 11 20 04 	or  %g4, 4, %o0
a00073c8:	d0 28 60 08 	stb  %o0, [ %g1 + 8 ]
a00073cc:	92 10 20 33 	mov  0x33, %o1
a00073d0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a00073d4:	15 3e 01 c0 	sethi  %hi(0xf8070000), %o2
a00073d8:	83 30 60 1a 	srl  %g1, 0x1a, %g1
a00073dc:	96 12 a0 05 	or  %o2, 5, %o3
a00073e0:	82 08 60 01 	and  %g1, 1, %g1
a00073e4:	82 22 40 01 	sub  %o1, %g1, %g1
a00073e8:	82 08 60 ff 	and  %g1, 0xff, %g1
a00073ec:	83 28 60 08 	sll  %g1, 8, %g1
a00073f0:	7f ff e5 f5 	call  a0000bc4 <_ilog>
a00073f4:	90 10 40 0b 	or  %g1, %o3, %o0
a00073f8:	40 00 40 2a 	call  a00174a0 <RexPmStateSendEventWithNoData>
a00073fc:	90 10 20 1b 	mov  0x1b, %o0
a0007400:	03 28 40 0f 	sethi  %hi(0xa1003c00), %g1
a0007404:	f0 00 63 d0 	ld  [ %g1 + 0x3d0 ], %i0	! a1003fd0 <diagnosticTimer>
a0007408:	7f ff e7 ae 	call  a00012c0 <TIMING_TimerStart>
a000740c:	81 e8 00 00 	restore 

a0007410 <TEST_ProtectFlashIcmd>:
a0007410:	82 13 c0 00 	mov  %o7, %g1
a0007414:	7f ff e8 5a 	call  a000157c <FLASHRAW_GoldenProtect>
a0007418:	9e 10 40 00 	mov  %g1, %o7

a000741c <TEST_ReadFlashProtectIcmd>:
a000741c:	9d e3 bf e0 	save  %sp, -32, %sp
a0007420:	7f ff e8 10 	call  a0001460 <FLASHRAW_ReadGoldenProtect>
a0007424:	31 3e 40 c0 	sethi  %hi(0xf9030000), %i0
a0007428:	b0 16 23 06 	or  %i0, 0x306, %i0	! f9030306 <curr_flash_pos+0x385d38de>
a000742c:	7f ff e5 e6 	call  a0000bc4 <_ilog>
a0007430:	93 e8 00 08 	restore  %g0, %o0, %o1

a0007434 <TEST_SetTestStatusFlashVariableIcmd>:
a0007434:	9d e3 bf e0 	save  %sp, -32, %sp
a0007438:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a000743c:	90 10 20 5b 	mov  0x5b, %o0
a0007440:	40 00 00 df 	call  a00077bc <Config_ArbitrateGetVar>
a0007444:	92 17 62 80 	or  %i5, 0x280, %o1
a0007448:	80 a2 20 00 	cmp  %o0, 0
a000744c:	02 80 00 0e 	be  a0007484 <TEST_SetTestStatusFlashVariableIcmd+0x50>
a0007450:	b2 17 62 80 	or  %i5, 0x280, %i1
a0007454:	f0 2e 60 01 	stb  %i0, [ %i1 + 1 ]
a0007458:	94 10 00 19 	mov  %i1, %o2
a000745c:	92 10 20 5b 	mov  0x5b, %o1
a0007460:	40 00 00 26 	call  a00074f8 <Config_ArbitrateSetVar>
a0007464:	90 10 20 04 	mov  4, %o0
a0007468:	80 a2 20 00 	cmp  %o0, 0
a000746c:	02 80 00 06 	be  a0007484 <TEST_SetTestStatusFlashVariableIcmd+0x50>
a0007470:	31 3e 40 c0 	sethi  %hi(0xf9030000), %i0
a0007474:	f2 0e 60 01 	ldub  [ %i1 + 1 ], %i1
a0007478:	b0 16 22 02 	or  %i0, 0x202, %i0
a000747c:	7f ff e5 d2 	call  a0000bc4 <_ilog>
a0007480:	81 e8 00 00 	restore 
a0007484:	81 c7 e0 08 	ret 
a0007488:	81 e8 00 00 	restore 

a000748c <TEST_GetTestStatusFlashVariableIcmd>:
a000748c:	9d e3 bf e0 	save  %sp, -32, %sp
a0007490:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0007494:	90 10 20 5b 	mov  0x5b, %o0
a0007498:	40 00 00 c9 	call  a00077bc <Config_ArbitrateGetVar>
a000749c:	92 17 62 80 	or  %i5, 0x280, %o1
a00074a0:	80 a2 20 00 	cmp  %o0, 0
a00074a4:	02 80 00 07 	be  a00074c0 <TEST_GetTestStatusFlashVariableIcmd+0x34>
a00074a8:	82 17 62 80 	or  %i5, 0x280, %g1
a00074ac:	f2 08 60 01 	ldub  [ %g1 + 1 ], %i1
a00074b0:	31 3e 40 c0 	sethi  %hi(0xf9030000), %i0
a00074b4:	b0 16 22 02 	or  %i0, 0x202, %i0	! f9030202 <curr_flash_pos+0x385d37da>
a00074b8:	7f ff e5 c3 	call  a0000bc4 <_ilog>
a00074bc:	81 e8 00 00 	restore 
a00074c0:	81 c7 e0 08 	ret 
a00074c4:	81 e8 00 00 	restore 

a00074c8 <TEST_GetFpgaOCStatusIcmd>:
a00074c8:	9d e3 bf e0 	save  %sp, -32, %sp
a00074cc:	7f ff ec ed 	call  a0002880 <GpioRead>
a00074d0:	90 10 20 10 	mov  0x10, %o0
a00074d4:	b2 10 20 00 	clr  %i1
a00074d8:	92 1a 20 01 	xor  %o0, 1, %o1
a00074dc:	b0 10 20 32 	mov  0x32, %i0
a00074e0:	92 0a 60 ff 	and  %o1, 0xff, %o1
a00074e4:	11 3e 40 c1 	sethi  %hi(0xf9030400), %o0
a00074e8:	7f ff e5 b7 	call  a0000bc4 <_ilog>
a00074ec:	90 12 20 02 	or  %o0, 2, %o0	! f9030402 <curr_flash_pos+0x385d39da>
a00074f0:	7f ff f5 05 	call  a0004904 <ILOG_istatus>
a00074f4:	81 e8 00 00 	restore 

a00074f8 <Config_ArbitrateSetVar>:
a00074f8:	9d e3 bf d8 	save  %sp, -40, %sp
a00074fc:	94 10 20 04 	mov  4, %o2
a0007500:	92 10 00 1a 	mov  %i2, %o1
a0007504:	7f ff e3 e9 	call  a00004a8 <memcpy>
a0007508:	90 07 bf fc 	add  %fp, -4, %o0
a000750c:	03 28 00 81 	sethi  %hi(0xa0020400), %g1
a0007510:	ba 10 20 00 	clr  %i5
a0007514:	82 10 63 e4 	or  %g1, 0x3e4, %g1
a0007518:	84 10 00 01 	mov  %g1, %g2
a000751c:	c6 08 60 01 	ldub  [ %g1 + 1 ], %g3
a0007520:	80 a0 c0 19 	cmp  %g3, %i1
a0007524:	32 80 00 50 	bne,a   a0007664 <Config_ArbitrateSetVar+0x16c>
a0007528:	ba 07 60 01 	inc  %i5
a000752c:	83 2f 60 03 	sll  %i5, 3, %g1
a0007530:	82 00 80 01 	add  %g2, %g1, %g1
a0007534:	f6 00 60 04 	ld  [ %g1 + 4 ], %i3
a0007538:	e2 08 60 03 	ldub  [ %g1 + 3 ], %l1
a000753c:	94 10 00 11 	mov  %l1, %o2
a0007540:	92 10 00 1a 	mov  %i2, %o1
a0007544:	90 10 00 1b 	mov  %i3, %o0
a0007548:	7f ff ef 4f 	call  a0003284 <memeq>
a000754c:	b8 10 20 01 	mov  1, %i4
a0007550:	80 a2 20 00 	cmp  %o0, 0
a0007554:	32 80 00 49 	bne,a   a0007678 <Config_ArbitrateSetVar+0x180>
a0007558:	b2 06 7f ec 	add  %i1, -20, %i1
a000755c:	d6 07 bf fc 	ld  [ %fp + -4 ], %o3
a0007560:	94 10 00 19 	mov  %i1, %o2
a0007564:	92 10 00 18 	mov  %i0, %o1
a0007568:	11 3e ca 40 	sethi  %hi(0xfb290000), %o0
a000756c:	7f ff e5 96 	call  a0000bc4 <_ilog>
a0007570:	90 12 20 01 	or  %o0, 1, %o0	! fb290001 <curr_flash_pos+0x3a8335d9>
a0007574:	94 10 00 11 	mov  %l1, %o2
a0007578:	92 10 00 1a 	mov  %i2, %o1
a000757c:	7f ff e3 cb 	call  a00004a8 <memcpy>
a0007580:	90 10 00 1b 	mov  %i3, %o0
a0007584:	89 2f 60 01 	sll  %i5, 1, %g4
a0007588:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000758c:	82 10 61 e0 	or  %g1, 0x1e0, %g1	! a10071e0 <configVarStatus>
a0007590:	92 00 40 04 	add  %g1, %g4, %o1
a0007594:	f0 2a 60 01 	stb  %i0, [ %o1 + 1 ]
a0007598:	40 00 00 bf 	call  a0007894 <Config_SaveFlashVar>
a000759c:	90 0f 60 ff 	and  %i5, 0xff, %o0
a00075a0:	82 06 7f ec 	add  %i1, -20, %g1
a00075a4:	82 08 60 ff 	and  %g1, 0xff, %g1
a00075a8:	80 a0 60 01 	cmp  %g1, 1
a00075ac:	18 80 00 26 	bgu  a0007644 <Config_ArbitrateSetVar+0x14c>
a00075b0:	15 3e 4a 44 	sethi  %hi(0xf9291000), %o2
a00075b4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00075b8:	1b 28 40 1c 	sethi  %hi(0xa1007000), %o5
a00075bc:	98 10 61 a1 	or  %g1, 0x1a1, %o4
a00075c0:	f4 08 61 a1 	ldub  [ %g1 + 0x1a1 ], %i2
a00075c4:	c2 0b 61 a4 	ldub  [ %o5 + 0x1a4 ], %g1
a00075c8:	82 0e 80 01 	and  %i2, %g1, %g1
a00075cc:	17 28 40 01 	sethi  %hi(0xa1000400), %o3
a00075d0:	9e 13 61 a4 	or  %o5, 0x1a4, %o7
a00075d4:	c2 2a e2 80 	stb  %g1, [ %o3 + 0x280 ]
a00075d8:	b0 12 e2 80 	or  %o3, 0x280, %i0
a00075dc:	c4 0b 20 01 	ldub  [ %o4 + 1 ], %g2
a00075e0:	c2 0b e0 01 	ldub  [ %o7 + 1 ], %g1
a00075e4:	82 08 80 01 	and  %g2, %g1, %g1
a00075e8:	e0 0b 20 02 	ldub  [ %o4 + 2 ], %l0
a00075ec:	c2 2e 20 01 	stb  %g1, [ %i0 + 1 ]
a00075f0:	94 10 20 03 	mov  3, %o2
a00075f4:	c2 0b e0 02 	ldub  [ %o7 + 2 ], %g1
a00075f8:	82 0c 00 01 	and  %l0, %g1, %g1
a00075fc:	c2 2e 20 02 	stb  %g1, [ %i0 + 2 ]
a0007600:	92 10 00 18 	mov  %i0, %o1
a0007604:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0007608:	7f ff ef 1f 	call  a0003284 <memeq>
a000760c:	90 17 61 9e 	or  %i5, 0x19e, %o0	! a100719e <featureControl.lto_priv.343>
a0007610:	80 a2 20 00 	cmp  %o0, 0
a0007614:	12 80 00 1e 	bne  a000768c <Config_ArbitrateSetVar+0x194>
a0007618:	23 28 40 01 	sethi  %hi(0xa1000400), %l1
a000761c:	07 3e 4a 44 	sethi  %hi(0xf9291000), %g3
a0007620:	92 10 20 16 	mov  0x16, %o1
a0007624:	7f ff e5 68 	call  a0000bc4 <_ilog>
a0007628:	90 10 e1 01 	or  %g3, 0x101, %o0
a000762c:	92 10 00 18 	mov  %i0, %o1
a0007630:	94 10 20 03 	mov  3, %o2
a0007634:	7f ff e3 9d 	call  a00004a8 <memcpy>
a0007638:	90 17 61 9e 	or  %i5, 0x19e, %o0
a000763c:	10 80 00 06 	b  a0007654 <Config_ArbitrateSetVar+0x15c>
a0007640:	92 10 20 16 	mov  0x16, %o1
a0007644:	92 10 00 19 	mov  %i1, %o1
a0007648:	7f ff e5 5f 	call  a0000bc4 <_ilog>
a000764c:	90 12 a1 01 	or  %o2, 0x101, %o0
a0007650:	92 10 00 19 	mov  %i1, %o1
a0007654:	7f ff f5 57 	call  a0004bb0 <EVENT_Trigger>
a0007658:	90 10 20 05 	mov  5, %o0
a000765c:	10 80 00 07 	b  a0007678 <Config_ArbitrateSetVar+0x180>
a0007660:	b2 06 7f ec 	add  %i1, -20, %i1
a0007664:	80 a7 60 17 	cmp  %i5, 0x17
a0007668:	12 bf ff ad 	bne  a000751c <Config_ArbitrateSetVar+0x24>
a000766c:	82 00 60 08 	add  %g1, 8, %g1
a0007670:	b8 10 20 00 	clr  %i4
a0007674:	b2 06 7f ec 	add  %i1, -20, %i1
a0007678:	b6 0e 60 ff 	and  %i1, 0xff, %i3
a000767c:	80 a6 e0 01 	cmp  %i3, 1
a0007680:	38 80 00 4d 	bgu,a   a00077b4 <Config_ArbitrateSetVar+0x2bc>
a0007684:	b0 0f 20 01 	and  %i4, 1, %i0
a0007688:	23 28 40 01 	sethi  %hi(0xa1000400), %l1
a000768c:	90 10 20 16 	mov  0x16, %o0
a0007690:	40 00 00 4b 	call  a00077bc <Config_ArbitrateGetVar>
a0007694:	92 14 62 80 	or  %l1, 0x280, %o1
a0007698:	80 a2 20 00 	cmp  %o0, 0
a000769c:	02 80 00 2e 	be  a0007754 <Config_ArbitrateSetVar+0x25c>
a00076a0:	92 14 62 80 	or  %l1, 0x280, %o1
a00076a4:	c2 0c 62 80 	ldub  [ %l1 + 0x280 ], %g1
a00076a8:	94 08 60 01 	and  %g1, 1, %o2
a00076ac:	1f 3e 0a 40 	sethi  %hi(0xf8290000), %o7
a00076b0:	88 14 62 80 	or  %l1, 0x280, %g4
a00076b4:	a0 08 60 02 	and  %g1, 2, %l0
a00076b8:	d2 09 20 02 	ldub  [ %g4 + 2 ], %o1
a00076bc:	82 10 20 03 	mov  3, %g1
a00076c0:	d0 09 20 01 	ldub  [ %g4 + 1 ], %o0
a00076c4:	96 20 40 0a 	sub  %g1, %o2, %o3
a00076c8:	98 0a e0 ff 	and  %o3, 0xff, %o4
a00076cc:	9b 2b 20 08 	sll  %o4, 8, %o5
a00076d0:	ba 13 e0 06 	or  %o7, 6, %i5
a00076d4:	b2 0a 60 02 	and  %o1, 2, %i1
a00076d8:	b0 0a 60 01 	and  %o1, 1, %i0
a00076dc:	b4 0a 20 01 	and  %o0, 1, %i2
a00076e0:	7f ff e5 39 	call  a0000bc4 <_ilog>
a00076e4:	90 13 40 1d 	or  %o5, %i5, %o0
a00076e8:	80 a0 00 10 	cmp  %g0, %l0
a00076ec:	84 10 20 05 	mov  5, %g2
a00076f0:	86 60 a0 00 	subx  %g2, 0, %g3
a00076f4:	b6 08 e0 ff 	and  %g3, 0xff, %i3
a00076f8:	89 2e e0 08 	sll  %i3, 8, %g4
a00076fc:	7f ff e5 32 	call  a0000bc4 <_ilog>
a0007700:	90 11 00 1d 	or  %g4, %i5, %o0
a0007704:	a0 10 20 0b 	mov  0xb, %l0
a0007708:	90 24 00 1a 	sub  %l0, %i2, %o0
a000770c:	b4 0a 20 ff 	and  %o0, 0xff, %i2
a0007710:	93 2e a0 08 	sll  %i2, 8, %o1
a0007714:	7f ff e5 2c 	call  a0000bc4 <_ilog>
a0007718:	90 12 40 1d 	or  %o1, %i5, %o0
a000771c:	94 10 20 0d 	mov  0xd, %o2
a0007720:	b0 22 80 18 	sub  %o2, %i0, %i0
a0007724:	82 0e 20 ff 	and  %i0, 0xff, %g1
a0007728:	97 28 60 08 	sll  %g1, 8, %o3
a000772c:	7f ff e5 26 	call  a0000bc4 <_ilog>
a0007730:	90 12 c0 1d 	or  %o3, %i5, %o0
a0007734:	80 a0 00 19 	cmp  %g0, %i1
a0007738:	b2 10 20 0f 	mov  0xf, %i1
a000773c:	98 66 60 00 	subx  %i1, 0, %o4
a0007740:	9a 0b 20 ff 	and  %o4, 0xff, %o5
a0007744:	85 2b 60 08 	sll  %o5, 8, %g2
a0007748:	7f ff e5 1f 	call  a0000bc4 <_ilog>
a000774c:	90 10 80 1d 	or  %g2, %i5, %o0
a0007750:	92 14 62 80 	or  %l1, 0x280, %o1
a0007754:	40 00 00 1a 	call  a00077bc <Config_ArbitrateGetVar>
a0007758:	90 10 20 1d 	mov  0x1d, %o0
a000775c:	80 a2 20 00 	cmp  %o0, 0
a0007760:	02 80 00 14 	be  a00077b0 <Config_ArbitrateSetVar+0x2b8>
a0007764:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0007768:	e2 08 62 80 	ldub  [ %g1 + 0x280 ], %l1	! a1000680 <configBuffer.lto_priv.328>
a000776c:	9e 0c 60 01 	and  %l1, 1, %o7
a0007770:	82 10 20 07 	mov  7, %g1
a0007774:	ba 20 40 0f 	sub  %g1, %o7, %i5
a0007778:	86 0f 60 ff 	and  %i5, 0xff, %g3
a000777c:	89 28 e0 08 	sll  %g3, 8, %g4
a0007780:	21 3e 0a 40 	sethi  %hi(0xf8290000), %l0
a0007784:	b4 14 20 06 	or  %l0, 6, %i2	! f8290006 <curr_flash_pos+0x378335de>
a0007788:	7f ff e5 0f 	call  a0000bc4 <_ilog>
a000778c:	90 11 00 1a 	or  %g4, %i2, %o0
a0007790:	90 10 20 09 	mov  9, %o0
a0007794:	b6 0c 60 02 	and  %l1, 2, %i3
a0007798:	80 a0 00 1b 	cmp  %g0, %i3
a000779c:	92 62 20 00 	subx  %o0, 0, %o1
a00077a0:	94 0a 60 ff 	and  %o1, 0xff, %o2
a00077a4:	b1 2a a0 08 	sll  %o2, 8, %i0
a00077a8:	7f ff e5 07 	call  a0000bc4 <_ilog>
a00077ac:	90 16 00 1a 	or  %i0, %i2, %o0
a00077b0:	b0 0f 20 01 	and  %i4, 1, %i0
a00077b4:	81 c7 e0 08 	ret 
a00077b8:	81 e8 00 00 	restore 

a00077bc <Config_ArbitrateGetVar>:
a00077bc:	9d e3 bf d8 	save  %sp, -40, %sp
a00077c0:	05 28 00 81 	sethi  %hi(0xa0020400), %g2
a00077c4:	82 10 20 00 	clr  %g1
a00077c8:	90 10 a3 e4 	or  %g2, 0x3e4, %o0
a00077cc:	86 10 00 08 	mov  %o0, %g3
a00077d0:	c8 0a 20 01 	ldub  [ %o0 + 1 ], %g4
a00077d4:	80 a1 00 18 	cmp  %g4, %i0
a00077d8:	32 80 00 0b 	bne,a   a0007804 <Config_ArbitrateGetVar+0x48>
a00077dc:	82 00 60 01 	inc  %g1
a00077e0:	83 28 60 03 	sll  %g1, 3, %g1
a00077e4:	82 00 c0 01 	add  %g3, %g1, %g1
a00077e8:	d4 08 60 03 	ldub  [ %g1 + 3 ], %o2
a00077ec:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a00077f0:	90 10 00 19 	mov  %i1, %o0
a00077f4:	7f ff e3 2d 	call  a00004a8 <memcpy>
a00077f8:	b0 10 20 01 	mov  1, %i0
a00077fc:	10 80 00 07 	b  a0007818 <Config_ArbitrateGetVar+0x5c>
a0007800:	94 10 20 04 	mov  4, %o2
a0007804:	80 a0 60 17 	cmp  %g1, 0x17
a0007808:	12 bf ff f2 	bne  a00077d0 <Config_ArbitrateGetVar+0x14>
a000780c:	90 02 20 08 	add  %o0, 8, %o0
a0007810:	b0 10 20 00 	clr  %i0
a0007814:	94 10 20 04 	mov  4, %o2
a0007818:	92 10 00 19 	mov  %i1, %o1
a000781c:	90 07 bf fc 	add  %fp, -4, %o0
a0007820:	7f ff e3 22 	call  a00004a8 <memcpy>
a0007824:	b0 0e 20 01 	and  %i0, 1, %i0
a0007828:	81 c7 e0 08 	ret 
a000782c:	81 e8 00 00 	restore 

a0007830 <Configuration_ShowFeaturebits>:
a0007830:	9d e3 bf e0 	save  %sp, -32, %sp
a0007834:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007838:	84 10 61 9e 	or  %g1, 0x19e, %g2	! a100719e <featureControl.lto_priv.343>
a000783c:	d2 08 61 9e 	ldub  [ %g1 + 0x19e ], %o1
a0007840:	d6 08 a0 02 	ldub  [ %g2 + 2 ], %o3
a0007844:	d4 08 a0 01 	ldub  [ %g2 + 1 ], %o2
a0007848:	3b 3e ca 44 	sethi  %hi(0xfb291000), %i5
a000784c:	7f ff e4 de 	call  a0000bc4 <_ilog>
a0007850:	90 17 62 06 	or  %i5, 0x206, %o0	! fb291206 <curr_flash_pos+0x3a8347de>
a0007854:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007858:	86 10 61 a4 	or  %g1, 0x1a4, %g3	! a10071a4 <featureEnable.lto_priv.344>
a000785c:	d2 08 61 a4 	ldub  [ %g1 + 0x1a4 ], %o1
a0007860:	d6 08 e0 02 	ldub  [ %g3 + 2 ], %o3
a0007864:	d4 08 e0 01 	ldub  [ %g3 + 1 ], %o2
a0007868:	7f ff e4 d7 	call  a0000bc4 <_ilog>
a000786c:	90 17 63 06 	or  %i5, 0x306, %o0
a0007870:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007874:	88 10 61 a1 	or  %g1, 0x1a1, %g4	! a10071a1 <featureMask.lto_priv.345>
a0007878:	f2 08 61 a1 	ldub  [ %g1 + 0x1a1 ], %i1
a000787c:	f6 09 20 02 	ldub  [ %g4 + 2 ], %i3
a0007880:	f4 09 20 01 	ldub  [ %g4 + 1 ], %i2
a0007884:	31 3e ca 45 	sethi  %hi(0xfb291400), %i0
a0007888:	b0 16 20 06 	or  %i0, 6, %i0	! fb291406 <curr_flash_pos+0x3a8349de>
a000788c:	7f ff e4 ce 	call  a0000bc4 <_ilog>
a0007890:	81 e8 00 00 	restore 

a0007894 <Config_SaveFlashVar>:
a0007894:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007898:	91 2a 20 01 	sll  %o0, 1, %o0
a000789c:	82 10 61 e0 	or  %g1, 0x1e0, %g1
a00078a0:	84 00 40 08 	add  %g1, %o0, %g2
a00078a4:	c6 08 a0 01 	ldub  [ %g2 + 1 ], %g3
a00078a8:	88 00 ff fc 	add  %g3, -4, %g4
a00078ac:	80 a1 20 03 	cmp  %g4, 3
a00078b0:	18 80 00 12 	bgu  a00078f8 <Config_SaveFlashVar+0x64>
a00078b4:	01 00 00 00 	nop 
a00078b8:	d2 08 40 08 	ldub  [ %g1 + %o0 ], %o1
a00078bc:	94 12 60 01 	or  %o1, 1, %o2
a00078c0:	d4 28 40 08 	stb  %o2, [ %g1 + %o0 ]
a00078c4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00078c8:	d0 08 62 0f 	ldub  [ %g1 + 0x20f ], %o0	! a100720f <flashSaveInProgress.lto_priv.341>
a00078cc:	80 a2 20 00 	cmp  %o0, 0
a00078d0:	12 80 00 0a 	bne  a00078f8 <Config_SaveFlashVar+0x64>
a00078d4:	84 10 20 01 	mov  1, %g2
a00078d8:	07 28 00 1e 	sethi  %hi(0xa0007800), %g3
a00078dc:	c4 28 62 0f 	stb  %g2, [ %g1 + 0x20f ]
a00078e0:	94 10 20 00 	clr  %o2
a00078e4:	92 10 20 00 	clr  %o1
a00078e8:	90 10 e3 6c 	or  %g3, 0x36c, %o0
a00078ec:	82 13 c0 00 	mov  %o7, %g1
a00078f0:	7f ff f9 7a 	call  a0005ed8 <CALLBACK_Run>
a00078f4:	9e 10 40 00 	mov  %g1, %o7
a00078f8:	81 c3 e0 08 	retl 
a00078fc:	01 00 00 00 	nop 

a0007900 <Config_LoadAllVarsFromFlash.lto_priv.903>:
a0007900:	9d e3 bf d0 	save  %sp, -48, %sp
a0007904:	39 28 00 81 	sethi  %hi(0xa0020400), %i4
a0007908:	37 28 40 1c 	sethi  %hi(0xa1007000), %i3
a000790c:	31 28 40 01 	sethi  %hi(0xa1000400), %i0
a0007910:	27 3e c3 40 	sethi  %hi(0xfb0d0000), %l3
a0007914:	29 3e 43 41 	sethi  %hi(0xf90d0400), %l4
a0007918:	b8 17 23 e4 	or  %i4, 0x3e4, %i4
a000791c:	b6 16 e1 e0 	or  %i3, 0x1e0, %i3
a0007920:	a0 10 20 00 	clr  %l0
a0007924:	b0 16 22 80 	or  %i0, 0x280, %i0
a0007928:	a6 14 e3 01 	or  %l3, 0x301, %l3
a000792c:	a8 15 20 01 	or  %l4, 1, %l4
a0007930:	c2 0f 00 00 	ldub  [ %i4 ], %g1
a0007934:	80 88 60 01 	btst  1, %g1
a0007938:	02 80 00 6e 	be  a0007af0 <Config_LoadAllVarsFromFlash.lto_priv.903+0x1f0>
a000793c:	82 04 20 01 	add  %l0, 1, %g1
a0007940:	05 28 40 10 	sethi  %hi(0xa1004000), %g2
a0007944:	88 10 a0 1c 	or  %g2, 0x1c, %g4	! a100401c <flashVars.lto_priv.333>
a0007948:	c2 09 20 04 	ldub  [ %g4 + 4 ], %g1
a000794c:	87 28 60 02 	sll  %g1, 2, %g3
a0007950:	11 28 40 10 	sethi  %hi(0xa1004000), %o0
a0007954:	83 28 60 04 	sll  %g1, 4, %g1
a0007958:	82 00 c0 01 	add  %g3, %g1, %g1
a000795c:	92 12 20 24 	or  %o0, 0x24, %o1
a0007960:	f2 0f 20 03 	ldub  [ %i4 + 3 ], %i1
a0007964:	fa 02 40 01 	ld  [ %o1 + %g1 ], %i5
a0007968:	ec 11 20 06 	lduh  [ %g4 + 6 ], %l6
a000796c:	f4 0f 20 01 	ldub  [ %i4 + 1 ], %i2
a0007970:	03 28 00 83 	sethi  %hi(0xa0020c00), %g1
a0007974:	d0 00 60 24 	ld  [ %g1 + 0x24 ], %o0	! a0020c24 <uartFifoDefinitions.lto_priv.280+0x18>
a0007978:	ac 05 80 1d 	add  %l6, %i5, %l6
a000797c:	92 10 00 1a 	mov  %i2, %o1
a0007980:	94 10 00 16 	mov  %l6, %o2
a0007984:	7f ff e4 90 	call  a0000bc4 <_ilog>
a0007988:	ba 07 60 0c 	add  %i5, 0xc, %i5
a000798c:	aa 10 20 00 	clr  %l5
a0007990:	ae 0e 60 ff 	and  %i1, 0xff, %l7
a0007994:	e2 07 40 00 	ld  [ %i5 ], %l1
a0007998:	e4 07 60 04 	ld  [ %i5 + 4 ], %l2
a000799c:	e2 27 bf f4 	st  %l1, [ %fp + -12 ]
a00079a0:	92 10 20 12 	mov  0x12, %o1
a00079a4:	e4 27 bf f8 	st  %l2, [ %fp + -8 ]
a00079a8:	7f ff fb b9 	call  a000688c <IsFlashVariableHeaderValid.lto_priv.272>
a00079ac:	90 07 bf f4 	add  %fp, -12, %o0
a00079b0:	80 a2 20 00 	cmp  %o0, 0
a00079b4:	02 80 00 1a 	be  a0007a1c <Config_LoadAllVarsFromFlash.lto_priv.903+0x11c>
a00079b8:	80 a4 60 00 	cmp  %l1, 0
a00079bc:	c2 0f bf f5 	ldub  [ %fp + -11 ], %g1
a00079c0:	80 a6 80 01 	cmp  %i2, %g1
a00079c4:	12 80 00 0e 	bne  a00079fc <Config_LoadAllVarsFromFlash.lto_priv.903+0xfc>
a00079c8:	c2 0f bf f7 	ldub  [ %fp + -9 ], %g1
a00079cc:	d4 0f bf f7 	ldub  [ %fp + -9 ], %o2
a00079d0:	80 a5 c0 0a 	cmp  %l7, %o2
a00079d4:	02 80 00 08 	be  a00079f4 <Config_LoadAllVarsFromFlash.lto_priv.903+0xf4>
a00079d8:	03 28 00 83 	sethi  %hi(0xa0020c00), %g1
a00079dc:	d0 00 60 28 	ld  [ %g1 + 0x28 ], %o0	! a0020c28 <uartFifoDefinitions.lto_priv.280+0x1c>
a00079e0:	96 10 00 1a 	mov  %i2, %o3
a00079e4:	7f ff e4 78 	call  a0000bc4 <_ilog>
a00079e8:	92 10 00 17 	mov  %l7, %o1
a00079ec:	10 80 00 04 	b  a00079fc <Config_LoadAllVarsFromFlash.lto_priv.903+0xfc>
a00079f0:	c2 0f bf f7 	ldub  [ %fp + -9 ], %g1
a00079f4:	aa 10 00 1d 	mov  %i5, %l5
a00079f8:	c2 0f bf f7 	ldub  [ %fp + -9 ], %g1
a00079fc:	82 00 60 0b 	add  %g1, 0xb, %g1
a0007a00:	82 08 7f fc 	and  %g1, -4, %g1
a0007a04:	ba 07 40 01 	add  %i5, %g1, %i5
a0007a08:	80 a5 80 1d 	cmp  %l6, %i5
a0007a0c:	38 bf ff e3 	bgu,a   a0007998 <Config_LoadAllVarsFromFlash.lto_priv.903+0x98>
a0007a10:	e2 07 40 00 	ld  [ %i5 ], %l1
a0007a14:	10 80 00 1a 	b  a0007a7c <Config_LoadAllVarsFromFlash.lto_priv.903+0x17c>
a0007a18:	82 10 20 00 	clr  %g1
a0007a1c:	12 80 00 0b 	bne  a0007a48 <Config_LoadAllVarsFromFlash.lto_priv.903+0x148>
a0007a20:	80 a4 7f ff 	cmp  %l1, -1
a0007a24:	80 a5 80 1d 	cmp  %l6, %i5
a0007a28:	08 80 00 15 	bleu  a0007a7c <Config_LoadAllVarsFromFlash.lto_priv.903+0x17c>
a0007a2c:	82 10 20 00 	clr  %g1
a0007a30:	c2 07 40 00 	ld  [ %i5 ], %g1
a0007a34:	80 a0 60 00 	cmp  %g1, 0
a0007a38:	32 bf ff d8 	bne,a   a0007998 <Config_LoadAllVarsFromFlash.lto_priv.903+0x98>
a0007a3c:	e2 07 40 00 	ld  [ %i5 ], %l1
a0007a40:	10 bf ff f9 	b  a0007a24 <Config_LoadAllVarsFromFlash.lto_priv.903+0x124>
a0007a44:	ba 07 60 04 	add  %i5, 4, %i5
a0007a48:	02 80 00 0d 	be  a0007a7c <Config_LoadAllVarsFromFlash.lto_priv.903+0x17c>
a0007a4c:	82 10 20 00 	clr  %g1
a0007a50:	15 3e 43 41 	sethi  %hi(0xf90d0400), %o2
a0007a54:	e0 07 60 08 	ld  [ %i5 + 8 ], %l0
a0007a58:	90 12 a2 07 	or  %o2, 0x207, %o0
a0007a5c:	7f ff e4 5a 	call  a0000bc4 <_ilog>
a0007a60:	92 10 00 1d 	mov  %i5, %o1
a0007a64:	19 3e c3 41 	sethi  %hi(0xfb0d0400), %o4
a0007a68:	96 10 00 10 	mov  %l0, %o3
a0007a6c:	94 10 00 12 	mov  %l2, %o2
a0007a70:	92 10 00 11 	mov  %l1, %o1
a0007a74:	40 00 15 47 	call  a000cf90 <_iassert>
a0007a78:	90 13 23 07 	or  %o4, 0x307, %o0
a0007a7c:	80 a5 60 00 	cmp  %l5, 0
a0007a80:	02 80 00 0f 	be  a0007abc <Config_LoadAllVarsFromFlash.lto_priv.903+0x1bc>
a0007a84:	a2 0e 60 ff 	and  %i1, 0xff, %l1
a0007a88:	92 05 60 08 	add  %l5, 8, %o1
a0007a8c:	94 10 00 11 	mov  %l1, %o2
a0007a90:	7f ff e2 86 	call  a00004a8 <memcpy>
a0007a94:	90 10 00 18 	mov  %i0, %o0
a0007a98:	d6 05 60 08 	ld  [ %l5 + 8 ], %o3
a0007a9c:	94 10 00 11 	mov  %l1, %o2
a0007aa0:	92 10 00 1a 	mov  %i2, %o1
a0007aa4:	7f ff e4 48 	call  a0000bc4 <_ilog>
a0007aa8:	90 10 00 13 	mov  %l3, %o0
a0007aac:	92 10 00 15 	mov  %l5, %o1
a0007ab0:	7f ff e4 45 	call  a0000bc4 <_ilog>
a0007ab4:	90 10 00 14 	mov  %l4, %o0
a0007ab8:	82 10 20 01 	mov  1, %g1
a0007abc:	80 88 60 ff 	btst  0xff, %g1
a0007ac0:	22 80 00 08 	be,a   a0007ae0 <Config_LoadAllVarsFromFlash.lto_priv.903+0x1e0>
a0007ac4:	82 10 20 07 	mov  7, %g1
a0007ac8:	94 10 00 18 	mov  %i0, %o2
a0007acc:	92 10 00 1a 	mov  %i2, %o1
a0007ad0:	7f ff fe 8a 	call  a00074f8 <Config_ArbitrateSetVar>
a0007ad4:	90 10 20 02 	mov  2, %o0
a0007ad8:	10 80 00 06 	b  a0007af0 <Config_LoadAllVarsFromFlash.lto_priv.903+0x1f0>
a0007adc:	82 04 20 01 	add  %l0, 1, %g1
a0007ae0:	c2 2e e0 01 	stb  %g1, [ %i3 + 1 ]
a0007ae4:	7f ff ff 6c 	call  a0007894 <Config_SaveFlashVar>
a0007ae8:	90 0c 20 ff 	and  %l0, 0xff, %o0
a0007aec:	82 04 20 01 	add  %l0, 1, %g1
a0007af0:	b8 07 20 08 	add  %i4, 8, %i4
a0007af4:	a0 10 00 01 	mov  %g1, %l0
a0007af8:	82 08 60 ff 	and  %g1, 0xff, %g1
a0007afc:	80 a0 60 17 	cmp  %g1, 0x17
a0007b00:	12 bf ff 8c 	bne  a0007930 <Config_LoadAllVarsFromFlash.lto_priv.903+0x30>
a0007b04:	b6 06 e0 02 	add  %i3, 2, %i3
a0007b08:	81 c7 e0 08 	ret 
a0007b0c:	81 e8 00 00 	restore 

a0007b10 <Config_SaveAllFlashVariables.lto_priv.902>:
a0007b10:	9d e3 bf e0 	save  %sp, -32, %sp
a0007b14:	3b 28 00 81 	sethi  %hi(0xa0020400), %i5
a0007b18:	b8 10 20 00 	clr  %i4
a0007b1c:	ba 17 63 e4 	or  %i5, 0x3e4, %i5
a0007b20:	37 28 40 1c 	sethi  %hi(0xa1007000), %i3
a0007b24:	c2 0f 40 00 	ldub  [ %i5 ], %g1
a0007b28:	80 88 60 01 	btst  1, %g1
a0007b2c:	22 80 00 0b 	be,a   a0007b58 <Config_SaveAllFlashVariables.lto_priv.902+0x48>
a0007b30:	b8 07 20 02 	add  %i4, 2, %i4
a0007b34:	d4 0f 60 03 	ldub  [ %i5 + 3 ], %o2
a0007b38:	d2 07 60 04 	ld  [ %i5 + 4 ], %o1
a0007b3c:	7f ff fa dc 	call  a00066ac <FLASH_SaveConfigVariable>
a0007b40:	d0 0f 60 01 	ldub  [ %i5 + 1 ], %o0
a0007b44:	84 16 e1 e0 	or  %i3, 0x1e0, %g2
a0007b48:	c2 08 80 1c 	ldub  [ %g2 + %i4 ], %g1
a0007b4c:	82 08 7f fe 	and  %g1, -2, %g1
a0007b50:	c2 28 80 1c 	stb  %g1, [ %g2 + %i4 ]
a0007b54:	b8 07 20 02 	add  %i4, 2, %i4
a0007b58:	80 a7 20 2e 	cmp  %i4, 0x2e
a0007b5c:	12 bf ff f2 	bne  a0007b24 <Config_SaveAllFlashVariables.lto_priv.902+0x14>
a0007b60:	ba 07 60 08 	add  %i5, 8, %i5
a0007b64:	81 c7 e0 08 	ret 
a0007b68:	81 e8 00 00 	restore 

a0007b6c <Config_FlashSaveVariables>:
a0007b6c:	9d e3 bf e0 	save  %sp, -32, %sp
a0007b70:	84 10 20 00 	clr  %g2
a0007b74:	1f 28 00 81 	sethi  %hi(0xa0020400), %o7
a0007b78:	37 28 40 1c 	sethi  %hi(0xa1007000), %i3
a0007b7c:	80 a0 a0 17 	cmp  %g2, 0x17
a0007b80:	02 80 00 20 	be  a0007c00 <Config_FlashSaveVariables+0x94>
a0007b84:	83 28 a0 03 	sll  %g2, 3, %g1
a0007b88:	b2 13 e3 e4 	or  %o7, 0x3e4, %i1
a0007b8c:	f4 0e 40 01 	ldub  [ %i1 + %g1 ], %i2
a0007b90:	80 8e a0 01 	btst  1, %i2
a0007b94:	22 bf ff fa 	be,a   a0007b7c <Config_FlashSaveVariables+0x10>
a0007b98:	84 00 a0 01 	inc  %g2
a0007b9c:	bb 28 a0 01 	sll  %g2, 1, %i5
a0007ba0:	b8 16 e1 e0 	or  %i3, 0x1e0, %i4
a0007ba4:	f0 0f 00 1d 	ldub  [ %i4 + %i5 ], %i0
a0007ba8:	80 8e 20 01 	btst  1, %i0
a0007bac:	02 bf ff f4 	be  a0007b7c <Config_FlashSaveVariables+0x10>
a0007bb0:	84 00 a0 01 	inc  %g2
a0007bb4:	82 06 40 01 	add  %i1, %g1, %g1
a0007bb8:	d4 08 60 03 	ldub  [ %g1 + 3 ], %o2
a0007bbc:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a0007bc0:	7f ff fa bb 	call  a00066ac <FLASH_SaveConfigVariable>
a0007bc4:	d0 08 60 01 	ldub  [ %g1 + 1 ], %o0
a0007bc8:	80 a2 20 00 	cmp  %o0, 0
a0007bcc:	32 80 00 0a 	bne,a   a0007bf4 <Config_FlashSaveVariables+0x88>
a0007bd0:	c2 0f 00 1d 	ldub  [ %i4 + %i5 ], %g1
a0007bd4:	7f ff fa 9b 	call  a0006640 <FLASH_StartBlockSwap>
a0007bd8:	01 00 00 00 	nop 
a0007bdc:	40 00 00 2d 	call  a0007c90 <Config_MarkAllVarsToSave.lto_priv.904>
a0007be0:	01 00 00 00 	nop 
a0007be4:	92 10 20 01 	mov  1, %o1	! 1 <__lex_srodata_size+0x1>
a0007be8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007bec:	10 80 00 24 	b  a0007c7c <Config_FlashSaveVariables+0x110>
a0007bf0:	d2 28 62 0e 	stb  %o1, [ %g1 + 0x20e ]	! a100720e <blockSwapInProgress.lto_priv.342>
a0007bf4:	82 08 7f fe 	and  %g1, -2, %g1
a0007bf8:	10 80 00 21 	b  a0007c7c <Config_FlashSaveVariables+0x110>
a0007bfc:	c2 2f 00 1d 	stb  %g1, [ %i4 + %i5 ]
a0007c00:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007c04:	c4 08 62 0e 	ldub  [ %g1 + 0x20e ], %g2	! a100720e <blockSwapInProgress.lto_priv.342>
a0007c08:	80 a0 a0 00 	cmp  %g2, 0
a0007c0c:	22 80 00 19 	be,a   a0007c70 <Config_FlashSaveVariables+0x104>
a0007c10:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007c14:	3b 28 40 10 	sethi  %hi(0xa1004000), %i5
a0007c18:	b0 17 60 1c 	or  %i5, 0x1c, %i0	! a100401c <flashVars.lto_priv.333>
a0007c1c:	d2 0e 20 05 	ldub  [ %i0 + 5 ], %o1
a0007c20:	86 02 60 01 	add  %o1, 1, %g3
a0007c24:	d0 0e 20 04 	ldub  [ %i0 + 4 ], %o0
a0007c28:	c0 28 62 0e 	clrb  [ %g1 + 0x20e ]
a0007c2c:	7f ff fa d4 	call  a000677c <SetActiveFlashBlock.lto_priv.374>
a0007c30:	92 08 e0 ff 	and  %g3, 0xff, %o1
a0007c34:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
a0007c38:	80 a0 00 01 	cmp  %g0, %g1
a0007c3c:	11 28 40 10 	sethi  %hi(0xa1004000), %o0
a0007c40:	88 60 3f ff 	subx  %g0, -1, %g4
a0007c44:	94 12 20 24 	or  %o0, 0x24, %o2
a0007c48:	83 29 20 02 	sll  %g4, 2, %g1
a0007c4c:	97 29 20 04 	sll  %g4, 4, %o3
a0007c50:	9a 10 20 03 	mov  3, %o5
a0007c54:	82 00 40 0b 	add  %g1, %o3, %g1
a0007c58:	98 02 80 01 	add  %o2, %g1, %o4
a0007c5c:	da 2b 20 10 	stb  %o5, [ %o4 + 0x10 ]
a0007c60:	92 10 20 0c 	mov  0xc, %o1
a0007c64:	7f ff fa f0 	call  a0006824 <FlashClearBytes.lto_priv.373>
a0007c68:	d0 02 80 01 	ld  [ %o2 + %g1 ], %o0
a0007c6c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0007c70:	c0 28 62 0f 	clrb  [ %g1 + 0x20f ]	! a100720f <flashSaveInProgress.lto_priv.341>
a0007c74:	81 c7 e0 08 	ret 
a0007c78:	81 e8 00 00 	restore 
a0007c7c:	07 28 00 1e 	sethi  %hi(0xa0007800), %g3
a0007c80:	b4 10 20 00 	clr  %i2
a0007c84:	b2 10 20 00 	clr  %i1
a0007c88:	7f ff f8 94 	call  a0005ed8 <CALLBACK_Run>
a0007c8c:	91 e8 e3 6c 	restore  %g3, 0x36c, %o0

a0007c90 <Config_MarkAllVarsToSave.lto_priv.904>:
a0007c90:	82 10 20 00 	clr  %g1
a0007c94:	09 28 00 81 	sethi  %hi(0xa0020400), %g4
a0007c98:	1b 28 40 1c 	sethi  %hi(0xa1007000), %o5
a0007c9c:	85 28 60 02 	sll  %g1, 2, %g2
a0007ca0:	86 11 23 e4 	or  %g4, 0x3e4, %g3
a0007ca4:	c4 08 c0 02 	ldub  [ %g3 + %g2 ], %g2
a0007ca8:	80 88 a0 01 	btst  1, %g2
a0007cac:	22 80 00 07 	be,a   a0007cc8 <Config_MarkAllVarsToSave.lto_priv.904+0x38>
a0007cb0:	82 00 60 02 	add  %g1, 2, %g1
a0007cb4:	86 13 61 e0 	or  %o5, 0x1e0, %g3
a0007cb8:	c4 08 c0 01 	ldub  [ %g3 + %g1 ], %g2
a0007cbc:	84 10 a0 01 	or  %g2, 1, %g2
a0007cc0:	c4 28 c0 01 	stb  %g2, [ %g3 + %g1 ]
a0007cc4:	82 00 60 02 	add  %g1, 2, %g1
a0007cc8:	80 a0 60 2e 	cmp  %g1, 0x2e
a0007ccc:	12 bf ff f5 	bne  a0007ca0 <Config_MarkAllVarsToSave.lto_priv.904+0x10>
a0007cd0:	85 28 60 02 	sll  %g1, 2, %g2
a0007cd4:	81 c3 e0 08 	retl 
a0007cd8:	01 00 00 00 	nop 

a0007cdc <flashFillCurrentIcmd>:
a0007cdc:	9d e3 be e0 	save  %sp, -288, %sp
a0007ce0:	82 10 20 00 	clr  %g1
a0007ce4:	b8 07 bf 00 	add  %fp, -256, %i4
a0007ce8:	f0 28 40 1c 	stb  %i0, [ %g1 + %i4 ]
a0007cec:	82 00 60 01 	inc  %g1
a0007cf0:	80 a0 61 00 	cmp  %g1, 0x100
a0007cf4:	32 bf ff fe 	bne,a   a0007cec <flashFillCurrentIcmd+0x10>
a0007cf8:	f0 28 40 1c 	stb  %i0, [ %g1 + %i4 ]
a0007cfc:	ba 10 20 00 	clr  %i5
a0007d00:	37 00 00 40 	sethi  %hi(0x10000), %i3
a0007d04:	90 10 00 1d 	mov  %i5, %o0
a0007d08:	94 10 21 00 	mov  0x100, %o2
a0007d0c:	7f ff e5 b5 	call  a00013e0 <FLASHRAW_write>
a0007d10:	92 10 00 1c 	mov  %i4, %o1
a0007d14:	ba 07 61 00 	add  %i5, 0x100, %i5
a0007d18:	80 a7 40 1b 	cmp  %i5, %i3
a0007d1c:	12 bf ff fb 	bne  a0007d08 <flashFillCurrentIcmd+0x2c>
a0007d20:	90 10 00 1d 	mov  %i5, %o0
a0007d24:	81 c7 e0 08 	ret 
a0007d28:	81 e8 00 00 	restore 

a0007d2c <flashEraseCurrentIcmd>:
a0007d2c:	9d e3 bf e0 	save  %sp, -32, %sp
a0007d30:	13 00 18 00 	sethi  %hi(0x600000), %o1
a0007d34:	7f ff f9 e6 	call  a00064cc <FLASHRAW_eraseGeneric>
a0007d38:	90 10 20 00 	clr  %o0
a0007d3c:	13 00 01 80 	sethi  %hi(0x60000), %o1
a0007d40:	11 00 28 00 	sethi  %hi(0xa00000), %o0
a0007d44:	7f ff f9 e2 	call  a00064cc <FLASHRAW_eraseGeneric>
a0007d48:	33 00 00 80 	sethi  %hi(0x20000), %i1
a0007d4c:	31 00 2c 00 	sethi  %hi(0xb00000), %i0
a0007d50:	7f ff f9 df 	call  a00064cc <FLASHRAW_eraseGeneric>
a0007d54:	81 e8 00 00 	restore 

a0007d58 <flashDataWriteByte>:
a0007d58:	9d e3 bf e0 	save  %sp, -32, %sp
a0007d5c:	94 10 20 01 	mov  1, %o2
a0007d60:	f2 2f a0 08 	stb  %i1, [ %fp + 8 ]
a0007d64:	92 07 a0 08 	add  %fp, 8, %o1
a0007d68:	7f ff e5 9e 	call  a00013e0 <FLASHRAW_write>
a0007d6c:	90 10 00 18 	mov  %i0, %o0
a0007d70:	81 c7 e0 08 	ret 
a0007d74:	81 e8 00 00 	restore 

a0007d78 <flashDataEraseFlashVars>:
a0007d78:	9d e3 bf e0 	save  %sp, -32, %sp
a0007d7c:	13 00 00 80 	sethi  %hi(0x20000), %o1
a0007d80:	7f ff f9 d3 	call  a00064cc <FLASHRAW_eraseGeneric>
a0007d84:	11 30 2c 00 	sethi  %hi(0xc0b00000), %o0
a0007d88:	11 3e 03 42 	sethi  %hi(0xf80d0800), %o0
a0007d8c:	7f ff e3 8e 	call  a0000bc4 <_ilog>
a0007d90:	90 12 23 01 	or  %o0, 0x301, %o0	! f80d0b01 <curr_flash_pos+0x376740d9>
a0007d94:	7f ff ef b4 	call  a0003c64 <UART_WaitForTx>
a0007d98:	81 e8 00 00 	restore 

a0007d9c <setMmuAddressOffsetIcmd>:
a0007d9c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0007da0:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0007da4:	d0 20 60 28 	st  %o0, [ %g1 + 0x28 ]
a0007da8:	81 c3 e0 08 	retl 
a0007dac:	01 00 00 00 	nop 

a0007db0 <flashDataEraseBlockIcmd>:
a0007db0:	92 10 20 01 	mov  1, %o1	! 1 <__lex_srodata_size+0x1>
a0007db4:	82 13 c0 00 	mov  %o7, %g1
a0007db8:	7f ff f9 c5 	call  a00064cc <FLASHRAW_eraseGeneric>
a0007dbc:	9e 10 40 00 	mov  %g1, %o7

a0007dc0 <flashDeviceIcmd>:
a0007dc0:	9d e3 bf e0 	save  %sp, -32, %sp
a0007dc4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0007dc8:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a0007dcc:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a0007dd0:	1f 00 40 00 	sethi  %hi(0x1000000), %o7
a0007dd4:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0007dd8:	86 08 b0 ff 	and  %g2, -3841, %g3
a0007ddc:	88 10 e2 00 	or  %g3, 0x200, %g4
a0007de0:	c8 20 60 10 	st  %g4, [ %g1 + 0x10 ]
a0007de4:	b2 10 3f 9f 	mov  -97, %i1
a0007de8:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a0007dec:	92 0a 3f 0f 	and  %o0, -241, %o1
a0007df0:	d2 20 60 10 	st  %o1, [ %g1 + 0x10 ]
a0007df4:	07 00 80 00 	sethi  %hi(0x2000000), %g3
a0007df8:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a0007dfc:	96 0a bf f0 	and  %o2, -16, %o3
a0007e00:	98 12 e0 01 	or  %o3, 1, %o4
a0007e04:	d8 20 60 10 	st  %o4, [ %g1 + 0x10 ]
a0007e08:	13 00 1f c0 	sethi  %hi(0x7f0000), %o1
a0007e0c:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
a0007e10:	b0 2b 40 0f 	andn  %o5, %o7, %i0
a0007e14:	f0 20 60 14 	st  %i0, [ %g1 + 0x14 ]
a0007e18:	96 10 20 04 	mov  4, %o3
a0007e1c:	f2 28 60 17 	stb  %i1, [ %g1 + 0x17 ]
a0007e20:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a0007e24:	88 28 80 03 	andn  %g2, %g3, %g4
a0007e28:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0007e2c:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0007e30:	94 2a 00 09 	andn  %o0, %o1, %o2
a0007e34:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0007e38:	d6 28 60 16 	stb  %o3, [ %g1 + 0x16 ]
a0007e3c:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0007e40:	7f ff e3 86 	call  a0000c58 <LEON_SFISendReadStatus>
a0007e44:	01 00 00 00 	nop 
a0007e48:	03 3e 43 44 	sethi  %hi(0xf90d1000), %g1
a0007e4c:	b0 10 63 06 	or  %g1, 0x306, %i0	! f90d1306 <curr_flash_pos+0x386748de>
a0007e50:	7f ff e3 5d 	call  a0000bc4 <_ilog>
a0007e54:	93 e8 00 08 	restore  %g0, %o0, %o1

a0007e58 <flashProtectGoldenIcmd>:
a0007e58:	82 13 c0 00 	mov  %o7, %g1
a0007e5c:	7f ff e5 c8 	call  a000157c <FLASHRAW_GoldenProtect>
a0007e60:	9e 10 40 00 	mov  %g1, %o7

a0007e64 <flashReadChipSectorProtectionIcmd>:
a0007e64:	82 13 c0 00 	mov  %o7, %g1
a0007e68:	7f ff e5 7e 	call  a0001460 <FLASHRAW_ReadGoldenProtect>
a0007e6c:	9e 10 40 00 	mov  %g1, %o7

a0007e70 <icmdMdioReadHelper>:
a0007e70:	92 10 00 08 	mov  %o0, %o1
a0007e74:	11 3e 46 02 	sethi  %hi(0xf9180800), %o0
a0007e78:	90 12 22 06 	or  %o0, 0x206, %o0	! f9180a06 <curr_flash_pos+0x38723fde>
a0007e7c:	82 13 c0 00 	mov  %o7, %g1
a0007e80:	7f ff e3 51 	call  a0000bc4 <_ilog>
a0007e84:	9e 10 40 00 	mov  %g1, %o7

a0007e88 <mdioAssertInvalidState>:
a0007e88:	9d e3 bf e0 	save  %sp, -32, %sp
a0007e8c:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0007e90:	82 10 60 14 	or  %g1, 0x14, %g1	! a1003414 <mdioContext.lto_priv.378>
a0007e94:	d6 08 60 03 	ldub  [ %g1 + 3 ], %o3
a0007e98:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a0007e9c:	11 3e c6 04 	sethi  %hi(0xfb181000), %o0
a0007ea0:	92 10 00 18 	mov  %i0, %o1
a0007ea4:	40 00 14 3b 	call  a000cf90 <_iassert>
a0007ea8:	90 12 23 07 	or  %o0, 0x307, %o0
a0007eac:	01 00 00 00 	nop 

a0007eb0 <MdioNotifyReadHandler>:
a0007eb0:	9d e3 bf e0 	save  %sp, -32, %sp
a0007eb4:	b3 2e 60 10 	sll  %i1, 0x10, %i1
a0007eb8:	9f c6 00 00 	call  %i0
a0007ebc:	91 36 60 10 	srl  %i1, 0x10, %o0
a0007ec0:	81 c7 e0 08 	ret 
a0007ec4:	81 e8 00 00 	restore 

a0007ec8 <MdioNotifyWriteHandler>:
a0007ec8:	9d e3 bf e0 	save  %sp, -32, %sp
a0007ecc:	9f c6 00 00 	call  %i0
a0007ed0:	01 00 00 00 	nop 
a0007ed4:	81 c7 e0 08 	ret 
a0007ed8:	81 e8 00 00 	restore 

a0007edc <PrintLatencyValueIcmd>:
a0007edc:	9d e3 bf e0 	save  %sp, -32, %sp
a0007ee0:	3b 28 40 0d 	sethi  %hi(0xa1003400), %i5
a0007ee4:	c2 07 60 98 	ld  [ %i5 + 0x98 ], %g1	! a1003498 <latencyPrintValueTimer.lto_priv.376>
a0007ee8:	80 a0 60 00 	cmp  %g1, 0
a0007eec:	12 80 00 09 	bne  a0007f10 <PrintLatencyValueIcmd+0x34>
a0007ef0:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0007ef4:	94 10 21 f4 	mov  0x1f4, %o2
a0007ef8:	92 10 20 00 	clr  %o1
a0007efc:	11 28 00 1f 	sethi  %hi(0xa0007c00), %o0
a0007f00:	7f ff f7 78 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0007f04:	90 12 22 dc 	or  %o0, 0x2dc, %o0	! a0007edc <PrintLatencyValueIcmd>
a0007f08:	d0 27 60 98 	st  %o0, [ %i5 + 0x98 ]
a0007f0c:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0007f10:	82 10 62 00 	or  %g1, 0x200, %g1	! 80003e00 <__load_start_lexsrodata+0x20003e00>
a0007f14:	f2 00 60 34 	ld  [ %g1 + 0x34 ], %i1
a0007f18:	80 a6 60 00 	cmp  %i1, 0
a0007f1c:	02 80 00 06 	be  a0007f34 <PrintLatencyValueIcmd+0x58>
a0007f20:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a0007f24:	05 3e 45 d0 	sethi  %hi(0xf9174000), %g2
a0007f28:	b0 10 a0 01 	or  %g2, 1, %i0	! f9174001 <curr_flash_pos+0x387175d9>
a0007f2c:	7f ff e3 26 	call  a0000bc4 <_ilog>
a0007f30:	81 e8 00 00 	restore 
a0007f34:	c2 0f 21 9b 	ldub  [ %i4 + 0x19b ], %g1
a0007f38:	80 a0 60 13 	cmp  %g1, 0x13
a0007f3c:	18 80 00 09 	bgu  a0007f60 <PrintLatencyValueIcmd+0x84>
a0007f40:	31 3e 05 d0 	sethi  %hi(0xf8174000), %i0
a0007f44:	7f ff e4 df 	call  a00012c0 <TIMING_TimerStart>
a0007f48:	d0 07 60 98 	ld  [ %i5 + 0x98 ], %o0
a0007f4c:	c2 0f 21 9b 	ldub  [ %i4 + 0x19b ], %g1
a0007f50:	82 00 60 01 	inc  %g1
a0007f54:	c2 2f 21 9b 	stb  %g1, [ %i4 + 0x19b ]
a0007f58:	81 c7 e0 08 	ret 
a0007f5c:	81 e8 00 00 	restore 
a0007f60:	b0 16 21 05 	or  %i0, 0x105, %i0
a0007f64:	7f ff e3 18 	call  a0000bc4 <_ilog>
a0007f68:	81 e8 00 00 	restore 

a0007f6c <MCA_IcmdPrintFifoLevel>:
a0007f6c:	9d e3 bf e0 	save  %sp, -32, %sp
a0007f70:	80 a6 20 00 	cmp  %i0, 0
a0007f74:	02 80 00 08 	be  a0007f94 <MCA_IcmdPrintFifoLevel+0x28>
a0007f78:	3b 28 40 0d 	sethi  %hi(0xa1003400), %i5
a0007f7c:	d0 07 60 94 	ld  [ %i5 + 0x94 ], %o0	! a1003494 <mcaFifoPrintIcmdTimer>
a0007f80:	7f ff e4 e6 	call  a0001318 <TIMING_TimerResetTimeout>
a0007f84:	92 10 00 18 	mov  %i0, %o1
a0007f88:	f0 07 60 94 	ld  [ %i5 + 0x94 ], %i0
a0007f8c:	7f ff e4 cd 	call  a00012c0 <TIMING_TimerStart>
a0007f90:	81 e8 00 00 	restore 
a0007f94:	f0 07 60 94 	ld  [ %i5 + 0x94 ], %i0
a0007f98:	7f ff e4 d8 	call  a00012f8 <TIMING_TimerStop>
a0007f9c:	81 e8 00 00 	restore 

a0007fa0 <MCA_CoreIrq>:
a0007fa0:	9d e3 bf e0 	save  %sp, -32, %sp
a0007fa4:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0007fa8:	82 10 61 00 	or  %g1, 0x100, %g1	! 80003d00 <__load_start_lexsrodata+0x20003d00>
a0007fac:	f2 00 60 c8 	ld  [ %g1 + 0xc8 ], %i1
a0007fb0:	f4 00 60 c4 	ld  [ %g1 + 0xc4 ], %i2
a0007fb4:	b2 0e 40 1a 	and  %i1, %i2, %i1
a0007fb8:	f2 20 60 c8 	st  %i1, [ %g1 + 0xc8 ]
a0007fbc:	c2 00 60 d0 	ld  [ %g1 + 0xd0 ], %g1
a0007fc0:	b4 0e 80 01 	and  %i2, %g1, %i2
a0007fc4:	03 00 00 e7 	sethi  %hi(0x39c00), %g1
a0007fc8:	80 8e 80 01 	btst  %i2, %g1
a0007fcc:	02 80 00 09 	be  a0007ff0 <MCA_CoreIrq+0x50>
a0007fd0:	31 3e 85 c0 	sethi  %hi(0xfa170000), %i0
a0007fd4:	92 10 00 1a 	mov  %i2, %o1
a0007fd8:	11 3e 45 d0 	sethi  %hi(0xf9174000), %o0
a0007fdc:	7f ff e2 fa 	call  a0000bc4 <_ilog>
a0007fe0:	90 12 22 07 	or  %o0, 0x207, %o0	! f9174207 <curr_flash_pos+0x387177df>
a0007fe4:	05 3e 05 cf 	sethi  %hi(0xf8173c00), %g2
a0007fe8:	40 00 13 ea 	call  a000cf90 <_iassert>
a0007fec:	90 10 a3 07 	or  %g2, 0x307, %o0	! f8173f07 <curr_flash_pos+0x377174df>
a0007ff0:	b0 16 22 06 	or  %i0, 0x206, %i0
a0007ff4:	7f ff e2 f4 	call  a0000bc4 <_ilog>
a0007ff8:	81 e8 00 00 	restore 

a0007ffc <MCA_Channel0Irq>:
a0007ffc:	90 10 20 00 	clr  %o0
a0008000:	82 13 c0 00 	mov  %o7, %g1
a0008004:	40 00 00 16 	call  a000805c <McaHal_ChannelIrqHandler>
a0008008:	9e 10 40 00 	mov  %g1, %o7

a000800c <MCA_Channel1Irq>:
a000800c:	90 10 20 01 	mov  1, %o0
a0008010:	82 13 c0 00 	mov  %o7, %g1
a0008014:	40 00 00 12 	call  a000805c <McaHal_ChannelIrqHandler>
a0008018:	9e 10 40 00 	mov  %g1, %o7

a000801c <MCA_Channel2Irq>:
a000801c:	90 10 20 02 	mov  2, %o0
a0008020:	82 13 c0 00 	mov  %o7, %g1
a0008024:	40 00 00 0e 	call  a000805c <McaHal_ChannelIrqHandler>
a0008028:	9e 10 40 00 	mov  %g1, %o7

a000802c <MCA_Channel3Irq>:
a000802c:	90 10 20 03 	mov  3, %o0
a0008030:	82 13 c0 00 	mov  %o7, %g1
a0008034:	40 00 00 0a 	call  a000805c <McaHal_ChannelIrqHandler>
a0008038:	9e 10 40 00 	mov  %g1, %o7

a000803c <MCA_Channel4Irq>:
a000803c:	90 10 20 04 	mov  4, %o0
a0008040:	82 13 c0 00 	mov  %o7, %g1
a0008044:	40 00 00 06 	call  a000805c <McaHal_ChannelIrqHandler>
a0008048:	9e 10 40 00 	mov  %g1, %o7

a000804c <MCA_Channel5Irq>:
a000804c:	90 10 20 05 	mov  5, %o0
a0008050:	82 13 c0 00 	mov  %o7, %g1
a0008054:	40 00 00 02 	call  a000805c <McaHal_ChannelIrqHandler>
a0008058:	9e 10 40 00 	mov  %g1, %o7

a000805c <McaHal_ChannelIrqHandler>:
a000805c:	9d e3 bf e0 	save  %sp, -32, %sp
a0008060:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0008064:	82 10 62 00 	or  %g1, 0x200, %g1	! 80003e00 <__load_start_lexsrodata+0x20003e00>
a0008068:	bb 2e 20 08 	sll  %i0, 8, %i5
a000806c:	ba 07 40 01 	add  %i5, %g1, %i5
a0008070:	f8 07 60 bc 	ld  [ %i5 + 0xbc ], %i4
a0008074:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1
a0008078:	b8 0f 00 01 	and  %i4, %g1, %i4
a000807c:	f8 27 60 bc 	st  %i4, [ %i5 + 0xbc ]
a0008080:	94 10 00 1c 	mov  %i4, %o2
a0008084:	f4 07 60 c4 	ld  [ %i5 + 0xc4 ], %i2
a0008088:	d6 07 60 c4 	ld  [ %i5 + 0xc4 ], %o3
a000808c:	b4 08 40 1a 	and  %g1, %i2, %i2
a0008090:	92 10 00 18 	mov  %i0, %o1
a0008094:	11 3e c5 c0 	sethi  %hi(0xfb170000), %o0
a0008098:	7f ff e2 cb 	call  a0000bc4 <_ilog>
a000809c:	90 12 23 06 	or  %o0, 0x306, %o0	! fb170306 <curr_flash_pos+0x3a7138de>
a00080a0:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a00080a4:	a0 06 20 02 	add  %i0, 2, %l0
a00080a8:	82 10 60 9c 	or  %g1, 0x9c, %g1
a00080ac:	b7 2c 20 04 	sll  %l0, 4, %i3
a00080b0:	c4 00 40 1b 	ld  [ %g1 + %i3 ], %g2
a00080b4:	80 a0 a0 00 	cmp  %g2, 0
a00080b8:	02 80 00 36 	be  a0008190 <McaHal_ChannelIrqHandler+0x134>
a00080bc:	b2 10 00 01 	mov  %g1, %i1
a00080c0:	82 00 40 1b 	add  %g1, %i3, %g1
a00080c4:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a00080c8:	80 a7 00 03 	cmp  %i4, %g3
a00080cc:	32 80 00 31 	bne,a   a0008190 <McaHal_ChannelIrqHandler+0x134>
a00080d0:	f8 20 60 04 	st  %i4, [ %g1 + 4 ]
a00080d4:	03 00 00 20 	sethi  %hi(0x8000), %g1
a00080d8:	80 8f 00 01 	btst  %i4, %g1
a00080dc:	02 80 00 0f 	be  a0008118 <McaHal_ChannelIrqHandler+0xbc>
a00080e0:	03 00 01 00 	sethi  %hi(0x40000), %g1
a00080e4:	09 3e 85 c5 	sethi  %hi(0xfa171400), %g4
a00080e8:	92 10 00 18 	mov  %i0, %o1
a00080ec:	90 11 21 05 	or  %g4, 0x105, %o0
a00080f0:	7f ff e2 b5 	call  a0000bc4 <_ilog>
a00080f4:	94 10 00 1c 	mov  %i4, %o2
a00080f8:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1
a00080fc:	13 00 00 20 	sethi  %hi(0x8000), %o1
a0008100:	82 28 40 09 	andn  %g1, %o1, %g1
a0008104:	c2 27 60 b8 	st  %g1, [ %i5 + 0xb8 ]
a0008108:	c2 06 40 1b 	ld  [ %i1 + %i3 ], %g1
a000810c:	9f c0 40 00 	call  %g1
a0008110:	90 10 20 00 	clr  %o0
a0008114:	03 00 01 00 	sethi  %hi(0x40000), %g1
a0008118:	80 8f 00 01 	btst  %i4, %g1
a000811c:	02 80 00 10 	be  a000815c <McaHal_ChannelIrqHandler+0x100>
a0008120:	80 8f 24 00 	btst  0x400, %i4
a0008124:	17 3e 85 c5 	sethi  %hi(0xfa171400), %o3
a0008128:	94 10 00 1c 	mov  %i4, %o2
a000812c:	90 12 e2 05 	or  %o3, 0x205, %o0
a0008130:	7f ff e2 a5 	call  a0000bc4 <_ilog>
a0008134:	92 10 00 18 	mov  %i0, %o1
a0008138:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1
a000813c:	15 00 01 00 	sethi  %hi(0x40000), %o2
a0008140:	82 28 40 0a 	andn  %g1, %o2, %g1
a0008144:	c2 27 60 b8 	st  %g1, [ %i5 + 0xb8 ]
a0008148:	83 2c 20 04 	sll  %l0, 4, %g1
a000814c:	c2 06 40 01 	ld  [ %i1 + %g1 ], %g1
a0008150:	9f c0 40 00 	call  %g1
a0008154:	90 10 20 01 	mov  1, %o0
a0008158:	80 8f 24 00 	btst  0x400, %i4
a000815c:	02 80 00 0d 	be  a0008190 <McaHal_ChannelIrqHandler+0x134>
a0008160:	19 3e 85 c5 	sethi  %hi(0xfa171400), %o4
a0008164:	94 10 00 1c 	mov  %i4, %o2
a0008168:	90 13 22 05 	or  %o4, 0x205, %o0
a000816c:	7f ff e2 96 	call  a0000bc4 <_ilog>
a0008170:	92 10 00 18 	mov  %i0, %o1
a0008174:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1
a0008178:	82 08 7b ff 	and  %g1, -1025, %g1
a000817c:	c2 27 60 b8 	st  %g1, [ %i5 + 0xb8 ]
a0008180:	83 2c 20 04 	sll  %l0, 4, %g1
a0008184:	c2 06 40 01 	ld  [ %i1 + %g1 ], %g1
a0008188:	9f c0 40 00 	call  %g1
a000818c:	90 10 20 02 	mov  2, %o0
a0008190:	7f ff fa 5b 	call  a0006afc <McaHal_GetChannelStatus.isra.0.lto_priv.456>
a0008194:	90 10 00 1a 	mov  %i2, %o0
a0008198:	7f ff fa 24 	call  a0006a28 <MCA_ChannelStatusCallback.lto_priv.455>
a000819c:	93 e8 00 08 	restore  %g0, %o0, %o1

a00081a0 <MCA_DisableTimerHandler_CPU_COMM.lto_priv.183>:
a00081a0:	90 10 20 00 	clr  %o0
a00081a4:	82 13 c0 00 	mov  %o7, %g1
a00081a8:	7f ff f9 f6 	call  a0006980 <MCA_DisableTimerHandler.lto_priv.454>
a00081ac:	9e 10 40 00 	mov  %g1, %o7

a00081b0 <MCA_DisableTimerHandler_DP.lto_priv.184>:
a00081b0:	90 10 20 01 	mov  1, %o0
a00081b4:	82 13 c0 00 	mov  %o7, %g1
a00081b8:	7f ff f9 f2 	call  a0006980 <MCA_DisableTimerHandler.lto_priv.454>
a00081bc:	9e 10 40 00 	mov  %g1, %o7

a00081c0 <MCA_DisableTimerHandler_USB3.lto_priv.185>:
a00081c0:	90 10 20 02 	mov  2, %o0
a00081c4:	82 13 c0 00 	mov  %o7, %g1
a00081c8:	7f ff f9 ee 	call  a0006980 <MCA_DisableTimerHandler.lto_priv.454>
a00081cc:	9e 10 40 00 	mov  %g1, %o7

a00081d0 <MCA_DisableTimerHandler_GE.lto_priv.186>:
a00081d0:	90 10 20 03 	mov  3, %o0
a00081d4:	82 13 c0 00 	mov  %o7, %g1
a00081d8:	7f ff f9 ea 	call  a0006980 <MCA_DisableTimerHandler.lto_priv.454>
a00081dc:	9e 10 40 00 	mov  %g1, %o7

a00081e0 <MCA_DisableTimerHandler_GMII.lto_priv.187>:
a00081e0:	90 10 20 04 	mov  4, %o0
a00081e4:	82 13 c0 00 	mov  %o7, %g1
a00081e8:	7f ff f9 e6 	call  a0006980 <MCA_DisableTimerHandler.lto_priv.454>
a00081ec:	9e 10 40 00 	mov  %g1, %o7

a00081f0 <MCA_DisableTimerHandler_RS232.lto_priv.188>:
a00081f0:	90 10 20 05 	mov  5, %o0
a00081f4:	82 13 c0 00 	mov  %o7, %g1
a00081f8:	7f ff f9 e2 	call  a0006980 <MCA_DisableTimerHandler.lto_priv.454>
a00081fc:	9e 10 40 00 	mov  %g1, %o7

a0008200 <_interruptHandlerReply.lto_priv.891>:
a0008200:	9d e3 bf e0 	save  %sp, -32, %sp
a0008204:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0008208:	c2 0f 61 99 	ldub  [ %i5 + 0x199 ], %g1	! a1007199 <isrStep.lto_priv.486>
a000820c:	80 a0 60 01 	cmp  %g1, 1
a0008210:	02 80 00 11 	be  a0008254 <_interruptHandlerReply.lto_priv.891+0x54>
a0008214:	b8 10 20 00 	clr  %i4
a0008218:	0a 80 00 06 	bcs  a0008230 <_interruptHandlerReply.lto_priv.891+0x30>
a000821c:	80 a0 60 02 	cmp  %g1, 2
a0008220:	02 80 00 14 	be  a0008270 <_interruptHandlerReply.lto_priv.891+0x70>
a0008224:	82 10 20 03 	mov  3, %g1
a0008228:	10 80 00 24 	b  a00082b8 <_interruptHandlerReply.lto_priv.891+0xb8>
a000822c:	b2 10 20 00 	clr  %i1
a0008230:	b8 10 20 01 	mov  1, %i4
a0008234:	80 8e 20 01 	btst  1, %i0
a0008238:	02 80 00 20 	be  a00082b8 <_interruptHandlerReply.lto_priv.891+0xb8>
a000823c:	b2 10 3c 00 	mov  -1024, %i1
a0008240:	82 10 20 01 	mov  1, %g1
a0008244:	b8 10 20 00 	clr  %i4
a0008248:	c2 2f 61 99 	stb  %g1, [ %i5 + 0x199 ]
a000824c:	10 80 00 1b 	b  a00082b8 <_interruptHandlerReply.lto_priv.891+0xb8>
a0008250:	b2 10 3c 01 	mov  -1023, %i1
a0008254:	80 8e 20 04 	btst  4, %i0
a0008258:	02 80 00 18 	be  a00082b8 <_interruptHandlerReply.lto_priv.891+0xb8>
a000825c:	b2 10 3c 01 	mov  -1023, %i1
a0008260:	82 10 20 02 	mov  2, %g1
a0008264:	33 3f ff f3 	sethi  %hi(0xffffcc00), %i1
a0008268:	10 80 00 14 	b  a00082b8 <_interruptHandlerReply.lto_priv.891+0xb8>
a000826c:	c2 2f 61 99 	stb  %g1, [ %i5 + 0x199 ]
a0008270:	c2 2f 61 99 	stb  %g1, [ %i5 + 0x199 ]
a0008274:	83 36 20 0e 	srl  %i0, 0xe, %g1
a0008278:	80 88 60 01 	btst  1, %g1
a000827c:	22 80 00 06 	be,a   a0008294 <_interruptHandlerReply.lto_priv.891+0x94>
a0008280:	b1 36 20 0c 	srl  %i0, 0xc, %i0
a0008284:	11 3e 0c 37 	sethi  %hi(0xf830dc00), %o0
a0008288:	7f ff e2 4f 	call  a0000bc4 <_ilog>
a000828c:	90 12 21 02 	or  %o0, 0x102, %o0	! f830dd02 <curr_flash_pos+0x378b12da>
a0008290:	b1 36 20 0c 	srl  %i0, 0xc, %i0
a0008294:	b8 10 20 00 	clr  %i4
a0008298:	80 8e 20 01 	btst  1, %i0
a000829c:	02 80 00 07 	be  a00082b8 <_interruptHandlerReply.lto_priv.891+0xb8>
a00082a0:	33 3f ff f3 	sethi  %hi(0xffffcc00), %i1
a00082a4:	05 3e 0c 37 	sethi  %hi(0xf830dc00), %g2
a00082a8:	7f ff e2 47 	call  a0000bc4 <_ilog>
a00082ac:	90 10 a0 02 	or  %g2, 2, %o0	! f830dc02 <curr_flash_pos+0x378b11da>
a00082b0:	10 80 00 03 	b  a00082bc <_interruptHandlerReply.lto_priv.891+0xbc>
a00082b4:	c2 0f 61 99 	ldub  [ %i5 + 0x199 ], %g1
a00082b8:	c2 0f 61 99 	ldub  [ %i5 + 0x199 ], %g1
a00082bc:	80 a0 60 03 	cmp  %g1, 3
a00082c0:	12 80 00 04 	bne  a00082d0 <_interruptHandlerReply.lto_priv.891+0xd0>
a00082c4:	80 a0 60 00 	cmp  %g1, 0
a00082c8:	40 00 18 17 	call  a000e324 <MDIOD_aquantiaReadJunctionTemp>
a00082cc:	81 e8 00 00 	restore 
a00082d0:	12 80 00 0d 	bne  a0008304 <_interruptHandlerReply.lto_priv.891+0x104>
a00082d4:	80 8f 20 ff 	btst  0xff, %i4
a00082d8:	02 80 00 0c 	be  a0008308 <_interruptHandlerReply.lto_priv.891+0x108>
a00082dc:	89 2e 60 10 	sll  %i1, 0x10, %g4
a00082e0:	07 3e 0c 35 	sethi  %hi(0xf830d400), %g3
a00082e4:	7f ff e2 38 	call  a0000bc4 <_ilog>
a00082e8:	90 10 e3 02 	or  %g3, 0x302, %o0	! f830d702 <curr_flash_pos+0x378b0cda>
a00082ec:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00082f0:	c2 00 63 dc 	ld  [ %g1 + 0x3dc ], %g1	! a10033dc <isrDone_.lto_priv.487>
a00082f4:	9f c0 40 00 	call  %g1
a00082f8:	01 00 00 00 	nop 
a00082fc:	81 c7 e0 08 	ret 
a0008300:	81 e8 00 00 	restore 
a0008304:	89 2e 60 10 	sll  %i1, 0x10, %g4
a0008308:	35 28 00 20 	sethi  %hi(0xa0008000), %i2
a000830c:	b3 31 20 10 	srl  %g4, 0x10, %i1
a0008310:	b4 16 a2 00 	or  %i2, 0x200, %i2
a0008314:	40 00 18 0f 	call  a000e350 <AquantiaReadIndirectAsync>
a0008318:	91 e8 20 1e 	restore  %g0, 0x1e, %o0

a000831c <AQUANTIA_SetWarningTemperature>:
a000831c:	9d e3 bf e0 	save  %sp, -32, %sp
a0008320:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0008324:	90 10 20 5a 	mov  0x5a, %o0
a0008328:	92 17 62 80 	or  %i5, 0x280, %o1
a000832c:	7f ff fd 24 	call  a00077bc <Config_ArbitrateGetVar>
a0008330:	b2 10 00 18 	mov  %i0, %i1
a0008334:	80 a2 20 00 	cmp  %o0, 0
a0008338:	02 80 00 0c 	be  a0008368 <AQUANTIA_SetWarningTemperature+0x4c>
a000833c:	94 17 62 80 	or  %i5, 0x280, %o2
a0008340:	f0 2a a0 04 	stb  %i0, [ %o2 + 4 ]
a0008344:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0008348:	92 10 20 5a 	mov  0x5a, %o1
a000834c:	f0 28 60 08 	stb  %i0, [ %g1 + 8 ]
a0008350:	90 10 20 04 	mov  4, %o0
a0008354:	7f ff fc 69 	call  a00074f8 <Config_ArbitrateSetVar>
a0008358:	31 3e 4c 1b 	sethi  %hi(0xf9306c00), %i0
a000835c:	b0 16 23 06 	or  %i0, 0x306, %i0	! f9306f06 <curr_flash_pos+0x388aa4de>
a0008360:	7f ff e2 19 	call  a0000bc4 <_ilog>
a0008364:	81 e8 00 00 	restore 
a0008368:	81 c7 e0 08 	ret 
a000836c:	81 e8 00 00 	restore 

a0008370 <AQUANTIA_SetShutdownTemperature>:
a0008370:	9d e3 bf e0 	save  %sp, -32, %sp
a0008374:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0008378:	90 10 20 5a 	mov  0x5a, %o0
a000837c:	92 17 62 80 	or  %i5, 0x280, %o1
a0008380:	7f ff fd 0f 	call  a00077bc <Config_ArbitrateGetVar>
a0008384:	b2 10 00 18 	mov  %i0, %i1
a0008388:	80 a2 20 00 	cmp  %o0, 0
a000838c:	02 80 00 0c 	be  a00083bc <AQUANTIA_SetShutdownTemperature+0x4c>
a0008390:	94 17 62 80 	or  %i5, 0x280, %o2
a0008394:	f0 2a a0 05 	stb  %i0, [ %o2 + 5 ]
a0008398:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a000839c:	92 10 20 5a 	mov  0x5a, %o1
a00083a0:	f0 28 60 09 	stb  %i0, [ %g1 + 9 ]
a00083a4:	90 10 20 04 	mov  4, %o0
a00083a8:	7f ff fc 54 	call  a00074f8 <Config_ArbitrateSetVar>
a00083ac:	31 3e 4c 1c 	sethi  %hi(0xf9307000), %i0
a00083b0:	b0 16 20 06 	or  %i0, 6, %i0	! f9307006 <curr_flash_pos+0x388aa5de>
a00083b4:	7f ff e2 04 	call  a0000bc4 <_ilog>
a00083b8:	81 e8 00 00 	restore 
a00083bc:	81 c7 e0 08 	ret 
a00083c0:	81 e8 00 00 	restore 

a00083c4 <AquantiaInNomalOperation>:
a00083c4:	9d e3 bf e0 	save  %sp, -32, %sp
a00083c8:	13 00 00 31 	sethi  %hi(0xc400), %o1
a00083cc:	90 10 20 1e 	mov  0x1e, %o0
a00083d0:	7f ff e0 ec 	call  a0000780 <MdioIndirectReadSync.constprop.9>
a00083d4:	92 12 60 21 	or  %o1, 0x21, %o1
a00083d8:	05 3e 8c 3d 	sethi  %hi(0xfa30f400), %g2
a00083dc:	91 2a 20 10 	sll  %o0, 0x10, %o0
a00083e0:	03 00 00 1b 	sethi  %hi(0x6c00), %g1
a00083e4:	93 32 20 10 	srl  %o0, 0x10, %o1
a00083e8:	82 1a 40 01 	xor  %o1, %g1, %g1
a00083ec:	80 a0 00 01 	cmp  %g0, %g1
a00083f0:	90 10 a0 02 	or  %g2, 2, %o0
a00083f4:	b0 60 3f ff 	subx  %g0, -1, %i0
a00083f8:	7f ff e1 f3 	call  a0000bc4 <_ilog>
a00083fc:	94 10 00 18 	mov  %i0, %o2
a0008400:	81 c7 e0 08 	ret 
a0008404:	81 e8 00 00 	restore 

a0008408 <ATMEL_encryptInit>:
a0008408:	81 c3 e0 08 	retl 
a000840c:	01 00 00 00 	nop 

a0008410 <I2C_WriteAsync>:
a0008410:	9d e3 bf d0 	save  %sp, -48, %sp
a0008414:	82 10 20 01 	mov  1, %g1
a0008418:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
a000841c:	90 07 bf f0 	add  %fp, -16, %o0
a0008420:	f6 27 bf f8 	st  %i3, [ %fp + -8 ]
a0008424:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a0008428:	f4 2f bf fd 	stb  %i2, [ %fp + -3 ]
a000842c:	40 00 02 05 	call  a0008c40 <submitAsyncOperation.lto_priv.527>
a0008430:	c0 2f bf fe 	clrb  [ %fp + -2 ]
a0008434:	81 c7 e0 08 	ret 
a0008438:	81 e8 00 00 	restore 

a000843c <I2C_WriteReadAsync>:
a000843c:	9d e3 bf d0 	save  %sp, -48, %sp
a0008440:	82 10 20 02 	mov  2, %g1
a0008444:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
a0008448:	90 07 bf f0 	add  %fp, -16, %o0
a000844c:	f8 27 bf f8 	st  %i4, [ %fp + -8 ]
a0008450:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a0008454:	f4 2f bf fd 	stb  %i2, [ %fp + -3 ]
a0008458:	40 00 01 fa 	call  a0008c40 <submitAsyncOperation.lto_priv.527>
a000845c:	f6 2f bf fe 	stb  %i3, [ %fp + -2 ]
a0008460:	81 c7 e0 08 	ret 
a0008464:	81 e8 00 00 	restore 

a0008468 <I2C_Wake>:
a0008468:	9d e3 bf d0 	save  %sp, -48, %sp
a000846c:	82 10 20 04 	mov  4, %g1
a0008470:	f0 27 bf f0 	st  %i0, [ %fp + -16 ]
a0008474:	90 07 bf f0 	add  %fp, -16, %o0
a0008478:	c0 27 bf f4 	clr  [ %fp + -12 ]
a000847c:	f2 27 bf f8 	st  %i1, [ %fp + -8 ]
a0008480:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a0008484:	c0 2f bf fd 	clrb  [ %fp + -3 ]
a0008488:	40 00 01 ee 	call  a0008c40 <submitAsyncOperation.lto_priv.527>
a000848c:	c0 2f bf fe 	clrb  [ %fp + -2 ]
a0008490:	81 c7 e0 08 	ret 
a0008494:	81 e8 00 00 	restore 

a0008498 <I2C_WriteBlocking>:
a0008498:	9d e3 bf e0 	save  %sp, -32, %sp
a000849c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00084a0:	84 10 62 dc 	or  %g1, 0x2dc, %g2	! a10032dc <i2cContext>
a00084a4:	fa 08 a0 18 	ldub  [ %g2 + 0x18 ], %i5
a00084a8:	80 8f 60 ff 	btst  0xff, %i5
a00084ac:	02 80 00 0b 	be  a00084d8 <I2C_WriteBlocking+0x40>
a00084b0:	07 3e c4 11 	sethi  %hi(0xfb104400), %g3
a00084b4:	d4 00 62 dc 	ld  [ %g1 + 0x2dc ], %o2
a00084b8:	96 10 21 71 	mov  0x171, %o3
a00084bc:	92 10 00 18 	mov  %i0, %o1
a00084c0:	90 10 e2 02 	or  %g3, 0x202, %o0
a00084c4:	7f ff e1 c0 	call  a0000bc4 <_ilog>
a00084c8:	ba 10 20 00 	clr  %i5
a00084cc:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a00084d0:	81 c7 e0 08 	ret 
a00084d4:	81 e8 00 00 	restore 
a00084d8:	40 00 01 fe 	call  a0008cd0 <I2C_SetPortBlock.lto_priv.900>
a00084dc:	d0 0e 20 02 	ldub  [ %i0 + 2 ], %o0
a00084e0:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a00084e4:	c2 07 22 fc 	ld  [ %i4 + 0x2fc ], %g1	! a10032fc <i2c_registers>
a00084e8:	f6 00 60 18 	ld  [ %g1 + 0x18 ], %i3
a00084ec:	c0 20 60 18 	clr  [ %g1 + 0x18 ]
a00084f0:	86 10 3f ff 	mov  -1, %g3
a00084f4:	c6 20 60 1c 	st  %g3, [ %g1 + 0x1c ]
a00084f8:	1b 3f f8 0f 	sethi  %hi(0xffe03c00), %o5
a00084fc:	84 10 20 00 	clr  %g2
a0008500:	9e 10 20 00 	clr  %o7
a0008504:	9a 13 63 ff 	or  %o5, 0x3ff, %o5
a0008508:	17 28 40 1b 	sethi  %hi(0xa1006c00), %o3
a000850c:	88 0b e0 ff 	and  %o7, 0xff, %g4
a0008510:	80 a1 00 1a 	cmp  %g4, %i2
a0008514:	1a 80 00 0c 	bcc  a0008544 <I2C_WriteBlocking+0xac>
a0008518:	80 88 a0 ff 	btst  0xff, %g2
a000851c:	d0 07 22 fc 	ld  [ %i4 + 0x2fc ], %o0
a0008520:	c2 02 20 08 	ld  [ %o0 + 8 ], %g1
a0008524:	83 30 60 19 	srl  %g1, 0x19, %g1
a0008528:	80 88 60 01 	btst  1, %g1
a000852c:	12 80 00 06 	bne  a0008544 <I2C_WriteBlocking+0xac>
a0008530:	80 88 a0 ff 	btst  0xff, %g2
a0008534:	c2 0e 40 04 	ldub  [ %i1 + %g4 ], %g1
a0008538:	c2 2a 20 13 	stb  %g1, [ %o0 + 0x13 ]
a000853c:	10 bf ff f4 	b  a000850c <I2C_WriteBlocking+0x74>
a0008540:	9e 03 e0 01 	inc  %o7
a0008544:	12 80 00 15 	bne  a0008598 <I2C_WriteBlocking+0x100>
a0008548:	80 a1 00 1a 	cmp  %g4, %i2
a000854c:	d2 07 22 fc 	ld  [ %i4 + 0x2fc ], %o1
a0008550:	d4 0e 00 00 	ldub  [ %i0 ], %o2
a0008554:	d8 02 60 0c 	ld  [ %o1 + 0xc ], %o4
a0008558:	c4 0e 20 01 	ldub  [ %i0 + 1 ], %g2
a000855c:	82 0a a0 7f 	and  %o2, 0x7f, %g1
a0008560:	87 28 a0 01 	sll  %g2, 1, %g3
a0008564:	a1 28 60 0e 	sll  %g1, 0xe, %l0
a0008568:	90 12 e0 e6 	or  %o3, 0xe6, %o0
a000856c:	82 0b 00 0d 	and  %o4, %o5, %g1
a0008570:	d8 12 00 03 	lduh  [ %o0 + %g3 ], %o4
a0008574:	d8 32 60 06 	sth  %o4, [ %o1 + 6 ]
a0008578:	82 10 40 10 	or  %g1, %l0, %g1
a000857c:	82 08 7f f3 	and  %g1, -13, %g1
a0008580:	82 10 60 04 	or  %g1, 4, %g1
a0008584:	c2 22 60 0c 	st  %g1, [ %o1 + 0xc ]
a0008588:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
a000858c:	82 10 60 01 	or  %g1, 1, %g1
a0008590:	c2 22 60 0c 	st  %g1, [ %o1 + 0xc ]
a0008594:	80 a1 00 1a 	cmp  %g4, %i2
a0008598:	0a bf ff dd 	bcs  a000850c <I2C_WriteBlocking+0x74>
a000859c:	84 10 20 01 	mov  1, %g2
a00085a0:	7f ff ea 32 	call  a0002e68 <LEON_TimerRead>
a00085a4:	33 00 3f ff 	sethi  %hi(0xfffc00), %i1
a00085a8:	31 00 01 e8 	sethi  %hi(0x7a000), %i0
a00085ac:	b4 10 00 08 	mov  %o0, %i2
a00085b0:	b8 17 22 fc 	or  %i4, 0x2fc, %i4
a00085b4:	b2 16 63 ff 	or  %i1, 0x3ff, %i1
a00085b8:	b0 16 21 1f 	or  %i0, 0x11f, %i0
a00085bc:	21 28 40 0c 	sethi  %hi(0xa1003000), %l0
a00085c0:	c2 07 00 00 	ld  [ %i4 ], %g1
a00085c4:	d6 00 60 0c 	ld  [ %g1 + 0xc ], %o3
a00085c8:	80 8a e0 01 	btst  1, %o3
a00085cc:	02 80 00 18 	be  a000862c <I2C_WriteBlocking+0x194>
a00085d0:	9e 10 20 07 	mov  7, %o7
a00085d4:	7f ff ea 25 	call  a0002e68 <LEON_TimerRead>
a00085d8:	01 00 00 00 	nop 
a00085dc:	80 a6 80 08 	cmp  %i2, %o0
a00085e0:	1a 80 00 03 	bcc  a00085ec <I2C_WriteBlocking+0x154>
a00085e4:	82 10 00 1a 	mov  %i2, %g1
a00085e8:	82 06 80 19 	add  %i2, %i1, %g1
a00085ec:	d2 07 00 00 	ld  [ %i4 ], %o1
a00085f0:	d2 02 60 0c 	ld  [ %o1 + 0xc ], %o1
a00085f4:	82 20 40 08 	sub  %g1, %o0, %g1
a00085f8:	80 a0 40 18 	cmp  %g1, %i0
a00085fc:	08 80 00 05 	bleu  a0008610 <I2C_WriteBlocking+0x178>
a0008600:	c2 04 23 00 	ld  [ %l0 + 0x300 ], %g1
a0008604:	15 3e 44 10 	sethi  %hi(0xf9104000), %o2
a0008608:	40 00 12 62 	call  a000cf90 <_iassert>
a000860c:	90 12 a3 07 	or  %o2, 0x307, %o0	! f9104307 <curr_flash_pos+0x386a78df>
a0008610:	80 a0 60 00 	cmp  %g1, 0
a0008614:	22 bf ff ec 	be,a   a00085c4 <I2C_WriteBlocking+0x12c>
a0008618:	c2 07 00 00 	ld  [ %i4 ], %g1
a000861c:	9f c0 40 00 	call  %g1
a0008620:	01 00 00 00 	nop 
a0008624:	10 bf ff e8 	b  a00085c4 <I2C_WriteBlocking+0x12c>
a0008628:	c2 07 00 00 	ld  [ %i4 ], %g1
a000862c:	de 20 60 1c 	st  %o7, [ %g1 + 0x1c ]
a0008630:	f6 20 60 18 	st  %i3, [ %g1 + 0x18 ]
a0008634:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
a0008638:	80 a0 60 00 	cmp  %g1, 0
a000863c:	36 80 00 10 	bge,a   a000867c <I2C_WriteBlocking+0x1e4>
a0008640:	ba 10 20 01 	mov  1, %i5
a0008644:	92 10 21 a4 	mov  0x1a4, %o1
a0008648:	35 3e 44 11 	sethi  %hi(0xf9104400), %i2
a000864c:	7f ff e1 5e 	call  a0000bc4 <_ilog>
a0008650:	90 16 a3 02 	or  %i2, 0x302, %o0	! f9104702 <curr_flash_pos+0x386a7cda>
a0008654:	c2 07 00 00 	ld  [ %i4 ], %g1
a0008658:	f6 00 60 0c 	ld  [ %g1 + 0xc ], %i3
a000865c:	b8 16 e0 20 	or  %i3, 0x20, %i4
a0008660:	f8 20 60 0c 	st  %i4, [ %g1 + 0xc ]
a0008664:	da 00 60 0c 	ld  [ %g1 + 0xc ], %o5
a0008668:	88 0b 7f df 	and  %o5, -33, %g4
a000866c:	c8 20 60 0c 	st  %g4, [ %g1 + 0xc ]
a0008670:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a0008674:	81 c7 e0 08 	ret 
a0008678:	81 e8 00 00 	restore 
a000867c:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a0008680:	81 c7 e0 08 	ret 
a0008684:	81 e8 00 00 	restore 

a0008688 <i2cIdleTask>:
a0008688:	9d e3 bf e0 	save  %sp, -32, %sp
a000868c:	37 28 40 0c 	sethi  %hi(0xa1003000), %i3
a0008690:	ba 16 e2 dc 	or  %i3, 0x2dc, %i5	! a10032dc <i2cContext>
a0008694:	c2 0f 60 18 	ldub  [ %i5 + 0x18 ], %g1
a0008698:	80 a0 60 00 	cmp  %g1, 0
a000869c:	12 80 00 4b 	bne  a00087c8 <i2cIdleTask+0x140>
a00086a0:	b8 10 00 1b 	mov  %i3, %i4
a00086a4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00086a8:	82 10 63 04 	or  %g1, 0x304, %g1	! a1003304 <i2c.lto_priv.513>
a00086ac:	c4 00 60 54 	ld  [ %g1 + 0x54 ], %g2
a00086b0:	c6 00 60 50 	ld  [ %g1 + 0x50 ], %g3
a00086b4:	80 a0 c0 02 	cmp  %g3, %g2
a00086b8:	02 80 00 44 	be  a00087c8 <i2cIdleTask+0x140>
a00086bc:	09 28 40 0c 	sethi  %hi(0xa1003000), %g4
a00086c0:	d0 01 22 fc 	ld  [ %g4 + 0x2fc ], %o0	! a10032fc <i2c_registers>
a00086c4:	d2 02 20 08 	ld  [ %o0 + 8 ], %o1
a00086c8:	95 32 60 18 	srl  %o1, 0x18, %o2
a00086cc:	80 8a a0 01 	btst  1, %o2
a00086d0:	22 80 00 07 	be,a   a00086ec <i2cIdleTask+0x64>
a00086d4:	c2 07 22 dc 	ld  [ %i4 + 0x2dc ], %g1
a00086d8:	d6 02 20 0c 	ld  [ %o0 + 0xc ], %o3
a00086dc:	80 8a e0 01 	btst  1, %o3
a00086e0:	02 80 00 09 	be  a0008704 <i2cIdleTask+0x7c>
a00086e4:	9b 28 a0 04 	sll  %g2, 4, %o5
a00086e8:	c2 07 22 dc 	ld  [ %i4 + 0x2dc ], %g1
a00086ec:	19 3e c4 04 	sethi  %hi(0xfb101000), %o4
a00086f0:	d6 0f 60 0c 	ldub  [ %i5 + 0xc ], %o3
a00086f4:	d4 08 40 00 	ldub  [ %g1 ], %o2
a00086f8:	92 10 23 0e 	mov  0x30e, %o1
a00086fc:	40 00 12 25 	call  a000cf90 <_iassert>
a0008700:	90 13 22 07 	or  %o4, 0x207, %o0
a0008704:	c2 00 40 0d 	ld  [ %g1 + %o5 ], %g1
a0008708:	f4 08 60 02 	ldub  [ %g1 + 2 ], %i2
a000870c:	de 0f 60 1c 	ldub  [ %i5 + 0x1c ], %o7
a0008710:	82 0e a0 ff 	and  %i2, 0xff, %g1
a0008714:	80 a3 c0 01 	cmp  %o7, %g1
a0008718:	12 80 00 04 	bne  a0008728 <i2cIdleTask+0xa0>
a000871c:	80 a0 60 07 	cmp  %g1, 7
a0008720:	40 00 00 3a 	call  a0008808 <i2cStart>
a0008724:	81 e8 00 00 	restore 
a0008728:	08 80 00 0d 	bleu  a000875c <i2cIdleTask+0xd4>
a000872c:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a0008730:	82 18 60 08 	xor  %g1, 8, %g1
a0008734:	f6 07 23 68 	ld  [ %i4 + 0x368 ], %i3
a0008738:	80 a0 00 01 	cmp  %g0, %g1
a000873c:	82 40 20 00 	addx  %g0, 0, %g1
a0008740:	91 28 60 04 	sll  %g1, 4, %o0
a0008744:	c2 06 e0 44 	ld  [ %i3 + 0x44 ], %g1
a0008748:	82 08 7f ef 	and  %g1, -17, %g1
a000874c:	82 10 40 08 	or  %g1, %o0, %g1
a0008750:	c2 26 e0 44 	st  %g1, [ %i3 + 0x44 ]
a0008754:	10 80 00 1a 	b  a00087bc <i2cIdleTask+0x134>
a0008758:	82 10 20 01 	mov  1, %g1
a000875c:	c6 07 23 68 	ld  [ %i4 + 0x368 ], %g3
a0008760:	c4 00 e0 44 	ld  [ %g3 + 0x44 ], %g2
a0008764:	88 08 bf ef 	and  %g2, -17, %g4
a0008768:	c8 20 e0 44 	st  %g4, [ %g3 + 0x44 ]
a000876c:	b8 10 20 01 	mov  1, %i4
a0008770:	83 2f 00 01 	sll  %i4, %g1, %g1
a0008774:	94 10 20 10 	mov  0x10, %o2
a0008778:	c2 2f 60 1d 	stb  %g1, [ %i5 + 0x1d ]
a000877c:	92 10 20 00 	clr  %o1
a0008780:	7f ff df 62 	call  a0000508 <memset>
a0008784:	90 10 00 1d 	mov  %i5, %o0
a0008788:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a000878c:	82 10 61 a7 	or  %g1, 0x1a7, %g1	! a0021da7 <devicePc9548>
a0008790:	c2 26 e2 dc 	st  %g1, [ %i3 + 0x2dc ]
a0008794:	82 07 60 1d 	add  %i5, 0x1d, %g1
a0008798:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
a000879c:	03 28 00 21 	sethi  %hi(0xa0008400), %g1
a00087a0:	82 10 63 d0 	or  %g1, 0x3d0, %g1	! a00087d0 <i2cSetPortDone>
a00087a4:	f8 2f 60 0c 	stb  %i4, [ %i5 + 0xc ]
a00087a8:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
a00087ac:	f8 2f 60 0d 	stb  %i4, [ %i5 + 0xd ]
a00087b0:	40 00 00 8c 	call  a00089e0 <i2cStartInterface>
a00087b4:	f8 2f 60 18 	stb  %i4, [ %i5 + 0x18 ]
a00087b8:	82 10 20 00 	clr  %g1
a00087bc:	80 88 60 ff 	btst  0xff, %g1
a00087c0:	12 bf ff d8 	bne  a0008720 <i2cIdleTask+0x98>
a00087c4:	f4 2f 60 1c 	stb  %i2, [ %i5 + 0x1c ]
a00087c8:	81 c7 e0 08 	ret 
a00087cc:	81 e8 00 00 	restore 

a00087d0 <i2cSetPortDone>:
a00087d0:	9d e3 bf e0 	save  %sp, -32, %sp
a00087d4:	80 a6 20 00 	cmp  %i0, 0
a00087d8:	12 80 00 0a 	bne  a0008800 <i2cSetPortDone+0x30>
a00087dc:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00087e0:	84 10 62 dc 	or  %g1, 0x2dc, %g2	! a10032dc <i2cContext>
a00087e4:	c2 00 62 dc 	ld  [ %g1 + 0x2dc ], %g1
a00087e8:	d6 08 a0 0c 	ldub  [ %g2 + 0xc ], %o3
a00087ec:	d4 08 40 00 	ldub  [ %g1 ], %o2
a00087f0:	11 3e c4 04 	sethi  %hi(0xfb101000), %o0
a00087f4:	92 10 23 23 	mov  0x323, %o1
a00087f8:	40 00 11 e6 	call  a000cf90 <_iassert>
a00087fc:	90 12 22 07 	or  %o0, 0x207, %o0
a0008800:	40 00 00 02 	call  a0008808 <i2cStart>
a0008804:	81 e8 00 00 	restore 

a0008808 <i2cStart>:
a0008808:	9d e3 bf c0 	save  %sp, -64, %sp
a000880c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0008810:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0008814:	ba 10 62 dc 	or  %g1, 0x2dc, %i5
a0008818:	b0 17 23 04 	or  %i4, 0x304, %i0
a000881c:	82 10 20 01 	mov  1, %g1
a0008820:	f6 06 20 54 	ld  [ %i0 + 0x54 ], %i3
a0008824:	c2 2f 60 18 	stb  %g1, [ %i5 + 0x18 ]
a0008828:	93 2e e0 04 	sll  %i3, 4, %o1
a000882c:	94 10 20 10 	mov  0x10, %o2
a0008830:	92 06 00 09 	add  %i0, %o1, %o1
a0008834:	7f ff df 1d 	call  a00004a8 <memcpy>
a0008838:	90 07 bf f0 	add  %fp, -16, %o0
a000883c:	84 06 e0 01 	add  %i3, 1, %g2
a0008840:	80 a0 a0 05 	cmp  %g2, 5
a0008844:	02 80 00 04 	be  a0008854 <i2cStart+0x4c>
a0008848:	82 10 00 1d 	mov  %i5, %g1
a000884c:	10 80 00 03 	b  a0008858 <i2cStart+0x50>
a0008850:	c4 26 20 54 	st  %g2, [ %i0 + 0x54 ]
a0008854:	c0 26 20 54 	clr  [ %i0 + 0x54 ]
a0008858:	94 10 20 10 	mov  0x10, %o2
a000885c:	c4 1f bf f0 	ldd  [ %fp + -16 ], %g2
a0008860:	c4 3f bf e0 	std  %g2, [ %fp + -32 ]
a0008864:	92 07 bf e0 	add  %fp, -32, %o1
a0008868:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
a000886c:	c4 3f bf e8 	std  %g2, [ %fp + -24 ]
a0008870:	7f ff df 0e 	call  a00004a8 <memcpy>
a0008874:	90 10 00 01 	mov  %g1, %o0
a0008878:	c6 0a 20 0c 	ldub  [ %o0 + 0xc ], %g3
a000887c:	80 a0 e0 04 	cmp  %g3, 4
a0008880:	12 80 00 0a 	bne  a00088a8 <i2cStart+0xa0>
a0008884:	88 10 20 01 	mov  1, %g4
a0008888:	c8 2a 20 19 	stb  %g4, [ %o0 + 0x19 ]
a000888c:	40 00 00 09 	call  a00088b0 <i2cWakeOp>
a0008890:	90 10 20 01 	mov  1, %o0
a0008894:	11 28 00 22 	sethi  %hi(0xa0008800), %o0
a0008898:	b4 10 20 00 	clr  %i2
a000889c:	b2 10 20 00 	clr  %i1
a00088a0:	7f ff f5 8e 	call  a0005ed8 <CALLBACK_Run>
a00088a4:	91 ea 20 ec 	restore  %o0, 0xec, %o0
a00088a8:	40 00 00 4e 	call  a00089e0 <i2cStartInterface>
a00088ac:	81 e8 00 00 	restore 

a00088b0 <i2cWakeOp>:
a00088b0:	9d e3 bf e0 	save  %sp, -32, %sp
a00088b4:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a00088b8:	c6 00 a2 fc 	ld  [ %g2 + 0x2fc ], %g3	! a10032fc <i2c_registers>
a00088bc:	b0 1e 20 01 	xor  %i0, 1, %i0
a00088c0:	80 a0 00 18 	cmp  %g0, %i0
a00088c4:	82 60 3f ff 	subx  %g0, -1, %g1
a00088c8:	83 28 60 19 	sll  %g1, 0x19, %g1
a00088cc:	82 10 60 02 	or  %g1, 2, %g1
a00088d0:	c2 20 e0 0c 	st  %g1, [ %g3 + 0xc ]
a00088d4:	7f ff e9 65 	call  a0002e68 <LEON_TimerRead>
a00088d8:	01 00 00 00 	nop 
a00088dc:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00088e0:	d0 20 62 ec 	st  %o0, [ %g1 + 0x2ec ]	! a10032ec <i2cContext+0x10>
a00088e4:	81 c7 e0 08 	ret 
a00088e8:	81 e8 00 00 	restore 

a00088ec <i2cWakeDelay>:
a00088ec:	9d e3 bf e0 	save  %sp, -32, %sp
a00088f0:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00088f4:	b8 10 62 dc 	or  %g1, 0x2dc, %i4	! a10032dc <i2cContext>
a00088f8:	d6 0f 20 0c 	ldub  [ %i4 + 0xc ], %o3
a00088fc:	80 a2 e0 04 	cmp  %o3, 4
a0008900:	12 80 00 1d 	bne  a0008974 <i2cWakeDelay+0x88>
a0008904:	c2 00 62 dc 	ld  [ %g1 + 0x2dc ], %g1
a0008908:	c4 0f 20 19 	ldub  [ %i4 + 0x19 ], %g2
a000890c:	80 a0 a0 01 	cmp  %g2, 1
a0008910:	32 80 00 1a 	bne,a   a0008978 <i2cWakeDelay+0x8c>
a0008914:	d4 08 40 00 	ldub  [ %g1 ], %o2
a0008918:	7f ff e9 54 	call  a0002e68 <LEON_TimerRead>
a000891c:	fa 07 20 10 	ld  [ %i4 + 0x10 ], %i5
a0008920:	80 a7 40 08 	cmp  %i5, %o0
a0008924:	1a 80 00 05 	bcc  a0008938 <i2cWakeDelay+0x4c>
a0008928:	82 10 00 1d 	mov  %i5, %g1
a000892c:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
a0008930:	88 10 e3 ff 	or  %g3, 0x3ff, %g4	! ffffff <__target_size+0xfa36d7>
a0008934:	82 00 40 04 	add  %g1, %g4, %g1
a0008938:	82 20 40 08 	sub  %g1, %o0, %g1
a000893c:	80 a0 60 3c 	cmp  %g1, 0x3c
a0008940:	28 80 00 09 	bleu,a   a0008964 <i2cWakeDelay+0x78>
a0008944:	31 28 00 22 	sethi  %hi(0xa0008800), %i0
a0008948:	82 10 20 02 	mov  2, %g1
a000894c:	90 10 20 00 	clr  %o0
a0008950:	7f ff ff d8 	call  a00088b0 <i2cWakeOp>
a0008954:	c2 2f 20 19 	stb  %g1, [ %i4 + 0x19 ]
a0008958:	f0 07 20 14 	ld  [ %i4 + 0x14 ], %i0
a000895c:	7f ff e2 59 	call  a00012c0 <TIMING_TimerStart>
a0008960:	81 e8 00 00 	restore 
a0008964:	b4 10 20 00 	clr  %i2
a0008968:	b2 10 20 00 	clr  %i1
a000896c:	7f ff f5 5b 	call  a0005ed8 <CALLBACK_Run>
a0008970:	91 ee 20 ec 	restore  %i0, 0xec, %o0
a0008974:	d4 08 40 00 	ldub  [ %g1 ], %o2
a0008978:	11 3e c4 04 	sethi  %hi(0xfb101000), %o0
a000897c:	92 10 23 61 	mov  0x361, %o1
a0008980:	40 00 11 84 	call  a000cf90 <_iassert>
a0008984:	90 12 22 07 	or  %o0, 0x207, %o0
a0008988:	01 00 00 00 	nop 

a000898c <i2cIdleDelay.lto_priv.879>:
a000898c:	9d e3 bf e0 	save  %sp, -32, %sp
a0008990:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0008994:	84 10 62 dc 	or  %g1, 0x2dc, %g2	! a10032dc <i2cContext>
a0008998:	d6 08 a0 0c 	ldub  [ %g2 + 0xc ], %o3
a000899c:	80 a2 e0 04 	cmp  %o3, 4
a00089a0:	12 80 00 0a 	bne  a00089c8 <i2cIdleDelay.lto_priv.879+0x3c>
a00089a4:	c2 00 62 dc 	ld  [ %g1 + 0x2dc ], %g1
a00089a8:	c6 08 a0 19 	ldub  [ %g2 + 0x19 ], %g3
a00089ac:	80 a0 e0 02 	cmp  %g3, 2
a00089b0:	32 80 00 07 	bne,a   a00089cc <i2cIdleDelay.lto_priv.879+0x40>
a00089b4:	d4 08 40 00 	ldub  [ %g1 ], %o2
a00089b8:	c0 28 a0 19 	clrb  [ %g2 + 0x19 ]
a00089bc:	b2 10 20 00 	clr  %i1
a00089c0:	40 00 00 86 	call  a0008bd8 <finalizeAsyncOperation.lto_priv.525>
a00089c4:	91 e8 20 00 	restore  %g0, 0, %o0
a00089c8:	d4 08 40 00 	ldub  [ %g1 ], %o2
a00089cc:	11 3e c4 04 	sethi  %hi(0xfb101000), %o0
a00089d0:	92 10 23 7d 	mov  0x37d, %o1
a00089d4:	40 00 11 6f 	call  a000cf90 <_iassert>
a00089d8:	90 12 22 07 	or  %o0, 0x207, %o0
a00089dc:	01 00 00 00 	nop 

a00089e0 <i2cStartInterface>:
a00089e0:	9d e3 bf e0 	save  %sp, -32, %sp
a00089e4:	09 28 40 0c 	sethi  %hi(0xa1003000), %g4
a00089e8:	f0 01 22 dc 	ld  [ %g4 + 0x2dc ], %i0	! a10032dc <i2cContext>
a00089ec:	d6 0e 20 01 	ldub  [ %i0 + 1 ], %o3
a00089f0:	99 2a e0 01 	sll  %o3, 1, %o4
a00089f4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00089f8:	1b 28 40 1b 	sethi  %hi(0xa1006c00), %o5
a00089fc:	f6 00 62 fc 	ld  [ %g1 + 0x2fc ], %i3
a0008a00:	9e 13 60 e6 	or  %o5, 0xe6, %o7
a0008a04:	f2 13 c0 0c 	lduh  [ %o7 + %o4 ], %i1
a0008a08:	c2 06 e0 0c 	ld  [ %i3 + 0xc ], %g1
a0008a0c:	d0 0e 00 00 	ldub  [ %i0 ], %o0
a0008a10:	c4 06 e0 18 	ld  [ %i3 + 0x18 ], %g2
a0008a14:	f2 36 e0 06 	sth  %i1, [ %i3 + 6 ]
a0008a18:	86 11 22 dc 	or  %g4, 0x2dc, %g3
a0008a1c:	92 0a 20 7f 	and  %o0, 0x7f, %o1
a0008a20:	3b 00 07 f0 	sethi  %hi(0x1fc000), %i5
a0008a24:	35 28 40 1c 	sethi  %hi(0xa1007000), %i2
a0008a28:	d0 08 e0 0e 	ldub  [ %g3 + 0xe ], %o0
a0008a2c:	c8 0e a1 98 	ldub  [ %i2 + 0x198 ], %g4
a0008a30:	95 2a 60 0e 	sll  %o1, 0xe, %o2
a0008a34:	82 28 40 1d 	andn  %g1, %i5, %g1
a0008a38:	92 09 20 ff 	and  %g4, 0xff, %o1
a0008a3c:	fa 08 e0 0d 	ldub  [ %g3 + 0xd ], %i5
a0008a40:	80 a2 40 08 	cmp  %o1, %o0
a0008a44:	98 0f 60 ff 	and  %i5, 0xff, %o4
a0008a48:	b8 40 20 00 	addx  %g0, 0, %i4
a0008a4c:	c0 28 e0 1a 	clrb  [ %g3 + 0x1a ]
a0008a50:	80 a2 40 0c 	cmp  %o1, %o4
a0008a54:	c0 28 e0 1b 	clrb  [ %g3 + 0x1b ]
a0008a58:	96 40 20 00 	addx  %g0, 0, %o3
a0008a5c:	9b 2a e0 02 	sll  %o3, 2, %o5
a0008a60:	d6 08 e0 0c 	ldub  [ %g3 + 0xc ], %o3
a0008a64:	82 10 40 0a 	or  %g1, %o2, %g1
a0008a68:	84 08 bf f9 	and  %g2, -7, %g2
a0008a6c:	95 2f 20 01 	sll  %i4, 1, %o2
a0008a70:	b2 0a e0 03 	and  %o3, 3, %i1
a0008a74:	9e 10 80 0a 	or  %g2, %o2, %o7
a0008a78:	b5 2e 60 02 	sll  %i1, 2, %i2
a0008a7c:	82 08 7f f3 	and  %g1, -13, %g1
a0008a80:	b8 13 c0 0d 	or  %o7, %o5, %i4
a0008a84:	80 a2 e0 00 	cmp  %o3, 0
a0008a88:	12 80 00 08 	bne  a0008aa8 <i2cStartInterface+0xc8>
a0008a8c:	82 10 40 1a 	or  %g1, %i2, %g1
a0008a90:	99 2a 20 06 	sll  %o0, 6, %o4
a0008a94:	17 3f ff f0 	sethi  %hi(0xffffc000), %o3
a0008a98:	9a 12 e0 3f 	or  %o3, 0x3f, %o5	! ffffc03f <curr_flash_pos+0x3f59f617>
a0008a9c:	82 08 40 0d 	and  %g1, %o5, %g1
a0008aa0:	10 80 00 24 	b  a0008b30 <i2cStartInterface+0x150>
a0008aa4:	82 10 40 0c 	or  %g1, %o4, %g1
a0008aa8:	80 a2 40 0c 	cmp  %o1, %o4
a0008aac:	08 80 00 03 	bleu  a0008ab8 <i2cStartInterface+0xd8>
a0008ab0:	94 09 20 ff 	and  %g4, 0xff, %o2
a0008ab4:	94 0f 60 ff 	and  %i5, 0xff, %o2
a0008ab8:	d4 28 e0 1a 	stb  %o2, [ %g3 + 0x1a ]
a0008abc:	80 a2 e0 01 	cmp  %o3, 1
a0008ac0:	02 80 00 0d 	be  a0008af4 <i2cStartInterface+0x114>
a0008ac4:	d2 00 e0 04 	ld  [ %g3 + 4 ], %o1
a0008ac8:	80 a2 e0 02 	cmp  %o3, 2
a0008acc:	12 80 00 08 	bne  a0008aec <i2cStartInterface+0x10c>
a0008ad0:	80 a2 e0 03 	cmp  %o3, 3
a0008ad4:	b1 2a 20 06 	sll  %o0, 6, %i0
a0008ad8:	07 3f ff f0 	sethi  %hi(0xffffc000), %g3
a0008adc:	88 10 e0 3f 	or  %g3, 0x3f, %g4	! ffffc03f <curr_flash_pos+0x3f59f617>
a0008ae0:	82 08 40 04 	and  %g1, %g4, %g1
a0008ae4:	10 80 00 04 	b  a0008af4 <i2cStartInterface+0x114>
a0008ae8:	82 10 40 18 	or  %g1, %i0, %g1
a0008aec:	12 80 00 04 	bne  a0008afc <i2cStartInterface+0x11c>
a0008af0:	b8 17 20 02 	or  %i4, 2, %i4
a0008af4:	10 80 00 07 	b  a0008b10 <i2cStartInterface+0x130>
a0008af8:	ba 10 20 00 	clr  %i5
a0008afc:	d4 0e 00 00 	ldub  [ %i0 ], %o2
a0008b00:	37 3e c4 04 	sethi  %hi(0xfb101000), %i3
a0008b04:	92 10 23 bc 	mov  0x3bc, %o1
a0008b08:	40 00 11 22 	call  a000cf90 <_iassert>
a0008b0c:	90 16 e2 07 	or  %i3, 0x207, %o0
a0008b10:	90 0f 60 ff 	and  %i5, 0xff, %o0
a0008b14:	80 a2 80 08 	cmp  %o2, %o0
a0008b18:	08 80 00 06 	bleu  a0008b30 <i2cStartInterface+0x150>
a0008b1c:	01 00 00 00 	nop 
a0008b20:	c4 0a 40 1d 	ldub  [ %o1 + %i5 ], %g2
a0008b24:	c4 2e e0 13 	stb  %g2, [ %i3 + 0x13 ]
a0008b28:	10 bf ff fa 	b  a0008b10 <i2cStartInterface+0x130>
a0008b2c:	ba 07 60 01 	inc  %i5
a0008b30:	f8 26 e0 18 	st  %i4, [ %i3 + 0x18 ]
a0008b34:	c2 26 e0 0c 	st  %g1, [ %i3 + 0xc ]
a0008b38:	c2 06 e0 0c 	ld  [ %i3 + 0xc ], %g1
a0008b3c:	82 10 60 01 	or  %g1, 1, %g1
a0008b40:	c2 26 e0 0c 	st  %g1, [ %i3 + 0xc ]
a0008b44:	81 c7 e0 08 	ret 
a0008b48:	81 e8 00 00 	restore 

a0008b4c <i2cReadHwFifo.lto_priv.526>:
a0008b4c:	9d e3 bf e0 	save  %sp, -32, %sp
a0008b50:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0008b54:	82 10 62 dc 	or  %g1, 0x2dc, %g1	! a10032dc <i2cContext>
a0008b58:	c4 08 60 0e 	ldub  [ %g1 + 0xe ], %g2
a0008b5c:	d6 00 60 04 	ld  [ %g1 + 4 ], %o3
a0008b60:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0008b64:	94 08 a0 ff 	and  %g2, 0xff, %o2
a0008b68:	fa 07 22 fc 	ld  [ %i4 + 0x2fc ], %i5
a0008b6c:	c6 07 60 08 	ld  [ %i5 + 8 ], %g3
a0008b70:	91 30 e0 18 	srl  %g3, 0x18, %o0
a0008b74:	80 8a 20 01 	btst  1, %o0
a0008b78:	32 80 00 0f 	bne,a   a0008bb4 <i2cReadHwFifo.lto_priv.526+0x68>
a0008b7c:	d2 08 60 0c 	ldub  [ %g1 + 0xc ], %o1
a0008b80:	da 08 60 1b 	ldub  [ %g1 + 0x1b ], %o5
a0008b84:	d8 0f 60 17 	ldub  [ %i5 + 0x17 ], %o4
a0008b88:	80 a2 80 0d 	cmp  %o2, %o5
a0008b8c:	08 80 00 07 	bleu  a0008ba8 <i2cReadHwFifo.lto_priv.526+0x5c>
a0008b90:	1f 3e 84 04 	sethi  %hi(0xfa101000), %o7
a0008b94:	d8 2a c0 0d 	stb  %o4, [ %o3 + %o5 ]
a0008b98:	f0 08 60 1b 	ldub  [ %g1 + 0x1b ], %i0
a0008b9c:	ba 06 20 01 	add  %i0, 1, %i5
a0008ba0:	10 bf ff f2 	b  a0008b68 <i2cReadHwFifo.lto_priv.526+0x1c>
a0008ba4:	fa 28 60 1b 	stb  %i5, [ %g1 + 0x1b ]
a0008ba8:	90 13 e3 07 	or  %o7, 0x307, %o0
a0008bac:	40 00 10 f9 	call  a000cf90 <_iassert>
a0008bb0:	92 10 23 e5 	mov  0x3e5, %o1
a0008bb4:	80 a2 60 03 	cmp  %o1, 3
a0008bb8:	22 80 00 02 	be,a   a0008bc0 <i2cReadHwFifo.lto_priv.526+0x74>
a0008bbc:	c4 0a c0 00 	ldub  [ %o3 ], %g2
a0008bc0:	c2 08 60 1b 	ldub  [ %g1 + 0x1b ], %g1
a0008bc4:	88 08 a0 ff 	and  %g2, 0xff, %g4
a0008bc8:	80 a0 40 04 	cmp  %g1, %g4
a0008bcc:	b0 60 3f ff 	subx  %g0, -1, %i0
a0008bd0:	81 c7 e0 08 	ret 
a0008bd4:	81 e8 00 00 	restore 

a0008bd8 <finalizeAsyncOperation.lto_priv.525>:
a0008bd8:	9d e3 bf e0 	save  %sp, -32, %sp
a0008bdc:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0008be0:	c2 00 62 fc 	ld  [ %g1 + 0x2fc ], %g1	! a10032fc <i2c_registers>
a0008be4:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a0008be8:	86 08 bf fd 	and  %g2, -3, %g3
a0008bec:	c6 20 60 18 	st  %g3, [ %g1 + 0x18 ]
a0008bf0:	17 28 00 21 	sethi  %hi(0xa0008400), %o3
a0008bf4:	c8 00 60 18 	ld  [ %g1 + 0x18 ], %g4
a0008bf8:	90 09 3f fb 	and  %g4, -5, %o0
a0008bfc:	d0 20 60 18 	st  %o0, [ %g1 + 0x18 ]
a0008c00:	b4 10 00 19 	mov  %i1, %i2
a0008c04:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a0008c08:	94 10 20 00 	clr  %o2
a0008c0c:	b2 17 62 dc 	or  %i5, 0x2dc, %i1
a0008c10:	92 10 20 00 	clr  %o1
a0008c14:	c0 2e 60 18 	clrb  [ %i1 + 0x18 ]
a0008c18:	7f ff f4 b0 	call  a0005ed8 <CALLBACK_Run>
a0008c1c:	90 12 e2 88 	or  %o3, 0x288, %o0
a0008c20:	c2 06 60 08 	ld  [ %i1 + 8 ], %g1
a0008c24:	80 a0 60 00 	cmp  %g1, 0
a0008c28:	02 80 00 04 	be  a0008c38 <finalizeAsyncOperation.lto_priv.525+0x60>
a0008c2c:	b2 10 00 18 	mov  %i0, %i1
a0008c30:	7f ff f4 aa 	call  a0005ed8 <CALLBACK_Run>
a0008c34:	91 e8 00 01 	restore  %g0, %g1, %o0
a0008c38:	81 c7 e0 08 	ret 
a0008c3c:	81 e8 00 00 	restore 

a0008c40 <submitAsyncOperation.lto_priv.527>:
a0008c40:	9d e3 bf d0 	save  %sp, -48, %sp
a0008c44:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a0008c48:	b2 17 63 04 	or  %i5, 0x304, %i1	! a1003304 <i2c.lto_priv.513>
a0008c4c:	c2 06 60 54 	ld  [ %i1 + 0x54 ], %g1
a0008c50:	80 a0 60 00 	cmp  %g1, 0
a0008c54:	32 80 00 07 	bne,a   a0008c70 <submitAsyncOperation.lto_priv.527+0x30>
a0008c58:	f8 06 60 50 	ld  [ %i1 + 0x50 ], %i4
a0008c5c:	c4 06 60 50 	ld  [ %i1 + 0x50 ], %g2
a0008c60:	80 a0 a0 04 	cmp  %g2, 4
a0008c64:	02 80 00 08 	be  a0008c84 <submitAsyncOperation.lto_priv.527+0x44>
a0008c68:	07 3e 04 00 	sethi  %hi(0xf8100000), %g3
a0008c6c:	f8 06 60 50 	ld  [ %i1 + 0x50 ], %i4
a0008c70:	b6 07 20 01 	add  %i4, 1, %i3
a0008c74:	80 a0 40 1b 	cmp  %g1, %i3
a0008c78:	12 80 00 05 	bne  a0008c8c <submitAsyncOperation.lto_priv.527+0x4c>
a0008c7c:	94 10 20 10 	mov  0x10, %o2
a0008c80:	07 3e 04 00 	sethi  %hi(0xf8100000), %g3
a0008c84:	40 00 10 c3 	call  a000cf90 <_iassert>
a0008c88:	90 10 e0 07 	or  %g3, 7, %o0	! f8100007 <curr_flash_pos+0x376a35df>
a0008c8c:	92 10 00 18 	mov  %i0, %o1
a0008c90:	7f ff de 06 	call  a00004a8 <memcpy>
a0008c94:	90 07 bf f0 	add  %fp, -16, %o0
a0008c98:	91 2f 20 04 	sll  %i4, 4, %o0
a0008c9c:	94 10 20 10 	mov  0x10, %o2
a0008ca0:	92 07 bf f0 	add  %fp, -16, %o1
a0008ca4:	7f ff de 01 	call  a00004a8 <memcpy>
a0008ca8:	90 06 40 08 	add  %i1, %o0, %o0
a0008cac:	80 a6 e0 05 	cmp  %i3, 5
a0008cb0:	22 80 00 03 	be,a   a0008cbc <submitAsyncOperation.lto_priv.527+0x7c>
a0008cb4:	c0 26 60 50 	clr  [ %i1 + 0x50 ]
a0008cb8:	f6 26 60 50 	st  %i3, [ %i1 + 0x50 ]
a0008cbc:	31 28 00 21 	sethi  %hi(0xa0008400), %i0
a0008cc0:	b4 10 20 00 	clr  %i2
a0008cc4:	b2 10 20 00 	clr  %i1
a0008cc8:	7f ff f4 84 	call  a0005ed8 <CALLBACK_Run>
a0008ccc:	91 ee 22 88 	restore  %i0, 0x288, %o0

a0008cd0 <I2C_SetPortBlock.lto_priv.900>:
a0008cd0:	9d e3 bf d8 	save  %sp, -40, %sp
a0008cd4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0008cd8:	82 10 62 dc 	or  %g1, 0x2dc, %g1	! a10032dc <i2cContext>
a0008cdc:	c4 08 60 1c 	ldub  [ %g1 + 0x1c ], %g2
a0008ce0:	80 a0 80 18 	cmp  %g2, %i0
a0008ce4:	02 80 00 1e 	be  a0008d5c <I2C_SetPortBlock.lto_priv.900+0x8c>
a0008ce8:	ba 10 00 01 	mov  %g1, %i5
a0008cec:	80 a6 20 07 	cmp  %i0, 7
a0008cf0:	08 80 00 0e 	bleu  a0008d28 <I2C_SetPortBlock.lto_priv.900+0x58>
a0008cf4:	07 28 40 18 	sethi  %hi(0xa1006000), %g3
a0008cf8:	82 1e 20 08 	xor  %i0, 8, %g1
a0008cfc:	d2 00 e3 68 	ld  [ %g3 + 0x368 ], %o1
a0008d00:	80 a0 00 01 	cmp  %g0, %g1
a0008d04:	82 40 20 00 	addx  %g0, 0, %g1
a0008d08:	95 28 60 04 	sll  %g1, 4, %o2
a0008d0c:	c2 02 60 44 	ld  [ %o1 + 0x44 ], %g1
a0008d10:	82 08 7f ef 	and  %g1, -17, %g1
a0008d14:	82 10 40 0a 	or  %g1, %o2, %g1
a0008d18:	c2 22 60 44 	st  %g1, [ %o1 + 0x44 ]
a0008d1c:	f0 2f 60 1c 	stb  %i0, [ %i5 + 0x1c ]
a0008d20:	81 c7 e0 08 	ret 
a0008d24:	81 e8 00 00 	restore 
a0008d28:	c8 00 e3 68 	ld  [ %g3 + 0x368 ], %g4
a0008d2c:	c2 01 20 44 	ld  [ %g4 + 0x44 ], %g1
a0008d30:	82 08 7f ef 	and  %g1, -17, %g1
a0008d34:	c2 21 20 44 	st  %g1, [ %g4 + 0x44 ]
a0008d38:	82 10 20 01 	mov  1, %g1
a0008d3c:	83 28 40 18 	sll  %g1, %i0, %g1
a0008d40:	11 28 00 87 	sethi  %hi(0xa0021c00), %o0
a0008d44:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0008d48:	94 10 20 01 	mov  1, %o2
a0008d4c:	92 07 bf ff 	add  %fp, -1, %o1
a0008d50:	7f ff fd d2 	call  a0008498 <I2C_WriteBlocking>
a0008d54:	90 12 21 a7 	or  %o0, 0x1a7, %o0
a0008d58:	f0 2f 60 1c 	stb  %i0, [ %i5 + 0x1c ]
a0008d5c:	81 c7 e0 08 	ret 
a0008d60:	81 e8 00 00 	restore 

a0008d64 <I2C_Slave_StartTest>:
a0008d64:	81 c3 e0 08 	retl 
a0008d68:	01 00 00 00 	nop 

a0008d6c <atmel_print32Bytes>:
a0008d6c:	9d e3 bf e0 	save  %sp, -32, %sp
a0008d70:	80 a6 20 00 	cmp  %i0, 0
a0008d74:	02 80 00 61 	be  a0008ef8 <atmel_print32Bytes+0x18c>
a0008d78:	01 00 00 00 	nop 
a0008d7c:	c2 0e 60 09 	ldub  [ %i1 + 9 ], %g1
a0008d80:	c6 0e 60 08 	ldub  [ %i1 + 8 ], %g3
a0008d84:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008d88:	85 28 e0 18 	sll  %g3, 0x18, %g2
a0008d8c:	88 00 80 01 	add  %g2, %g1, %g4
a0008d90:	c2 0e 60 0a 	ldub  [ %i1 + 0xa ], %g1
a0008d94:	83 28 60 08 	sll  %g1, 8, %g1
a0008d98:	90 01 00 01 	add  %g4, %g1, %o0
a0008d9c:	c2 0e 60 05 	ldub  [ %i1 + 5 ], %g1
a0008da0:	d2 0e 60 04 	ldub  [ %i1 + 4 ], %o1
a0008da4:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008da8:	95 2a 60 18 	sll  %o1, 0x18, %o2
a0008dac:	98 02 80 01 	add  %o2, %g1, %o4
a0008db0:	c2 0e 60 06 	ldub  [ %i1 + 6 ], %g1
a0008db4:	83 28 60 08 	sll  %g1, 8, %g1
a0008db8:	9a 03 00 01 	add  %o4, %g1, %o5
a0008dbc:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a0008dc0:	f0 0e 40 00 	ldub  [ %i1 ], %i0
a0008dc4:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008dc8:	de 0e 60 07 	ldub  [ %i1 + 7 ], %o7
a0008dcc:	c4 0e 60 03 	ldub  [ %i1 + 3 ], %g2
a0008dd0:	d6 0e 60 0b 	ldub  [ %i1 + 0xb ], %o3
a0008dd4:	bb 2e 20 18 	sll  %i0, 0x18, %i5
a0008dd8:	86 07 40 01 	add  %i5, %g1, %g3
a0008ddc:	c2 0e 60 02 	ldub  [ %i1 + 2 ], %g1
a0008de0:	94 03 40 0f 	add  %o5, %o7, %o2
a0008de4:	96 02 00 0b 	add  %o0, %o3, %o3
a0008de8:	31 3e c7 4d 	sethi  %hi(0xfb1d3400), %i0
a0008dec:	83 28 60 08 	sll  %g1, 8, %g1
a0008df0:	90 16 22 06 	or  %i0, 0x206, %o0
a0008df4:	82 00 c0 01 	add  %g3, %g1, %g1
a0008df8:	7f ff df 73 	call  a0000bc4 <_ilog>
a0008dfc:	92 00 40 02 	add  %g1, %g2, %o1
a0008e00:	7f ff eb 99 	call  a0003c64 <UART_WaitForTx>
a0008e04:	01 00 00 00 	nop 
a0008e08:	c2 0e 60 15 	ldub  [ %i1 + 0x15 ], %g1
a0008e0c:	c8 0e 60 14 	ldub  [ %i1 + 0x14 ], %g4
a0008e10:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008e14:	91 29 20 18 	sll  %g4, 0x18, %o0
a0008e18:	96 02 00 01 	add  %o0, %g1, %o3
a0008e1c:	c2 0e 60 16 	ldub  [ %i1 + 0x16 ], %g1
a0008e20:	83 28 60 08 	sll  %g1, 8, %g1
a0008e24:	98 02 c0 01 	add  %o3, %g1, %o4
a0008e28:	c2 0e 60 11 	ldub  [ %i1 + 0x11 ], %g1
a0008e2c:	d2 0e 60 10 	ldub  [ %i1 + 0x10 ], %o1
a0008e30:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008e34:	95 2a 60 18 	sll  %o1, 0x18, %o2
a0008e38:	ba 02 80 01 	add  %o2, %g1, %i5
a0008e3c:	c2 0e 60 12 	ldub  [ %i1 + 0x12 ], %g1
a0008e40:	83 28 60 08 	sll  %g1, 8, %g1
a0008e44:	86 07 40 01 	add  %i5, %g1, %g3
a0008e48:	c2 0e 60 0d 	ldub  [ %i1 + 0xd ], %g1
a0008e4c:	c8 0e 60 0c 	ldub  [ %i1 + 0xc ], %g4
a0008e50:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008e54:	da 0e 60 17 	ldub  [ %i1 + 0x17 ], %o5
a0008e58:	c4 0e 60 13 	ldub  [ %i1 + 0x13 ], %g2
a0008e5c:	91 29 20 18 	sll  %g4, 0x18, %o0
a0008e60:	d2 0e 60 0f 	ldub  [ %i1 + 0xf ], %o1
a0008e64:	96 02 00 01 	add  %o0, %g1, %o3
a0008e68:	c2 0e 60 0e 	ldub  [ %i1 + 0xe ], %g1
a0008e6c:	94 00 c0 02 	add  %g3, %g2, %o2
a0008e70:	90 16 22 06 	or  %i0, 0x206, %o0
a0008e74:	83 28 60 08 	sll  %g1, 8, %g1
a0008e78:	82 02 c0 01 	add  %o3, %g1, %g1
a0008e7c:	96 03 00 0d 	add  %o4, %o5, %o3
a0008e80:	7f ff df 51 	call  a0000bc4 <_ilog>
a0008e84:	92 00 40 09 	add  %g1, %o1, %o1
a0008e88:	7f ff eb 77 	call  a0003c64 <UART_WaitForTx>
a0008e8c:	01 00 00 00 	nop 
a0008e90:	c2 0e 60 1d 	ldub  [ %i1 + 0x1d ], %g1
a0008e94:	d8 0e 60 1c 	ldub  [ %i1 + 0x1c ], %o4
a0008e98:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008e9c:	9b 2b 20 18 	sll  %o4, 0x18, %o5
a0008ea0:	94 03 40 01 	add  %o5, %g1, %o2
a0008ea4:	c2 0e 60 1e 	ldub  [ %i1 + 0x1e ], %g1
a0008ea8:	83 28 60 08 	sll  %g1, 8, %g1
a0008eac:	ba 02 80 01 	add  %o2, %g1, %i5
a0008eb0:	c2 0e 60 19 	ldub  [ %i1 + 0x19 ], %g1
a0008eb4:	c4 0e 60 18 	ldub  [ %i1 + 0x18 ], %g2
a0008eb8:	83 28 60 10 	sll  %g1, 0x10, %g1
a0008ebc:	89 28 a0 18 	sll  %g2, 0x18, %g4
a0008ec0:	90 01 00 01 	add  %g4, %g1, %o0
a0008ec4:	c2 0e 60 1a 	ldub  [ %i1 + 0x1a ], %g1
a0008ec8:	c6 0e 60 1f 	ldub  [ %i1 + 0x1f ], %g3
a0008ecc:	83 28 60 08 	sll  %g1, 8, %g1
a0008ed0:	f2 0e 60 1b 	ldub  [ %i1 + 0x1b ], %i1
a0008ed4:	82 02 00 01 	add  %o0, %g1, %g1
a0008ed8:	17 00 00 3f 	sethi  %hi(0xfc00), %o3
a0008edc:	94 07 40 03 	add  %i5, %g3, %o2
a0008ee0:	96 12 e3 ff 	or  %o3, 0x3ff, %o3
a0008ee4:	92 00 40 19 	add  %g1, %i1, %o1
a0008ee8:	7f ff df 37 	call  a0000bc4 <_ilog>
a0008eec:	90 16 22 06 	or  %i0, 0x206, %o0
a0008ef0:	7f ff eb 5d 	call  a0003c64 <UART_WaitForTx>
a0008ef4:	81 e8 00 00 	restore 
a0008ef8:	81 c7 e0 08 	ret 
a0008efc:	81 e8 00 00 	restore 

a0008f00 <atmel_write.lto_priv.875>:
a0008f00:	13 28 40 0c 	sethi  %hi(0xa1003000), %o1
a0008f04:	92 12 62 40 	or  %o1, 0x240, %o1	! a1003240 <atmel_i2c.lto_priv.522>
a0008f08:	d4 0a 60 01 	ldub  [ %o1 + 1 ], %o2
a0008f0c:	82 10 20 04 	mov  4, %g1
a0008f10:	84 02 a0 01 	add  %o2, 1, %g2
a0008f14:	17 28 00 3e 	sethi  %hi(0xa000f800), %o3
a0008f18:	11 28 00 87 	sethi  %hi(0xa0021c00), %o0
a0008f1c:	c2 2a 60 78 	stb  %g1, [ %o1 + 0x78 ]
a0008f20:	96 12 e3 08 	or  %o3, 0x308, %o3
a0008f24:	94 08 a0 ff 	and  %g2, 0xff, %o2
a0008f28:	90 12 21 a4 	or  %o0, 0x1a4, %o0
a0008f2c:	82 13 c0 00 	mov  %o7, %g1
a0008f30:	7f ff fd 38 	call  a0008410 <I2C_WriteAsync>
a0008f34:	9e 10 40 00 	mov  %g1, %o7

a0008f38 <UppUlpSetStatus.lto_priv.809>:
a0008f38:	9d e3 bf e0 	save  %sp, -32, %sp
a0008f3c:	11 3e 4d 00 	sethi  %hi(0xf9340000), %o0
a0008f40:	92 10 00 18 	mov  %i0, %o1
a0008f44:	7f ff df 20 	call  a0000bc4 <_ilog>
a0008f48:	90 12 21 01 	or  %o0, 0x101, %o0
a0008f4c:	80 a6 20 02 	cmp  %i0, 2
a0008f50:	18 80 00 06 	bgu  a0008f68 <UppUlpSetStatus.lto_priv.809+0x30>
a0008f54:	80 a6 20 00 	cmp  %i0, 0
a0008f58:	02 80 00 06 	be  a0008f70 <UppUlpSetStatus.lto_priv.809+0x38>
a0008f5c:	80 a6 20 01 	cmp  %i0, 1
a0008f60:	02 80 00 0c 	be  a0008f90 <UppUlpSetStatus.lto_priv.809+0x58>
a0008f64:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0008f68:	81 c7 e0 08 	ret 
a0008f6c:	81 e8 00 00 	restore 
a0008f70:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0008f74:	c0 28 61 94 	clrb  [ %g1 + 0x194 ]	! a1007194 <uppContext.lto_priv.521>
a0008f78:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0008f7c:	c8 00 63 88 	ld  [ %g1 + 0x388 ], %g4	! a1006388 <bb_top_registers.lto_priv.173>
a0008f80:	d2 01 20 14 	ld  [ %g4 + 0x14 ], %o1
a0008f84:	03 00 02 00 	sethi  %hi(0x80000), %g1
a0008f88:	10 80 00 0c 	b  a0008fb8 <UppUlpSetStatus.lto_priv.809+0x80>
a0008f8c:	82 12 40 01 	or  %o1, %g1, %g1
a0008f90:	c4 08 61 94 	ldub  [ %g1 + 0x194 ], %g2
a0008f94:	80 a0 a0 00 	cmp  %g2, 0
a0008f98:	12 80 00 13 	bne  a0008fe4 <UppUlpSetStatus.lto_priv.809+0xac>
a0008f9c:	01 00 00 00 	nop 
a0008fa0:	f0 28 61 94 	stb  %i0, [ %g1 + 0x194 ]
a0008fa4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0008fa8:	c8 00 63 88 	ld  [ %g1 + 0x388 ], %g4	! a1006388 <bb_top_registers.lto_priv.173>
a0008fac:	c2 01 20 14 	ld  [ %g4 + 0x14 ], %g1
a0008fb0:	07 00 02 00 	sethi  %hi(0x80000), %g3
a0008fb4:	82 28 40 03 	andn  %g1, %g3, %g1
a0008fb8:	c2 21 20 14 	st  %g1, [ %g4 + 0x14 ]
a0008fbc:	15 20 00 13 	sethi  %hi(0x80004c00), %o2
a0008fc0:	d6 02 a0 04 	ld  [ %o2 + 4 ], %o3	! 80004c04 <__load_start_lexsrodata+0x20004c04>
a0008fc4:	03 00 08 00 	sethi  %hi(0x200000), %g1
a0008fc8:	82 12 c0 01 	or  %o3, %g1, %g1
a0008fcc:	c2 22 a0 04 	st  %g1, [ %o2 + 4 ]
a0008fd0:	11 02 00 00 	sethi  %hi(0x8000000), %o0
a0008fd4:	40 00 0b 66 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a0008fd8:	b0 10 20 0a 	mov  0xa, %i0
a0008fdc:	7f ff dd 22 	call  a0000464 <LEON_TimerWaitMicroSec>
a0008fe0:	81 e8 00 00 	restore 
a0008fe4:	81 c7 e0 08 	ret 
a0008fe8:	81 e8 00 00 	restore 

a0008fec <wakeComplete>:
a0008fec:	11 3e 04 01 	sethi  %hi(0xf8100400), %o0
a0008ff0:	90 12 21 06 	or  %o0, 0x106, %o0	! f8100506 <curr_flash_pos+0x376a3ade>
a0008ff4:	82 13 c0 00 	mov  %o7, %g1
a0008ff8:	7f ff de f3 	call  a0000bc4 <_ilog>
a0008ffc:	9e 10 40 00 	mov  %g1, %o7

a0009000 <readComplete>:
a0009000:	9d e3 bf e0 	save  %sp, -32, %sp
a0009004:	3b 3e 84 01 	sethi  %hi(0xfa100400), %i5
a0009008:	ba 17 63 06 	or  %i5, 0x306, %i5	! fa100706 <curr_flash_pos+0x396a3cde>
a000900c:	80 a6 60 00 	cmp  %i1, 0
a0009010:	02 80 00 09 	be  a0009034 <readComplete+0x34>
a0009014:	92 10 00 19 	mov  %i1, %o1
a0009018:	d4 0e 00 00 	ldub  [ %i0 ], %o2
a000901c:	90 10 00 1d 	mov  %i5, %o0
a0009020:	7f ff de e9 	call  a0000bc4 <_ilog>
a0009024:	b2 06 7f ff 	add  %i1, -1, %i1
a0009028:	b0 06 20 01 	inc  %i0
a000902c:	10 bf ff f8 	b  a000900c <readComplete+0xc>
a0009030:	b2 0e 60 ff 	and  %i1, 0xff, %i1
a0009034:	81 c7 e0 08 	ret 
a0009038:	81 e8 00 00 	restore 

a000903c <writeComplete>:
a000903c:	80 a0 00 08 	cmp  %g0, %o0
a0009040:	11 3e 04 00 	sethi  %hi(0xf8100000), %o0
a0009044:	82 10 20 0a 	mov  0xa, %g1
a0009048:	84 12 20 06 	or  %o0, 6, %g2
a000904c:	82 60 60 00 	subx  %g1, 0, %g1
a0009050:	82 08 60 ff 	and  %g1, 0xff, %g1
a0009054:	83 28 60 08 	sll  %g1, 8, %g1
a0009058:	90 10 40 02 	or  %g1, %g2, %o0
a000905c:	82 13 c0 00 	mov  %o7, %g1
a0009060:	7f ff de d9 	call  a0000bc4 <_ilog>
a0009064:	9e 10 40 00 	mov  %g1, %o7

a0009068 <i2cWriteReadComplete>:
a0009068:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000906c:	84 10 62 d4 	or  %g1, 0x2d4, %g2	! a10032d4 <i2cIcmdData.lto_priv.519>
a0009070:	d4 00 62 d4 	ld  [ %g1 + 0x2d4 ], %o2
a0009074:	d6 00 a0 04 	ld  [ %g2 + 4 ], %o3
a0009078:	11 3e c4 0a 	sethi  %hi(0xfb102800), %o0
a000907c:	90 12 21 06 	or  %o0, 0x106, %o0	! fb102906 <curr_flash_pos+0x3a6a5ede>
a0009080:	82 13 c0 00 	mov  %o7, %g1
a0009084:	7f ff de d0 	call  a0000bc4 <_ilog>
a0009088:	9e 10 40 00 	mov  %g1, %o7

a000908c <I2c_InterruptHandler>:
a000908c:	9d e3 bf e0 	save  %sp, -32, %sp
a0009090:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a0009094:	c2 07 22 fc 	ld  [ %i4 + 0x2fc ], %g1	! a10032fc <i2c_registers>
a0009098:	f4 00 60 1c 	ld  [ %g1 + 0x1c ], %i2
a000909c:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a00090a0:	b4 0e 80 02 	and  %i2, %g2, %i2
a00090a4:	80 8e a0 04 	btst  4, %i2
a00090a8:	02 80 00 28 	be  a0009148 <I2c_InterruptHandler+0xbc>
a00090ac:	80 8e a0 02 	btst  2, %i2
a00090b0:	c6 00 60 1c 	ld  [ %g1 + 0x1c ], %g3
a00090b4:	88 10 e0 04 	or  %g3, 4, %g4
a00090b8:	c8 20 60 1c 	st  %g4, [ %g1 + 0x1c ]
a00090bc:	11 28 40 0c 	sethi  %hi(0xa1003000), %o0
a00090c0:	92 12 22 dc 	or  %o0, 0x2dc, %o1	! a10032dc <i2cContext>
a00090c4:	d4 0a 60 18 	ldub  [ %o1 + 0x18 ], %o2
a00090c8:	80 a2 a0 00 	cmp  %o2, 0
a00090cc:	02 80 00 93 	be  a0009318 <I2c_InterruptHandler+0x28c>
a00090d0:	96 10 00 08 	mov  %o0, %o3
a00090d4:	d8 0a 60 0c 	ldub  [ %o1 + 0xc ], %o4
a00090d8:	9a 03 3f ff 	add  %o4, -1, %o5
a00090dc:	9e 0b 60 ff 	and  %o5, 0xff, %o7
a00090e0:	80 a3 e0 02 	cmp  %o7, 2
a00090e4:	28 80 00 92 	bleu,a   a000932c <I2c_InterruptHandler+0x2a0>
a00090e8:	f2 02 60 04 	ld  [ %o1 + 4 ], %i1
a00090ec:	10 80 00 8c 	b  a000931c <I2c_InterruptHandler+0x290>
a00090f0:	c2 02 e2 dc 	ld  [ %o3 + 0x2dc ], %g1
a00090f4:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a00090f8:	91 31 20 19 	srl  %g4, 0x19, %o0
a00090fc:	80 8a 20 01 	btst  1, %o0
a0009100:	12 80 00 0e 	bne  a0009138 <I2c_InterruptHandler+0xac>
a0009104:	01 00 00 00 	nop 
a0009108:	d0 0e 40 1d 	ldub  [ %i1 + %i5 ], %o0
a000910c:	d0 28 60 13 	stb  %o0, [ %g1 + 0x13 ]
a0009110:	94 06 20 01 	add  %i0, 1, %o2
a0009114:	d4 2a 60 1a 	stb  %o2, [ %o1 + 0x1a ]
a0009118:	f0 0a 60 1a 	ldub  [ %o1 + 0x1a ], %i0
a000911c:	ba 0e 20 ff 	and  %i0, 0xff, %i5
a0009120:	80 a7 40 1b 	cmp  %i5, %i3
a0009124:	0a bf ff f4 	bcs  a00090f4 <I2c_InterruptHandler+0x68>
a0009128:	01 00 00 00 	nop 
a000912c:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a0009130:	86 08 bf fb 	and  %g2, -5, %g3
a0009134:	c6 20 60 18 	st  %g3, [ %g1 + 0x18 ]
a0009138:	d2 00 60 1c 	ld  [ %g1 + 0x1c ], %o1
a000913c:	94 12 60 04 	or  %o1, 4, %o2
a0009140:	d4 20 60 1c 	st  %o2, [ %g1 + 0x1c ]
a0009144:	80 8e a0 02 	btst  2, %i2
a0009148:	02 80 00 2d 	be  a00091fc <I2c_InterruptHandler+0x170>
a000914c:	80 8e a0 01 	btst  1, %i2
a0009150:	d6 00 60 1c 	ld  [ %g1 + 0x1c ], %o3
a0009154:	98 12 e0 02 	or  %o3, 2, %o4
a0009158:	d8 20 60 1c 	st  %o4, [ %g1 + 0x1c ]
a000915c:	33 28 40 0c 	sethi  %hi(0xa1003000), %i1
a0009160:	b6 16 62 dc 	or  %i1, 0x2dc, %i3	! a10032dc <i2cContext>
a0009164:	c2 0e e0 18 	ldub  [ %i3 + 0x18 ], %g1
a0009168:	80 a0 60 00 	cmp  %g1, 0
a000916c:	02 80 00 72 	be  a0009334 <I2c_InterruptHandler+0x2a8>
a0009170:	c2 06 62 dc 	ld  [ %i1 + 0x2dc ], %g1
a0009174:	da 0e e0 0c 	ldub  [ %i3 + 0xc ], %o5
a0009178:	82 03 7f fe 	add  %o5, -2, %g1
a000917c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0009180:	80 a0 60 01 	cmp  %g1, 1
a0009184:	08 80 00 03 	bleu  a0009190 <I2c_InterruptHandler+0x104>
a0009188:	9e 10 20 01 	mov  1, %o7
a000918c:	9e 10 20 00 	clr  %o7
a0009190:	80 8b e0 ff 	btst  0xff, %o7
a0009194:	12 80 00 6e 	bne  a000934c <I2c_InterruptHandler+0x2c0>
a0009198:	80 8b 60 ff 	btst  0xff, %o5
a000919c:	12 80 00 66 	bne  a0009334 <I2c_InterruptHandler+0x2a8>
a00091a0:	c2 06 62 dc 	ld  [ %i1 + 0x2dc ], %g1
a00091a4:	30 80 00 6a 	b,a   a000934c <I2c_InterruptHandler+0x2c0>
a00091a8:	80 a0 60 03 	cmp  %g1, 3
a00091ac:	32 80 00 04 	bne,a   a00091bc <I2c_InterruptHandler+0x130>
a00091b0:	c2 0e e0 0e 	ldub  [ %i3 + 0xe ], %g1
a00091b4:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
a00091b8:	c2 08 40 00 	ldub  [ %g1 ], %g1
a00091bc:	f0 0e e0 1b 	ldub  [ %i3 + 0x1b ], %i0
a00091c0:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a00091c4:	c4 0f 61 98 	ldub  [ %i5 + 0x198 ], %g2	! a1007198 <i2c_hw_fifo_size>
a00091c8:	82 08 60 ff 	and  %g1, 0xff, %g1
a00091cc:	82 20 40 18 	sub  %g1, %i0, %g1
a00091d0:	80 a0 40 02 	cmp  %g1, %g2
a00091d4:	14 80 00 05 	bg  a00091e8 <I2c_InterruptHandler+0x15c>
a00091d8:	c6 07 22 fc 	ld  [ %i4 + 0x2fc ], %g3
a00091dc:	c2 00 e0 18 	ld  [ %g3 + 0x18 ], %g1
a00091e0:	82 08 7f fd 	and  %g1, -3, %g1
a00091e4:	c2 20 e0 18 	st  %g1, [ %g3 + 0x18 ]
a00091e8:	c8 07 22 fc 	ld  [ %i4 + 0x2fc ], %g4
a00091ec:	c2 01 20 1c 	ld  [ %g4 + 0x1c ], %g1
a00091f0:	82 10 60 02 	or  %g1, 2, %g1
a00091f4:	c2 21 20 1c 	st  %g1, [ %g4 + 0x1c ]
a00091f8:	80 8e a0 01 	btst  1, %i2
a00091fc:	02 80 00 5e 	be  a0009374 <I2c_InterruptHandler+0x2e8>
a0009200:	c2 07 22 fc 	ld  [ %i4 + 0x2fc ], %g1
a0009204:	d0 00 60 1c 	ld  [ %g1 + 0x1c ], %o0
a0009208:	92 12 20 01 	or  %o0, 1, %o1
a000920c:	d2 20 60 1c 	st  %o1, [ %g1 + 0x1c ]
a0009210:	33 28 40 0c 	sethi  %hi(0xa1003000), %i1
a0009214:	d4 00 60 1c 	ld  [ %g1 + 0x1c ], %o2
a0009218:	96 12 a0 01 	or  %o2, 1, %o3
a000921c:	d6 20 60 1c 	st  %o3, [ %g1 + 0x1c ]
a0009220:	b6 16 62 dc 	or  %i1, 0x2dc, %i3
a0009224:	d8 00 60 0c 	ld  [ %g1 + 0xc ], %o4
a0009228:	da 0e e0 18 	ldub  [ %i3 + 0x18 ], %o5
a000922c:	d2 00 60 08 	ld  [ %g1 + 8 ], %o1
a0009230:	80 a3 60 00 	cmp  %o5, 0
a0009234:	02 80 00 04 	be  a0009244 <I2c_InterruptHandler+0x1b8>
a0009238:	82 10 20 00 	clr  %g1
a000923c:	82 0b 20 01 	and  %o4, 1, %g1
a0009240:	82 18 60 01 	xor  %g1, 1, %g1
a0009244:	de 06 62 dc 	ld  [ %i1 + 0x2dc ], %o7
a0009248:	d4 0b c0 00 	ldub  [ %o7 ], %o2
a000924c:	80 a0 60 00 	cmp  %g1, 0
a0009250:	12 80 00 04 	bne  a0009260 <I2c_InterruptHandler+0x1d4>
a0009254:	d6 0e e0 0c 	ldub  [ %i3 + 0xc ], %o3
a0009258:	10 80 00 3a 	b  a0009340 <I2c_InterruptHandler+0x2b4>
a000925c:	92 10 22 b6 	mov  0x2b6, %o1
a0009260:	80 a3 20 00 	cmp  %o4, 0
a0009264:	16 80 00 0f 	bge  a00092a0 <I2c_InterruptHandler+0x214>
a0009268:	80 a2 e0 01 	cmp  %o3, 1
a000926c:	31 3e 44 02 	sethi  %hi(0xf9100800), %i0
a0009270:	7f ff de 55 	call  a0000bc4 <_ilog>
a0009274:	90 16 23 04 	or  %i0, 0x304, %o0	! f9100b04 <curr_flash_pos+0x386a40dc>
a0009278:	c2 07 22 fc 	ld  [ %i4 + 0x2fc ], %g1
a000927c:	f8 00 60 0c 	ld  [ %g1 + 0xc ], %i4
a0009280:	ba 17 20 20 	or  %i4, 0x20, %i5
a0009284:	fa 20 60 0c 	st  %i5, [ %g1 + 0xc ]
a0009288:	b2 10 20 00 	clr  %i1
a000928c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
a0009290:	86 08 bf df 	and  %g2, -33, %g3
a0009294:	b0 10 20 00 	clr  %i0
a0009298:	c6 20 60 0c 	st  %g3, [ %g1 + 0xc ]
a000929c:	30 80 00 1d 	b,a   a0009310 <I2c_InterruptHandler+0x284>
a00092a0:	12 80 00 0c 	bne  a00092d0 <I2c_InterruptHandler+0x244>
a00092a4:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a00092a8:	80 8a 40 01 	btst  %o1, %g1
a00092ac:	02 80 00 16 	be  a0009304 <I2c_InterruptHandler+0x278>
a00092b0:	96 10 20 01 	mov  1, %o3
a00092b4:	f4 0e e0 1a 	ldub  [ %i3 + 0x1a ], %i2
a00092b8:	c2 0e e0 0d 	ldub  [ %i3 + 0xd ], %g1
a00092bc:	80 a6 80 01 	cmp  %i2, %g1
a00092c0:	32 80 00 20 	bne,a   a0009340 <I2c_InterruptHandler+0x2b4>
a00092c4:	92 10 22 d1 	mov  0x2d1, %o1
a00092c8:	10 80 00 11 	b  a000930c <I2c_InterruptHandler+0x280>
a00092cc:	b2 10 20 00 	clr  %i1
a00092d0:	7f ff fe 1f 	call  a0008b4c <i2cReadHwFifo.lto_priv.526>
a00092d4:	01 00 00 00 	nop 
a00092d8:	80 a2 20 00 	cmp  %o0, 0
a00092dc:	32 80 00 08 	bne,a   a00092fc <I2c_InterruptHandler+0x270>
a00092e0:	f2 0e e0 1b 	ldub  [ %i3 + 0x1b ], %i1
a00092e4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00092e8:	c2 00 62 dc 	ld  [ %g1 + 0x2dc ], %g1	! a10032dc <i2cContext>
a00092ec:	d6 0e e0 0c 	ldub  [ %i3 + 0xc ], %o3
a00092f0:	d4 08 40 00 	ldub  [ %g1 ], %o2
a00092f4:	10 80 00 13 	b  a0009340 <I2c_InterruptHandler+0x2b4>
a00092f8:	92 10 22 dd 	mov  0x2dd, %o1
a00092fc:	10 80 00 05 	b  a0009310 <I2c_InterruptHandler+0x284>
a0009300:	f0 06 e0 04 	ld  [ %i3 + 4 ], %i0
a0009304:	10 80 00 0f 	b  a0009340 <I2c_InterruptHandler+0x2b4>
a0009308:	92 10 22 d1 	mov  0x2d1, %o1
a000930c:	b0 10 20 01 	mov  1, %i0
a0009310:	7f ff fe 32 	call  a0008bd8 <finalizeAsyncOperation.lto_priv.525>
a0009314:	81 e8 00 00 	restore 
a0009318:	c2 02 e2 dc 	ld  [ %o3 + 0x2dc ], %g1
a000931c:	d4 08 40 00 	ldub  [ %g1 ], %o2
a0009320:	d6 0a 60 0c 	ldub  [ %o1 + 0xc ], %o3
a0009324:	10 80 00 07 	b  a0009340 <I2c_InterruptHandler+0x2b4>
a0009328:	92 10 22 60 	mov  0x260, %o1
a000932c:	10 bf ff 7b 	b  a0009118 <I2c_InterruptHandler+0x8c>
a0009330:	f6 0a 60 0d 	ldub  [ %o1 + 0xd ], %i3
a0009334:	d6 0e e0 0c 	ldub  [ %i3 + 0xc ], %o3
a0009338:	d4 08 40 00 	ldub  [ %g1 ], %o2
a000933c:	92 10 22 87 	mov  0x287, %o1
a0009340:	09 3e c4 04 	sethi  %hi(0xfb101000), %g4
a0009344:	40 00 0f 13 	call  a000cf90 <_iassert>
a0009348:	90 11 22 07 	or  %g4, 0x207, %o0	! fb101207 <curr_flash_pos+0x3a6a47df>
a000934c:	7f ff fe 00 	call  a0008b4c <i2cReadHwFifo.lto_priv.526>
a0009350:	01 00 00 00 	nop 
a0009354:	80 a2 20 00 	cmp  %o0, 0
a0009358:	22 bf ff 94 	be,a   a00091a8 <I2c_InterruptHandler+0x11c>
a000935c:	c2 0e e0 0c 	ldub  [ %i3 + 0xc ], %g1
a0009360:	c2 06 62 dc 	ld  [ %i1 + 0x2dc ], %g1
a0009364:	d6 0e e0 0c 	ldub  [ %i3 + 0xc ], %o3
a0009368:	d4 08 40 00 	ldub  [ %g1 ], %o2
a000936c:	10 bf ff f5 	b  a0009340 <I2c_InterruptHandler+0x2b4>
a0009370:	92 10 22 8d 	mov  0x28d, %o1
a0009374:	81 c7 e0 08 	ret 
a0009378:	81 e8 00 00 	restore 

a000937c <_EEPROM_icmdWriteDone.lto_priv.536>:
a000937c:	11 3e 03 00 	sethi  %hi(0xf80c0000), %o0
a0009380:	80 a2 60 00 	cmp  %o1, 0
a0009384:	02 80 00 04 	be  a0009394 <_EEPROM_icmdWriteDone.lto_priv.536+0x18>
a0009388:	90 12 23 06 	or  %o0, 0x306, %o0
a000938c:	03 3e 03 01 	sethi  %hi(0xf80c0400), %g1
a0009390:	90 10 60 06 	or  %g1, 6, %o0	! f80c0406 <curr_flash_pos+0x376639de>
a0009394:	82 13 c0 00 	mov  %o7, %g1
a0009398:	7f ff de 0b 	call  a0000bc4 <_ilog>
a000939c:	9e 10 40 00 	mov  %g1, %o7

a00093a0 <ATMEL_isChipLockedDone.lto_priv.753>:
a00093a0:	9d e3 bf d0 	save  %sp, -48, %sp
a00093a4:	80 a6 20 00 	cmp  %i0, 0
a00093a8:	12 80 00 28 	bne  a0009448 <ATMEL_isChipLockedDone.lto_priv.753+0xa8>
a00093ac:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00093b0:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a00093b4:	92 10 20 20 	mov  0x20, %o1
a00093b8:	40 00 10 dc 	call  a000d728 <getShaRandom>
a00093bc:	90 17 61 58 	or  %i5, 0x158, %o0
a00093c0:	94 17 61 58 	or  %i5, 0x158, %o2
a00093c4:	39 28 00 25 	sethi  %hi(0xa0009400), %i4
a00093c8:	37 00 00 04 	sethi  %hi(0x1000), %i3
a00093cc:	96 17 20 60 	or  %i4, 0x60, %o3
a00093d0:	92 16 e2 c8 	or  %i3, 0x2c8, %o1
a00093d4:	11 3e c7 47 	sethi  %hi(0xfb1d1c00), %o0
a00093d8:	7f ff dd fb 	call  a0000bc4 <_ilog>
a00093dc:	90 12 22 00 	or  %o0, 0x200, %o0	! fb1d1e00 <curr_flash_pos+0x3a7753d8>
a00093e0:	82 10 20 24 	mov  0x24, %g1
a00093e4:	33 28 40 0c 	sethi  %hi(0xa1003000), %i1
a00093e8:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
a00093ec:	b4 16 62 14 	or  %i1, 0x214, %i2
a00093f0:	82 10 20 01 	mov  1, %g1
a00093f4:	f4 23 a0 1c 	st  %i2, [ %sp + 0x1c ]
a00093f8:	05 00 c9 c2 	sethi  %hi(0x3270800), %g2
a00093fc:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
a0009400:	1b 28 00 07 	sethi  %hi(0xa0001c00), %o5
a0009404:	98 10 20 20 	mov  0x20, %o4
a0009408:	9a 13 63 88 	or  %o5, 0x388, %o5
a000940c:	96 17 61 58 	or  %i5, 0x158, %o3
a0009410:	94 10 20 20 	mov  0x20, %o2
a0009414:	92 10 20 00 	clr  %o1
a0009418:	7f ff e3 1a 	call  a0002080 <__ATMEL_submitI2cOperation>
a000941c:	90 10 a0 04 	or  %g2, 4, %o0
a0009420:	80 a2 20 00 	cmp  %o0, 0
a0009424:	02 80 00 07 	be  a0009440 <ATMEL_isChipLockedDone.lto_priv.753+0xa0>
a0009428:	86 16 e2 c8 	or  %i3, 0x2c8, %g3
a000942c:	88 17 61 58 	or  %i5, 0x158, %g4
a0009430:	92 17 20 60 	or  %i4, 0x60, %o1
a0009434:	c6 26 62 14 	st  %g3, [ %i1 + 0x214 ]
a0009438:	c8 26 a0 04 	st  %g4, [ %i2 + 4 ]
a000943c:	d2 26 a0 08 	st  %o1, [ %i2 + 8 ]
a0009440:	81 c7 e0 08 	ret 
a0009444:	81 e8 00 00 	restore 
a0009448:	c2 00 60 80 	ld  [ %g1 + 0x80 ], %g1
a000944c:	92 10 20 00 	clr  %o1
a0009450:	9f c0 40 00 	call  %g1
a0009454:	90 10 00 18 	mov  %i0, %o0
a0009458:	81 c7 e0 08 	ret 
a000945c:	81 e8 00 00 	restore 

a0009460 <ATMEL_AuthenticateDone>:
a0009460:	9d e3 bf e0 	save  %sp, -32, %sp
a0009464:	80 a6 20 03 	cmp  %i0, 3
a0009468:	12 80 00 0a 	bne  a0009490 <ATMEL_AuthenticateDone+0x30>
a000946c:	11 3e 07 4e 	sethi  %hi(0xf81d3800), %o0
a0009470:	90 12 21 00 	or  %o0, 0x100, %o0	! f81d3900 <curr_flash_pos+0x37776ed8>
a0009474:	7f ff dd d4 	call  a0000bc4 <_ilog>
a0009478:	37 28 00 25 	sethi  %hi(0xa0009400), %i3
a000947c:	b6 16 e0 b4 	or  %i3, 0xb4, %i3	! a00094b4 <ATMEL_EncryptReadDone>
a0009480:	b4 10 20 00 	clr  %i2
a0009484:	b2 10 20 01 	mov  1, %i1
a0009488:	40 00 1b 39 	call  a001016c <ATMEL_encryptStart>
a000948c:	91 e8 20 08 	restore  %g0, 8, %o0
a0009490:	7f ff dd cd 	call  a0000bc4 <_ilog>
a0009494:	90 12 20 05 	or  %o0, 5, %o0
a0009498:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000949c:	c2 00 60 80 	ld  [ %g1 + 0x80 ], %g1	! a1003080 <checkValidationHandler>
a00094a0:	92 10 20 00 	clr  %o1
a00094a4:	9f c0 40 00 	call  %g1
a00094a8:	90 10 00 18 	mov  %i0, %o0
a00094ac:	81 c7 e0 08 	ret 
a00094b0:	81 e8 00 00 	restore 

a00094b4 <ATMEL_EncryptReadDone>:
a00094b4:	9d e3 bf e0 	save  %sp, -32, %sp
a00094b8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00094bc:	92 10 00 19 	mov  %i1, %o1
a00094c0:	90 10 20 05 	mov  5, %o0
a00094c4:	80 a6 20 00 	cmp  %i0, 0
a00094c8:	12 80 00 04 	bne  a00094d8 <ATMEL_EncryptReadDone+0x24>
a00094cc:	c2 00 60 80 	ld  [ %g1 + 0x80 ], %g1
a00094d0:	92 10 20 00 	clr  %o1
a00094d4:	90 10 20 06 	mov  6, %o0
a00094d8:	9f c0 40 00 	call  %g1
a00094dc:	01 00 00 00 	nop 
a00094e0:	81 c7 e0 08 	ret 
a00094e4:	81 e8 00 00 	restore 

a00094e8 <atmel_lockDone>:
a00094e8:	9d e3 bf e0 	save  %sp, -32, %sp
a00094ec:	80 a6 60 01 	cmp  %i1, 1
a00094f0:	12 80 00 09 	bne  a0009514 <atmel_lockDone+0x2c>
a00094f4:	d4 0e 00 00 	ldub  [ %i0 ], %o2
a00094f8:	80 8a a0 ff 	btst  0xff, %o2
a00094fc:	12 80 00 07 	bne  a0009518 <atmel_lockDone+0x30>
a0009500:	11 3e 87 44 	sethi  %hi(0xfa1d1000), %o0
a0009504:	9f c6 80 00 	call  %i2
a0009508:	01 00 00 00 	nop 
a000950c:	81 c7 e0 08 	ret 
a0009510:	81 e8 00 00 	restore 
a0009514:	11 3e 87 44 	sethi  %hi(0xfa1d1000), %o0
a0009518:	94 0a a0 ff 	and  %o2, 0xff, %o2
a000951c:	92 10 00 19 	mov  %i1, %o1
a0009520:	40 00 0e 9c 	call  a000cf90 <_iassert>
a0009524:	90 12 23 07 	or  %o0, 0x307, %o0
a0009528:	01 00 00 00 	nop 

a000952c <Link_SL_5G_TxFsmResetDoneIrq>:
a000952c:	9d e3 bf e0 	save  %sp, -32, %sp
a0009530:	11 3e 0c 41 	sethi  %hi(0xf8310400), %o0
a0009534:	7f ff dd a4 	call  a0000bc4 <_ilog>
a0009538:	90 12 23 06 	or  %o0, 0x306, %o0	! f8310706 <curr_flash_pos+0x378b3cde>
a000953c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009540:	c2 00 63 50 	ld  [ %g1 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a0009544:	c4 00 60 2c 	ld  [ %g1 + 0x2c ], %g2
a0009548:	86 08 bb ff 	and  %g2, -1025, %g3
a000954c:	c6 20 60 2c 	st  %g3, [ %g1 + 0x2c ]
a0009550:	11 00 07 c0 	sethi  %hi(0x1f0000), %o0
a0009554:	c8 00 60 30 	ld  [ %g1 + 0x30 ], %g4
a0009558:	92 11 24 00 	or  %g4, 0x400, %o1
a000955c:	d2 20 60 30 	st  %o1, [ %g1 + 0x30 ]
a0009560:	05 00 02 40 	sethi  %hi(0x90000), %g2
a0009564:	d4 00 61 a8 	ld  [ %g1 + 0x1a8 ], %o2
a0009568:	96 0a bf 0f 	and  %o2, -241, %o3
a000956c:	98 12 e0 80 	or  %o3, 0x80, %o4
a0009570:	d8 20 61 a8 	st  %o4, [ %g1 + 0x1a8 ]
a0009574:	da 00 61 a8 	ld  [ %g1 + 0x1a8 ], %o5
a0009578:	86 2b 40 08 	andn  %o5, %o0, %g3
a000957c:	88 10 c0 02 	or  %g3, %g2, %g4
a0009580:	c8 20 61 a8 	st  %g4, [ %g1 + 0x1a8 ]
a0009584:	d2 00 61 a8 	ld  [ %g1 + 0x1a8 ], %o1
a0009588:	94 0a 7f fc 	and  %o1, -4, %o2
a000958c:	d4 20 61 a8 	st  %o2, [ %g1 + 0x1a8 ]
a0009590:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0009594:	d6 00 63 68 	ld  [ %g1 + 0x368 ], %o3	! a1006368 <bb_top_registers.lto_priv.171>
a0009598:	c2 02 e0 4c 	ld  [ %o3 + 0x4c ], %g1
a000959c:	82 08 7f ef 	and  %g1, -17, %g1
a00095a0:	c2 22 e0 4c 	st  %g1, [ %o3 + 0x4c ]
a00095a4:	40 00 00 45 	call  a00096b8 <Link_SL_5G_LosChangeIrq>
a00095a8:	81 e8 00 00 	restore 

a00095ac <Link_SL_5G_RxFsmResetDoneIrq>:
a00095ac:	9d e3 bf d8 	save  %sp, -40, %sp
a00095b0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00095b4:	b8 10 63 50 	or  %g1, 0x350, %i4	! a1002f50 <sl_5Gvars.lto_priv.557>
a00095b8:	c2 00 63 50 	ld  [ %g1 + 0x350 ], %g1
a00095bc:	c4 00 60 2c 	ld  [ %g1 + 0x2c ], %g2
a00095c0:	86 08 b7 ff 	and  %g2, -2049, %g3
a00095c4:	c6 20 60 2c 	st  %g3, [ %g1 + 0x2c ]
a00095c8:	c8 00 60 30 	ld  [ %g1 + 0x30 ], %g4
a00095cc:	90 11 28 00 	or  %g4, 0x800, %o0
a00095d0:	d0 20 60 30 	st  %o0, [ %g1 + 0x30 ]
a00095d4:	d2 00 61 bc 	ld  [ %g1 + 0x1bc ], %o1
a00095d8:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
a00095dc:	d4 00 61 c0 	ld  [ %g1 + 0x1c0 ], %o2
a00095e0:	d4 27 bf fc 	st  %o2, [ %fp + -4 ]
a00095e4:	c2 00 61 c4 	ld  [ %g1 + 0x1c4 ], %g1
a00095e8:	fa 07 20 14 	ld  [ %i4 + 0x14 ], %i5
a00095ec:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a00095f0:	7f ff e6 1e 	call  a0002e68 <LEON_TimerRead>
a00095f4:	01 00 00 00 	nop 
a00095f8:	80 a7 40 08 	cmp  %i5, %o0
a00095fc:	1a 80 00 05 	bcc  a0009610 <Link_SL_5G_RxFsmResetDoneIrq+0x64>
a0009600:	96 10 00 1d 	mov  %i5, %o3
a0009604:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0009608:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a000960c:	96 07 40 01 	add  %i5, %g1, %o3
a0009610:	19 3e 4c 42 	sethi  %hi(0xf9310800), %o4
a0009614:	92 22 c0 08 	sub  %o3, %o0, %o1
a0009618:	7f ff dd 6b 	call  a0000bc4 <_ilog>
a000961c:	90 13 21 06 	or  %o4, 0x106, %o0
a0009620:	7f ff df 28 	call  a00012c0 <TIMING_TimerStart>
a0009624:	d0 07 20 18 	ld  [ %i4 + 0x18 ], %o0
a0009628:	81 c7 e0 08 	ret 
a000962c:	81 e8 00 00 	restore 

a0009630 <Link_SL_5G_RxBufferUnderflowIsr>:
a0009630:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009634:	c2 00 63 50 	ld  [ %g1 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a0009638:	c6 00 60 30 	ld  [ %g1 + 0x30 ], %g3
a000963c:	05 00 00 04 	sethi  %hi(0x1000), %g2
a0009640:	88 10 c0 02 	or  %g3, %g2, %g4
a0009644:	c8 20 60 30 	st  %g4, [ %g1 + 0x30 ]
a0009648:	d0 00 61 a4 	ld  [ %g1 + 0x1a4 ], %o0
a000964c:	86 12 24 00 	or  %o0, 0x400, %g3
a0009650:	c6 20 61 a4 	st  %g3, [ %g1 + 0x1a4 ]
a0009654:	c4 00 61 a4 	ld  [ %g1 + 0x1a4 ], %g2
a0009658:	88 08 bb ff 	and  %g2, -1025, %g4
a000965c:	c8 20 61 a4 	st  %g4, [ %g1 + 0x1a4 ]
a0009660:	03 3e 0c 42 	sethi  %hi(0xf8310800), %g1
a0009664:	90 10 62 05 	or  %g1, 0x205, %o0	! f8310a05 <curr_flash_pos+0x378b3fdd>
a0009668:	82 13 c0 00 	mov  %o7, %g1
a000966c:	7f ff dd 56 	call  a0000bc4 <_ilog>
a0009670:	9e 10 40 00 	mov  %g1, %o7

a0009674 <Link_SL_5G_RxBufferOverflowIsr>:
a0009674:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009678:	c2 00 63 50 	ld  [ %g1 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a000967c:	c6 00 60 30 	ld  [ %g1 + 0x30 ], %g3
a0009680:	05 00 00 08 	sethi  %hi(0x2000), %g2
a0009684:	88 10 c0 02 	or  %g3, %g2, %g4
a0009688:	c8 20 60 30 	st  %g4, [ %g1 + 0x30 ]
a000968c:	d0 00 61 a4 	ld  [ %g1 + 0x1a4 ], %o0
a0009690:	86 12 24 00 	or  %o0, 0x400, %g3
a0009694:	c6 20 61 a4 	st  %g3, [ %g1 + 0x1a4 ]
a0009698:	c4 00 61 a4 	ld  [ %g1 + 0x1a4 ], %g2
a000969c:	88 08 bb ff 	and  %g2, -1025, %g4
a00096a0:	c8 20 61 a4 	st  %g4, [ %g1 + 0x1a4 ]
a00096a4:	03 3e 0c 42 	sethi  %hi(0xf8310800), %g1
a00096a8:	90 10 63 05 	or  %g1, 0x305, %o0	! f8310b05 <curr_flash_pos+0x378b40dd>
a00096ac:	82 13 c0 00 	mov  %o7, %g1
a00096b0:	7f ff dd 45 	call  a0000bc4 <_ilog>
a00096b4:	9e 10 40 00 	mov  %g1, %o7

a00096b8 <Link_SL_5G_LosChangeIrq>:
a00096b8:	9d e3 bf e0 	save  %sp, -32, %sp
a00096bc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00096c0:	c4 00 63 50 	ld  [ %g1 + 0x350 ], %g2	! a1002f50 <sl_5Gvars.lto_priv.557>
a00096c4:	ba 10 63 50 	or  %g1, 0x350, %i5
a00096c8:	c2 00 a0 38 	ld  [ %g2 + 0x38 ], %g1
a00096cc:	b0 08 60 01 	and  %g1, 1, %i0
a00096d0:	c2 00 a0 2c 	ld  [ %g2 + 0x2c ], %g1
a00096d4:	82 08 7f fe 	and  %g1, -2, %g1
a00096d8:	c2 20 a0 2c 	st  %g1, [ %g2 + 0x2c ]
a00096dc:	c2 00 a0 30 	ld  [ %g2 + 0x30 ], %g1
a00096e0:	82 10 60 01 	or  %g1, 1, %g1
a00096e4:	c2 20 a0 30 	st  %g1, [ %g2 + 0x30 ]
a00096e8:	40 00 1f 63 	call  a0011474 <I2CD_sfpFinisarRxPowerPollingDisable>
a00096ec:	f0 2f 60 11 	stb  %i0, [ %i5 + 0x11 ]
a00096f0:	c2 0f 60 1c 	ldub  [ %i5 + 0x1c ], %g1
a00096f4:	80 a0 60 00 	cmp  %g1, 0
a00096f8:	02 80 00 07 	be  a0009714 <Link_SL_5G_LosChangeIrq+0x5c>
a00096fc:	01 00 00 00 	nop 
a0009700:	c2 07 60 20 	ld  [ %i5 + 0x20 ], %g1
a0009704:	9f c0 40 00 	call  %g1
a0009708:	01 00 00 00 	nop 
a000970c:	10 80 00 0a 	b  a0009734 <Link_SL_5G_LosChangeIrq+0x7c>
a0009710:	82 10 20 03 	mov  3, %g1	! 3 <__lex_srodata_size+0x3>
a0009714:	40 00 1b 52 	call  a001045c <Link_SL_5G_UpdateLinkStatus>
a0009718:	90 10 20 00 	clr  %o0
a000971c:	40 00 1b 5d 	call  a0010490 <Link_SL_5G_TakedownReceive.lto_priv.590>
a0009720:	01 00 00 00 	nop 
a0009724:	7f ff de e7 	call  a00012c0 <TIMING_TimerStart>
a0009728:	d0 07 60 0c 	ld  [ %i5 + 0xc ], %o0
a000972c:	c0 2f 60 10 	clrb  [ %i5 + 0x10 ]
a0009730:	82 10 20 03 	mov  3, %g1
a0009734:	07 3e 0c 40 	sethi  %hi(0xf8310000), %g3
a0009738:	82 20 40 18 	sub  %g1, %i0, %g1
a000973c:	88 10 e0 06 	or  %g3, 6, %g4
a0009740:	82 08 60 ff 	and  %g1, 0xff, %g1
a0009744:	83 28 60 08 	sll  %g1, 8, %g1
a0009748:	b0 10 40 04 	or  %g1, %g4, %i0
a000974c:	7f ff dd 1e 	call  a0000bc4 <_ilog>
a0009750:	81 e8 00 00 	restore 

a0009754 <LED_SetLedState>:
a0009754:	9d e3 bf e0 	save  %sp, -32, %sp
a0009758:	40 00 1c 3c 	call  a0010848 <LED_GetCurrentState>
a000975c:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a0009760:	82 10 20 01 	mov  1, %g1
a0009764:	85 28 40 18 	sll  %g1, %i0, %g2
a0009768:	ba 17 23 74 	or  %i4, 0x374, %i5
a000976c:	80 a6 60 00 	cmp  %i1, 0
a0009770:	02 80 00 04 	be  a0009780 <LED_SetLedState+0x2c>
a0009774:	c2 17 60 10 	lduh  [ %i5 + 0x10 ], %g1
a0009778:	10 80 00 03 	b  a0009784 <LED_SetLedState+0x30>
a000977c:	82 10 80 01 	or  %g2, %g1, %g1
a0009780:	82 28 40 02 	andn  %g1, %g2, %g1
a0009784:	80 a6 00 08 	cmp  %i0, %o0
a0009788:	1a 80 00 05 	bcc  a000979c <LED_SetLedState+0x48>
a000978c:	c2 37 60 10 	sth  %g1, [ %i5 + 0x10 ]
a0009790:	80 a6 60 00 	cmp  %i1, 0
a0009794:	32 80 00 09 	bne,a   a00097b8 <LED_SetLedState+0x64>
a0009798:	d2 17 60 10 	lduh  [ %i5 + 0x10 ], %o1
a000979c:	b0 1a 00 18 	xor  %o0, %i0, %i0
a00097a0:	80 a0 00 18 	cmp  %g0, %i0
a00097a4:	82 60 3f ff 	subx  %g0, -1, %g1
a00097a8:	80 a0 40 19 	cmp  %g1, %i1
a00097ac:	08 80 00 09 	bleu  a00097d0 <LED_SetLedState+0x7c>
a00097b0:	01 00 00 00 	nop 
a00097b4:	d2 17 60 10 	lduh  [ %i5 + 0x10 ], %o1
a00097b8:	11 3e 44 40 	sethi  %hi(0xf9110000), %o0
a00097bc:	7f ff dd 02 	call  a0000bc4 <_ilog>
a00097c0:	90 12 21 01 	or  %o0, 0x101, %o0	! f9110101 <curr_flash_pos+0x386b36d9>
a00097c4:	c0 37 23 74 	clrh  [ %i4 + 0x374 ]
a00097c8:	c0 37 60 02 	clrh  [ %i5 + 2 ]
a00097cc:	c0 2f 60 12 	clrb  [ %i5 + 0x12 ]
a00097d0:	81 c7 e0 08 	ret 
a00097d4:	81 e8 00 00 	restore 

a00097d8 <LED_OnOff>:
a00097d8:	84 10 20 01 	mov  1, %g2
a00097dc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00097e0:	91 28 80 08 	sll  %g2, %o0, %o0
a00097e4:	82 10 63 74 	or  %g1, 0x374, %g1
a00097e8:	80 a2 60 00 	cmp  %o1, 0
a00097ec:	02 80 00 04 	be  a00097fc <LED_OnOff+0x24>
a00097f0:	c6 08 60 12 	ldub  [ %g1 + 0x12 ], %g3
a00097f4:	10 80 00 03 	b  a0009800 <LED_OnOff+0x28>
a00097f8:	88 12 00 03 	or  %o0, %g3, %g4
a00097fc:	88 28 c0 08 	andn  %g3, %o0, %g4
a0009800:	81 c3 e0 08 	retl 
a0009804:	c8 28 60 12 	stb  %g4, [ %g1 + 0x12 ]

a0009808 <BBGE_COMM_gePrintfHandler>:
a0009808:	9d e3 bf e0 	save  %sp, -32, %sp
a000980c:	11 28 00 80 	sethi  %hi(0xa0020000), %o0
a0009810:	b6 10 00 1a 	mov  %i2, %i3
a0009814:	90 12 20 38 	or  %o0, 0x38, %o0
a0009818:	40 00 0b f1 	call  a000c7dc <UART_printf>
a000981c:	b4 10 00 19 	mov  %i1, %i2
a0009820:	b2 10 20 82 	mov  0x82, %i1
a0009824:	7f ff e7 95 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a0009828:	91 e8 20 00 	restore  %g0, 0, %o0

a000982c <BBGE_COMM_geStatusHandler>:
a000982c:	9d e3 bf d8 	save  %sp, -40, %sp
a0009830:	d2 06 40 00 	ld  [ %i1 ], %o1
a0009834:	83 32 60 18 	srl  %o1, 0x18, %g1
a0009838:	80 a0 60 04 	cmp  %g1, 4
a000983c:	22 80 00 76 	be,a   a0009a14 <BBGE_COMM_geStatusHandler+0x1e8>
a0009840:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009844:	18 80 00 0d 	bgu  a0009878 <BBGE_COMM_geStatusHandler+0x4c>
a0009848:	80 a0 60 06 	cmp  %g1, 6
a000984c:	80 a0 60 01 	cmp  %g1, 1
a0009850:	22 80 00 36 	be,a   a0009928 <BBGE_COMM_geStatusHandler+0xfc>
a0009854:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009858:	0a 80 00 18 	bcs  a00098b8 <BBGE_COMM_geStatusHandler+0x8c>
a000985c:	80 a0 60 02 	cmp  %g1, 2
a0009860:	02 80 00 41 	be  a0009964 <BBGE_COMM_geStatusHandler+0x138>
a0009864:	80 a0 60 03 	cmp  %g1, 3
a0009868:	02 80 00 5a 	be  a00099d0 <BBGE_COMM_geStatusHandler+0x1a4>
a000986c:	11 3e 09 c0 	sethi  %hi(0xf8270000), %o0
a0009870:	81 c7 e0 08 	ret 
a0009874:	81 e8 00 00 	restore 
a0009878:	02 80 00 95 	be  a0009acc <BBGE_COMM_geStatusHandler+0x2a0>
a000987c:	80 a0 60 06 	cmp  %g1, 6
a0009880:	0a 80 00 87 	bcs  a0009a9c <BBGE_COMM_geStatusHandler+0x270>
a0009884:	80 a0 60 07 	cmp  %g1, 7
a0009888:	02 80 00 94 	be  a0009ad8 <BBGE_COMM_geStatusHandler+0x2ac>
a000988c:	80 a0 60 ff 	cmp  %g1, 0xff
a0009890:	12 bf ff f8 	bne  a0009870 <BBGE_COMM_geStatusHandler+0x44>
a0009894:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009898:	c2 00 63 9c 	ld  [ %g1 + 0x39c ], %g1	! a1002f9c <msgHandlers.lto_priv.544>
a000989c:	80 a0 60 00 	cmp  %g1, 0
a00098a0:	02 80 00 92 	be  a0009ae8 <BBGE_COMM_geStatusHandler+0x2bc>
a00098a4:	01 00 00 00 	nop 
a00098a8:	9f c0 40 00 	call  %g1
a00098ac:	01 00 00 00 	nop 
a00098b0:	81 c7 e0 08 	ret 
a00098b4:	81 e8 00 00 	restore 
a00098b8:	40 00 0d 80 	call  a000ceb8 <bb_top_StartGEWatchdogRunningTimer>
a00098bc:	01 00 00 00 	nop 
a00098c0:	7f ff ea 59 	call  a0004224 <bb_top_IsDeviceLex>
a00098c4:	01 00 00 00 	nop 
a00098c8:	c2 06 40 00 	ld  [ %i1 ], %g1
a00098cc:	33 28 40 1c 	sethi  %hi(0xa1007000), %i1
a00098d0:	c8 0e 61 91 	ldub  [ %i1 + 0x191 ], %g4	! a1007191 <ulmLinkState.lto_priv.545>
a00098d4:	83 30 60 08 	srl  %g1, 8, %g1
a00098d8:	82 08 60 0f 	and  %g1, 0xf, %g1
a00098dc:	82 00 60 01 	inc  %g1
a00098e0:	92 08 60 ff 	and  %g1, 0xff, %o1
a00098e4:	80 a2 40 04 	cmp  %o1, %g4
a00098e8:	02 80 00 80 	be  a0009ae8 <BBGE_COMM_geStatusHandler+0x2bc>
a00098ec:	01 00 00 00 	nop 
a00098f0:	c2 2e 61 91 	stb  %g1, [ %i1 + 0x191 ]
a00098f4:	7f ff ec af 	call  a0004bb0 <EVENT_Trigger>
a00098f8:	90 10 20 02 	mov  2, %o0
a00098fc:	c2 0e 61 91 	ldub  [ %i1 + 0x191 ], %g1
a0009900:	80 a0 60 04 	cmp  %g1, 4
a0009904:	02 80 00 06 	be  a000991c <BBGE_COMM_geStatusHandler+0xf0>
a0009908:	80 a0 60 06 	cmp  %g1, 6
a000990c:	92 10 20 00 	clr  %o1
a0009910:	02 80 00 74 	be  a0009ae0 <BBGE_COMM_geStatusHandler+0x2b4>
a0009914:	90 10 20 08 	mov  8, %o0
a0009918:	30 80 00 74 	b,a   a0009ae8 <BBGE_COMM_geStatusHandler+0x2bc>
a000991c:	92 10 20 00 	clr  %o1
a0009920:	10 80 00 70 	b  a0009ae0 <BBGE_COMM_geStatusHandler+0x2b4>
a0009924:	90 10 20 07 	mov  7, %o0
a0009928:	d4 00 63 90 	ld  [ %g1 + 0x390 ], %o2
a000992c:	80 a2 40 0a 	cmp  %o1, %o2
a0009930:	02 80 00 09 	be  a0009954 <BBGE_COMM_geStatusHandler+0x128>
a0009934:	b4 10 00 01 	mov  %g1, %i2
a0009938:	80 8a 60 01 	btst  1, %o1
a000993c:	90 10 20 0c 	mov  0xc, %o0
a0009940:	12 80 00 03 	bne  a000994c <BBGE_COMM_geStatusHandler+0x120>
a0009944:	92 10 20 00 	clr  %o1
a0009948:	90 10 20 0d 	mov  0xd, %o0
a000994c:	7f ff eb ee 	call  a0004904 <ILOG_istatus>
a0009950:	01 00 00 00 	nop 
a0009954:	c2 06 40 00 	ld  [ %i1 ], %g1
a0009958:	c2 26 a3 90 	st  %g1, [ %i2 + 0x390 ]
a000995c:	81 c7 e0 08 	ret 
a0009960:	81 e8 00 00 	restore 
a0009964:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009968:	82 10 63 90 	or  %g1, 0x390, %g1	! a1002f90 <bbGeContext.lto_priv.546>
a000996c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a0009970:	80 a2 40 02 	cmp  %o1, %g2
a0009974:	02 80 00 13 	be  a00099c0 <BBGE_COMM_geStatusHandler+0x194>
a0009978:	ba 10 00 01 	mov  %g1, %i5
a000997c:	86 0a 60 03 	and  %o1, 3, %g3
a0009980:	80 a0 e0 01 	cmp  %g3, 1
a0009984:	22 80 00 0c 	be,a   a00099b4 <BBGE_COMM_geStatusHandler+0x188>
a0009988:	92 10 20 00 	clr  %o1
a000998c:	0a 80 00 07 	bcs  a00099a8 <BBGE_COMM_geStatusHandler+0x17c>
a0009990:	80 a0 e0 02 	cmp  %g3, 2
a0009994:	32 80 00 0c 	bne,a   a00099c4 <BBGE_COMM_geStatusHandler+0x198>
a0009998:	c2 06 40 00 	ld  [ %i1 ], %g1
a000999c:	92 10 20 00 	clr  %o1
a00099a0:	10 80 00 06 	b  a00099b8 <BBGE_COMM_geStatusHandler+0x18c>
a00099a4:	90 10 20 09 	mov  9, %o0
a00099a8:	92 10 20 00 	clr  %o1
a00099ac:	10 80 00 03 	b  a00099b8 <BBGE_COMM_geStatusHandler+0x18c>
a00099b0:	90 10 20 0b 	mov  0xb, %o0
a00099b4:	90 10 20 0a 	mov  0xa, %o0
a00099b8:	7f ff eb d3 	call  a0004904 <ILOG_istatus>
a00099bc:	01 00 00 00 	nop 
a00099c0:	c2 06 40 00 	ld  [ %i1 ], %g1
a00099c4:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
a00099c8:	81 c7 e0 08 	ret 
a00099cc:	81 e8 00 00 	restore 
a00099d0:	7f ff dc 7d 	call  a0000bc4 <_ilog>
a00099d4:	90 12 22 02 	or  %o0, 0x202, %o0
a00099d8:	39 3e 89 c0 	sethi  %hi(0xfa270000), %i4
a00099dc:	92 10 20 00 	clr  %o1
a00099e0:	b5 36 a0 02 	srl  %i2, 2, %i2
a00099e4:	b8 17 23 02 	or  %i4, 0x302, %i4
a00099e8:	ba 02 60 01 	add  %o1, 1, %i5
a00099ec:	83 2f 60 10 	sll  %i5, 0x10, %g1
a00099f0:	83 30 60 10 	srl  %g1, 0x10, %g1
a00099f4:	80 a6 80 01 	cmp  %i2, %g1
a00099f8:	08 bf ff 9e 	bleu  a0009870 <BBGE_COMM_geStatusHandler+0x44>
a00099fc:	83 2f 60 02 	sll  %i5, 2, %g1
a0009a00:	d4 06 40 01 	ld  [ %i1 + %g1 ], %o2
a0009a04:	7f ff dc 70 	call  a0000bc4 <_ilog>
a0009a08:	90 10 00 1c 	mov  %i4, %o0
a0009a0c:	10 bf ff f7 	b  a00099e8 <BBGE_COMM_geStatusHandler+0x1bc>
a0009a10:	92 10 00 1d 	mov  %i5, %o1
a0009a14:	c2 08 63 98 	ldub  [ %g1 + 0x398 ], %g1
a0009a18:	80 a0 60 00 	cmp  %g1, 0
a0009a1c:	12 80 00 1a 	bne  a0009a84 <BBGE_COMM_geStatusHandler+0x258>
a0009a20:	03 30 28 00 	sethi  %hi(0xc0a00000), %g1
a0009a24:	99 32 60 10 	srl  %o1, 0x10, %o4
a0009a28:	f8 00 60 84 	ld  [ %g1 + 0x84 ], %i4
a0009a2c:	92 0b 20 ff 	and  %o4, 0xff, %o1
a0009a30:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009a34:	82 10 63 88 	or  %g1, 0x388, %g1	! a1002f88 <geSWVersion.lto_priv.547>
a0009a38:	d2 28 60 04 	stb  %o1, [ %g1 + 4 ]
a0009a3c:	1f 3e c9 c1 	sethi  %hi(0xfb270400), %o7
a0009a40:	d4 0e 60 02 	ldub  [ %i1 + 2 ], %o2
a0009a44:	d4 28 60 05 	stb  %o2, [ %g1 + 5 ]
a0009a48:	90 13 e3 01 	or  %o7, 0x301, %o0
a0009a4c:	da 06 40 00 	ld  [ %i1 ], %o5
a0009a50:	da 28 60 06 	stb  %o5, [ %g1 + 6 ]
a0009a54:	7f ff dc 5c 	call  a0000bc4 <_ilog>
a0009a58:	96 0b 60 ff 	and  %o5, 0xff, %o3
a0009a5c:	82 10 20 02 	mov  2, %g1
a0009a60:	f8 27 bf fc 	st  %i4, [ %fp + -4 ]
a0009a64:	96 10 20 08 	mov  8, %o3
a0009a68:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a0009a6c:	94 07 bf f8 	add  %fp, -8, %o2
a0009a70:	92 10 20 06 	mov  6, %o1
a0009a74:	7f ff e7 01 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a0009a78:	90 10 20 01 	mov  1, %o0
a0009a7c:	81 c7 e0 08 	ret 
a0009a80:	81 e8 00 00 	restore 
a0009a84:	40 00 0d 19 	call  a000cee8 <bb_top_StopGEWatchdogResetTimer>
a0009a88:	01 00 00 00 	nop 
a0009a8c:	40 00 0d 0b 	call  a000ceb8 <bb_top_StartGEWatchdogRunningTimer>
a0009a90:	01 00 00 00 	nop 
a0009a94:	81 c7 e0 08 	ret 
a0009a98:	81 e8 00 00 	restore 
a0009a9c:	d2 06 60 04 	ld  [ %i1 + 4 ], %o1
a0009aa0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009aa4:	17 3e 49 c1 	sethi  %hi(0xf9270400), %o3
a0009aa8:	90 12 e0 02 	or  %o3, 2, %o0	! f9270402 <curr_flash_pos+0x388139da>
a0009aac:	7f ff dc 46 	call  a0000bc4 <_ilog>
a0009ab0:	d2 20 63 88 	st  %o1, [ %g1 + 0x388 ]
a0009ab4:	40 00 0d 0d 	call  a000cee8 <bb_top_StopGEWatchdogResetTimer>
a0009ab8:	01 00 00 00 	nop 
a0009abc:	40 00 1b 90 	call  a00108fc <BBGE_COMM_versionCrcCheckHandler.lto_priv.761>
a0009ac0:	01 00 00 00 	nop 
a0009ac4:	81 c7 e0 08 	ret 
a0009ac8:	81 e8 00 00 	restore 
a0009acc:	92 10 20 00 	clr  %o1
a0009ad0:	10 80 00 04 	b  a0009ae0 <BBGE_COMM_geStatusHandler+0x2b4>
a0009ad4:	90 10 20 18 	mov  0x18, %o0
a0009ad8:	92 10 20 00 	clr  %o1
a0009adc:	90 10 20 19 	mov  0x19, %o0
a0009ae0:	7f ff eb 89 	call  a0004904 <ILOG_istatus>
a0009ae4:	01 00 00 00 	nop 
a0009ae8:	81 c7 e0 08 	ret 
a0009aec:	81 e8 00 00 	restore 

a0009af0 <BBGE_COMM_geRexDevStatusHandler>:
a0009af0:	9d e3 bf e0 	save  %sp, -32, %sp
a0009af4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009af8:	80 a6 60 00 	cmp  %i1, 0
a0009afc:	12 80 00 04 	bne  a0009b0c <BBGE_COMM_geRexDevStatusHandler+0x1c>
a0009b00:	82 10 63 9c 	or  %g1, 0x39c, %g1
a0009b04:	10 80 00 03 	b  a0009b10 <BBGE_COMM_geRexDevStatusHandler+0x20>
a0009b08:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0009b0c:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0009b10:	80 a0 60 00 	cmp  %g1, 0
a0009b14:	02 80 00 04 	be  a0009b24 <BBGE_COMM_geRexDevStatusHandler+0x34>
a0009b18:	01 00 00 00 	nop 
a0009b1c:	9f c0 40 00 	call  %g1
a0009b20:	01 00 00 00 	nop 
a0009b24:	81 c7 e0 08 	ret 
a0009b28:	81 e8 00 00 	restore 

a0009b2c <GEBB_COMM_StorageRxHandler>:
a0009b2c:	9d e3 bf e0 	save  %sp, -32, %sp
a0009b30:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
a0009b34:	ba 10 00 19 	mov  %i1, %i5
a0009b38:	80 a0 a0 00 	cmp  %g2, 0
a0009b3c:	02 80 00 2d 	be  a0009bf0 <GEBB_COMM_StorageRxHandler+0xc4>
a0009b40:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0009b44:	80 a0 a0 01 	cmp  %g2, 1
a0009b48:	12 80 00 09 	bne  a0009b6c <GEBB_COMM_StorageRxHandler+0x40>
a0009b4c:	80 a0 60 01 	cmp  %g1, 1
a0009b50:	12 80 00 09 	bne  a0009b74 <GEBB_COMM_StorageRxHandler+0x48>
a0009b54:	b8 10 20 28 	mov  0x28, %i4
a0009b58:	c4 1f 60 08 	ldd  [ %i5 + 8 ], %g2
a0009b5c:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0009b60:	92 10 20 28 	mov  0x28, %o1
a0009b64:	10 80 00 2a 	b  a0009c0c <GEBB_COMM_StorageRxHandler+0xe0>
a0009b68:	c4 38 62 80 	std  %g2, [ %g1 + 0x280 ]
a0009b6c:	02 80 00 30 	be  a0009c2c <GEBB_COMM_StorageRxHandler+0x100>
a0009b70:	b8 10 20 00 	clr  %i4
a0009b74:	c2 17 40 00 	lduh  [ %i5 ], %g1
a0009b78:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a0009b7c:	31 28 40 01 	sethi  %hi(0xa1000400), %i0
a0009b80:	c2 36 a0 38 	sth  %g1, [ %i2 + 0x38 ]
a0009b84:	92 16 22 80 	or  %i0, 0x280, %o1
a0009b88:	7f ff f7 0d 	call  a00077bc <Config_ArbitrateGetVar>
a0009b8c:	90 10 00 1c 	mov  %i4, %o0
a0009b90:	b2 16 a0 38 	or  %i2, 0x38, %i1
a0009b94:	80 a2 20 00 	cmp  %o0, 0
a0009b98:	96 10 00 1a 	mov  %i2, %o3
a0009b9c:	02 80 00 32 	be  a0009c64 <GEBB_COMM_StorageRxHandler+0x138>
a0009ba0:	86 10 00 19 	mov  %i1, %g3
a0009ba4:	80 a7 20 28 	cmp  %i4, 0x28
a0009ba8:	02 80 00 04 	be  a0009bb8 <GEBB_COMM_StorageRxHandler+0x8c>
a0009bac:	80 a7 20 50 	cmp  %i4, 0x50
a0009bb0:	32 80 00 2e 	bne,a   a0009c68 <GEBB_COMM_StorageRxHandler+0x13c>
a0009bb4:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a0009bb8:	c4 1e 22 80 	ldd  [ %i0 + 0x280 ], %g2
a0009bbc:	c4 3e 60 08 	std  %g2, [ %i1 + 8 ]
a0009bc0:	98 10 20 10 	mov  0x10, %o4
a0009bc4:	96 12 e0 38 	or  %o3, 0x38, %o3
a0009bc8:	94 10 00 1b 	mov  %i3, %o2
a0009bcc:	92 10 20 02 	mov  2, %o1
a0009bd0:	7f ff e3 fb 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a0009bd4:	90 10 20 01 	mov  1, %o0
a0009bd8:	80 a2 20 00 	cmp  %o0, 0
a0009bdc:	12 80 00 1c 	bne  a0009c4c <GEBB_COMM_StorageRxHandler+0x120>
a0009be0:	19 3e 09 c2 	sethi  %hi(0xf8270800), %o4
a0009be4:	b0 13 21 05 	or  %o4, 0x105, %i0	! f8270905 <curr_flash_pos+0x37813edd>
a0009be8:	7f ff db f7 	call  a0000bc4 <_ilog>
a0009bec:	81 e8 00 00 	restore 
a0009bf0:	80 a0 60 01 	cmp  %g1, 1
a0009bf4:	12 bf ff e0 	bne  a0009b74 <GEBB_COMM_StorageRxHandler+0x48>
a0009bf8:	b8 10 20 50 	mov  0x50, %i4
a0009bfc:	c4 1f 60 08 	ldd  [ %i5 + 8 ], %g2
a0009c00:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0009c04:	c4 38 62 80 	std  %g2, [ %g1 + 0x280 ]	! a1000680 <configBuffer.lto_priv.328>
a0009c08:	92 10 20 50 	mov  0x50, %o1
a0009c0c:	15 28 40 01 	sethi  %hi(0xa1000400), %o2
a0009c10:	92 0a 60 78 	and  %o1, 0x78, %o1
a0009c14:	94 12 a2 80 	or  %o2, 0x280, %o2
a0009c18:	7f ff f6 38 	call  a00074f8 <Config_ArbitrateSetVar>
a0009c1c:	90 10 20 04 	mov  4, %o0
a0009c20:	80 a2 20 00 	cmp  %o0, 0
a0009c24:	12 80 00 17 	bne  a0009c80 <GEBB_COMM_StorageRxHandler+0x154>
a0009c28:	01 00 00 00 	nop 
a0009c2c:	f2 0f 60 01 	ldub  [ %i5 + 1 ], %i1
a0009c30:	80 a6 60 14 	cmp  %i1, 0x14
a0009c34:	18 80 00 08 	bgu  a0009c54 <GEBB_COMM_StorageRxHandler+0x128>
a0009c38:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0009c3c:	c4 1f 60 08 	ldd  [ %i5 + 8 ], %g2
a0009c40:	b3 2e 60 03 	sll  %i1, 3, %i1
a0009c44:	82 10 63 18 	or  %g1, 0x318, %g1
a0009c48:	c4 38 40 19 	std  %g2, [ %g1 + %i1 ]
a0009c4c:	81 c7 e0 08 	ret 
a0009c50:	81 e8 00 00 	restore 
a0009c54:	31 3e 49 c2 	sethi  %hi(0xf9270800), %i0
a0009c58:	b0 16 20 04 	or  %i0, 4, %i0	! f9270804 <curr_flash_pos+0x38813ddc>
a0009c5c:	7f ff db da 	call  a0000bc4 <_ilog>
a0009c60:	81 e8 00 00 	restore 
a0009c64:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a0009c68:	83 28 60 03 	sll  %g1, 3, %g1
a0009c6c:	09 28 40 1c 	sethi  %hi(0xa1007000), %g4
a0009c70:	90 11 23 18 	or  %g4, 0x318, %o0	! a1007318 <geStorageVars.lto_priv.542>
a0009c74:	f8 1a 00 01 	ldd  [ %o0 + %g1 ], %i4
a0009c78:	10 bf ff d2 	b  a0009bc0 <GEBB_COMM_StorageRxHandler+0x94>
a0009c7c:	f8 38 e0 08 	std  %i4, [ %g3 + 8 ]
a0009c80:	81 c7 e0 08 	ret 
a0009c84:	81 e8 00 00 	restore 

a0009c88 <BBGE_COMM_ilogRxHandler>:
a0009c88:	9d e3 bf d8 	save  %sp, -40, %sp
a0009c8c:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0009c90:	94 10 21 00 	mov  0x100, %o2
a0009c94:	92 10 20 00 	clr  %o1
a0009c98:	7f ff da 1c 	call  a0000508 <memset>
a0009c9c:	90 17 60 48 	or  %i5, 0x48, %o0
a0009ca0:	92 10 00 19 	mov  %i1, %o1
a0009ca4:	94 10 20 04 	mov  4, %o2
a0009ca8:	7f ff da 00 	call  a00004a8 <memcpy>
a0009cac:	90 17 60 48 	or  %i5, 0x48, %o0
a0009cb0:	7f ff e6 ae 	call  a0003768 <getIlogTimestamp>
a0009cb4:	01 00 00 00 	nop 
a0009cb8:	92 07 bf fc 	add  %fp, -4, %o1
a0009cbc:	d0 27 bf fc 	st  %o0, [ %fp + -4 ]
a0009cc0:	94 10 20 04 	mov  4, %o2
a0009cc4:	11 28 40 01 	sethi  %hi(0xa1000400), %o0
a0009cc8:	7f ff d9 f8 	call  a00004a8 <memcpy>
a0009ccc:	90 12 20 4c 	or  %o0, 0x4c, %o0	! a100044c <geIlogExpanded.lto_priv.540+0x4>
a0009cd0:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0009cd4:	94 06 bf fc 	add  %i2, -4, %o2
a0009cd8:	92 06 60 04 	add  %i1, 4, %o1
a0009cdc:	7f ff d9 f3 	call  a00004a8 <memcpy>
a0009ce0:	90 10 60 50 	or  %g1, 0x50, %o0
a0009ce4:	b4 06 a0 04 	add  %i2, 4, %i2
a0009ce8:	96 17 60 48 	or  %i5, 0x48, %o3
a0009cec:	99 2e a0 10 	sll  %i2, 0x10, %o4
a0009cf0:	94 10 00 1b 	mov  %i3, %o2
a0009cf4:	99 33 20 10 	srl  %o4, 0x10, %o4
a0009cf8:	92 10 20 b0 	mov  0xb0, %o1
a0009cfc:	7f ff e3 b0 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a0009d00:	90 10 20 00 	clr  %o0
a0009d04:	81 c7 e0 08 	ret 
a0009d08:	81 e8 00 00 	restore 

a0009d0c <BBGE_COMM_geIcmdHandler>:
a0009d0c:	82 10 00 0b 	mov  %o3, %g1
a0009d10:	98 10 00 0a 	mov  %o2, %o4
a0009d14:	96 10 00 09 	mov  %o1, %o3
a0009d18:	94 10 00 01 	mov  %g1, %o2
a0009d1c:	92 10 20 01 	mov  1, %o1
a0009d20:	90 10 20 01 	mov  1, %o0
a0009d24:	82 13 c0 00 	mov  %o7, %g1
a0009d28:	7f ff e3 a5 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a0009d2c:	9e 10 40 00 	mov  %g1, %o7

a0009d30 <BBGE_COMM_icmdRxHandler>:
a0009d30:	82 10 00 0b 	mov  %o3, %g1
a0009d34:	98 10 00 0a 	mov  %o2, %o4
a0009d38:	96 10 00 09 	mov  %o1, %o3
a0009d3c:	94 10 00 01 	mov  %g1, %o2
a0009d40:	92 10 20 b1 	mov  0xb1, %o1
a0009d44:	90 10 20 00 	clr  %o0
a0009d48:	82 13 c0 00 	mov  %o7, %g1
a0009d4c:	7f ff e3 9c 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a0009d50:	9e 10 40 00 	mov  %g1, %o7

a0009d54 <GpioSet>:
a0009d54:	92 10 20 01 	mov  1, %o1
a0009d58:	93 2a 40 08 	sll  %o1, %o0, %o1
a0009d5c:	90 10 00 09 	mov  %o1, %o0
a0009d60:	82 13 c0 00 	mov  %o7, %g1
a0009d64:	40 00 00 46 	call  a0009e7c <GPIO_dataWriteRMW>
a0009d68:	9e 10 40 00 	mov  %g1, %o7

a0009d6c <GpioEnableIrq>:
a0009d6c:	9d e3 bf d8 	save  %sp, -40, %sp
a0009d70:	82 10 20 01 	mov  1, %g1
a0009d74:	c2 2f bf fe 	stb  %g1, [ %fp + -2 ]
a0009d78:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0009d7c:	84 10 63 a8 	or  %g1, 0x3a8, %g2	! a1002fa8 <gpioIrqHandler.lto_priv.539>
a0009d80:	83 2e 20 03 	sll  %i0, 3, %g1
a0009d84:	c6 08 80 01 	ldub  [ %g2 + %g1 ], %g3
a0009d88:	80 a6 20 10 	cmp  %i0, 0x10
a0009d8c:	08 80 00 06 	bleu  a0009da4 <GpioEnableIrq+0x38>
a0009d90:	c6 2f bf ff 	stb  %g3, [ %fp + -1 ]
a0009d94:	09 3e 43 81 	sethi  %hi(0xf90e0400), %g4
a0009d98:	92 10 00 18 	mov  %i0, %o1
a0009d9c:	40 00 0c 7d 	call  a000cf90 <_iassert>
a0009da0:	90 11 22 07 	or  %g4, 0x207, %o0
a0009da4:	82 00 80 01 	add  %g2, %g1, %g1
a0009da8:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0009dac:	80 a0 60 00 	cmp  %g1, 0
a0009db0:	12 80 00 07 	bne  a0009dcc <GpioEnableIrq+0x60>
a0009db4:	92 07 bf fe 	add  %fp, -2, %o1
a0009db8:	11 3e 83 82 	sethi  %hi(0xfa0e0800), %o0
a0009dbc:	94 10 21 3a 	mov  0x13a, %o2
a0009dc0:	92 10 00 18 	mov  %i0, %o1
a0009dc4:	40 00 0c 73 	call  a000cf90 <_iassert>
a0009dc8:	90 12 22 07 	or  %o0, 0x207, %o0
a0009dcc:	40 00 00 35 	call  a0009ea0 <GPIO_isrCfgWrite>
a0009dd0:	90 10 00 18 	mov  %i0, %o0
a0009dd4:	81 c7 e0 08 	ret 
a0009dd8:	81 e8 00 00 	restore 

a0009ddc <GPIO_irqHandler>:
a0009ddc:	9d e3 bf e0 	save  %sp, -32, %sp
a0009de0:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0009de4:	b8 10 20 00 	clr  %i4
a0009de8:	ba 17 63 a8 	or  %i5, 0x3a8, %i5
a0009dec:	33 28 40 0c 	sethi  %hi(0xa1003000), %i1
a0009df0:	b4 10 20 01 	mov  1, %i2
a0009df4:	c4 06 60 30 	ld  [ %i1 + 0x30 ], %g2
a0009df8:	c6 00 a0 14 	ld  [ %g2 + 0x14 ], %g3
a0009dfc:	c2 00 a0 10 	ld  [ %g2 + 0x10 ], %g1
a0009e00:	b7 2e 80 1c 	sll  %i2, %i4, %i3
a0009e04:	82 08 c0 01 	and  %g3, %g1, %g1
a0009e08:	80 88 40 1b 	btst  %g1, %i3
a0009e0c:	22 80 00 17 	be,a   a0009e68 <GPIO_irqHandler+0x8c>
a0009e10:	b8 07 20 01 	inc  %i4
a0009e14:	c2 0f 40 00 	ldub  [ %i5 ], %g1
a0009e18:	82 00 7f fd 	add  %g1, -3, %g1
a0009e1c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0009e20:	80 a0 60 01 	cmp  %g1, 1
a0009e24:	18 80 00 0b 	bgu  a0009e50 <GPIO_irqHandler+0x74>
a0009e28:	01 00 00 00 	nop 
a0009e2c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a0009e30:	9f c0 40 00 	call  %g1
a0009e34:	01 00 00 00 	nop 
a0009e38:	c8 06 60 30 	ld  [ %i1 + 0x30 ], %g4
a0009e3c:	c2 01 20 14 	ld  [ %g4 + 0x14 ], %g1
a0009e40:	82 16 c0 01 	or  %i3, %g1, %g1
a0009e44:	c2 21 20 14 	st  %g1, [ %g4 + 0x14 ]
a0009e48:	10 80 00 08 	b  a0009e68 <GPIO_irqHandler+0x8c>
a0009e4c:	b8 07 20 01 	inc  %i4
a0009e50:	c2 00 a0 14 	ld  [ %g2 + 0x14 ], %g1
a0009e54:	82 16 c0 01 	or  %i3, %g1, %g1
a0009e58:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a0009e5c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a0009e60:	9f c0 40 00 	call  %g1
a0009e64:	b8 07 20 01 	inc  %i4
a0009e68:	80 a7 20 11 	cmp  %i4, 0x11
a0009e6c:	12 bf ff e2 	bne  a0009df4 <GPIO_irqHandler+0x18>
a0009e70:	ba 07 60 08 	add  %i5, 8, %i5
a0009e74:	81 c7 e0 08 	ret 
a0009e78:	81 e8 00 00 	restore 

a0009e7c <GPIO_dataWriteRMW>:
a0009e7c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0009e80:	c2 00 60 30 	ld  [ %g1 + 0x30 ], %g1	! a1003030 <gpio_registers>
a0009e84:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
a0009e88:	90 18 80 08 	xor  %g2, %o0, %o0
a0009e8c:	92 0a 00 09 	and  %o0, %o1, %o1
a0009e90:	86 18 80 09 	xor  %g2, %o1, %g3
a0009e94:	c6 20 60 08 	st  %g3, [ %g1 + 8 ]
a0009e98:	81 c3 e0 08 	retl 
a0009e9c:	01 00 00 00 	nop 

a0009ea0 <GPIO_isrCfgWrite>:
a0009ea0:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0009ea4:	c4 00 60 30 	ld  [ %g1 + 0x30 ], %g2	! a1003030 <gpio_registers>
a0009ea8:	83 32 20 03 	srl  %o0, 3, %g1
a0009eac:	83 28 60 02 	sll  %g1, 2, %g1
a0009eb0:	82 00 80 01 	add  %g2, %g1, %g1
a0009eb4:	c8 00 60 20 	ld  [ %g1 + 0x20 ], %g4
a0009eb8:	86 10 20 0f 	mov  0xf, %g3
a0009ebc:	9b 2a 20 02 	sll  %o0, 2, %o5
a0009ec0:	9b 28 c0 0d 	sll  %g3, %o5, %o5
a0009ec4:	88 29 00 0d 	andn  %g4, %o5, %g4
a0009ec8:	c8 20 60 20 	st  %g4, [ %g1 + 0x20 ]
a0009ecc:	c6 0a 40 00 	ldub  [ %o1 ], %g3
a0009ed0:	80 a0 e0 00 	cmp  %g3, 0
a0009ed4:	02 80 00 12 	be  a0009f1c <GPIO_isrCfgWrite+0x7c>
a0009ed8:	01 00 00 00 	nop 
a0009edc:	c8 00 a0 10 	ld  [ %g2 + 0x10 ], %g4
a0009ee0:	86 10 20 01 	mov  1, %g3
a0009ee4:	87 28 c0 08 	sll  %g3, %o0, %g3
a0009ee8:	9a 11 00 03 	or  %g4, %g3, %o5
a0009eec:	da 20 a0 10 	st  %o5, [ %g2 + 0x10 ]
a0009ef0:	91 2a 20 02 	sll  %o0, 2, %o0
a0009ef4:	c8 00 60 20 	ld  [ %g1 + 0x20 ], %g4
a0009ef8:	d2 0a 60 01 	ldub  [ %o1 + 1 ], %o1
a0009efc:	9b 2a 40 08 	sll  %o1, %o0, %o5
a0009f00:	88 13 40 04 	or  %o5, %g4, %g4
a0009f04:	c8 20 60 20 	st  %g4, [ %g1 + 0x20 ]
a0009f08:	c2 00 a0 14 	ld  [ %g2 + 0x14 ], %g1
a0009f0c:	86 10 c0 01 	or  %g3, %g1, %g3
a0009f10:	c6 20 a0 14 	st  %g3, [ %g2 + 0x14 ]
a0009f14:	81 c3 e0 08 	retl 
a0009f18:	01 00 00 00 	nop 
a0009f1c:	c2 00 a0 10 	ld  [ %g2 + 0x10 ], %g1
a0009f20:	92 10 20 01 	mov  1, %o1
a0009f24:	91 2a 40 08 	sll  %o1, %o0, %o0
a0009f28:	9a 28 40 08 	andn  %g1, %o0, %o5
a0009f2c:	da 20 a0 10 	st  %o5, [ %g2 + 0x10 ]
a0009f30:	81 c3 e0 08 	retl 
a0009f34:	01 00 00 00 	nop 

a0009f38 <EEPROM_icmdReadPage>:
a0009f38:	9d e3 bf e0 	save  %sp, -32, %sp
a0009f3c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0009f40:	f4 08 60 34 	ldub  [ %g1 + 0x34 ], %i2	! a1003034 <eeprom_descriptor.lto_priv.535>
a0009f44:	80 a6 80 18 	cmp  %i2, %i0
a0009f48:	18 80 00 07 	bgu  a0009f64 <EEPROM_icmdReadPage+0x2c>
a0009f4c:	ba 10 60 34 	or  %g1, 0x34, %i5
a0009f50:	b2 10 00 18 	mov  %i0, %i1
a0009f54:	11 3e 83 02 	sethi  %hi(0xfa0c0800), %o0
a0009f58:	b0 12 20 06 	or  %o0, 6, %i0	! fa0c0806 <curr_flash_pos+0x39663dde>
a0009f5c:	7f ff db 1a 	call  a0000bc4 <_ilog>
a0009f60:	95 ee bf ff 	restore  %i2, -1, %o2
a0009f64:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
a0009f68:	80 a0 60 00 	cmp  %g1, 0
a0009f6c:	02 80 00 06 	be  a0009f84 <EEPROM_icmdReadPage+0x4c>
a0009f70:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0009f74:	09 3e 03 00 	sethi  %hi(0xf80c0000), %g4
a0009f78:	b0 11 20 06 	or  %g4, 6, %i0	! f80c0006 <curr_flash_pos+0x376635de>
a0009f7c:	7f ff db 12 	call  a0000bc4 <_ilog>
a0009f80:	81 e8 00 00 	restore 
a0009f84:	7f ff e0 bc 	call  a0002274 <__EEPROM_At24cxxAcquireLock.lto_priv.563>
a0009f88:	f2 28 61 92 	stb  %i1, [ %g1 + 0x192 ]
a0009f8c:	03 28 00 27 	sethi  %hi(0xa0009c00), %g1
a0009f90:	82 10 63 e4 	or  %g1, 0x3e4, %g1	! a0009fe4 <_EEPROM_icmdReadDone>
a0009f94:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0009f98:	83 2e 20 04 	sll  %i0, 4, %g1
a0009f9c:	07 28 40 1d 	sethi  %hi(0xa1007400), %g3
a0009fa0:	05 28 40 01 	sethi  %hi(0xa1000400), %g2
a0009fa4:	f0 2f 60 0d 	stb  %i0, [ %i5 + 0xd ]
a0009fa8:	b2 10 a1 48 	or  %g2, 0x148, %i1
a0009fac:	c2 28 a1 48 	stb  %g1, [ %g2 + 0x148 ]
a0009fb0:	83 36 20 04 	srl  %i0, 4, %g1
a0009fb4:	f0 08 e3 7a 	ldub  [ %g3 + 0x37a ], %i0
a0009fb8:	82 08 60 07 	and  %g1, 7, %g1
a0009fbc:	39 28 00 08 	sethi  %hi(0xa0002000), %i4
a0009fc0:	82 10 40 18 	or  %g1, %i0, %g1
a0009fc4:	f2 27 60 18 	st  %i1, [ %i5 + 0x18 ]
a0009fc8:	b8 17 21 b4 	or  %i4, 0x1b4, %i4
a0009fcc:	c0 27 60 10 	clr  [ %i5 + 0x10 ]
a0009fd0:	b6 10 20 10 	mov  0x10, %i3
a0009fd4:	c2 28 e3 7a 	stb  %g1, [ %g3 + 0x37a ]
a0009fd8:	b4 10 20 01 	mov  1, %i2
a0009fdc:	7f ff f9 18 	call  a000843c <I2C_WriteReadAsync>
a0009fe0:	91 e8 e3 7a 	restore  %g3, 0x37a, %o0

a0009fe4 <_EEPROM_icmdReadDone>:
a0009fe4:	9d e3 bf d8 	save  %sp, -40, %sp
a0009fe8:	80 a6 60 00 	cmp  %i1, 0
a0009fec:	12 80 00 07 	bne  a000a008 <_EEPROM_icmdReadDone+0x24>
a0009ff0:	80 a6 e0 10 	cmp  %i3, 0x10
a0009ff4:	05 3e 03 00 	sethi  %hi(0xf80c0000), %g2
a0009ff8:	7f ff da f3 	call  a0000bc4 <_ilog>
a0009ffc:	90 10 a2 06 	or  %g2, 0x206, %o0	! f80c0206 <curr_flash_pos+0x376637de>
a000a000:	81 c7 e0 08 	ret 
a000a004:	81 e8 00 00 	restore 
a000a008:	02 80 00 09 	be  a000a02c <_EEPROM_icmdReadDone+0x48>
a000a00c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000a010:	94 10 00 1b 	mov  %i3, %o2
a000a014:	92 10 20 10 	mov  0x10, %o1
a000a018:	11 3e 83 01 	sethi  %hi(0xfa0c0400), %o0
a000a01c:	7f ff da ea 	call  a0000bc4 <_ilog>
a000a020:	90 12 21 06 	or  %o0, 0x106, %o0	! fa0c0506 <curr_flash_pos+0x39663ade>
a000a024:	81 c7 e0 08 	ret 
a000a028:	81 e8 00 00 	restore 
a000a02c:	c2 08 61 92 	ldub  [ %g1 + 0x192 ], %g1
a000a030:	39 28 40 01 	sethi  %hi(0xa1000400), %i4
a000a034:	ba 10 20 00 	clr  %i5
a000a038:	37 3e 83 01 	sethi  %hi(0xfa0c0400), %i3
a000a03c:	80 a0 60 00 	cmp  %g1, 0
a000a040:	02 80 00 12 	be  a000a088 <_EEPROM_icmdReadDone+0xa4>
a000a044:	b2 17 21 48 	or  %i4, 0x148, %i1
a000a048:	b8 16 e3 06 	or  %i3, 0x306, %i4
a000a04c:	93 2f 60 02 	sll  %i5, 2, %o1
a000a050:	94 10 20 04 	mov  4, %o2
a000a054:	92 06 40 09 	add  %i1, %o1, %o1
a000a058:	7f ff d9 14 	call  a00004a8 <memcpy>
a000a05c:	90 07 bf fc 	add  %fp, -4, %o0
a000a060:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
a000a064:	92 10 00 1d 	mov  %i5, %o1
a000a068:	7f ff da d7 	call  a0000bc4 <_ilog>
a000a06c:	90 10 00 1c 	mov  %i4, %o0
a000a070:	ba 07 60 01 	inc  %i5
a000a074:	80 a7 60 04 	cmp  %i5, 4
a000a078:	12 bf ff f6 	bne  a000a050 <_EEPROM_icmdReadDone+0x6c>
a000a07c:	93 2f 60 02 	sll  %i5, 2, %o1
a000a080:	81 c7 e0 08 	ret 
a000a084:	81 e8 00 00 	restore 
a000a088:	b6 16 e2 06 	or  %i3, 0x206, %i3
a000a08c:	d4 0e 40 1d 	ldub  [ %i1 + %i5 ], %o2
a000a090:	92 10 00 1d 	mov  %i5, %o1
a000a094:	7f ff da cc 	call  a0000bc4 <_ilog>
a000a098:	90 10 00 1b 	mov  %i3, %o0
a000a09c:	ba 07 60 01 	inc  %i5
a000a0a0:	80 a7 60 10 	cmp  %i5, 0x10
a000a0a4:	32 bf ff fb 	bne,a   a000a090 <_EEPROM_icmdReadDone+0xac>
a000a0a8:	d4 0e 40 1d 	ldub  [ %i1 + %i5 ], %o2
a000a0ac:	81 c7 e0 08 	ret 
a000a0b0:	81 e8 00 00 	restore 

a000a0b4 <EEPROM_icmdWritePage>:
a000a0b4:	9d e3 bf e0 	save  %sp, -32, %sp
a000a0b8:	f8 27 a0 14 	st  %i4, [ %fp + 0x14 ]
a000a0bc:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a000a0c0:	f2 27 a0 08 	st  %i1, [ %fp + 8 ]
a000a0c4:	f4 27 a0 0c 	st  %i2, [ %fp + 0xc ]
a000a0c8:	f6 27 a0 10 	st  %i3, [ %fp + 0x10 ]
a000a0cc:	d4 0f 20 34 	ldub  [ %i4 + 0x34 ], %o2
a000a0d0:	80 a2 80 18 	cmp  %o2, %i0
a000a0d4:	18 80 00 09 	bgu  a000a0f8 <EEPROM_icmdWritePage+0x44>
a000a0d8:	ba 17 20 34 	or  %i4, 0x34, %i5
a000a0dc:	33 3e 83 02 	sethi  %hi(0xfa0c0800), %i1
a000a0e0:	94 02 bf ff 	add  %o2, -1, %o2
a000a0e4:	92 10 00 18 	mov  %i0, %o1
a000a0e8:	7f ff da b7 	call  a0000bc4 <_ilog>
a000a0ec:	90 16 60 06 	or  %i1, 6, %o0
a000a0f0:	81 c7 e0 08 	ret 
a000a0f4:	81 e8 00 00 	restore 
a000a0f8:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
a000a0fc:	80 a0 60 00 	cmp  %g1, 0
a000a100:	02 80 00 08 	be  a000a120 <EEPROM_icmdWritePage+0x6c>
a000a104:	94 10 20 04 	mov  4, %o2
a000a108:	1f 3e 03 00 	sethi  %hi(0xf80c0000), %o7
a000a10c:	90 13 e0 06 	or  %o7, 6, %o0	! f80c0006 <curr_flash_pos+0x376635de>
a000a110:	7f ff da ad 	call  a0000bc4 <_ilog>
a000a114:	01 00 00 00 	nop 
a000a118:	81 c7 e0 08 	ret 
a000a11c:	81 e8 00 00 	restore 
a000a120:	92 07 a0 08 	add  %fp, 8, %o1
a000a124:	37 28 40 01 	sethi  %hi(0xa1000400), %i3
a000a128:	7f ff d8 e0 	call  a00004a8 <memcpy>
a000a12c:	90 16 e1 48 	or  %i3, 0x148, %o0	! a1000548 <pageBuffer>
a000a130:	94 10 20 04 	mov  4, %o2
a000a134:	92 07 a0 0c 	add  %fp, 0xc, %o1
a000a138:	11 28 40 01 	sethi  %hi(0xa1000400), %o0
a000a13c:	7f ff d8 db 	call  a00004a8 <memcpy>
a000a140:	90 12 21 4c 	or  %o0, 0x14c, %o0	! a100054c <pageBuffer+0x4>
a000a144:	05 28 40 01 	sethi  %hi(0xa1000400), %g2
a000a148:	94 10 20 04 	mov  4, %o2
a000a14c:	92 07 a0 10 	add  %fp, 0x10, %o1
a000a150:	7f ff d8 d6 	call  a00004a8 <memcpy>
a000a154:	90 10 a1 50 	or  %g2, 0x150, %o0
a000a158:	07 28 40 01 	sethi  %hi(0xa1000400), %g3
a000a15c:	94 10 20 04 	mov  4, %o2
a000a160:	92 07 a0 14 	add  %fp, 0x14, %o1
a000a164:	7f ff d8 d1 	call  a00004a8 <memcpy>
a000a168:	90 10 e1 54 	or  %g3, 0x154, %o0
a000a16c:	d4 0f 20 34 	ldub  [ %i4 + 0x34 ], %o2
a000a170:	80 a2 80 18 	cmp  %o2, %i0
a000a174:	18 80 00 05 	bgu  a000a188 <EEPROM_icmdWritePage+0xd4>
a000a178:	1b 3e 83 00 	sethi  %hi(0xfa0c0000), %o5
a000a17c:	92 10 00 18 	mov  %i0, %o1
a000a180:	40 00 0b 84 	call  a000cf90 <_iassert>
a000a184:	90 13 61 07 	or  %o5, 0x107, %o0
a000a188:	7f ff e0 3b 	call  a0002274 <__EEPROM_At24cxxAcquireLock.lto_priv.563>
a000a18c:	01 00 00 00 	nop 
a000a190:	03 28 00 24 	sethi  %hi(0xa0009000), %g1
a000a194:	82 10 63 7c 	or  %g1, 0x37c, %g1	! a000937c <_EEPROM_icmdWriteDone.lto_priv.536>
a000a198:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a000a19c:	83 2e 20 04 	sll  %i0, 4, %g1
a000a1a0:	f0 2f 60 0d 	stb  %i0, [ %i5 + 0xd ]
a000a1a4:	92 16 e1 48 	or  %i3, 0x148, %o1
a000a1a8:	c2 2f 60 18 	stb  %g1, [ %i5 + 0x18 ]
a000a1ac:	94 10 20 10 	mov  0x10, %o2
a000a1b0:	c0 27 60 10 	clr  [ %i5 + 0x10 ]
a000a1b4:	7f ff d8 bd 	call  a00004a8 <memcpy>
a000a1b8:	90 07 60 19 	add  %i5, 0x19, %o0
a000a1bc:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a000a1c0:	c2 09 23 7a 	ldub  [ %g4 + 0x37a ], %g1	! a100777a <i2cDeviceEeprom>
a000a1c4:	b1 36 20 04 	srl  %i0, 4, %i0
a000a1c8:	19 28 00 08 	sethi  %hi(0xa0002000), %o4
a000a1cc:	92 0e 20 07 	and  %i0, 7, %o1
a000a1d0:	96 12 40 01 	or  %o1, %g1, %o3
a000a1d4:	94 10 20 11 	mov  0x11, %o2
a000a1d8:	d6 29 23 7a 	stb  %o3, [ %g4 + 0x37a ]
a000a1dc:	92 07 60 18 	add  %i5, 0x18, %o1
a000a1e0:	96 13 22 1c 	or  %o4, 0x21c, %o3
a000a1e4:	7f ff f8 8b 	call  a0008410 <I2C_WriteAsync>
a000a1e8:	90 11 23 7a 	or  %g4, 0x37a, %o0
a000a1ec:	81 c7 e0 08 	ret 
a000a1f0:	81 e8 00 00 	restore 

a000a1f4 <LINKMGR_phyEnableIcmd>:
a000a1f4:	9d e3 bf e0 	save  %sp, -32, %sp
a000a1f8:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a000a1fc:	90 10 20 59 	mov  0x59, %o0
a000a200:	7f ff f5 6f 	call  a00077bc <Config_ArbitrateGetVar>
a000a204:	92 17 62 80 	or  %i5, 0x280, %o1
a000a208:	80 a2 20 00 	cmp  %o0, 0
a000a20c:	02 80 00 16 	be  a000a264 <LINKMGR_phyEnableIcmd+0x70>
a000a210:	94 10 00 1d 	mov  %i5, %o2
a000a214:	c2 0f 62 80 	ldub  [ %i5 + 0x280 ], %g1
a000a218:	80 a6 20 00 	cmp  %i0, 0
a000a21c:	02 80 00 04 	be  a000a22c <LINKMGR_phyEnableIcmd+0x38>
a000a220:	82 08 60 7f 	and  %g1, 0x7f, %g1
a000a224:	c2 0f 62 80 	ldub  [ %i5 + 0x280 ], %g1
a000a228:	82 10 7f 80 	or  %g1, -128, %g1
a000a22c:	c2 2a a2 80 	stb  %g1, [ %o2 + 0x280 ]
a000a230:	92 10 20 59 	mov  0x59, %o1
a000a234:	94 12 a2 80 	or  %o2, 0x280, %o2
a000a238:	7f ff f4 b0 	call  a00074f8 <Config_ArbitrateSetVar>
a000a23c:	90 10 20 04 	mov  4, %o0
a000a240:	11 3e 0a 00 	sethi  %hi(0xf8280000), %o0
a000a244:	80 a0 00 18 	cmp  %g0, %i0
a000a248:	82 10 20 03 	mov  3, %g1
a000a24c:	84 12 20 06 	or  %o0, 6, %g2
a000a250:	82 60 60 00 	subx  %g1, 0, %g1
a000a254:	82 08 60 ff 	and  %g1, 0xff, %g1
a000a258:	83 28 60 08 	sll  %g1, 8, %g1
a000a25c:	7f ff da 5a 	call  a0000bc4 <_ilog>
a000a260:	90 10 40 02 	or  %g1, %g2, %o0
a000a264:	80 a0 00 18 	cmp  %g0, %i0
a000a268:	b0 40 20 00 	addx  %g0, 0, %i0
a000a26c:	40 00 1c 98 	call  a00114cc <LINKMGR_phyEnable>
a000a270:	81 e8 00 00 	restore 

a000a274 <LINKMGR_phyToggleIcmd>:
a000a274:	9d e3 bf e0 	save  %sp, -32, %sp
a000a278:	40 00 1a f7 	call  a0010e54 <LinkMgrPhyEnableStatus.lto_priv.591>
a000a27c:	01 00 00 00 	nop 
a000a280:	b0 1a 20 01 	xor  %o0, 1, %i0
a000a284:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a000a288:	7f ff ff db 	call  a000a1f4 <LINKMGR_phyEnableIcmd>
a000a28c:	81 e8 00 00 	restore 

a000a290 <LINKMGR_comLinkEnableIcmd>:
a000a290:	80 a2 20 00 	cmp  %o0, 0
a000a294:	32 80 00 02 	bne,a   a000a29c <LINKMGR_comLinkEnableIcmd+0xc>
a000a298:	90 10 20 01 	mov  1, %o0
a000a29c:	82 13 c0 00 	mov  %o7, %g1
a000a2a0:	40 00 1b 23 	call  a0010f2c <ComLinkStateMachineSendEvent>
a000a2a4:	9e 10 40 00 	mov  %g1, %o7

a000a2a8 <LinkMgrSetLinkTo5GIcmd>:
a000a2a8:	9d e3 bf e0 	save  %sp, -32, %sp
a000a2ac:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a000a2b0:	90 10 20 59 	mov  0x59, %o0
a000a2b4:	7f ff f5 42 	call  a00077bc <Config_ArbitrateGetVar>
a000a2b8:	92 17 62 80 	or  %i5, 0x280, %o1
a000a2bc:	80 a2 20 00 	cmp  %o0, 0
a000a2c0:	02 80 00 0d 	be  a000a2f4 <LinkMgrSetLinkTo5GIcmd+0x4c>
a000a2c4:	c2 0f 62 80 	ldub  [ %i5 + 0x280 ], %g1
a000a2c8:	82 08 7f fe 	and  %g1, -2, %g1
a000a2cc:	82 10 60 02 	or  %g1, 2, %g1
a000a2d0:	94 17 62 80 	or  %i5, 0x280, %o2
a000a2d4:	c2 2f 62 80 	stb  %g1, [ %i5 + 0x280 ]
a000a2d8:	92 10 20 59 	mov  0x59, %o1
a000a2dc:	90 10 20 04 	mov  4, %o0
a000a2e0:	7f ff f4 86 	call  a00074f8 <Config_ArbitrateSetVar>
a000a2e4:	31 3e 0a 01 	sethi  %hi(0xf8280400), %i0
a000a2e8:	b0 16 20 06 	or  %i0, 6, %i0	! f8280406 <curr_flash_pos+0x378239de>
a000a2ec:	7f ff da 36 	call  a0000bc4 <_ilog>
a000a2f0:	81 e8 00 00 	restore 
a000a2f4:	81 c7 e0 08 	ret 
a000a2f8:	81 e8 00 00 	restore 

a000a2fc <LinkMgrSetLinkTo10GIcmd>:
a000a2fc:	9d e3 bf e0 	save  %sp, -32, %sp
a000a300:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a000a304:	90 10 20 59 	mov  0x59, %o0
a000a308:	7f ff f5 2d 	call  a00077bc <Config_ArbitrateGetVar>
a000a30c:	92 17 62 80 	or  %i5, 0x280, %o1
a000a310:	80 a2 20 00 	cmp  %o0, 0
a000a314:	02 80 00 0c 	be  a000a344 <LinkMgrSetLinkTo10GIcmd+0x48>
a000a318:	c2 0f 62 80 	ldub  [ %i5 + 0x280 ], %g1
a000a31c:	82 10 60 03 	or  %g1, 3, %g1
a000a320:	94 17 62 80 	or  %i5, 0x280, %o2
a000a324:	c2 2f 62 80 	stb  %g1, [ %i5 + 0x280 ]
a000a328:	92 10 20 59 	mov  0x59, %o1
a000a32c:	90 10 20 04 	mov  4, %o0
a000a330:	7f ff f4 72 	call  a00074f8 <Config_ArbitrateSetVar>
a000a334:	31 3e 0a 01 	sethi  %hi(0xf8280400), %i0
a000a338:	b0 16 21 06 	or  %i0, 0x106, %i0	! f8280506 <curr_flash_pos+0x37823ade>
a000a33c:	7f ff da 22 	call  a0000bc4 <_ilog>
a000a340:	81 e8 00 00 	restore 
a000a344:	81 c7 e0 08 	ret 
a000a348:	81 e8 00 00 	restore 

a000a34c <LinkMgrGetPhyLinkUpStatus.lto_priv.846>:
a000a34c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000a350:	81 c3 e0 08 	retl 
a000a354:	d0 08 61 d0 	ldub  [ %g1 + 0x1d0 ], %o0	! a10075d0 <linkMgr.lto_priv.566+0x14>

a000a358 <LINKMGR_comLinkTxPacketIcmd>:
a000a358:	92 10 20 03 	mov  3, %o1
a000a35c:	90 10 20 01 	mov  1, %o0
a000a360:	82 13 c0 00 	mov  %o7, %g1
a000a364:	7f ff f2 0c 	call  a0006b94 <CPU_COMM_sendSubType>
a000a368:	9e 10 40 00 	mov  %g1, %o7

a000a36c <ComlinkGetComlinkState.lto_priv.850>:
a000a36c:	9d e3 bf e0 	save  %sp, -32, %sp
a000a370:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a374:	c2 08 62 ec 	ldub  [ %g1 + 0x2ec ], %g1	! a1002eec <comLinkContext.lto_priv.548+0xc>
a000a378:	80 a0 60 00 	cmp  %g1, 0
a000a37c:	02 80 00 07 	be  a000a398 <ComlinkGetComlinkState.lto_priv.850+0x2c>
a000a380:	b0 10 20 00 	clr  %i0
a000a384:	7f ff ea 3e 	call  a0004c7c <EVENT_GetEventInfo>
a000a388:	90 10 20 00 	clr  %o0
a000a38c:	90 1a 20 01 	xor  %o0, 1, %o0
a000a390:	80 a0 00 08 	cmp  %g0, %o0
a000a394:	b0 60 3f ff 	subx  %g0, -1, %i0
a000a398:	81 c7 e0 08 	ret 
a000a39c:	81 e8 00 00 	restore 

a000a3a0 <XAUI_AlignmentStatusIsr>:
a000a3a0:	9d e3 bf e0 	save  %sp, -32, %sp
a000a3a4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a3a8:	c6 00 62 f0 	ld  [ %g1 + 0x2f0 ], %g3	! a1002ef0 <_XAUI.lto_priv.490>
a000a3ac:	c4 00 e0 04 	ld  [ %g3 + 4 ], %g2
a000a3b0:	88 08 a0 3f 	and  %g2, 0x3f, %g4
a000a3b4:	80 a1 20 3f 	cmp  %g4, 0x3f
a000a3b8:	12 80 00 05 	bne  a000a3cc <XAUI_AlignmentStatusIsr+0x2c>
a000a3bc:	b2 10 20 00 	clr  %i1
a000a3c0:	f2 00 c0 00 	ld  [ %g3 ], %i1
a000a3c4:	90 0e 60 01 	and  %i1, 1, %o0
a000a3c8:	b2 1a 20 01 	xor  %o0, 1, %i1
a000a3cc:	82 10 62 f0 	or  %g1, 0x2f0, %g1
a000a3d0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a000a3d4:	90 10 00 19 	mov  %i1, %o0
a000a3d8:	9f c0 40 00 	call  %g1
a000a3dc:	31 3e 48 41 	sethi  %hi(0xf9210400), %i0
a000a3e0:	b0 16 23 06 	or  %i0, 0x306, %i0	! f9210706 <curr_flash_pos+0x387b3cde>
a000a3e4:	7f ff d9 f8 	call  a0000bc4 <_ilog>
a000a3e8:	81 e8 00 00 	restore 

a000a3ec <Xaui_ResetBuffers>:
a000a3ec:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a3f0:	c4 00 62 f0 	ld  [ %g1 + 0x2f0 ], %g2	! a1002ef0 <_XAUI.lto_priv.490>
a000a3f4:	c2 00 80 00 	ld  [ %g2 ], %g1
a000a3f8:	80 88 60 01 	btst  1, %g1
a000a3fc:	12 80 00 0e 	bne  a000a434 <Xaui_ResetBuffers+0x48>
a000a400:	01 00 00 00 	nop 
a000a404:	c6 00 a0 08 	ld  [ %g2 + 8 ], %g3
a000a408:	03 00 0c 00 	sethi  %hi(0x300000), %g1
a000a40c:	82 10 c0 01 	or  %g3, %g1, %g1
a000a410:	c2 20 a0 08 	st  %g1, [ %g2 + 8 ]
a000a414:	09 00 0c 00 	sethi  %hi(0x300000), %g4
a000a418:	82 28 40 04 	andn  %g1, %g4, %g1
a000a41c:	c2 20 a0 08 	st  %g1, [ %g2 + 8 ]
a000a420:	11 3e 08 42 	sethi  %hi(0xf8210800), %o0
a000a424:	90 12 21 06 	or  %o0, 0x106, %o0	! f8210906 <curr_flash_pos+0x377b3ede>
a000a428:	82 13 c0 00 	mov  %o7, %g1
a000a42c:	7f ff d9 e6 	call  a0000bc4 <_ilog>
a000a430:	9e 10 40 00 	mov  %g1, %o7
a000a434:	81 c3 e0 08 	retl 
a000a438:	01 00 00 00 	nop 

a000a43c <I2CD_sfpFinisarStatsReadCallback>:
a000a43c:	9d e3 bf e0 	save  %sp, -32, %sp
a000a440:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a444:	80 a6 20 00 	cmp  %i0, 0
a000a448:	02 80 00 28 	be  a000a4e8 <I2CD_sfpFinisarStatsReadCallback+0xac>
a000a44c:	88 10 63 1c 	or  %g1, 0x31c, %g4
a000a450:	c2 00 63 1c 	ld  [ %g1 + 0x31c ], %g1
a000a454:	c2 08 40 00 	ldub  [ %g1 ], %g1
a000a458:	c4 0e 00 00 	ldub  [ %i0 ], %g2
a000a45c:	80 88 60 01 	btst  1, %g1
a000a460:	86 08 a0 ff 	and  %g2, 0xff, %g3
a000a464:	02 80 00 09 	be  a000a488 <I2CD_sfpFinisarStatsReadCallback+0x4c>
a000a468:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a000a46c:	b0 08 60 ff 	and  %g1, 0xff, %i0
a000a470:	c2 01 20 0c 	ld  [ %g4 + 0xc ], %g1
a000a474:	9f 28 e0 08 	sll  %g3, 8, %o7
a000a478:	84 16 00 0f 	or  %i0, %o7, %g2
a000a47c:	86 00 40 02 	add  %g1, %g2, %g3
a000a480:	10 80 00 1a 	b  a000a4e8 <I2CD_sfpFinisarStatsReadCallback+0xac>
a000a484:	c6 21 20 0c 	st  %g3, [ %g4 + 0xc ]
a000a488:	91 28 e0 08 	sll  %g3, 8, %o0
a000a48c:	82 08 60 ff 	and  %g1, 0xff, %g1
a000a490:	82 10 40 08 	or  %g1, %o0, %g1
a000a494:	92 90 60 00 	orcc  %g1, 0, %o1
a000a498:	22 80 00 14 	be,a   a000a4e8 <I2CD_sfpFinisarStatsReadCallback+0xac>
a000a49c:	c0 21 20 0c 	clr  [ %g4 + 0xc ]
a000a4a0:	d4 01 20 0c 	ld  [ %g4 + 0xc ], %o2
a000a4a4:	82 20 40 0a 	sub  %g1, %o2, %g1
a000a4a8:	83 28 60 10 	sll  %g1, 0x10, %g1
a000a4ac:	97 38 60 10 	sra  %g1, 0x10, %o3
a000a4b0:	83 38 60 1f 	sra  %g1, 0x1f, %g1
a000a4b4:	98 18 40 0b 	xor  %g1, %o3, %o4
a000a4b8:	82 23 00 01 	sub  %o4, %g1, %g1
a000a4bc:	83 28 60 0a 	sll  %g1, 0xa, %g1
a000a4c0:	81 80 20 00 	wr  %g0, %y
a000a4c4:	01 00 00 00 	nop 
a000a4c8:	01 00 00 00 	nop 
a000a4cc:	01 00 00 00 	nop 
a000a4d0:	9a 70 40 09 	udiv  %g1, %o1, %o5
a000a4d4:	80 a3 60 28 	cmp  %o5, 0x28
a000a4d8:	38 80 00 04 	bgu,a   a000a4e8 <I2CD_sfpFinisarStatsReadCallback+0xac>
a000a4dc:	d2 21 20 0c 	st  %o1, [ %g4 + 0xc ]
a000a4e0:	10 80 00 03 	b  a000a4ec <I2CD_sfpFinisarStatsReadCallback+0xb0>
a000a4e4:	c2 01 20 04 	ld  [ %g4 + 4 ], %g1
a000a4e8:	c2 01 20 04 	ld  [ %g4 + 4 ], %g1
a000a4ec:	d2 01 20 0c 	ld  [ %g4 + 0xc ], %o1
a000a4f0:	9f c0 40 00 	call  %g1
a000a4f4:	d0 01 20 08 	ld  [ %g4 + 8 ], %o0
a000a4f8:	81 c7 e0 08 	ret 
a000a4fc:	81 e8 00 00 	restore 

a000a500 <I2CD_sfpFinisarRxPowerReadCallback>:
a000a500:	9d e3 bf e0 	save  %sp, -32, %sp
a000a504:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a508:	80 a6 20 00 	cmp  %i0, 0
a000a50c:	82 10 63 2c 	or  %g1, 0x32c, %g1
a000a510:	02 80 00 29 	be  a000a5b4 <I2CD_sfpFinisarRxPowerReadCallback+0xb4>
a000a514:	c6 08 60 15 	ldub  [ %g1 + 0x15 ], %g3
a000a518:	c4 16 00 00 	lduh  [ %i0 ], %g2
a000a51c:	c4 30 60 0c 	sth  %g2, [ %g1 + 0xc ]
a000a520:	91 28 a0 10 	sll  %g2, 0x10, %o0
a000a524:	c8 10 60 08 	lduh  [ %g1 + 8 ], %g4
a000a528:	bb 32 20 10 	srl  %o0, 0x10, %i5
a000a52c:	80 a7 40 04 	cmp  %i5, %g4
a000a530:	0a 80 00 10 	bcs  a000a570 <I2CD_sfpFinisarRxPowerReadCallback+0x70>
a000a534:	92 08 e0 ff 	and  %g3, 0xff, %o1
a000a538:	80 a2 60 00 	cmp  %o1, 0
a000a53c:	32 80 00 0e 	bne,a   a000a574 <I2CD_sfpFinisarRxPowerReadCallback+0x74>
a000a540:	c6 10 60 0a 	lduh  [ %g1 + 0xa ], %g3
a000a544:	d4 08 60 13 	ldub  [ %g1 + 0x13 ], %o2
a000a548:	d8 08 60 14 	ldub  [ %g1 + 0x14 ], %o4
a000a54c:	96 0a a0 ff 	and  %o2, 0xff, %o3
a000a550:	80 a2 c0 0c 	cmp  %o3, %o4
a000a554:	08 80 00 05 	bleu  a000a568 <I2CD_sfpFinisarRxPowerReadCallback+0x68>
a000a558:	9a 02 a0 01 	add  %o2, 1, %o5
a000a55c:	9e 10 20 01 	mov  1, %o7
a000a560:	10 80 00 0b 	b  a000a58c <I2CD_sfpFinisarRxPowerReadCallback+0x8c>
a000a564:	de 28 60 15 	stb  %o7, [ %g1 + 0x15 ]
a000a568:	10 80 00 09 	b  a000a58c <I2CD_sfpFinisarRxPowerReadCallback+0x8c>
a000a56c:	da 28 60 13 	stb  %o5, [ %g1 + 0x13 ]
a000a570:	c6 10 60 0a 	lduh  [ %g1 + 0xa ], %g3
a000a574:	b1 32 20 10 	srl  %o0, 0x10, %i0
a000a578:	80 a6 00 03 	cmp  %i0, %g3
a000a57c:	38 80 00 05 	bgu,a   a000a590 <I2CD_sfpFinisarRxPowerReadCallback+0x90>
a000a580:	d0 08 60 15 	ldub  [ %g1 + 0x15 ], %o0
a000a584:	c0 28 60 15 	clrb  [ %g1 + 0x15 ]
a000a588:	c0 28 60 13 	clrb  [ %g1 + 0x13 ]
a000a58c:	d0 08 60 15 	ldub  [ %g1 + 0x15 ], %o0
a000a590:	80 a2 40 08 	cmp  %o1, %o0
a000a594:	02 80 00 08 	be  a000a5b4 <I2CD_sfpFinisarRxPowerReadCallback+0xb4>
a000a598:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a59c:	c2 00 63 2c 	ld  [ %g1 + 0x32c ], %g1	! a1002f2c <sfpFinisarContext.lto_priv.558>
a000a5a0:	80 a0 60 00 	cmp  %g1, 0
a000a5a4:	02 80 00 04 	be  a000a5b4 <I2CD_sfpFinisarRxPowerReadCallback+0xb4>
a000a5a8:	01 00 00 00 	nop 
a000a5ac:	9f c0 40 00 	call  %g1
a000a5b0:	01 00 00 00 	nop 
a000a5b4:	81 c7 e0 08 	ret 
a000a5b8:	81 e8 00 00 	restore 

a000a5bc <I2CD_sfpFinisarRxPowerTimerDone.lto_priv.863>:
a000a5bc:	13 28 40 0b 	sethi  %hi(0xa1002c00), %o1
a000a5c0:	82 10 20 68 	mov  0x68, %g1
a000a5c4:	84 12 63 2c 	or  %o1, 0x32c, %g2
a000a5c8:	19 28 00 29 	sethi  %hi(0xa000a400), %o4
a000a5cc:	11 28 00 87 	sethi  %hi(0xa0021c00), %o0
a000a5d0:	c2 28 a0 10 	stb  %g1, [ %g2 + 0x10 ]
a000a5d4:	98 13 21 00 	or  %o4, 0x100, %o4
a000a5d8:	96 10 20 02 	mov  2, %o3
a000a5dc:	94 10 20 01 	mov  1, %o2
a000a5e0:	92 00 a0 10 	add  %g2, 0x10, %o1
a000a5e4:	90 12 21 62 	or  %o0, 0x162, %o0
a000a5e8:	82 13 c0 00 	mov  %o7, %g1
a000a5ec:	7f ff f7 94 	call  a000843c <I2C_WriteReadAsync>
a000a5f0:	9e 10 40 00 	mov  %g1, %o7

a000a5f4 <DP_GetRtlValueFromBandwidth>:
a000a5f4:	9d e3 bf e0 	save  %sp, -32, %sp
a000a5f8:	80 a6 20 06 	cmp  %i0, 6
a000a5fc:	02 80 00 0a 	be  a000a624 <DP_GetRtlValueFromBandwidth+0x30>
a000a600:	80 a6 20 0a 	cmp  %i0, 0xa
a000a604:	02 80 00 0a 	be  a000a62c <DP_GetRtlValueFromBandwidth+0x38>
a000a608:	80 a6 20 14 	cmp  %i0, 0x14
a000a60c:	02 80 00 0a 	be  a000a634 <DP_GetRtlValueFromBandwidth+0x40>
a000a610:	11 3e 82 40 	sethi  %hi(0xfa090000), %o0
a000a614:	94 10 20 70 	mov  0x70, %o2
a000a618:	92 10 00 18 	mov  %i0, %o1
a000a61c:	40 00 0a 5d 	call  a000cf90 <_iassert>
a000a620:	90 12 20 07 	or  %o0, 7, %o0
a000a624:	10 80 00 05 	b  a000a638 <DP_GetRtlValueFromBandwidth+0x44>
a000a628:	b0 10 20 00 	clr  %i0
a000a62c:	10 80 00 03 	b  a000a638 <DP_GetRtlValueFromBandwidth+0x44>
a000a630:	b0 10 20 01 	mov  1, %i0
a000a634:	b0 10 20 02 	mov  2, %i0
a000a638:	b0 0e 20 03 	and  %i0, 3, %i0
a000a63c:	81 c7 e0 08 	ret 
a000a640:	81 e8 00 00 	restore 

a000a644 <DP_SetMainLinkBandwidth>:
a000a644:	9d e3 bf e0 	save  %sp, -32, %sp
a000a648:	7f ff ff eb 	call  a000a5f4 <DP_GetRtlValueFromBandwidth>
a000a64c:	90 10 00 18 	mov  %i0, %o0
a000a650:	7f ff e6 f5 	call  a0004224 <bb_top_IsDeviceLex>
a000a654:	ba 10 00 08 	mov  %o0, %i5
a000a658:	80 a2 20 00 	cmp  %o0, 0
a000a65c:	02 80 00 08 	be  a000a67c <DP_SetMainLinkBandwidth+0x38>
a000a660:	90 0f 60 03 	and  %i5, 3, %o0
a000a664:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a668:	c4 00 60 00 	ld  [ %g1 ], %g2
a000a66c:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a000a670:	87 2a 20 02 	sll  %o0, 2, %g3
a000a674:	10 80 00 07 	b  a000a690 <DP_SetMainLinkBandwidth+0x4c>
a000a678:	82 08 7f f3 	and  %g1, -13, %g1
a000a67c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a000a680:	c4 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g2	! a1002be4 <dp_source>
a000a684:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a000a688:	87 2a 20 06 	sll  %o0, 6, %g3
a000a68c:	82 08 7f 3f 	and  %g1, -193, %g1
a000a690:	88 10 40 03 	or  %g1, %g3, %g4
a000a694:	c8 20 a0 04 	st  %g4, [ %g2 + 4 ]
a000a698:	81 c7 e0 08 	ret 
a000a69c:	81 e8 00 00 	restore 

a000a6a0 <DP_SetLaneCount>:
a000a6a0:	9d e3 bf e0 	save  %sp, -32, %sp
a000a6a4:	80 a6 20 01 	cmp  %i0, 1
a000a6a8:	02 80 00 0a 	be  a000a6d0 <DP_SetLaneCount+0x30>
a000a6ac:	80 a6 20 02 	cmp  %i0, 2
a000a6b0:	02 80 00 0a 	be  a000a6d8 <DP_SetLaneCount+0x38>
a000a6b4:	80 a6 20 04 	cmp  %i0, 4
a000a6b8:	02 80 00 0a 	be  a000a6e0 <DP_SetLaneCount+0x40>
a000a6bc:	11 3e 82 40 	sethi  %hi(0xfa090000), %o0
a000a6c0:	94 10 20 9c 	mov  0x9c, %o2
a000a6c4:	92 10 00 18 	mov  %i0, %o1
a000a6c8:	40 00 0a 32 	call  a000cf90 <_iassert>
a000a6cc:	90 12 21 07 	or  %o0, 0x107, %o0
a000a6d0:	10 80 00 05 	b  a000a6e4 <DP_SetLaneCount+0x44>
a000a6d4:	b2 10 20 00 	clr  %i1
a000a6d8:	10 80 00 03 	b  a000a6e4 <DP_SetLaneCount+0x44>
a000a6dc:	b2 10 20 01 	mov  1, %i1
a000a6e0:	b2 10 20 03 	mov  3, %i1
a000a6e4:	7f ff e6 d0 	call  a0004224 <bb_top_IsDeviceLex>
a000a6e8:	01 00 00 00 	nop 
a000a6ec:	80 a2 20 00 	cmp  %o0, 0
a000a6f0:	02 80 00 0a 	be  a000a718 <DP_SetLaneCount+0x78>
a000a6f4:	82 0e 60 03 	and  %i1, 3, %g1
a000a6f8:	15 28 40 0b 	sethi  %hi(0xa1002c00), %o2
a000a6fc:	d6 02 a0 00 	ld  [ %o2 ], %o3
a000a700:	d8 02 e0 04 	ld  [ %o3 + 4 ], %o4
a000a704:	9a 0b 3f fc 	and  %o4, -4, %o5
a000a708:	82 13 40 01 	or  %o5, %g1, %g1
a000a70c:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
a000a710:	81 c7 e0 08 	ret 
a000a714:	81 e8 00 00 	restore 
a000a718:	05 28 40 0a 	sethi  %hi(0xa1002800), %g2
a000a71c:	c8 00 a3 e4 	ld  [ %g2 + 0x3e4 ], %g4	! a1002be4 <dp_source>
a000a720:	c6 01 20 04 	ld  [ %g4 + 4 ], %g3
a000a724:	92 08 ff fc 	and  %g3, -4, %o1
a000a728:	82 12 40 01 	or  %o1, %g1, %g1
a000a72c:	c2 21 20 04 	st  %g1, [ %g4 + 4 ]
a000a730:	31 3e 82 45 	sethi  %hi(0xfa091400), %i0
a000a734:	f4 01 20 04 	ld  [ %g4 + 4 ], %i2
a000a738:	b4 0e a0 03 	and  %i2, 3, %i2
a000a73c:	b2 0e 60 03 	and  %i1, 3, %i1
a000a740:	b0 16 22 02 	or  %i0, 0x202, %i0
a000a744:	7f ff d9 20 	call  a0000bc4 <_ilog>
a000a748:	81 e8 00 00 	restore 

a000a74c <DP_SetEnhancedFramingEnable>:
a000a74c:	9d e3 bf e0 	save  %sp, -32, %sp
a000a750:	7f ff e6 b5 	call  a0004224 <bb_top_IsDeviceLex>
a000a754:	b0 0e 20 01 	and  %i0, 1, %i0
a000a758:	80 a2 20 00 	cmp  %o0, 0
a000a75c:	22 80 00 08 	be,a   a000a77c <DP_SetEnhancedFramingEnable+0x30>
a000a760:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a000a764:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a768:	c4 00 60 00 	ld  [ %g1 ], %g2
a000a76c:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a000a770:	89 2e 20 04 	sll  %i0, 4, %g4
a000a774:	10 80 00 07 	b  a000a790 <DP_SetEnhancedFramingEnable+0x44>
a000a778:	82 08 7f ef 	and  %g1, -17, %g1
a000a77c:	c4 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g2
a000a780:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a000a784:	07 00 00 04 	sethi  %hi(0x1000), %g3
a000a788:	89 2e 20 0c 	sll  %i0, 0xc, %g4
a000a78c:	82 28 40 03 	andn  %g1, %g3, %g1
a000a790:	90 10 40 04 	or  %g1, %g4, %o0
a000a794:	d0 20 a0 04 	st  %o0, [ %g2 + 4 ]
a000a798:	81 c7 e0 08 	ret 
a000a79c:	81 e8 00 00 	restore 

a000a7a0 <DP_SetTrainingPatternSequence>:
a000a7a0:	9d e3 bf e0 	save  %sp, -32, %sp
a000a7a4:	11 3e 42 40 	sethi  %hi(0xf9090000), %o0
a000a7a8:	92 10 00 18 	mov  %i0, %o1
a000a7ac:	7f ff d9 06 	call  a0000bc4 <_ilog>
a000a7b0:	90 12 22 02 	or  %o0, 0x202, %o0
a000a7b4:	7f ff e6 9c 	call  a0004224 <bb_top_IsDeviceLex>
a000a7b8:	01 00 00 00 	nop 
a000a7bc:	80 a2 20 00 	cmp  %o0, 0
a000a7c0:	02 80 00 12 	be  a000a808 <DP_SetTrainingPatternSequence+0x68>
a000a7c4:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a000a7c8:	80 a6 20 02 	cmp  %i0, 2
a000a7cc:	02 80 00 08 	be  a000a7ec <DP_SetTrainingPatternSequence+0x4c>
a000a7d0:	80 a6 20 03 	cmp  %i0, 3
a000a7d4:	12 80 00 0b 	bne  a000a800 <DP_SetTrainingPatternSequence+0x60>
a000a7d8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a7dc:	d6 00 60 00 	ld  [ %g1 ], %o3
a000a7e0:	c2 02 e0 08 	ld  [ %o3 + 8 ], %g1
a000a7e4:	10 80 00 06 	b  a000a7fc <DP_SetTrainingPatternSequence+0x5c>
a000a7e8:	82 10 60 02 	or  %g1, 2, %g1
a000a7ec:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000a7f0:	d6 00 60 00 	ld  [ %g1 ], %o3
a000a7f4:	c2 02 e0 08 	ld  [ %o3 + 8 ], %g1
a000a7f8:	82 08 7f fd 	and  %g1, -3, %g1
a000a7fc:	c2 22 e0 08 	st  %g1, [ %o3 + 8 ]
a000a800:	81 c7 e0 08 	ret 
a000a804:	81 e8 00 00 	restore 
a000a808:	c8 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g4
a000a80c:	c2 01 20 04 	ld  [ %g4 + 4 ], %g1
a000a810:	82 08 7f c3 	and  %g1, -61, %g1
a000a814:	c2 21 20 04 	st  %g1, [ %g4 + 4 ]
a000a818:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000a81c:	c4 00 61 b4 	ld  [ %g1 + 0x1b4 ], %g2	! a10075b4 <bb_chip.lto_priv.176>
a000a820:	03 00 00 08 	sethi  %hi(0x2000), %g1
a000a824:	82 10 61 30 	or  %g1, 0x130, %g1	! 2130 <__ge_flshwtr_size+0xbf8>
a000a828:	c6 00 80 01 	ld  [ %g2 + %g1 ], %g3
a000a82c:	92 08 ff f8 	and  %g3, -8, %o1
a000a830:	d2 20 80 01 	st  %o1, [ %g2 + %g1 ]
a000a834:	1f 3f ff e3 	sethi  %hi(0xffff8c00), %o7
a000a838:	d4 00 80 01 	ld  [ %g2 + %g1 ], %o2
a000a83c:	96 0a bf 8f 	and  %o2, -113, %o3
a000a840:	d6 20 80 01 	st  %o3, [ %g2 + %g1 ]
a000a844:	90 13 e3 ff 	or  %o7, 0x3ff, %o0
a000a848:	d8 00 80 01 	ld  [ %g2 + %g1 ], %o4
a000a84c:	9a 0b 38 ff 	and  %o4, -1793, %o5
a000a850:	da 20 80 01 	st  %o5, [ %g2 + %g1 ]
a000a854:	80 a6 20 08 	cmp  %i0, 8
a000a858:	fa 00 80 01 	ld  [ %g2 + %g1 ], %i5
a000a85c:	86 0f 40 08 	and  %i5, %o0, %g3
a000a860:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
a000a864:	08 80 00 06 	bleu  a000a87c <DP_SetTrainingPatternSequence+0xdc>
a000a868:	80 a6 20 09 	cmp  %i0, 9
a000a86c:	02 80 00 0c 	be  a000a89c <DP_SetTrainingPatternSequence+0xfc>
a000a870:	01 00 00 00 	nop 
a000a874:	81 c7 e0 08 	ret 
a000a878:	81 e8 00 00 	restore 
a000a87c:	c2 01 20 04 	ld  [ %g4 + 4 ], %g1
a000a880:	84 0e 20 0f 	and  %i0, 0xf, %g2
a000a884:	82 08 7f c3 	and  %g1, -61, %g1
a000a888:	93 28 a0 02 	sll  %g2, 2, %o1
a000a88c:	94 10 40 09 	or  %g1, %o1, %o2
a000a890:	d4 21 20 04 	st  %o2, [ %g4 + 4 ]
a000a894:	81 c7 e0 08 	ret 
a000a898:	81 e8 00 00 	restore 
a000a89c:	f0 00 80 01 	ld  [ %g2 + %g1 ], %i0
a000a8a0:	88 0e 3f f8 	and  %i0, -8, %g4
a000a8a4:	92 11 20 01 	or  %g4, 1, %o1
a000a8a8:	d2 20 80 01 	st  %o1, [ %g2 + %g1 ]
a000a8ac:	31 00 00 04 	sethi  %hi(0x1000), %i0
a000a8b0:	d4 00 80 01 	ld  [ %g2 + %g1 ], %o2
a000a8b4:	96 0a bf 8f 	and  %o2, -113, %o3
a000a8b8:	98 12 e0 10 	or  %o3, 0x10, %o4
a000a8bc:	d8 20 80 01 	st  %o4, [ %g2 + %g1 ]
a000a8c0:	da 00 80 01 	ld  [ %g2 + %g1 ], %o5
a000a8c4:	ba 0b 78 ff 	and  %o5, -1793, %i5
a000a8c8:	9e 17 61 00 	or  %i5, 0x100, %o7
a000a8cc:	de 20 80 01 	st  %o7, [ %g2 + %g1 ]
a000a8d0:	c6 00 80 01 	ld  [ %g2 + %g1 ], %g3
a000a8d4:	90 08 c0 08 	and  %g3, %o0, %o0
a000a8d8:	88 12 00 18 	or  %o0, %i0, %g4
a000a8dc:	c8 20 80 01 	st  %g4, [ %g2 + %g1 ]
a000a8e0:	81 c7 e0 08 	ret 
a000a8e4:	81 e8 00 00 	restore 

a000a8e8 <mapColorCodeToBitsPerPixel>:
a000a8e8:	84 10 20 00 	clr  %g2
a000a8ec:	09 28 00 86 	sethi  %hi(0xa0021800), %g4
a000a8f0:	87 28 a0 02 	sll  %g2, 2, %g3
a000a8f4:	82 11 23 b7 	or  %g4, 0x3b7, %g1
a000a8f8:	da 08 40 03 	ldub  [ %g1 + %g3 ], %o5
a000a8fc:	80 a3 40 08 	cmp  %o5, %o0
a000a900:	12 80 00 04 	bne  a000a910 <mapColorCodeToBitsPerPixel+0x28>
a000a904:	84 00 a0 01 	inc  %g2
a000a908:	81 c3 e0 08 	retl 
a000a90c:	90 00 c0 01 	add  %g3, %g1, %o0
a000a910:	80 a0 a0 26 	cmp  %g2, 0x26
a000a914:	12 bf ff f8 	bne  a000a8f4 <mapColorCodeToBitsPerPixel+0xc>
a000a918:	87 28 a0 02 	sll  %g2, 2, %g3
a000a91c:	81 c3 e0 08 	retl 
a000a920:	90 10 20 00 	clr  %o0

a000a924 <DP_GetBpp>:
a000a924:	82 10 20 00 	clr  %g1
a000a928:	09 28 00 86 	sethi  %hi(0xa0021800), %g4
a000a92c:	85 28 60 02 	sll  %g1, 2, %g2
a000a930:	86 11 23 b7 	or  %g4, 0x3b7, %g3
a000a934:	da 08 c0 02 	ldub  [ %g3 + %g2 ], %o5
a000a938:	80 a3 40 08 	cmp  %o5, %o0
a000a93c:	32 80 00 05 	bne,a   a000a950 <DP_GetBpp+0x2c>
a000a940:	82 00 60 01 	inc  %g1
a000a944:	88 00 c0 02 	add  %g3, %g2, %g4
a000a948:	10 80 00 06 	b  a000a960 <DP_GetBpp+0x3c>
a000a94c:	d0 09 20 01 	ldub  [ %g4 + 1 ], %o0
a000a950:	80 a0 60 26 	cmp  %g1, 0x26
a000a954:	12 bf ff f7 	bne  a000a930 <DP_GetBpp+0xc>
a000a958:	85 28 60 02 	sll  %g1, 2, %g2
a000a95c:	90 10 3f ff 	mov  -1, %o0
a000a960:	81 c3 e0 08 	retl 
a000a964:	90 0a 20 ff 	and  %o0, 0xff, %o0

a000a968 <DP_STREAM_frqPrint>:
a000a968:	9d e3 bf e0 	save  %sp, -32, %sp
a000a96c:	90 10 20 01 	mov  1, %o0
a000a970:	40 00 0a 39 	call  a000d254 <bb_top_a7_getNominalGcmFrequencyDetected>
a000a974:	31 3e 42 69 	sethi  %hi(0xf909a400), %i0
a000a978:	b0 16 23 02 	or  %i0, 0x302, %i0	! f909a702 <curr_flash_pos+0x3863dcda>
a000a97c:	7f ff d8 92 	call  a0000bc4 <_ilog>
a000a980:	93 e8 00 08 	restore  %g0, %o0, %o1

a000a984 <vcpToHex>:
a000a984:	84 02 3f d0 	add  %o0, -48, %g2
a000a988:	88 10 20 0d 	mov  0xd, %g4
a000a98c:	86 08 a0 ff 	and  %g2, 0xff, %g3
a000a990:	80 a0 e0 4a 	cmp  %g3, 0x4a
a000a994:	18 80 00 13 	bgu  a000a9e0 <vcpToHex+0x5c>
a000a998:	82 10 00 02 	mov  %g2, %g1
a000a99c:	80 a2 20 39 	cmp  %o0, 0x39
a000a9a0:	08 80 00 07 	bleu  a000a9bc <vcpToHex+0x38>
a000a9a4:	80 a2 60 39 	cmp  %o1, 0x39
a000a9a8:	80 a2 20 5a 	cmp  %o0, 0x5a
a000a9ac:	18 80 00 03 	bgu  a000a9b8 <vcpToHex+0x34>
a000a9b0:	82 02 3f a9 	add  %o0, -87, %g1
a000a9b4:	82 02 3f c9 	add  %o0, -55, %g1
a000a9b8:	80 a2 60 39 	cmp  %o1, 0x39
a000a9bc:	08 80 00 06 	bleu  a000a9d4 <vcpToHex+0x50>
a000a9c0:	90 02 7f d0 	add  %o1, -48, %o0
a000a9c4:	80 a2 60 5a 	cmp  %o1, 0x5a
a000a9c8:	18 80 00 03 	bgu  a000a9d4 <vcpToHex+0x50>
a000a9cc:	90 02 7f a9 	add  %o1, -87, %o0
a000a9d0:	90 02 7f c9 	add  %o1, -55, %o0
a000a9d4:	82 08 60 ff 	and  %g1, 0xff, %g1
a000a9d8:	83 28 60 04 	sll  %g1, 4, %g1
a000a9dc:	88 10 40 08 	or  %g1, %o0, %g4
a000a9e0:	81 c3 e0 08 	retl 
a000a9e4:	90 09 20 ff 	and  %g4, 0xff, %o0

a000a9e8 <UpdateMccsReplyChecksumByte>:
a000a9e8:	84 10 20 00 	clr  %g2
a000a9ec:	82 10 20 00 	clr  %g1
a000a9f0:	86 08 a0 ff 	and  %g2, 0xff, %g3
a000a9f4:	80 a2 40 03 	cmp  %o1, %g3
a000a9f8:	28 80 00 06 	bleu,a   a000aa10 <UpdateMccsReplyChecksumByte+0x28>
a000a9fc:	82 18 60 50 	xor  %g1, 0x50, %g1
a000aa00:	c8 0a 00 02 	ldub  [ %o0 + %g2 ], %g4
a000aa04:	82 19 00 01 	xor  %g4, %g1, %g1
a000aa08:	10 bf ff fa 	b  a000a9f0 <UpdateMccsReplyChecksumByte+0x8>
a000aa0c:	84 00 a0 01 	inc  %g2
a000aa10:	81 c3 e0 08 	retl 
a000aa14:	c2 2a 00 09 	stb  %g1, [ %o0 + %o1 ]

a000aa18 <LexLoadEdidPnPid.lto_priv.648>:
a000aa18:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000aa1c:	d0 00 61 00 	ld  [ %g1 + 0x100 ], %o0	! a1007500 <edidBlock0.lto_priv.644>
a000aa20:	13 30 28 ca 	sethi  %hi(0xc0a32800), %o1
a000aa24:	94 10 20 0a 	mov  0xa, %o2
a000aa28:	92 12 63 b0 	or  %o1, 0x3b0, %o1
a000aa2c:	90 02 20 08 	add  %o0, 8, %o0
a000aa30:	82 13 c0 00 	mov  %o7, %g1
a000aa34:	7f ff d6 9d 	call  a00004a8 <memcpy>
a000aa38:	9e 10 40 00 	mov  %g1, %o7

a000aa3c <LANPORT_enable>:
a000aa3c:	9d e3 bf e0 	save  %sp, -32, %sp
a000aa40:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000aa44:	90 10 20 14 	mov  0x14, %o0
a000aa48:	7f ff f3 5d 	call  a00077bc <Config_ArbitrateGetVar>
a000aa4c:	92 16 a2 80 	or  %i2, 0x280, %o1
a000aa50:	80 a2 20 00 	cmp  %o0, 0
a000aa54:	02 80 00 08 	be  a000aa74 <LANPORT_enable+0x38>
a000aa58:	b4 16 a2 80 	or  %i2, 0x280, %i2
a000aa5c:	c2 0e a0 02 	ldub  [ %i2 + 2 ], %g1
a000aa60:	82 10 60 01 	or  %g1, 1, %g1
a000aa64:	c2 2e a0 02 	stb  %g1, [ %i2 + 2 ]
a000aa68:	b2 10 20 14 	mov  0x14, %i1
a000aa6c:	7f ff f2 a3 	call  a00074f8 <Config_ArbitrateSetVar>
a000aa70:	91 e8 20 04 	restore  %g0, 4, %o0
a000aa74:	81 c7 e0 08 	ret 
a000aa78:	81 e8 00 00 	restore 

a000aa7c <LANPORT_disable>:
a000aa7c:	9d e3 bf e0 	save  %sp, -32, %sp
a000aa80:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000aa84:	90 10 20 14 	mov  0x14, %o0
a000aa88:	7f ff f3 4d 	call  a00077bc <Config_ArbitrateGetVar>
a000aa8c:	92 16 a2 80 	or  %i2, 0x280, %o1
a000aa90:	80 a2 20 00 	cmp  %o0, 0
a000aa94:	02 80 00 08 	be  a000aab4 <LANPORT_disable+0x38>
a000aa98:	b4 16 a2 80 	or  %i2, 0x280, %i2
a000aa9c:	c2 0e a0 02 	ldub  [ %i2 + 2 ], %g1
a000aaa0:	82 08 7f fe 	and  %g1, -2, %g1
a000aaa4:	c2 2e a0 02 	stb  %g1, [ %i2 + 2 ]
a000aaa8:	b2 10 20 14 	mov  0x14, %i1
a000aaac:	7f ff f2 93 	call  a00074f8 <Config_ArbitrateSetVar>
a000aab0:	91 e8 20 04 	restore  %g0, 4, %o0
a000aab4:	81 c7 e0 08 	ret 
a000aab8:	81 e8 00 00 	restore 

a000aabc <AUX_getDPFeature>:
a000aabc:	9d e3 bf e0 	save  %sp, -32, %sp
a000aac0:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a000aac4:	90 10 20 16 	mov  0x16, %o0
a000aac8:	7f ff f3 3d 	call  a00077bc <Config_ArbitrateGetVar>
a000aacc:	92 17 62 80 	or  %i5, 0x280, %o1
a000aad0:	80 a2 20 00 	cmp  %o0, 0
a000aad4:	02 80 00 05 	be  a000aae8 <AUX_getDPFeature+0x2c>
a000aad8:	84 10 20 00 	clr  %g2
a000aadc:	82 17 62 80 	or  %i5, 0x280, %g1
a000aae0:	f0 08 60 01 	ldub  [ %g1 + 1 ], %i0
a000aae4:	84 0e 20 01 	and  %i0, 1, %g2
a000aae8:	b0 08 a0 01 	and  %g2, 1, %i0
a000aaec:	81 c7 e0 08 	ret 
a000aaf0:	81 e8 00 00 	restore 

a000aaf4 <Aux_GetSymbolClock>:
a000aaf4:	9d e3 bf e0 	save  %sp, -32, %sp
a000aaf8:	7f ff fe bf 	call  a000a5f4 <DP_GetRtlValueFromBandwidth>
a000aafc:	90 10 00 18 	mov  %i0, %o0
a000ab00:	03 28 00 80 	sethi  %hi(0xa0020000), %g1
a000ab04:	91 2a 20 01 	sll  %o0, 1, %o0
a000ab08:	82 10 63 50 	or  %g1, 0x350, %g1
a000ab0c:	b2 02 00 19 	add  %o0, %i1, %i1
a000ab10:	85 2e 60 02 	sll  %i1, 2, %g2
a000ab14:	f0 00 40 02 	ld  [ %g1 + %g2 ], %i0
a000ab18:	81 c7 e0 08 	ret 
a000ab1c:	81 e8 00 00 	restore 

a000ab20 <LexUlpReceiveCpuMsgHandler.lto_priv.811>:
a000ab20:	9d e3 bf e0 	save  %sp, -32, %sp
a000ab24:	80 a6 a0 00 	cmp  %i2, 0
a000ab28:	02 80 00 06 	be  a000ab40 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x20>
a000ab2c:	92 10 00 18 	mov  %i0, %o1
a000ab30:	05 3e 47 85 	sethi  %hi(0xf91e1400), %g2
a000ab34:	92 10 00 1a 	mov  %i2, %o1
a000ab38:	40 00 09 16 	call  a000cf90 <_iassert>
a000ab3c:	90 10 a3 07 	or  %g2, 0x307, %o0
a000ab40:	11 3e 47 86 	sethi  %hi(0xf91e1800), %o0
a000ab44:	7f ff d8 20 	call  a0000bc4 <_ilog>
a000ab48:	90 12 22 00 	or  %o0, 0x200, %o0	! f91e1a00 <curr_flash_pos+0x38784fd8>
a000ab4c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000ab50:	c2 08 61 5c 	ldub  [ %g1 + 0x15c ], %g1	! a100215c <lexUlp.lto_priv.724>
a000ab54:	80 88 60 02 	btst  2, %g1
a000ab58:	02 80 00 0a 	be  a000ab80 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x60>
a000ab5c:	80 a6 20 01 	cmp  %i0, 1
a000ab60:	22 80 00 0c 	be,a   a000ab90 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x70>
a000ab64:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000ab68:	0a 80 00 08 	bcs  a000ab88 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x68>
a000ab6c:	80 a6 20 02 	cmp  %i0, 2
a000ab70:	02 80 00 0e 	be  a000aba8 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x88>
a000ab74:	80 a6 20 03 	cmp  %i0, 3
a000ab78:	02 80 00 0d 	be  a000abac <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x8c>
a000ab7c:	b0 10 20 07 	mov  7, %i0
a000ab80:	81 c7 e0 08 	ret 
a000ab84:	81 e8 00 00 	restore 
a000ab88:	10 80 00 09 	b  a000abac <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x8c>
a000ab8c:	b0 10 20 08 	mov  8, %i0
a000ab90:	c2 08 63 72 	ldub  [ %g1 + 0x372 ], %g1
a000ab94:	80 88 60 01 	btst  1, %g1
a000ab98:	02 80 00 07 	be  a000abb4 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x94>
a000ab9c:	90 10 20 00 	clr  %o0
a000aba0:	10 80 00 05 	b  a000abb4 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0x94>
a000aba4:	90 10 20 01 	mov  1, %o0
a000aba8:	b0 10 20 06 	mov  6, %i0
a000abac:	40 00 4a 8a 	call  a001d5d4 <ULP_LexUsbControl>
a000abb0:	81 e8 00 00 	restore 
a000abb4:	40 00 49 9e 	call  a001d22c <UlpSendCPUCommLexUsb2Message>
a000abb8:	01 00 00 00 	nop 
a000abbc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000abc0:	c2 08 60 e1 	ldub  [ %g1 + 0xe1 ], %g1	! a10020e1 <lexUsb3Ulp.lto_priv.722+0x1>
a000abc4:	80 88 60 01 	btst  1, %g1
a000abc8:	02 80 00 03 	be  a000abd4 <LexUlpReceiveCpuMsgHandler.lto_priv.811+0xb4>
a000abcc:	90 10 20 00 	clr  %o0
a000abd0:	90 10 20 01 	mov  1, %o0
a000abd4:	40 00 49 9b 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a000abd8:	b2 10 20 00 	clr  %i1
a000abdc:	7f ff ef ee 	call  a0006b94 <CPU_COMM_sendSubType>
a000abe0:	91 e8 20 03 	restore  %g0, 3, %o0

a000abe4 <RS232_enable>:
a000abe4:	9d e3 bf e0 	save  %sp, -32, %sp
a000abe8:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000abec:	90 10 20 14 	mov  0x14, %o0
a000abf0:	7f ff f2 f3 	call  a00077bc <Config_ArbitrateGetVar>
a000abf4:	92 16 a2 80 	or  %i2, 0x280, %o1
a000abf8:	80 a2 20 00 	cmp  %o0, 0
a000abfc:	02 80 00 0d 	be  a000ac30 <RS232_enable+0x4c>
a000ac00:	82 16 a2 80 	or  %i2, 0x280, %g1
a000ac04:	80 a6 20 00 	cmp  %i0, 0
a000ac08:	02 80 00 04 	be  a000ac18 <RS232_enable+0x34>
a000ac0c:	c4 08 60 02 	ldub  [ %g1 + 2 ], %g2
a000ac10:	10 80 00 03 	b  a000ac1c <RS232_enable+0x38>
a000ac14:	86 10 a0 02 	or  %g2, 2, %g3
a000ac18:	86 08 bf fd 	and  %g2, -3, %g3
a000ac1c:	c6 28 60 02 	stb  %g3, [ %g1 + 2 ]
a000ac20:	b4 16 a2 80 	or  %i2, 0x280, %i2
a000ac24:	b2 10 20 14 	mov  0x14, %i1
a000ac28:	7f ff f2 34 	call  a00074f8 <Config_ArbitrateSetVar>
a000ac2c:	91 e8 20 04 	restore  %g0, 4, %o0
a000ac30:	81 c7 e0 08 	ret 
a000ac34:	81 e8 00 00 	restore 

a000ac38 <CMD_commandSendResponseAck>:
a000ac38:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000ac3c:	d4 08 63 78 	ldub  [ %g1 + 0x378 ], %o2	! a1006f78 <currCmdRespID.lto_priv.718>
a000ac40:	96 10 00 08 	mov  %o0, %o3
a000ac44:	98 10 20 01 	mov  1, %o4
a000ac48:	92 10 20 c0 	mov  0xc0, %o1
a000ac4c:	90 10 20 00 	clr  %o0
a000ac50:	82 13 c0 00 	mov  %o7, %g1
a000ac54:	7f ff df da 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a000ac58:	9e 10 40 00 	mov  %g1, %o7

a000ac5c <CMD_programGE>:
a000ac5c:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000ac60:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000ac64:	84 10 20 01 	mov  1, %g2
a000ac68:	c4 20 60 48 	st  %g2, [ %g1 + 0x48 ]
a000ac6c:	90 10 20 00 	clr  %o0
a000ac70:	82 13 c0 00 	mov  %o7, %g1
a000ac74:	40 00 1d b8 	call  a0012354 <CMD_loadAndRunProgramBB>
a000ac78:	9e 10 40 00 	mov  %g1, %o7

a000ac7c <_CMD_commandHandler.lto_priv.882>:
a000ac7c:	9d e3 bf d8 	save  %sp, -40, %sp
a000ac80:	39 28 40 1b 	sethi  %hi(0xa1006c00), %i4
a000ac84:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a000ac88:	82 08 60 ff 	and  %g1, 0xff, %g1
a000ac8c:	80 a0 60 02 	cmp  %g1, 2
a000ac90:	02 80 00 89 	be  a000aeb4 <_CMD_commandHandler.lto_priv.882+0x238>
a000ac94:	f6 2f 23 78 	stb  %i3, [ %i4 + 0x378 ]
a000ac98:	80 a0 60 03 	cmp  %g1, 3
a000ac9c:	02 80 00 bf 	be  a000af98 <_CMD_commandHandler.lto_priv.882+0x31c>
a000aca0:	80 a0 60 01 	cmp  %g1, 1
a000aca4:	12 80 00 db 	bne  a000b010 <_CMD_commandHandler.lto_priv.882+0x394>
a000aca8:	01 00 00 00 	nop 
a000acac:	d4 0e 60 01 	ldub  [ %i1 + 1 ], %o2
a000acb0:	80 a2 a0 02 	cmp  %o2, 2
a000acb4:	22 80 00 73 	be,a   a000ae80 <_CMD_commandHandler.lto_priv.882+0x204>
a000acb8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000acbc:	18 80 00 07 	bgu  a000acd8 <_CMD_commandHandler.lto_priv.882+0x5c>
a000acc0:	80 a2 a0 03 	cmp  %o2, 3
a000acc4:	80 a2 a0 01 	cmp  %o2, 1
a000acc8:	22 80 00 0c 	be,a   a000acf8 <_CMD_commandHandler.lto_priv.882+0x7c>
a000accc:	c0 27 bf fc 	clr  [ %fp + -4 ]
a000acd0:	10 80 00 76 	b  a000aea8 <_CMD_commandHandler.lto_priv.882+0x22c>
a000acd4:	1f 3e 8a c2 	sethi  %hi(0xfa2b0800), %o7
a000acd8:	02 80 00 70 	be  a000ae98 <_CMD_commandHandler.lto_priv.882+0x21c>
a000acdc:	80 a2 a0 04 	cmp  %o2, 4
a000ace0:	12 80 00 72 	bne  a000aea8 <_CMD_commandHandler.lto_priv.882+0x22c>
a000ace4:	1f 3e 8a c2 	sethi  %hi(0xfa2b0800), %o7
a000ace8:	40 00 1d 9b 	call  a0012354 <CMD_loadAndRunProgramBB>
a000acec:	90 10 20 01 	mov  1, %o0
a000acf0:	81 c7 e0 08 	ret 
a000acf4:	81 e8 00 00 	restore 
a000acf8:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a000acfc:	d4 2f bf fc 	stb  %o2, [ %fp + -4 ]
a000ad00:	92 10 00 19 	mov  %i1, %o1
a000ad04:	94 10 20 0c 	mov  0xc, %o2
a000ad08:	7f ff d5 e8 	call  a00004a8 <memcpy>
a000ad0c:	90 17 61 74 	or  %i5, 0x174, %o0
a000ad10:	84 17 61 74 	or  %i5, 0x174, %g2
a000ad14:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a000ad18:	80 a0 60 00 	cmp  %g1, 0
a000ad1c:	12 80 00 03 	bne  a000ad28 <_CMD_commandHandler.lto_priv.882+0xac>
a000ad20:	b6 10 00 02 	mov  %g2, %i3
a000ad24:	c0 2f bf fc 	clrb  [ %fp + -4 ]
a000ad28:	c2 0f bf fc 	ldub  [ %fp + -4 ], %g1
a000ad2c:	80 a0 60 00 	cmp  %g1, 0
a000ad30:	02 80 00 48 	be  a000ae50 <_CMD_commandHandler.lto_priv.882+0x1d4>
a000ad34:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000ad38:	c2 00 63 c8 	ld  [ %g1 + 0x3c8 ], %g1	! a10063c8 <sfi_registers>
a000ad3c:	c0 20 60 08 	clr  [ %g1 + 8 ]
a000ad40:	07 28 40 08 	sethi  %hi(0xa1002000), %g3
a000ad44:	c0 20 60 28 	clr  [ %g1 + 0x28 ]
a000ad48:	88 10 e1 80 	or  %g3, 0x180, %g4
a000ad4c:	c0 21 20 18 	clr  [ %g4 + 0x18 ]
a000ad50:	b4 10 00 03 	mov  %g3, %i2
a000ad54:	c2 0e e0 02 	ldub  [ %i3 + 2 ], %g1
a000ad58:	80 a0 60 11 	cmp  %g1, 0x11
a000ad5c:	02 80 00 1e 	be  a000add4 <_CMD_commandHandler.lto_priv.882+0x158>
a000ad60:	b2 10 00 04 	mov  %g4, %i1
a000ad64:	80 a0 60 11 	cmp  %g1, 0x11
a000ad68:	18 80 00 0d 	bgu  a000ad9c <_CMD_commandHandler.lto_priv.882+0x120>
a000ad6c:	80 a0 60 00 	cmp  %g1, 0
a000ad70:	02 80 00 17 	be  a000adcc <_CMD_commandHandler.lto_priv.882+0x150>
a000ad74:	80 a0 60 10 	cmp  %g1, 0x10
a000ad78:	12 80 00 23 	bne  a000ae04 <_CMD_commandHandler.lto_priv.882+0x188>
a000ad7c:	17 00 00 3f 	sethi  %hi(0xfc00), %o3
a000ad80:	7f ff da 38 	call  a0001660 <FLASHRAW_Unprotect>
a000ad84:	01 00 00 00 	nop 
a000ad88:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000ad8c:	90 10 20 01 	mov  1, %o0
a000ad90:	d0 28 63 79 	stb  %o0, [ %g1 + 0x379 ]
a000ad94:	10 80 00 1a 	b  a000adfc <_CMD_commandHandler.lto_priv.882+0x180>
a000ad98:	03 30 00 00 	sethi  %hi(0xc0000000), %g1
a000ad9c:	80 a0 60 20 	cmp  %g1, 0x20
a000ada0:	02 80 00 14 	be  a000adf0 <_CMD_commandHandler.lto_priv.882+0x174>
a000ada4:	80 a0 60 21 	cmp  %g1, 0x21
a000ada8:	12 80 00 17 	bne  a000ae04 <_CMD_commandHandler.lto_priv.882+0x188>
a000adac:	17 00 00 3f 	sethi  %hi(0xfc00), %o3
a000adb0:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a000adb4:	c2 21 20 18 	st  %g1, [ %g4 + 0x18 ]
a000adb8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000adbc:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a000adc0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a000adc4:	10 80 00 0e 	b  a000adfc <_CMD_commandHandler.lto_priv.882+0x180>
a000adc8:	03 30 68 00 	sethi  %hi(0xc1a00000), %g1
a000adcc:	10 80 00 0d 	b  a000ae00 <_CMD_commandHandler.lto_priv.882+0x184>
a000add0:	c0 21 20 04 	clr  [ %g4 + 4 ]
a000add4:	7f ff da 23 	call  a0001660 <FLASHRAW_Unprotect>
a000add8:	01 00 00 00 	nop 
a000addc:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000ade0:	92 10 20 01 	mov  1, %o1
a000ade4:	d2 28 63 79 	stb  %o1, [ %g1 + 0x379 ]
a000ade8:	10 80 00 05 	b  a000adfc <_CMD_commandHandler.lto_priv.882+0x180>
a000adec:	03 30 28 00 	sethi  %hi(0xc0a00000), %g1
a000adf0:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a000adf4:	c2 21 20 18 	st  %g1, [ %g4 + 0x18 ]
a000adf8:	03 30 40 00 	sethi  %hi(0xc1000000), %g1
a000adfc:	c2 26 60 04 	st  %g1, [ %i1 + 4 ]
a000ae00:	17 00 00 3f 	sethi  %hi(0xfc00), %o3
a000ae04:	d4 06 e0 04 	ld  [ %i3 + 4 ], %o2
a000ae08:	98 12 e3 ff 	or  %o3, 0x3ff, %o4
a000ae0c:	80 8a 80 0c 	btst  %o2, %o4
a000ae10:	02 80 00 03 	be  a000ae1c <_CMD_commandHandler.lto_priv.882+0x1a0>
a000ae14:	83 32 a0 10 	srl  %o2, 0x10, %g1
a000ae18:	82 00 60 01 	inc  %g1
a000ae1c:	d0 06 a1 80 	ld  [ %i2 + 0x180 ], %o0
a000ae20:	7f ff d9 28 	call  a00012c0 <TIMING_TimerStart>
a000ae24:	c2 26 60 08 	st  %g1, [ %i1 + 8 ]
a000ae28:	82 10 20 01 	mov  1, %g1
a000ae2c:	c2 2e 60 1c 	stb  %g1, [ %i1 + 0x1c ]
a000ae30:	c2 2e 60 1d 	stb  %g1, [ %i1 + 0x1d ]
a000ae34:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
a000ae38:	da 06 60 08 	ld  [ %i1 + 8 ], %o5
a000ae3c:	c2 26 60 14 	st  %g1, [ %i1 + 0x14 ]
a000ae40:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
a000ae44:	da 37 bf fe 	sth  %o5, [ %fp + -2 ]
a000ae48:	c2 26 60 10 	st  %g1, [ %i1 + 0x10 ]
a000ae4c:	c0 26 60 0c 	clr  [ %i1 + 0xc ]
a000ae50:	7f ff e3 85 	call  a0003c64 <UART_WaitForTx>
a000ae54:	01 00 00 00 	nop 
a000ae58:	d4 0f 23 78 	ldub  [ %i4 + 0x378 ], %o2
a000ae5c:	98 10 20 04 	mov  4, %o4
a000ae60:	96 07 bf fc 	add  %fp, -4, %o3
a000ae64:	92 10 20 c0 	mov  0xc0, %o1
a000ae68:	7f ff df 55 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a000ae6c:	90 10 20 00 	clr  %o0
a000ae70:	7f ff e3 7d 	call  a0003c64 <UART_WaitForTx>
a000ae74:	01 00 00 00 	nop 
a000ae78:	81 c7 e0 08 	ret 
a000ae7c:	81 e8 00 00 	restore 
a000ae80:	d0 00 61 80 	ld  [ %g1 + 0x180 ], %o0
a000ae84:	ba 10 61 80 	or  %g1, 0x180, %i5
a000ae88:	7f ff d9 0e 	call  a00012c0 <TIMING_TimerStart>
a000ae8c:	d4 2f 60 1c 	stb  %o2, [ %i5 + 0x1c ]
a000ae90:	81 c7 e0 08 	ret 
a000ae94:	81 e8 00 00 	restore 
a000ae98:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a000ae9c:	c2 2f 21 9d 	stb  %g1, [ %i4 + 0x19d ]	! a100219d <pgmInfo.lto_priv.715+0x1d>
a000aea0:	81 c7 e0 08 	ret 
a000aea4:	81 e8 00 00 	restore 
a000aea8:	d2 0e 40 00 	ldub  [ %i1 ], %o1
a000aeac:	10 80 00 37 	b  a000af88 <_CMD_commandHandler.lto_priv.882+0x30c>
a000aeb0:	90 13 e0 02 	or  %o7, 2, %o0
a000aeb4:	82 10 20 01 	mov  1, %g1
a000aeb8:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a000aebc:	d4 0e 60 01 	ldub  [ %i1 + 1 ], %o2
a000aec0:	80 a2 a0 01 	cmp  %o2, 1
a000aec4:	02 80 00 24 	be  a000af54 <_CMD_commandHandler.lto_priv.882+0x2d8>
a000aec8:	80 a2 a0 02 	cmp  %o2, 2
a000aecc:	32 80 00 2d 	bne,a   a000af80 <_CMD_commandHandler.lto_priv.882+0x304>
a000aed0:	d2 0e 40 00 	ldub  [ %i1 ], %o1
a000aed4:	7f ff ff 59 	call  a000ac38 <CMD_commandSendResponseAck>
a000aed8:	90 07 bf fc 	add  %fp, -4, %o0
a000aedc:	7f ff e1 43 	call  a00033e8 <CMD_sendSoftwareVersion.constprop.109>
a000aee0:	01 00 00 00 	nop 
a000aee4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000aee8:	09 28 40 1a 	sethi  %hi(0xa1006800), %g4
a000aeec:	b4 10 61 64 	or  %g1, 0x164, %i2
a000aef0:	f2 01 21 ac 	ld  [ %g4 + 0x1ac ], %i1
a000aef4:	c0 28 61 64 	clrb  [ %g1 + 0x164 ]
a000aef8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000aefc:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a000af00:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a000af04:	d0 06 60 08 	ld  [ %i1 + 8 ], %o0
a000af08:	92 0a 20 01 	and  %o0, 1, %o1
a000af0c:	82 08 60 01 	and  %g1, 1, %g1
a000af10:	83 28 60 04 	sll  %g1, 4, %g1
a000af14:	82 12 40 01 	or  %o1, %g1, %g1
a000af18:	86 10 20 04 	mov  4, %g3
a000af1c:	c2 2e a0 05 	stb  %g1, [ %i2 + 5 ]
a000af20:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a000af24:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1	! a1004014 <featureByte>
a000af28:	c6 2e a0 01 	stb  %g3, [ %i2 + 1 ]
a000af2c:	40 00 00 3b 	call  a000b018 <CMD_GetPlatformId>
a000af30:	c2 26 a0 08 	st  %g1, [ %i2 + 8 ]
a000af34:	96 10 20 0c 	mov  0xc, %o3
a000af38:	d0 2e a0 04 	stb  %o0, [ %i2 + 4 ]
a000af3c:	94 10 00 1a 	mov  %i2, %o2
a000af40:	92 10 20 c1 	mov  0xc1, %o1
a000af44:	7f ff e1 cd 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a000af48:	90 10 20 00 	clr  %o0
a000af4c:	81 c7 e0 08 	ret 
a000af50:	81 e8 00 00 	restore 
a000af54:	7f ff ff 39 	call  a000ac38 <CMD_commandSendResponseAck>
a000af58:	90 07 bf fc 	add  %fp, -4, %o0
a000af5c:	7f ff e3 42 	call  a0003c64 <UART_WaitForTx>
a000af60:	01 00 00 00 	nop 
a000af64:	15 00 07 a1 	sethi  %hi(0x1e8400), %o2
a000af68:	7f ff d5 3f 	call  a0000464 <LEON_TimerWaitMicroSec>
a000af6c:	90 12 a0 80 	or  %o2, 0x80, %o0	! 1e8480 <__target_size+0x18bb58>
a000af70:	7f ff e7 c8 	call  a0004e90 <bb_top_a7_changeFpgaImage>
a000af74:	90 10 20 00 	clr  %o0
a000af78:	81 c7 e0 08 	ret 
a000af7c:	81 e8 00 00 	restore 
a000af80:	37 3e 8a c1 	sethi  %hi(0xfa2b0400), %i3
a000af84:	90 16 e1 04 	or  %i3, 0x104, %o0	! fa2b0504 <curr_flash_pos+0x39853adc>
a000af88:	7f ff d7 0f 	call  a0000bc4 <_ilog>
a000af8c:	01 00 00 00 	nop 
a000af90:	81 c7 e0 08 	ret 
a000af94:	81 e8 00 00 	restore 
a000af98:	82 10 20 01 	mov  1, %g1
a000af9c:	c0 27 bf fc 	clr  [ %fp + -4 ]
a000afa0:	94 10 20 04 	mov  4, %o2
a000afa4:	c2 2f bf fb 	stb  %g1, [ %fp + -5 ]
a000afa8:	92 10 00 19 	mov  %i1, %o1
a000afac:	7f ff d5 3f 	call  a00004a8 <memcpy>
a000afb0:	90 07 bf fc 	add  %fp, -4, %o0
a000afb4:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a000afb8:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a000afbc:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a000afc0:	c2 2f bf fd 	stb  %g1, [ %fp + -3 ]
a000afc4:	82 08 60 ff 	and  %g1, 0xff, %g1
a000afc8:	80 a0 60 01 	cmp  %g1, 1
a000afcc:	12 80 00 11 	bne  a000b010 <_CMD_commandHandler.lto_priv.882+0x394>
a000afd0:	01 00 00 00 	nop 
a000afd4:	7f ff ff 19 	call  a000ac38 <CMD_commandSendResponseAck>
a000afd8:	90 07 bf fb 	add  %fp, -5, %o0
a000afdc:	7f ff e3 22 	call  a0003c64 <UART_WaitForTx>
a000afe0:	01 00 00 00 	nop 
a000afe4:	c2 0f bf fe 	ldub  [ %fp + -2 ], %g1
a000afe8:	05 28 40 1b 	sethi  %hi(0xa1006c00), %g2
a000afec:	c2 28 a3 76 	stb  %g1, [ %g2 + 0x376 ]	! a1006f76 <rs232Context.lto_priv.719+0x1>
a000aff0:	80 88 60 ff 	btst  0xff, %g1
a000aff4:	12 80 00 05 	bne  a000b008 <_CMD_commandHandler.lto_priv.882+0x38c>
a000aff8:	92 10 20 00 	clr  %o1
a000affc:	40 00 05 19 	call  a000c460 <bb_core_rs232_configure>
a000b000:	90 10 20 00 	clr  %o0
a000b004:	92 10 20 01 	mov  1, %o1
a000b008:	7f ff ee e3 	call  a0006b94 <CPU_COMM_sendSubType>
a000b00c:	90 10 20 09 	mov  9, %o0
a000b010:	81 c7 e0 08 	ret 
a000b014:	81 e8 00 00 	restore 

a000b018 <CMD_GetPlatformId>:
a000b018:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000b01c:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a000b020:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a000b024:	80 88 60 01 	btst  1, %g1
a000b028:	12 80 00 0f 	bne  a000b064 <CMD_GetPlatformId+0x4c>
a000b02c:	84 10 20 00 	clr  %g2
a000b030:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000b034:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000b038:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a000b03c:	80 88 60 01 	btst  1, %g1
a000b040:	22 80 00 05 	be,a   a000b054 <CMD_GetPlatformId+0x3c>
a000b044:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000b048:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000b04c:	10 80 00 03 	b  a000b058 <CMD_GetPlatformId+0x40>
a000b050:	c2 08 62 44 	ldub  [ %g1 + 0x244 ], %g1	! a1007244 <_DP159.lto_priv.894+0x8>
a000b054:	c2 08 62 32 	ldub  [ %g1 + 0x232 ], %g1
a000b058:	80 a0 00 01 	cmp  %g0, %g1
a000b05c:	90 10 20 02 	mov  2, %o0
a000b060:	84 42 3f ff 	addx  %o0, -1, %g2
a000b064:	81 c3 e0 08 	retl 
a000b068:	90 08 a0 ff 	and  %g2, 0xff, %o0

a000b06c <CMD_programDataHandler>:
a000b06c:	9d e3 bf d8 	save  %sp, -40, %sp
a000b070:	80 a6 a0 00 	cmp  %i2, 0
a000b074:	02 80 00 03 	be  a000b080 <CMD_programDataHandler+0x14>
a000b078:	b8 10 21 00 	mov  0x100, %i4
a000b07c:	b8 10 00 1a 	mov  %i2, %i4
a000b080:	c0 2f bf ff 	clrb  [ %fp + -1 ]
a000b084:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a000b088:	ba 17 61 74 	or  %i5, 0x174, %i5	! a1002174 <pgmStartCmd.lto_priv.716>
a000b08c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000b090:	80 a0 60 00 	cmp  %g1, 0
a000b094:	02 80 00 37 	be  a000b170 <CMD_programDataHandler+0x104>
a000b098:	82 10 20 03 	mov  3, %g1
a000b09c:	85 2f 20 10 	sll  %i4, 0x10, %g2
a000b0a0:	31 28 40 08 	sethi  %hi(0xa1002000), %i0
a000b0a4:	b4 16 21 80 	or  %i0, 0x180, %i2	! a1002180 <pgmInfo.lto_priv.715>
a000b0a8:	d0 06 a0 04 	ld  [ %i2 + 4 ], %o0
a000b0ac:	b9 30 a0 10 	srl  %g2, 0x10, %i4
a000b0b0:	c2 2e a0 1c 	stb  %g1, [ %i2 + 0x1c ]
a000b0b4:	94 10 00 1c 	mov  %i4, %o2
a000b0b8:	7f ff d8 ca 	call  a00013e0 <FLASHRAW_write>
a000b0bc:	92 10 00 19 	mov  %i1, %o1
a000b0c0:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000b0c4:	80 a7 00 01 	cmp  %i4, %g1
a000b0c8:	38 80 00 07 	bgu,a   a000b0e4 <CMD_programDataHandler+0x78>
a000b0cc:	c0 27 60 04 	clr  [ %i5 + 4 ]
a000b0d0:	c6 06 a0 04 	ld  [ %i2 + 4 ], %g3
a000b0d4:	88 00 c0 1c 	add  %g3, %i4, %g4
a000b0d8:	90 20 40 1c 	sub  %g1, %i4, %o0
a000b0dc:	c8 26 a0 04 	st  %g4, [ %i2 + 4 ]
a000b0e0:	d0 27 60 04 	st  %o0, [ %i5 + 4 ]
a000b0e4:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000b0e8:	80 a0 60 00 	cmp  %g1, 0
a000b0ec:	02 80 00 07 	be  a000b108 <CMD_programDataHandler+0x9c>
a000b0f0:	82 10 20 01 	mov  1, %g1
a000b0f4:	d0 06 21 80 	ld  [ %i0 + 0x180 ], %o0
a000b0f8:	7f ff d8 72 	call  a00012c0 <TIMING_TimerStart>
a000b0fc:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a000b100:	10 80 00 1d 	b  a000b174 <CMD_programDataHandler+0x108>
a000b104:	98 10 20 01 	mov  1, %o4
a000b108:	7f ff d8 7c 	call  a00012f8 <TIMING_TimerStop>
a000b10c:	d0 06 21 80 	ld  [ %i0 + 0x180 ], %o0
a000b110:	d2 06 a0 14 	ld  [ %i2 + 0x14 ], %o1
a000b114:	7f ff e2 9d 	call  a0003b88 <crcFast>
a000b118:	d0 06 a0 10 	ld  [ %i2 + 0x10 ], %o0
a000b11c:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a000b120:	80 a2 00 01 	cmp  %o0, %g1
a000b124:	12 80 00 0f 	bne  a000b160 <CMD_programDataHandler+0xf4>
a000b128:	13 3e 0a c0 	sethi  %hi(0xf82b0000), %o1
a000b12c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000b130:	c2 08 63 79 	ldub  [ %g1 + 0x379 ], %g1	! a1006f79 <flashNeedsProtection.lto_priv.717>
a000b134:	80 a0 60 00 	cmp  %g1, 0
a000b138:	02 80 00 05 	be  a000b14c <CMD_programDataHandler+0xe0>
a000b13c:	15 3e 0a c0 	sethi  %hi(0xf82b0000), %o2
a000b140:	7f ff d9 0f 	call  a000157c <FLASHRAW_GoldenProtect>
a000b144:	01 00 00 00 	nop 
a000b148:	15 3e 0a c0 	sethi  %hi(0xf82b0000), %o2
a000b14c:	7f ff d6 9e 	call  a0000bc4 <_ilog>
a000b150:	90 12 a3 02 	or  %o2, 0x302, %o0	! f82b0302 <curr_flash_pos+0x378538da>
a000b154:	82 10 20 01 	mov  1, %g1
a000b158:	10 80 00 06 	b  a000b170 <CMD_programDataHandler+0x104>
a000b15c:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a000b160:	7f ff d6 99 	call  a0000bc4 <_ilog>
a000b164:	90 12 62 02 	or  %o1, 0x202, %o0
a000b168:	40 00 00 0c 	call  a000b198 <_CMD_watchdogTimerHandler.lto_priv.883>
a000b16c:	c0 2f bf ff 	clrb  [ %fp + -1 ]
a000b170:	98 10 20 01 	mov  1, %o4
a000b174:	96 07 bf ff 	add  %fp, -1, %o3
a000b178:	94 10 00 1b 	mov  %i3, %o2
a000b17c:	92 10 20 c2 	mov  0xc2, %o1
a000b180:	7f ff de 8f 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a000b184:	90 10 20 00 	clr  %o0
a000b188:	7f ff e2 b7 	call  a0003c64 <UART_WaitForTx>
a000b18c:	01 00 00 00 	nop 
a000b190:	81 c7 e0 08 	ret 
a000b194:	81 e8 00 00 	restore 

a000b198 <_CMD_watchdogTimerHandler.lto_priv.883>:
a000b198:	9d e3 bf e0 	save  %sp, -32, %sp
a000b19c:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a000b1a0:	ba 17 61 80 	or  %i5, 0x180, %i5	! a1002180 <pgmInfo.lto_priv.715>
a000b1a4:	c2 0f 60 1c 	ldub  [ %i5 + 0x1c ], %g1
a000b1a8:	82 00 7f ff 	add  %g1, -1, %g1
a000b1ac:	80 a0 60 02 	cmp  %g1, 2
a000b1b0:	18 80 00 0a 	bgu  a000b1d8 <_CMD_watchdogTimerHandler.lto_priv.883+0x40>
a000b1b4:	94 10 20 0c 	mov  0xc, %o2
a000b1b8:	92 10 20 00 	clr  %o1
a000b1bc:	11 28 40 08 	sethi  %hi(0xa1002000), %o0
a000b1c0:	7f ff d4 d2 	call  a0000508 <memset>
a000b1c4:	90 12 21 74 	or  %o0, 0x174, %o0	! a1002174 <pgmStartCmd.lto_priv.716>
a000b1c8:	c0 2f 60 1c 	clrb  [ %i5 + 0x1c ]
a000b1cc:	c0 2f 60 1d 	clrb  [ %i5 + 0x1d ]
a000b1d0:	7f ff de 9f 	call  a0002c4c <UART_packetizeResetBB>
a000b1d4:	81 e8 00 00 	restore 
a000b1d8:	81 c7 e0 08 	ret 
a000b1dc:	81 e8 00 00 	restore 

a000b1e0 <UlpLexUsb3LexOnlyResetStart>:
a000b1e0:	84 10 20 0b 	mov  0xb, %g2
a000b1e4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b1e8:	c4 28 60 e0 	stb  %g2, [ %g1 + 0xe0 ]	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a000b1ec:	82 13 c0 00 	mov  %o7, %g1
a000b1f0:	40 00 4a bb 	call  a001dcdc <ULP_UlpLexUsb3LexOnlyResetStart>
a000b1f4:	9e 10 40 00 	mov  %g1, %o7

a000b1f8 <ULP_UlpISR>:
a000b1f8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b1fc:	7f ff e4 0a 	call  a0004224 <bb_top_IsDeviceLex>
a000b200:	3b 20 00 14 	sethi  %hi(0x80005000), %i5
a000b204:	b0 17 61 00 	or  %i5, 0x100, %i0	! 80005100 <__load_start_lexsrodata+0x20005100>
a000b208:	f8 06 20 c0 	ld  [ %i0 + 0xc0 ], %i4
a000b20c:	c2 06 20 bc 	ld  [ %i0 + 0xbc ], %g1
a000b210:	ba 0f 00 01 	and  %i4, %g1, %i5
a000b214:	fa 26 20 c0 	st  %i5, [ %i0 + 0xc0 ]
a000b218:	80 a2 20 00 	cmp  %o0, 0
a000b21c:	f6 06 20 d0 	ld  [ %i0 + 0xd0 ], %i3
a000b220:	c2 06 20 cc 	ld  [ %i0 + 0xcc ], %g1
a000b224:	b6 0e c0 01 	and  %i3, %g1, %i3
a000b228:	f6 26 20 d0 	st  %i3, [ %i0 + 0xd0 ]
a000b22c:	94 10 00 1b 	mov  %i3, %o2
a000b230:	d6 06 20 10 	ld  [ %i0 + 0x10 ], %o3
a000b234:	96 0a e0 ff 	and  %o3, 0xff, %o3
a000b238:	02 80 00 9d 	be  a000b4ac <ULP_UlpISR+0x2b4>
a000b23c:	92 10 00 1d 	mov  %i5, %o1
a000b240:	09 3e c7 80 	sethi  %hi(0xfb1e0000), %g4
a000b244:	7f ff d6 60 	call  a0000bc4 <_ilog>
a000b248:	90 11 21 00 	or  %g4, 0x100, %o0	! fb1e0100 <curr_flash_pos+0x3a7836d8>
a000b24c:	80 a7 60 00 	cmp  %i5, 0
a000b250:	02 80 00 3b 	be  a000b33c <ULP_UlpISR+0x144>
a000b254:	80 a6 e0 00 	cmp  %i3, 0
a000b258:	80 8f 68 00 	btst  0x800, %i5
a000b25c:	02 80 00 08 	be  a000b27c <ULP_UlpISR+0x84>
a000b260:	03 00 00 10 	sethi  %hi(0x4000), %g1
a000b264:	40 00 4f 1d 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a000b268:	90 10 20 0a 	mov  0xa, %o0
a000b26c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b270:	7f ff d8 22 	call  a00012f8 <TIMING_TimerStop>
a000b274:	d0 00 60 ec 	ld  [ %g1 + 0xec ], %o0	! a10020ec <lexUsb3Ulp.lto_priv.722+0xc>
a000b278:	03 00 00 10 	sethi  %hi(0x4000), %g1
a000b27c:	80 8f 40 01 	btst  %i5, %g1
a000b280:	02 80 00 05 	be  a000b294 <ULP_UlpISR+0x9c>
a000b284:	03 00 00 20 	sethi  %hi(0x8000), %g1
a000b288:	40 00 4f 14 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a000b28c:	90 10 20 0b 	mov  0xb, %o0
a000b290:	03 00 00 20 	sethi  %hi(0x8000), %g1
a000b294:	80 8f 40 01 	btst  %i5, %g1
a000b298:	02 80 00 0d 	be  a000b2cc <ULP_UlpISR+0xd4>
a000b29c:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000b2a0:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a000b2a4:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a000b2a8:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a000b2ac:	19 00 00 08 	sethi  %hi(0x2000), %o4
a000b2b0:	9a 12 80 0c 	or  %o2, %o4, %o5
a000b2b4:	da 20 60 08 	st  %o5, [ %g1 + 8 ]
a000b2b8:	1f 3e 07 90 	sethi  %hi(0xf81e4000), %o7
a000b2bc:	90 13 e1 00 	or  %o7, 0x100, %o0	! f81e4100 <curr_flash_pos+0x377876d8>
a000b2c0:	7f ff d6 41 	call  a0000bc4 <_ilog>
a000b2c4:	01 00 00 00 	nop 
a000b2c8:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000b2cc:	80 8f 40 01 	btst  %i5, %g1
a000b2d0:	02 80 00 05 	be  a000b2e4 <ULP_UlpISR+0xec>
a000b2d4:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a000b2d8:	40 00 4f 00 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a000b2dc:	90 10 20 0c 	mov  0xc, %o0
a000b2e0:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a000b2e4:	80 8f 40 01 	btst  %i5, %g1
a000b2e8:	02 80 00 05 	be  a000b2fc <ULP_UlpISR+0x104>
a000b2ec:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a000b2f0:	40 00 4e fa 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a000b2f4:	90 10 20 0e 	mov  0xe, %o0
a000b2f8:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a000b2fc:	80 8f 40 01 	btst  %i5, %g1
a000b300:	02 80 00 05 	be  a000b314 <ULP_UlpISR+0x11c>
a000b304:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a000b308:	40 00 4e f4 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a000b30c:	90 10 20 0f 	mov  0xf, %o0
a000b310:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a000b314:	80 8f 40 01 	btst  %i5, %g1
a000b318:	02 80 00 09 	be  a000b33c <ULP_UlpISR+0x144>
a000b31c:	80 a6 e0 00 	cmp  %i3, 0
a000b320:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a000b324:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a000b328:	fa 00 60 08 	ld  [ %g1 + 8 ], %i5
a000b32c:	17 00 02 00 	sethi  %hi(0x80000), %o3
a000b330:	90 17 40 0b 	or  %i5, %o3, %o0
a000b334:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
a000b338:	80 a6 e0 00 	cmp  %i3, 0
a000b33c:	02 80 00 5a 	be  a000b4a4 <ULP_UlpISR+0x2ac>
a000b340:	80 8e e0 08 	btst  8, %i3
a000b344:	02 80 00 1b 	be  a000b3b0 <ULP_UlpISR+0x1b8>
a000b348:	80 8e e0 40 	btst  0x40, %i3
a000b34c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b350:	f0 08 60 e0 	ldub  [ %g1 + 0xe0 ], %i0	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a000b354:	84 10 60 e0 	or  %g1, 0xe0, %g2
a000b358:	80 a6 20 04 	cmp  %i0, 4
a000b35c:	12 80 00 0e 	bne  a000b394 <ULP_UlpISR+0x19c>
a000b360:	b8 10 00 01 	mov  %g1, %i4
a000b364:	7f ff de c1 	call  a0002e68 <LEON_TimerRead>
a000b368:	fa 00 a0 08 	ld  [ %g2 + 8 ], %i5
a000b36c:	80 a7 40 08 	cmp  %i5, %o0
a000b370:	1a 80 00 05 	bcc  a000b384 <ULP_UlpISR+0x18c>
a000b374:	92 10 00 1d 	mov  %i5, %o1
a000b378:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a000b37c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a000b380:	92 07 40 01 	add  %i5, %g1, %o1
a000b384:	07 3e 47 87 	sethi  %hi(0xf91e1c00), %g3
a000b388:	92 22 40 08 	sub  %o1, %o0, %o1
a000b38c:	7f ff d6 0e 	call  a0000bc4 <_ilog>
a000b390:	90 10 e3 01 	or  %g3, 0x301, %o0
a000b394:	c2 0f 20 e0 	ldub  [ %i4 + 0xe0 ], %g1
a000b398:	80 a0 60 05 	cmp  %g1, 5
a000b39c:	02 80 00 05 	be  a000b3b0 <ULP_UlpISR+0x1b8>
a000b3a0:	80 8e e0 40 	btst  0x40, %i3
a000b3a4:	40 00 4e cd 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a000b3a8:	90 10 20 08 	mov  8, %o0
a000b3ac:	80 8e e0 40 	btst  0x40, %i3
a000b3b0:	02 80 00 0a 	be  a000b3d8 <ULP_UlpISR+0x1e0>
a000b3b4:	80 8e ff fe 	btst  -2, %i3
a000b3b8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b3bc:	c2 08 60 e0 	ldub  [ %g1 + 0xe0 ], %g1	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a000b3c0:	80 a0 60 04 	cmp  %g1, 4
a000b3c4:	12 80 00 05 	bne  a000b3d8 <ULP_UlpISR+0x1e0>
a000b3c8:	80 8e ff fe 	btst  -2, %i3
a000b3cc:	40 00 1e 09 	call  a0012bf0 <ulp_StatMonPhyControl>
a000b3d0:	90 10 20 01 	mov  1, %o0
a000b3d4:	80 8e ff fe 	btst  -2, %i3
a000b3d8:	02 80 00 06 	be  a000b3f0 <ULP_UlpISR+0x1f8>
a000b3dc:	80 8e e0 01 	btst  1, %i3
a000b3e0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b3e4:	7f ff d7 c5 	call  a00012f8 <TIMING_TimerStop>
a000b3e8:	d0 00 60 f8 	ld  [ %g1 + 0xf8 ], %o0	! a10020f8 <lexUsb3Ulp.lto_priv.722+0x18>
a000b3ec:	80 8e e0 01 	btst  1, %i3
a000b3f0:	02 80 00 2d 	be  a000b4a4 <ULP_UlpISR+0x2ac>
a000b3f4:	09 3e c7 a3 	sethi  %hi(0xfb1e8c00), %g4
a000b3f8:	37 28 40 08 	sethi  %hi(0xa1002000), %i3
a000b3fc:	b0 16 e0 e0 	or  %i3, 0xe0, %i0	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a000b400:	d6 0e 20 23 	ldub  [ %i0 + 0x23 ], %o3
a000b404:	d4 0e 20 22 	ldub  [ %i0 + 0x22 ], %o2
a000b408:	d2 0e 20 21 	ldub  [ %i0 + 0x21 ], %o1
a000b40c:	7f ff d5 ee 	call  a0000bc4 <_ilog>
a000b410:	90 11 23 00 	or  %g4, 0x300, %o0
a000b414:	c2 0e 20 20 	ldub  [ %i0 + 0x20 ], %g1
a000b418:	82 00 60 01 	inc  %g1
a000b41c:	d0 06 20 18 	ld  [ %i0 + 0x18 ], %o0
a000b420:	7f ff d7 a8 	call  a00012c0 <TIMING_TimerStart>
a000b424:	c2 2e 20 20 	stb  %g1, [ %i0 + 0x20 ]
a000b428:	c2 0e 20 21 	ldub  [ %i0 + 0x21 ], %g1
a000b42c:	80 a0 60 00 	cmp  %g1, 0
a000b430:	12 80 00 06 	bne  a000b448 <ULP_UlpISR+0x250>
a000b434:	01 00 00 00 	nop 
a000b438:	c2 0e 20 22 	ldub  [ %i0 + 0x22 ], %g1
a000b43c:	80 a0 60 00 	cmp  %g1, 0
a000b440:	32 80 00 17 	bne,a   a000b49c <ULP_UlpISR+0x2a4>
a000b444:	c0 2e 20 23 	clrb  [ %i0 + 0x23 ]
a000b448:	40 00 4e 3b 	call  a001ed34 <UlpLexUsb3Status>
a000b44c:	01 00 00 00 	nop 
a000b450:	80 a2 20 01 	cmp  %o0, 1
a000b454:	32 80 00 12 	bne,a   a000b49c <ULP_UlpISR+0x2a4>
a000b458:	c0 2e 20 23 	clrb  [ %i0 + 0x23 ]
a000b45c:	c2 0e 20 23 	ldub  [ %i0 + 0x23 ], %g1
a000b460:	80 a0 60 00 	cmp  %g1, 0
a000b464:	12 80 00 0a 	bne  a000b48c <ULP_UlpISR+0x294>
a000b468:	94 10 20 0b 	mov  0xb, %o2
a000b46c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b470:	d0 2e 20 23 	stb  %o0, [ %i0 + 0x23 ]
a000b474:	40 00 50 37 	call  a001f550 <LexUsb3TurnOffUsb3.lto_priv.746>
a000b478:	d4 28 60 e0 	stb  %o2, [ %g1 + 0xe0 ]
a000b47c:	40 00 4a 18 	call  a001dcdc <ULP_UlpLexUsb3LexOnlyResetStart>
a000b480:	01 00 00 00 	nop 
a000b484:	10 80 00 07 	b  a000b4a0 <ULP_UlpISR+0x2a8>
a000b488:	c0 2e 20 21 	clrb  [ %i0 + 0x21 ]
a000b48c:	40 00 50 52 	call  a001f5d4 <LexUsb3FailureRecovery.lto_priv.745>
a000b490:	01 00 00 00 	nop 
a000b494:	10 80 00 03 	b  a000b4a0 <ULP_UlpISR+0x2a8>
a000b498:	c0 2e 20 21 	clrb  [ %i0 + 0x21 ]
a000b49c:	c0 2e 20 21 	clrb  [ %i0 + 0x21 ]
a000b4a0:	c0 2e 20 22 	clrb  [ %i0 + 0x22 ]
a000b4a4:	81 c7 e0 08 	ret 
a000b4a8:	81 e8 00 00 	restore 
a000b4ac:	11 3e c7 89 	sethi  %hi(0xfb1e2400), %o0
a000b4b0:	7f ff d5 c5 	call  a0000bc4 <_ilog>
a000b4b4:	90 12 21 00 	or  %o0, 0x100, %o0	! fb1e2500 <curr_flash_pos+0x3a785ad8>
a000b4b8:	80 a7 60 00 	cmp  %i5, 0
a000b4bc:	02 80 00 2c 	be  a000b56c <ULP_UlpISR+0x374>
a000b4c0:	80 a6 e0 00 	cmp  %i3, 0
a000b4c4:	80 8f 68 00 	btst  0x800, %i5
a000b4c8:	02 80 00 0a 	be  a000b4f0 <ULP_UlpISR+0x2f8>
a000b4cc:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000b4d0:	c2 06 20 c8 	ld  [ %i0 + 0xc8 ], %g1
a000b4d4:	80 88 68 00 	btst  0x800, %g1
a000b4d8:	12 80 00 03 	bne  a000b4e4 <ULP_UlpISR+0x2ec>
a000b4dc:	90 10 20 04 	mov  4, %o0
a000b4e0:	90 10 20 05 	mov  5, %o0
a000b4e4:	40 00 44 ae 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a000b4e8:	01 00 00 00 	nop 
a000b4ec:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000b4f0:	80 8f 40 01 	btst  %i5, %g1
a000b4f4:	02 80 00 0c 	be  a000b524 <ULP_UlpISR+0x32c>
a000b4f8:	03 00 00 20 	sethi  %hi(0x8000), %g1
a000b4fc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b500:	c2 08 61 58 	ldub  [ %g1 + 0x158 ], %g1	! a1002158 <rexUsb3Ulp.lto_priv.730+0x14>
a000b504:	80 a0 60 00 	cmp  %g1, 0
a000b508:	02 80 00 07 	be  a000b524 <ULP_UlpISR+0x32c>
a000b50c:	03 00 00 20 	sethi  %hi(0x8000), %g1
a000b510:	40 00 47 d1 	call  a001d454 <UlpSendCPUCommRexUsb3ResetMessage>
a000b514:	90 10 20 01 	mov  1, %o0
a000b518:	40 00 0a d4 	call  a000e068 <MCA_ChannelLinkDn>
a000b51c:	90 10 20 02 	mov  2, %o0
a000b520:	03 00 00 20 	sethi  %hi(0x8000), %g1
a000b524:	80 8f 40 01 	btst  %i5, %g1
a000b528:	02 80 00 05 	be  a000b53c <ULP_UlpISR+0x344>
a000b52c:	03 00 00 08 	sethi  %hi(0x2000), %g1
a000b530:	40 00 44 9b 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a000b534:	90 10 20 11 	mov  0x11, %o0
a000b538:	03 00 00 08 	sethi  %hi(0x2000), %g1
a000b53c:	80 8f 40 01 	btst  %i5, %g1
a000b540:	02 80 00 05 	be  a000b554 <ULP_UlpISR+0x35c>
a000b544:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a000b548:	40 00 44 95 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a000b54c:	90 10 20 0d 	mov  0xd, %o0
a000b550:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a000b554:	80 8f 40 01 	btst  %i5, %g1
a000b558:	02 80 00 05 	be  a000b56c <ULP_UlpISR+0x374>
a000b55c:	80 a6 e0 00 	cmp  %i3, 0
a000b560:	40 00 44 8f 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a000b564:	90 10 20 0f 	mov  0xf, %o0
a000b568:	80 a6 e0 00 	cmp  %i3, 0
a000b56c:	02 bf ff ce 	be  a000b4a4 <ULP_UlpISR+0x2ac>
a000b570:	80 8e e0 08 	btst  8, %i3
a000b574:	02 80 00 1b 	be  a000b5e0 <ULP_UlpISR+0x3e8>
a000b578:	80 8e e0 01 	btst  1, %i3
a000b57c:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a000b580:	c2 08 a1 44 	ldub  [ %g2 + 0x144 ], %g1	! a1002144 <rexUsb3Ulp.lto_priv.730>
a000b584:	80 a0 60 04 	cmp  %g1, 4
a000b588:	12 80 00 11 	bne  a000b5cc <ULP_UlpISR+0x3d4>
a000b58c:	b0 10 a1 44 	or  %g2, 0x144, %i0
a000b590:	7f ff de 36 	call  a0002e68 <LEON_TimerRead>
a000b594:	f8 06 20 08 	ld  [ %i0 + 8 ], %i4
a000b598:	80 a7 00 08 	cmp  %i4, %o0
a000b59c:	1a 80 00 05 	bcc  a000b5b0 <ULP_UlpISR+0x3b8>
a000b5a0:	92 10 00 1c 	mov  %i4, %o1
a000b5a4:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a000b5a8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a000b5ac:	92 07 00 01 	add  %i4, %g1, %o1
a000b5b0:	07 3e 47 87 	sethi  %hi(0xf91e1c00), %g3
a000b5b4:	92 22 40 08 	sub  %o1, %o0, %o1
a000b5b8:	7f ff d5 83 	call  a0000bc4 <_ilog>
a000b5bc:	90 10 e3 01 	or  %g3, 0x301, %o0
a000b5c0:	7f ff de 2a 	call  a0002e68 <LEON_TimerRead>
a000b5c4:	01 00 00 00 	nop 
a000b5c8:	d0 26 20 08 	st  %o0, [ %i0 + 8 ]
a000b5cc:	7f ff f9 e8 	call  a0009d6c <GpioEnableIrq>
a000b5d0:	90 10 20 0f 	mov  0xf, %o0
a000b5d4:	40 00 44 72 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a000b5d8:	90 10 20 07 	mov  7, %o0
a000b5dc:	80 8e e0 01 	btst  1, %i3
a000b5e0:	02 80 00 04 	be  a000b5f0 <ULP_UlpISR+0x3f8>
a000b5e4:	01 00 00 00 	nop 
a000b5e8:	40 00 44 6d 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a000b5ec:	91 e8 20 06 	restore  %g0, 6, %o0
a000b5f0:	81 c7 e0 08 	ret 
a000b5f4:	81 e8 00 00 	restore 

a000b5f8 <LEON_InstAccErr>:
a000b5f8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b5fc:	11 3e 00 83 	sethi  %hi(0xf8020c00), %o0
a000b600:	7f ff d5 71 	call  a0000bc4 <_ilog>
a000b604:	90 12 21 07 	or  %o0, 0x107, %o0	! f8020d07 <curr_flash_pos+0x375c42df>
a000b608:	40 00 00 a7 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b60c:	01 00 00 00 	nop 
a000b610:	01 00 00 00 	nop 

a000b614 <LEON_UnimplementedFlush>:
a000b614:	9d e3 bf e0 	save  %sp, -32, %sp
a000b618:	11 3e 00 83 	sethi  %hi(0xf8020c00), %o0
a000b61c:	7f ff d5 6a 	call  a0000bc4 <_ilog>
a000b620:	90 12 22 07 	or  %o0, 0x207, %o0	! f8020e07 <curr_flash_pos+0x375c43df>
a000b624:	40 00 00 a0 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b628:	01 00 00 00 	nop 
a000b62c:	01 00 00 00 	nop 

a000b630 <LEON_DataAccErr>:
a000b630:	9d e3 bf e0 	save  %sp, -32, %sp
a000b634:	11 3e 00 83 	sethi  %hi(0xf8020c00), %o0
a000b638:	7f ff d5 63 	call  a0000bc4 <_ilog>
a000b63c:	90 12 23 07 	or  %o0, 0x307, %o0	! f8020f07 <curr_flash_pos+0x375c44df>
a000b640:	40 00 00 99 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b644:	01 00 00 00 	nop 
a000b648:	01 00 00 00 	nop 

a000b64c <LEON_DivByZeroErr>:
a000b64c:	9d e3 bf e0 	save  %sp, -32, %sp
a000b650:	11 3e 00 84 	sethi  %hi(0xf8021000), %o0
a000b654:	7f ff d5 5c 	call  a0000bc4 <_ilog>
a000b658:	90 12 20 07 	or  %o0, 7, %o0	! f8021007 <curr_flash_pos+0x375c45df>
a000b65c:	40 00 00 92 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b660:	01 00 00 00 	nop 
a000b664:	01 00 00 00 	nop 

a000b668 <ULP_enableUsb2>:
a000b668:	9d e3 bf e0 	save  %sp, -32, %sp
a000b66c:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000b670:	90 10 20 14 	mov  0x14, %o0
a000b674:	7f ff f0 52 	call  a00077bc <Config_ArbitrateGetVar>
a000b678:	92 16 a2 80 	or  %i2, 0x280, %o1
a000b67c:	80 a2 20 00 	cmp  %o0, 0
a000b680:	02 80 00 08 	be  a000b6a0 <ULP_enableUsb2+0x38>
a000b684:	c2 0e a2 80 	ldub  [ %i2 + 0x280 ], %g1
a000b688:	82 10 60 01 	or  %g1, 1, %g1
a000b68c:	b2 10 20 14 	mov  0x14, %i1
a000b690:	c2 2e a2 80 	stb  %g1, [ %i2 + 0x280 ]
a000b694:	b0 10 20 04 	mov  4, %i0
a000b698:	7f ff ef 98 	call  a00074f8 <Config_ArbitrateSetVar>
a000b69c:	95 ee a2 80 	restore  %i2, 0x280, %o2
a000b6a0:	81 c7 e0 08 	ret 
a000b6a4:	81 e8 00 00 	restore 

a000b6a8 <ULP_disableUsb2>:
a000b6a8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b6ac:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000b6b0:	90 10 20 14 	mov  0x14, %o0
a000b6b4:	7f ff f0 42 	call  a00077bc <Config_ArbitrateGetVar>
a000b6b8:	92 16 a2 80 	or  %i2, 0x280, %o1
a000b6bc:	80 a2 20 00 	cmp  %o0, 0
a000b6c0:	02 80 00 08 	be  a000b6e0 <ULP_disableUsb2+0x38>
a000b6c4:	c2 0e a2 80 	ldub  [ %i2 + 0x280 ], %g1
a000b6c8:	82 08 7f fe 	and  %g1, -2, %g1
a000b6cc:	b2 10 20 14 	mov  0x14, %i1
a000b6d0:	c2 2e a2 80 	stb  %g1, [ %i2 + 0x280 ]
a000b6d4:	b0 10 20 04 	mov  4, %i0
a000b6d8:	7f ff ef 88 	call  a00074f8 <Config_ArbitrateSetVar>
a000b6dc:	95 ee a2 80 	restore  %i2, 0x280, %o2
a000b6e0:	81 c7 e0 08 	ret 
a000b6e4:	81 e8 00 00 	restore 

a000b6e8 <ULP_enableUsb3>:
a000b6e8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b6ec:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000b6f0:	90 10 20 14 	mov  0x14, %o0
a000b6f4:	7f ff f0 32 	call  a00077bc <Config_ArbitrateGetVar>
a000b6f8:	92 16 a2 80 	or  %i2, 0x280, %o1
a000b6fc:	80 a2 20 00 	cmp  %o0, 0
a000b700:	02 80 00 08 	be  a000b720 <ULP_enableUsb3+0x38>
a000b704:	c2 0e a2 80 	ldub  [ %i2 + 0x280 ], %g1
a000b708:	82 10 60 02 	or  %g1, 2, %g1
a000b70c:	b2 10 20 14 	mov  0x14, %i1
a000b710:	c2 2e a2 80 	stb  %g1, [ %i2 + 0x280 ]
a000b714:	b0 10 20 04 	mov  4, %i0
a000b718:	7f ff ef 78 	call  a00074f8 <Config_ArbitrateSetVar>
a000b71c:	95 ee a2 80 	restore  %i2, 0x280, %o2
a000b720:	81 c7 e0 08 	ret 
a000b724:	81 e8 00 00 	restore 

a000b728 <ULP_disableUsb3>:
a000b728:	9d e3 bf e0 	save  %sp, -32, %sp
a000b72c:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000b730:	90 10 20 14 	mov  0x14, %o0
a000b734:	7f ff f0 22 	call  a00077bc <Config_ArbitrateGetVar>
a000b738:	92 16 a2 80 	or  %i2, 0x280, %o1
a000b73c:	80 a2 20 00 	cmp  %o0, 0
a000b740:	02 80 00 08 	be  a000b760 <ULP_disableUsb3+0x38>
a000b744:	c2 0e a2 80 	ldub  [ %i2 + 0x280 ], %g1
a000b748:	82 08 7f fd 	and  %g1, -3, %g1
a000b74c:	b2 10 20 14 	mov  0x14, %i1
a000b750:	c2 2e a2 80 	stb  %g1, [ %i2 + 0x280 ]
a000b754:	b0 10 20 04 	mov  4, %i0
a000b758:	7f ff ef 68 	call  a00074f8 <Config_ArbitrateSetVar>
a000b75c:	95 ee a2 80 	restore  %i2, 0x280, %o2
a000b760:	81 c7 e0 08 	ret 
a000b764:	81 e8 00 00 	restore 

a000b768 <ULP_enableUsb3ResetOnDisconnect>:
a000b768:	9d e3 bf e0 	save  %sp, -32, %sp
a000b76c:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000b770:	90 10 20 1c 	mov  0x1c, %o0
a000b774:	7f ff f0 12 	call  a00077bc <Config_ArbitrateGetVar>
a000b778:	92 16 a2 80 	or  %i2, 0x280, %o1
a000b77c:	80 a2 20 00 	cmp  %o0, 0
a000b780:	02 80 00 08 	be  a000b7a0 <ULP_enableUsb3ResetOnDisconnect+0x38>
a000b784:	c2 0e a2 80 	ldub  [ %i2 + 0x280 ], %g1
a000b788:	82 10 60 01 	or  %g1, 1, %g1
a000b78c:	b2 10 20 1c 	mov  0x1c, %i1
a000b790:	c2 2e a2 80 	stb  %g1, [ %i2 + 0x280 ]
a000b794:	b0 10 20 04 	mov  4, %i0
a000b798:	7f ff ef 58 	call  a00074f8 <Config_ArbitrateSetVar>
a000b79c:	95 ee a2 80 	restore  %i2, 0x280, %o2
a000b7a0:	81 c7 e0 08 	ret 
a000b7a4:	81 e8 00 00 	restore 

a000b7a8 <ULP_disableUsb3ResetOnDisconnect>:
a000b7a8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b7ac:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000b7b0:	90 10 20 1c 	mov  0x1c, %o0
a000b7b4:	7f ff f0 02 	call  a00077bc <Config_ArbitrateGetVar>
a000b7b8:	92 16 a2 80 	or  %i2, 0x280, %o1
a000b7bc:	80 a2 20 00 	cmp  %o0, 0
a000b7c0:	02 80 00 08 	be  a000b7e0 <ULP_disableUsb3ResetOnDisconnect+0x38>
a000b7c4:	c2 0e a2 80 	ldub  [ %i2 + 0x280 ], %g1
a000b7c8:	82 08 7f fe 	and  %g1, -2, %g1
a000b7cc:	b2 10 20 1c 	mov  0x1c, %i1
a000b7d0:	c2 2e a2 80 	stb  %g1, [ %i2 + 0x280 ]
a000b7d4:	b0 10 20 04 	mov  4, %i0
a000b7d8:	7f ff ef 48 	call  a00074f8 <Config_ArbitrateSetVar>
a000b7dc:	95 ee a2 80 	restore  %i2, 0x280, %o2
a000b7e0:	81 c7 e0 08 	ret 
a000b7e4:	81 e8 00 00 	restore 

a000b7e8 <ULP_LexVbusDetectIntHandler>:
a000b7e8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b7ec:	07 28 40 18 	sethi  %hi(0xa1006000), %g3
a000b7f0:	c2 00 e3 68 	ld  [ %g3 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a000b7f4:	c4 00 60 38 	ld  [ %g1 + 0x38 ], %g2
a000b7f8:	89 30 a0 02 	srl  %g2, 2, %g4
a000b7fc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b800:	90 09 20 01 	and  %g4, 1, %o0
a000b804:	82 10 60 cc 	or  %g1, 0xcc, %g1
a000b808:	c0 28 60 09 	clrb  [ %g1 + 9 ]
a000b80c:	80 a2 20 00 	cmp  %o0, 0
a000b810:	d0 28 60 08 	stb  %o0, [ %g1 + 8 ]
a000b814:	b8 10 00 03 	mov  %g3, %i4
a000b818:	12 80 00 04 	bne  a000b828 <ULP_LexVbusDetectIntHandler+0x40>
a000b81c:	ba 10 00 01 	mov  %g1, %i5
a000b820:	40 00 4c 52 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a000b824:	90 10 20 03 	mov  3, %o0
a000b828:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
a000b82c:	7f ff d6 a5 	call  a00012c0 <TIMING_TimerStart>
a000b830:	c0 2f 60 09 	clrb  [ %i5 + 9 ]
a000b834:	c2 07 23 68 	ld  [ %i4 + 0x368 ], %g1
a000b838:	f2 00 60 38 	ld  [ %g1 + 0x38 ], %i1
a000b83c:	93 36 60 02 	srl  %i1, 2, %o1
a000b840:	31 3e 47 80 	sethi  %hi(0xf91e0000), %i0
a000b844:	b2 0a 60 01 	and  %o1, 1, %i1
a000b848:	b0 16 22 00 	or  %i0, 0x200, %i0
a000b84c:	7f ff d4 de 	call  a0000bc4 <_ilog>
a000b850:	81 e8 00 00 	restore 

a000b854 <assertPostHook.lto_priv.869>:
a000b854:	9d e3 bf e0 	save  %sp, -32, %sp
a000b858:	83 48 00 00 	rd  %psr, %g1
a000b85c:	82 10 6f 00 	or  %g1, 0xf00, %g1
a000b860:	81 88 00 01 	wr  %g1, %psr
a000b864:	01 00 00 00 	nop 
a000b868:	01 00 00 00 	nop 
a000b86c:	01 00 00 00 	nop 
a000b870:	40 00 07 8b 	call  a000d69c <CALLBACK_Reinit>
a000b874:	01 00 00 00 	nop 
a000b878:	7f ff dd 17 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a000b87c:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a000b880:	7f ff dd 15 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a000b884:	90 10 20 01 	mov  1, %o0
a000b888:	7f ff d5 5a 	call  a0000df0 <UART_InterruptHandlerRx>
a000b88c:	01 00 00 00 	nop 
a000b890:	7f ff e9 36 	call  a0005d68 <callBackTask>
a000b894:	01 00 00 00 	nop 
a000b898:	7f ff d4 fd 	call  a0000c8c <UART_PollingModeDoWork>
a000b89c:	01 00 00 00 	nop 
a000b8a0:	30 bf ff fa 	b,a   a000b888 <assertPostHook.lto_priv.869+0x34>

a000b8a4 <LEON_TrapHandlerEndPoint>:
a000b8a4:	9d e3 bf e0 	save  %sp, -32, %sp
a000b8a8:	93 58 00 00 	rd  %tbr, %o1
a000b8ac:	11 3e 40 84 	sethi  %hi(0xf9021000), %o0
a000b8b0:	40 00 05 b8 	call  a000cf90 <_iassert>
a000b8b4:	90 12 21 07 	or  %o0, 0x107, %o0	! f9021107 <curr_flash_pos+0x385c46df>
a000b8b8:	01 00 00 00 	nop 

a000b8bc <LEON_DataAccessException>:
a000b8bc:	9d e3 bf e0 	save  %sp, -32, %sp
a000b8c0:	11 3e 80 84 	sethi  %hi(0xfa021000), %o0
a000b8c4:	94 10 00 19 	mov  %i1, %o2
a000b8c8:	92 10 00 18 	mov  %i0, %o1
a000b8cc:	40 00 05 b1 	call  a000cf90 <_iassert>
a000b8d0:	90 12 22 07 	or  %o0, 0x207, %o0
a000b8d4:	01 00 00 00 	nop 

a000b8d8 <LEON_DataStoreErrHandler>:
a000b8d8:	9d e3 bf e0 	save  %sp, -32, %sp
a000b8dc:	11 3e 80 84 	sethi  %hi(0xfa021000), %o0
a000b8e0:	94 10 00 19 	mov  %i1, %o2
a000b8e4:	92 10 00 18 	mov  %i0, %o1
a000b8e8:	40 00 05 aa 	call  a000cf90 <_iassert>
a000b8ec:	90 12 23 07 	or  %o0, 0x307, %o0
a000b8f0:	01 00 00 00 	nop 

a000b8f4 <LEON_AHBFailureHandler>:
a000b8f4:	9d e3 bf e0 	save  %sp, -32, %sp
a000b8f8:	11 3e 80 82 	sethi  %hi(0xfa020800), %o0
a000b8fc:	d2 01 e0 10 	ld  [ %g7 + 0x10 ], %o1
a000b900:	90 12 21 07 	or  %o0, 0x107, %o0
a000b904:	d4 01 e0 0c 	ld  [ %g7 + 0xc ], %o2
a000b908:	7f ff d4 af 	call  a0000bc4 <_ilog>
a000b90c:	01 00 00 00 	nop 
a000b910:	7f ff ff e5 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b914:	01 00 00 00 	nop 
a000b918:	01 00 00 00 	nop 

a000b91c <LEON_InstFetchErr>:
a000b91c:	9d e3 bf e0 	save  %sp, -32, %sp
a000b920:	11 3e 00 82 	sethi  %hi(0xf8020800), %o0
a000b924:	7f ff d4 a8 	call  a0000bc4 <_ilog>
a000b928:	90 12 22 07 	or  %o0, 0x207, %o0	! f8020a07 <curr_flash_pos+0x375c3fdf>
a000b92c:	7f ff ff de 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b930:	01 00 00 00 	nop 
a000b934:	01 00 00 00 	nop 

a000b938 <LEON_IllegalInstErr>:
a000b938:	9d e3 bf e0 	save  %sp, -32, %sp
a000b93c:	11 3e 00 82 	sethi  %hi(0xf8020800), %o0
a000b940:	7f ff d4 a1 	call  a0000bc4 <_ilog>
a000b944:	90 12 23 07 	or  %o0, 0x307, %o0	! f8020b07 <curr_flash_pos+0x375c40df>
a000b948:	7f ff ff d7 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b94c:	01 00 00 00 	nop 
a000b950:	01 00 00 00 	nop 

a000b954 <LEON_PrivInstErr>:
a000b954:	9d e3 bf e0 	save  %sp, -32, %sp
a000b958:	11 3e 00 83 	sethi  %hi(0xf8020c00), %o0
a000b95c:	7f ff d4 9a 	call  a0000bc4 <_ilog>
a000b960:	90 12 20 07 	or  %o0, 7, %o0	! f8020c07 <curr_flash_pos+0x375c41df>
a000b964:	7f ff ff d0 	call  a000b8a4 <LEON_TrapHandlerEndPoint>
a000b968:	01 00 00 00 	nop 
a000b96c:	01 00 00 00 	nop 

a000b970 <_I2CD_icmdsGpioExpClearPinComplete>:
a000b970:	11 3e 04 84 	sethi  %hi(0xf8121000), %o0
a000b974:	90 12 20 06 	or  %o0, 6, %o0	! f8121006 <curr_flash_pos+0x376c45de>
a000b978:	82 13 c0 00 	mov  %o7, %g1
a000b97c:	7f ff d4 92 	call  a0000bc4 <_ilog>
a000b980:	9e 10 40 00 	mov  %g1, %o7

a000b984 <_I2CD_icmdsGpioExpSetPinComplete>:
a000b984:	11 3e 04 83 	sethi  %hi(0xf8120c00), %o0
a000b988:	90 12 22 06 	or  %o0, 0x206, %o0	! f8120e06 <curr_flash_pos+0x376c43de>
a000b98c:	82 13 c0 00 	mov  %o7, %g1
a000b990:	7f ff d4 8d 	call  a0000bc4 <_ilog>
a000b994:	9e 10 40 00 	mov  %g1, %o7

a000b998 <_I2CD_icmdsGpioExpReadPinComplete>:
a000b998:	80 a2 20 00 	cmp  %o0, 0
a000b99c:	02 80 00 04 	be  a000b9ac <_I2CD_icmdsGpioExpReadPinComplete+0x14>
a000b9a0:	11 3e 04 84 	sethi  %hi(0xf8121000), %o0
a000b9a4:	10 80 00 03 	b  a000b9b0 <_I2CD_icmdsGpioExpReadPinComplete+0x18>
a000b9a8:	90 12 22 06 	or  %o0, 0x206, %o0	! f8121206 <curr_flash_pos+0x376c47de>
a000b9ac:	90 12 23 06 	or  %o0, 0x306, %o0
a000b9b0:	82 13 c0 00 	mov  %o7, %g1
a000b9b4:	7f ff d4 84 	call  a0000bc4 <_ilog>
a000b9b8:	9e 10 40 00 	mov  %g1, %o7

a000b9bc <_I2CD_gpioExpClearCallback>:
a000b9bc:	9d e3 bf e0 	save  %sp, -32, %sp
a000b9c0:	80 a6 20 00 	cmp  %i0, 0
a000b9c4:	12 80 00 05 	bne  a000b9d8 <_I2CD_gpioExpClearCallback+0x1c>
a000b9c8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000b9cc:	11 3e 04 80 	sethi  %hi(0xf8120000), %o0
a000b9d0:	40 00 05 70 	call  a000cf90 <_iassert>
a000b9d4:	90 12 22 07 	or  %o0, 0x207, %o0	! f8120207 <curr_flash_pos+0x376c37df>
a000b9d8:	c2 00 60 7c 	ld  [ %g1 + 0x7c ], %g1
a000b9dc:	80 a0 60 00 	cmp  %g1, 0
a000b9e0:	02 80 00 04 	be  a000b9f0 <_I2CD_gpioExpClearCallback+0x34>
a000b9e4:	01 00 00 00 	nop 
a000b9e8:	9f c0 40 00 	call  %g1
a000b9ec:	01 00 00 00 	nop 
a000b9f0:	81 c7 e0 08 	ret 
a000b9f4:	81 e8 00 00 	restore 

a000b9f8 <_I2CD_gpioExpSetCallback>:
a000b9f8:	82 13 c0 00 	mov  %o7, %g1
a000b9fc:	7f ff ff f0 	call  a000b9bc <_I2CD_gpioExpClearCallback>
a000ba00:	9e 10 40 00 	mov  %g1, %o7

a000ba04 <_I2CD_gpioExpReadCallback>:
a000ba04:	9d e3 bf e0 	save  %sp, -32, %sp
a000ba08:	80 a6 20 00 	cmp  %i0, 0
a000ba0c:	12 80 00 05 	bne  a000ba20 <_I2CD_gpioExpReadCallback+0x1c>
a000ba10:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000ba14:	07 3e 04 80 	sethi  %hi(0xf8120000), %g3
a000ba18:	40 00 05 5e 	call  a000cf90 <_iassert>
a000ba1c:	90 10 e2 07 	or  %g3, 0x207, %o0	! f8120207 <curr_flash_pos+0x376c37df>
a000ba20:	82 10 60 68 	or  %g1, 0x68, %g1
a000ba24:	d0 08 60 18 	ldub  [ %g1 + 0x18 ], %o0
a000ba28:	85 36 40 08 	srl  %i1, %o0, %g2
a000ba2c:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
a000ba30:	9f c0 40 00 	call  %g1
a000ba34:	90 08 a0 01 	and  %g2, 1, %o0
a000ba38:	81 c7 e0 08 	ret 
a000ba3c:	81 e8 00 00 	restore 

a000ba40 <_I2CD_gpioExpReadInputsHandler>:
a000ba40:	9d e3 bf e0 	save  %sp, -32, %sp
a000ba44:	d2 0e 20 01 	ldub  [ %i0 + 1 ], %o1
a000ba48:	c2 0e 20 02 	ldub  [ %i0 + 2 ], %g1
a000ba4c:	85 2a 60 08 	sll  %o1, 8, %g2
a000ba50:	c6 0e 00 00 	ldub  [ %i0 ], %g3
a000ba54:	b2 1e 60 03 	xor  %i1, 3, %i1
a000ba58:	09 28 40 08 	sethi  %hi(0xa1002000), %g4
a000ba5c:	80 a0 00 19 	cmp  %g0, %i1
a000ba60:	83 28 60 10 	sll  %g1, 0x10, %g1
a000ba64:	d4 01 20 6c 	ld  [ %g4 + 0x6c ], %o2
a000ba68:	82 10 80 01 	or  %g2, %g1, %g1
a000ba6c:	90 60 3f ff 	subx  %g0, -1, %o0
a000ba70:	9f c2 80 00 	call  %o2
a000ba74:	92 10 40 03 	or  %g1, %g3, %o1
a000ba78:	81 c7 e0 08 	ret 
a000ba7c:	81 e8 00 00 	restore 

a000ba80 <_I2CD_gpioExpBeginReadModifyWriteOperation>:
a000ba80:	86 12 3f 80 	or  %o0, -128, %g3
a000ba84:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a000ba88:	90 10 a0 68 	or  %g2, 0x68, %o0	! a1002068 <_gpioExpander.lto_priv.896>
a000ba8c:	d4 22 20 0c 	st  %o2, [ %o0 + 0xc ]
a000ba90:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a000ba94:	c6 2a 20 04 	stb  %g3, [ %o0 + 4 ]
a000ba98:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a000ba9c:	d2 22 20 08 	st  %o1, [ %o0 + 8 ]
a000baa0:	94 0a 80 01 	and  %o2, %g1, %o2
a000baa4:	80 a2 80 01 	cmp  %o2, %g1
a000baa8:	12 80 00 05 	bne  a000babc <_I2CD_gpioExpBeginReadModifyWriteOperation+0x3c>
a000baac:	d6 22 20 10 	st  %o3, [ %o0 + 0x10 ]
a000bab0:	82 13 c0 00 	mov  %o7, %g1
a000bab4:	40 00 00 41 	call  a000bbb8 <_I2CD_gpioExpRmwReadHandler.part.0>
a000bab8:	9e 10 40 00 	mov  %g1, %o7
a000babc:	19 28 00 2e 	sethi  %hi(0xa000b800), %o4
a000bac0:	92 10 00 08 	mov  %o0, %o1
a000bac4:	c6 28 a0 68 	stb  %g3, [ %g2 + 0x68 ]
a000bac8:	11 28 00 86 	sethi  %hi(0xa0021800), %o0
a000bacc:	98 13 22 e8 	or  %o4, 0x2e8, %o4
a000bad0:	96 10 20 03 	mov  3, %o3
a000bad4:	94 10 20 01 	mov  1, %o2
a000bad8:	90 12 23 72 	or  %o0, 0x372, %o0
a000badc:	82 13 c0 00 	mov  %o7, %g1
a000bae0:	7f ff f2 57 	call  a000843c <I2C_WriteReadAsync>
a000bae4:	9e 10 40 00 	mov  %g1, %o7

a000bae8 <_I2CD_gpioExpRmwReadHandler>:
a000bae8:	9d e3 bf e0 	save  %sp, -32, %sp
a000baec:	80 a6 60 03 	cmp  %i1, 3
a000baf0:	02 80 00 07 	be  a000bb0c <_I2CD_gpioExpRmwReadHandler+0x24>
a000baf4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000baf8:	c2 00 60 78 	ld  [ %g1 + 0x78 ], %g1	! a1002078 <_gpioExpander.lto_priv.896+0x10>
a000bafc:	9f c0 40 00 	call  %g1
a000bb00:	90 10 20 00 	clr  %o0
a000bb04:	81 c7 e0 08 	ret 
a000bb08:	81 e8 00 00 	restore 
a000bb0c:	40 00 00 2b 	call  a000bbb8 <_I2CD_gpioExpRmwReadHandler.part.0>
a000bb10:	81 e8 00 00 	restore 

a000bb14 <setI2cGpioPin>:
a000bb14:	9d e3 bf e0 	save  %sp, -32, %sp
a000bb18:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a000bb1c:	c2 0f 63 6c 	ldub  [ %i5 + 0x36c ], %g1	! a1006f6c <i2cGpioPinSet.lto_priv.897>
a000bb20:	80 a0 60 00 	cmp  %g1, 0
a000bb24:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a000bb28:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000bb2c:	02 80 00 0a 	be  a000bb54 <setI2cGpioPin+0x40>
a000bb30:	82 10 60 68 	or  %g1, 0x68, %g1	! a1002068 <_gpioExpander.lto_priv.896>
a000bb34:	c6 0f 23 68 	ldub  [ %i4 + 0x368 ], %g3
a000bb38:	88 10 20 01 	mov  1, %g4
a000bb3c:	11 28 00 2e 	sethi  %hi(0xa000b800), %o0
a000bb40:	95 29 00 03 	sll  %g4, %g3, %o2
a000bb44:	c0 20 60 14 	clr  [ %g1 + 0x14 ]
a000bb48:	96 12 21 f8 	or  %o0, 0x1f8, %o3
a000bb4c:	10 80 00 09 	b  a000bb70 <setI2cGpioPin+0x5c>
a000bb50:	92 10 00 0a 	mov  %o2, %o1
a000bb54:	c0 20 60 14 	clr  [ %g1 + 0x14 ]
a000bb58:	17 28 00 2e 	sethi  %hi(0xa000b800), %o3
a000bb5c:	c4 0f 23 68 	ldub  [ %i4 + 0x368 ], %g2
a000bb60:	94 10 20 01 	mov  1, %o2
a000bb64:	96 12 e1 bc 	or  %o3, 0x1bc, %o3
a000bb68:	95 2a 80 02 	sll  %o2, %g2, %o2
a000bb6c:	92 10 20 00 	clr  %o1
a000bb70:	7f ff ff c4 	call  a000ba80 <_I2CD_gpioExpBeginReadModifyWriteOperation>
a000bb74:	90 10 20 04 	mov  4, %o0
a000bb78:	c2 0f 23 68 	ldub  [ %i4 + 0x368 ], %g1
a000bb7c:	82 00 60 01 	inc  %g1
a000bb80:	98 08 60 ff 	and  %g1, 0xff, %o4
a000bb84:	80 a3 20 08 	cmp  %o4, 8
a000bb88:	02 80 00 05 	be  a000bb9c <setI2cGpioPin+0x88>
a000bb8c:	13 28 40 1d 	sethi  %hi(0xa1007400), %o1
a000bb90:	c2 2a 63 68 	stb  %g1, [ %o1 + 0x368 ]	! a1007768 <i2cGpioPin.lto_priv.898>
a000bb94:	81 c7 e0 08 	ret 
a000bb98:	81 e8 00 00 	restore 
a000bb9c:	82 10 20 04 	mov  4, %g1
a000bba0:	c2 2a 63 68 	stb  %g1, [ %o1 + 0x368 ]
a000bba4:	c2 0f 63 6c 	ldub  [ %i5 + 0x36c ], %g1
a000bba8:	82 18 60 01 	xor  %g1, 1, %g1
a000bbac:	c2 2f 63 6c 	stb  %g1, [ %i5 + 0x36c ]
a000bbb0:	81 c7 e0 08 	ret 
a000bbb4:	81 e8 00 00 	restore 

a000bbb8 <_I2CD_gpioExpRmwReadHandler.part.0>:
a000bbb8:	1b 28 40 08 	sethi  %hi(0xa1002000), %o5
a000bbbc:	92 13 60 68 	or  %o5, 0x68, %o1	! a1002068 <_gpioExpander.lto_priv.896>
a000bbc0:	c4 02 60 0c 	ld  [ %o1 + 0xc ], %g2
a000bbc4:	c6 0a 20 02 	ldub  [ %o0 + 2 ], %g3
a000bbc8:	94 38 00 02 	xnor  %g0, %g2, %o2
a000bbcc:	c2 02 60 08 	ld  [ %o1 + 8 ], %g1
a000bbd0:	89 32 a0 10 	srl  %o2, 0x10, %g4
a000bbd4:	85 30 60 10 	srl  %g1, 0x10, %g2
a000bbd8:	96 09 00 03 	and  %g4, %g3, %o3
a000bbdc:	88 12 c0 02 	or  %o3, %g2, %g4
a000bbe0:	c8 2a 60 03 	stb  %g4, [ %o1 + 3 ]
a000bbe4:	97 32 a0 08 	srl  %o2, 8, %o3
a000bbe8:	c6 0a 20 01 	ldub  [ %o0 + 1 ], %g3
a000bbec:	89 30 60 08 	srl  %g1, 8, %g4
a000bbf0:	84 0a c0 03 	and  %o3, %g3, %g2
a000bbf4:	96 10 80 04 	or  %g2, %g4, %o3
a000bbf8:	d6 2a 60 02 	stb  %o3, [ %o1 + 2 ]
a000bbfc:	d0 0a 00 00 	ldub  [ %o0 ], %o0
a000bc00:	94 0a 80 08 	and  %o2, %o0, %o2
a000bc04:	82 12 80 01 	or  %o2, %g1, %g1
a000bc08:	d6 02 60 10 	ld  [ %o1 + 0x10 ], %o3
a000bc0c:	c2 2a 60 01 	stb  %g1, [ %o1 + 1 ]
a000bc10:	94 10 20 04 	mov  4, %o2
a000bc14:	c2 0a 60 04 	ldub  [ %o1 + 4 ], %g1
a000bc18:	c2 2b 60 68 	stb  %g1, [ %o5 + 0x68 ]
a000bc1c:	1b 28 00 86 	sethi  %hi(0xa0021800), %o5
a000bc20:	90 13 63 72 	or  %o5, 0x372, %o0	! a0021b72 <i2cDeviceGpioExpander>
a000bc24:	82 13 c0 00 	mov  %o7, %g1
a000bc28:	7f ff f1 fa 	call  a0008410 <I2C_WriteAsync>
a000bc2c:	9e 10 40 00 	mov  %g1, %o7

a000bc30 <I2CD_CypressHx3HubInit>:
a000bc30:	9d e3 bf e0 	save  %sp, -32, %sp
a000bc34:	7f ff e1 7c 	call  a0004224 <bb_top_IsDeviceLex>
a000bc38:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a000bc3c:	80 a2 20 00 	cmp  %o0, 0
a000bc40:	02 80 00 08 	be  a000bc60 <I2CD_CypressHx3HubInit+0x30>
a000bc44:	ba 17 60 8c 	or  %i5, 0x8c, %i5
a000bc48:	03 30 28 c0 	sethi  %hi(0xc0a30000), %g1
a000bc4c:	82 10 63 58 	or  %g1, 0x358, %g1	! c0a30358 <cypressHx3FirmwareLex>
a000bc50:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
a000bc54:	03 00 00 0a 	sethi  %hi(0x2800), %g1
a000bc58:	10 80 00 07 	b  a000bc74 <I2CD_CypressHx3HubInit+0x44>
a000bc5c:	82 10 60 4c 	or  %g1, 0x4c, %g1	! 284c <__rodata_size+0x188>
a000bc60:	03 30 28 b6 	sethi  %hi(0xc0a2d800), %g1
a000bc64:	82 10 63 d0 	or  %g1, 0x3d0, %g1	! c0a2dbd0 <cypressHx3FirmwareRex>
a000bc68:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
a000bc6c:	03 00 00 09 	sethi  %hi(0x2400), %g1
a000bc70:	82 10 63 84 	or  %g1, 0x384, %g1	! 2784 <__rodata_size+0xc0>
a000bc74:	c2 37 60 04 	sth  %g1, [ %i5 + 4 ]
a000bc78:	94 10 20 0a 	mov  0xa, %o2
a000bc7c:	f0 27 60 28 	st  %i0, [ %i5 + 0x28 ]
a000bc80:	92 10 20 01 	mov  1, %o1
a000bc84:	11 28 00 51 	sethi  %hi(0xa0014400), %o0
a000bc88:	7f ff e8 16 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a000bc8c:	90 12 23 f8 	or  %o0, 0x3f8, %o0	! a00147f8 <CypressHubTimerHandler>
a000bc90:	d0 27 60 20 	st  %o0, [ %i5 + 0x20 ]
a000bc94:	81 c7 e0 08 	ret 
a000bc98:	81 e8 00 00 	restore 

a000bc9c <TOPLEVEL_secondaryInterruptHandler>:
a000bc9c:	9d e3 bf e0 	save  %sp, -32, %sp
a000bca0:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a000bca4:	c2 07 60 b8 	ld  [ %i5 + 0xb8 ], %g1	! a10020b8 <bb_chip_registers.lto_priv.311>
a000bca8:	c2 00 60 b8 	ld  [ %g1 + 0xb8 ], %g1
a000bcac:	80 88 60 20 	btst  0x20, %g1
a000bcb0:	02 80 00 22 	be  a000bd38 <TOPLEVEL_secondaryInterruptHandler+0x9c>
a000bcb4:	90 10 20 00 	clr  %o0
a000bcb8:	b8 10 20 00 	clr  %i4
a000bcbc:	b0 17 60 b8 	or  %i5, 0xb8, %i0
a000bcc0:	b4 10 20 01 	mov  1, %i2
a000bcc4:	33 28 40 1c 	sethi  %hi(0xa1007000), %i1
a000bcc8:	c4 06 00 00 	ld  [ %i0 ], %g2
a000bccc:	c6 00 a0 b4 	ld  [ %g2 + 0xb4 ], %g3
a000bcd0:	c2 00 a0 b0 	ld  [ %g2 + 0xb0 ], %g1
a000bcd4:	b7 2e 80 1c 	sll  %i2, %i4, %i3
a000bcd8:	82 08 c0 01 	and  %g3, %g1, %g1
a000bcdc:	80 88 40 1b 	btst  %g1, %i3
a000bce0:	12 80 00 08 	bne  a000bd00 <TOPLEVEL_secondaryInterruptHandler+0x64>
a000bce4:	83 2f 20 02 	sll  %i4, 2, %g1
a000bce8:	b8 07 20 01 	inc  %i4
a000bcec:	80 a7 20 1c 	cmp  %i4, 0x1c
a000bcf0:	32 bf ff f7 	bne,a   a000bccc <TOPLEVEL_secondaryInterruptHandler+0x30>
a000bcf4:	c4 06 00 00 	ld  [ %i0 ], %g2
a000bcf8:	10 80 00 10 	b  a000bd38 <TOPLEVEL_secondaryInterruptHandler+0x9c>
a000bcfc:	90 10 20 01 	mov  1, %o0
a000bd00:	88 16 63 c0 	or  %i1, 0x3c0, %g4
a000bd04:	c2 01 00 01 	ld  [ %g4 + %g1 ], %g1
a000bd08:	80 a0 60 00 	cmp  %g1, 0
a000bd0c:	22 80 00 05 	be,a   a000bd20 <TOPLEVEL_secondaryInterruptHandler+0x84>
a000bd10:	c2 06 00 00 	ld  [ %i0 ], %g1
a000bd14:	9f c0 40 00 	call  %g1
a000bd18:	01 00 00 00 	nop 
a000bd1c:	c2 06 00 00 	ld  [ %i0 ], %g1
a000bd20:	f6 20 60 b8 	st  %i3, [ %g1 + 0xb8 ]
a000bd24:	c2 00 60 b8 	ld  [ %g1 + 0xb8 ], %g1
a000bd28:	80 88 60 20 	btst  0x20, %g1
a000bd2c:	32 bf ff f0 	bne,a   a000bcec <TOPLEVEL_secondaryInterruptHandler+0x50>
a000bd30:	b8 07 20 01 	inc  %i4
a000bd34:	90 10 20 01 	mov  1, %o0
a000bd38:	b0 0a 20 01 	and  %o0, 1, %i0
a000bd3c:	81 c7 e0 08 	ret 
a000bd40:	81 e8 00 00 	restore 

a000bd44 <TOPLEVEL_setPollingMask>:
a000bd44:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000bd48:	c4 00 60 b8 	ld  [ %g1 + 0xb8 ], %g2	! a10020b8 <bb_chip_registers.lto_priv.311>
a000bd4c:	c2 00 a0 b0 	ld  [ %g2 + 0xb0 ], %g1
a000bd50:	82 28 40 08 	andn  %g1, %o0, %g1
a000bd54:	c2 20 a0 b0 	st  %g1, [ %g2 + 0xb0 ]
a000bd58:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000bd5c:	c6 00 60 bc 	ld  [ %g1 + 0xbc ], %g3	! a10020bc <pollingMask.lto_priv.312>
a000bd60:	90 10 c0 08 	or  %g3, %o0, %o0
a000bd64:	81 c3 e0 08 	retl 
a000bd68:	d0 20 60 bc 	st  %o0, [ %g1 + 0xbc ]

a000bd6c <TOPLEVEL_clearPollingMask>:
a000bd6c:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a000bd70:	c2 00 a0 bc 	ld  [ %g2 + 0xbc ], %g1	! a10020bc <pollingMask.lto_priv.312>
a000bd74:	82 28 40 08 	andn  %g1, %o0, %g1
a000bd78:	c2 20 a0 bc 	st  %g1, [ %g2 + 0xbc ]
a000bd7c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000bd80:	c2 00 60 b8 	ld  [ %g1 + 0xb8 ], %g1	! a10020b8 <bb_chip_registers.lto_priv.311>
a000bd84:	d0 20 60 b8 	st  %o0, [ %g1 + 0xb8 ]
a000bd88:	81 c3 e0 08 	retl 
a000bd8c:	01 00 00 00 	nop 

a000bd90 <BBCore_InterruptHandler.lto_priv.267>:
a000bd90:	9d e3 bf e0 	save  %sp, -32, %sp
a000bd94:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000bd98:	c4 00 60 b8 	ld  [ %g1 + 0xb8 ], %g2	! a10020b8 <bb_chip_registers.lto_priv.311>
a000bd9c:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000bda0:	86 10 60 1c 	or  %g1, 0x1c, %g3	! 101c <__data_size+0xa38>
a000bda4:	82 10 60 18 	or  %g1, 0x18, %g1
a000bda8:	fa 00 80 03 	ld  [ %g2 + %g3 ], %i5
a000bdac:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
a000bdb0:	ba 8f 40 01 	andcc  %i5, %g1, %i5
a000bdb4:	02 80 00 14 	be  a000be04 <BBCore_InterruptHandler.lto_priv.267+0x74>
a000bdb8:	80 8f 60 01 	btst  1, %i5
a000bdbc:	02 80 00 0a 	be  a000bde4 <BBCore_InterruptHandler.lto_priv.267+0x54>
a000bdc0:	80 8f 60 02 	btst  2, %i5
a000bdc4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000bdc8:	c2 00 60 40 	ld  [ %g1 + 0x40 ], %g1	! a1007440 <coreIrqHandlers.lto_priv.893>
a000bdcc:	80 a0 60 00 	cmp  %g1, 0
a000bdd0:	02 80 00 05 	be  a000bde4 <BBCore_InterruptHandler.lto_priv.267+0x54>
a000bdd4:	80 8f 60 02 	btst  2, %i5
a000bdd8:	9f c0 40 00 	call  %g1
a000bddc:	01 00 00 00 	nop 
a000bde0:	80 8f 60 02 	btst  2, %i5
a000bde4:	02 80 00 08 	be  a000be04 <BBCore_InterruptHandler.lto_priv.267+0x74>
a000bde8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000bdec:	c2 00 60 44 	ld  [ %g1 + 0x44 ], %g1	! a1007444 <coreIrqHandlers.lto_priv.893+0x4>
a000bdf0:	80 a0 60 00 	cmp  %g1, 0
a000bdf4:	02 80 00 04 	be  a000be04 <BBCore_InterruptHandler.lto_priv.267+0x74>
a000bdf8:	01 00 00 00 	nop 
a000bdfc:	9f c0 40 00 	call  %g1
a000be00:	01 00 00 00 	nop 
a000be04:	81 c7 e0 08 	ret 
a000be08:	81 e8 00 00 	restore 

a000be0c <BBTop_InterruptHandler.lto_priv.266>:
a000be0c:	9d e3 bf e0 	save  %sp, -32, %sp
a000be10:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000be14:	c4 00 60 b8 	ld  [ %g1 + 0xb8 ], %g2	! a10020b8 <bb_chip_registers.lto_priv.311>
a000be18:	03 00 00 08 	sethi  %hi(0x2000), %g1
a000be1c:	86 10 60 30 	or  %g1, 0x30, %g3	! 2030 <__ge_flshwtr_size+0xaf8>
a000be20:	82 10 60 2c 	or  %g1, 0x2c, %g1
a000be24:	f8 00 80 03 	ld  [ %g2 + %g3 ], %i4
a000be28:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
a000be2c:	b8 0f 00 01 	and  %i4, %g1, %i4
a000be30:	f8 20 80 03 	st  %i4, [ %g2 + %g3 ]
a000be34:	ba 10 20 00 	clr  %i5
a000be38:	37 28 40 1d 	sethi  %hi(0xa1007400), %i3
a000be3c:	80 a7 20 00 	cmp  %i4, 0
a000be40:	02 80 00 0f 	be  a000be7c <BBTop_InterruptHandler.lto_priv.266+0x70>
a000be44:	83 37 00 1d 	srl  %i4, %i5, %g1
a000be48:	80 88 60 01 	btst  1, %g1
a000be4c:	22 80 00 0a 	be,a   a000be74 <BBTop_InterruptHandler.lto_priv.266+0x68>
a000be50:	ba 07 60 01 	inc  %i5
a000be54:	83 2f 60 02 	sll  %i5, 2, %g1
a000be58:	88 16 e0 48 	or  %i3, 0x48, %g4
a000be5c:	c2 01 00 01 	ld  [ %g4 + %g1 ], %g1
a000be60:	80 a0 60 00 	cmp  %g1, 0
a000be64:	02 80 00 04 	be  a000be74 <BBTop_InterruptHandler.lto_priv.266+0x68>
a000be68:	ba 07 60 01 	inc  %i5
a000be6c:	9f c0 40 00 	call  %g1
a000be70:	01 00 00 00 	nop 
a000be74:	10 bf ff f3 	b  a000be40 <BBTop_InterruptHandler.lto_priv.266+0x34>
a000be78:	80 a7 60 20 	cmp  %i5, 0x20
a000be7c:	81 c7 e0 08 	ret 
a000be80:	81 e8 00 00 	restore 

a000be84 <mdioIsr.lto_priv.265>:
a000be84:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000be88:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a000be8c:	c2 00 a0 2c 	ld  [ %g2 + 0x2c ], %g1
a000be90:	82 08 7f fd 	and  %g1, -3, %g1
a000be94:	c2 20 a0 2c 	st  %g1, [ %g2 + 0x2c ]
a000be98:	03 28 00 2f 	sethi  %hi(0xa000bc00), %g1
a000be9c:	82 10 62 f4 	or  %g1, 0x2f4, %g1	! a000bef4 <mdioIsrDone>
a000bea0:	07 28 40 0c 	sethi  %hi(0xa1003000), %g3
a000bea4:	c2 20 e3 dc 	st  %g1, [ %g3 + 0x3dc ]	! a10033dc <isrDone_.lto_priv.487>
a000bea8:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000beac:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000beb0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a000beb4:	83 30 60 08 	srl  %g1, 8, %g1
a000beb8:	82 08 60 1f 	and  %g1, 0x1f, %g1
a000bebc:	80 a0 60 01 	cmp  %g1, 1
a000bec0:	02 80 00 05 	be  a000bed4 <mdioIsr.lto_priv.265+0x50>
a000bec4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000bec8:	82 13 c0 00 	mov  %o7, %g1
a000becc:	40 00 00 0a 	call  a000bef4 <mdioIsrDone>
a000bed0:	9e 10 40 00 	mov  %g1, %o7
a000bed4:	15 28 00 20 	sethi  %hi(0xa0008000), %o2
a000bed8:	c0 28 61 99 	clrb  [ %g1 + 0x199 ]
a000bedc:	94 12 a2 00 	or  %o2, 0x200, %o2
a000bee0:	13 00 00 3f 	sethi  %hi(0xfc00), %o1
a000bee4:	90 10 20 1e 	mov  0x1e, %o0
a000bee8:	82 13 c0 00 	mov  %o7, %g1
a000beec:	40 00 09 19 	call  a000e350 <AquantiaReadIndirectAsync>
a000bef0:	9e 10 40 00 	mov  %g1, %o7

a000bef4 <mdioIsrDone>:
a000bef4:	9d e3 bf e0 	save  %sp, -32, %sp
a000bef8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a000befc:	c2 00 60 c0 	ld  [ %g1 + 0xc0 ], %g1	! a10020c0 <mdioIsrNotifySubscriber_.lto_priv.890>
a000bf00:	80 a0 60 00 	cmp  %g1, 0
a000bf04:	22 80 00 06 	be,a   a000bf1c <mdioIsrDone+0x28>
a000bf08:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000bf0c:	9f c0 40 00 	call  %g1
a000bf10:	01 00 00 00 	nop 
a000bf14:	81 c7 e0 08 	ret 
a000bf18:	81 e8 00 00 	restore 
a000bf1c:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1
a000bf20:	c4 00 60 30 	ld  [ %g1 + 0x30 ], %g2
a000bf24:	86 10 a0 02 	or  %g2, 2, %g3
a000bf28:	c6 20 60 30 	st  %g3, [ %g1 + 0x30 ]
a000bf2c:	c8 00 60 2c 	ld  [ %g1 + 0x2c ], %g4
a000bf30:	90 11 20 02 	or  %g4, 2, %o0
a000bf34:	d0 20 60 2c 	st  %o0, [ %g1 + 0x2c ]
a000bf38:	81 c7 e0 08 	ret 
a000bf3c:	81 e8 00 00 	restore 

a000bf40 <__udivdi3>:
a000bf40:	86 10 00 09 	mov  %o1, %g3
a000bf44:	80 a2 a0 00 	cmp  %o2, 0
a000bf48:	12 80 00 1f 	bne  a000bfc4 <__udivdi3+0x84>
a000bf4c:	88 10 00 0b 	mov  %o3, %g4
a000bf50:	80 a2 c0 08 	cmp  %o3, %o0
a000bf54:	18 80 00 3e 	bgu  a000c04c <__udivdi3+0x10c>
a000bf58:	80 a2 e0 00 	cmp  %o3, 0
a000bf5c:	12 80 00 07 	bne  a000bf78 <__udivdi3+0x38>
a000bf60:	82 10 20 01 	mov  1, %g1
a000bf64:	81 80 20 00 	wr  %g0, %y
a000bf68:	01 00 00 00 	nop 
a000bf6c:	01 00 00 00 	nop 
a000bf70:	01 00 00 00 	nop 
a000bf74:	88 70 60 00 	udiv  %g1, 0, %g4
a000bf78:	82 10 20 00 	clr  %g1
a000bf7c:	81 80 00 01 	wr  %g1, %y
a000bf80:	01 00 00 00 	nop 
a000bf84:	01 00 00 00 	nop 
a000bf88:	01 00 00 00 	nop 
a000bf8c:	84 72 00 04 	udiv  %o0, %g4, %g2
a000bf90:	9a 50 80 04 	umul  %g2, %g4, %o5
a000bf94:	9a 22 00 0d 	sub  %o0, %o5, %o5
a000bf98:	81 80 00 0d 	wr  %o5, %y
a000bf9c:	01 00 00 00 	nop 
a000bfa0:	01 00 00 00 	nop 
a000bfa4:	01 00 00 00 	nop 
a000bfa8:	82 70 c0 04 	udiv  %g3, %g4, %g1
a000bfac:	98 50 40 04 	umul  %g1, %g4, %o4
a000bfb0:	98 20 c0 0c 	sub  %g3, %o4, %o4
a000bfb4:	90 10 00 02 	mov  %g2, %o0
a000bfb8:	92 10 00 01 	mov  %g1, %o1
a000bfbc:	81 c3 e0 08 	retl 
a000bfc0:	01 00 00 00 	nop 
a000bfc4:	80 a2 80 08 	cmp  %o2, %o0
a000bfc8:	18 80 00 1d 	bgu  a000c03c <__udivdi3+0xfc>
a000bfcc:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a000bfd0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__pgmbb_size+0x4ebb>
a000bfd4:	80 a2 80 01 	cmp  %o2, %g1
a000bfd8:	38 80 00 28 	bgu,a   a000c078 <__udivdi3+0x138>
a000bfdc:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a000bfe0:	80 a2 a0 ff 	cmp  %o2, 0xff
a000bfe4:	18 80 00 03 	bgu  a000bff0 <__udivdi3+0xb0>
a000bfe8:	82 10 20 08 	mov  8, %g1
a000bfec:	82 10 20 00 	clr  %g1
a000bff0:	89 32 80 01 	srl  %o2, %g1, %g4
a000bff4:	92 10 20 20 	mov  0x20, %o1
a000bff8:	05 28 00 80 	sethi  %hi(0xa0020000), %g2
a000bffc:	84 10 a0 88 	or  %g2, 0x88, %g2	! a0020088 <__clz_tab>
a000c000:	c4 08 80 04 	ldub  [ %g2 + %g4 ], %g2
a000c004:	82 00 80 01 	add  %g2, %g1, %g1
a000c008:	92 a2 40 01 	subcc  %o1, %g1, %o1
a000c00c:	12 80 00 2a 	bne  a000c0b4 <__udivdi3+0x174>
a000c010:	85 32 c0 01 	srl  %o3, %g1, %g2
a000c014:	80 a2 80 08 	cmp  %o2, %o0
a000c018:	0a 80 00 05 	bcs  a000c02c <__udivdi3+0xec>
a000c01c:	80 a0 c0 0b 	cmp  %g3, %o3
a000c020:	92 10 20 00 	clr  %o1
a000c024:	0a bf ff e6 	bcs  a000bfbc <__udivdi3+0x7c>
a000c028:	90 10 20 00 	clr  %o0
a000c02c:	92 10 20 01 	mov  1, %o1
a000c030:	90 10 20 00 	clr  %o0
a000c034:	81 c3 e0 08 	retl 
a000c038:	01 00 00 00 	nop 
a000c03c:	92 10 20 00 	clr  %o1	! 0 <__lex_srodata_size>
a000c040:	90 10 20 00 	clr  %o0
a000c044:	81 c3 e0 08 	retl 
a000c048:	01 00 00 00 	nop 
a000c04c:	81 80 00 08 	wr  %o0, %y
a000c050:	01 00 00 00 	nop 
a000c054:	01 00 00 00 	nop 
a000c058:	01 00 00 00 	nop 
a000c05c:	82 72 40 0b 	udiv  %o1, %o3, %g1
a000c060:	84 50 40 0b 	umul  %g1, %o3, %g2
a000c064:	84 22 40 02 	sub  %o1, %g2, %g2
a000c068:	90 10 20 00 	clr  %o0
a000c06c:	92 10 00 01 	mov  %g1, %o1
a000c070:	81 c3 e0 08 	retl 
a000c074:	01 00 00 00 	nop 
a000c078:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a000c07c:	80 a0 40 0a 	cmp  %g1, %o2
a000c080:	92 10 20 20 	mov  0x20, %o1
a000c084:	82 60 20 00 	subx  %g0, 0, %g1
a000c088:	05 28 00 80 	sethi  %hi(0xa0020000), %g2
a000c08c:	82 08 60 08 	and  %g1, 8, %g1
a000c090:	84 10 a0 88 	or  %g2, 0x88, %g2
a000c094:	82 00 60 10 	add  %g1, 0x10, %g1
a000c098:	89 32 80 01 	srl  %o2, %g1, %g4
a000c09c:	c4 08 80 04 	ldub  [ %g2 + %g4 ], %g2
a000c0a0:	82 00 80 01 	add  %g2, %g1, %g1
a000c0a4:	92 a2 40 01 	subcc  %o1, %g1, %o1
a000c0a8:	02 bf ff dc 	be  a000c018 <__udivdi3+0xd8>
a000c0ac:	80 a2 80 08 	cmp  %o2, %o0
a000c0b0:	85 32 c0 01 	srl  %o3, %g1, %g2
a000c0b4:	89 32 00 01 	srl  %o0, %g1, %g4
a000c0b8:	95 2a 80 09 	sll  %o2, %o1, %o2
a000c0bc:	83 30 c0 01 	srl  %g3, %g1, %g1
a000c0c0:	97 2a c0 09 	sll  %o3, %o1, %o3
a000c0c4:	94 12 80 02 	or  %o2, %g2, %o2
a000c0c8:	91 2a 00 09 	sll  %o0, %o1, %o0
a000c0cc:	90 10 40 08 	or  %g1, %o0, %o0
a000c0d0:	81 80 00 04 	wr  %g4, %y
a000c0d4:	01 00 00 00 	nop 
a000c0d8:	01 00 00 00 	nop 
a000c0dc:	01 00 00 00 	nop 
a000c0e0:	84 72 00 0a 	udiv  %o0, %o2, %g2
a000c0e4:	9a 50 80 0a 	umul  %g2, %o2, %o5
a000c0e8:	9a 22 00 0d 	sub  %o0, %o5, %o5
a000c0ec:	96 50 80 0b 	umul  %g2, %o3, %o3
a000c0f0:	83 40 00 00 	rd  %y, %g1
a000c0f4:	80 a3 40 01 	cmp  %o5, %g1
a000c0f8:	2a 80 00 09 	bcs,a   a000c11c <__udivdi3+0x1dc>
a000c0fc:	92 00 bf ff 	add  %g2, -1, %o1
a000c100:	87 28 c0 09 	sll  %g3, %o1, %g3
a000c104:	80 a0 c0 0b 	cmp  %g3, %o3
a000c108:	1a 80 00 08 	bcc  a000c128 <__udivdi3+0x1e8>
a000c10c:	80 a3 40 01 	cmp  %o5, %g1
a000c110:	32 80 00 07 	bne,a   a000c12c <__udivdi3+0x1ec>
a000c114:	92 10 00 02 	mov  %g2, %o1
a000c118:	92 00 bf ff 	add  %g2, -1, %o1
a000c11c:	90 10 20 00 	clr  %o0
a000c120:	81 c3 e0 08 	retl 
a000c124:	01 00 00 00 	nop 
a000c128:	92 10 00 02 	mov  %g2, %o1
a000c12c:	90 10 20 00 	clr  %o0
a000c130:	81 c3 e0 08 	retl 
a000c134:	01 00 00 00 	nop 

a000c138 <__umoddi3>:
a000c138:	84 10 00 09 	mov  %o1, %g2
a000c13c:	86 10 00 0b 	mov  %o3, %g3
a000c140:	80 a2 a0 00 	cmp  %o2, 0
a000c144:	12 80 00 10 	bne  a000c184 <__umoddi3+0x4c>
a000c148:	82 10 00 08 	mov  %o0, %g1
a000c14c:	80 a2 c0 08 	cmp  %o3, %o0
a000c150:	08 80 00 2d 	bleu  a000c204 <__umoddi3+0xcc>
a000c154:	80 a2 e0 00 	cmp  %o3, 0
a000c158:	81 80 00 08 	wr  %o0, %y
a000c15c:	01 00 00 00 	nop 
a000c160:	01 00 00 00 	nop 
a000c164:	01 00 00 00 	nop 
a000c168:	82 72 40 0b 	udiv  %o1, %o3, %g1
a000c16c:	84 50 40 0b 	umul  %g1, %o3, %g2
a000c170:	84 22 40 02 	sub  %o1, %g2, %g2
a000c174:	90 10 20 00 	clr  %o0
a000c178:	92 10 00 02 	mov  %g2, %o1
a000c17c:	81 c3 e0 08 	retl 
a000c180:	01 00 00 00 	nop 
a000c184:	80 a2 80 08 	cmp  %o2, %o0
a000c188:	18 bf ff fd 	bgu  a000c17c <__umoddi3+0x44>
a000c18c:	01 00 00 00 	nop 
a000c190:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
a000c194:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffff <__pgmbb_size+0x4ebb>
a000c198:	80 a2 80 03 	cmp  %o2, %g3
a000c19c:	08 80 00 33 	bleu  a000c268 <__umoddi3+0x130>
a000c1a0:	80 a2 a1 00 	cmp  %o2, 0x100
a000c1a4:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
a000c1a8:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffffff <__target_size+0xfa36d7>
a000c1ac:	80 a0 c0 0a 	cmp  %g3, %o2
a000c1b0:	88 10 20 20 	mov  0x20, %g4
a000c1b4:	86 40 3f ff 	addx  %g0, -1, %g3
a000c1b8:	1b 28 00 80 	sethi  %hi(0xa0020000), %o5
a000c1bc:	86 08 ff f8 	and  %g3, -8, %g3
a000c1c0:	9a 13 60 88 	or  %o5, 0x88, %o5
a000c1c4:	86 00 e0 18 	add  %g3, 0x18, %g3
a000c1c8:	99 32 80 03 	srl  %o2, %g3, %o4
a000c1cc:	da 0b 40 0c 	ldub  [ %o5 + %o4 ], %o5
a000c1d0:	86 03 40 03 	add  %o5, %g3, %g3
a000c1d4:	88 a1 00 03 	subcc  %g4, %g3, %g4
a000c1d8:	32 80 00 30 	bne,a   a000c298 <__umoddi3+0x160>
a000c1dc:	85 32 c0 03 	srl  %o3, %g3, %g2
a000c1e0:	80 a2 80 08 	cmp  %o2, %o0
a000c1e4:	0a 80 00 51 	bcs  a000c328 <__umoddi3+0x1f0>
a000c1e8:	80 a2 40 0b 	cmp  %o1, %o3
a000c1ec:	1a 80 00 4f 	bcc  a000c328 <__umoddi3+0x1f0>
a000c1f0:	01 00 00 00 	nop 
a000c1f4:	90 10 00 01 	mov  %g1, %o0
a000c1f8:	92 10 00 02 	mov  %g2, %o1
a000c1fc:	81 c3 e0 08 	retl 
a000c200:	01 00 00 00 	nop 
a000c204:	12 80 00 08 	bne  a000c224 <__umoddi3+0xec>
a000c208:	84 10 20 00 	clr  %g2	! 0 <__lex_srodata_size>
a000c20c:	82 10 20 01 	mov  1, %g1
a000c210:	81 80 20 00 	wr  %g0, %y
a000c214:	01 00 00 00 	nop 
a000c218:	01 00 00 00 	nop 
a000c21c:	01 00 00 00 	nop 
a000c220:	86 70 60 00 	udiv  %g1, 0, %g3
a000c224:	81 80 00 02 	wr  %g2, %y
a000c228:	01 00 00 00 	nop 
a000c22c:	01 00 00 00 	nop 
a000c230:	01 00 00 00 	nop 
a000c234:	88 72 00 03 	udiv  %o0, %g3, %g4
a000c238:	82 51 00 03 	umul  %g4, %g3, %g1
a000c23c:	82 22 00 01 	sub  %o0, %g1, %g1
a000c240:	90 10 20 00 	clr  %o0
a000c244:	81 80 00 01 	wr  %g1, %y
a000c248:	01 00 00 00 	nop 
a000c24c:	01 00 00 00 	nop 
a000c250:	01 00 00 00 	nop 
a000c254:	84 72 40 03 	udiv  %o1, %g3, %g2
a000c258:	96 50 80 03 	umul  %g2, %g3, %o3
a000c25c:	96 22 40 0b 	sub  %o1, %o3, %o3
a000c260:	10 bf ff c7 	b  a000c17c <__umoddi3+0x44>
a000c264:	92 10 00 0b 	mov  %o3, %o1
a000c268:	88 10 20 20 	mov  0x20, %g4
a000c26c:	86 60 3f ff 	subx  %g0, -1, %g3
a000c270:	1b 28 00 80 	sethi  %hi(0xa0020000), %o5
a000c274:	87 28 e0 03 	sll  %g3, 3, %g3
a000c278:	9a 13 60 88 	or  %o5, 0x88, %o5
a000c27c:	99 32 80 03 	srl  %o2, %g3, %o4
a000c280:	da 0b 40 0c 	ldub  [ %o5 + %o4 ], %o5
a000c284:	86 03 40 03 	add  %o5, %g3, %g3
a000c288:	88 a1 00 03 	subcc  %g4, %g3, %g4
a000c28c:	02 bf ff d6 	be  a000c1e4 <__umoddi3+0xac>
a000c290:	80 a2 80 08 	cmp  %o2, %o0
a000c294:	85 32 c0 03 	srl  %o3, %g3, %g2
a000c298:	99 32 00 03 	srl  %o0, %g3, %o4
a000c29c:	95 2a 80 04 	sll  %o2, %g4, %o2
a000c2a0:	94 12 80 02 	or  %o2, %g2, %o2
a000c2a4:	85 2a 00 04 	sll  %o0, %g4, %g2
a000c2a8:	91 32 40 03 	srl  %o1, %g3, %o0
a000c2ac:	90 12 00 02 	or  %o0, %g2, %o0
a000c2b0:	97 2a c0 04 	sll  %o3, %g4, %o3
a000c2b4:	81 80 00 0c 	wr  %o4, %y
a000c2b8:	01 00 00 00 	nop 
a000c2bc:	01 00 00 00 	nop 
a000c2c0:	01 00 00 00 	nop 
a000c2c4:	9a 72 00 0a 	udiv  %o0, %o2, %o5
a000c2c8:	82 53 40 0a 	umul  %o5, %o2, %g1
a000c2cc:	82 22 00 01 	sub  %o0, %g1, %g1
a000c2d0:	93 2a 40 04 	sll  %o1, %g4, %o1
a000c2d4:	9a 53 40 0b 	umul  %o5, %o3, %o5
a000c2d8:	85 40 00 00 	rd  %y, %g2
a000c2dc:	98 10 00 02 	mov  %g2, %o4
a000c2e0:	80 a0 40 02 	cmp  %g1, %g2
a000c2e4:	0a 80 00 07 	bcs  a000c300 <__umoddi3+0x1c8>
a000c2e8:	90 10 00 0d 	mov  %o5, %o0
a000c2ec:	80 a0 40 02 	cmp  %g1, %g2
a000c2f0:	12 80 00 06 	bne  a000c308 <__umoddi3+0x1d0>
a000c2f4:	80 a2 40 0d 	cmp  %o1, %o5
a000c2f8:	1a 80 00 04 	bcc  a000c308 <__umoddi3+0x1d0>
a000c2fc:	01 00 00 00 	nop 
a000c300:	90 a3 40 0b 	subcc  %o5, %o3, %o0
a000c304:	98 60 80 0a 	subx  %g2, %o2, %o4
a000c308:	84 a2 40 08 	subcc  %o1, %o0, %g2
a000c30c:	82 60 40 0c 	subx  %g1, %o4, %g1
a000c310:	93 28 40 03 	sll  %g1, %g3, %o1
a000c314:	85 30 80 04 	srl  %g2, %g4, %g2
a000c318:	91 30 40 04 	srl  %g1, %g4, %o0
a000c31c:	92 12 40 02 	or  %o1, %g2, %o1
a000c320:	81 c3 e0 08 	retl 
a000c324:	01 00 00 00 	nop 
a000c328:	84 a2 40 0b 	subcc  %o1, %o3, %g2
a000c32c:	90 62 00 0a 	subx  %o0, %o2, %o0
a000c330:	82 10 00 08 	mov  %o0, %g1
a000c334:	92 10 00 02 	mov  %g2, %o1
a000c338:	10 bf ff b1 	b  a000c1fc <__umoddi3+0xc4>
a000c33c:	90 10 00 01 	mov  %g1, %o0

a000c340 <dataAccessException>:
a000c340:	86 10 00 11 	mov  %l1, %g3
a000c344:	88 10 00 12 	mov  %l2, %g4
a000c348:	81 e8 00 00 	restore 
a000c34c:	90 10 00 03 	mov  %g3, %o0
a000c350:	7f ff fd 5b 	call  a000b8bc <LEON_DataAccessException>
a000c354:	92 10 00 04 	mov  %g4, %o1

a000c358 <dataStoreError>:
a000c358:	86 10 00 11 	mov  %l1, %g3
a000c35c:	88 10 00 12 	mov  %l2, %g4
a000c360:	81 e8 00 00 	restore 
a000c364:	90 10 00 03 	mov  %g3, %o0
a000c368:	7f ff fd 5c 	call  a000b8d8 <LEON_DataStoreErrHandler>
a000c36c:	92 10 00 04 	mov  %g4, %o1

a000c370 <BBCORE_printHWModuleVersion>:
a000c370:	9d e3 bf e0 	save  %sp, -32, %sp
a000c374:	33 28 40 1d 	sethi  %hi(0xa1007400), %i1
a000c378:	c4 06 62 44 	ld  [ %i1 + 0x244 ], %g2	! a1007644 <bb_chip.lto_priv.180>
a000c37c:	03 00 00 08 	sethi  %hi(0x2000), %g1
a000c380:	d2 00 80 01 	ld  [ %g2 + %g1 ], %o1
a000c384:	d4 00 80 01 	ld  [ %g2 + %g1 ], %o2
a000c388:	37 00 3f c0 	sethi  %hi(0xff0000), %i3
a000c38c:	d6 00 80 01 	ld  [ %g2 + %g1 ], %o3
a000c390:	88 0a 40 1b 	and  %o1, %i3, %g4
a000c394:	39 00 00 3f 	sethi  %hi(0xfc00), %i4
a000c398:	b8 17 23 00 	or  %i4, 0x300, %i4	! ff00 <__pgmbb_size+0x4dbc>
a000c39c:	86 0a 80 1c 	and  %o2, %i4, %g3
a000c3a0:	93 31 20 10 	srl  %g4, 0x10, %o1
a000c3a4:	95 30 e0 08 	srl  %g3, 8, %o2
a000c3a8:	3b 3e c9 05 	sethi  %hi(0xfb241400), %i5
a000c3ac:	96 0a e0 ff 	and  %o3, 0xff, %o3
a000c3b0:	7f ff d2 05 	call  a0000bc4 <_ilog>
a000c3b4:	90 17 61 06 	or  %i5, 0x106, %o0
a000c3b8:	c2 06 62 44 	ld  [ %i1 + 0x244 ], %g1
a000c3bc:	35 00 00 04 	sethi  %hi(0x1000), %i2
a000c3c0:	d0 00 40 1a 	ld  [ %g1 + %i2 ], %o0
a000c3c4:	d8 00 40 1a 	ld  [ %g1 + %i2 ], %o4
a000c3c8:	a0 0b 00 1c 	and  %o4, %i4, %l0
a000c3cc:	da 00 40 1a 	ld  [ %g1 + %i2 ], %o5
a000c3d0:	a2 0a 00 1b 	and  %o0, %i3, %l1
a000c3d4:	31 28 00 86 	sethi  %hi(0xa0021800), %i0
a000c3d8:	95 34 20 08 	srl  %l0, 8, %o2
a000c3dc:	93 34 60 10 	srl  %l1, 0x10, %o1
a000c3e0:	90 17 62 06 	or  %i5, 0x206, %o0
a000c3e4:	96 0b 60 ff 	and  %o5, 0xff, %o3
a000c3e8:	7f ff d1 f7 	call  a0000bc4 <_ilog>
a000c3ec:	ba 16 23 1e 	or  %i0, 0x31e, %i5
a000c3f0:	b0 10 00 19 	mov  %i1, %i0
a000c3f4:	a0 07 60 54 	add  %i5, 0x54, %l0
a000c3f8:	33 3e c9 00 	sethi  %hi(0xfb240000), %i1
a000c3fc:	23 28 40 1a 	sethi  %hi(0xa1006800), %l1
a000c400:	b4 16 a0 14 	or  %i2, 0x14, %i2
a000c404:	b2 16 60 06 	or  %i1, 6, %i1
a000c408:	de 17 60 02 	lduh  [ %i5 + 2 ], %o7
a000c40c:	c2 04 61 ac 	ld  [ %l1 + 0x1ac ], %g1
a000c410:	de 20 60 10 	st  %o7, [ %g1 + 0x10 ]
a000c414:	ba 07 60 04 	add  %i5, 4, %i5
a000c418:	c2 06 22 44 	ld  [ %i0 + 0x244 ], %g1
a000c41c:	c4 00 40 1a 	ld  [ %g1 + %i2 ], %g2
a000c420:	c8 0f 7f fc 	ldub  [ %i5 + -4 ], %g4
a000c424:	d2 00 40 1a 	ld  [ %g1 + %i2 ], %o1
a000c428:	86 08 80 1b 	and  %g2, %i3, %g3
a000c42c:	d6 00 40 1a 	ld  [ %g1 + %i2 ], %o3
a000c430:	94 0a 40 1c 	and  %o1, %i4, %o2
a000c434:	91 29 20 08 	sll  %g4, 8, %o0
a000c438:	96 0a e0 ff 	and  %o3, 0xff, %o3
a000c43c:	95 32 a0 08 	srl  %o2, 8, %o2
a000c440:	93 30 e0 10 	srl  %g3, 0x10, %o1
a000c444:	7f ff d1 e0 	call  a0000bc4 <_ilog>
a000c448:	90 12 00 19 	or  %o0, %i1, %o0
a000c44c:	80 a7 40 10 	cmp  %i5, %l0
a000c450:	32 bf ff ef 	bne,a   a000c40c <BBCORE_printHWModuleVersion+0x9c>
a000c454:	de 17 60 02 	lduh  [ %i5 + 2 ], %o7
a000c458:	81 c7 e0 08 	ret 
a000c45c:	81 e8 00 00 	restore 

a000c460 <bb_core_rs232_configure>:
a000c460:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000c464:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000c468:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a000c46c:	81 80 20 00 	wr  %g0, %y
a000c470:	05 00 07 08 	sethi  %hi(0x1c2000), %g2
a000c474:	01 00 00 00 	nop 
a000c478:	01 00 00 00 	nop 
a000c47c:	84 70 c0 02 	udiv  %g3, %g2, %g2
a000c480:	c4 30 60 34 	sth  %g2, [ %g1 + 0x34 ]
a000c484:	90 0a 20 01 	and  %o0, 1, %o0
a000c488:	c8 00 60 34 	ld  [ %g1 + 0x34 ], %g4
a000c48c:	86 09 3f fe 	and  %g4, -2, %g3
a000c490:	84 10 c0 08 	or  %g3, %o0, %g2
a000c494:	c4 20 60 34 	st  %g2, [ %g1 + 0x34 ]
a000c498:	81 c3 e0 08 	retl 
a000c49c:	01 00 00 00 	nop 

a000c4a0 <RS232_enableConfigureHW.constprop.94>:
a000c4a0:	9d e3 bf e0 	save  %sp, -32, %sp
a000c4a4:	7f ff ff ef 	call  a000c460 <bb_core_rs232_configure>
a000c4a8:	90 10 20 00 	clr  %o0
a000c4ac:	40 00 06 ef 	call  a000e068 <MCA_ChannelLinkDn>
a000c4b0:	90 10 20 05 	mov  5, %o0
a000c4b4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000c4b8:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a000c4bc:	c4 00 60 60 	ld  [ %g1 + 0x60 ], %g2
a000c4c0:	86 08 bf fd 	and  %g2, -3, %g3
a000c4c4:	c6 20 60 60 	st  %g3, [ %g1 + 0x60 ]
a000c4c8:	15 00 10 00 	sethi  %hi(0x400000), %o2
a000c4cc:	c8 00 60 60 	ld  [ %g1 + 0x60 ], %g4
a000c4d0:	90 11 20 01 	or  %g4, 1, %o0
a000c4d4:	d0 20 60 60 	st  %o0, [ %g1 + 0x60 ]
a000c4d8:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a000c4dc:	96 12 40 0a 	or  %o1, %o2, %o3
a000c4e0:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a000c4e4:	81 c7 e0 08 	ret 
a000c4e8:	81 e8 00 00 	restore 

a000c4ec <UlpHalEnableUlpInterrupts.constprop.101>:
a000c4ec:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a000c4f0:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a000c4f4:	c4 00 60 bc 	ld  [ %g1 + 0xbc ], %g2
a000c4f8:	86 10 80 08 	or  %g2, %o0, %g3
a000c4fc:	c6 20 60 bc 	st  %g3, [ %g1 + 0xbc ]
a000c500:	92 10 00 08 	mov  %o0, %o1
a000c504:	c8 00 60 cc 	ld  [ %g1 + 0xcc ], %g4
a000c508:	90 11 20 ff 	or  %g4, 0xff, %o0
a000c50c:	d0 20 60 cc 	st  %o0, [ %g1 + 0xcc ]
a000c510:	94 10 20 ff 	mov  0xff, %o2
a000c514:	11 3e 87 8f 	sethi  %hi(0xfa1e3c00), %o0
a000c518:	82 13 c0 00 	mov  %o7, %g1
a000c51c:	7f ff d1 aa 	call  a0000bc4 <_ilog>
a000c520:	9e 10 40 00 	mov  %g1, %o7

a000c524 <UlpHalDisableUlpInterrupts.constprop.102>:
a000c524:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a000c528:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a000c52c:	c4 00 60 bc 	ld  [ %g1 + 0xbc ], %g2
a000c530:	86 28 80 08 	andn  %g2, %o0, %g3
a000c534:	c6 20 60 bc 	st  %g3, [ %g1 + 0xbc ]
a000c538:	92 10 00 08 	mov  %o0, %o1
a000c53c:	d0 20 60 c0 	st  %o0, [ %g1 + 0xc0 ]
a000c540:	94 10 20 ff 	mov  0xff, %o2
a000c544:	c8 00 60 cc 	ld  [ %g1 + 0xcc ], %g4
a000c548:	90 09 3f 00 	and  %g4, -256, %o0
a000c54c:	d0 20 60 cc 	st  %o0, [ %g1 + 0xcc ]
a000c550:	d4 20 60 d0 	st  %o2, [ %g1 + 0xd0 ]
a000c554:	03 3e 87 8f 	sethi  %hi(0xfa1e3c00), %g1
a000c558:	94 10 20 ff 	mov  0xff, %o2
a000c55c:	90 10 61 00 	or  %g1, 0x100, %o0
a000c560:	82 13 c0 00 	mov  %o7, %g1
a000c564:	7f ff d1 98 	call  a0000bc4 <_ilog>
a000c568:	9e 10 40 00 	mov  %g1, %o7

a000c56c <getFlashBlockInfo.constprop.118>:
a000c56c:	9d e3 bf e0 	save  %sp, -32, %sp
a000c570:	82 10 20 02 	mov  2, %g1
a000c574:	b9 2e 20 10 	sll  %i0, 0x10, %i4
a000c578:	c2 2e 60 10 	stb  %g1, [ %i1 + 0x10 ]
a000c57c:	35 30 2c 00 	sethi  %hi(0xc0b00000), %i2
a000c580:	b4 07 00 1a 	add  %i4, %i2, %i2
a000c584:	f4 26 40 00 	st  %i2, [ %i1 ]
a000c588:	84 06 60 04 	add  %i1, 4, %g2
a000c58c:	94 10 20 0c 	mov  0xc, %o2
a000c590:	92 10 00 1a 	mov  %i2, %o1
a000c594:	7f ff cf c5 	call  a00004a8 <memcpy>
a000c598:	90 10 00 02 	mov  %g2, %o0
a000c59c:	c2 0e 60 04 	ldub  [ %i1 + 4 ], %g1
a000c5a0:	ba 10 00 1a 	mov  %i2, %i5
a000c5a4:	80 a0 60 ff 	cmp  %g1, 0xff
a000c5a8:	12 80 00 0b 	bne  a000c5d4 <getFlashBlockInfo.constprop.118+0x68>
a000c5ac:	88 10 00 08 	mov  %o0, %g4
a000c5b0:	03 30 2c 40 	sethi  %hi(0xc0b10000), %g1
a000c5b4:	82 07 00 01 	add  %i4, %g1, %g1
a000c5b8:	80 a0 40 1d 	cmp  %g1, %i5
a000c5bc:	28 80 00 0d 	bleu,a   a000c5f0 <getFlashBlockInfo.constprop.118+0x84>
a000c5c0:	c0 2e 60 10 	clrb  [ %i1 + 0x10 ]
a000c5c4:	c6 07 40 00 	ld  [ %i5 ], %g3
a000c5c8:	80 a0 ff ff 	cmp  %g3, -1
a000c5cc:	02 bf ff fb 	be  a000c5b8 <getFlashBlockInfo.constprop.118+0x4c>
a000c5d0:	ba 07 60 04 	add  %i5, 4, %i5
a000c5d4:	92 10 20 41 	mov  0x41, %o1
a000c5d8:	7f ff e8 ad 	call  a000688c <IsFlashVariableHeaderValid.lto_priv.272>
a000c5dc:	90 10 00 04 	mov  %g4, %o0
a000c5e0:	80 a2 20 00 	cmp  %o0, 0
a000c5e4:	02 80 00 03 	be  a000c5f0 <getFlashBlockInfo.constprop.118+0x84>
a000c5e8:	82 10 20 01 	mov  1, %g1
a000c5ec:	c2 2e 60 10 	stb  %g1, [ %i1 + 0x10 ]
a000c5f0:	f6 0e 60 10 	ldub  [ %i1 + 0x10 ], %i3
a000c5f4:	b2 10 00 18 	mov  %i0, %i1
a000c5f8:	31 3e c3 42 	sethi  %hi(0xfb0d0800), %i0
a000c5fc:	b0 16 22 01 	or  %i0, 0x201, %i0	! fb0d0a01 <curr_flash_pos+0x3a673fd9>
a000c600:	7f ff d1 71 	call  a0000bc4 <_ilog>
a000c604:	81 e8 00 00 	restore 

a000c608 <CALLBACK_Allocate.constprop.129>:
a000c608:	9d e3 bf e0 	save  %sp, -32, %sp
a000c60c:	b7 48 00 00 	rd  %psr, %i3
a000c610:	82 16 ef 00 	or  %i3, 0xf00, %g1
a000c614:	81 88 00 01 	wr  %g1, %psr
a000c618:	01 00 00 00 	nop 
a000c61c:	01 00 00 00 	nop 
a000c620:	01 00 00 00 	nop 
a000c624:	94 10 20 00 	clr  %o2	! 0 <__lex_srodata_size>
a000c628:	92 10 00 19 	mov  %i1, %o1
a000c62c:	7f ff e1 2a 	call  a0004ad4 <CALLBACK_GetEntry.lto_priv.270>
a000c630:	90 10 00 18 	mov  %i0, %o0
a000c634:	bb 2a 20 02 	sll  %o0, 2, %i5
a000c638:	83 2a 20 04 	sll  %o0, 4, %g1
a000c63c:	82 07 40 01 	add  %i5, %g1, %g1
a000c640:	05 28 40 12 	sethi  %hi(0xa1004800), %g2
a000c644:	86 10 a0 08 	or  %g2, 8, %g3	! a1004808 <callbackArray.lto_priv.315>
a000c648:	b0 00 c0 01 	add  %g3, %g1, %i0
a000c64c:	c2 0e 20 12 	ldub  [ %i0 + 0x12 ], %g1
a000c650:	82 10 60 01 	or  %g1, 1, %g1
a000c654:	c2 2e 20 12 	stb  %g1, [ %i0 + 0x12 ]
a000c658:	92 10 00 08 	mov  %o0, %o1
a000c65c:	b8 10 00 08 	mov  %o0, %i4
a000c660:	7f ff e6 83 	call  a000606c <CALLBACK_Enqueue.lto_priv.271>
a000c664:	90 10 20 02 	mov  2, %o0
a000c668:	89 48 00 00 	rd  %psr, %g4
a000c66c:	90 09 30 ff 	and  %g4, -3841, %o0
a000c670:	82 0e ef 00 	and  %i3, 0xf00, %g1
a000c674:	82 10 40 08 	or  %g1, %o0, %g1
a000c678:	81 88 00 01 	wr  %g1, %psr
a000c67c:	01 00 00 00 	nop 
a000c680:	01 00 00 00 	nop 
a000c684:	01 00 00 00 	nop 
a000c688:	d2 16 20 0c 	lduh  [ %i0 + 0xc ], %o1
a000c68c:	95 2f 20 08 	sll  %i4, 8, %o2
a000c690:	97 2a 60 10 	sll  %o1, 0x10, %o3
a000c694:	b0 12 c0 0a 	or  %o3, %o2, %i0
a000c698:	81 c7 e0 08 	ret 
a000c69c:	81 e8 00 00 	restore 

a000c6a0 <EVENT_Subscribe.constprop.146>:
a000c6a0:	9d e3 bf e0 	save  %sp, -32, %sp
a000c6a4:	80 a6 60 00 	cmp  %i1, 0
a000c6a8:	12 80 00 05 	bne  a000c6bc <EVENT_Subscribe.constprop.146+0x1c>
a000c6ac:	83 2e 20 03 	sll  %i0, 3, %g1
a000c6b0:	07 3e 01 00 	sethi  %hi(0xf8040000), %g3
a000c6b4:	40 00 02 37 	call  a000cf90 <_iassert>
a000c6b8:	90 10 e1 07 	or  %g3, 0x107, %o0	! f8040107 <curr_flash_pos+0x375e36df>
a000c6bc:	21 28 40 17 	sethi  %hi(0xa1005c00), %l0
a000c6c0:	84 14 20 00 	mov  %l0, %g2	! a1005c00 <eventArray.lto_priv.308>
a000c6c4:	a0 00 80 01 	add  %g2, %g1, %l0
a000c6c8:	c2 0c 20 04 	ldub  [ %l0 + 4 ], %g1
a000c6cc:	11 3e 41 00 	sethi  %hi(0xf9040000), %o0
a000c6d0:	92 10 21 10 	mov  0x110, %o1
a000c6d4:	80 a0 40 18 	cmp  %g1, %i0
a000c6d8:	12 80 00 0b 	bne  a000c704 <EVENT_Subscribe.constprop.146+0x64>
a000c6dc:	90 12 20 07 	or  %o0, 7, %o0
a000c6e0:	07 28 40 1d 	sethi  %hi(0xa1007400), %g3
a000c6e4:	f4 08 e3 7e 	ldub  [ %g3 + 0x37e ], %i2	! a100777e <freeHandlerStack.lto_priv.887>
a000c6e8:	82 0e a0 ff 	and  %i2, 0xff, %g1
a000c6ec:	80 a0 60 ff 	cmp  %g1, 0xff
a000c6f0:	12 80 00 07 	bne  a000c70c <EVENT_Subscribe.constprop.146+0x6c>
a000c6f4:	b9 28 60 02 	sll  %g1, 2, %i4
a000c6f8:	11 3e 41 01 	sethi  %hi(0xf9040400), %o0
a000c6fc:	92 10 21 a6 	mov  0x1a6, %o1
a000c700:	90 12 21 07 	or  %o0, 0x107, %o0
a000c704:	40 00 02 23 	call  a000cf90 <_iassert>
a000c708:	01 00 00 00 	nop 
a000c70c:	83 28 60 04 	sll  %g1, 4, %g1
a000c710:	3b 28 40 17 	sethi  %hi(0xa1005c00), %i5
a000c714:	b0 20 40 1c 	sub  %g1, %i4, %i0
a000c718:	ba 17 60 30 	or  %i5, 0x30, %i5
a000c71c:	b6 07 40 18 	add  %i5, %i0, %i3
a000c720:	c2 0e e0 08 	ldub  [ %i3 + 8 ], %g1
a000c724:	c2 28 e3 7e 	stb  %g1, [ %g3 + 0x37e ]
a000c728:	94 10 20 0c 	mov  0xc, %o2
a000c72c:	92 10 20 00 	clr  %o1
a000c730:	7f ff cf 76 	call  a0000508 <memset>
a000c734:	90 10 00 1b 	mov  %i3, %o0
a000c738:	82 10 3f ff 	mov  -1, %g1
a000c73c:	f2 27 40 18 	st  %i1, [ %i5 + %i0 ]
a000c740:	c2 2e e0 08 	stb  %g1, [ %i3 + 8 ]
a000c744:	c0 26 e0 04 	clr  [ %i3 + 4 ]
a000c748:	c0 2e e0 09 	clrb  [ %i3 + 9 ]
a000c74c:	c0 2e e0 0a 	clrb  [ %i3 + 0xa ]
a000c750:	c2 0c 20 05 	ldub  [ %l0 + 5 ], %g1
a000c754:	88 08 60 ff 	and  %g1, 0xff, %g4
a000c758:	80 a1 20 ff 	cmp  %g4, 0xff
a000c75c:	12 80 00 05 	bne  a000c770 <EVENT_Subscribe.constprop.146+0xd0>
a000c760:	93 29 20 02 	sll  %g4, 2, %o1
a000c764:	f4 2c 20 05 	stb  %i2, [ %l0 + 5 ]
a000c768:	81 c7 e0 08 	ret 
a000c76c:	81 e8 00 00 	restore 
a000c770:	95 29 20 04 	sll  %g4, 4, %o2
a000c774:	96 22 80 09 	sub  %o2, %o1, %o3
a000c778:	a0 07 40 0b 	add  %i5, %o3, %l0
a000c77c:	d8 0c 20 08 	ldub  [ %l0 + 8 ], %o4
a000c780:	9a 0b 20 ff 	and  %o4, 0xff, %o5
a000c784:	80 a3 60 ff 	cmp  %o5, 0xff
a000c788:	02 80 00 07 	be  a000c7a4 <EVENT_Subscribe.constprop.146+0x104>
a000c78c:	b3 2b 60 04 	sll  %o5, 4, %i1
a000c790:	83 2b 60 02 	sll  %o5, 2, %g1
a000c794:	84 26 40 01 	sub  %i1, %g1, %g2
a000c798:	82 10 00 0c 	mov  %o4, %g1
a000c79c:	10 bf ff f8 	b  a000c77c <EVENT_Subscribe.constprop.146+0xdc>
a000c7a0:	a0 07 40 02 	add  %i5, %g2, %l0
a000c7a4:	82 08 60 ff 	and  %g1, 0xff, %g1
a000c7a8:	9f 28 60 02 	sll  %g1, 2, %o7
a000c7ac:	83 28 60 04 	sll  %g1, 4, %g1
a000c7b0:	82 20 40 0f 	sub  %g1, %o7, %g1
a000c7b4:	82 07 40 01 	add  %i5, %g1, %g1
a000c7b8:	f4 28 60 08 	stb  %i2, [ %g1 + 8 ]
a000c7bc:	81 c7 e0 08 	ret 
a000c7c0:	81 e8 00 00 	restore 
a000c7c4:	a0 00 cb 84 	unknown
a000c7c8:	a0 00 cb dc 	unknown
a000c7cc:	a0 00 cb f8 	unknown
a000c7d0:	a0 00 cc 60 	unknown
a000c7d4:	a0 00 cc 70 	unknown
a000c7d8:	a0 00 cc a0 	unknown

a000c7dc <UART_printf>:
a000c7dc:	9d e3 bf c8 	save  %sp, -56, %sp
a000c7e0:	82 07 a0 08 	add  %fp, 8, %g1
a000c7e4:	f4 27 a0 0c 	st  %i2, [ %fp + 0xc ]
a000c7e8:	94 10 21 00 	mov  0x100, %o2
a000c7ec:	f6 27 a0 10 	st  %i3, [ %fp + 0x10 ]
a000c7f0:	92 10 20 00 	clr  %o1
a000c7f4:	f8 27 a0 14 	st  %i4, [ %fp + 0x14 ]
a000c7f8:	b4 10 20 0d 	mov  0xd, %i2
a000c7fc:	fa 27 a0 18 	st  %i5, [ %fp + 0x18 ]
a000c800:	3b 28 40 07 	sethi  %hi(0xa1001c00), %i5
a000c804:	f2 27 a0 08 	st  %i1, [ %fp + 8 ]
a000c808:	90 17 62 60 	or  %i5, 0x260, %o0
a000c80c:	7f ff cf 3f 	call  a0000508 <memset>
a000c810:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
a000c814:	96 10 20 00 	clr  %o3
a000c818:	94 10 00 1d 	mov  %i5, %o2
a000c81c:	39 28 00 7f 	sethi  %hi(0xa001fc00), %i4
a000c820:	b6 10 00 1d 	mov  %i5, %i3
a000c824:	c2 4e 00 00 	ldsb  [ %i0 ], %g1
a000c828:	80 a0 60 00 	cmp  %g1, 0
a000c82c:	02 80 00 6e 	be  a000c9e4 <UART_printf+0x208>
a000c830:	80 a0 60 25 	cmp  %g1, 0x25
a000c834:	32 80 00 68 	bne,a   a000c9d4 <UART_printf+0x1f8>
a000c838:	c2 4e 00 00 	ldsb  [ %i0 ], %g1
a000c83c:	c2 4e 20 01 	ldsb  [ %i0 + 1 ], %g1
a000c840:	80 a0 60 64 	cmp  %g1, 0x64
a000c844:	02 80 00 22 	be  a000c8cc <UART_printf+0xf0>
a000c848:	f2 07 bf ec 	ld  [ %fp + -20 ], %i1
a000c84c:	14 80 00 09 	bg  a000c870 <UART_printf+0x94>
a000c850:	80 a0 60 73 	cmp  %g1, 0x73
a000c854:	80 a0 60 25 	cmp  %g1, 0x25
a000c858:	12 80 00 50 	bne  a000c998 <UART_printf+0x1bc>
a000c85c:	92 0a e0 ff 	and  %o3, 0xff, %o1
a000c860:	90 12 a2 60 	or  %o2, 0x260, %o0
a000c864:	96 02 e0 01 	inc  %o3
a000c868:	10 80 00 4c 	b  a000c998 <UART_printf+0x1bc>
a000c86c:	c2 2a 00 09 	stb  %g1, [ %o0 + %o1 ]
a000c870:	02 80 00 3c 	be  a000c960 <UART_printf+0x184>
a000c874:	80 a0 60 78 	cmp  %g1, 0x78
a000c878:	12 80 00 48 	bne  a000c998 <UART_printf+0x1bc>
a000c87c:	c2 07 bf ec 	ld  [ %fp + -20 ], %g1
a000c880:	c4 00 40 00 	ld  [ %g1 ], %g2
a000c884:	82 00 60 04 	add  %g1, 4, %g1
a000c888:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
a000c88c:	98 02 e0 08 	add  %o3, 8, %o4
a000c890:	9a 0b 20 ff 	and  %o4, 0xff, %o5
a000c894:	b3 30 a0 1c 	srl  %g2, 0x1c, %i1
a000c898:	9e 17 23 c0 	or  %i4, 0x3c0, %o7
a000c89c:	c6 0b c0 19 	ldub  [ %o7 + %i1 ], %g3
a000c8a0:	88 0a e0 ff 	and  %o3, 0xff, %g4
a000c8a4:	ba 12 a2 60 	or  %o2, 0x260, %i5
a000c8a8:	c6 2f 40 04 	stb  %g3, [ %i5 + %g4 ]
a000c8ac:	82 02 e0 01 	add  %o3, 1, %g1
a000c8b0:	96 10 00 01 	mov  %g1, %o3
a000c8b4:	82 08 60 ff 	and  %g1, 0xff, %g1
a000c8b8:	80 a0 40 0d 	cmp  %g1, %o5
a000c8bc:	12 bf ff f6 	bne  a000c894 <UART_printf+0xb8>
a000c8c0:	85 28 a0 04 	sll  %g2, 4, %g2
a000c8c4:	10 80 00 35 	b  a000c998 <UART_printf+0x1bc>
a000c8c8:	96 10 00 0c 	mov  %o4, %o3
a000c8cc:	9e 06 60 04 	add  %i1, 4, %o7
a000c8d0:	de 27 bf ec 	st  %o7, [ %fp + -20 ]
a000c8d4:	84 10 20 00 	clr  %g2
a000c8d8:	c2 06 40 00 	ld  [ %i1 ], %g1
a000c8dc:	81 80 20 00 	wr  %g0, %y
a000c8e0:	01 00 00 00 	nop 
a000c8e4:	01 00 00 00 	nop 
a000c8e8:	01 00 00 00 	nop 
a000c8ec:	92 70 60 0a 	udiv  %g1, 0xa, %o1
a000c8f0:	86 08 a0 ff 	and  %g2, 0xff, %g3
a000c8f4:	99 2a 60 01 	sll  %o1, 1, %o4
a000c8f8:	90 07 80 03 	add  %fp, %g3, %o0
a000c8fc:	9b 2a 60 03 	sll  %o1, 3, %o5
a000c900:	ba 03 00 0d 	add  %o4, %o5, %i5
a000c904:	82 20 40 1d 	sub  %g1, %i5, %g1
a000c908:	c2 2a 3f f0 	stb  %g1, [ %o0 + -16 ]
a000c90c:	82 92 60 00 	orcc  %o1, 0, %g1
a000c910:	12 bf ff f3 	bne  a000c8dc <UART_printf+0x100>
a000c914:	84 00 a0 01 	inc  %g2
a000c918:	b2 08 a0 ff 	and  %g2, 0xff, %i1
a000c91c:	88 07 bf f0 	add  %fp, -16, %g4
a000c920:	86 10 20 00 	clr  %g3
a000c924:	9e 01 00 19 	add  %g4, %i1, %o7
a000c928:	92 08 60 ff 	and  %g1, 0xff, %o1
a000c92c:	90 02 c0 01 	add  %o3, %g1, %o0
a000c930:	80 a2 40 19 	cmp  %o1, %i1
a000c934:	02 80 00 09 	be  a000c958 <UART_printf+0x17c>
a000c938:	86 00 ff ff 	add  %g3, -1, %g3
a000c93c:	fa 0b c0 03 	ldub  [ %o7 + %g3 ], %i5
a000c940:	98 12 a2 60 	or  %o2, 0x260, %o4
a000c944:	9a 0a 20 ff 	and  %o0, 0xff, %o5
a000c948:	88 07 60 30 	add  %i5, 0x30, %g4
a000c94c:	82 00 60 01 	inc  %g1
a000c950:	10 bf ff f6 	b  a000c928 <UART_printf+0x14c>
a000c954:	c8 2b 00 0d 	stb  %g4, [ %o4 + %o5 ]
a000c958:	10 80 00 10 	b  a000c998 <UART_printf+0x1bc>
a000c95c:	96 02 c0 02 	add  %o3, %g2, %o3
a000c960:	d0 07 bf ec 	ld  [ %fp + -20 ], %o0
a000c964:	92 02 20 04 	add  %o0, 4, %o1
a000c968:	d2 27 bf ec 	st  %o1, [ %fp + -20 ]
a000c96c:	c2 02 00 00 	ld  [ %o0 ], %g1
a000c970:	da 48 40 00 	ldsb  [ %g1 ], %o5
a000c974:	80 a3 60 00 	cmp  %o5, 0
a000c978:	02 80 00 08 	be  a000c998 <UART_printf+0x1bc>
a000c97c:	d8 08 40 00 	ldub  [ %g1 ], %o4
a000c980:	88 0a e0 ff 	and  %o3, 0xff, %g4
a000c984:	ba 12 a2 60 	or  %o2, 0x260, %i5
a000c988:	82 00 60 01 	inc  %g1
a000c98c:	d8 2f 40 04 	stb  %o4, [ %i5 + %g4 ]
a000c990:	10 bf ff f8 	b  a000c970 <UART_printf+0x194>
a000c994:	96 02 e0 01 	inc  %o3
a000c998:	10 bf ff a3 	b  a000c824 <UART_printf+0x48>
a000c99c:	b0 06 20 02 	add  %i0, 2, %i0
a000c9a0:	02 bf ff a1 	be  a000c824 <UART_printf+0x48>
a000c9a4:	80 a0 60 0a 	cmp  %g1, 0xa
a000c9a8:	12 80 00 05 	bne  a000c9bc <UART_printf+0x1e0>
a000c9ac:	82 16 e2 60 	or  %i3, 0x260, %g1
a000c9b0:	84 0a e0 ff 	and  %o3, 0xff, %g2
a000c9b4:	f4 28 40 02 	stb  %i2, [ %g1 + %g2 ]
a000c9b8:	96 02 e0 01 	inc  %o3
a000c9bc:	c6 0e 00 00 	ldub  [ %i0 ], %g3
a000c9c0:	88 0a e0 ff 	and  %o3, 0xff, %g4
a000c9c4:	c6 28 40 04 	stb  %g3, [ %g1 + %g4 ]
a000c9c8:	b0 06 20 01 	inc  %i0
a000c9cc:	96 02 e0 01 	inc  %o3
a000c9d0:	c2 4e 00 00 	ldsb  [ %i0 ], %g1
a000c9d4:	80 a0 60 25 	cmp  %g1, 0x25
a000c9d8:	12 bf ff f2 	bne  a000c9a0 <UART_printf+0x1c4>
a000c9dc:	80 a0 60 00 	cmp  %g1, 0
a000c9e0:	30 bf ff 93 	b,a   a000c82c <UART_printf+0x50>
a000c9e4:	96 0a e0 ff 	and  %o3, 0xff, %o3
a000c9e8:	94 12 a2 60 	or  %o2, 0x260, %o2
a000c9ec:	92 10 20 82 	mov  0x82, %o1
a000c9f0:	7f ff db 22 	call  a0003678 <UART_packetizeSendDataImmediate.constprop.163>
a000c9f4:	90 10 20 00 	clr  %o0
a000c9f8:	81 c7 e0 08 	ret 
a000c9fc:	81 e8 00 00 	restore 

a000ca00 <UART_packetizeRegisterClient>:
a000ca00:	9d e3 bf e0 	save  %sp, -32, %sp
a000ca04:	80 a6 20 00 	cmp  %i0, 0
a000ca08:	02 80 00 07 	be  a000ca24 <UART_packetizeRegisterClient+0x24>
a000ca0c:	80 a6 20 01 	cmp  %i0, 1
a000ca10:	12 80 00 0a 	bne  a000ca38 <UART_packetizeRegisterClient+0x38>
a000ca14:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000ca18:	92 10 20 0b 	mov  0xb, %o1
a000ca1c:	10 80 00 05 	b  a000ca30 <UART_packetizeRegisterClient+0x30>
a000ca20:	82 10 60 ac 	or  %g1, 0xac, %g1
a000ca24:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000ca28:	92 10 20 0a 	mov  0xa, %o1
a000ca2c:	82 10 60 5c 	or  %g1, 0x5c, %g1
a000ca30:	10 80 00 05 	b  a000ca44 <UART_packetizeRegisterClient+0x44>
a000ca34:	86 10 20 00 	clr  %g3
a000ca38:	11 3e 08 01 	sethi  %hi(0xf8200400), %o0
a000ca3c:	10 80 00 10 	b  a000ca7c <UART_packetizeRegisterClient+0x7c>
a000ca40:	90 12 20 07 	or  %o0, 7, %o0	! f8200407 <curr_flash_pos+0x377a39df>
a000ca44:	80 a0 c0 09 	cmp  %g3, %o1
a000ca48:	16 80 00 0b 	bge  a000ca74 <UART_packetizeRegisterClient+0x74>
a000ca4c:	88 10 00 01 	mov  %g1, %g4
a000ca50:	82 00 60 08 	add  %g1, 8, %g1
a000ca54:	fa 00 7f fc 	ld  [ %g1 + -4 ], %i5
a000ca58:	80 a7 60 00 	cmp  %i5, 0
a000ca5c:	32 bf ff fa 	bne,a   a000ca44 <UART_packetizeRegisterClient+0x44>
a000ca60:	86 00 e0 01 	inc  %g3
a000ca64:	f4 21 20 04 	st  %i2, [ %g4 + 4 ]
a000ca68:	f2 29 00 00 	stb  %i1, [ %g4 ]
a000ca6c:	81 c7 e0 08 	ret 
a000ca70:	81 e8 00 00 	restore 
a000ca74:	05 3e 08 00 	sethi  %hi(0xf8200000), %g2
a000ca78:	90 10 a1 07 	or  %g2, 0x107, %o0	! f8200107 <curr_flash_pos+0x377a36df>
a000ca7c:	40 00 01 45 	call  a000cf90 <_iassert>
a000ca80:	01 00 00 00 	nop 
a000ca84:	01 00 00 00 	nop 

a000ca88 <UART_packetizeDecodeRxData>:
a000ca88:	9d e3 bf c8 	save  %sp, -56, %sp
a000ca8c:	a8 10 00 18 	mov  %i0, %l4
a000ca90:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a000ca94:	bb 2e 20 04 	sll  %i0, 4, %i5
a000ca98:	a5 2e 20 02 	sll  %i0, 2, %l2
a000ca9c:	82 27 40 12 	sub  %i5, %l2, %g1
a000caa0:	ba 00 40 18 	add  %g1, %i0, %i5
a000caa4:	a7 2f 60 02 	sll  %i5, 2, %l3
a000caa8:	e6 27 bf f8 	st  %l3, [ %fp + -8 ]
a000caac:	35 28 40 19 	sethi  %hi(0xa1006400), %i2
a000cab0:	33 28 40 1b 	sethi  %hi(0xa1006c00), %i1
a000cab4:	b4 16 a3 ec 	or  %i2, 0x3ec, %i2
a000cab8:	b2 16 63 5c 	or  %i1, 0x35c, %i1
a000cabc:	a2 06 80 13 	add  %i2, %l3, %l1
a000cac0:	b9 2e 20 03 	sll  %i0, 3, %i4
a000cac4:	2b 28 00 31 	sethi  %hi(0xa000c400), %l5
a000cac8:	2d 28 00 00 	sethi  %hi(0xa0000000), %l6
a000cacc:	a2 04 60 24 	add  %l1, 0x24, %l1
a000cad0:	ae 10 20 00 	clr  %l7
a000cad4:	a0 10 00 19 	mov  %i1, %l0
a000cad8:	aa 15 63 c4 	or  %l5, 0x3c4, %l5
a000cadc:	ac 15 a1 40 	or  %l6, 0x140, %l6
a000cae0:	b6 06 40 1c 	add  %i1, %i4, %i3
a000cae4:	82 06 40 1c 	add  %i1, %i4, %g1
a000cae8:	c8 10 60 02 	lduh  [ %g1 + 2 ], %g4
a000caec:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
a000caf0:	86 06 80 01 	add  %i2, %g1, %g3
a000caf4:	c2 10 e0 28 	lduh  [ %g3 + 0x28 ], %g1
a000caf8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a000cafc:	90 10 00 11 	mov  %l1, %o0
a000cb00:	c6 27 bf f0 	st  %g3, [ %fp + -16 ]
a000cb04:	7f ff d1 25 	call  a0000f98 <UartfifoSpaceAvail>
a000cb08:	c8 27 bf ec 	st  %g4, [ %fp + -20 ]
a000cb0c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
a000cb10:	d8 07 bf ec 	ld  [ %fp + -20 ], %o4
a000cb14:	85 28 60 10 	sll  %g1, 0x10, %g2
a000cb18:	91 2a 20 10 	sll  %o0, 0x10, %o0
a000cb1c:	93 30 a0 10 	srl  %g2, 0x10, %o1
a000cb20:	95 32 20 10 	srl  %o0, 0x10, %o2
a000cb24:	9b 2b 20 10 	sll  %o4, 0x10, %o5
a000cb28:	96 22 40 0a 	sub  %o1, %o2, %o3
a000cb2c:	a7 33 60 10 	srl  %o5, 0x10, %l3
a000cb30:	88 04 e0 01 	add  %l3, 1, %g4
a000cb34:	80 a2 c0 04 	cmp  %o3, %g4
a000cb38:	04 80 00 78 	ble  a000cd18 <UART_packetizeDecodeRxData+0x290>
a000cb3c:	c6 07 bf f0 	ld  [ %fp + -16 ], %g3
a000cb40:	de 10 e0 2c 	lduh  [ %g3 + 0x2c ], %o7
a000cb44:	84 03 c0 0c 	add  %o7, %o4, %g2
a000cb48:	82 00 7f ff 	add  %g1, -1, %g1
a000cb4c:	d2 00 e0 24 	ld  [ %g3 + 0x24 ], %o1
a000cb50:	82 08 80 01 	and  %g2, %g1, %g1
a000cb54:	83 28 60 10 	sll  %g1, 0x10, %g1
a000cb58:	83 30 60 10 	srl  %g1, 0x10, %g1
a000cb5c:	d0 0a 40 01 	ldub  [ %o1 + %g1 ], %o0
a000cb60:	c2 0e 40 1c 	ldub  [ %i1 + %i4 ], %g1
a000cb64:	80 a0 60 06 	cmp  %g1, 6
a000cb68:	02 80 00 6c 	be  a000cd18 <UART_packetizeDecodeRxData+0x290>
a000cb6c:	80 a0 60 05 	cmp  %g1, 5
a000cb70:	18 80 00 5e 	bgu  a000cce8 <UART_packetizeDecodeRxData+0x260>
a000cb74:	83 28 60 02 	sll  %g1, 2, %g1
a000cb78:	c2 05 40 01 	ld  [ %l5 + %g1 ], %g1
a000cb7c:	81 c0 40 00 	jmp  %g1
a000cb80:	01 00 00 00 	nop 
a000cb84:	a6 0a 20 ff 	and  %o0, 0xff, %l3
a000cb88:	80 a4 e0 01 	cmp  %l3, 1
a000cb8c:	12 80 00 6d 	bne  a000cd40 <UART_packetizeDecodeRxData+0x2b8>
a000cb90:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000cb94:	7f ff d8 b5 	call  a0002e68 <LEON_TimerRead>
a000cb98:	01 00 00 00 	nop 
a000cb9c:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a000cba0:	82 10 62 64 	or  %g1, 0x264, %g1	! a1004264 <timingArr.lto_priv.278>
a000cba4:	d0 20 60 c8 	st  %o0, [ %g1 + 0xc8 ]
a000cba8:	e6 28 60 dd 	stb  %l3, [ %g1 + 0xdd ]
a000cbac:	7f ff d8 af 	call  a0002e68 <LEON_TimerRead>
a000cbb0:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a000cbb4:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
a000cbb8:	d0 20 61 08 	st  %o0, [ %g1 + 0x108 ]
a000cbbc:	e6 28 61 1d 	stb  %l3, [ %g1 + 0x11d ]
a000cbc0:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000cbc4:	82 10 60 54 	or  %g1, 0x54, %g1	! a1006854 <receivePacketTimer.lto_priv.275>
a000cbc8:	7f ff d1 be 	call  a00012c0 <TIMING_TimerStart>
a000cbcc:	d0 00 40 12 	ld  [ %g1 + %l2 ], %o0
a000cbd0:	e6 2c 00 1c 	stb  %l3, [ %l0 + %i4 ]
a000cbd4:	10 80 00 45 	b  a000cce8 <UART_packetizeDecodeRxData+0x260>
a000cbd8:	e6 36 e0 02 	sth  %l3, [ %i3 + 2 ]
a000cbdc:	80 8a 20 ff 	btst  0xff, %o0
a000cbe0:	32 80 00 58 	bne,a   a000cd40 <UART_packetizeDecodeRxData+0x2b8>
a000cbe4:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000cbe8:	82 10 20 02 	mov  2, %g1
a000cbec:	c2 2c 00 1c 	stb  %g1, [ %l0 + %i4 ]
a000cbf0:	10 80 00 4f 	b  a000cd2c <UART_packetizeDecodeRxData+0x2a4>
a000cbf4:	82 10 20 02 	mov  2, %g1
a000cbf8:	82 8d 20 ff 	andcc  %l4, 0xff, %g1
a000cbfc:	12 80 00 0d 	bne  a000cc30 <UART_packetizeDecodeRxData+0x1a8>
a000cc00:	92 0a 20 ff 	and  %o0, 0xff, %o1
a000cc04:	80 a2 60 b2 	cmp  %o1, 0xb2
a000cc08:	18 80 00 10 	bgu  a000cc48 <UART_packetizeDecodeRxData+0x1c0>
a000cc0c:	80 a2 60 b0 	cmp  %o1, 0xb0
a000cc10:	1a 80 00 44 	bcc  a000cd20 <UART_packetizeDecodeRxData+0x298>
a000cc14:	80 a2 60 40 	cmp  %o1, 0x40
a000cc18:	22 80 00 43 	be,a   a000cd24 <UART_packetizeDecodeRxData+0x29c>
a000cc1c:	82 10 20 03 	mov  3, %g1
a000cc20:	1a 80 00 0b 	bcc  a000cc4c <UART_packetizeDecodeRxData+0x1c4>
a000cc24:	82 02 7f 80 	add  %o1, -128, %g1
a000cc28:	10 80 00 43 	b  a000cd34 <UART_packetizeDecodeRxData+0x2ac>
a000cc2c:	17 3e 48 01 	sethi  %hi(0xf9200400), %o3
a000cc30:	80 a0 60 01 	cmp  %g1, 1
a000cc34:	12 80 00 40 	bne  a000cd34 <UART_packetizeDecodeRxData+0x2ac>
a000cc38:	17 3e 48 01 	sethi  %hi(0xf9200400), %o3
a000cc3c:	80 a2 60 07 	cmp  %o1, 7
a000cc40:	08 80 00 39 	bleu  a000cd24 <UART_packetizeDecodeRxData+0x29c>
a000cc44:	82 10 20 03 	mov  3, %g1
a000cc48:	82 02 7f 40 	add  %o1, -192, %g1
a000cc4c:	80 a0 60 02 	cmp  %g1, 2
a000cc50:	18 80 00 39 	bgu  a000cd34 <UART_packetizeDecodeRxData+0x2ac>
a000cc54:	17 3e 48 01 	sethi  %hi(0xf9200400), %o3
a000cc58:	10 80 00 33 	b  a000cd24 <UART_packetizeDecodeRxData+0x29c>
a000cc5c:	82 10 20 03 	mov  3, %g1
a000cc60:	82 10 20 04 	mov  4, %g1
a000cc64:	c2 2c 00 1c 	stb  %g1, [ %l0 + %i4 ]
a000cc68:	10 80 00 31 	b  a000cd2c <UART_packetizeDecodeRxData+0x2a4>
a000cc6c:	82 10 20 04 	mov  4, %g1
a000cc70:	82 10 20 05 	mov  5, %g1
a000cc74:	80 8a 20 ff 	btst  0xff, %o0
a000cc78:	12 80 00 05 	bne  a000cc8c <UART_packetizeDecodeRxData+0x204>
a000cc7c:	c2 2c 00 1c 	stb  %g1, [ %l0 + %i4 ]
a000cc80:	82 10 21 00 	mov  0x100, %g1
a000cc84:	10 80 00 04 	b  a000cc94 <UART_packetizeDecodeRxData+0x20c>
a000cc88:	c2 36 e0 06 	sth  %g1, [ %i3 + 6 ]
a000cc8c:	94 0a 20 ff 	and  %o0, 0xff, %o2
a000cc90:	d4 36 e0 06 	sth  %o2, [ %i3 + 6 ]
a000cc94:	c2 16 e0 06 	lduh  [ %i3 + 6 ], %g1
a000cc98:	10 80 00 25 	b  a000cd2c <UART_packetizeDecodeRxData+0x2a4>
a000cc9c:	82 00 60 05 	add  %g1, 5, %g1
a000cca0:	98 0a 20 ff 	and  %o0, 0xff, %o4
a000cca4:	80 a3 20 04 	cmp  %o4, 4
a000cca8:	12 80 00 26 	bne  a000cd40 <UART_packetizeDecodeRxData+0x2b8>
a000ccac:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000ccb0:	94 10 20 00 	clr  %o2
a000ccb4:	92 10 00 18 	mov  %i0, %o1
a000ccb8:	7f ff e4 88 	call  a0005ed8 <CALLBACK_Run>
a000ccbc:	90 10 00 16 	mov  %l6, %o0
a000ccc0:	82 10 20 06 	mov  6, %g1
a000ccc4:	c2 2c 00 1c 	stb  %g1, [ %l0 + %i4 ]
a000ccc8:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000cccc:	82 10 60 54 	or  %g1, 0x54, %g1	! a1006854 <receivePacketTimer.lto_priv.275>
a000ccd0:	7f ff d1 8a 	call  a00012f8 <TIMING_TimerStop>
a000ccd4:	d0 00 40 12 	ld  [ %g1 + %l2 ], %o0
a000ccd8:	7f ff e3 ae 	call  a0005b90 <UTIL_timingProfileStopTimer>
a000ccdc:	90 10 20 07 	mov  7, %o0
a000cce0:	7f ff e3 ac 	call  a0005b90 <UTIL_timingProfileStopTimer>
a000cce4:	90 10 20 08 	mov  8, %o0
a000cce8:	82 05 e0 01 	add  %l7, 1, %g1
a000ccec:	ae 10 00 01 	mov  %g1, %l7
a000ccf0:	82 08 60 ff 	and  %g1, 0xff, %g1
a000ccf4:	80 a0 60 0a 	cmp  %g1, 0xa
a000ccf8:	12 bf ff 7c 	bne  a000cae8 <UART_packetizeDecodeRxData+0x60>
a000ccfc:	82 06 40 1c 	add  %i1, %i4, %g1
a000cd00:	9b 2f 60 02 	sll  %i5, 2, %o5
a000cd04:	88 06 80 0d 	add  %i2, %o5, %g4
a000cd08:	c2 01 20 30 	ld  [ %g4 + 0x30 ], %g1
a000cd0c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a000cd10:	7f ff e4 4f 	call  a0005e4c <CALLBACK_Schedule>
a000cd14:	90 07 bf fc 	add  %fp, -4, %o0
a000cd18:	7f ff e3 9e 	call  a0005b90 <UTIL_timingProfileStopTimer>
a000cd1c:	91 e8 20 06 	restore  %g0, 6, %o0
a000cd20:	82 10 20 03 	mov  3, %g1
a000cd24:	c2 2c 00 1c 	stb  %g1, [ %l0 + %i4 ]
a000cd28:	82 10 20 03 	mov  3, %g1
a000cd2c:	10 bf ff ef 	b  a000cce8 <UART_packetizeDecodeRxData+0x260>
a000cd30:	c2 36 e0 02 	sth  %g1, [ %i3 + 2 ]
a000cd34:	7f ff cf a4 	call  a0000bc4 <_ilog>
a000cd38:	90 12 e2 02 	or  %o3, 0x202, %o0
a000cd3c:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000cd40:	82 10 60 54 	or  %g1, 0x54, %g1	! a1006854 <receivePacketTimer.lto_priv.275>
a000cd44:	7f ff d1 6d 	call  a00012f8 <TIMING_TimerStop>
a000cd48:	d0 00 40 12 	ld  [ %g1 + %l2 ], %o0
a000cd4c:	7f ff d0 d4 	call  a000109c <UartfifoRead>
a000cd50:	90 10 00 11 	mov  %l1, %o0
a000cd54:	7f ff d7 e0 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a000cd58:	90 0d 20 ff 	and  %l4, 0xff, %o0
a000cd5c:	10 bf ff e4 	b  a000ccec <UART_packetizeDecodeRxData+0x264>
a000cd60:	82 05 e0 01 	add  %l7, 1, %g1

a000cd64 <bb_top_getXmiiRxClockFrequency>:
a000cd64:	9d e3 bf e0 	save  %sp, -32, %sp
a000cd68:	7f ff d8 40 	call  a0002e68 <LEON_TimerRead>
a000cd6c:	01 00 00 00 	nop 
a000cd70:	05 28 40 18 	sethi  %hi(0xa1006000), %g2
a000cd74:	c2 00 a3 68 	ld  [ %g2 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a000cd78:	c6 00 60 20 	ld  [ %g1 + 0x20 ], %g3
a000cd7c:	88 10 ef f0 	or  %g3, 0xff0, %g4
a000cd80:	c8 20 60 20 	st  %g4, [ %g1 + 0x20 ]
a000cd84:	b8 10 00 08 	mov  %o0, %i4
a000cd88:	d0 00 60 20 	ld  [ %g1 + 0x20 ], %o0
a000cd8c:	92 0a 3f f1 	and  %o0, -15, %o1
a000cd90:	d2 20 60 20 	st  %o1, [ %g1 + 0x20 ]
a000cd94:	37 00 3f ff 	sethi  %hi(0xfffc00), %i3
a000cd98:	d4 00 60 20 	ld  [ %g1 + 0x20 ], %o2
a000cd9c:	96 12 a0 01 	or  %o2, 1, %o3
a000cda0:	d6 20 60 20 	st  %o3, [ %g1 + 0x20 ]
a000cda4:	ba 10 00 02 	mov  %g2, %i5
a000cda8:	b0 16 e3 ff 	or  %i3, 0x3ff, %i0
a000cdac:	c2 07 63 68 	ld  [ %i5 + 0x368 ], %g1
a000cdb0:	c2 00 60 20 	ld  [ %g1 + 0x20 ], %g1
a000cdb4:	80 88 60 01 	btst  1, %g1
a000cdb8:	12 80 00 04 	bne  a000cdc8 <bb_top_getXmiiRxClockFrequency+0x64>
a000cdbc:	01 00 00 00 	nop 
a000cdc0:	40 00 01 25 	call  a000d254 <bb_top_a7_getNominalGcmFrequencyDetected>
a000cdc4:	91 e8 20 00 	restore  %g0, 0, %o0
a000cdc8:	7f ff d8 28 	call  a0002e68 <LEON_TimerRead>
a000cdcc:	01 00 00 00 	nop 
a000cdd0:	80 a7 00 08 	cmp  %i4, %o0
a000cdd4:	1a 80 00 03 	bcc  a000cde0 <bb_top_getXmiiRxClockFrequency+0x7c>
a000cdd8:	82 10 00 1c 	mov  %i4, %g1
a000cddc:	82 07 00 18 	add  %i4, %i0, %g1
a000cde0:	82 20 40 08 	sub  %g1, %o0, %g1
a000cde4:	80 a0 60 05 	cmp  %g1, 5
a000cde8:	08 bf ff f2 	bleu  a000cdb0 <bb_top_getXmiiRxClockFrequency+0x4c>
a000cdec:	c2 07 63 68 	ld  [ %i5 + 0x368 ], %g1
a000cdf0:	30 bf ff f4 	b,a   a000cdc0 <bb_top_getXmiiRxClockFrequency+0x5c>

a000cdf4 <bb_top_SetGEToRunMode>:
a000cdf4:	9d e3 bf e0 	save  %sp, -32, %sp
a000cdf8:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a000cdfc:	ba 17 23 94 	or  %i4, 0x394, %i5	! a1006394 <bbTopGeContext.lto_priv.289>
a000ce00:	c2 0f 60 10 	ldub  [ %i5 + 0x10 ], %g1
a000ce04:	80 a0 60 01 	cmp  %g1, 1
a000ce08:	32 80 00 05 	bne,a   a000ce1c <bb_top_SetGEToRunMode+0x28>
a000ce0c:	11 3e 09 45 	sethi  %hi(0xf8251400), %o0
a000ce10:	19 3e 09 46 	sethi  %hi(0xf8251800), %o4
a000ce14:	40 00 00 5f 	call  a000cf90 <_iassert>
a000ce18:	90 13 20 07 	or  %o4, 7, %o0	! f8251807 <curr_flash_pos+0x377f4ddf>
a000ce1c:	7f ff cf 6a 	call  a0000bc4 <_ilog>
a000ce20:	90 12 20 06 	or  %o0, 6, %o0
a000ce24:	82 10 20 01 	mov  1, %g1
a000ce28:	c2 2f 60 10 	stb  %g1, [ %i5 + 0x10 ]
a000ce2c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000ce30:	c2 00 63 90 	ld  [ %g1 + 0x390 ], %g1	! a1006390 <bb_top_registers.lto_priv.174>
a000ce34:	c4 00 60 58 	ld  [ %g1 + 0x58 ], %g2
a000ce38:	86 10 a0 02 	or  %g2, 2, %g3
a000ce3c:	c6 20 60 58 	st  %g3, [ %g1 + 0x58 ]
a000ce40:	c8 00 60 48 	ld  [ %g1 + 0x48 ], %g4
a000ce44:	92 11 20 01 	or  %g4, 1, %o1
a000ce48:	d2 20 60 48 	st  %o1, [ %g1 + 0x48 ]
a000ce4c:	d4 00 60 58 	ld  [ %g1 + 0x58 ], %o2
a000ce50:	96 12 a0 01 	or  %o2, 1, %o3
a000ce54:	d6 20 60 58 	st  %o3, [ %g1 + 0x58 ]
a000ce58:	f0 27 60 08 	st  %i0, [ %i5 + 8 ]
a000ce5c:	f0 07 23 94 	ld  [ %i4 + 0x394 ], %i0
a000ce60:	f2 27 60 0c 	st  %i1, [ %i5 + 0xc ]
a000ce64:	7f ff d1 17 	call  a00012c0 <TIMING_TimerStart>
a000ce68:	81 e8 00 00 	restore 

a000ce6c <bb_top_SetGEToResetMode>:
a000ce6c:	9d e3 bf e0 	save  %sp, -32, %sp
a000ce70:	11 3e 09 44 	sethi  %hi(0xf8251000), %o0
a000ce74:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a000ce78:	90 12 23 06 	or  %o0, 0x306, %o0
a000ce7c:	7f ff cf 52 	call  a0000bc4 <_ilog>
a000ce80:	ba 17 63 94 	or  %i5, 0x394, %i5
a000ce84:	c0 2f 60 10 	clrb  [ %i5 + 0x10 ]
a000ce88:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000ce8c:	c4 00 63 90 	ld  [ %g1 + 0x390 ], %g2	! a1006390 <bb_top_registers.lto_priv.174>
a000ce90:	c2 00 a0 58 	ld  [ %g2 + 0x58 ], %g1
a000ce94:	82 08 7f fe 	and  %g1, -2, %g1
a000ce98:	c2 20 a0 58 	st  %g1, [ %g2 + 0x58 ]
a000ce9c:	40 00 00 13 	call  a000cee8 <bb_top_StopGEWatchdogResetTimer>
a000cea0:	01 00 00 00 	nop 
a000cea4:	7f ff d1 15 	call  a00012f8 <TIMING_TimerStop>
a000cea8:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
a000ceac:	c0 27 60 0c 	clr  [ %i5 + 0xc ]
a000ceb0:	81 c7 e0 08 	ret 
a000ceb4:	81 e8 00 00 	restore 

a000ceb8 <bb_top_StartGEWatchdogRunningTimer>:
a000ceb8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000cebc:	82 10 63 94 	or  %g1, 0x394, %g1	! a1006394 <bbTopGeContext.lto_priv.289>
a000cec0:	c4 08 60 10 	ldub  [ %g1 + 0x10 ], %g2
a000cec4:	80 a0 a0 01 	cmp  %g2, 1
a000cec8:	12 80 00 06 	bne  a000cee0 <bb_top_StartGEWatchdogRunningTimer+0x28>
a000cecc:	01 00 00 00 	nop 
a000ced0:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a000ced4:	82 13 c0 00 	mov  %o7, %g1
a000ced8:	7f ff d0 fa 	call  a00012c0 <TIMING_TimerStart>
a000cedc:	9e 10 40 00 	mov  %g1, %o7
a000cee0:	81 c3 e0 08 	retl 
a000cee4:	01 00 00 00 	nop 

a000cee8 <bb_top_StopGEWatchdogResetTimer>:
a000cee8:	9d e3 bf e0 	save  %sp, -32, %sp
a000ceec:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000cef0:	d0 00 63 94 	ld  [ %g1 + 0x394 ], %o0	! a1006394 <bbTopGeContext.lto_priv.289>
a000cef4:	7f ff d1 01 	call  a00012f8 <TIMING_TimerStop>
a000cef8:	ba 10 63 94 	or  %g1, 0x394, %i5
a000cefc:	c0 27 60 08 	clr  [ %i5 + 8 ]
a000cf00:	81 c7 e0 08 	ret 
a000cf04:	81 e8 00 00 	restore 

a000cf08 <bb_top_ApplyGEReset>:
a000cf08:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000cf0c:	c4 00 63 90 	ld  [ %g1 + 0x390 ], %g2	! a1006390 <bb_top_registers.lto_priv.174>
a000cf10:	90 1a 20 01 	xor  %o0, 1, %o0
a000cf14:	c6 00 a0 58 	ld  [ %g2 + 0x58 ], %g3
a000cf18:	82 0a 20 01 	and  %o0, 1, %g1
a000cf1c:	88 08 ff fe 	and  %g3, -2, %g4
a000cf20:	90 11 00 01 	or  %g4, %g1, %o0
a000cf24:	d0 20 a0 58 	st  %o0, [ %g2 + 0x58 ]
a000cf28:	81 c3 e0 08 	retl 
a000cf2c:	01 00 00 00 	nop 

a000cf30 <resetWatchdogHandler.lto_priv.888>:
a000cf30:	9d e3 bf e0 	save  %sp, -32, %sp
a000cf34:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000cf38:	c2 00 63 9c 	ld  [ %g1 + 0x39c ], %g1	! a100639c <bbTopGeContext.lto_priv.289+0x8>
a000cf3c:	80 a0 60 00 	cmp  %g1, 0
a000cf40:	12 80 00 04 	bne  a000cf50 <resetWatchdogHandler.lto_priv.888+0x20>
a000cf44:	11 3e 09 45 	sethi  %hi(0xf8251400), %o0
a000cf48:	40 00 00 12 	call  a000cf90 <_iassert>
a000cf4c:	90 12 23 07 	or  %o0, 0x307, %o0	! f8251707 <curr_flash_pos+0x377f4cdf>
a000cf50:	9f c0 40 00 	call  %g1
a000cf54:	01 00 00 00 	nop 
a000cf58:	81 c7 e0 08 	ret 
a000cf5c:	81 e8 00 00 	restore 

a000cf60 <runWatchdogHandler.lto_priv.889>:
a000cf60:	9d e3 bf e0 	save  %sp, -32, %sp
a000cf64:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000cf68:	c2 00 63 a0 	ld  [ %g1 + 0x3a0 ], %g1	! a10063a0 <bbTopGeContext.lto_priv.289+0xc>
a000cf6c:	80 a0 60 00 	cmp  %g1, 0
a000cf70:	12 80 00 04 	bne  a000cf80 <runWatchdogHandler.lto_priv.889+0x20>
a000cf74:	11 3e 09 45 	sethi  %hi(0xf8251400), %o0
a000cf78:	40 00 00 06 	call  a000cf90 <_iassert>
a000cf7c:	90 12 22 07 	or  %o0, 0x207, %o0	! f8251607 <curr_flash_pos+0x377f4bdf>
a000cf80:	9f c0 40 00 	call  %g1
a000cf84:	01 00 00 00 	nop 
a000cf88:	81 c7 e0 08 	ret 
a000cf8c:	81 e8 00 00 	restore 

a000cf90 <_iassert>:
a000cf90:	9d e3 bf e0 	save  %sp, -32, %sp
a000cf94:	83 48 00 00 	rd  %psr, %g1
a000cf98:	82 10 6f 00 	or  %g1, 0xf00, %g1
a000cf9c:	81 88 00 01 	wr  %g1, %psr
a000cfa0:	01 00 00 00 	nop 
a000cfa4:	01 00 00 00 	nop 
a000cfa8:	01 00 00 00 	nop 
a000cfac:	7f ff db 2e 	call  a0003c64 <UART_WaitForTx>
a000cfb0:	01 00 00 00 	nop 
a000cfb4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000cfb8:	c2 00 63 ac 	ld  [ %g1 + 0x3ac ], %g1	! a10063ac <pAssertHookStartFunction>
a000cfbc:	80 a0 60 00 	cmp  %g1, 0
a000cfc0:	02 80 00 05 	be  a000cfd4 <_iassert+0x44>
a000cfc4:	05 28 40 18 	sethi  %hi(0xa1006000), %g2
a000cfc8:	9f c0 40 00 	call  %g1
a000cfcc:	01 00 00 00 	nop 
a000cfd0:	05 28 40 18 	sethi  %hi(0xa1006000), %g2
a000cfd4:	82 10 a3 b0 	or  %g2, 0x3b0, %g1	! a10063b0 <assertInfo>
a000cfd8:	c6 08 60 10 	ldub  [ %g1 + 0x10 ], %g3
a000cfdc:	88 00 e0 01 	add  %g3, 1, %g4
a000cfe0:	f0 20 a3 b0 	st  %i0, [ %g2 + 0x3b0 ]
a000cfe4:	96 10 00 1b 	mov  %i3, %o3
a000cfe8:	f2 20 60 04 	st  %i1, [ %g1 + 4 ]
a000cfec:	94 10 00 1a 	mov  %i2, %o2
a000cff0:	f4 20 60 08 	st  %i2, [ %g1 + 8 ]
a000cff4:	92 10 00 19 	mov  %i1, %o1
a000cff8:	f6 20 60 0c 	st  %i3, [ %g1 + 0xc ]
a000cffc:	90 10 00 18 	mov  %i0, %o0
a000d000:	7f ff ce f1 	call  a0000bc4 <_ilog>
a000d004:	c8 28 60 10 	stb  %g4, [ %g1 + 0x10 ]
a000d008:	bb 48 00 00 	rd  %psr, %i5
a000d00c:	82 10 3f ff 	mov  -1, %g1
a000d010:	b2 0f 60 1f 	and  %i5, 0x1f, %i1
a000d014:	85 50 00 00 	rd  %wim, %g2
a000d018:	81 90 00 01 	wr  %g1, %wim
a000d01c:	01 00 00 00 	nop 
a000d020:	01 00 00 00 	nop 
a000d024:	01 00 00 00 	nop 
a000d028:	83 50 00 00 	rd  %wim, %g1
a000d02c:	81 90 00 02 	wr  %g2, %wim
a000d030:	01 00 00 00 	nop 
a000d034:	01 00 00 00 	nop 
a000d038:	01 00 00 00 	nop 
a000d03c:	ba 10 20 00 	clr  %i5	! 0 <__lex_srodata_size>
a000d040:	80 a0 60 00 	cmp  %g1, 0
a000d044:	02 80 00 04 	be  a000d054 <_iassert+0xc4>
a000d048:	83 30 60 01 	srl  %g1, 1, %g1
a000d04c:	10 bf ff fd 	b  a000d040 <_iassert+0xb0>
a000d050:	ba 07 60 01 	inc  %i5
a000d054:	93 58 00 00 	rd  %tbr, %o1
a000d058:	95 48 00 00 	rd  %psr, %o2
a000d05c:	97 50 00 00 	rd  %wim, %o3
a000d060:	37 3e c5 01 	sethi  %hi(0xfb140400), %i3
a000d064:	7f ff ce d8 	call  a0000bc4 <_ilog>
a000d068:	90 16 e0 07 	or  %i3, 7, %o0	! fb140407 <curr_flash_pos+0x3a6e39df>
a000d06c:	92 10 00 05 	mov  %g5, %o1
a000d070:	94 10 00 06 	mov  %g6, %o2
a000d074:	96 10 00 07 	mov  %g7, %o3
a000d078:	7f ff ce d3 	call  a0000bc4 <_ilog>
a000d07c:	90 16 e1 07 	or  %i3, 0x107, %o0
a000d080:	b0 0e 60 ff 	and  %i1, 0xff, %i0
a000d084:	11 3e 45 01 	sethi  %hi(0xf9140400), %o0
a000d088:	92 10 00 18 	mov  %i0, %o1
a000d08c:	7f ff ce ce 	call  a0000bc4 <_ilog>
a000d090:	90 12 22 07 	or  %o0, 0x207, %o0
a000d094:	92 10 00 18 	mov  %i0, %o1
a000d098:	7f ff de 42 	call  a00049a0 <AssertPrintRegisterWindows>
a000d09c:	90 10 20 00 	clr  %o0
a000d0a0:	13 3e 05 01 	sethi  %hi(0xf8140400), %o1
a000d0a4:	7f ff ce c8 	call  a0000bc4 <_ilog>
a000d0a8:	90 12 63 07 	or  %o1, 0x307, %o0	! f8140707 <curr_flash_pos+0x376e3cdf>
a000d0ac:	92 0f 60 ff 	and  %i5, 0xff, %o1
a000d0b0:	7f ff de 3c 	call  a00049a0 <AssertPrintRegisterWindows>
a000d0b4:	90 10 00 18 	mov  %i0, %o0
a000d0b8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000d0bc:	d4 00 63 a8 	ld  [ %g1 + 0x3a8 ], %o2	! a10063a8 <pAssertHookEndFunction>
a000d0c0:	80 a2 a0 00 	cmp  %o2, 0
a000d0c4:	02 80 00 14 	be  a000d114 <_iassert+0x184>
a000d0c8:	b2 10 00 01 	mov  %g1, %i1
a000d0cc:	7f ff d7 67 	call  a0002e68 <LEON_TimerRead>
a000d0d0:	35 00 3f ff 	sethi  %hi(0xfffc00), %i2
a000d0d4:	39 00 01 e8 	sethi  %hi(0x7a000), %i4
a000d0d8:	ba 10 00 08 	mov  %o0, %i5
a000d0dc:	b6 16 a3 ff 	or  %i2, 0x3ff, %i3
a000d0e0:	b0 17 21 1f 	or  %i4, 0x11f, %i0
a000d0e4:	7f ff d7 61 	call  a0002e68 <LEON_TimerRead>
a000d0e8:	01 00 00 00 	nop 
a000d0ec:	80 a7 40 08 	cmp  %i5, %o0
a000d0f0:	1a 80 00 03 	bcc  a000d0fc <_iassert+0x16c>
a000d0f4:	82 10 00 1d 	mov  %i5, %g1
a000d0f8:	82 07 40 1b 	add  %i5, %i3, %g1
a000d0fc:	82 20 40 08 	sub  %g1, %o0, %g1
a000d100:	80 a0 40 18 	cmp  %g1, %i0
a000d104:	08 bf ff f8 	bleu  a000d0e4 <_iassert+0x154>
a000d108:	01 00 00 00 	nop 
a000d10c:	48 27 cc 03 	call  c0a00118 <LEON_CPUInitStackAndCall>
a000d110:	d0 06 63 a8 	ld  [ %i1 + 0x3a8 ], %o0
a000d114:	30 80 00 00 	b,a   a000d114 <_iassert+0x184>

a000d118 <EVENT_Register>:
a000d118:	9d e3 bf e0 	save  %sp, -32, %sp
a000d11c:	03 28 40 17 	sethi  %hi(0xa1005c00), %g1
a000d120:	87 2e 20 03 	sll  %i0, 3, %g3
a000d124:	82 10 60 00 	mov  %g1, %g1
a000d128:	84 00 40 03 	add  %g1, %g3, %g2
a000d12c:	c8 08 a0 04 	ldub  [ %g2 + 4 ], %g4
a000d130:	80 a1 00 18 	cmp  %g4, %i0
a000d134:	22 80 00 06 	be,a   a000d14c <EVENT_Register+0x34>
a000d138:	f2 20 40 03 	st  %i1, [ %g1 + %g3 ]
a000d13c:	11 3e 41 00 	sethi  %hi(0xf9040000), %o0
a000d140:	92 10 20 e4 	mov  0xe4, %o1
a000d144:	7f ff ff 93 	call  a000cf90 <_iassert>
a000d148:	90 12 20 07 	or  %o0, 7, %o0
a000d14c:	c0 28 a0 06 	clrb  [ %g2 + 6 ]
a000d150:	81 c7 e0 08 	ret 
a000d154:	81 e8 00 00 	restore 

a000d158 <ICMD_PacketizeHandler.lto_priv.881>:
a000d158:	9d e3 bf e0 	save  %sp, -32, %sp
a000d15c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a000d160:	f6 28 62 18 	stb  %i3, [ %g1 + 0x218 ]	! a1007218 <iCmdResponseId.lto_priv.302>
a000d164:	b8 10 00 19 	mov  %i1, %i4
a000d168:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a000d16c:	f2 0e 60 01 	ldub  [ %i1 + 1 ], %i1
a000d170:	31 3e 44 c0 	sethi  %hi(0xf9130000), %i0
a000d174:	82 08 60 07 	and  %g1, 7, %g1
a000d178:	80 a6 60 35 	cmp  %i1, 0x35
a000d17c:	18 80 00 17 	bgu  a000d1d8 <ICMD_PacketizeHandler.lto_priv.881+0x80>
a000d180:	b0 16 21 05 	or  %i0, 0x105, %i0
a000d184:	82 08 60 ff 	and  %g1, 0xff, %g1
a000d188:	80 a0 60 07 	cmp  %g1, 7
a000d18c:	02 80 00 08 	be  a000d1ac <ICMD_PacketizeHandler.lto_priv.881+0x54>
a000d190:	15 3e 84 c0 	sethi  %hi(0xfa130000), %o2
a000d194:	b6 06 bf fd 	add  %i2, -3, %i3
a000d198:	85 3e e0 02 	sra  %i3, 2, %g2
a000d19c:	80 a0 80 01 	cmp  %g2, %g1
a000d1a0:	36 80 00 06 	bge,a   a000d1b8 <ICMD_PacketizeHandler.lto_priv.881+0x60>
a000d1a4:	83 2e 60 02 	sll  %i1, 2, %g1
a000d1a8:	15 3e 84 c0 	sethi  %hi(0xfa130000), %o2
a000d1ac:	b0 12 a2 05 	or  %o2, 0x205, %i0	! fa130205 <curr_flash_pos+0x396d37dd>
a000d1b0:	7f ff ce 85 	call  a0000bc4 <_ilog>
a000d1b4:	93 e8 00 01 	restore  %g0, %g1, %o1
a000d1b8:	07 28 00 82 	sethi  %hi(0xa0020800), %g3
a000d1bc:	88 10 e3 34 	or  %g3, 0x334, %g4	! a0020b34 <icmd_callbacks.lto_priv.303>
a000d1c0:	d0 01 00 01 	ld  [ %g4 + %g1 ], %o0
a000d1c4:	80 a2 20 00 	cmp  %o0, 0
a000d1c8:	32 80 00 06 	bne,a   a000d1e0 <ICMD_PacketizeHandler.lto_priv.881+0x88>
a000d1cc:	c2 0f 20 02 	ldub  [ %i4 + 2 ], %g1
a000d1d0:	13 3e 44 c1 	sethi  %hi(0xf9130400), %o1
a000d1d4:	b0 12 62 05 	or  %o1, 0x205, %i0	! f9130605 <curr_flash_pos+0x386d3bdd>
a000d1d8:	7f ff ce 7b 	call  a0000bc4 <_ilog>
a000d1dc:	81 e8 00 00 	restore 
a000d1e0:	83 28 60 02 	sll  %g1, 2, %g1
a000d1e4:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a000d1e8:	f4 02 00 01 	ld  [ %o0 + %g1 ], %i2
a000d1ec:	94 10 20 18 	mov  0x18, %o2
a000d1f0:	92 10 20 00 	clr  %o1
a000d1f4:	7f ff cc c5 	call  a0000508 <memset>
a000d1f8:	90 17 63 50 	or  %i5, 0x350, %o0
a000d1fc:	94 10 00 1b 	mov  %i3, %o2
a000d200:	92 07 20 03 	add  %i4, 3, %o1
a000d204:	7f ff cc a9 	call  a00004a8 <memcpy>
a000d208:	90 17 63 50 	or  %i5, 0x350, %o0
a000d20c:	82 17 63 50 	or  %i5, 0x350, %g1
a000d210:	d0 07 63 50 	ld  [ %i5 + 0x350 ], %o0
a000d214:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
a000d218:	d8 00 60 10 	ld  [ %g1 + 0x10 ], %o4
a000d21c:	d6 00 60 0c 	ld  [ %g1 + 0xc ], %o3
a000d220:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a000d224:	9f c6 80 00 	call  %i2
a000d228:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a000d22c:	81 c7 e0 08 	ret 
a000d230:	81 e8 00 00 	restore 

a000d234 <bb_top_systemReset>:
a000d234:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000d238:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a000d23c:	c6 00 a0 14 	ld  [ %g2 + 0x14 ], %g3
a000d240:	03 20 00 00 	sethi  %hi(0x80000000), %g1
a000d244:	82 10 c0 01 	or  %g3, %g1, %g1
a000d248:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a000d24c:	81 c3 e0 08 	retl 
a000d250:	01 00 00 00 	nop 

a000d254 <bb_top_a7_getNominalGcmFrequencyDetected>:
a000d254:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000d258:	80 a2 20 00 	cmp  %o0, 0
a000d25c:	02 80 00 0a 	be  a000d284 <bb_top_a7_getNominalGcmFrequencyDetected+0x30>
a000d260:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3
a000d264:	c4 00 e0 24 	ld  [ %g3 + 0x24 ], %g2
a000d268:	c2 00 e0 24 	ld  [ %g3 + 0x24 ], %g1
a000d26c:	c6 00 e0 24 	ld  [ %g3 + 0x24 ], %g3
a000d270:	83 28 60 10 	sll  %g1, 0x10, %g1
a000d274:	85 30 a0 12 	srl  %g2, 0x12, %g2
a000d278:	83 30 60 12 	srl  %g1, 0x12, %g1
a000d27c:	10 80 00 08 	b  a000d29c <bb_top_a7_getNominalGcmFrequencyDetected+0x48>
a000d280:	91 30 e0 10 	srl  %g3, 0x10, %o0
a000d284:	c4 08 e0 21 	ldub  [ %g3 + 0x21 ], %g2
a000d288:	c2 00 e0 20 	ld  [ %g3 + 0x20 ], %g1
a000d28c:	c8 00 e0 20 	ld  [ %g3 + 0x20 ], %g4
a000d290:	83 30 60 04 	srl  %g1, 4, %g1
a000d294:	91 31 20 0c 	srl  %g4, 0xc, %o0
a000d298:	82 08 60 ff 	and  %g1, 0xff, %g1
a000d29c:	80 a0 a0 00 	cmp  %g2, 0
a000d2a0:	02 80 00 28 	be  a000d340 <bb_top_a7_getNominalGcmFrequencyDetected+0xec>
a000d2a4:	88 0a 20 01 	and  %o0, 1, %g4
a000d2a8:	80 a0 60 00 	cmp  %g1, 0
a000d2ac:	02 80 00 25 	be  a000d340 <bb_top_a7_getNominalGcmFrequencyDetected+0xec>
a000d2b0:	80 89 20 ff 	btst  0xff, %g4
a000d2b4:	22 80 00 0f 	be,a   a000d2f0 <bb_top_a7_getNominalGcmFrequencyDetected+0x9c>
a000d2b8:	82 00 60 03 	add  %g1, 3, %g1
a000d2bc:	90 00 a0 03 	add  %g2, 3, %o0
a000d2c0:	89 2a 20 02 	sll  %o0, 2, %g4
a000d2c4:	87 2a 20 07 	sll  %o0, 7, %g3
a000d2c8:	84 20 c0 04 	sub  %g3, %g4, %g2
a000d2cc:	90 00 80 08 	add  %g2, %o0, %o0
a000d2d0:	89 2a 20 03 	sll  %o0, 3, %g4
a000d2d4:	81 80 20 00 	wr  %g0, %y
a000d2d8:	01 00 00 00 	nop 
a000d2dc:	01 00 00 00 	nop 
a000d2e0:	01 00 00 00 	nop 
a000d2e4:	84 71 00 01 	udiv  %g4, %g1, %g2
a000d2e8:	10 80 00 0d 	b  a000d31c <bb_top_a7_getNominalGcmFrequencyDetected+0xc8>
a000d2ec:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000d2f0:	91 28 60 02 	sll  %g1, 2, %o0
a000d2f4:	87 28 60 07 	sll  %g1, 7, %g3
a000d2f8:	88 20 c0 08 	sub  %g3, %o0, %g4
a000d2fc:	82 01 00 01 	add  %g4, %g1, %g1
a000d300:	83 28 60 03 	sll  %g1, 3, %g1
a000d304:	81 80 20 00 	wr  %g0, %y
a000d308:	01 00 00 00 	nop 
a000d30c:	01 00 00 00 	nop 
a000d310:	01 00 00 00 	nop 
a000d314:	84 70 40 02 	udiv  %g1, %g2, %g2
a000d318:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000d31c:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000d320:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a000d324:	81 80 20 00 	wr  %g0, %y
a000d328:	01 00 00 00 	nop 
a000d32c:	01 00 00 00 	nop 
a000d330:	01 00 00 00 	nop 
a000d334:	86 70 63 e8 	udiv  %g1, 0x3e8, %g3
a000d338:	81 c3 e0 08 	retl 
a000d33c:	90 58 c0 02 	smul  %g3, %g2, %o0
a000d340:	81 c3 e0 08 	retl 
a000d344:	90 10 20 00 	clr  %o0

a000d348 <STATSMON_RegisterStatgroup>:
a000d348:	9d e3 bf e0 	save  %sp, -32, %sp
a000d34c:	3b 28 40 10 	sethi  %hi(0xa1004000), %i5
a000d350:	d6 0e 20 01 	ldub  [ %i0 + 1 ], %o3
a000d354:	d2 0f 60 4c 	ldub  [ %i5 + 0x4c ], %o1
a000d358:	94 10 20 21 	mov  0x21, %o2
a000d35c:	11 3e cb 40 	sethi  %hi(0xfb2d0000), %o0
a000d360:	7f ff ce 19 	call  a0000bc4 <_ilog>
a000d364:	90 12 21 06 	or  %o0, 0x106, %o0	! fb2d0106 <curr_flash_pos+0x3a8736de>
a000d368:	c6 0f 60 4c 	ldub  [ %i5 + 0x4c ], %g3
a000d36c:	82 08 e0 ff 	and  %g3, 0xff, %g1
a000d370:	80 a0 60 20 	cmp  %g1, 0x20
a000d374:	08 80 00 06 	bleu  a000d38c <STATSMON_RegisterStatgroup+0x44>
a000d378:	b6 17 60 4c 	or  %i5, 0x4c, %i3
a000d37c:	1f 3e 0b 40 	sethi  %hi(0xf82d0000), %o7
a000d380:	90 13 e0 07 	or  %o7, 7, %o0	! f82d0007 <curr_flash_pos+0x378735df>
a000d384:	7f ff ff 03 	call  a000cf90 <_iassert>
a000d388:	01 00 00 00 	nop 
a000d38c:	85 28 60 04 	sll  %g1, 4, %g2
a000d390:	88 06 c0 02 	add  %i3, %g2, %g4
a000d394:	f0 21 20 08 	st  %i0, [ %g4 + 8 ]
a000d398:	92 00 60 01 	add  %g1, 1, %o1
a000d39c:	d4 0e 20 02 	ldub  [ %i0 + 2 ], %o2
a000d3a0:	83 2a 60 04 	sll  %o1, 4, %g1
a000d3a4:	96 02 80 03 	add  %o2, %g3, %o3
a000d3a8:	98 10 3f ff 	mov  -1, %o4
a000d3ac:	d6 2e c0 01 	stb  %o3, [ %i3 + %g1 ]
a000d3b0:	82 06 c0 01 	add  %i3, %g1, %g1
a000d3b4:	d8 28 60 01 	stb  %o4, [ %g1 + 1 ]
a000d3b8:	1b 28 00 16 	sethi  %hi(0xa0005800), %o5
a000d3bc:	b8 00 a0 08 	add  %g2, 8, %i4
a000d3c0:	90 13 61 20 	or  %o5, 0x120, %o0
a000d3c4:	b8 07 00 1b 	add  %i4, %i3, %i4
a000d3c8:	7f ff fc 90 	call  a000c608 <CALLBACK_Allocate.constprop.129>
a000d3cc:	92 10 00 1c 	mov  %i4, %o1
a000d3d0:	c2 0f 60 4c 	ldub  [ %i5 + 0x4c ], %g1
a000d3d4:	82 00 60 01 	inc  %g1
a000d3d8:	d0 27 20 04 	st  %o0, [ %i4 + 4 ]
a000d3dc:	c2 2f 60 4c 	stb  %g1, [ %i5 + 0x4c ]
a000d3e0:	81 c7 e0 08 	ret 
a000d3e4:	81 e8 00 00 	restore 

a000d3e8 <STATSMON_StatgroupControl>:
a000d3e8:	9d e3 bf e0 	save  %sp, -32, %sp
a000d3ec:	40 00 00 72 	call  a000d5b4 <StatsMonFindStatsGroup>
a000d3f0:	90 10 00 18 	mov  %i0, %o0
a000d3f4:	80 a6 60 00 	cmp  %i1, 0
a000d3f8:	02 80 00 1a 	be  a000d460 <STATSMON_StatgroupControl+0x78>
a000d3fc:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a000d400:	84 02 20 01 	add  %o0, 1, %g2
a000d404:	82 10 60 4c 	or  %g1, 0x4c, %g1
a000d408:	93 28 a0 04 	sll  %g2, 4, %o1
a000d40c:	88 00 40 09 	add  %g1, %o1, %g4
a000d410:	c0 21 20 04 	clr  [ %g4 + 4 ]
a000d414:	c6 09 20 02 	ldub  [ %g4 + 2 ], %g3
a000d418:	80 88 e0 01 	btst  1, %g3
a000d41c:	12 80 00 0f 	bne  a000d458 <STATSMON_StatgroupControl+0x70>
a000d420:	94 10 e0 01 	or  %g3, 1, %o2
a000d424:	d4 29 20 02 	stb  %o2, [ %g4 + 2 ]
a000d428:	d6 0e 20 02 	ldub  [ %i0 + 2 ], %o3
a000d42c:	98 02 00 0b 	add  %o0, %o3, %o4
a000d430:	d8 28 40 09 	stb  %o4, [ %g1 + %o1 ]
a000d434:	91 2a 20 04 	sll  %o0, 4, %o0
a000d438:	9a 00 40 08 	add  %g1, %o0, %o5
a000d43c:	de 03 60 08 	ld  [ %o5 + 8 ], %o7
a000d440:	f0 03 e0 0c 	ld  [ %o7 + 0xc ], %i0
a000d444:	80 a6 20 00 	cmp  %i0, 0
a000d448:	02 80 00 04 	be  a000d458 <STATSMON_StatgroupControl+0x70>
a000d44c:	b2 02 20 08 	add  %o0, 8, %i1
a000d450:	9f c6 00 00 	call  %i0
a000d454:	90 00 40 19 	add  %g1, %i1, %o0
a000d458:	81 c7 e0 08 	ret 
a000d45c:	81 e8 00 00 	restore 
a000d460:	40 00 00 02 	call  a000d468 <STATSMON_StatgroupDisable>
a000d464:	81 e8 00 00 	restore 

a000d468 <STATSMON_StatgroupDisable>:
a000d468:	9d e3 bf e0 	save  %sp, -32, %sp
a000d46c:	40 00 00 52 	call  a000d5b4 <StatsMonFindStatsGroup>
a000d470:	90 10 00 18 	mov  %i0, %o0
a000d474:	05 28 40 10 	sethi  %hi(0xa1004000), %g2
a000d478:	90 02 20 01 	inc  %o0
a000d47c:	88 10 a0 4c 	or  %g2, 0x4c, %g4
a000d480:	93 2a 20 04 	sll  %o0, 4, %o1
a000d484:	86 01 00 09 	add  %g4, %o1, %g3
a000d488:	f2 20 e0 04 	st  %i1, [ %g3 + 4 ]
a000d48c:	80 a6 60 00 	cmp  %i1, 0
a000d490:	02 80 00 0c 	be  a000d4c0 <STATSMON_StatgroupDisable+0x58>
a000d494:	c2 08 e0 02 	ldub  [ %g3 + 2 ], %g1
a000d498:	80 88 60 01 	btst  1, %g1
a000d49c:	02 80 00 05 	be  a000d4b0 <STATSMON_StatgroupDisable+0x48>
a000d4a0:	01 00 00 00 	nop 
a000d4a4:	c0 29 00 09 	clrb  [ %g4 + %o1 ]
a000d4a8:	7f ff e0 cd 	call  a00057dc <StatsScheduler>
a000d4ac:	81 e8 00 00 	restore 
a000d4b0:	9f c6 40 00 	call  %i1
a000d4b4:	01 00 00 00 	nop 
a000d4b8:	81 c7 e0 08 	ret 
a000d4bc:	81 e8 00 00 	restore 
a000d4c0:	82 08 7f fe 	and  %g1, -2, %g1
a000d4c4:	c2 28 e0 02 	stb  %g1, [ %g3 + 2 ]
a000d4c8:	81 c7 e0 08 	ret 
a000d4cc:	81 e8 00 00 	restore 

a000d4d0 <STATSMON_ClearStatData>:
a000d4d0:	9d e3 bf e0 	save  %sp, -32, %sp
a000d4d4:	c2 06 00 00 	ld  [ %i0 ], %g1
a000d4d8:	d4 08 40 00 	ldub  [ %g1 ], %o2
a000d4dc:	c4 08 60 01 	ldub  [ %g1 + 1 ], %g2
a000d4e0:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a000d4e4:	94 5a 80 02 	smul  %o2, %g2, %o2
a000d4e8:	7f ff cc 08 	call  a0000508 <memset>
a000d4ec:	92 10 20 00 	clr  %o1
a000d4f0:	c2 06 00 00 	ld  [ %i0 ], %g1
a000d4f4:	d0 08 60 03 	ldub  [ %g1 + 3 ], %o0
a000d4f8:	80 a2 20 00 	cmp  %o0, 0
a000d4fc:	12 80 00 0d 	bne  a000d530 <STATSMON_ClearStatData+0x60>
a000d500:	01 00 00 00 	nop 
a000d504:	c6 08 60 01 	ldub  [ %g1 + 1 ], %g3
a000d508:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a000d50c:	82 00 60 04 	add  %g1, 4, %g1
a000d510:	80 a2 00 03 	cmp  %o0, %g3
a000d514:	16 80 00 07 	bge  a000d530 <STATSMON_ClearStatData+0x60>
a000d518:	01 00 00 00 	nop 
a000d51c:	c8 00 40 00 	ld  [ %g1 ], %g4
a000d520:	c8 01 00 00 	ld  [ %g4 ], %g4
a000d524:	90 02 20 01 	inc  %o0
a000d528:	10 bf ff fa 	b  a000d510 <STATSMON_ClearStatData+0x40>
a000d52c:	82 00 60 08 	add  %g1, 8, %g1
a000d530:	81 c7 e0 08 	ret 
a000d534:	81 e8 00 00 	restore 

a000d538 <StatsMonTickHandler.lto_priv.880>:
a000d538:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a000d53c:	86 10 20 00 	clr  %g3
a000d540:	da 08 60 4c 	ldub  [ %g1 + 0x4c ], %o5
a000d544:	88 10 20 00 	clr  %g4
a000d548:	82 10 60 4c 	or  %g1, 0x4c, %g1
a000d54c:	80 a0 c0 0d 	cmp  %g3, %o5
a000d550:	16 80 00 12 	bge  a000d598 <StatsMonTickHandler.lto_priv.880+0x60>
a000d554:	80 89 20 ff 	btst  0xff, %g4
a000d558:	c4 08 60 12 	ldub  [ %g1 + 0x12 ], %g2
a000d55c:	80 88 a0 01 	btst  1, %g2
a000d560:	22 80 00 0c 	be,a   a000d590 <StatsMonTickHandler.lto_priv.880+0x58>
a000d564:	86 00 e0 01 	inc  %g3
a000d568:	c4 08 60 10 	ldub  [ %g1 + 0x10 ], %g2
a000d56c:	80 88 a0 ff 	btst  0xff, %g2
a000d570:	22 80 00 08 	be,a   a000d590 <StatsMonTickHandler.lto_priv.880+0x58>
a000d574:	86 00 e0 01 	inc  %g3
a000d578:	84 00 bf ff 	add  %g2, -1, %g2
a000d57c:	80 88 a0 ff 	btst  0xff, %g2
a000d580:	12 80 00 03 	bne  a000d58c <StatsMonTickHandler.lto_priv.880+0x54>
a000d584:	c4 28 60 10 	stb  %g2, [ %g1 + 0x10 ]
a000d588:	88 10 20 01 	mov  1, %g4
a000d58c:	86 00 e0 01 	inc  %g3
a000d590:	10 bf ff ef 	b  a000d54c <StatsMonTickHandler.lto_priv.880+0x14>
a000d594:	82 00 60 10 	add  %g1, 0x10, %g1
a000d598:	02 80 00 05 	be  a000d5ac <StatsMonTickHandler.lto_priv.880+0x74>
a000d59c:	01 00 00 00 	nop 
a000d5a0:	82 13 c0 00 	mov  %o7, %g1
a000d5a4:	7f ff e0 8e 	call  a00057dc <StatsScheduler>
a000d5a8:	9e 10 40 00 	mov  %g1, %o7
a000d5ac:	81 c3 e0 08 	retl 
a000d5b0:	01 00 00 00 	nop 

a000d5b4 <StatsMonFindStatsGroup>:
a000d5b4:	9d e3 bf e0 	save  %sp, -32, %sp
a000d5b8:	05 28 40 10 	sethi  %hi(0xa1004000), %g2
a000d5bc:	c6 08 a0 4c 	ldub  [ %g2 + 0x4c ], %g3	! a100404c <statsContext>
a000d5c0:	92 10 a0 4c 	or  %g2, 0x4c, %o1
a000d5c4:	82 10 20 00 	clr  %g1
a000d5c8:	80 a0 40 03 	cmp  %g1, %g3
a000d5cc:	16 80 00 09 	bge  a000d5f0 <StatsMonFindStatsGroup+0x3c>
a000d5d0:	92 02 60 10 	add  %o1, 0x10, %o1
a000d5d4:	c8 02 7f f8 	ld  [ %o1 + -8 ], %g4
a000d5d8:	80 a1 00 18 	cmp  %g4, %i0
a000d5dc:	32 bf ff fb 	bne,a   a000d5c8 <StatsMonFindStatsGroup+0x14>
a000d5e0:	82 00 60 01 	inc  %g1
a000d5e4:	b0 08 60 ff 	and  %g1, 0xff, %i0
a000d5e8:	81 c7 e0 08 	ret 
a000d5ec:	81 e8 00 00 	restore 
a000d5f0:	11 3e 4b 40 	sethi  %hi(0xf92d0000), %o0
a000d5f4:	92 10 00 18 	mov  %i0, %o1
a000d5f8:	7f ff fe 66 	call  a000cf90 <_iassert>
a000d5fc:	90 12 23 07 	or  %o0, 0x307, %o0
a000d600:	01 00 00 00 	nop 

a000d604 <StatsMonPrintValue.isra.2.lto_priv.337>:
a000d604:	80 8a 60 20 	btst  0x20, %o1
a000d608:	02 80 00 08 	be  a000d628 <StatsMonPrintValue.isra.2.lto_priv.337+0x24>
a000d60c:	95 2a a0 10 	sll  %o2, 0x10, %o2
a000d610:	94 10 00 0c 	mov  %o4, %o2
a000d614:	92 10 20 01 	mov  1, %o1
a000d618:	90 10 00 0b 	mov  %o3, %o0
a000d61c:	82 13 c0 00 	mov  %o7, %g1
a000d620:	7f ff dc b9 	call  a0004904 <ILOG_istatus>
a000d624:	9e 10 40 00 	mov  %g1, %o7
a000d628:	97 2a e0 08 	sll  %o3, 8, %o3
a000d62c:	80 8a 60 80 	btst  0x80, %o1
a000d630:	82 0a 60 40 	and  %o1, 0x40, %g1
a000d634:	02 80 00 0d 	be  a000d668 <StatsMonPrintValue.isra.2.lto_priv.337+0x64>
a000d638:	86 12 80 0b 	or  %o2, %o3, %g3
a000d63c:	80 a0 00 01 	cmp  %g0, %g1
a000d640:	09 3e 80 00 	sethi  %hi(0xfa000000), %g4
a000d644:	82 60 20 00 	subx  %g0, 0, %g1
a000d648:	86 10 c0 04 	or  %g3, %g4, %g3
a000d64c:	82 08 60 03 	and  %g1, 3, %g1
a000d650:	92 0a 20 ff 	and  %o0, 0xff, %o1
a000d654:	82 00 60 01 	inc  %g1
a000d658:	96 10 20 00 	clr  %o3
a000d65c:	94 10 00 0c 	mov  %o4, %o2
a000d660:	10 80 00 0c 	b  a000d690 <StatsMonPrintValue.isra.2.lto_priv.337+0x8c>
a000d664:	90 10 c0 01 	or  %g3, %g1, %o0
a000d668:	11 3e 40 00 	sethi  %hi(0xf9000000), %o0
a000d66c:	80 a0 00 01 	cmp  %g0, %g1
a000d670:	84 10 c0 08 	or  %g3, %o0, %g2
a000d674:	82 60 20 00 	subx  %g0, 0, %g1
a000d678:	96 10 20 00 	clr  %o3
a000d67c:	82 08 60 03 	and  %g1, 3, %g1
a000d680:	94 10 20 00 	clr  %o2
a000d684:	82 00 60 01 	inc  %g1
a000d688:	92 10 00 0c 	mov  %o4, %o1
a000d68c:	90 10 80 01 	or  %g2, %g1, %o0
a000d690:	82 13 c0 00 	mov  %o7, %g1
a000d694:	7f ff cd 4c 	call  a0000bc4 <_ilog>
a000d698:	9e 10 40 00 	mov  %g1, %o7

a000d69c <CALLBACK_Reinit>:
a000d69c:	9d e3 bf e0 	save  %sp, -32, %sp
a000d6a0:	82 10 3f ff 	mov  -1, %g1
a000d6a4:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
a000d6a8:	09 28 40 16 	sethi  %hi(0xa1005800), %g4
a000d6ac:	86 10 a2 16 	or  %g2, 0x216, %g3
a000d6b0:	90 11 23 f4 	or  %g4, 0x3f4, %o0
a000d6b4:	c2 28 a2 16 	stb  %g1, [ %g2 + 0x216 ]
a000d6b8:	3b 28 40 12 	sethi  %hi(0xa1004800), %i5
a000d6bc:	c2 28 e0 01 	stb  %g1, [ %g3 + 1 ]
a000d6c0:	ba 17 60 08 	or  %i5, 8, %i5
a000d6c4:	c2 2a 20 04 	stb  %g1, [ %o0 + 4 ]
a000d6c8:	b8 10 20 00 	clr  %i4
a000d6cc:	c2 2a 20 05 	stb  %g1, [ %o0 + 5 ]
a000d6d0:	c2 2a 20 06 	stb  %g1, [ %o0 + 6 ]
a000d6d4:	c2 2a 20 07 	stb  %g1, [ %o0 + 7 ]
a000d6d8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000d6dc:	c0 21 23 f4 	clr  [ %g4 + 0x3f4 ]
a000d6e0:	c0 2a 20 08 	clrb  [ %o0 + 8 ]
a000d6e4:	c0 30 61 38 	clrh  [ %g1 + 0x138 ]
a000d6e8:	90 10 20 02 	mov  2, %o0
a000d6ec:	c2 0f 60 12 	ldub  [ %i5 + 0x12 ], %g1
a000d6f0:	80 88 60 01 	btst  1, %g1
a000d6f4:	12 80 00 03 	bne  a000d700 <CALLBACK_Reinit+0x64>
a000d6f8:	92 0f 20 ff 	and  %i4, 0xff, %o1
a000d6fc:	90 10 20 01 	mov  1, %o0
a000d700:	7f ff e2 5b 	call  a000606c <CALLBACK_Enqueue.lto_priv.271>
a000d704:	ba 07 60 14 	add  %i5, 0x14, %i5
a000d708:	82 07 20 01 	add  %i4, 1, %g1
a000d70c:	b8 10 00 01 	mov  %g1, %i4
a000d710:	82 08 60 ff 	and  %g1, 0xff, %g1
a000d714:	80 a0 60 ff 	cmp  %g1, 0xff
a000d718:	12 bf ff f5 	bne  a000d6ec <CALLBACK_Reinit+0x50>
a000d71c:	90 10 20 02 	mov  2, %o0
a000d720:	81 c7 e0 08 	ret 
a000d724:	81 e8 00 00 	restore 

a000d728 <getShaRandom>:
a000d728:	9d e3 bf e0 	save  %sp, -32, %sp
a000d72c:	40 00 00 24 	call  a000d7bc <XADC_readTemperature>
a000d730:	b4 10 00 19 	mov  %i1, %i2
a000d734:	82 0a 20 1f 	and  %o0, 0x1f, %g1
a000d738:	80 a0 60 00 	cmp  %g1, 0
a000d73c:	12 80 00 03 	bne  a000d748 <getShaRandom+0x20>
a000d740:	b8 10 00 01 	mov  %g1, %i4
a000d744:	b8 10 20 20 	mov  0x20, %i4
a000d748:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a000d74c:	c2 0f 62 10 	ldub  [ %i5 + 0x210 ], %g1	! a1007210 <referencePointer.1690.lto_priv.329>
a000d750:	80 a0 60 00 	cmp  %g1, 0
a000d754:	12 80 00 03 	bne  a000d760 <getShaRandom+0x38>
a000d758:	91 2a 20 05 	sll  %o0, 5, %o0
a000d75c:	d0 2f 62 10 	stb  %o0, [ %i5 + 0x210 ]
a000d760:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000d764:	d2 0f 62 10 	ldub  [ %i5 + 0x210 ], %o1
a000d768:	82 10 63 c8 	or  %g1, 0x3c8, %g1
a000d76c:	94 0f 20 3f 	and  %i4, 0x3f, %o2
a000d770:	92 00 40 09 	add  %g1, %o1, %o1
a000d774:	21 28 40 01 	sethi  %hi(0xa1000400), %l0
a000d778:	7f ff cb 4c 	call  a00004a8 <memcpy>
a000d77c:	90 14 22 a0 	or  %l0, 0x2a0, %o0	! a10006a0 <shaDigest.1689.lto_priv.330>
a000d780:	05 28 40 01 	sethi  %hi(0xa1000400), %g2
a000d784:	33 28 40 01 	sethi  %hi(0xa1000400), %i1
a000d788:	94 10 20 20 	mov  0x20, %o2
a000d78c:	92 16 62 e0 	or  %i1, 0x2e0, %o1
a000d790:	7f ff cb 46 	call  a00004a8 <memcpy>
a000d794:	90 10 a2 c0 	or  %g2, 0x2c0, %o0
a000d798:	94 16 62 e0 	or  %i1, 0x2e0, %o2
a000d79c:	92 10 20 40 	mov  0x40, %o1
a000d7a0:	7f ff d6 56 	call  a00030f8 <sha256>
a000d7a4:	90 14 22 a0 	or  %l0, 0x2a0, %o0
a000d7a8:	c2 0f 62 10 	ldub  [ %i5 + 0x210 ], %g1
a000d7ac:	86 00 40 1c 	add  %g1, %i4, %g3
a000d7b0:	c6 2f 62 10 	stb  %g3, [ %i5 + 0x210 ]
a000d7b4:	7f ff cb 3d 	call  a00004a8 <memcpy>
a000d7b8:	93 ee 62 e0 	restore  %i1, 0x2e0, %o1

a000d7bc <XADC_readTemperature>:
a000d7bc:	9d e3 bf d8 	save  %sp, -40, %sp
a000d7c0:	03 28 00 82 	sethi  %hi(0xa0020800), %g1
a000d7c4:	c2 00 61 68 	ld  [ %g1 + 0x168 ], %g1	! a0020968 <readMask.lto_priv.325>
a000d7c8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a000d7cc:	92 07 bf fc 	add  %fp, -4, %o1
a000d7d0:	7f ff da 9b 	call  a000423c <bb_top_drpRead>
a000d7d4:	90 10 20 00 	clr  %o0
a000d7d8:	03 00 00 31 	sethi  %hi(0xc400), %g1
a000d7dc:	91 2a 20 10 	sll  %o0, 0x10, %o0
a000d7e0:	82 10 60 de 	or  %g1, 0xde, %g1
a000d7e4:	b1 32 20 14 	srl  %o0, 0x14, %i0
a000d7e8:	84 5e 00 01 	smul  %i0, %g1, %g2
a000d7ec:	03 3f ff e5 	sethi  %hi(0xffff9400), %g1
a000d7f0:	87 38 a0 0c 	sra  %g2, 0xc, %g3
a000d7f4:	82 10 61 4d 	or  %g1, 0x14d, %g1
a000d7f8:	88 00 c0 01 	add  %g3, %g1, %g4
a000d7fc:	93 29 20 10 	sll  %g4, 0x10, %o1
a000d800:	b1 3a 60 10 	sra  %o1, 0x10, %i0
a000d804:	81 c7 e0 08 	ret 
a000d808:	81 e8 00 00 	restore 

a000d80c <XAdcReadStatRegister.lto_priv.181>:
a000d80c:	9d e3 bf d8 	save  %sp, -40, %sp
a000d810:	f4 16 60 04 	lduh  [ %i1 + 4 ], %i2
a000d814:	85 2e a0 10 	sll  %i2, 0x10, %g2
a000d818:	03 28 00 82 	sethi  %hi(0xa0020800), %g1
a000d81c:	c2 00 61 68 	ld  [ %g1 + 0x168 ], %g1	! a0020968 <readMask.lto_priv.325>
a000d820:	b1 30 a0 10 	srl  %g2, 0x10, %i0
a000d824:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a000d828:	92 07 bf fc 	add  %fp, -4, %o1
a000d82c:	7f ff da 84 	call  a000423c <bb_top_drpRead>
a000d830:	90 10 00 18 	mov  %i0, %o0
a000d834:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
a000d838:	80 a6 20 00 	cmp  %i0, 0
a000d83c:	12 80 00 2c 	bne  a000d8ec <XAdcReadStatRegister.lto_priv.181+0xe0>
a000d840:	b2 10 e2 11 	or  %g3, 0x211, %i1
a000d844:	03 00 00 31 	sethi  %hi(0xc400), %g1
a000d848:	82 10 60 de 	or  %g1, 0xde, %g1	! c4de <__pgmbb_size+0x139a>
a000d84c:	89 2a 20 10 	sll  %o0, 0x10, %g4
a000d850:	91 31 20 14 	srl  %g4, 0x14, %o0
a000d854:	92 5a 00 01 	smul  %o0, %g1, %o1
a000d858:	03 3f ff e5 	sethi  %hi(0xffff9400), %g1
a000d85c:	82 10 61 4d 	or  %g1, 0x14d, %g1	! ffff954d <curr_flash_pos+0x3f59cb25>
a000d860:	95 3a 60 0c 	sra  %o1, 0xc, %o2
a000d864:	96 02 80 01 	add  %o2, %g1, %o3
a000d868:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
a000d86c:	81 80 60 00 	wr  %g1, %y
a000d870:	01 00 00 00 	nop 
a000d874:	01 00 00 00 	nop 
a000d878:	01 00 00 00 	nop 
a000d87c:	ba 7a e0 64 	sdiv  %o3, 0x64, %i5
a000d880:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a000d884:	80 a7 40 01 	cmp  %i5, %g1
a000d888:	0a 80 00 10 	bcs  a000d8c8 <XAdcReadStatRegister.lto_priv.181+0xbc>
a000d88c:	c2 08 e2 11 	ldub  [ %g3 + 0x211 ], %g1
a000d890:	94 10 00 1d 	mov  %i5, %o2
a000d894:	92 10 20 01 	mov  1, %o1
a000d898:	7f ff dc 1b 	call  a0004904 <ILOG_istatus>
a000d89c:	90 10 20 22 	mov  0x22, %o0
a000d8a0:	92 10 20 01 	mov  1, %o1
a000d8a4:	7f ff ef ac 	call  a0009754 <LED_SetLedState>
a000d8a8:	90 10 20 01 	mov  1, %o0
a000d8ac:	40 00 1c 2b 	call  a0014958 <killSystem>
a000d8b0:	b0 10 20 00 	clr  %i0
a000d8b4:	19 28 00 82 	sethi  %hi(0xa0020800), %o4
a000d8b8:	92 10 20 00 	clr  %o1
a000d8bc:	7f ff fe cb 	call  a000d3e8 <STATSMON_StatgroupControl>
a000d8c0:	90 13 21 50 	or  %o4, 0x150, %o0
a000d8c4:	30 80 00 10 	b,a   a000d904 <XAdcReadStatRegister.lto_priv.181+0xf8>
a000d8c8:	80 a7 40 01 	cmp  %i5, %g1
a000d8cc:	1a 80 00 04 	bcc  a000d8dc <XAdcReadStatRegister.lto_priv.181+0xd0>
a000d8d0:	92 10 20 01 	mov  1, %o1
a000d8d4:	fa 0e 60 02 	ldub  [ %i1 + 2 ], %i5
a000d8d8:	92 10 20 00 	clr  %o1
a000d8dc:	7f ff ef 9e 	call  a0009754 <LED_SetLedState>
a000d8e0:	90 10 20 04 	mov  4, %o0
a000d8e4:	10 80 00 04 	b  a000d8f4 <XAdcReadStatRegister.lto_priv.181+0xe8>
a000d8e8:	fa 2e 60 02 	stb  %i5, [ %i1 + 2 ]
a000d8ec:	ba 10 20 00 	clr  %i5
a000d8f0:	fa 2e 60 02 	stb  %i5, [ %i1 + 2 ]
a000d8f4:	92 10 00 1d 	mov  %i5, %o1
a000d8f8:	9f c6 c0 00 	call  %i3
a000d8fc:	90 10 00 1c 	mov  %i4, %o0
a000d900:	b0 10 20 00 	clr  %i0
a000d904:	81 c7 e0 08 	ret 
a000d908:	81 e8 00 00 	restore 

a000d90c <MCA_ControlStatsMonitorChannel>:
a000d90c:	9d e3 bf e0 	save  %sp, -32, %sp
a000d910:	80 a6 20 05 	cmp  %i0, 5
a000d914:	08 80 00 06 	bleu  a000d92c <MCA_ControlStatsMonitorChannel+0x20>
a000d918:	92 10 00 19 	mov  %i1, %o1
a000d91c:	17 3e 45 cf 	sethi  %hi(0xf9173c00), %o3
a000d920:	92 10 00 18 	mov  %i0, %o1
a000d924:	7f ff fd 9b 	call  a000cf90 <_iassert>
a000d928:	90 12 e0 07 	or  %o3, 7, %o0
a000d92c:	85 2e 20 08 	sll  %i0, 8, %g2
a000d930:	86 10 20 7f 	mov  0x7f, %g3
a000d934:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a000d938:	82 10 62 00 	or  %g1, 0x200, %g1	! 80003e00 <__load_start_lexsrodata+0x20003e00>
a000d93c:	82 00 80 01 	add  %g2, %g1, %g1
a000d940:	c6 20 60 18 	st  %g3, [ %g1 + 0x18 ]
a000d944:	88 10 27 fb 	mov  0x7fb, %g4
a000d948:	c8 20 60 8c 	st  %g4, [ %g1 + 0x8c ]
a000d94c:	90 10 2f ff 	mov  0xfff, %o0
a000d950:	d0 20 60 48 	st  %o0, [ %g1 + 0x48 ]
a000d954:	94 10 20 03 	mov  3, %o2
a000d958:	d4 20 60 e0 	st  %o2, [ %g1 + 0xe0 ]
a000d95c:	b1 2e 20 02 	sll  %i0, 2, %i0
a000d960:	d4 20 60 f4 	st  %o2, [ %g1 + 0xf4 ]
a000d964:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000d968:	82 10 61 d8 	or  %g1, 0x1d8, %g1	! a10075d8 <mca8BitChannelStats>
a000d96c:	7f ff fe 9f 	call  a000d3e8 <STATSMON_StatgroupControl>
a000d970:	d0 00 40 18 	ld  [ %g1 + %i0 ], %o0
a000d974:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000d978:	82 10 61 f0 	or  %g1, 0x1f0, %g1	! a10075f0 <mca16bitChannelStats>
a000d97c:	f0 00 40 18 	ld  [ %g1 + %i0 ], %i0
a000d980:	7f ff fe 9a 	call  a000d3e8 <STATSMON_StatgroupControl>
a000d984:	81 e8 00 00 	restore 

a000d988 <CpuCommPhyLinkEventHandler.lto_priv.854>:
a000d988:	9d e3 bf e0 	save  %sp, -32, %sp
a000d98c:	82 1e 20 01 	xor  %i0, 1, %g1
a000d990:	11 3e 02 c0 	sethi  %hi(0xf80b0000), %o0
a000d994:	80 a0 00 01 	cmp  %g0, %g1
a000d998:	84 12 20 06 	or  %o0, 6, %g2
a000d99c:	82 10 20 04 	mov  4, %g1
a000d9a0:	82 40 7f ff 	addx  %g1, -1, %g1
a000d9a4:	82 08 60 ff 	and  %g1, 0xff, %g1
a000d9a8:	83 28 60 08 	sll  %g1, 8, %g1
a000d9ac:	7f ff cc 86 	call  a0000bc4 <_ilog>
a000d9b0:	90 10 40 02 	or  %g1, %g2, %o0
a000d9b4:	80 a6 20 01 	cmp  %i0, 1
a000d9b8:	12 80 00 07 	bne  a000d9d4 <CpuCommPhyLinkEventHandler.lto_priv.854+0x4c>
a000d9bc:	3b 28 40 0e 	sethi  %hi(0xa1003800), %i5
a000d9c0:	7f ff dc af 	call  a0004c7c <EVENT_GetEventInfo>
a000d9c4:	90 10 20 01 	mov  1, %o0
a000d9c8:	80 a0 00 08 	cmp  %g0, %o0
a000d9cc:	10 80 00 08 	b  a000d9ec <CpuCommPhyLinkEventHandler.lto_priv.854+0x64>
a000d9d0:	82 40 20 00 	addx  %g0, 0, %g1
a000d9d4:	7f ff e6 15 	call  a0007228 <CpuCommClearContext>
a000d9d8:	01 00 00 00 	nop 
a000d9dc:	82 17 62 38 	or  %i5, 0x238, %g1
a000d9e0:	7f ff ce 46 	call  a00012f8 <TIMING_TimerStop>
a000d9e4:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a000d9e8:	82 10 20 00 	clr  %g1
a000d9ec:	c2 2f 62 38 	stb  %g1, [ %i5 + 0x238 ]
a000d9f0:	81 c7 e0 08 	ret 
a000d9f4:	81 e8 00 00 	restore 

a000d9f8 <CpuCommAckTimeout.lto_priv.853>:
a000d9f8:	9d e3 bf e0 	save  %sp, -32, %sp
a000d9fc:	7f ff dc a0 	call  a0004c7c <EVENT_GetEventInfo>
a000da00:	90 10 20 00 	clr  %o0
a000da04:	80 a2 20 01 	cmp  %o0, 1
a000da08:	12 80 00 2d 	bne  a000dabc <CpuCommAckTimeout.lto_priv.853+0xc4>
a000da0c:	3b 28 40 0e 	sethi  %hi(0xa1003800), %i5
a000da10:	b0 17 62 38 	or  %i5, 0x238, %i0	! a1003a38 <cpuContext.lto_priv.350>
a000da14:	d2 0e 20 08 	ldub  [ %i0 + 8 ], %o1
a000da18:	82 0a 60 ff 	and  %o1, 0xff, %g1
a000da1c:	80 a0 60 02 	cmp  %g1, 2
a000da20:	38 80 00 0b 	bgu,a   a000da4c <CpuCommAckTimeout.lto_priv.853+0x54>
a000da24:	c2 0e 20 09 	ldub  [ %i0 + 9 ], %g1
a000da28:	88 02 60 01 	add  %o1, 1, %g4
a000da2c:	17 3e 82 c5 	sethi  %hi(0xfa0b1400), %o3
a000da30:	d4 0e 20 53 	ldub  [ %i0 + 0x53 ], %o2
a000da34:	90 12 e1 05 	or  %o3, 0x105, %o0
a000da38:	c8 2e 20 08 	stb  %g4, [ %i0 + 8 ]
a000da3c:	7f ff cc 62 	call  a0000bc4 <_ilog>
a000da40:	92 09 20 ff 	and  %g4, 0xff, %o1
a000da44:	10 80 00 10 	b  a000da84 <CpuCommAckTimeout.lto_priv.853+0x8c>
a000da48:	90 06 20 50 	add  %i0, 0x50, %o0
a000da4c:	84 08 60 ff 	and  %g1, 0xff, %g2
a000da50:	80 a0 a0 01 	cmp  %g2, 1
a000da54:	38 80 00 11 	bgu,a   a000da98 <CpuCommAckTimeout.lto_priv.853+0xa0>
a000da58:	11 3e 02 c6 	sethi  %hi(0xf80b1800), %o0
a000da5c:	82 00 60 01 	inc  %g1
a000da60:	07 3e 02 c5 	sethi  %hi(0xf80b1400), %g3
a000da64:	c2 2e 20 09 	stb  %g1, [ %i0 + 9 ]
a000da68:	7f ff cc 57 	call  a0000bc4 <_ilog>
a000da6c:	90 10 e2 02 	or  %g3, 0x202, %o0
a000da70:	03 00 04 00 	sethi  %hi(0x100000), %g1
a000da74:	c0 2e 20 0a 	clrb  [ %i0 + 0xa ]
a000da78:	90 06 20 10 	add  %i0, 0x10, %o0
a000da7c:	c2 26 20 10 	st  %g1, [ %i0 + 0x10 ]
a000da80:	c0 2e 20 0b 	clrb  [ %i0 + 0xb ]
a000da84:	7f ff e5 fc 	call  a0007274 <CpuComm_HalWrite>
a000da88:	01 00 00 00 	nop 
a000da8c:	f0 06 20 04 	ld  [ %i0 + 4 ], %i0
a000da90:	7f ff ce 0c 	call  a00012c0 <TIMING_TimerStart>
a000da94:	81 e8 00 00 	restore 
a000da98:	7f ff cc 4b 	call  a0000bc4 <_ilog>
a000da9c:	90 12 21 05 	or  %o0, 0x105, %o0
a000daa0:	7f ff e5 e2 	call  a0007228 <CpuCommClearContext>
a000daa4:	01 00 00 00 	nop 
a000daa8:	c2 06 25 90 	ld  [ %i0 + 0x590 ], %g1
a000daac:	9f c0 40 00 	call  %g1
a000dab0:	01 00 00 00 	nop 
a000dab4:	81 c7 e0 08 	ret 
a000dab8:	81 e8 00 00 	restore 
a000dabc:	7f ff e5 db 	call  a0007228 <CpuCommClearContext>
a000dac0:	81 e8 00 00 	restore 

a000dac4 <MapAtmelReadtoFeatureEnable.lto_priv.864>:
a000dac4:	9d e3 bf e0 	save  %sp, -32, %sp
a000dac8:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a000dacc:	c4 0e 00 00 	ldub  [ %i0 ], %g2
a000dad0:	83 28 60 10 	sll  %g1, 0x10, %g1
a000dad4:	d0 0e 20 03 	ldub  [ %i0 + 3 ], %o0
a000dad8:	87 28 a0 18 	sll  %g2, 0x18, %g3
a000dadc:	88 00 c0 01 	add  %g3, %g1, %g4
a000dae0:	c2 0e 20 02 	ldub  [ %i0 + 2 ], %g1
a000dae4:	83 28 60 08 	sll  %g1, 8, %g1
a000dae8:	82 01 00 01 	add  %g4, %g1, %g1
a000daec:	82 00 40 08 	add  %g1, %o0, %g1
a000daf0:	3b 28 40 10 	sethi  %hi(0xa1004000), %i5
a000daf4:	94 10 20 03 	mov  3, %o2
a000daf8:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a000dafc:	92 10 20 00 	clr  %o1
a000db00:	7f ff ca 82 	call  a0000508 <memset>
a000db04:	90 10 00 19 	mov  %i1, %o0
a000db08:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a000db0c:	80 88 60 01 	btst  1, %g1
a000db10:	02 80 00 05 	be  a000db24 <MapAtmelReadtoFeatureEnable.lto_priv.864+0x60>
a000db14:	80 88 60 02 	btst  2, %g1
a000db18:	d2 0e 40 00 	ldub  [ %i1 ], %o1
a000db1c:	94 12 60 01 	or  %o1, 1, %o2
a000db20:	d4 2e 40 00 	stb  %o2, [ %i1 ]
a000db24:	02 80 00 05 	be  a000db38 <MapAtmelReadtoFeatureEnable.lto_priv.864+0x74>
a000db28:	80 88 60 04 	btst  4, %g1
a000db2c:	d6 0e 40 00 	ldub  [ %i1 ], %o3
a000db30:	98 12 e0 02 	or  %o3, 2, %o4
a000db34:	d8 2e 40 00 	stb  %o4, [ %i1 ]
a000db38:	02 80 00 05 	be  a000db4c <MapAtmelReadtoFeatureEnable.lto_priv.864+0x88>
a000db3c:	80 88 60 80 	btst  0x80, %g1
a000db40:	da 0e 60 01 	ldub  [ %i1 + 1 ], %o5
a000db44:	9e 13 60 01 	or  %o5, 1, %o7
a000db48:	de 2e 60 01 	stb  %o7, [ %i1 + 1 ]
a000db4c:	02 80 00 05 	be  a000db60 <MapAtmelReadtoFeatureEnable.lto_priv.864+0x9c>
a000db50:	80 88 60 40 	btst  0x40, %g1
a000db54:	f0 0e 60 02 	ldub  [ %i1 + 2 ], %i0
a000db58:	ba 16 20 01 	or  %i0, 1, %i5
a000db5c:	fa 2e 60 02 	stb  %i5, [ %i1 + 2 ]
a000db60:	02 80 00 05 	be  a000db74 <MapAtmelReadtoFeatureEnable.lto_priv.864+0xb0>
a000db64:	01 00 00 00 	nop 
a000db68:	c2 0e 60 02 	ldub  [ %i1 + 2 ], %g1
a000db6c:	82 10 60 02 	or  %g1, 2, %g1
a000db70:	c2 2e 60 02 	stb  %g1, [ %i1 + 2 ]
a000db74:	81 c7 e0 08 	ret 
a000db78:	81 e8 00 00 	restore 
a000db7c:	a0 00 df c0 	unknown
a000db80:	a0 00 df f4 	unknown
a000db84:	a0 00 df d4 	unknown
a000db88:	a0 00 e0 20 	add  %g3, 0x20, %l0
a000db8c:	a0 00 e0 20 	add  %g3, 0x20, %l0
a000db90:	a0 00 e0 20 	add  %g3, 0x20, %l0

a000db94 <AQUANTIA_GeneralWriteHandler>:
a000db94:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000db98:	84 10 61 0c 	or  %g1, 0x10c, %g2	! a1006d0c <aquantiaGeneralRegister.lto_priv.380>
a000db9c:	d0 08 61 0c 	ldub  [ %g1 + 0x10c ], %o0
a000dba0:	d2 10 a0 02 	lduh  [ %g2 + 2 ], %o1
a000dba4:	82 13 c0 00 	mov  %o7, %g1
a000dba8:	48 28 69 44 	call  c0a280b8 <AQUANTIA_GeneralRead>
a000dbac:	9e 10 40 00 	mov  %g1, %o7

a000dbb0 <AQUANTIA_ShowGeneralReadWriteResult>:
a000dbb0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a000dbb4:	84 10 61 0c 	or  %g1, 0x10c, %g2	! a1006d0c <aquantiaGeneralRegister.lto_priv.380>
a000dbb8:	d2 08 61 0c 	ldub  [ %g1 + 0x10c ], %o1
a000dbbc:	d4 10 a0 02 	lduh  [ %g2 + 2 ], %o2
a000dbc0:	96 10 00 08 	mov  %o0, %o3
a000dbc4:	11 3e cc 35 	sethi  %hi(0xfb30d400), %o0
a000dbc8:	90 12 22 06 	or  %o0, 0x206, %o0	! fb30d606 <curr_flash_pos+0x3a8b0bde>
a000dbcc:	82 13 c0 00 	mov  %o7, %g1
a000dbd0:	7f ff cb fd 	call  a0000bc4 <_ilog>
a000dbd4:	9e 10 40 00 	mov  %g1, %o7

a000dbd8 <icmdMdioWrite>:
a000dbd8:	9d e3 bf d0 	save  %sp, -48, %sp
a000dbdc:	11 3e c6 00 	sethi  %hi(0xfb180000), %o0
a000dbe0:	96 10 00 1a 	mov  %i2, %o3
a000dbe4:	94 10 00 19 	mov  %i1, %o2
a000dbe8:	92 10 00 18 	mov  %i0, %o1
a000dbec:	7f ff cb f6 	call  a0000bc4 <_ilog>
a000dbf0:	90 12 20 06 	or  %o0, 6, %o0
a000dbf4:	94 10 20 0c 	mov  0xc, %o2
a000dbf8:	92 10 20 00 	clr  %o1
a000dbfc:	7f ff ca 43 	call  a0000508 <memset>
a000dc00:	90 07 bf f4 	add  %fp, -12, %o0
a000dc04:	82 10 20 01 	mov  1, %g1
a000dc08:	f0 2f bf f4 	stb  %i0, [ %fp + -12 ]
a000dc0c:	92 10 20 00 	clr  %o1
a000dc10:	c2 2f bf f5 	stb  %g1, [ %fp + -11 ]
a000dc14:	90 07 bf f4 	add  %fp, -12, %o0
a000dc18:	f2 2f bf f7 	stb  %i1, [ %fp + -9 ]
a000dc1c:	f4 37 bf f8 	sth  %i2, [ %fp + -8 ]
a000dc20:	7f ff cf 8e 	call  a0001a58 <submitASyncOperation.lto_priv.518>
a000dc24:	f6 2f bf fa 	stb  %i3, [ %fp + -6 ]
a000dc28:	81 c7 e0 08 	ret 
a000dc2c:	81 e8 00 00 	restore 

a000dc30 <icmdMdioRead>:
a000dc30:	9d e3 bf e0 	save  %sp, -32, %sp
a000dc34:	11 3e 86 02 	sethi  %hi(0xfa180800), %o0
a000dc38:	b6 10 00 1a 	mov  %i2, %i3
a000dc3c:	94 10 00 19 	mov  %i1, %o2
a000dc40:	92 10 00 18 	mov  %i0, %o1
a000dc44:	90 12 20 06 	or  %o0, 6, %o0
a000dc48:	7f ff cb df 	call  a0000bc4 <_ilog>
a000dc4c:	35 28 00 1f 	sethi  %hi(0xa0007c00), %i2
a000dc50:	7f ff ce d9 	call  a00017b4 <MdioReadASync>
a000dc54:	95 ee a2 70 	restore  %i2, 0x270, %o2

a000dc58 <icmdMdioIndirectWrite>:
a000dc58:	9d e3 bf e0 	save  %sp, -32, %sp
a000dc5c:	21 3e 86 00 	sethi  %hi(0xfa180000), %l0
a000dc60:	94 10 00 19 	mov  %i1, %o2
a000dc64:	92 10 00 18 	mov  %i0, %o1
a000dc68:	7f ff cb d7 	call  a0000bc4 <_ilog>
a000dc6c:	90 14 21 06 	or  %l0, 0x106, %o0
a000dc70:	ba 10 00 1c 	mov  %i4, %i5
a000dc74:	94 10 00 1b 	mov  %i3, %o2
a000dc78:	92 10 00 1a 	mov  %i2, %o1
a000dc7c:	90 14 22 06 	or  %l0, 0x206, %o0
a000dc80:	7f ff cb d1 	call  a0000bc4 <_ilog>
a000dc84:	b8 10 20 00 	clr  %i4
a000dc88:	7f ff ce da 	call  a00017f0 <MdioIndirectWriteASync>
a000dc8c:	81 e8 00 00 	restore 

a000dc90 <icmdMdioIndirectRead>:
a000dc90:	9d e3 bf e0 	save  %sp, -32, %sp
a000dc94:	11 3e c6 02 	sethi  %hi(0xfb180800), %o0
a000dc98:	b8 10 00 1b 	mov  %i3, %i4
a000dc9c:	96 10 00 1a 	mov  %i2, %o3
a000dca0:	94 10 00 19 	mov  %i1, %o2
a000dca4:	92 10 00 18 	mov  %i0, %o1
a000dca8:	90 12 21 06 	or  %o0, 0x106, %o0
a000dcac:	7f ff cb c6 	call  a0000bc4 <_ilog>
a000dcb0:	37 28 00 1f 	sethi  %hi(0xa0007c00), %i3
a000dcb4:	7f ff ce e4 	call  a0001844 <MdioIndirectReadASync>
a000dcb8:	97 ee e2 70 	restore  %i3, 0x270, %o3

a000dcbc <MCA_ChannelTxRxSetup>:
a000dcbc:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a000dcc0:	82 10 60 9c 	or  %g1, 0x9c, %g1	! a100349c <mcaContext.lto_priv.352>
a000dcc4:	c4 08 60 91 	ldub  [ %g1 + 0x91 ], %g2
a000dcc8:	80 a0 a0 00 	cmp  %g2, 0
a000dccc:	02 80 00 07 	be  a000dce8 <MCA_ChannelTxRxSetup+0x2c>
a000dcd0:	92 10 00 08 	mov  %o0, %o1
a000dcd4:	c2 08 60 90 	ldub  [ %g1 + 0x90 ], %g1
a000dcd8:	80 a0 60 00 	cmp  %g1, 0
a000dcdc:	12 80 00 08 	bne  a000dcfc <MCA_ChannelTxRxSetup+0x40>
a000dce0:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a000dce4:	92 10 00 08 	mov  %o0, %o1
a000dce8:	09 3e 45 c2 	sethi  %hi(0xf9170800), %g4
a000dcec:	90 11 23 07 	or  %g4, 0x307, %o0	! f9170b07 <curr_flash_pos+0x387140df>
a000dcf0:	82 13 c0 00 	mov  %o7, %g1
a000dcf4:	7f ff cb b4 	call  a0000bc4 <_ilog>
a000dcf8:	9e 10 40 00 	mov  %g1, %o7
a000dcfc:	82 10 62 00 	or  %g1, 0x200, %g1
a000dd00:	91 2a 20 08 	sll  %o0, 8, %o0
a000dd04:	86 02 00 01 	add  %o0, %g1, %g3
a000dd08:	c2 00 e0 04 	ld  [ %g3 + 4 ], %g1
a000dd0c:	82 10 60 01 	or  %g1, 1, %g1
a000dd10:	c2 20 e0 04 	st  %g1, [ %g3 + 4 ]
a000dd14:	c2 00 e0 04 	ld  [ %g3 + 4 ], %g1
a000dd18:	82 10 60 02 	or  %g1, 2, %g1
a000dd1c:	c2 20 e0 04 	st  %g1, [ %g3 + 4 ]
a000dd20:	c2 00 e0 04 	ld  [ %g3 + 4 ], %g1
a000dd24:	82 10 60 04 	or  %g1, 4, %g1
a000dd28:	c2 20 e0 04 	st  %g1, [ %g3 + 4 ]
a000dd2c:	81 c3 e0 08 	retl 
a000dd30:	01 00 00 00 	nop 

a000dd34 <MCA_ChannelLinkUp>:
a000dd34:	9d e3 bf e0 	save  %sp, -32, %sp
a000dd38:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a000dd3c:	bb 2e 20 08 	sll  %i0, 8, %i5
a000dd40:	82 10 62 00 	or  %g1, 0x200, %g1
a000dd44:	ba 07 40 01 	add  %i5, %g1, %i5
a000dd48:	d0 07 60 c4 	ld  [ %i5 + 0xc4 ], %o0
a000dd4c:	35 00 01 ff 	sethi  %hi(0x7fc00), %i2
a000dd50:	b4 16 a3 9f 	or  %i2, 0x39f, %i2	! 7ff9f <__target_size+0x23677>
a000dd54:	7f ff e3 6a 	call  a0006afc <McaHal_GetChannelStatus.isra.0.lto_priv.456>
a000dd58:	90 0a 00 1a 	and  %o0, %i2, %o0
a000dd5c:	05 3e 85 c4 	sethi  %hi(0xfa171000), %g2
a000dd60:	94 10 00 08 	mov  %o0, %o2
a000dd64:	b2 10 00 08 	mov  %o0, %i1
a000dd68:	92 10 00 18 	mov  %i0, %o1
a000dd6c:	7f ff cb 96 	call  a0000bc4 <_ilog>
a000dd70:	90 10 a0 02 	or  %g2, 2, %o0
a000dd74:	39 28 40 0d 	sethi  %hi(0xa1003400), %i4
a000dd78:	b6 06 20 1e 	add  %i0, 0x1e, %i3
a000dd7c:	b8 17 20 9c 	or  %i4, 0x9c, %i4
a000dd80:	b7 2e e0 02 	sll  %i3, 2, %i3
a000dd84:	c2 07 00 1b 	ld  [ %i4 + %i3 ], %g1
a000dd88:	80 a0 60 00 	cmp  %g1, 0
a000dd8c:	16 80 00 0a 	bge  a000ddb4 <MCA_ChannelLinkUp+0x80>
a000dd90:	80 a6 60 00 	cmp  %i1, 0
a000dd94:	92 10 00 18 	mov  %i0, %o1
a000dd98:	3b 3e 45 c4 	sethi  %hi(0xf9171000), %i5
a000dd9c:	7f ff cb 8a 	call  a0000bc4 <_ilog>
a000dda0:	90 17 61 02 	or  %i5, 0x102, %o0	! f9171102 <curr_flash_pos+0x387146da>
a000dda4:	c2 0f 00 1b 	ldub  [ %i4 + %i3 ], %g1
a000dda8:	82 10 60 40 	or  %g1, 0x40, %g1
a000ddac:	10 80 00 98 	b  a000e00c <MCA_ChannelLinkUp+0x2d8>
a000ddb0:	c2 2f 00 1b 	stb  %g1, [ %i4 + %i3 ]
a000ddb4:	12 80 00 a5 	bne  a000e048 <MCA_ChannelLinkUp+0x314>
a000ddb8:	07 3e 85 c3 	sethi  %hi(0xfa170c00), %g3
a000ddbc:	c2 0f 20 91 	ldub  [ %i4 + 0x91 ], %g1
a000ddc0:	92 10 00 18 	mov  %i0, %o1
a000ddc4:	80 a0 60 00 	cmp  %g1, 0
a000ddc8:	02 80 00 06 	be  a000dde0 <MCA_ChannelLinkUp+0xac>
a000ddcc:	09 3e 45 c2 	sethi  %hi(0xf9170800), %g4
a000ddd0:	c2 0f 20 90 	ldub  [ %i4 + 0x90 ], %g1
a000ddd4:	80 a0 60 00 	cmp  %g1, 0
a000ddd8:	12 80 00 06 	bne  a000ddf0 <MCA_ChannelLinkUp+0xbc>
a000dddc:	01 00 00 00 	nop 
a000dde0:	7f ff cb 79 	call  a0000bc4 <_ilog>
a000dde4:	90 11 22 07 	or  %g4, 0x207, %o0
a000dde8:	10 80 00 9d 	b  a000e05c <MCA_ChannelLinkUp+0x328>
a000ddec:	82 10 20 01 	mov  1, %g1
a000ddf0:	7f ff cb 75 	call  a0000bc4 <_ilog>
a000ddf4:	90 11 21 06 	or  %g4, 0x106, %o0
a000ddf8:	92 10 20 01 	mov  1, %o1
a000ddfc:	7f ff fe c4 	call  a000d90c <MCA_ControlStatsMonitorChannel>
a000de00:	90 10 00 18 	mov  %i0, %o0
a000de04:	f0 27 60 3c 	st  %i0, [ %i5 + 0x3c ]
a000de08:	03 00 07 ff 	sethi  %hi(0x1ffc00), %g1
a000de0c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 1fffff <__target_size+0x1a36d7>
a000de10:	c2 27 60 bc 	st  %g1, [ %i5 + 0xbc ]
a000de14:	03 28 00 81 	sethi  %hi(0xa0020400), %g1
a000de18:	f4 27 60 b8 	st  %i2, [ %i5 + 0xb8 ]
a000de1c:	82 10 61 c4 	or  %g1, 0x1c4, %g1
a000de20:	b5 2e 20 02 	sll  %i0, 2, %i2
a000de24:	7f ff f7 c8 	call  a000bd44 <TOPLEVEL_setPollingMask>
a000de28:	d0 00 40 1a 	ld  [ %g1 + %i2 ], %o0
a000de2c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000de30:	82 10 60 01 	or  %g1, 1, %g1
a000de34:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
a000de38:	80 a6 20 00 	cmp  %i0, 0
a000de3c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000de40:	82 08 7f fd 	and  %g1, -3, %g1
a000de44:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
a000de48:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000de4c:	82 08 7f fb 	and  %g1, -5, %g1
a000de50:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
a000de54:	c2 07 60 7c 	ld  [ %i5 + 0x7c ], %g1
a000de58:	82 10 60 02 	or  %g1, 2, %g1
a000de5c:	c2 27 60 7c 	st  %g1, [ %i5 + 0x7c ]
a000de60:	c2 07 60 7c 	ld  [ %i5 + 0x7c ], %g1
a000de64:	82 10 60 08 	or  %g1, 8, %g1
a000de68:	c2 27 60 7c 	st  %g1, [ %i5 + 0x7c ]
a000de6c:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000de70:	82 10 68 00 	or  %g1, 0x800, %g1
a000de74:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000de78:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000de7c:	82 10 64 00 	or  %g1, 0x400, %g1
a000de80:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000de84:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000de88:	82 10 62 00 	or  %g1, 0x200, %g1
a000de8c:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000de90:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000de94:	82 10 61 00 	or  %g1, 0x100, %g1
a000de98:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000de9c:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000dea0:	82 10 60 40 	or  %g1, 0x40, %g1
a000dea4:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000dea8:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000deac:	82 10 60 20 	or  %g1, 0x20, %g1
a000deb0:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000deb4:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000deb8:	82 10 60 10 	or  %g1, 0x10, %g1
a000debc:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000dec0:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000dec4:	82 10 60 04 	or  %g1, 4, %g1
a000dec8:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000decc:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000ded0:	82 10 60 02 	or  %g1, 2, %g1
a000ded4:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000ded8:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
a000dedc:	82 10 60 01 	or  %g1, 1, %g1
a000dee0:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
a000dee4:	12 80 00 07 	bne  a000df00 <MCA_ChannelLinkUp+0x1cc>
a000dee8:	80 a6 20 01 	cmp  %i0, 1
a000deec:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a000def0:	82 10 60 01 	or  %g1, 1, %g1
a000def4:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
a000def8:	10 80 00 25 	b  a000df8c <MCA_ChannelLinkUp+0x258>
a000defc:	17 00 03 c0 	sethi  %hi(0xf0000), %o3
a000df00:	12 80 00 15 	bne  a000df54 <MCA_ChannelLinkUp+0x220>
a000df04:	80 a6 20 02 	cmp  %i0, 2
a000df08:	c2 07 60 7c 	ld  [ %i5 + 0x7c ], %g1
a000df0c:	82 08 7f fd 	and  %g1, -3, %g1
a000df10:	c2 27 60 7c 	st  %g1, [ %i5 + 0x7c ]
a000df14:	13 00 00 08 	sethi  %hi(0x2000), %o1
a000df18:	c2 07 60 7c 	ld  [ %i5 + 0x7c ], %g1
a000df1c:	82 08 7f f7 	and  %g1, -9, %g1
a000df20:	c2 27 60 7c 	st  %g1, [ %i5 + 0x7c ]
a000df24:	c2 07 60 38 	ld  [ %i5 + 0x38 ], %g1
a000df28:	82 28 40 09 	andn  %g1, %o1, %g1
a000df2c:	c2 27 60 38 	st  %g1, [ %i5 + 0x38 ]
a000df30:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000df34:	d4 07 60 38 	ld  [ %i5 + 0x38 ], %o2
a000df38:	82 12 80 01 	or  %o2, %g1, %g1
a000df3c:	c2 27 60 38 	st  %g1, [ %i5 + 0x38 ]
a000df40:	c2 07 60 38 	ld  [ %i5 + 0x38 ], %g1
a000df44:	82 08 7f ef 	and  %g1, -17, %g1
a000df48:	c2 27 60 38 	st  %g1, [ %i5 + 0x38 ]
a000df4c:	10 80 00 10 	b  a000df8c <MCA_ChannelLinkUp+0x258>
a000df50:	17 00 03 c0 	sethi  %hi(0xf0000), %o3
a000df54:	12 80 00 0e 	bne  a000df8c <MCA_ChannelLinkUp+0x258>
a000df58:	17 00 03 c0 	sethi  %hi(0xf0000), %o3
a000df5c:	c2 07 60 38 	ld  [ %i5 + 0x38 ], %g1
a000df60:	82 10 60 02 	or  %g1, 2, %g1
a000df64:	c2 27 60 38 	st  %g1, [ %i5 + 0x38 ]
a000df68:	03 00 fa 00 	sethi  %hi(0x3e80000), %g1
a000df6c:	82 10 60 32 	or  %g1, 0x32, %g1	! 3e80032 <__target_size+0x3e2370a>
a000df70:	c2 27 60 40 	st  %g1, [ %i5 + 0x40 ]
a000df74:	c2 07 60 7c 	ld  [ %i5 + 0x7c ], %g1
a000df78:	82 08 7f fd 	and  %g1, -3, %g1
a000df7c:	c2 27 60 7c 	st  %g1, [ %i5 + 0x7c ]
a000df80:	82 10 20 10 	mov  0x10, %g1
a000df84:	c2 27 60 80 	st  %g1, [ %i5 + 0x80 ]
a000df88:	17 00 03 c0 	sethi  %hi(0xf0000), %o3
a000df8c:	c2 07 60 38 	ld  [ %i5 + 0x38 ], %g1
a000df90:	98 28 40 0b 	andn  %g1, %o3, %o4
a000df94:	03 00 01 c0 	sethi  %hi(0x70000), %g1
a000df98:	82 13 00 01 	or  %o4, %g1, %g1
a000df9c:	c2 27 60 38 	st  %g1, [ %i5 + 0x38 ]
a000dfa0:	80 a6 20 05 	cmp  %i0, 5
a000dfa4:	18 80 00 2e 	bgu  a000e05c <MCA_ChannelLinkUp+0x328>
a000dfa8:	82 10 20 01 	mov  1, %g1
a000dfac:	03 28 00 36 	sethi  %hi(0xa000d800), %g1
a000dfb0:	82 10 63 7c 	or  %g1, 0x37c, %g1	! a000db7c <MapAtmelReadtoFeatureEnable.lto_priv.864+0xb8>
a000dfb4:	c2 00 40 1a 	ld  [ %g1 + %i2 ], %g1
a000dfb8:	81 c0 40 00 	jmp  %g1
a000dfbc:	01 00 00 00 	nop 
a000dfc0:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a000dfc4:	82 10 60 02 	or  %g1, 2, %g1
a000dfc8:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
a000dfcc:	10 80 00 24 	b  a000e05c <MCA_ChannelLinkUp+0x328>
a000dfd0:	82 10 20 01 	mov  1, %g1
a000dfd4:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000dfd8:	da 00 61 ac 	ld  [ %g1 + 0x1ac ], %o5	! a10069ac <bb_core_registers.lto_priv.170>
a000dfdc:	c2 03 60 08 	ld  [ %o5 + 8 ], %g1
a000dfe0:	83 30 60 08 	srl  %g1, 8, %g1
a000dfe4:	82 08 60 1f 	and  %g1, 0x1f, %g1
a000dfe8:	80 a0 60 01 	cmp  %g1, 1
a000dfec:	12 80 00 0a 	bne  a000e014 <MCA_ChannelLinkUp+0x2e0>
a000dff0:	01 00 00 00 	nop 
a000dff4:	c2 07 60 38 	ld  [ %i5 + 0x38 ], %g1
a000dff8:	1f 00 03 c0 	sethi  %hi(0xf0000), %o7
a000dffc:	90 28 40 0f 	andn  %g1, %o7, %o0
a000e000:	03 00 02 80 	sethi  %hi(0xa0000), %g1
a000e004:	82 12 00 01 	or  %o0, %g1, %g1
a000e008:	c2 27 60 38 	st  %g1, [ %i5 + 0x38 ]
a000e00c:	10 80 00 14 	b  a000e05c <MCA_ChannelLinkUp+0x328>
a000e010:	82 10 20 01 	mov  1, %g1
a000e014:	c2 03 60 08 	ld  [ %o5 + 8 ], %g1
a000e018:	10 80 00 11 	b  a000e05c <MCA_ChannelLinkUp+0x328>
a000e01c:	82 10 20 01 	mov  1, %g1
a000e020:	7f ff d8 81 	call  a0004224 <bb_top_IsDeviceLex>
a000e024:	01 00 00 00 	nop 
a000e028:	80 a2 20 00 	cmp  %o0, 0
a000e02c:	22 80 00 0c 	be,a   a000e05c <MCA_ChannelLinkUp+0x328>
a000e030:	82 10 20 01 	mov  1, %g1
a000e034:	c2 07 60 38 	ld  [ %i5 + 0x38 ], %g1
a000e038:	31 00 03 c0 	sethi  %hi(0xf0000), %i0
a000e03c:	90 28 40 18 	andn  %g1, %i0, %o0
a000e040:	10 bf ff f1 	b  a000e004 <MCA_ChannelLinkUp+0x2d0>
a000e044:	03 00 00 c0 	sethi  %hi(0x30000), %g1
a000e048:	94 10 00 19 	mov  %i1, %o2
a000e04c:	92 10 00 18 	mov  %i0, %o1
a000e050:	7f ff ca dd 	call  a0000bc4 <_ilog>
a000e054:	90 10 e2 05 	or  %g3, 0x205, %o0
a000e058:	82 10 20 00 	clr  %g1
a000e05c:	b0 08 60 01 	and  %g1, 1, %i0
a000e060:	81 c7 e0 08 	ret 
a000e064:	81 e8 00 00 	restore 

a000e068 <MCA_ChannelLinkDn>:
a000e068:	9d e3 bf e0 	save  %sp, -32, %sp
a000e06c:	3b 28 40 0d 	sethi  %hi(0xa1003400), %i5
a000e070:	ba 17 60 9c 	or  %i5, 0x9c, %i5	! a100349c <mcaContext.lto_priv.352>
a000e074:	c2 0f 60 91 	ldub  [ %i5 + 0x91 ], %g1
a000e078:	80 a0 60 00 	cmp  %g1, 0
a000e07c:	22 80 00 07 	be,a   a000e098 <MCA_ChannelLinkDn+0x30>
a000e080:	3b 3e 45 c3 	sethi  %hi(0xf9170c00), %i5
a000e084:	c2 0f 60 90 	ldub  [ %i5 + 0x90 ], %g1	! f9170c90 <curr_flash_pos+0x38714268>
a000e088:	80 a0 60 00 	cmp  %g1, 0
a000e08c:	12 80 00 08 	bne  a000e0ac <MCA_ChannelLinkDn+0x44>
a000e090:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a000e094:	3b 3e 45 c3 	sethi  %hi(0xf9170c00), %i5
a000e098:	92 10 00 18 	mov  %i0, %o1
a000e09c:	7f ff ca ca 	call  a0000bc4 <_ilog>
a000e0a0:	90 17 60 05 	or  %i5, 5, %o0
a000e0a4:	10 80 00 5a 	b  a000e20c <MCA_ChannelLinkDn+0x1a4>
a000e0a8:	b8 10 20 00 	clr  %i4
a000e0ac:	82 10 62 00 	or  %g1, 0x200, %g1
a000e0b0:	b9 2e 20 08 	sll  %i0, 8, %i4
a000e0b4:	b8 07 00 01 	add  %i4, %g1, %i4
a000e0b8:	03 00 01 ff 	sethi  %hi(0x7fc00), %g1
a000e0bc:	d0 07 20 c4 	ld  [ %i4 + 0xc4 ], %o0
a000e0c0:	82 10 63 9f 	or  %g1, 0x39f, %g1
a000e0c4:	7f ff e2 8e 	call  a0006afc <McaHal_GetChannelStatus.isra.0.lto_priv.456>
a000e0c8:	90 0a 00 01 	and  %o0, %g1, %o0
a000e0cc:	05 3e 85 c4 	sethi  %hi(0xfa171000), %g2
a000e0d0:	94 10 00 08 	mov  %o0, %o2
a000e0d4:	92 10 00 18 	mov  %i0, %o1
a000e0d8:	b4 10 00 08 	mov  %o0, %i2
a000e0dc:	7f ff ca ba 	call  a0000bc4 <_ilog>
a000e0e0:	90 10 a2 02 	or  %g2, 0x202, %o0
a000e0e4:	b6 06 20 1e 	add  %i0, 0x1e, %i3
a000e0e8:	87 2e e0 02 	sll  %i3, 2, %g3
a000e0ec:	c2 0f 40 03 	ldub  [ %i5 + %g3 ], %g1
a000e0f0:	82 08 7f bf 	and  %g1, -65, %g1
a000e0f4:	c2 2f 40 03 	stb  %g1, [ %i5 + %g3 ]
a000e0f8:	92 10 20 00 	clr  %o1
a000e0fc:	7f ff fe 04 	call  a000d90c <MCA_ControlStatsMonitorChannel>
a000e100:	90 10 00 18 	mov  %i0, %o0
a000e104:	c2 0f 60 91 	ldub  [ %i5 + 0x91 ], %g1
a000e108:	80 a0 60 00 	cmp  %g1, 0
a000e10c:	02 80 00 06 	be  a000e124 <MCA_ChannelLinkDn+0xbc>
a000e110:	15 3e 45 c3 	sethi  %hi(0xf9170c00), %o2
a000e114:	c2 0f 60 90 	ldub  [ %i5 + 0x90 ], %g1
a000e118:	80 a0 60 00 	cmp  %g1, 0
a000e11c:	12 80 00 07 	bne  a000e138 <MCA_ChannelLinkDn+0xd0>
a000e120:	01 00 00 00 	nop 
a000e124:	92 10 00 18 	mov  %i0, %o1
a000e128:	7f ff ca a7 	call  a0000bc4 <_ilog>
a000e12c:	90 12 a0 07 	or  %o2, 7, %o0
a000e130:	10 80 00 21 	b  a000e1b4 <MCA_ChannelLinkDn+0x14c>
a000e134:	80 a6 a0 00 	cmp  %i2, 0
a000e138:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a000e13c:	80 88 60 01 	btst  1, %g1
a000e140:	12 80 00 0b 	bne  a000e16c <MCA_ChannelLinkDn+0x104>
a000e144:	89 2e 20 02 	sll  %i0, 2, %g4
a000e148:	d0 07 20 c4 	ld  [ %i4 + 0xc4 ], %o0
a000e14c:	7f ff e2 6c 	call  a0006afc <McaHal_GetChannelStatus.isra.0.lto_priv.456>
a000e150:	01 00 00 00 	nop 
a000e154:	80 a2 20 00 	cmp  %o0, 0
a000e158:	12 80 00 05 	bne  a000e16c <MCA_ChannelLinkDn+0x104>
a000e15c:	89 2e 20 02 	sll  %i0, 2, %g4
a000e160:	83 2e 20 04 	sll  %i0, 4, %g1
a000e164:	82 07 40 01 	add  %i5, %g1, %g1
a000e168:	c0 28 60 18 	clrb  [ %g1 + 0x18 ]
a000e16c:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a000e170:	82 08 7f fe 	and  %g1, -2, %g1
a000e174:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a000e178:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a000e17c:	82 08 7f fd 	and  %g1, -3, %g1
a000e180:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a000e184:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a000e188:	82 08 7f fb 	and  %g1, -5, %g1
a000e18c:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a000e190:	03 00 01 ff 	sethi  %hi(0x7fc00), %g1
a000e194:	c0 27 20 b8 	clr  [ %i4 + 0xb8 ]
a000e198:	82 10 63 9f 	or  %g1, 0x39f, %g1
a000e19c:	c2 27 20 bc 	st  %g1, [ %i4 + 0xbc ]
a000e1a0:	03 28 00 81 	sethi  %hi(0xa0020400), %g1
a000e1a4:	82 10 61 c4 	or  %g1, 0x1c4, %g1	! a00205c4 <MCA_interrupt_ChannelMask.lto_priv.375>
a000e1a8:	7f ff f6 f1 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a000e1ac:	d0 00 40 04 	ld  [ %g1 + %g4 ], %o0
a000e1b0:	80 a6 a0 00 	cmp  %i2, 0
a000e1b4:	02 80 00 0e 	be  a000e1ec <MCA_ChannelLinkDn+0x184>
a000e1b8:	83 2e e0 02 	sll  %i3, 2, %g1
a000e1bc:	d2 07 40 01 	ld  [ %i5 + %g1 ], %o1
a000e1c0:	80 a2 60 00 	cmp  %o1, 0
a000e1c4:	06 80 00 0b 	bl  a000e1f0 <MCA_ChannelLinkDn+0x188>
a000e1c8:	19 3e c5 c3 	sethi  %hi(0xfb170c00), %o4
a000e1cc:	da 0f 40 01 	ldub  [ %i5 + %g1 ], %o5
a000e1d0:	9e 13 7f 80 	or  %o5, -128, %o7
a000e1d4:	de 2f 40 01 	stb  %o7, [ %i5 + %g1 ]
a000e1d8:	b1 2e 20 02 	sll  %i0, 2, %i0
a000e1dc:	7f ff cc 39 	call  a00012c0 <TIMING_TimerStart>
a000e1e0:	d0 07 40 18 	ld  [ %i5 + %i0 ], %o0
a000e1e4:	10 80 00 0a 	b  a000e20c <MCA_ChannelLinkDn+0x1a4>
a000e1e8:	b8 10 20 01 	mov  1, %i4
a000e1ec:	19 3e c5 c3 	sethi  %hi(0xfb170c00), %o4
a000e1f0:	d6 07 40 01 	ld  [ %i5 + %g1 ], %o3
a000e1f4:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
a000e1f8:	94 10 00 1a 	mov  %i2, %o2
a000e1fc:	92 10 00 18 	mov  %i0, %o1
a000e200:	7f ff ca 71 	call  a0000bc4 <_ilog>
a000e204:	90 13 23 05 	or  %o4, 0x305, %o0
a000e208:	b8 10 20 00 	clr  %i4
a000e20c:	b0 0f 20 01 	and  %i4, 1, %i0
a000e210:	81 c7 e0 08 	ret 
a000e214:	81 e8 00 00 	restore 
a000e218:	a0 00 e3 ec 	add  %g3, 0x3ec, %l0
a000e21c:	a0 00 e3 fc 	add  %g3, 0x3fc, %l0
a000e220:	a0 00 e4 0c 	add  %g3, 0x40c, %l0
a000e224:	a0 00 e4 2c 	add  %g3, 0x42c, %l0
a000e228:	a0 00 e4 60 	add  %g3, 0x460, %l0
a000e22c:	a0 00 e4 84 	add  %g3, 0x484, %l0
a000e230:	a0 00 e5 2c 	add  %g3, 0x52c, %l0
a000e234:	a0 00 e4 a0 	add  %g3, 0x4a0, %l0
a000e238:	a0 00 e4 bc 	add  %g3, 0x4bc, %l0
a000e23c:	a0 00 e5 2c 	add  %g3, 0x52c, %l0
a000e240:	a0 00 eb 7c 	add  %g3, 0xb7c, %l0
a000e244:	a0 00 eb 8c 	add  %g3, 0xb8c, %l0
a000e248:	a0 00 eb 98 	add  %g3, 0xb98, %l0
a000e24c:	a0 00 eb c8 	add  %g3, 0xbc8, %l0
a000e250:	a0 00 eb a8 	add  %g3, 0xba8, %l0
a000e254:	a0 00 eb b8 	add  %g3, 0xbb8, %l0

a000e258 <MDIOD_aquantiaReadWrite>:
a000e258:	9d e3 bf e0 	save  %sp, -32, %sp
a000e25c:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000e260:	ba 17 63 94 	or  %i5, 0x394, %i5	! a1003394 <aquantiaContext>
a000e264:	c2 0f 60 34 	ldub  [ %i5 + 0x34 ], %g1
a000e268:	80 a0 60 00 	cmp  %g1, 0
a000e26c:	12 80 00 2c 	bne  a000e31c <MDIOD_aquantiaReadWrite+0xc4>
a000e270:	82 10 20 01 	mov  1, %g1
a000e274:	c2 2f 60 34 	stb  %g1, [ %i5 + 0x34 ]
a000e278:	80 a6 60 00 	cmp  %i1, 0
a000e27c:	c2 0e 20 07 	ldub  [ %i0 + 7 ], %g1
a000e280:	02 80 00 11 	be  a000e2c4 <MDIOD_aquantiaReadWrite+0x6c>
a000e284:	c2 2f 60 35 	stb  %g1, [ %i5 + 0x35 ]
a000e288:	f2 16 20 02 	lduh  [ %i0 + 2 ], %i1
a000e28c:	f6 0e 00 00 	ldub  [ %i0 ], %i3
a000e290:	f8 16 20 04 	lduh  [ %i0 + 4 ], %i4
a000e294:	e0 0e 20 06 	ldub  [ %i0 + 6 ], %l0
a000e298:	92 10 00 19 	mov  %i1, %o1
a000e29c:	7f ff c9 39 	call  a0000780 <MdioIndirectReadSync.constprop.9>
a000e2a0:	90 10 00 1b 	mov  %i3, %o0
a000e2a4:	b5 2e 80 10 	sll  %i2, %l0, %i2
a000e2a8:	90 2a 00 1c 	andn  %o0, %i4, %o0
a000e2ac:	94 12 00 1a 	or  %o0, %i2, %o2
a000e2b0:	85 2a a0 10 	sll  %o2, 0x10, %g2
a000e2b4:	92 10 00 19 	mov  %i1, %o1
a000e2b8:	95 30 a0 10 	srl  %g2, 0x10, %o2
a000e2bc:	7f ff c8 b6 	call  a0000594 <MdioIndirectWriteSync.constprop.7>
a000e2c0:	90 10 00 1b 	mov  %i3, %o0
a000e2c4:	c2 07 60 2c 	ld  [ %i5 + 0x2c ], %g1
a000e2c8:	d2 0e 00 00 	ldub  [ %i0 ], %o1
a000e2cc:	d6 16 20 02 	lduh  [ %i0 + 2 ], %o3
a000e2d0:	c8 16 20 04 	lduh  [ %i0 + 4 ], %g4
a000e2d4:	80 a0 60 00 	cmp  %g1, 0
a000e2d8:	02 80 00 06 	be  a000e2f0 <MDIOD_aquantiaReadWrite+0x98>
a000e2dc:	c6 0e 20 06 	ldub  [ %i0 + 6 ], %g3
a000e2e0:	1f 3e 0c 36 	sethi  %hi(0xf830d800), %o7
a000e2e4:	90 13 e1 07 	or  %o7, 0x107, %o0	! f830d907 <curr_flash_pos+0x378b0edf>
a000e2e8:	7f ff fb 2a 	call  a000cf90 <_iassert>
a000e2ec:	01 00 00 00 	nop 
a000e2f0:	03 28 00 3b 	sethi  %hi(0xa000ec00), %g1
a000e2f4:	99 2a e0 10 	sll  %o3, 0x10, %o4
a000e2f8:	82 10 61 20 	or  %g1, 0x120, %g1
a000e2fc:	1b 28 00 3b 	sethi  %hi(0xa000ec00), %o5
a000e300:	c2 27 60 2c 	st  %g1, [ %i5 + 0x2c ]
a000e304:	c8 37 60 30 	sth  %g4, [ %i5 + 0x30 ]
a000e308:	b3 33 20 10 	srl  %o4, 0x10, %i1
a000e30c:	c6 2f 60 32 	stb  %g3, [ %i5 + 0x32 ]
a000e310:	b0 0a 60 ff 	and  %o1, 0xff, %i0
a000e314:	40 00 00 0f 	call  a000e350 <AquantiaReadIndirectAsync>
a000e318:	95 eb 60 e8 	restore  %o5, 0xe8, %o2
a000e31c:	81 c7 e0 08 	ret 
a000e320:	81 e8 00 00 	restore 

a000e324 <MDIOD_aquantiaReadJunctionTemp>:
a000e324:	9d e3 bf e0 	save  %sp, -32, %sp
a000e328:	13 00 00 32 	sethi  %hi(0xc800), %o1
a000e32c:	90 10 20 1e 	mov  0x1e, %o0
a000e330:	92 12 60 20 	or  %o1, 0x20, %o1
a000e334:	7f ff c9 13 	call  a0000780 <MdioIndirectReadSync.constprop.9>
a000e338:	31 3e 4c 37 	sethi  %hi(0xf930dc00), %i0
a000e33c:	b0 16 23 02 	or  %i0, 0x302, %i0	! f930df02 <curr_flash_pos+0x388b14da>
a000e340:	b3 2a 20 10 	sll  %o0, 0x10, %i1
a000e344:	b3 36 60 18 	srl  %i1, 0x18, %i1
a000e348:	7f ff ca 1f 	call  a0000bc4 <_ilog>
a000e34c:	81 e8 00 00 	restore 

a000e350 <AquantiaReadIndirectAsync>:
a000e350:	96 10 00 0a 	mov  %o2, %o3
a000e354:	98 10 20 00 	clr  %o4
a000e358:	80 a2 20 05 	cmp  %o0, 5
a000e35c:	12 80 00 04 	bne  a000e36c <AquantiaReadIndirectAsync+0x1c>
a000e360:	82 10 20 04 	mov  4, %g1
a000e364:	98 10 20 03 	mov  3, %o4
a000e368:	82 10 20 00 	clr  %g1
a000e36c:	94 10 00 09 	mov  %o1, %o2
a000e370:	98 0b 20 03 	and  %o4, 3, %o4
a000e374:	92 10 00 08 	mov  %o0, %o1
a000e378:	90 08 60 04 	and  %g1, 4, %o0
a000e37c:	82 13 c0 00 	mov  %o7, %g1
a000e380:	7f ff cd 31 	call  a0001844 <MdioIndirectReadASync>
a000e384:	9e 10 40 00 	mov  %g1, %o7

a000e388 <AquantiaStateHandler.lto_priv.856>:
a000e388:	9d e3 bf e0 	save  %sp, -32, %sp
a000e38c:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000e390:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a000e394:	b0 17 63 94 	or  %i5, 0x394, %i0
a000e398:	d2 0f 21 9a 	ldub  [ %i4 + 0x19a ], %o1
a000e39c:	d4 0e 20 0c 	ldub  [ %i0 + 0xc ], %o2
a000e3a0:	80 a2 80 09 	cmp  %o2, %o1
a000e3a4:	22 80 00 08 	be,a   a000e3c4 <AquantiaStateHandler.lto_priv.856+0x3c>
a000e3a8:	c2 0e 20 0c 	ldub  [ %i0 + 0xc ], %g1
a000e3ac:	11 3e 8c 38 	sethi  %hi(0xfa30e000), %o0
a000e3b0:	7f ff ca 05 	call  a0000bc4 <_ilog>
a000e3b4:	90 12 22 00 	or  %o0, 0x200, %o0	! fa30e200 <curr_flash_pos+0x398b17d8>
a000e3b8:	c2 0e 20 0c 	ldub  [ %i0 + 0xc ], %g1
a000e3bc:	c2 2f 21 9a 	stb  %g1, [ %i4 + 0x19a ]
a000e3c0:	c2 0e 20 0c 	ldub  [ %i0 + 0xc ], %g1
a000e3c4:	82 00 7f ff 	add  %g1, -1, %g1
a000e3c8:	82 08 60 ff 	and  %g1, 0xff, %g1
a000e3cc:	80 a0 60 09 	cmp  %g1, 9
a000e3d0:	18 80 00 55 	bgu  a000e524 <AquantiaStateHandler.lto_priv.856+0x19c>
a000e3d4:	83 28 60 02 	sll  %g1, 2, %g1
a000e3d8:	05 28 00 38 	sethi  %hi(0xa000e000), %g2
a000e3dc:	86 10 a2 18 	or  %g2, 0x218, %g3	! a000e218 <MCA_ChannelLinkDn+0x1b0>
a000e3e0:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a000e3e4:	81 c0 40 00 	jmp  %g1
a000e3e8:	01 00 00 00 	nop 
a000e3ec:	7f ff ee 5a 	call  a0009d54 <GpioSet>
a000e3f0:	90 10 20 0b 	mov  0xb, %o0	! b <chip_version+0x3>
a000e3f4:	10 80 00 03 	b  a000e400 <AquantiaStateHandler.lto_priv.856+0x78>
a000e3f8:	82 10 20 02 	mov  2, %g1
a000e3fc:	82 10 20 03 	mov  3, %g1
a000e400:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
a000e404:	81 c7 e0 08 	ret 
a000e408:	81 e8 00 00 	restore 
a000e40c:	1b 28 00 3a 	sethi  %hi(0xa000e800), %o5
a000e410:	1f 28 00 84 	sethi  %hi(0xa0021000), %o7
a000e414:	b8 13 60 08 	or  %o5, 8, %i4
a000e418:	b6 10 20 02 	mov  2, %i3
a000e41c:	b4 10 20 04 	mov  4, %i2
a000e420:	b2 13 e1 78 	or  %o7, 0x178, %i1
a000e424:	10 80 00 16 	b  a000e47c <AquantiaStateHandler.lto_priv.856+0xf4>
a000e428:	b0 10 20 ea 	mov  0xea, %i0
a000e42c:	82 10 3f eb 	mov  -21, %g1
a000e430:	c2 2e 20 16 	stb  %g1, [ %i0 + 0x16 ]
a000e434:	03 28 00 84 	sethi  %hi(0xa0021000), %g1
a000e438:	82 10 61 98 	or  %g1, 0x198, %g1	! a0021198 <initWriteSteps.lto_priv.494>
a000e43c:	c2 26 20 1c 	st  %g1, [ %i0 + 0x1c ]
a000e440:	82 10 20 0c 	mov  0xc, %g1
a000e444:	c0 2e 20 14 	clrb  [ %i0 + 0x14 ]
a000e448:	c2 2e 20 15 	stb  %g1, [ %i0 + 0x15 ]
a000e44c:	03 28 00 3a 	sethi  %hi(0xa000e800), %g1
a000e450:	82 10 60 18 	or  %g1, 0x18, %g1	! a000e818 <AquantiaInitDone>
a000e454:	c2 26 20 18 	st  %g1, [ %i0 + 0x18 ]
a000e458:	40 00 00 5c 	call  a000e5c8 <AquantiaDoWriteSequence>
a000e45c:	81 e8 00 00 	restore 
a000e460:	17 28 00 3a 	sethi  %hi(0xa000e800), %o3
a000e464:	19 28 00 84 	sethi  %hi(0xa0021000), %o4
a000e468:	b8 12 e1 18 	or  %o3, 0x118, %i4
a000e46c:	b6 10 20 02 	mov  2, %i3
a000e470:	b4 10 20 01 	mov  1, %i2
a000e474:	b2 13 22 30 	or  %o4, 0x230, %i1
a000e478:	b0 10 20 00 	clr  %i0
a000e47c:	40 00 00 87 	call  a000e698 <AquantiaStartReadSequence>
a000e480:	81 e8 00 00 	restore 
a000e484:	13 28 00 3a 	sethi  %hi(0xa000e800), %o1
a000e488:	15 28 00 84 	sethi  %hi(0xa0021000), %o2
a000e48c:	b8 12 60 9c 	or  %o1, 0x9c, %i4
a000e490:	b6 10 20 02 	mov  2, %i3
a000e494:	b4 10 20 02 	mov  2, %i2
a000e498:	10 bf ff f8 	b  a000e478 <AquantiaStateHandler.lto_priv.856+0xf0>
a000e49c:	b2 12 a2 20 	or  %o2, 0x220, %i1
a000e4a0:	09 28 00 3a 	sethi  %hi(0xa000e800), %g4
a000e4a4:	33 28 00 84 	sethi  %hi(0xa0021000), %i1
a000e4a8:	b8 11 21 4c 	or  %g4, 0x14c, %i4
a000e4ac:	b6 10 20 01 	mov  1, %i3
a000e4b0:	b4 10 20 08 	mov  8, %i2
a000e4b4:	10 bf ff f1 	b  a000e478 <AquantiaStateHandler.lto_priv.856+0xf0>
a000e4b8:	b2 16 62 38 	or  %i1, 0x238, %i1
a000e4bc:	40 00 0b a6 	call  a0011354 <XAUI_GtxErrorStatus>
a000e4c0:	01 00 00 00 	nop 
a000e4c4:	80 a2 20 00 	cmp  %o0, 0
a000e4c8:	02 80 00 0c 	be  a000e4f8 <AquantiaStateHandler.lto_priv.856+0x170>
a000e4cc:	35 28 00 81 	sethi  %hi(0xa0020400), %i2
a000e4d0:	39 3e 0c 3b 	sethi  %hi(0xf830ec00), %i4
a000e4d4:	7f ff c9 bc 	call  a0000bc4 <_ilog>
a000e4d8:	90 17 23 00 	or  %i4, 0x300, %o0	! f830ef00 <curr_flash_pos+0x378b24d8>
a000e4dc:	40 00 04 ec 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a000e4e0:	01 00 00 00 	nop 
a000e4e4:	c2 06 20 44 	ld  [ %i0 + 0x44 ], %g1
a000e4e8:	9f c0 40 00 	call  %g1
a000e4ec:	01 00 00 00 	nop 
a000e4f0:	81 c7 e0 08 	ret 
a000e4f4:	81 e8 00 00 	restore 
a000e4f8:	37 28 00 3a 	sethi  %hi(0xa000e800), %i3
a000e4fc:	90 16 a0 ac 	or  %i2, 0xac, %o0
a000e500:	92 10 20 01 	mov  1, %o1
a000e504:	b8 16 e1 bc 	or  %i3, 0x1bc, %i4
a000e508:	7f ff fb b8 	call  a000d3e8 <STATSMON_StatgroupControl>
a000e50c:	3b 28 00 84 	sethi  %hi(0xa0021000), %i5
a000e510:	b6 10 20 04 	mov  4, %i3
a000e514:	b4 10 20 08 	mov  8, %i2
a000e518:	b2 17 62 38 	or  %i5, 0x238, %i1
a000e51c:	10 bf ff d8 	b  a000e47c <AquantiaStateHandler.lto_priv.856+0xf4>
a000e520:	b0 10 20 e8 	mov  0xe8, %i0
a000e524:	40 00 04 da 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a000e528:	81 e8 00 00 	restore 
a000e52c:	81 c7 e0 08 	ret 
a000e530:	81 e8 00 00 	restore 

a000e534 <AquantiaMonitorRegs.lto_priv.857>:
a000e534:	15 28 00 39 	sethi  %hi(0xa000e400), %o2
a000e538:	13 00 00 3b 	sethi  %hi(0xec00), %o1
a000e53c:	94 12 a1 54 	or  %o2, 0x154, %o2
a000e540:	92 12 60 01 	or  %o1, 1, %o1
a000e544:	90 10 20 04 	mov  4, %o0
a000e548:	82 13 c0 00 	mov  %o7, %g1
a000e54c:	7f ff ff 81 	call  a000e350 <AquantiaReadIndirectAsync>
a000e550:	9e 10 40 00 	mov  %g1, %o7

a000e554 <AquantiaTxRxUpdate>:
a000e554:	9d e3 bf e0 	save  %sp, -32, %sp
a000e558:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e55c:	82 10 63 94 	or  %g1, 0x394, %g1	! a1003394 <aquantiaContext>
a000e560:	c4 08 60 0c 	ldub  [ %g1 + 0xc ], %g2
a000e564:	80 88 a0 ff 	btst  0xff, %g2
a000e568:	02 80 00 16 	be  a000e5c0 <AquantiaTxRxUpdate+0x6c>
a000e56c:	ba 10 00 01 	mov  %g1, %i5
a000e570:	03 00 00 10 	sethi  %hi(0x4000), %g1
a000e574:	80 8e 00 01 	btst  %i0, %g1
a000e578:	12 80 00 09 	bne  a000e59c <AquantiaTxRxUpdate+0x48>
a000e57c:	03 00 00 04 	sethi  %hi(0x1000), %g1
a000e580:	80 8e 00 01 	btst  %i0, %g1
a000e584:	02 80 00 0f 	be  a000e5c0 <AquantiaTxRxUpdate+0x6c>
a000e588:	86 00 bf f9 	add  %g2, -7, %g3
a000e58c:	88 08 e0 ff 	and  %g3, 0xff, %g4
a000e590:	80 a1 20 03 	cmp  %g4, 3
a000e594:	18 80 00 0b 	bgu  a000e5c0 <AquantiaTxRxUpdate+0x6c>
a000e598:	01 00 00 00 	nop 
a000e59c:	92 10 00 18 	mov  %i0, %o1
a000e5a0:	11 3e 4c 39 	sethi  %hi(0xf930e400), %o0
a000e5a4:	7f ff c9 88 	call  a0000bc4 <_ilog>
a000e5a8:	90 12 22 00 	or  %o0, 0x200, %o0	! f930e600 <curr_flash_pos+0x388b1bd8>
a000e5ac:	40 00 04 b8 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a000e5b0:	01 00 00 00 	nop 
a000e5b4:	c2 07 60 44 	ld  [ %i5 + 0x44 ], %g1
a000e5b8:	9f c0 40 00 	call  %g1
a000e5bc:	01 00 00 00 	nop 
a000e5c0:	81 c7 e0 08 	ret 
a000e5c4:	81 e8 00 00 	restore 

a000e5c8 <AquantiaDoWriteSequence>:
a000e5c8:	9d e3 bf e0 	save  %sp, -32, %sp
a000e5cc:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000e5d0:	ba 17 63 94 	or  %i5, 0x394, %i5	! a1003394 <aquantiaContext>
a000e5d4:	c2 0f 60 16 	ldub  [ %i5 + 0x16 ], %g1
a000e5d8:	83 28 60 08 	sll  %g1, 8, %g1
a000e5dc:	d2 0f 60 14 	ldub  [ %i5 + 0x14 ], %o1
a000e5e0:	11 3e 4c 00 	sethi  %hi(0xf9300000), %o0
a000e5e4:	7f ff c9 78 	call  a0000bc4 <_ilog>
a000e5e8:	90 10 40 08 	or  %g1, %o0, %o0
a000e5ec:	c2 0f 60 14 	ldub  [ %i5 + 0x14 ], %g1
a000e5f0:	c4 0f 60 15 	ldub  [ %i5 + 0x15 ], %g2
a000e5f4:	80 a0 40 02 	cmp  %g1, %g2
a000e5f8:	0a 80 00 08 	bcs  a000e618 <AquantiaDoWriteSequence+0x50>
a000e5fc:	b8 10 00 1d 	mov  %i5, %i4
a000e600:	c0 2f 60 14 	clrb  [ %i5 + 0x14 ]
a000e604:	c2 07 60 18 	ld  [ %i5 + 0x18 ], %g1
a000e608:	9f c0 40 00 	call  %g1
a000e60c:	01 00 00 00 	nop 
a000e610:	81 c7 e0 08 	ret 
a000e614:	81 e8 00 00 	restore 
a000e618:	c6 07 60 1c 	ld  [ %i5 + 0x1c ], %g3
a000e61c:	83 28 60 03 	sll  %g1, 3, %g1
a000e620:	92 00 c0 01 	add  %g3, %g1, %o1
a000e624:	c8 12 60 06 	lduh  [ %o1 + 6 ], %g4
a000e628:	80 a1 20 00 	cmp  %g4, 0
a000e62c:	19 28 00 39 	sethi  %hi(0xa000e400), %o4
a000e630:	02 80 00 0d 	be  a000e664 <AquantiaDoWriteSequence+0x9c>
a000e634:	d4 12 60 02 	lduh  [ %o1 + 2 ], %o2
a000e638:	d2 27 60 3c 	st  %o1, [ %i5 + 0x3c ]
a000e63c:	96 13 21 c8 	or  %o4, 0x1c8, %o3
a000e640:	d6 27 60 38 	st  %o3, [ %i5 + 0x38 ]
a000e644:	9b 2a a0 10 	sll  %o2, 0x10, %o5
a000e648:	d0 08 c0 01 	ldub  [ %g3 + %g1 ], %o0
a000e64c:	3b 28 00 39 	sethi  %hi(0xa000e400), %i5
a000e650:	93 33 60 10 	srl  %o5, 0x10, %o1
a000e654:	7f ff ff 3f 	call  a000e350 <AquantiaReadIndirectAsync>
a000e658:	94 17 63 d8 	or  %i5, 0x3d8, %o2
a000e65c:	10 80 00 0b 	b  a000e688 <AquantiaDoWriteSequence+0xc0>
a000e660:	c2 0f 20 14 	ldub  [ %i4 + 0x14 ], %g1
a000e664:	9f 2a a0 10 	sll  %o2, 0x10, %o7
a000e668:	d6 12 60 04 	lduh  [ %o1 + 4 ], %o3
a000e66c:	d2 08 c0 01 	ldub  [ %g3 + %g1 ], %o1
a000e670:	9a 10 20 00 	clr  %o5
a000e674:	98 13 21 c8 	or  %o4, 0x1c8, %o4
a000e678:	95 33 e0 10 	srl  %o7, 0x10, %o2
a000e67c:	7f ff cc 5d 	call  a00017f0 <MdioIndirectWriteASync>
a000e680:	90 10 20 04 	mov  4, %o0
a000e684:	c2 0f 20 14 	ldub  [ %i4 + 0x14 ], %g1
a000e688:	82 00 60 01 	inc  %g1
a000e68c:	c2 2f 20 14 	stb  %g1, [ %i4 + 0x14 ]
a000e690:	81 c7 e0 08 	ret 
a000e694:	81 e8 00 00 	restore 

a000e698 <AquantiaStartReadSequence>:
a000e698:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e69c:	86 0a e0 01 	and  %o3, 1, %g3
a000e6a0:	82 10 63 94 	or  %g1, 0x394, %g1
a000e6a4:	89 32 e0 02 	srl  %o3, 2, %g4
a000e6a8:	d0 28 60 16 	stb  %o0, [ %g1 + 0x16 ]
a000e6ac:	90 09 20 01 	and  %g4, 1, %o0
a000e6b0:	d2 20 60 1c 	st  %o1, [ %g1 + 0x1c ]
a000e6b4:	84 10 00 09 	mov  %o1, %g2
a000e6b8:	d4 28 60 15 	stb  %o2, [ %g1 + 0x15 ]
a000e6bc:	80 8a e0 02 	btst  2, %o3
a000e6c0:	d8 20 60 18 	st  %o4, [ %g1 + 0x18 ]
a000e6c4:	c6 28 60 20 	stb  %g3, [ %g1 + 0x20 ]
a000e6c8:	12 80 00 03 	bne  a000e6d4 <AquantiaStartReadSequence+0x3c>
a000e6cc:	d0 28 60 21 	stb  %o0, [ %g1 + 0x21 ]
a000e6d0:	c0 28 60 14 	clrb  [ %g1 + 0x14 ]
a000e6d4:	15 28 00 39 	sethi  %hi(0xa000e400), %o2
a000e6d8:	d2 10 a0 02 	lduh  [ %g2 + 2 ], %o1
a000e6dc:	d0 08 80 00 	ldub  [ %g2 ], %o0
a000e6e0:	94 12 a2 f0 	or  %o2, 0x2f0, %o2
a000e6e4:	82 13 c0 00 	mov  %o7, %g1
a000e6e8:	7f ff ff 1a 	call  a000e350 <AquantiaReadIndirectAsync>
a000e6ec:	9e 10 40 00 	mov  %g1, %o7

a000e6f0 <AquantiaDoReadSequence>:
a000e6f0:	9d e3 bf e0 	save  %sp, -32, %sp
a000e6f4:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000e6f8:	b2 17 63 94 	or  %i5, 0x394, %i1	! a1003394 <aquantiaContext>
a000e6fc:	f6 06 60 1c 	ld  [ %i1 + 0x1c ], %i3
a000e700:	d2 0e 60 14 	ldub  [ %i1 + 0x14 ], %o1
a000e704:	83 2a 60 03 	sll  %o1, 3, %g1
a000e708:	d0 0e 60 16 	ldub  [ %i1 + 0x16 ], %o0
a000e70c:	ba 06 c0 01 	add  %i3, %g1, %i5
a000e710:	f8 17 60 04 	lduh  [ %i5 + 4 ], %i4
a000e714:	d4 17 60 06 	lduh  [ %i5 + 6 ], %o2
a000e718:	b0 0e 00 0a 	and  %i0, %o2, %i0
a000e71c:	80 a2 20 00 	cmp  %o0, 0
a000e720:	b5 2f 20 10 	sll  %i4, 0x10, %i2
a000e724:	02 80 00 08 	be  a000e744 <AquantiaDoReadSequence+0x54>
a000e728:	b7 2e 20 10 	sll  %i0, 0x10, %i3
a000e72c:	85 2a 20 08 	sll  %o0, 8, %g2
a000e730:	03 3e cc 00 	sethi  %hi(0xfb300000), %g1
a000e734:	97 36 a0 10 	srl  %i2, 0x10, %o3
a000e738:	95 36 e0 10 	srl  %i3, 0x10, %o2
a000e73c:	7f ff c9 22 	call  a0000bc4 <_ilog>
a000e740:	90 10 80 01 	or  %g2, %g1, %o0
a000e744:	97 36 a0 10 	srl  %i2, 0x10, %o3
a000e748:	95 36 e0 10 	srl  %i3, 0x10, %o2
a000e74c:	80 a2 c0 0a 	cmp  %o3, %o2
a000e750:	22 80 00 07 	be,a   a000e76c <AquantiaDoReadSequence+0x7c>
a000e754:	c2 0e 60 14 	ldub  [ %i1 + 0x14 ], %g1
a000e758:	c2 0e 60 20 	ldub  [ %i1 + 0x20 ], %g1
a000e75c:	80 a0 60 00 	cmp  %g1, 0
a000e760:	22 80 00 11 	be,a   a000e7a4 <AquantiaDoReadSequence+0xb4>
a000e764:	c2 0e 60 21 	ldub  [ %i1 + 0x21 ], %g1
a000e768:	c2 0e 60 14 	ldub  [ %i1 + 0x14 ], %g1
a000e76c:	82 00 60 01 	inc  %g1
a000e770:	c2 2e 60 14 	stb  %g1, [ %i1 + 0x14 ]
a000e774:	82 08 60 ff 	and  %g1, 0xff, %g1
a000e778:	c8 0e 60 15 	ldub  [ %i1 + 0x15 ], %g4
a000e77c:	80 a0 40 04 	cmp  %g1, %g4
a000e780:	2a 80 00 05 	bcs,a   a000e794 <AquantiaDoReadSequence+0xa4>
a000e784:	f2 17 60 0a 	lduh  [ %i5 + 0xa ], %i1
a000e788:	c0 2e 60 14 	clrb  [ %i1 + 0x14 ]
a000e78c:	10 80 00 0f 	b  a000e7c8 <AquantiaDoReadSequence+0xd8>
a000e790:	c2 06 60 18 	ld  [ %i1 + 0x18 ], %g1
a000e794:	f0 0f 60 08 	ldub  [ %i5 + 8 ], %i0
a000e798:	13 28 00 39 	sethi  %hi(0xa000e400), %o1
a000e79c:	7f ff fe ed 	call  a000e350 <AquantiaReadIndirectAsync>
a000e7a0:	95 ea 62 f0 	restore  %o1, 0x2f0, %o2
a000e7a4:	80 a0 60 00 	cmp  %g1, 0
a000e7a8:	02 80 00 0a 	be  a000e7d0 <AquantiaDoReadSequence+0xe0>
a000e7ac:	07 3e cc 3b 	sethi  %hi(0xfb30ec00), %g3
a000e7b0:	d2 0e 60 14 	ldub  [ %i1 + 0x14 ], %o1
a000e7b4:	7f ff c9 04 	call  a0000bc4 <_ilog>
a000e7b8:	90 10 e1 03 	or  %g3, 0x103, %o0
a000e7bc:	40 00 04 34 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a000e7c0:	01 00 00 00 	nop 
a000e7c4:	c2 06 60 44 	ld  [ %i1 + 0x44 ], %g1
a000e7c8:	9f c0 40 00 	call  %g1
a000e7cc:	01 00 00 00 	nop 
a000e7d0:	81 c7 e0 08 	ret 
a000e7d4:	81 e8 00 00 	restore 

a000e7d8 <AquantiaReadModifyHandler>:
a000e7d8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e7dc:	82 10 63 94 	or  %g1, 0x394, %g1	! a1003394 <aquantiaContext>
a000e7e0:	c4 00 60 3c 	ld  [ %g1 + 0x3c ], %g2
a000e7e4:	d8 00 60 38 	ld  [ %g1 + 0x38 ], %o4
a000e7e8:	d6 10 a0 04 	lduh  [ %g2 + 4 ], %o3
a000e7ec:	d4 10 a0 02 	lduh  [ %g2 + 2 ], %o2
a000e7f0:	d2 08 80 00 	ldub  [ %g2 ], %o1
a000e7f4:	9a 10 20 00 	clr  %o5
a000e7f8:	90 10 20 04 	mov  4, %o0
a000e7fc:	82 13 c0 00 	mov  %o7, %g1
a000e800:	7f ff cb fc 	call  a00017f0 <MdioIndirectWriteASync>
a000e804:	9e 10 40 00 	mov  %g1, %o7

a000e808 <AquantiaWaitResetDone>:
a000e808:	84 10 20 04 	mov  4, %g2
a000e80c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e810:	81 c3 e0 08 	retl 
a000e814:	c4 28 63 a0 	stb  %g2, [ %g1 + 0x3a0 ]	! a10033a0 <aquantiaContext+0xc>

a000e818 <AquantiaInitDone>:
a000e818:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a000e81c:	c6 08 a3 94 	ldub  [ %g2 + 0x394 ], %g3	! a1003394 <aquantiaContext>
a000e820:	80 a0 e0 02 	cmp  %g3, 2
a000e824:	12 80 00 10 	bne  a000e864 <AquantiaInitDone+0x4c>
a000e828:	82 10 a3 94 	or  %g2, 0x394, %g1
a000e82c:	88 10 3f ec 	mov  -20, %g4
a000e830:	05 28 00 84 	sethi  %hi(0xa0021000), %g2
a000e834:	86 10 a1 f8 	or  %g2, 0x1f8, %g3	! a00211f8 <initWriteSteps5G.lto_priv.491>
a000e838:	c8 28 60 16 	stb  %g4, [ %g1 + 0x16 ]
a000e83c:	05 28 00 3a 	sethi  %hi(0xa000e800), %g2
a000e840:	c6 20 60 1c 	st  %g3, [ %g1 + 0x1c ]
a000e844:	88 10 20 03 	mov  3, %g4
a000e848:	86 10 a0 70 	or  %g2, 0x70, %g3
a000e84c:	c8 28 60 15 	stb  %g4, [ %g1 + 0x15 ]
a000e850:	c6 20 60 18 	st  %g3, [ %g1 + 0x18 ]
a000e854:	c0 28 60 14 	clrb  [ %g1 + 0x14 ]
a000e858:	82 13 c0 00 	mov  %o7, %g1
a000e85c:	7f ff ff 5b 	call  a000e5c8 <AquantiaDoWriteSequence>
a000e860:	9e 10 40 00 	mov  %g1, %o7
a000e864:	82 13 c0 00 	mov  %o7, %g1
a000e868:	40 00 00 02 	call  a000e870 <MDIOD_aquantiaStart>
a000e86c:	9e 10 40 00 	mov  %g1, %o7

a000e870 <MDIOD_aquantiaStart>:
a000e870:	9d e3 bf e0 	save  %sp, -32, %sp
a000e874:	11 3e 0c 37 	sethi  %hi(0xf830dc00), %o0
a000e878:	7f ff c8 d3 	call  a0000bc4 <_ilog>
a000e87c:	90 12 22 02 	or  %o0, 0x202, %o0	! f830de02 <curr_flash_pos+0x378b13da>
a000e880:	40 00 04 3d 	call  a000f974 <MDIOD_aquantiaReadVersion>
a000e884:	01 00 00 00 	nop 
a000e888:	84 10 20 05 	mov  5, %g2	! 5 <__lex_srodata_size+0x5>
a000e88c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e890:	c4 28 63 a0 	stb  %g2, [ %g1 + 0x3a0 ]	! a10033a0 <aquantiaContext+0xc>
a000e894:	81 c7 e0 08 	ret 
a000e898:	81 e8 00 00 	restore 

a000e89c <AquantiaTxReady>:
a000e89c:	9d e3 bf e0 	save  %sp, -32, %sp
a000e8a0:	11 3e 0c 38 	sethi  %hi(0xf830e000), %o0
a000e8a4:	7f ff c8 c8 	call  a0000bc4 <_ilog>
a000e8a8:	90 12 23 02 	or  %o0, 0x302, %o0	! f830e302 <curr_flash_pos+0x378b18da>
a000e8ac:	84 10 20 07 	mov  7, %g2
a000e8b0:	07 3e 08 42 	sethi  %hi(0xf8210800), %g3
a000e8b4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e8b8:	90 10 e0 06 	or  %g3, 6, %o0
a000e8bc:	7f ff c8 c2 	call  a0000bc4 <_ilog>
a000e8c0:	c4 28 63 a0 	stb  %g2, [ %g1 + 0x3a0 ]
a000e8c4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000e8c8:	c2 00 62 f0 	ld  [ %g1 + 0x2f0 ], %g1	! a1002ef0 <_XAUI.lto_priv.490>
a000e8cc:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a000e8d0:	13 20 00 00 	sethi  %hi(0x80000000), %o1
a000e8d4:	94 11 00 09 	or  %g4, %o1, %o2
a000e8d8:	d4 20 60 08 	st  %o2, [ %g1 + 8 ]
a000e8dc:	19 20 00 00 	sethi  %hi(0x80000000), %o4
a000e8e0:	d6 00 60 08 	ld  [ %g1 + 8 ], %o3
a000e8e4:	9a 2a c0 0c 	andn  %o3, %o4, %o5
a000e8e8:	da 20 60 08 	st  %o5, [ %g1 + 8 ]
a000e8ec:	7f ff c6 de 	call  a0000464 <LEON_TimerWaitMicroSec>
a000e8f0:	90 10 20 0a 	mov  0xa, %o0
a000e8f4:	7f ff ee ab 	call  a000a3a0 <XAUI_AlignmentStatusIsr>
a000e8f8:	01 00 00 00 	nop 
a000e8fc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000e900:	d0 00 63 68 	ld  [ %g1 + 0x368 ], %o0	! a1006368 <bb_top_registers.lto_priv.171>
a000e904:	c2 02 20 2c 	ld  [ %o0 + 0x2c ], %g1
a000e908:	82 10 62 00 	or  %g1, 0x200, %g1
a000e90c:	c2 22 20 2c 	st  %g1, [ %o0 + 0x2c ]
a000e910:	81 c7 e0 08 	ret 
a000e914:	81 e8 00 00 	restore 

a000e918 <AquantiaLinkReady>:
a000e918:	9d e3 bf e0 	save  %sp, -32, %sp
a000e91c:	7f ff ed 0e 	call  a0009d54 <GpioSet>
a000e920:	90 10 20 0f 	mov  0xf, %o0
a000e924:	84 10 20 06 	mov  6, %g2
a000e928:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000e92c:	82 10 63 94 	or  %g1, 0x394, %g1	! a1003394 <aquantiaContext>
a000e930:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a000e934:	c4 28 60 0c 	stb  %g2, [ %g1 + 0xc ]
a000e938:	7f ff ca 62 	call  a00012c0 <TIMING_TimerStart>
a000e93c:	31 3e 0c 39 	sethi  %hi(0xf830e400), %i0
a000e940:	b0 16 21 02 	or  %i0, 0x102, %i0	! f830e502 <curr_flash_pos+0x378b1ada>
a000e944:	7f ff c8 a0 	call  a0000bc4 <_ilog>
a000e948:	81 e8 00 00 	restore 

a000e94c <AquantiaStabilityRegsCleared>:
a000e94c:	9d e3 bf e0 	save  %sp, -32, %sp
a000e950:	15 28 00 3a 	sethi  %hi(0xa000e800), %o2
a000e954:	13 00 00 31 	sethi  %hi(0xc400), %o1
a000e958:	94 12 a1 70 	or  %o2, 0x170, %o2
a000e95c:	92 12 60 21 	or  %o1, 0x21, %o1
a000e960:	7f ff fe 7c 	call  a000e350 <AquantiaReadIndirectAsync>
a000e964:	90 10 20 1e 	mov  0x1e, %o0
a000e968:	40 00 0a 7b 	call  a0011354 <XAUI_GtxErrorStatus>
a000e96c:	81 e8 00 00 	restore 

a000e970 <AquantiaDetectAutoReset>:
a000e970:	9d e3 bf e0 	save  %sp, -32, %sp
a000e974:	82 10 20 09 	mov  9, %g1
a000e978:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000e97c:	ba 17 63 94 	or  %i5, 0x394, %i5	! a1003394 <aquantiaContext>
a000e980:	c2 2f 60 0c 	stb  %g1, [ %i5 + 0xc ]
a000e984:	03 00 00 11 	sethi  %hi(0x4400), %g1
a000e988:	82 10 62 00 	or  %g1, 0x200, %g1	! 4600 <__flashcode_size+0xa50>
a000e98c:	80 a6 00 01 	cmp  %i0, %g1
a000e990:	12 80 00 09 	bne  a000e9b4 <AquantiaDetectAutoReset+0x44>
a000e994:	11 3e 0c 3c 	sethi  %hi(0xf830f000), %o0
a000e998:	7f ff c8 8b 	call  a0000bc4 <_ilog>
a000e99c:	90 12 21 05 	or  %o0, 0x105, %o0	! f830f105 <curr_flash_pos+0x378b26dd>
a000e9a0:	40 00 03 bb 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a000e9a4:	01 00 00 00 	nop 
a000e9a8:	c2 07 60 44 	ld  [ %i5 + 0x44 ], %g1
a000e9ac:	9f c0 40 00 	call  %g1
a000e9b0:	01 00 00 00 	nop 
a000e9b4:	81 c7 e0 08 	ret 
a000e9b8:	81 e8 00 00 	restore 

a000e9bc <AquantiaStabilityRegsGood>:
a000e9bc:	9d e3 bf e0 	save  %sp, -32, %sp
a000e9c0:	13 00 00 32 	sethi  %hi(0xc800), %o1
a000e9c4:	90 10 20 07 	mov  7, %o0
a000e9c8:	15 28 00 3a 	sethi  %hi(0xa000e800), %o2
a000e9cc:	7f ff fe 61 	call  a000e350 <AquantiaReadIndirectAsync>
a000e9d0:	94 12 a2 28 	or  %o2, 0x228, %o2	! a000ea28 <Aquantia10GSupportStatus>
a000e9d4:	94 10 20 00 	clr  %o2
a000e9d8:	13 00 00 33 	sethi  %hi(0xcc00), %o1
a000e9dc:	7f ff fe 5d 	call  a000e350 <AquantiaReadIndirectAsync>
a000e9e0:	90 10 20 1e 	mov  0x1e, %o0
a000e9e4:	92 10 20 01 	mov  1, %o1
a000e9e8:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
a000e9ec:	7f ff fa 7f 	call  a000d3e8 <STATSMON_StatgroupControl>
a000e9f0:	90 12 21 64 	or  %o0, 0x164, %o0	! a0020564 <AquantiaStat8Registration.lto_priv.489>
a000e9f4:	03 28 00 81 	sethi  %hi(0xa0020400), %g1
a000e9f8:	92 10 20 01 	mov  1, %o1
a000e9fc:	7f ff fa 7b 	call  a000d3e8 <STATSMON_StatgroupControl>
a000ea00:	90 10 61 7c 	or  %g1, 0x17c, %o0
a000ea04:	05 28 00 81 	sethi  %hi(0xa0020400), %g2
a000ea08:	92 10 20 01 	mov  1, %o1
a000ea0c:	7f ff fa 77 	call  a000d3e8 <STATSMON_StatgroupControl>
a000ea10:	90 10 a1 94 	or  %g2, 0x194, %o0
a000ea14:	86 10 20 0a 	mov  0xa, %g3
a000ea18:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000ea1c:	c6 28 63 a0 	stb  %g3, [ %g1 + 0x3a0 ]	! a10033a0 <aquantiaContext+0xc>
a000ea20:	81 c7 e0 08 	ret 
a000ea24:	81 e8 00 00 	restore 

a000ea28 <Aquantia10GSupportStatus>:
a000ea28:	9d e3 bf e0 	save  %sp, -32, %sp
a000ea2c:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000ea30:	c2 0f 63 94 	ldub  [ %i5 + 0x394 ], %g1	! a1003394 <aquantiaContext>
a000ea34:	b0 0e 20 0e 	and  %i0, 0xe, %i0
a000ea38:	80 a0 60 02 	cmp  %g1, 2
a000ea3c:	12 80 00 0d 	bne  a000ea70 <Aquantia10GSupportStatus+0x48>
a000ea40:	ba 17 63 94 	or  %i5, 0x394, %i5
a000ea44:	80 a6 20 0a 	cmp  %i0, 0xa
a000ea48:	02 80 00 07 	be  a000ea64 <Aquantia10GSupportStatus+0x3c>
a000ea4c:	85 2e 20 10 	sll  %i0, 0x10, %g2
a000ea50:	82 10 20 01 	mov  1, %g1
a000ea54:	93 30 a0 11 	srl  %g2, 0x11, %o1
a000ea58:	c2 2f 60 43 	stb  %g1, [ %i5 + 0x43 ]
a000ea5c:	10 80 00 0f 	b  a000ea98 <Aquantia10GSupportStatus+0x70>
a000ea60:	90 10 20 02 	mov  2, %o0
a000ea64:	92 10 20 00 	clr  %o1
a000ea68:	10 80 00 12 	b  a000eab0 <Aquantia10GSupportStatus+0x88>
a000ea6c:	90 10 20 2f 	mov  0x2f, %o0
a000ea70:	80 a0 60 03 	cmp  %g1, 3
a000ea74:	12 80 00 13 	bne  a000eac0 <Aquantia10GSupportStatus+0x98>
a000ea78:	11 3e 0c 3d 	sethi  %hi(0xf830f400), %o0
a000ea7c:	80 a6 20 06 	cmp  %i0, 6
a000ea80:	02 80 00 0a 	be  a000eaa8 <Aquantia10GSupportStatus+0x80>
a000ea84:	93 2e 20 10 	sll  %i0, 0x10, %o1
a000ea88:	82 10 20 01 	mov  1, %g1
a000ea8c:	c2 2f 60 43 	stb  %g1, [ %i5 + 0x43 ]
a000ea90:	93 32 60 11 	srl  %o1, 0x11, %o1
a000ea94:	90 10 20 03 	mov  3, %o0
a000ea98:	40 00 00 1a 	call  a000eb00 <AquantiaPrintiStatus>
a000ea9c:	01 00 00 00 	nop 
a000eaa0:	10 80 00 0b 	b  a000eacc <Aquantia10GSupportStatus+0xa4>
a000eaa4:	07 3e 4c 3d 	sethi  %hi(0xf930f400), %g3
a000eaa8:	92 10 20 00 	clr  %o1
a000eaac:	90 10 20 2e 	mov  0x2e, %o0
a000eab0:	7f ff d7 95 	call  a0004904 <ILOG_istatus>
a000eab4:	01 00 00 00 	nop 
a000eab8:	10 80 00 04 	b  a000eac8 <Aquantia10GSupportStatus+0xa0>
a000eabc:	c0 2f 60 43 	clrb  [ %i5 + 0x43 ]
a000eac0:	7f ff c8 41 	call  a0000bc4 <_ilog>
a000eac4:	90 12 22 05 	or  %o0, 0x205, %o0
a000eac8:	07 3e 4c 3d 	sethi  %hi(0xf930f400), %g3
a000eacc:	d2 0f 60 43 	ldub  [ %i5 + 0x43 ], %o1
a000ead0:	7f ff c8 3d 	call  a0000bc4 <_ilog>
a000ead4:	90 10 e1 02 	or  %g3, 0x102, %o0
a000ead8:	c2 0f 60 43 	ldub  [ %i5 + 0x43 ], %g1
a000eadc:	80 a0 60 00 	cmp  %g1, 0
a000eae0:	90 10 20 02 	mov  2, %o0
a000eae4:	12 80 00 03 	bne  a000eaf0 <Aquantia10GSupportStatus+0xc8>
a000eae8:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a000eaec:	90 10 20 01 	mov  1, %o0
a000eaf0:	9f c0 40 00 	call  %g1
a000eaf4:	01 00 00 00 	nop 
a000eaf8:	81 c7 e0 08 	ret 
a000eafc:	81 e8 00 00 	restore 

a000eb00 <AquantiaPrintiStatus>:
a000eb00:	80 a2 20 02 	cmp  %o0, 2
a000eb04:	12 80 00 15 	bne  a000eb58 <AquantiaPrintiStatus+0x58>
a000eb08:	80 a2 20 03 	cmp  %o0, 3
a000eb0c:	80 a2 60 01 	cmp  %o1, 1
a000eb10:	02 80 00 0c 	be  a000eb40 <AquantiaPrintiStatus+0x40>
a000eb14:	94 10 20 05 	mov  5, %o2
a000eb18:	0a 80 00 08 	bcs  a000eb38 <AquantiaPrintiStatus+0x38>
a000eb1c:	80 a2 60 02 	cmp  %o1, 2
a000eb20:	02 80 00 0c 	be  a000eb50 <AquantiaPrintiStatus+0x50>
a000eb24:	80 a2 60 04 	cmp  %o1, 4
a000eb28:	12 80 00 29 	bne  a000ebcc <AquantiaPrintiStatus+0xcc>
a000eb2c:	92 10 20 00 	clr  %o1
a000eb30:	10 80 00 20 	b  a000ebb0 <AquantiaPrintiStatus+0xb0>
a000eb34:	92 10 20 01 	mov  1, %o1
a000eb38:	10 80 00 12 	b  a000eb80 <AquantiaPrintiStatus+0x80>
a000eb3c:	94 10 20 05 	mov  5, %o2
a000eb40:	90 10 20 37 	mov  0x37, %o0
a000eb44:	82 13 c0 00 	mov  %o7, %g1
a000eb48:	7f ff d7 6f 	call  a0004904 <ILOG_istatus>
a000eb4c:	9e 10 40 00 	mov  %g1, %o7
a000eb50:	10 80 00 13 	b  a000eb9c <AquantiaPrintiStatus+0x9c>
a000eb54:	94 10 20 05 	mov  5, %o2
a000eb58:	12 80 00 21 	bne  a000ebdc <AquantiaPrintiStatus+0xdc>
a000eb5c:	80 a2 60 05 	cmp  %o1, 5
a000eb60:	18 80 00 1a 	bgu  a000ebc8 <AquantiaPrintiStatus+0xc8>
a000eb64:	83 2a 60 02 	sll  %o1, 2, %g1
a000eb68:	05 28 00 38 	sethi  %hi(0xa000e000), %g2
a000eb6c:	86 10 a2 40 	or  %g2, 0x240, %g3	! a000e240 <MCA_ChannelLinkDn+0x1d8>
a000eb70:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a000eb74:	81 c0 40 00 	jmp  %g1
a000eb78:	01 00 00 00 	nop 
a000eb7c:	94 10 20 0a 	mov  0xa, %o2	! a <chip_version+0x2>
a000eb80:	92 10 20 01 	mov  1, %o1
a000eb84:	10 bf ff f0 	b  a000eb44 <AquantiaPrintiStatus+0x44>
a000eb88:	90 10 20 38 	mov  0x38, %o0
a000eb8c:	94 10 20 0a 	mov  0xa, %o2
a000eb90:	10 bf ff ec 	b  a000eb40 <AquantiaPrintiStatus+0x40>
a000eb94:	92 10 20 01 	mov  1, %o1
a000eb98:	94 10 20 0a 	mov  0xa, %o2
a000eb9c:	92 10 20 01 	mov  1, %o1
a000eba0:	10 bf ff e9 	b  a000eb44 <AquantiaPrintiStatus+0x44>
a000eba4:	90 10 20 36 	mov  0x36, %o0
a000eba8:	94 10 20 0a 	mov  0xa, %o2
a000ebac:	92 10 20 01 	mov  1, %o1
a000ebb0:	10 bf ff e5 	b  a000eb44 <AquantiaPrintiStatus+0x44>
a000ebb4:	90 10 20 35 	mov  0x35, %o0
a000ebb8:	94 10 20 0a 	mov  0xa, %o2
a000ebbc:	92 10 20 01 	mov  1, %o1
a000ebc0:	10 bf ff e1 	b  a000eb44 <AquantiaPrintiStatus+0x44>
a000ebc4:	90 10 20 34 	mov  0x34, %o0
a000ebc8:	92 10 20 00 	clr  %o1
a000ebcc:	90 10 20 39 	mov  0x39, %o0
a000ebd0:	82 13 c0 00 	mov  %o7, %g1
a000ebd4:	7f ff d7 4c 	call  a0004904 <ILOG_istatus>
a000ebd8:	9e 10 40 00 	mov  %g1, %o7
a000ebdc:	81 c3 e0 08 	retl 
a000ebe0:	01 00 00 00 	nop 

a000ebe4 <AquantiaRxauiAlignedStatusCallback.lto_priv.858>:
a000ebe4:	9d e3 bf e0 	save  %sp, -32, %sp
a000ebe8:	80 a6 20 00 	cmp  %i0, 0
a000ebec:	02 80 00 0b 	be  a000ec18 <AquantiaRxauiAlignedStatusCallback.lto_priv.858+0x34>
a000ebf0:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000ebf4:	b0 17 63 94 	or  %i5, 0x394, %i0	! a1003394 <aquantiaContext>
a000ebf8:	c2 0e 20 0c 	ldub  [ %i0 + 0xc ], %g1
a000ebfc:	80 a0 60 07 	cmp  %g1, 7
a000ec00:	12 80 00 06 	bne  a000ec18 <AquantiaRxauiAlignedStatusCallback.lto_priv.858+0x34>
a000ec04:	11 3e 0c 39 	sethi  %hi(0xf830e400), %o0
a000ec08:	7f ff c7 ef 	call  a0000bc4 <_ilog>
a000ec0c:	90 12 20 02 	or  %o0, 2, %o0	! f830e402 <curr_flash_pos+0x378b19da>
a000ec10:	82 10 20 08 	mov  8, %g1
a000ec14:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
a000ec18:	81 c7 e0 08 	ret 
a000ec1c:	81 e8 00 00 	restore 

a000ec20 <versionDisplayHandler.lto_priv.506>:
a000ec20:	9d e3 bf e0 	save  %sp, -32, %sp
a000ec24:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000ec28:	b2 17 63 94 	or  %i5, 0x394, %i1	! a1003394 <aquantiaContext>
a000ec2c:	c2 0e 60 22 	ldub  [ %i1 + 0x22 ], %g1
a000ec30:	84 08 60 ff 	and  %g1, 0xff, %g2
a000ec34:	80 a0 a0 01 	cmp  %g2, 1
a000ec38:	22 80 00 0e 	be,a   a000ec70 <versionDisplayHandler.lto_priv.506+0x50>
a000ec3c:	b0 0e 20 f0 	and  %i0, 0xf0, %i0
a000ec40:	0a 80 00 08 	bcs  a000ec60 <versionDisplayHandler.lto_priv.506+0x40>
a000ec44:	80 a0 a0 02 	cmp  %g2, 2
a000ec48:	02 80 00 0d 	be  a000ec7c <versionDisplayHandler.lto_priv.506+0x5c>
a000ec4c:	80 a0 a0 03 	cmp  %g2, 3
a000ec50:	22 80 00 0c 	be,a   a000ec80 <versionDisplayHandler.lto_priv.506+0x60>
a000ec54:	f0 36 60 28 	sth  %i0, [ %i1 + 0x28 ]
a000ec58:	10 80 00 0b 	b  a000ec84 <versionDisplayHandler.lto_priv.506+0x64>
a000ec5c:	82 00 60 01 	inc  %g1
a000ec60:	87 36 20 08 	srl  %i0, 8, %g3
a000ec64:	f0 2e 60 24 	stb  %i0, [ %i1 + 0x24 ]
a000ec68:	10 80 00 06 	b  a000ec80 <versionDisplayHandler.lto_priv.506+0x60>
a000ec6c:	c6 2e 60 23 	stb  %g3, [ %i1 + 0x23 ]
a000ec70:	89 3e 20 04 	sra  %i0, 4, %g4
a000ec74:	10 80 00 03 	b  a000ec80 <versionDisplayHandler.lto_priv.506+0x60>
a000ec78:	c8 2e 60 25 	stb  %g4, [ %i1 + 0x25 ]
a000ec7c:	f0 36 60 26 	sth  %i0, [ %i1 + 0x26 ]
a000ec80:	82 00 60 01 	inc  %g1
a000ec84:	c2 2e 60 22 	stb  %g1, [ %i1 + 0x22 ]
a000ec88:	82 08 60 ff 	and  %g1, 0xff, %g1
a000ec8c:	80 a0 60 04 	cmp  %g1, 4
a000ec90:	02 80 00 0a 	be  a000ecb8 <versionDisplayHandler.lto_priv.506+0x98>
a000ec94:	83 28 60 02 	sll  %g1, 2, %g1
a000ec98:	15 28 00 84 	sethi  %hi(0xa0021000), %o2
a000ec9c:	96 12 a2 10 	or  %o2, 0x210, %o3	! a0021210 <versionDisplaySteps.lto_priv.488>
a000eca0:	98 02 c0 01 	add  %o3, %g1, %o4
a000eca4:	f0 0a c0 01 	ldub  [ %o3 + %g1 ], %i0
a000eca8:	f2 13 20 02 	lduh  [ %o4 + 2 ], %i1
a000ecac:	35 28 00 3b 	sethi  %hi(0xa000ec00), %i2
a000ecb0:	7f ff fd a8 	call  a000e350 <AquantiaReadIndirectAsync>
a000ecb4:	95 ee a0 20 	restore  %i2, 0x20, %o2
a000ecb8:	d2 0e 60 23 	ldub  [ %i1 + 0x23 ], %o1
a000ecbc:	d6 0e 60 25 	ldub  [ %i1 + 0x25 ], %o3
a000ecc0:	d4 0e 60 24 	ldub  [ %i1 + 0x24 ], %o2
a000ecc4:	11 3e cc 38 	sethi  %hi(0xfb30e000), %o0
a000ecc8:	7f ff c7 bf 	call  a0000bc4 <_ilog>
a000eccc:	90 12 20 06 	or  %o0, 6, %o0	! fb30e006 <curr_flash_pos+0x3a8b15de>
a000ecd0:	f4 16 60 28 	lduh  [ %i1 + 0x28 ], %i2
a000ecd4:	f2 16 60 26 	lduh  [ %i1 + 0x26 ], %i1
a000ecd8:	13 3e 8c 38 	sethi  %hi(0xfa30e000), %o1
a000ecdc:	b0 12 61 06 	or  %o1, 0x106, %i0	! fa30e106 <curr_flash_pos+0x398b16de>
a000ece0:	7f ff c7 b9 	call  a0000bc4 <_ilog>
a000ece4:	81 e8 00 00 	restore 

a000ece8 <MdioIndirectReadBitHandler>:
a000ece8:	9d e3 bf e0 	save  %sp, -32, %sp
a000ecec:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000ecf0:	ba 17 63 94 	or  %i5, 0x394, %i5	! a1003394 <aquantiaContext>
a000ecf4:	d0 17 60 30 	lduh  [ %i5 + 0x30 ], %o0
a000ecf8:	c2 0f 60 32 	ldub  [ %i5 + 0x32 ], %g1
a000ecfc:	b0 0e 00 08 	and  %i0, %o0, %i0
a000ed00:	85 3e 00 01 	sra  %i0, %g1, %g2
a000ed04:	c2 07 60 2c 	ld  [ %i5 + 0x2c ], %g1
a000ed08:	87 28 a0 10 	sll  %g2, 0x10, %g3
a000ed0c:	9f c0 40 00 	call  %g1
a000ed10:	91 30 e0 10 	srl  %g3, 0x10, %o0
a000ed14:	c0 27 60 2c 	clr  [ %i5 + 0x2c ]
a000ed18:	81 c7 e0 08 	ret 
a000ed1c:	81 e8 00 00 	restore 

a000ed20 <MDIOD_aquantiaShowILog>:
a000ed20:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000ed24:	92 10 00 08 	mov  %o0, %o1
a000ed28:	82 10 63 94 	or  %g1, 0x394, %g1
a000ed2c:	11 3e 4c 00 	sethi  %hi(0xf9300000), %o0
a000ed30:	c0 28 60 34 	clrb  [ %g1 + 0x34 ]
a000ed34:	84 12 20 01 	or  %o0, 1, %g2
a000ed38:	c2 08 60 35 	ldub  [ %g1 + 0x35 ], %g1
a000ed3c:	83 28 60 08 	sll  %g1, 8, %g1
a000ed40:	90 10 40 02 	or  %g1, %g2, %o0
a000ed44:	82 13 c0 00 	mov  %o7, %g1
a000ed48:	7f ff c7 9f 	call  a0000bc4 <_ilog>
a000ed4c:	9e 10 40 00 	mov  %g1, %o7

a000ed50 <AquantiaStatsReadCallback>:
a000ed50:	9d e3 bf e0 	save  %sp, -32, %sp
a000ed54:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a000ed58:	fa 00 a3 f0 	ld  [ %g2 + 0x3f0 ], %i5	! a10033f0 <statsCallbacks.lto_priv.191>
a000ed5c:	c6 17 60 06 	lduh  [ %i5 + 6 ], %g3
a000ed60:	82 10 a3 f0 	or  %g2, 0x3f0, %g1
a000ed64:	80 a0 e0 00 	cmp  %g3, 0
a000ed68:	02 80 00 14 	be  a000edb8 <AquantiaStatsReadCallback+0x68>
a000ed6c:	b8 10 00 01 	mov  %g1, %i4
a000ed70:	d8 08 60 10 	ldub  [ %g1 + 0x10 ], %o4
a000ed74:	80 a3 20 00 	cmp  %o4, 0
a000ed78:	22 80 00 0c 	be,a   a000eda8 <AquantiaStatsReadCallback+0x58>
a000ed7c:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
a000ed80:	90 10 00 18 	mov  %i0, %o0
a000ed84:	40 00 00 92 	call  a000efcc <AquantiaSaveStats>
a000ed88:	c0 28 60 10 	clrb  [ %g1 + 0x10 ]
a000ed8c:	f4 17 60 04 	lduh  [ %i5 + 4 ], %i2
a000ed90:	f2 0f 60 08 	ldub  [ %i5 + 8 ], %i1
a000ed94:	37 28 00 3b 	sethi  %hi(0xa000ec00), %i3
a000ed98:	b8 10 20 00 	clr  %i4
a000ed9c:	b6 16 e2 a0 	or  %i3, 0x2a0, %i3
a000eda0:	7f ff ca a9 	call  a0001844 <MdioIndirectReadASync>
a000eda4:	91 e8 20 04 	restore  %g0, 4, %o0
a000eda8:	b1 2e 20 10 	sll  %i0, 0x10, %i0
a000edac:	9a 00 40 18 	add  %g1, %i0, %o5
a000edb0:	10 80 00 36 	b  a000ee88 <AquantiaStatsReadCallback+0x138>
a000edb4:	da 27 20 0c 	st  %o5, [ %i4 + 0xc ]
a000edb8:	c8 17 60 04 	lduh  [ %i5 + 4 ], %g4
a000edbc:	03 00 00 32 	sethi  %hi(0xc800), %g1
a000edc0:	82 10 60 20 	or  %g1, 0x20, %g1	! c820 <__pgmbb_size+0x16dc>
a000edc4:	80 a1 00 01 	cmp  %g4, %g1
a000edc8:	12 80 00 0a 	bne  a000edf0 <AquantiaStatsReadCallback+0xa0>
a000edcc:	03 00 00 33 	sethi  %hi(0xcc00), %g1
a000edd0:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
a000edd4:	80 a0 60 1e 	cmp  %g1, 0x1e
a000edd8:	12 80 00 2a 	bne  a000ee80 <AquantiaStatsReadCallback+0x130>
a000eddc:	01 00 00 00 	nop 
a000ede0:	40 00 00 85 	call  a000eff4 <AquantiaMonitorTemperature>
a000ede4:	90 10 00 18 	mov  %i0, %o0
a000ede8:	10 80 00 26 	b  a000ee80 <AquantiaStatsReadCallback+0x130>
a000edec:	b0 10 00 08 	mov  %o0, %i0
a000edf0:	80 a1 00 01 	cmp  %g4, %g1
a000edf4:	12 80 00 23 	bne  a000ee80 <AquantiaStatsReadCallback+0x130>
a000edf8:	01 00 00 00 	nop 
a000edfc:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
a000ee00:	80 a0 60 1e 	cmp  %g1, 0x1e
a000ee04:	12 80 00 1f 	bne  a000ee80 <AquantiaStatsReadCallback+0x130>
a000ee08:	11 00 00 10 	sethi  %hi(0x4000), %o0
a000ee0c:	c2 17 60 0a 	lduh  [ %i5 + 0xa ], %g1
a000ee10:	80 a0 40 08 	cmp  %g1, %o0
a000ee14:	12 80 00 0f 	bne  a000ee50 <AquantiaStatsReadCallback+0x100>
a000ee18:	13 00 00 04 	sethi  %hi(0x1000), %o1
a000ee1c:	80 a6 20 01 	cmp  %i0, 1
a000ee20:	12 80 00 18 	bne  a000ee80 <AquantiaStatsReadCallback+0x130>
a000ee24:	01 00 00 00 	nop 
a000ee28:	7f ff e5 67 	call  a00083c4 <AquantiaInNomalOperation>
a000ee2c:	01 00 00 00 	nop 
a000ee30:	80 a2 20 00 	cmp  %o0, 0
a000ee34:	02 80 00 13 	be  a000ee80 <AquantiaStatsReadCallback+0x130>
a000ee38:	01 00 00 00 	nop 
a000ee3c:	7f ff fd 3a 	call  a000e324 <MDIOD_aquantiaReadJunctionTemp>
a000ee40:	01 00 00 00 	nop 
a000ee44:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a000ee48:	10 80 00 0a 	b  a000ee70 <AquantiaStatsReadCallback+0x120>
a000ee4c:	d6 08 60 09 	ldub  [ %g1 + 9 ], %o3	! a1003409 <aquantiaStatContext.lto_priv.483+0x1>
a000ee50:	80 a0 40 09 	cmp  %g1, %o1
a000ee54:	12 80 00 0b 	bne  a000ee80 <AquantiaStatsReadCallback+0x130>
a000ee58:	15 28 40 0d 	sethi  %hi(0xa1003400), %o2
a000ee5c:	80 a6 20 01 	cmp  %i0, 1
a000ee60:	12 80 00 07 	bne  a000ee7c <AquantiaStatsReadCallback+0x12c>
a000ee64:	82 12 a0 08 	or  %o2, 8, %g1
a000ee68:	f0 28 60 08 	stb  %i0, [ %g1 + 8 ]
a000ee6c:	d6 0a a0 08 	ldub  [ %o2 + 8 ], %o3
a000ee70:	40 00 00 61 	call  a000eff4 <AquantiaMonitorTemperature>
a000ee74:	91 2a e0 08 	sll  %o3, 8, %o0
a000ee78:	30 80 00 02 	b,a   a000ee80 <AquantiaStatsReadCallback+0x130>
a000ee7c:	c0 28 60 08 	clrb  [ %g1 + 8 ]
a000ee80:	40 00 00 53 	call  a000efcc <AquantiaSaveStats>
a000ee84:	90 10 00 18 	mov  %i0, %o0
a000ee88:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a000ee8c:	d2 07 20 0c 	ld  [ %i4 + 0xc ], %o1
a000ee90:	9f c0 40 00 	call  %g1
a000ee94:	d0 07 20 08 	ld  [ %i4 + 8 ], %o0
a000ee98:	81 c7 e0 08 	ret 
a000ee9c:	81 e8 00 00 	restore 

a000eea0 <AquantiaStatsReadCallbackBitField>:
a000eea0:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000eea4:	c4 00 63 f0 	ld  [ %g1 + 0x3f0 ], %g2	! a10033f0 <statsCallbacks.lto_priv.191>
a000eea8:	86 10 63 f0 	or  %g1, 0x3f0, %g3
a000eeac:	c8 08 a0 0c 	ldub  [ %g2 + 0xc ], %g4
a000eeb0:	c2 10 a0 0a 	lduh  [ %g2 + 0xa ], %g1
a000eeb4:	82 0a 00 01 	and  %o0, %g1, %g1
a000eeb8:	d0 30 e0 14 	sth  %o0, [ %g3 + 0x14 ]
a000eebc:	83 38 40 04 	sra  %g1, %g4, %g1
a000eec0:	91 28 60 10 	sll  %g1, 0x10, %o0
a000eec4:	91 32 20 10 	srl  %o0, 0x10, %o0
a000eec8:	82 13 c0 00 	mov  %o7, %g1
a000eecc:	7f ff ff a1 	call  a000ed50 <AquantiaStatsReadCallback>
a000eed0:	9e 10 40 00 	mov  %g1, %o7

a000eed4 <AquantiaReadStatRegister.lto_priv.189>:
a000eed4:	9d e3 bf e0 	save  %sp, -32, %sp
a000eed8:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a000eedc:	86 10 20 01 	mov  1, %g3
a000eee0:	82 10 a3 f0 	or  %g2, 0x3f0, %g1
a000eee4:	f8 20 60 08 	st  %i4, [ %g1 + 8 ]
a000eee8:	f4 20 60 0c 	st  %i2, [ %g1 + 0xc ]
a000eeec:	c6 28 60 10 	stb  %g3, [ %g1 + 0x10 ]
a000eef0:	f2 20 a3 f0 	st  %i1, [ %g2 + 0x3f0 ]
a000eef4:	f6 20 60 04 	st  %i3, [ %g1 + 4 ]
a000eef8:	c8 08 60 11 	ldub  [ %g1 + 0x11 ], %g4
a000eefc:	d2 0e 60 08 	ldub  [ %i1 + 8 ], %o1
a000ef00:	80 a1 00 09 	cmp  %g4, %o1
a000ef04:	12 80 00 0b 	bne  a000ef30 <AquantiaReadStatRegister.lto_priv.189+0x5c>
a000ef08:	ba 10 00 01 	mov  %g1, %i5
a000ef0c:	d0 10 60 12 	lduh  [ %g1 + 0x12 ], %o0
a000ef10:	d4 16 60 04 	lduh  [ %i1 + 4 ], %o2
a000ef14:	80 a2 00 0a 	cmp  %o0, %o2
a000ef18:	32 80 00 07 	bne,a   a000ef34 <AquantiaReadStatRegister.lto_priv.189+0x60>
a000ef1c:	da 16 60 06 	lduh  [ %i1 + 6 ], %o5
a000ef20:	7f ff ff e0 	call  a000eea0 <AquantiaStatsReadCallbackBitField>
a000ef24:	d0 10 60 14 	lduh  [ %g1 + 0x14 ], %o0
a000ef28:	81 c7 e0 08 	ret 
a000ef2c:	91 e8 20 00 	restore  %g0, 0, %o0
a000ef30:	da 16 60 06 	lduh  [ %i1 + 6 ], %o5
a000ef34:	82 93 60 00 	orcc  %o5, 0, %g1
a000ef38:	12 80 00 12 	bne  a000ef80 <AquantiaReadStatRegister.lto_priv.189+0xac>
a000ef3c:	17 28 00 3b 	sethi  %hi(0xa000ec00), %o3
a000ef40:	da 16 60 04 	lduh  [ %i1 + 4 ], %o5
a000ef44:	c2 16 60 0a 	lduh  [ %i1 + 0xa ], %g1
a000ef48:	98 10 20 00 	clr  %o4
a000ef4c:	80 a2 60 05 	cmp  %o1, 5
a000ef50:	12 80 00 04 	bne  a000ef60 <AquantiaReadStatRegister.lto_priv.189+0x8c>
a000ef54:	9e 10 20 04 	mov  4, %o7
a000ef58:	98 10 20 03 	mov  3, %o4
a000ef5c:	9e 10 20 00 	clr  %o7
a000ef60:	83 28 60 10 	sll  %g1, 0x10, %g1
a000ef64:	31 28 00 3b 	sethi  %hi(0xa000ec00), %i0
a000ef68:	80 a0 60 00 	cmp  %g1, 0
a000ef6c:	12 80 00 0c 	bne  a000ef9c <AquantiaReadStatRegister.lto_priv.189+0xc8>
a000ef70:	96 16 22 a0 	or  %i0, 0x2a0, %o3
a000ef74:	35 28 00 3b 	sethi  %hi(0xa000ec00), %i2
a000ef78:	10 80 00 09 	b  a000ef9c <AquantiaReadStatRegister.lto_priv.189+0xc8>
a000ef7c:	96 16 a1 50 	or  %i2, 0x150, %o3	! a000ed50 <AquantiaStatsReadCallback>
a000ef80:	98 10 20 03 	mov  3, %o4
a000ef84:	9e 10 20 00 	clr  %o7
a000ef88:	80 a2 60 05 	cmp  %o1, 5
a000ef8c:	02 80 00 04 	be  a000ef9c <AquantiaReadStatRegister.lto_priv.189+0xc8>
a000ef90:	96 12 e1 50 	or  %o3, 0x150, %o3
a000ef94:	98 10 20 00 	clr  %o4
a000ef98:	9e 10 20 04 	mov  4, %o7
a000ef9c:	b7 2b 60 10 	sll  %o5, 0x10, %i3
a000efa0:	98 0b 20 03 	and  %o4, 3, %o4
a000efa4:	90 0b e0 04 	and  %o7, 4, %o0
a000efa8:	7f ff ca 27 	call  a0001844 <MdioIndirectReadASync>
a000efac:	95 36 e0 10 	srl  %i3, 0x10, %o2
a000efb0:	c2 0e 60 08 	ldub  [ %i1 + 8 ], %g1
a000efb4:	c2 2f 60 11 	stb  %g1, [ %i5 + 0x11 ]
a000efb8:	c2 16 60 04 	lduh  [ %i1 + 4 ], %g1
a000efbc:	c2 37 60 12 	sth  %g1, [ %i5 + 0x12 ]
a000efc0:	b0 10 20 00 	clr  %i0
a000efc4:	81 c7 e0 08 	ret 
a000efc8:	81 e8 00 00 	restore 

a000efcc <AquantiaSaveStats>:
a000efcc:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a000efd0:	c6 00 a3 f0 	ld  [ %g2 + 0x3f0 ], %g3	! a10033f0 <statsCallbacks.lto_priv.191>
a000efd4:	c8 08 c0 00 	ldub  [ %g3 ], %g4
a000efd8:	80 89 20 01 	btst  1, %g4
a000efdc:	02 80 00 04 	be  a000efec <AquantiaSaveStats+0x20>
a000efe0:	82 10 a3 f0 	or  %g2, 0x3f0, %g1
a000efe4:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
a000efe8:	90 00 80 08 	add  %g2, %o0, %o0
a000efec:	81 c3 e0 08 	retl 
a000eff0:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]

a000eff4 <AquantiaMonitorTemperature>:
a000eff4:	9d e3 bf e0 	save  %sp, -32, %sp
a000eff8:	07 28 40 0d 	sethi  %hi(0xa1003400), %g3
a000effc:	84 10 e0 08 	or  %g3, 8, %g2	! a1003408 <aquantiaStatContext.lto_priv.483>
a000f000:	c8 08 a0 01 	ldub  [ %g2 + 1 ], %g4
a000f004:	b1 36 20 08 	srl  %i0, 8, %i0
a000f008:	83 2e 20 10 	sll  %i0, 0x10, %g1
a000f00c:	83 30 60 10 	srl  %g1, 0x10, %g1
a000f010:	80 a0 40 04 	cmp  %g1, %g4
a000f014:	0a 80 00 14 	bcs  a000f064 <AquantiaMonitorTemperature+0x70>
a000f018:	ba 10 00 18 	mov  %i0, %i5
a000f01c:	7f ff e4 ea 	call  a00083c4 <AquantiaInNomalOperation>
a000f020:	01 00 00 00 	nop 
a000f024:	80 a2 20 00 	cmp  %o0, 0
a000f028:	22 80 00 1c 	be,a   a000f098 <AquantiaMonitorTemperature+0xa4>
a000f02c:	93 2f 60 10 	sll  %i5, 0x10, %o1
a000f030:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a000f034:	92 10 20 01 	mov  1, %o1
a000f038:	94 10 63 ff 	or  %g1, 0x3ff, %o2
a000f03c:	90 10 20 24 	mov  0x24, %o0
a000f040:	7f ff d6 31 	call  a0004904 <ILOG_istatus>
a000f044:	94 0e 00 0a 	and  %i0, %o2, %o2
a000f048:	92 10 20 01 	mov  1, %o1
a000f04c:	7f ff e9 c2 	call  a0009754 <LED_SetLedState>
a000f050:	90 10 20 01 	mov  1, %o0
a000f054:	40 00 16 41 	call  a0014958 <killSystem>
a000f058:	01 00 00 00 	nop 
a000f05c:	10 80 00 0f 	b  a000f098 <AquantiaMonitorTemperature+0xa4>
a000f060:	93 2f 60 10 	sll  %i5, 0x10, %o1
a000f064:	d0 08 e0 08 	ldub  [ %g3 + 8 ], %o0
a000f068:	80 a0 40 08 	cmp  %g1, %o0
a000f06c:	1a 80 00 08 	bcc  a000f08c <AquantiaMonitorTemperature+0x98>
a000f070:	92 10 20 01 	mov  1, %o1
a000f074:	c2 08 a0 08 	ldub  [ %g2 + 8 ], %g1
a000f078:	80 a0 60 00 	cmp  %g1, 0
a000f07c:	12 80 00 04 	bne  a000f08c <AquantiaMonitorTemperature+0x98>
a000f080:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f084:	fa 10 63 fe 	lduh  [ %g1 + 0x3fe ], %i5	! a10033fe <statsCallbacks.lto_priv.191+0xe>
a000f088:	92 10 20 00 	clr  %o1
a000f08c:	7f ff e9 b2 	call  a0009754 <LED_SetLedState>
a000f090:	90 10 20 05 	mov  5, %o0
a000f094:	93 2f 60 10 	sll  %i5, 0x10, %o1
a000f098:	b1 32 60 10 	srl  %o1, 0x10, %i0
a000f09c:	81 c7 e0 08 	ret 
a000f0a0:	81 e8 00 00 	restore 

a000f0a4 <MDIOD_AquantiaStopStats8Handler.lto_priv.507>:
a000f0a4:	13 28 00 3c 	sethi  %hi(0xa000f000), %o1
a000f0a8:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
a000f0ac:	92 12 60 c0 	or  %o1, 0xc0, %o1
a000f0b0:	90 12 21 7c 	or  %o0, 0x17c, %o0
a000f0b4:	82 13 c0 00 	mov  %o7, %g1
a000f0b8:	7f ff f8 ec 	call  a000d468 <STATSMON_StatgroupDisable>
a000f0bc:	9e 10 40 00 	mov  %g1, %o7

a000f0c0 <MDIOD_AquantiaStopStats16Handler>:
a000f0c0:	13 28 00 3c 	sethi  %hi(0xa000f000), %o1
a000f0c4:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
a000f0c8:	92 12 60 dc 	or  %o1, 0xdc, %o1
a000f0cc:	90 12 21 94 	or  %o0, 0x194, %o0
a000f0d0:	82 13 c0 00 	mov  %o7, %g1
a000f0d4:	7f ff f8 e5 	call  a000d468 <STATSMON_StatgroupDisable>
a000f0d8:	9e 10 40 00 	mov  %g1, %o7

a000f0dc <MDIOD_AquantiaStopStatsFinished.lto_priv.517>:
a000f0dc:	9d e3 bf e0 	save  %sp, -32, %sp
a000f0e0:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a000f0e4:	82 10 60 08 	or  %g1, 8, %g1	! a1003408 <aquantiaStatContext.lto_priv.483>
a000f0e8:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a000f0ec:	80 a0 a0 00 	cmp  %g2, 0
a000f0f0:	32 80 00 05 	bne,a   a000f104 <MDIOD_AquantiaStopStatsFinished.lto_priv.517+0x28>
a000f0f4:	c0 20 60 04 	clr  [ %g1 + 4 ]
a000f0f8:	11 3e 0c 3c 	sethi  %hi(0xf830f000), %o0
a000f0fc:	7f ff f7 a5 	call  a000cf90 <_iassert>
a000f100:	90 12 23 07 	or  %o0, 0x307, %o0	! f830f307 <curr_flash_pos+0x378b28df>
a000f104:	9f c0 80 00 	call  %g2
a000f108:	c0 28 60 08 	clrb  [ %g1 + 8 ]
a000f10c:	81 c7 e0 08 	ret 
a000f110:	81 e8 00 00 	restore 

a000f114 <i2cConfigBlocking.isra.0.part.1.lto_priv.901>:
a000f114:	9d e3 bf e0 	save  %sp, -32, %sp
a000f118:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f11c:	84 10 62 dc 	or  %g1, 0x2dc, %g2	! a10032dc <i2cContext>
a000f120:	c2 00 62 dc 	ld  [ %g1 + 0x2dc ], %g1
a000f124:	d6 08 a0 0c 	ldub  [ %g2 + 0xc ], %o3
a000f128:	d4 08 40 00 	ldub  [ %g1 ], %o2
a000f12c:	11 3e c4 04 	sethi  %hi(0xfb101000), %o0
a000f130:	92 10 24 87 	mov  0x487, %o1
a000f134:	7f ff f7 97 	call  a000cf90 <_iassert>
a000f138:	90 12 22 07 	or  %o0, 0x207, %o0
a000f13c:	01 00 00 00 	nop 

a000f140 <MDIOD_setPhySpeed>:
a000f140:	9d e3 bf e0 	save  %sp, -32, %sp
a000f144:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a000f148:	b8 17 23 60 	or  %i4, 0x360, %i4	! a1003360 <phyContext.lto_priv.509>
a000f14c:	7f ff c8 6b 	call  a00012f8 <TIMING_TimerStop>
a000f150:	d0 07 20 1c 	ld  [ %i4 + 0x1c ], %o0
a000f154:	c0 2f 20 31 	clrb  [ %i4 + 0x31 ]
a000f158:	80 a6 20 02 	cmp  %i0, 2
a000f15c:	12 80 00 0a 	bne  a000f184 <MDIOD_setPhySpeed+0x44>
a000f160:	ba 10 00 1c 	mov  %i4, %i5
a000f164:	c4 07 20 24 	ld  [ %i4 + 0x24 ], %g2
a000f168:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a000f16c:	80 88 80 01 	btst  %g2, %g1
a000f170:	32 80 00 06 	bne,a   a000f188 <MDIOD_setPhySpeed+0x48>
a000f174:	c2 07 60 24 	ld  [ %i5 + 0x24 ], %g1
a000f178:	17 3e 09 8c 	sethi  %hi(0xf8263000), %o3
a000f17c:	7f ff f7 85 	call  a000cf90 <_iassert>
a000f180:	90 12 e0 07 	or  %o3, 7, %o0	! f8263007 <curr_flash_pos+0x378065df>
a000f184:	c2 07 60 24 	ld  [ %i5 + 0x24 ], %g1
a000f188:	83 30 60 19 	srl  %g1, 0x19, %g1
a000f18c:	86 08 60 02 	and  %g1, 2, %g3
a000f190:	c2 0f 60 25 	ldub  [ %i5 + 0x25 ], %g1
a000f194:	82 08 7f fd 	and  %g1, -3, %g1
a000f198:	82 10 40 03 	or  %g1, %g3, %g1
a000f19c:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a000f1a0:	82 08 7f fb 	and  %g1, -5, %g1
a000f1a4:	c8 07 60 24 	ld  [ %i5 + 0x24 ], %g4
a000f1a8:	91 31 20 19 	srl  %g4, 0x19, %o0
a000f1ac:	92 0a 20 04 	and  %o0, 4, %o1
a000f1b0:	82 10 40 09 	or  %g1, %o1, %g1
a000f1b4:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a000f1b8:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000f1bc:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000f1c0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a000f1c4:	83 30 60 08 	srl  %g1, 8, %g1
a000f1c8:	80 88 60 1f 	btst  0x1f, %g1
a000f1cc:	12 80 00 0c 	bne  a000f1fc <MDIOD_setPhySpeed+0xbc>
a000f1d0:	80 a6 20 01 	cmp  %i0, 1
a000f1d4:	18 80 00 03 	bgu  a000f1e0 <MDIOD_setPhySpeed+0xa0>
a000f1d8:	82 10 20 01 	mov  1, %g1
a000f1dc:	82 10 20 00 	clr  %g1
a000f1e0:	80 88 60 ff 	btst  0xff, %g1
a000f1e4:	02 80 00 07 	be  a000f200 <MDIOD_setPhySpeed+0xc0>
a000f1e8:	15 3e 49 8b 	sethi  %hi(0xf9262c00), %o2
a000f1ec:	c2 0f 60 25 	ldub  [ %i5 + 0x25 ], %g1
a000f1f0:	82 08 7f fd 	and  %g1, -3, %g1
a000f1f4:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a000f1f8:	b0 10 20 01 	mov  1, %i0
a000f1fc:	15 3e 49 8b 	sethi  %hi(0xf9262c00), %o2
a000f200:	92 10 00 18 	mov  %i0, %o1
a000f204:	7f ff c6 70 	call  a0000bc4 <_ilog>
a000f208:	90 12 a3 02 	or  %o2, 0x302, %o0
a000f20c:	80 a6 20 01 	cmp  %i0, 1
a000f210:	02 80 00 0c 	be  a000f240 <MDIOD_setPhySpeed+0x100>
a000f214:	c0 27 60 10 	clr  [ %i5 + 0x10 ]
a000f218:	80 a6 20 01 	cmp  %i0, 1
a000f21c:	0a 80 00 06 	bcs  a000f234 <MDIOD_setPhySpeed+0xf4>
a000f220:	80 a6 20 02 	cmp  %i0, 2
a000f224:	02 80 00 0a 	be  a000f24c <MDIOD_setPhySpeed+0x10c>
a000f228:	01 00 00 00 	nop 
a000f22c:	81 c7 e0 08 	ret 
a000f230:	81 e8 00 00 	restore 
a000f234:	c2 0f 60 25 	ldub  [ %i5 + 0x25 ], %g1
a000f238:	82 08 7f fb 	and  %g1, -5, %g1
a000f23c:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a000f240:	c2 0f 60 25 	ldub  [ %i5 + 0x25 ], %g1
a000f244:	82 08 7f fd 	and  %g1, -3, %g1
a000f248:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a000f24c:	40 00 00 ad 	call  a000f500 <phyAdvertise10_100FullDuplexCapability>
a000f250:	81 e8 00 00 	restore 

a000f254 <phyMgrReset>:
a000f254:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a000f258:	c6 00 a3 60 	ld  [ %g2 + 0x360 ], %g3	! a1003360 <phyContext.lto_priv.509>
a000f25c:	82 10 a3 60 	or  %g2, 0x360, %g1
a000f260:	80 a0 e0 00 	cmp  %g3, 0
a000f264:	12 80 00 06 	bne  a000f27c <phyMgrReset+0x28>
a000f268:	88 10 00 01 	mov  %g1, %g4
a000f26c:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a000f270:	80 a2 20 00 	cmp  %o0, 0
a000f274:	02 80 00 05 	be  a000f288 <phyMgrReset+0x34>
a000f278:	15 28 00 3c 	sethi  %hi(0xa000f000), %o2
a000f27c:	82 10 20 01 	mov  1, %g1
a000f280:	81 c3 e0 08 	retl 
a000f284:	c2 29 20 32 	stb  %g1, [ %g4 + 0x32 ]
a000f288:	c0 28 60 32 	clrb  [ %g1 + 0x32 ]
a000f28c:	94 12 a2 a4 	or  %o2, 0x2a4, %o2
a000f290:	13 00 00 20 	sethi  %hi(0x8000), %o1
a000f294:	90 10 20 00 	clr  %o0
a000f298:	82 13 c0 00 	mov  %o7, %g1
a000f29c:	7f ff ca 85 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f2a0:	9e 10 40 00 	mov  %g1, %o7

a000f2a4 <phyMgrReset1>:
a000f2a4:	13 28 00 3c 	sethi  %hi(0xa000f000), %o1
a000f2a8:	90 10 20 00 	clr  %o0
a000f2ac:	92 12 62 bc 	or  %o1, 0x2bc, %o1
a000f2b0:	82 13 c0 00 	mov  %o7, %g1
a000f2b4:	7f ff ca 4d 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f2b8:	9e 10 40 00 	mov  %g1, %o7

a000f2bc <phyCheckForResetClear>:
a000f2bc:	91 2a 20 10 	sll  %o0, 0x10, %o0
a000f2c0:	80 a2 20 00 	cmp  %o0, 0
a000f2c4:	16 80 00 08 	bge  a000f2e4 <phyCheckForResetClear+0x28>
a000f2c8:	15 28 00 3c 	sethi  %hi(0xa000f000), %o2
a000f2cc:	13 28 00 3c 	sethi  %hi(0xa000f000), %o1
a000f2d0:	90 10 20 00 	clr  %o0
a000f2d4:	92 12 62 bc 	or  %o1, 0x2bc, %o1
a000f2d8:	82 13 c0 00 	mov  %o7, %g1
a000f2dc:	7f ff ca 43 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f2e0:	9e 10 40 00 	mov  %g1, %o7
a000f2e4:	92 10 21 40 	mov  0x140, %o1
a000f2e8:	94 12 a2 fc 	or  %o2, 0x2fc, %o2
a000f2ec:	90 10 20 00 	clr  %o0
a000f2f0:	82 13 c0 00 	mov  %o7, %g1
a000f2f4:	7f ff ca 6f 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f2f8:	9e 10 40 00 	mov  %g1, %o7

a000f2fc <phyCtrlSetup1>:
a000f2fc:	13 28 00 3c 	sethi  %hi(0xa000f000), %o1
a000f300:	90 10 20 01 	mov  1, %o0
a000f304:	92 12 63 14 	or  %o1, 0x314, %o1
a000f308:	82 13 c0 00 	mov  %o7, %g1
a000f30c:	7f ff ca 37 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f310:	9e 10 40 00 	mov  %g1, %o7

a000f314 <phyStatusCheckCapabilities>:
a000f314:	9d e3 bf e0 	save  %sp, -32, %sp
a000f318:	07 28 40 0c 	sethi  %hi(0xa1003000), %g3
a000f31c:	92 10 e3 60 	or  %g3, 0x360, %o1	! a1003360 <phyContext.lto_priv.509>
a000f320:	c8 0a 60 24 	ldub  [ %o1 + 0x24 ], %g4
a000f324:	90 09 3f fd 	and  %g4, -3, %o0
a000f328:	84 0e 20 01 	and  %i0, 1, %g2
a000f32c:	83 28 a0 01 	sll  %g2, 1, %g1
a000f330:	94 12 00 01 	or  %o0, %g1, %o2
a000f334:	d4 2a 60 24 	stb  %o2, [ %o1 + 0x24 ]
a000f338:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a000f33c:	d6 02 60 24 	ld  [ %o1 + 0x24 ], %o3
a000f340:	19 3e 09 80 	sethi  %hi(0xf8260000), %o4
a000f344:	80 8a c0 01 	btst  %o3, %g1
a000f348:	02 80 00 12 	be  a000f390 <phyStatusCheckCapabilities+0x7c>
a000f34c:	90 13 23 07 	or  %o4, 0x307, %o0
a000f350:	83 36 20 0e 	srl  %i0, 0xe, %g1
a000f354:	9e 0a bf f6 	and  %o2, -10, %o7
a000f358:	82 08 60 01 	and  %g1, 1, %g1
a000f35c:	bb 36 20 03 	srl  %i0, 3, %i5
a000f360:	9b 28 60 03 	sll  %g1, 3, %o5
a000f364:	b2 0f 60 01 	and  %i5, 1, %i1
a000f368:	86 13 c0 0d 	or  %o7, %o5, %g3
a000f36c:	84 10 c0 19 	or  %g3, %i1, %g2
a000f370:	c4 2a 60 24 	stb  %g2, [ %o1 + 0x24 ]
a000f374:	11 00 40 00 	sethi  %hi(0x1000000), %o0
a000f378:	c8 02 60 24 	ld  [ %o1 + 0x24 ], %g4
a000f37c:	80 89 00 08 	btst  %g4, %o0
a000f380:	12 80 00 06 	bne  a000f398 <phyStatusCheckCapabilities+0x84>
a000f384:	95 28 60 02 	sll  %g1, 2, %o2
a000f388:	17 3e 09 81 	sethi  %hi(0xf8260400), %o3
a000f38c:	90 12 e0 07 	or  %o3, 7, %o0	! f8260407 <curr_flash_pos+0x378039df>
a000f390:	7f ff f7 00 	call  a000cf90 <_iassert>
a000f394:	01 00 00 00 	nop 
a000f398:	c2 0a 60 25 	ldub  [ %o1 + 0x25 ], %g1
a000f39c:	82 08 7f fa 	and  %g1, -6, %g1
a000f3a0:	82 10 40 0a 	or  %g1, %o2, %g1
a000f3a4:	82 16 40 01 	or  %i1, %g1, %g1
a000f3a8:	c2 2a 60 25 	stb  %g1, [ %o1 + 0x25 ]
a000f3ac:	80 8e 21 00 	btst  0x100, %i0
a000f3b0:	13 3e 09 81 	sethi  %hi(0xf8260400), %o1
a000f3b4:	02 bf ff f7 	be  a000f390 <phyStatusCheckCapabilities+0x7c>
a000f3b8:	90 12 61 07 	or  %o1, 0x107, %o0	! f8260507 <curr_flash_pos+0x37803adf>
a000f3bc:	31 28 00 3c 	sethi  %hi(0xa000f000), %i0
a000f3c0:	b2 16 23 cc 	or  %i0, 0x3cc, %i1	! a000f3cc <phyExtendedStatusCheckCapabilities>
a000f3c4:	7f ff ca 09 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f3c8:	91 e8 20 0f 	restore  %g0, 0xf, %o0

a000f3cc <phyExtendedStatusCheckCapabilities>:
a000f3cc:	9d e3 bf e0 	save  %sp, -32, %sp
a000f3d0:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f3d4:	82 10 63 60 	or  %g1, 0x360, %g1	! a1003360 <phyContext.lto_priv.509>
a000f3d8:	c4 08 60 24 	ldub  [ %g1 + 0x24 ], %g2
a000f3dc:	b1 36 20 0d 	srl  %i0, 0xd, %i0
a000f3e0:	90 08 bf fb 	and  %g2, -5, %o0
a000f3e4:	88 0e 20 01 	and  %i0, 1, %g4
a000f3e8:	87 29 20 02 	sll  %g4, 2, %g3
a000f3ec:	92 12 00 03 	or  %o0, %g3, %o1
a000f3f0:	d2 28 60 24 	stb  %o1, [ %g1 + 0x24 ]
a000f3f4:	17 01 00 00 	sethi  %hi(0x4000000), %o3
a000f3f8:	d4 00 60 24 	ld  [ %g1 + 0x24 ], %o2
a000f3fc:	80 8a 80 0b 	btst  %o2, %o3
a000f400:	32 80 00 05 	bne,a   a000f414 <phyExtendedStatusCheckCapabilities+0x48>
a000f404:	da 08 60 25 	ldub  [ %g1 + 0x25 ], %o5
a000f408:	09 3e 09 81 	sethi  %hi(0xf8260400), %g4
a000f40c:	7f ff f6 e1 	call  a000cf90 <_iassert>
a000f410:	90 11 22 07 	or  %g4, 0x207, %o0	! f8260607 <curr_flash_pos+0x37803bdf>
a000f414:	31 28 00 3d 	sethi  %hi(0xa000f400), %i0
a000f418:	99 29 20 01 	sll  %g4, 1, %o4
a000f41c:	9e 0b 7f fd 	and  %o5, -3, %o7
a000f420:	b2 13 c0 0c 	or  %o7, %o4, %i1
a000f424:	f2 28 60 25 	stb  %i1, [ %g1 + 0x25 ]
a000f428:	b2 16 20 34 	or  %i0, 0x34, %i1
a000f42c:	7f ff c9 ef 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f430:	91 e8 20 02 	restore  %g0, 2, %o0

a000f434 <phyReadId1>:
a000f434:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f438:	13 28 00 3d 	sethi  %hi(0xa000f400), %o1
a000f43c:	d0 30 63 8c 	sth  %o0, [ %g1 + 0x38c ]
a000f440:	92 12 60 54 	or  %o1, 0x54, %o1
a000f444:	90 10 20 03 	mov  3, %o0
a000f448:	82 13 c0 00 	mov  %o7, %g1
a000f44c:	7f ff c9 e7 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f450:	9e 10 40 00 	mov  %g1, %o7

a000f454 <phyReadId2>:
a000f454:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f458:	82 10 63 60 	or  %g1, 0x360, %g1	! a1003360 <phyContext.lto_priv.509>
a000f45c:	d0 30 60 2e 	sth  %o0, [ %g1 + 0x2e ]
a000f460:	c2 10 60 2c 	lduh  [ %g1 + 0x2c ], %g1
a000f464:	80 a0 60 1c 	cmp  %g1, 0x1c
a000f468:	12 80 00 0d 	bne  a000f49c <phyReadId2+0x48>
a000f46c:	90 0a 3f f0 	and  %o0, -16, %o0
a000f470:	03 00 00 32 	sethi  %hi(0xc800), %g1
a000f474:	82 10 61 10 	or  %g1, 0x110, %g1	! c910 <__pgmbb_size+0x17cc>
a000f478:	80 a2 00 01 	cmp  %o0, %g1
a000f47c:	12 80 00 08 	bne  a000f49c <phyReadId2+0x48>
a000f480:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f484:	92 10 20 05 	mov  5, %o1
a000f488:	94 12 a2 94 	or  %o2, 0x294, %o2
a000f48c:	90 10 20 1f 	mov  0x1f, %o0
a000f490:	82 13 c0 00 	mov  %o7, %g1
a000f494:	7f ff ca 07 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f498:	9e 10 40 00 	mov  %g1, %o7
a000f49c:	82 13 c0 00 	mov  %o7, %g1
a000f4a0:	40 00 00 b6 	call  a000f778 <phyDisableEee0>
a000f4a4:	9e 10 40 00 	mov  %g1, %o7

a000f4a8 <phyDisableEee1>:
a000f4a8:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f4ac:	92 10 20 3c 	mov  0x3c, %o1
a000f4b0:	94 12 a0 c4 	or  %o2, 0xc4, %o2
a000f4b4:	90 10 20 0e 	mov  0xe, %o0
a000f4b8:	82 13 c0 00 	mov  %o7, %g1
a000f4bc:	7f ff c9 fd 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f4c0:	9e 10 40 00 	mov  %g1, %o7

a000f4c4 <phyDisableEee2>:
a000f4c4:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f4c8:	13 00 00 10 	sethi  %hi(0x4000), %o1
a000f4cc:	94 12 a0 e4 	or  %o2, 0xe4, %o2
a000f4d0:	92 12 60 07 	or  %o1, 7, %o1
a000f4d4:	90 10 20 0d 	mov  0xd, %o0
a000f4d8:	82 13 c0 00 	mov  %o7, %g1
a000f4dc:	7f ff c9 f5 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f4e0:	9e 10 40 00 	mov  %g1, %o7

a000f4e4 <phyDisableEee3>:
a000f4e4:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f4e8:	92 10 20 00 	clr  %o1
a000f4ec:	94 12 a1 00 	or  %o2, 0x100, %o2
a000f4f0:	90 10 20 0e 	mov  0xe, %o0
a000f4f4:	82 13 c0 00 	mov  %o7, %g1
a000f4f8:	7f ff c9 ee 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f4fc:	9e 10 40 00 	mov  %g1, %o7

a000f500 <phyAdvertise10_100FullDuplexCapability>:
a000f500:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f504:	c2 00 63 84 	ld  [ %g1 + 0x384 ], %g1	! a1003384 <phyContext.lto_priv.509+0x24>
a000f508:	05 00 03 00 	sethi  %hi(0xc0000), %g2
a000f50c:	07 00 02 00 	sethi  %hi(0x80000), %g3
a000f510:	82 08 40 02 	and  %g1, %g2, %g1
a000f514:	80 a0 40 03 	cmp  %g1, %g3
a000f518:	02 80 00 0b 	be  a000f544 <phyAdvertise10_100FullDuplexCapability+0x44>
a000f51c:	94 10 24 41 	mov  0x441, %o2
a000f520:	80 a0 40 02 	cmp  %g1, %g2
a000f524:	02 80 00 08 	be  a000f544 <phyAdvertise10_100FullDuplexCapability+0x44>
a000f528:	94 10 25 41 	mov  0x541, %o2
a000f52c:	09 00 01 00 	sethi  %hi(0x40000), %g4
a000f530:	82 18 40 04 	xor  %g1, %g4, %g1
a000f534:	80 a0 00 01 	cmp  %g0, %g1
a000f538:	92 60 20 00 	subx  %g0, 0, %o1
a000f53c:	90 0a 7a ff 	and  %o1, -1281, %o0
a000f540:	94 02 25 01 	add  %o0, 0x501, %o2
a000f544:	85 2a a0 10 	sll  %o2, 0x10, %g2
a000f548:	07 28 00 3d 	sethi  %hi(0xa000f400), %g3
a000f54c:	93 30 a0 10 	srl  %g2, 0x10, %o1
a000f550:	94 10 e1 64 	or  %g3, 0x164, %o2
a000f554:	90 10 20 04 	mov  4, %o0
a000f558:	82 13 c0 00 	mov  %o7, %g1
a000f55c:	7f ff c9 d5 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f560:	9e 10 40 00 	mov  %g1, %o7

a000f564 <phyAdvertise1000FullDuplexCapability>:
a000f564:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a000f568:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a000f56c:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a000f570:	83 30 60 08 	srl  %g1, 8, %g1
a000f574:	80 88 60 1f 	btst  0x1f, %g1
a000f578:	02 80 00 07 	be  a000f594 <phyAdvertise1000FullDuplexCapability+0x30>
a000f57c:	88 10 20 00 	clr  %g4
a000f580:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f584:	d2 00 63 84 	ld  [ %g1 + 0x384 ], %o1	! a1003384 <phyContext.lto_priv.509+0x24>
a000f588:	85 32 60 11 	srl  %o1, 0x11, %g2
a000f58c:	86 08 a0 01 	and  %g2, 1, %g3
a000f590:	89 28 e0 09 	sll  %g3, 9, %g4
a000f594:	91 29 20 10 	sll  %g4, 0x10, %o0
a000f598:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f59c:	93 32 20 10 	srl  %o0, 0x10, %o1
a000f5a0:	94 12 a2 28 	or  %o2, 0x228, %o2
a000f5a4:	90 10 20 09 	mov  9, %o0
a000f5a8:	82 13 c0 00 	mov  %o7, %g1
a000f5ac:	7f ff c9 c1 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f5b0:	9e 10 40 00 	mov  %g1, %o7

a000f5b4 <phyWriteFinalControlSetting>:
a000f5b4:	9d e3 bf e0 	save  %sp, -32, %sp
a000f5b8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f5bc:	c4 00 63 84 	ld  [ %g1 + 0x384 ], %g2	! a1003384 <phyContext.lto_priv.509+0x24>
a000f5c0:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a000f5c4:	80 88 80 01 	btst  %g2, %g1
a000f5c8:	02 80 00 07 	be  a000f5e4 <phyWriteFinalControlSetting+0x30>
a000f5cc:	35 28 00 3d 	sethi  %hi(0xa000f400), %i2
a000f5d0:	33 00 00 04 	sethi  %hi(0x1000), %i1
a000f5d4:	b4 16 a1 f4 	or  %i2, 0x1f4, %i2
a000f5d8:	b2 16 63 40 	or  %i1, 0x340, %i1
a000f5dc:	7f ff c9 b5 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f5e0:	91 e8 20 00 	restore  %g0, 0, %o0
a000f5e4:	11 3e 09 81 	sethi  %hi(0xf8260400), %o0
a000f5e8:	7f ff f6 6a 	call  a000cf90 <_iassert>
a000f5ec:	90 12 23 07 	or  %o0, 0x307, %o0	! f8260707 <curr_flash_pos+0x37803cdf>
a000f5f0:	01 00 00 00 	nop 

a000f5f4 <phyResetDone>:
a000f5f4:	9d e3 bf e0 	save  %sp, -32, %sp
a000f5f8:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000f5fc:	b0 17 63 60 	or  %i5, 0x360, %i0	! a1003360 <phyContext.lto_priv.509>
a000f600:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
a000f604:	80 a0 60 00 	cmp  %g1, 0
a000f608:	22 80 00 06 	be,a   a000f620 <phyResetDone+0x2c>
a000f60c:	f0 06 20 1c 	ld  [ %i0 + 0x1c ], %i0
a000f610:	9f c0 40 00 	call  %g1
a000f614:	01 00 00 00 	nop 
a000f618:	c0 26 20 10 	clr  [ %i0 + 0x10 ]
a000f61c:	f0 06 20 1c 	ld  [ %i0 + 0x1c ], %i0
a000f620:	7f ff c7 28 	call  a00012c0 <TIMING_TimerStart>
a000f624:	81 e8 00 00 	restore 

a000f628 <phyCtrlRead>:
a000f628:	13 28 00 3d 	sethi  %hi(0xa000f400), %o1
a000f62c:	90 10 20 10 	mov  0x10, %o0
a000f630:	92 12 62 40 	or  %o1, 0x240, %o1
a000f634:	82 13 c0 00 	mov  %o7, %g1
a000f638:	7f ff c9 6c 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a000f63c:	9e 10 40 00 	mov  %g1, %o7

a000f640 <phyCtrlDisableClk125>:
a000f640:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f644:	92 12 20 10 	or  %o0, 0x10, %o1
a000f648:	94 12 a2 78 	or  %o2, 0x278, %o2
a000f64c:	90 10 20 10 	mov  0x10, %o0
a000f650:	82 13 c0 00 	mov  %o7, %g1
a000f654:	7f ff c9 97 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f658:	9e 10 40 00 	mov  %g1, %o7

a000f65c <phyCtrlEnableClk125.lto_priv.711>:
a000f65c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f660:	d4 00 63 68 	ld  [ %g1 + 0x368 ], %o2	! a1003368 <phyContext.lto_priv.509+0x8>
a000f664:	92 0a 3f ef 	and  %o0, -17, %o1
a000f668:	90 10 20 10 	mov  0x10, %o0
a000f66c:	82 13 c0 00 	mov  %o7, %g1
a000f670:	7f ff c9 90 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f674:	9e 10 40 00 	mov  %g1, %o7

a000f678 <phyDisableInterrupts>:
a000f678:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f67c:	92 10 20 00 	clr  %o1
a000f680:	94 12 a1 b4 	or  %o2, 0x1b4, %o2
a000f684:	90 10 20 12 	mov  0x12, %o0
a000f688:	82 13 c0 00 	mov  %o7, %g1
a000f68c:	7f ff c9 89 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f690:	9e 10 40 00 	mov  %g1, %o7

a000f694 <phyConfigureRealtekDisableEEE0>:
a000f694:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f698:	13 00 00 22 	sethi  %hi(0x8800), %o1
a000f69c:	94 12 a2 b4 	or  %o2, 0x2b4, %o2
a000f6a0:	92 12 63 82 	or  %o1, 0x382, %o1
a000f6a4:	90 10 20 05 	mov  5, %o0
a000f6a8:	82 13 c0 00 	mov  %o7, %g1
a000f6ac:	7f ff c9 81 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f6b0:	9e 10 40 00 	mov  %g1, %o7

a000f6b4 <phyConfigureRealtekDisableEEE1>:
a000f6b4:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f6b8:	92 10 25 2b 	mov  0x52b, %o1
a000f6bc:	94 12 a2 d0 	or  %o2, 0x2d0, %o2
a000f6c0:	90 10 20 06 	mov  6, %o0
a000f6c4:	82 13 c0 00 	mov  %o7, %g1
a000f6c8:	7f ff c9 7a 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f6cc:	9e 10 40 00 	mov  %g1, %o7

a000f6d0 <phyConfigureRealtekDisableEEE2>:
a000f6d0:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f6d4:	92 10 20 00 	clr  %o1
a000f6d8:	94 12 a2 ec 	or  %o2, 0x2ec, %o2
a000f6dc:	90 10 20 1f 	mov  0x1f, %o0
a000f6e0:	82 13 c0 00 	mov  %o7, %g1
a000f6e4:	7f ff c9 73 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f6e8:	9e 10 40 00 	mov  %g1, %o7

a000f6ec <phyConfigureRealtekDisableEEE3>:
a000f6ec:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f6f0:	92 10 20 07 	mov  7, %o1
a000f6f4:	94 12 a3 08 	or  %o2, 0x308, %o2
a000f6f8:	90 10 20 1f 	mov  0x1f, %o0
a000f6fc:	82 13 c0 00 	mov  %o7, %g1
a000f700:	7f ff c9 6c 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f704:	9e 10 40 00 	mov  %g1, %o7

a000f708 <phyConfigureRealtekLeds1>:
a000f708:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f70c:	92 10 20 2c 	mov  0x2c, %o1
a000f710:	94 12 a3 24 	or  %o2, 0x324, %o2
a000f714:	90 10 20 1e 	mov  0x1e, %o0
a000f718:	82 13 c0 00 	mov  %o7, %g1
a000f71c:	7f ff c9 65 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f720:	9e 10 40 00 	mov  %g1, %o7

a000f724 <phyConfigureRealtekLeds2>:
a000f724:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f728:	92 10 20 10 	mov  0x10, %o1
a000f72c:	94 12 a3 40 	or  %o2, 0x340, %o2
a000f730:	90 10 20 1a 	mov  0x1a, %o0
a000f734:	82 13 c0 00 	mov  %o7, %g1
a000f738:	7f ff c9 5e 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f73c:	9e 10 40 00 	mov  %g1, %o7

a000f740 <phyConfigureRealtekLeds3>:
a000f740:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f744:	92 10 25 30 	mov  0x530, %o1
a000f748:	94 12 a3 5c 	or  %o2, 0x35c, %o2
a000f74c:	90 10 20 1c 	mov  0x1c, %o0
a000f750:	82 13 c0 00 	mov  %o7, %g1
a000f754:	7f ff c9 57 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f758:	9e 10 40 00 	mov  %g1, %o7

a000f75c <phyConfigureRealtekLeds4>:
a000f75c:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f760:	92 10 20 00 	clr  %o1
a000f764:	94 12 a3 78 	or  %o2, 0x378, %o2
a000f768:	90 10 20 1f 	mov  0x1f, %o0
a000f76c:	82 13 c0 00 	mov  %o7, %g1
a000f770:	7f ff c9 50 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f774:	9e 10 40 00 	mov  %g1, %o7

a000f778 <phyDisableEee0>:
a000f778:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f77c:	c4 00 63 84 	ld  [ %g1 + 0x384 ], %g2	! a1003384 <phyContext.lto_priv.509+0x24>
a000f780:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a000f784:	80 88 80 01 	btst  %g2, %g1
a000f788:	02 80 00 08 	be  a000f7a8 <phyDisableEee0+0x30>
a000f78c:	15 28 00 3d 	sethi  %hi(0xa000f400), %o2
a000f790:	92 10 20 07 	mov  7, %o1
a000f794:	94 12 a0 a8 	or  %o2, 0xa8, %o2
a000f798:	90 10 20 0d 	mov  0xd, %o0
a000f79c:	82 13 c0 00 	mov  %o7, %g1
a000f7a0:	7f ff c9 44 	call  a0001cb0 <MDIOD_phyRegWrite>
a000f7a4:	9e 10 40 00 	mov  %g1, %o7
a000f7a8:	82 13 c0 00 	mov  %o7, %g1
a000f7ac:	7f ff ff 82 	call  a000f5b4 <phyWriteFinalControlSetting>
a000f7b0:	9e 10 40 00 	mov  %g1, %o7

a000f7b4 <MDIOD_enetCheckPhyAddr>:
a000f7b4:	9d e3 bf e0 	save  %sp, -32, %sp
a000f7b8:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000f7bc:	b2 17 63 60 	or  %i5, 0x360, %i1	! a1003360 <phyContext.lto_priv.509>
a000f7c0:	7f ff cd aa 	call  a0002e68 <LEON_TimerRead>
a000f7c4:	f8 06 60 28 	ld  [ %i1 + 0x28 ], %i4
a000f7c8:	80 a7 00 08 	cmp  %i4, %o0
a000f7cc:	1a 80 00 05 	bcc  a000f7e0 <MDIOD_enetCheckPhyAddr+0x2c>
a000f7d0:	82 10 00 1c 	mov  %i4, %g1
a000f7d4:	05 00 3f ff 	sethi  %hi(0xfffc00), %g2
a000f7d8:	86 10 a3 ff 	or  %g2, 0x3ff, %g3	! ffffff <__target_size+0xfa36d7>
a000f7dc:	82 07 00 03 	add  %i4, %g3, %g1
a000f7e0:	82 20 40 08 	sub  %g1, %o0, %g1
a000f7e4:	09 00 03 d0 	sethi  %hi(0xf4000), %g4
a000f7e8:	90 11 22 40 	or  %g4, 0x240, %o0	! f4240 <__target_size+0x97918>
a000f7ec:	80 a0 40 08 	cmp  %g1, %o0
a000f7f0:	08 80 00 06 	bleu  a000f808 <MDIOD_enetCheckPhyAddr+0x54>
a000f7f4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a000f7f8:	33 3e 09 8a 	sethi  %hi(0xf8262800), %i1
a000f7fc:	b0 16 62 06 	or  %i1, 0x206, %i0	! f8262a06 <curr_flash_pos+0x37805fde>
a000f800:	7f ff c4 f1 	call  a0000bc4 <_ilog>
a000f804:	81 e8 00 00 	restore 
a000f808:	d2 08 63 7d 	ldub  [ %g1 + 0x37d ], %o1
a000f80c:	80 a2 60 04 	cmp  %o1, 4
a000f810:	12 80 00 04 	bne  a000f820 <MDIOD_enetCheckPhyAddr+0x6c>
a000f814:	97 2e 20 10 	sll  %i0, 0x10, %o3
a000f818:	94 10 20 05 	mov  5, %o2
a000f81c:	d4 28 63 7d 	stb  %o2, [ %g1 + 0x37d ]
a000f820:	80 a2 e0 00 	cmp  %o3, 0
a000f824:	06 80 00 0c 	bl  a000f854 <MDIOD_enetCheckPhyAddr+0xa0>
a000f828:	19 00 00 20 	sethi  %hi(0x8000), %o4
a000f82c:	f6 08 63 7d 	ldub  [ %g1 + 0x37d ], %i3
a000f830:	f6 2e 60 20 	stb  %i3, [ %i1 + 0x20 ]
a000f834:	92 0e e0 ff 	and  %i3, 0xff, %o1
a000f838:	3b 3e 49 80 	sethi  %hi(0xf9260000), %i5
a000f83c:	7f ff c4 e2 	call  a0000bc4 <_ilog>
a000f840:	90 17 60 02 	or  %i5, 2, %o0	! f9260002 <curr_flash_pos+0x388035da>
a000f844:	7f ff c6 ad 	call  a00012f8 <TIMING_TimerStop>
a000f848:	d0 06 60 1c 	ld  [ %i1 + 0x1c ], %o0
a000f84c:	7f ff fe 82 	call  a000f254 <phyMgrReset>
a000f850:	81 e8 00 00 	restore 
a000f854:	80 a6 00 0c 	cmp  %i0, %o4
a000f858:	12 80 00 04 	bne  a000f868 <MDIOD_enetCheckPhyAddr+0xb4>
a000f85c:	da 08 63 7d 	ldub  [ %g1 + 0x37d ], %o5
a000f860:	10 80 00 04 	b  a000f870 <MDIOD_enetCheckPhyAddr+0xbc>
a000f864:	b0 10 20 01 	mov  1, %i0
a000f868:	9e 03 60 01 	add  %o5, 1, %o7
a000f86c:	b0 0b e0 1f 	and  %o7, 0x1f, %i0
a000f870:	f0 28 63 7d 	stb  %i0, [ %g1 + 0x37d ]
a000f874:	35 28 00 3d 	sethi  %hi(0xa000f400), %i2
a000f878:	f6 0e 60 30 	ldub  [ %i1 + 0x30 ], %i3
a000f87c:	f0 08 63 7d 	ldub  [ %g1 + 0x37d ], %i0
a000f880:	b4 16 a3 b4 	or  %i2, 0x3b4, %i2
a000f884:	7f ff c7 cc 	call  a00017b4 <MdioReadASync>
a000f888:	93 e8 20 01 	restore  %g0, 1, %o1

a000f88c <MDIOD_aquantiaPhyDisable>:
a000f88c:	9d e3 bf e0 	save  %sp, -32, %sp
a000f890:	11 3e 0c 36 	sethi  %hi(0xf830d800), %o0
a000f894:	7f ff c4 cc 	call  a0000bc4 <_ilog>
a000f898:	90 12 22 00 	or  %o0, 0x200, %o0	! f830da00 <curr_flash_pos+0x378b0fd8>
a000f89c:	92 10 28 00 	mov  0x800, %o1
a000f8a0:	7f ff e9 77 	call  a0009e7c <GPIO_dataWriteRMW>
a000f8a4:	90 10 20 00 	clr  %o0
a000f8a8:	13 00 00 20 	sethi  %hi(0x8000), %o1
a000f8ac:	7f ff e9 74 	call  a0009e7c <GPIO_dataWriteRMW>
a000f8b0:	90 10 20 00 	clr  %o0
a000f8b4:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000f8b8:	ba 17 63 94 	or  %i5, 0x394, %i5	! a1003394 <aquantiaContext>
a000f8bc:	7f ff c6 8f 	call  a00012f8 <TIMING_TimerStop>
a000f8c0:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
a000f8c4:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
a000f8c8:	c0 2f 60 14 	clrb  [ %i5 + 0x14 ]
a000f8cc:	7f ff c6 8b 	call  a00012f8 <TIMING_TimerStop>
a000f8d0:	c0 2f 60 40 	clrb  [ %i5 + 0x40 ]
a000f8d4:	c0 2f 60 0c 	clrb  [ %i5 + 0xc ]
a000f8d8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a000f8dc:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a000f8e0:	c2 00 a0 2c 	ld  [ %g2 + 0x2c ], %g1
a000f8e4:	82 08 7d ff 	and  %g1, -513, %g1
a000f8e8:	c2 20 a0 2c 	st  %g1, [ %g2 + 0x2c ]
a000f8ec:	07 28 00 81 	sethi  %hi(0xa0020400), %g3
a000f8f0:	92 10 20 00 	clr  %o1
a000f8f4:	7f ff f6 bd 	call  a000d3e8 <STATSMON_StatgroupControl>
a000f8f8:	90 10 e0 ac 	or  %g3, 0xac, %o0
a000f8fc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a000f900:	c8 00 62 f0 	ld  [ %g1 + 0x2f0 ], %g4	! a1002ef0 <_XAUI.lto_priv.490>
a000f904:	c2 01 00 00 	ld  [ %g4 ], %g1
a000f908:	82 10 60 01 	or  %g1, 1, %g1
a000f90c:	c2 21 00 00 	st  %g1, [ %g4 ]
a000f910:	15 28 00 81 	sethi  %hi(0xa0020400), %o2
a000f914:	92 10 20 00 	clr  %o1
a000f918:	7f ff f6 b4 	call  a000d3e8 <STATSMON_StatgroupControl>
a000f91c:	90 12 a1 64 	or  %o2, 0x164, %o0
a000f920:	17 28 00 81 	sethi  %hi(0xa0020400), %o3
a000f924:	92 10 20 00 	clr  %o1
a000f928:	7f ff f6 b0 	call  a000d3e8 <STATSMON_StatgroupControl>
a000f92c:	90 12 e1 7c 	or  %o3, 0x17c, %o0
a000f930:	19 28 00 81 	sethi  %hi(0xa0020400), %o4
a000f934:	92 10 20 00 	clr  %o1
a000f938:	7f ff f6 ac 	call  a000d3e8 <STATSMON_StatgroupControl>
a000f93c:	90 13 21 94 	or  %o4, 0x194, %o0
a000f940:	1b 28 00 81 	sethi  %hi(0xa0020400), %o5
a000f944:	92 10 20 00 	clr  %o1
a000f948:	7f ff f6 a8 	call  a000d3e8 <STATSMON_StatgroupControl>
a000f94c:	90 13 61 ac 	or  %o5, 0x1ac, %o0
a000f950:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a000f954:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1	! a100340c <aquantiaStatContext.lto_priv.483+0x4>
a000f958:	80 a0 60 00 	cmp  %g1, 0
a000f95c:	02 80 00 04 	be  a000f96c <MDIOD_aquantiaPhyDisable+0xe0>
a000f960:	01 00 00 00 	nop 
a000f964:	7f ff fd de 	call  a000f0dc <MDIOD_AquantiaStopStatsFinished.lto_priv.517>
a000f968:	81 e8 00 00 	restore 
a000f96c:	81 c7 e0 08 	ret 
a000f970:	81 e8 00 00 	restore 

a000f974 <MDIOD_aquantiaReadVersion>:
a000f974:	9d e3 bf e0 	save  %sp, -32, %sp
a000f978:	94 10 20 08 	mov  8, %o2
a000f97c:	92 10 20 00 	clr  %o1
a000f980:	11 28 40 0c 	sethi  %hi(0xa1003000), %o0
a000f984:	35 28 00 3b 	sethi  %hi(0xa000ec00), %i2
a000f988:	90 12 23 b6 	or  %o0, 0x3b6, %o0
a000f98c:	7f ff c2 df 	call  a0000508 <memset>
a000f990:	b4 16 a0 20 	or  %i2, 0x20, %i2
a000f994:	b2 10 20 20 	mov  0x20, %i1
a000f998:	7f ff fa 6e 	call  a000e350 <AquantiaReadIndirectAsync>
a000f99c:	91 e8 20 1e 	restore  %g0, 0x1e, %o0

a000f9a0 <atmel_crc>:
a000f9a0:	9d e3 bf e0 	save  %sp, -32, %sp
a000f9a4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000f9a8:	82 10 62 40 	or  %g1, 0x240, %g1	! a1003240 <atmel_i2c.lto_priv.522>
a000f9ac:	f8 08 60 78 	ldub  [ %g1 + 0x78 ], %i4
a000f9b0:	80 a7 20 02 	cmp  %i4, 2
a000f9b4:	02 80 00 08 	be  a000f9d4 <atmel_crc+0x34>
a000f9b8:	80 a7 20 07 	cmp  %i4, 7
a000f9bc:	12 80 00 04 	bne  a000f9cc <atmel_crc+0x2c>
a000f9c0:	94 00 60 55 	add  %g1, 0x55, %o2
a000f9c4:	10 80 00 06 	b  a000f9dc <atmel_crc+0x3c>
a000f9c8:	c4 08 60 55 	ldub  [ %g1 + 0x55 ], %g2
a000f9cc:	40 00 01 11 	call  a000fe10 <atmel_assertHelper>
a000f9d0:	90 10 21 1b 	mov  0x11b, %o0
a000f9d4:	c4 08 60 01 	ldub  [ %g1 + 1 ], %g2
a000f9d8:	94 00 60 01 	add  %g1, 1, %o2
a000f9dc:	82 08 a0 ff 	and  %g2, 0xff, %g1
a000f9e0:	88 10 20 00 	clr  %g4
a000f9e4:	96 00 7f fe 	add  %g1, -2, %o3
a000f9e8:	92 10 20 00 	clr  %o1
a000f9ec:	37 28 40 1b 	sethi  %hi(0xa1006c00), %i3
a000f9f0:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a000f9f4:	80 a2 c0 04 	cmp  %o3, %g4
a000f9f8:	08 80 00 0e 	bleu  a000fa30 <atmel_crc+0x90>
a000f9fc:	b3 2a 60 10 	sll  %o1, 0x10, %i1
a000fa00:	d8 0a 80 04 	ldub  [ %o2 + %g4 ], %o4
a000fa04:	9e 16 a3 60 	or  %i2, 0x360, %o7
a000fa08:	da 0b c0 0c 	ldub  [ %o7 + %o4 ], %o5
a000fa0c:	b1 36 60 18 	srl  %i1, 0x18, %i0
a000fa10:	90 16 e1 5c 	or  %i3, 0x15c, %o0
a000fa14:	84 1e 00 0d 	xor  %i0, %o5, %g2
a000fa18:	bb 28 a0 01 	sll  %g2, 1, %i5
a000fa1c:	c6 12 00 1d 	lduh  [ %o0 + %i5 ], %g3
a000fa20:	b3 36 60 08 	srl  %i1, 8, %i1
a000fa24:	88 01 20 01 	inc  %g4
a000fa28:	10 bf ff f3 	b  a000f9f4 <atmel_crc+0x54>
a000fa2c:	92 1e 40 03 	xor  %i1, %g3, %o1
a000fa30:	89 36 60 18 	srl  %i1, 0x18, %g4
a000fa34:	80 a7 20 02 	cmp  %i4, 2
a000fa38:	12 80 00 06 	bne  a000fa50 <atmel_crc+0xb0>
a000fa3c:	82 02 80 01 	add  %o2, %g1, %g1
a000fa40:	d2 28 7f fe 	stb  %o1, [ %g1 + -2 ]
a000fa44:	c8 28 7f ff 	stb  %g4, [ %g1 + -1 ]
a000fa48:	40 00 00 0e 	call  a000fa80 <atmel_start_wakeup>
a000fa4c:	81 e8 00 00 	restore 
a000fa50:	c6 08 7f fe 	ldub  [ %g1 + -2 ], %g3
a000fa54:	90 0a 60 ff 	and  %o1, 0xff, %o0
a000fa58:	80 a2 00 03 	cmp  %o0, %g3
a000fa5c:	12 80 00 06 	bne  a000fa74 <atmel_crc+0xd4>
a000fa60:	b0 10 20 00 	clr  %i0
a000fa64:	c2 08 7f ff 	ldub  [ %g1 + -1 ], %g1
a000fa68:	92 18 40 04 	xor  %g1, %g4, %o1
a000fa6c:	80 a0 00 09 	cmp  %g0, %o1
a000fa70:	b0 60 3f ff 	subx  %g0, -1, %i0
a000fa74:	b3 36 60 10 	srl  %i1, 0x10, %i1
a000fa78:	40 00 00 cb 	call  a000fda4 <atmel_i2cComplete>
a000fa7c:	81 e8 00 00 	restore 

a000fa80 <atmel_start_wakeup>:
a000fa80:	9d e3 bf e0 	save  %sp, -32, %sp
a000fa84:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000fa88:	b8 10 20 01 	mov  1, %i4
a000fa8c:	b0 17 62 40 	or  %i5, 0x240, %i0
a000fa90:	11 3e 07 45 	sethi  %hi(0xf81d1400), %o0
a000fa94:	f8 2e 20 78 	stb  %i4, [ %i0 + 0x78 ]
a000fa98:	7f ff c4 4b 	call  a0000bc4 <_ilog>
a000fa9c:	90 12 23 00 	or  %o0, 0x300, %o0
a000faa0:	c2 0e 20 8e 	ldub  [ %i0 + 0x8e ], %g1
a000faa4:	80 a0 60 00 	cmp  %g1, 0
a000faa8:	02 80 00 06 	be  a000fac0 <atmel_start_wakeup+0x40>
a000faac:	33 28 00 3e 	sethi  %hi(0xa000f800), %i1
a000fab0:	05 28 00 87 	sethi  %hi(0xa0021c00), %g2
a000fab4:	b2 16 62 d4 	or  %i1, 0x2d4, %i1
a000fab8:	7f ff e2 6c 	call  a0008468 <I2C_Wake>
a000fabc:	91 e8 a1 a4 	restore  %g2, 0x1a4, %o0
a000fac0:	40 00 00 da 	call  a000fe28 <atmel_startRecovery>
a000fac4:	01 00 00 00 	nop 
a000fac8:	f8 2e 20 8e 	stb  %i4, [ %i0 + 0x8e ]
a000facc:	81 c7 e0 08 	ret 
a000fad0:	81 e8 00 00 	restore 

a000fad4 <atmel_wokeup>:
a000fad4:	9d e3 bf e0 	save  %sp, -32, %sp
a000fad8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000fadc:	82 10 62 40 	or  %g1, 0x240, %g1	! a1003240 <atmel_i2c.lto_priv.522>
a000fae0:	c4 08 60 78 	ldub  [ %g1 + 0x78 ], %g2
a000fae4:	80 a0 a0 01 	cmp  %g2, 1
a000fae8:	22 80 00 04 	be,a   a000faf8 <atmel_wokeup+0x24>
a000faec:	f0 00 60 80 	ld  [ %g1 + 0x80 ], %i0
a000faf0:	40 00 00 c8 	call  a000fe10 <atmel_assertHelper>
a000faf4:	90 10 21 82 	mov  0x182, %o0
a000faf8:	86 10 20 03 	mov  3, %g3
a000fafc:	c6 28 60 78 	stb  %g3, [ %g1 + 0x78 ]
a000fb00:	7f ff c5 f0 	call  a00012c0 <TIMING_TimerStart>
a000fb04:	81 e8 00 00 	restore 

a000fb08 <atmel_writeDone>:
a000fb08:	9d e3 bf e0 	save  %sp, -32, %sp
a000fb0c:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000fb10:	ba 17 62 40 	or  %i5, 0x240, %i5	! a1003240 <atmel_i2c.lto_priv.522>
a000fb14:	c2 0f 60 78 	ldub  [ %i5 + 0x78 ], %g1
a000fb18:	80 a0 60 04 	cmp  %g1, 4
a000fb1c:	02 80 00 04 	be  a000fb2c <atmel_writeDone+0x24>
a000fb20:	80 a6 20 00 	cmp  %i0, 0
a000fb24:	40 00 00 bb 	call  a000fe10 <atmel_assertHelper>
a000fb28:	90 10 21 af 	mov  0x1af, %o0
a000fb2c:	12 80 00 06 	bne  a000fb44 <atmel_writeDone+0x3c>
a000fb30:	11 3e 07 41 	sethi  %hi(0xf81d0400), %o0
a000fb34:	7f ff c4 24 	call  a0000bc4 <_ilog>
a000fb38:	90 12 20 05 	or  %o0, 5, %o0	! f81d0405 <curr_flash_pos+0x377739dd>
a000fb3c:	40 00 00 bb 	call  a000fe28 <atmel_startRecovery>
a000fb40:	81 e8 00 00 	restore 
a000fb44:	7f ff c5 df 	call  a00012c0 <TIMING_TimerStart>
a000fb48:	d0 07 60 7c 	ld  [ %i5 + 0x7c ], %o0
a000fb4c:	82 10 20 05 	mov  5, %g1
a000fb50:	c2 2f 60 78 	stb  %g1, [ %i5 + 0x78 ]
a000fb54:	81 c7 e0 08 	ret 
a000fb58:	81 e8 00 00 	restore 

a000fb5c <atmel_executionTimeElapsed.lto_priv.874>:
a000fb5c:	9d e3 bf d0 	save  %sp, -48, %sp
a000fb60:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000fb64:	82 10 62 40 	or  %g1, 0x240, %g1	! a1003240 <atmel_i2c.lto_priv.522>
a000fb68:	c4 08 60 79 	ldub  [ %g1 + 0x79 ], %g2
a000fb6c:	c6 08 60 78 	ldub  [ %g1 + 0x78 ], %g3
a000fb70:	80 a0 e0 05 	cmp  %g3, 5
a000fb74:	02 80 00 04 	be  a000fb84 <atmel_executionTimeElapsed.lto_priv.874+0x28>
a000fb78:	88 00 a0 03 	add  %g2, 3, %g4
a000fb7c:	40 00 00 a5 	call  a000fe10 <atmel_assertHelper>
a000fb80:	90 10 21 d4 	mov  0x1d4, %o0
a000fb84:	92 09 20 ff 	and  %g4, 0xff, %o1
a000fb88:	80 a2 60 23 	cmp  %o1, 0x23
a000fb8c:	08 80 00 05 	bleu  a000fba0 <atmel_executionTimeElapsed.lto_priv.874+0x44>
a000fb90:	90 10 20 06 	mov  6, %o0
a000fb94:	17 3e 47 42 	sethi  %hi(0xf91d0800), %o3
a000fb98:	7f ff f4 fe 	call  a000cf90 <_iassert>
a000fb9c:	90 12 e2 07 	or  %o3, 0x207, %o0	! f91d0a07 <curr_flash_pos+0x38773fdf>
a000fba0:	82 00 60 55 	add  %g1, 0x55, %g1
a000fba4:	d0 28 60 23 	stb  %o0, [ %g1 + 0x23 ]
a000fba8:	13 28 00 87 	sethi  %hi(0xa0021c00), %o1
a000fbac:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a000fbb0:	94 12 61 a4 	or  %o1, 0x1a4, %o2
a000fbb4:	03 28 00 3e 	sethi  %hi(0xa000f800), %g1
a000fbb8:	82 10 63 e0 	or  %g1, 0x3e0, %g1	! a000fbe0 <atmel_readDone>
a000fbbc:	d4 27 bf f0 	st  %o2, [ %fp + -16 ]
a000fbc0:	90 07 bf f0 	add  %fp, -16, %o0
a000fbc4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a000fbc8:	c0 2f bf fc 	clrb  [ %fp + -4 ]
a000fbcc:	c0 2f bf fd 	clrb  [ %fp + -3 ]
a000fbd0:	7f ff e4 1c 	call  a0008c40 <submitAsyncOperation.lto_priv.527>
a000fbd4:	c8 2f bf fe 	stb  %g4, [ %fp + -2 ]
a000fbd8:	81 c7 e0 08 	ret 
a000fbdc:	81 e8 00 00 	restore 

a000fbe0 <atmel_readDone>:
a000fbe0:	9d e3 bf e0 	save  %sp, -32, %sp
a000fbe4:	39 28 40 0c 	sethi  %hi(0xa1003000), %i4
a000fbe8:	82 17 22 40 	or  %i4, 0x240, %g1	! a1003240 <atmel_i2c.lto_priv.522>
a000fbec:	c4 08 60 78 	ldub  [ %g1 + 0x78 ], %g2
a000fbf0:	92 10 00 19 	mov  %i1, %o1
a000fbf4:	90 10 21 f0 	mov  0x1f0, %o0
a000fbf8:	80 a0 a0 06 	cmp  %g2, 6
a000fbfc:	12 80 00 06 	bne  a000fc14 <atmel_readDone+0x34>
a000fc00:	ba 10 00 01 	mov  %g1, %i5
a000fc04:	80 a6 60 23 	cmp  %i1, 0x23
a000fc08:	08 80 00 05 	bleu  a000fc1c <atmel_readDone+0x3c>
a000fc0c:	80 a6 20 00 	cmp  %i0, 0
a000fc10:	90 10 21 f4 	mov  0x1f4, %o0
a000fc14:	40 00 00 7f 	call  a000fe10 <atmel_assertHelper>
a000fc18:	01 00 00 00 	nop 
a000fc1c:	12 80 00 07 	bne  a000fc38 <atmel_readDone+0x58>
a000fc20:	86 00 60 55 	add  %g1, 0x55, %g3
a000fc24:	13 3e 07 40 	sethi  %hi(0xf81d0000), %o1
a000fc28:	7f ff c3 e7 	call  a0000bc4 <_ilog>
a000fc2c:	90 12 60 05 	or  %o1, 5, %o0	! f81d0005 <curr_flash_pos+0x377735dd>
a000fc30:	40 00 00 7e 	call  a000fe28 <atmel_startRecovery>
a000fc34:	81 e8 00 00 	restore 
a000fc38:	80 a6 00 03 	cmp  %i0, %g3
a000fc3c:	12 bf ff f6 	bne  a000fc14 <atmel_readDone+0x34>
a000fc40:	90 10 22 03 	mov  0x203, %o0
a000fc44:	d4 08 60 55 	ldub  [ %g1 + 0x55 ], %o2
a000fc48:	80 a2 80 19 	cmp  %o2, %i1
a000fc4c:	08 80 00 04 	bleu  a000fc5c <atmel_readDone+0x7c>
a000fc50:	09 3e 87 41 	sethi  %hi(0xfa1d0400), %g4
a000fc54:	7f ff f4 cf 	call  a000cf90 <_iassert>
a000fc58:	90 11 23 07 	or  %g4, 0x307, %o0	! fa1d0707 <curr_flash_pos+0x39773cdf>
a000fc5c:	1a 80 00 2a 	bcc  a000fd04 <atmel_readDone+0x124>
a000fc60:	80 a2 60 03 	cmp  %o1, 3
a000fc64:	11 3e 87 41 	sethi  %hi(0xfa1d0400), %o0
a000fc68:	7f ff c3 d7 	call  a0000bc4 <_ilog>
a000fc6c:	90 12 22 03 	or  %o0, 0x203, %o0	! fa1d0603 <curr_flash_pos+0x39773bdb>
a000fc70:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a000fc74:	c8 0f 22 40 	ldub  [ %i4 + 0x240 ], %g4
a000fc78:	83 28 60 10 	sll  %g1, 0x10, %g1
a000fc7c:	93 29 20 18 	sll  %g4, 0x18, %o1
a000fc80:	94 02 40 01 	add  %o1, %g1, %o2
a000fc84:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
a000fc88:	f6 0f 60 03 	ldub  [ %i5 + 3 ], %i3
a000fc8c:	83 28 60 08 	sll  %g1, 8, %g1
a000fc90:	82 02 80 01 	add  %o2, %g1, %g1
a000fc94:	b0 00 40 1b 	add  %g1, %i3, %i0
a000fc98:	c2 0f 60 56 	ldub  [ %i5 + 0x56 ], %g1
a000fc9c:	d6 0f 60 55 	ldub  [ %i5 + 0x55 ], %o3
a000fca0:	83 28 60 10 	sll  %g1, 0x10, %g1
a000fca4:	99 2a e0 18 	sll  %o3, 0x18, %o4
a000fca8:	9a 03 00 01 	add  %o4, %g1, %o5
a000fcac:	c2 0f 60 57 	ldub  [ %i5 + 0x57 ], %g1
a000fcb0:	f2 0f 60 58 	ldub  [ %i5 + 0x58 ], %i1
a000fcb4:	d6 07 60 88 	ld  [ %i5 + 0x88 ], %o3
a000fcb8:	d4 07 60 84 	ld  [ %i5 + 0x84 ], %o2
a000fcbc:	d2 0f 60 78 	ldub  [ %i5 + 0x78 ], %o1
a000fcc0:	83 28 60 08 	sll  %g1, 8, %g1
a000fcc4:	82 03 40 01 	add  %o5, %g1, %g1
a000fcc8:	35 3e c7 48 	sethi  %hi(0xfb1d2000), %i2
a000fccc:	b8 00 40 19 	add  %g1, %i1, %i4
a000fcd0:	7f ff c3 bd 	call  a0000bc4 <_ilog>
a000fcd4:	90 16 a1 07 	or  %i2, 0x107, %o0
a000fcd8:	d4 0f 60 7a 	ldub  [ %i5 + 0x7a ], %o2
a000fcdc:	d2 0f 60 79 	ldub  [ %i5 + 0x79 ], %o1
a000fce0:	96 10 00 18 	mov  %i0, %o3
a000fce4:	7f ff c3 b8 	call  a0000bc4 <_ilog>
a000fce8:	90 16 a2 07 	or  %i2, 0x207, %o0
a000fcec:	05 3e 47 49 	sethi  %hi(0xf91d2400), %g2
a000fcf0:	92 10 00 1c 	mov  %i4, %o1
a000fcf4:	7f ff c3 b4 	call  a0000bc4 <_ilog>
a000fcf8:	90 10 a0 07 	or  %g2, 7, %o0
a000fcfc:	d2 0f 60 55 	ldub  [ %i5 + 0x55 ], %o1
a000fd00:	80 a2 60 03 	cmp  %o1, 3
a000fd04:	18 80 00 05 	bgu  a000fd18 <atmel_readDone+0x138>
a000fd08:	82 10 20 03 	mov  3, %g1
a000fd0c:	11 3e 47 42 	sethi  %hi(0xf91d0800), %o0
a000fd10:	7f ff f4 a0 	call  a000cf90 <_iassert>
a000fd14:	90 12 20 07 	or  %o0, 7, %o0	! f91d0807 <curr_flash_pos+0x38773ddf>
a000fd18:	c2 2f 60 78 	stb  %g1, [ %i5 + 0x78 ]
a000fd1c:	c2 0f 60 90 	ldub  [ %i5 + 0x90 ], %g1
a000fd20:	80 a0 60 00 	cmp  %g1, 0
a000fd24:	22 80 00 03 	be,a   a000fd30 <atmel_readDone+0x150>
a000fd28:	82 10 20 02 	mov  2, %g1
a000fd2c:	82 10 20 01 	mov  1, %g1
a000fd30:	c2 2f 60 7a 	stb  %g1, [ %i5 + 0x7a ]
a000fd34:	1f 28 00 3f 	sethi  %hi(0xa000fc00), %o7
a000fd38:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000fd3c:	07 28 00 87 	sethi  %hi(0xa0021c00), %g3
a000fd40:	b6 13 e1 54 	or  %o7, 0x154, %i3
a000fd44:	b4 10 20 01 	mov  1, %i2
a000fd48:	b2 17 62 ba 	or  %i5, 0x2ba, %i1
a000fd4c:	7f ff e1 b1 	call  a0008410 <I2C_WriteAsync>
a000fd50:	91 e8 e1 a4 	restore  %g3, 0x1a4, %o0

a000fd54 <atmel_idleDone>:
a000fd54:	9d e3 bf e0 	save  %sp, -32, %sp
a000fd58:	80 a6 20 00 	cmp  %i0, 0
a000fd5c:	12 80 00 05 	bne  a000fd70 <atmel_idleDone+0x1c>
a000fd60:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000fd64:	11 3e 07 46 	sethi  %hi(0xf81d1800), %o0
a000fd68:	7f ff f4 8a 	call  a000cf90 <_iassert>
a000fd6c:	90 12 20 07 	or  %o0, 7, %o0	! f81d1807 <curr_flash_pos+0x37774ddf>
a000fd70:	82 10 62 40 	or  %g1, 0x240, %g1
a000fd74:	c4 08 60 78 	ldub  [ %g1 + 0x78 ], %g2
a000fd78:	80 a0 a0 03 	cmp  %g2, 3
a000fd7c:	02 80 00 04 	be  a000fd8c <atmel_idleDone+0x38>
a000fd80:	86 10 20 07 	mov  7, %g3
a000fd84:	40 00 00 23 	call  a000fe10 <atmel_assertHelper>
a000fd88:	90 10 22 3e 	mov  0x23e, %o0
a000fd8c:	31 28 00 3e 	sethi  %hi(0xa000f800), %i0
a000fd90:	c6 28 60 78 	stb  %g3, [ %g1 + 0x78 ]
a000fd94:	b4 10 20 00 	clr  %i2
a000fd98:	b2 10 20 00 	clr  %i1
a000fd9c:	7f ff d8 4f 	call  a0005ed8 <CALLBACK_Run>
a000fda0:	91 ee 21 a0 	restore  %i0, 0x1a0, %o0

a000fda4 <atmel_i2cComplete>:
a000fda4:	9d e3 bf e0 	save  %sp, -32, %sp
a000fda8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a000fdac:	90 10 62 40 	or  %g1, 0x240, %o0	! a1003240 <atmel_i2c.lto_priv.522>
a000fdb0:	c0 2a 20 78 	clrb  [ %o0 + 0x78 ]
a000fdb4:	80 a6 20 00 	cmp  %i0, 0
a000fdb8:	12 80 00 0e 	bne  a000fdf0 <atmel_i2cComplete+0x4c>
a000fdbc:	c2 0a 20 55 	ldub  [ %o0 + 0x55 ], %g1
a000fdc0:	82 08 60 ff 	and  %g1, 0xff, %g1
a000fdc4:	82 02 00 01 	add  %o0, %g1, %g1
a000fdc8:	c4 08 60 54 	ldub  [ %g1 + 0x54 ], %g2
a000fdcc:	87 28 a0 08 	sll  %g2, 8, %g3
a000fdd0:	d4 08 60 53 	ldub  [ %g1 + 0x53 ], %o2
a000fdd4:	09 3e 87 41 	sethi  %hi(0xfa1d0400), %g4
a000fdd8:	94 00 c0 0a 	add  %g3, %o2, %o2
a000fddc:	92 10 00 19 	mov  %i1, %o1
a000fde0:	7f ff c3 79 	call  a0000bc4 <_ilog>
a000fde4:	90 11 21 05 	or  %g4, 0x105, %o0
a000fde8:	40 00 00 10 	call  a000fe28 <atmel_startRecovery>
a000fdec:	81 e8 00 00 	restore 
a000fdf0:	92 00 7f fd 	add  %g1, -3, %o1
a000fdf4:	d4 02 20 88 	ld  [ %o0 + 0x88 ], %o2
a000fdf8:	c2 02 20 84 	ld  [ %o0 + 0x84 ], %g1
a000fdfc:	92 0a 60 ff 	and  %o1, 0xff, %o1
a000fe00:	9f c0 40 00 	call  %g1
a000fe04:	90 02 20 56 	add  %o0, 0x56, %o0
a000fe08:	81 c7 e0 08 	ret 
a000fe0c:	81 e8 00 00 	restore 

a000fe10 <atmel_assertHelper>:
a000fe10:	9d e3 bf e0 	save  %sp, -32, %sp
a000fe14:	11 3e 47 40 	sethi  %hi(0xf91d0000), %o0
a000fe18:	92 10 00 18 	mov  %i0, %o1
a000fe1c:	7f ff f4 5d 	call  a000cf90 <_iassert>
a000fe20:	90 12 23 07 	or  %o0, 0x307, %o0
a000fe24:	01 00 00 00 	nop 

a000fe28 <atmel_startRecovery>:
a000fe28:	9d e3 bf e0 	save  %sp, -32, %sp
a000fe2c:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000fe30:	b0 17 62 40 	or  %i5, 0x240, %i0	! a1003240 <atmel_i2c.lto_priv.522>
a000fe34:	d2 0e 20 8d 	ldub  [ %i0 + 0x8d ], %o1
a000fe38:	82 0a 60 ff 	and  %o1, 0xff, %g1
a000fe3c:	80 a0 60 0a 	cmp  %g1, 0xa
a000fe40:	08 80 00 0d 	bleu  a000fe74 <atmel_startRecovery+0x4c>
a000fe44:	84 02 60 01 	add  %o1, 1, %g2
a000fe48:	15 3e 07 49 	sethi  %hi(0xf81d2400), %o2
a000fe4c:	7f ff c3 5e 	call  a0000bc4 <_ilog>
a000fe50:	90 12 a1 04 	or  %o2, 0x104, %o0	! f81d2504 <curr_flash_pos+0x37775adc>
a000fe54:	c0 2e 20 78 	clrb  [ %i0 + 0x78 ]
a000fe58:	92 10 20 00 	clr  %o1
a000fe5c:	c2 06 20 84 	ld  [ %i0 + 0x84 ], %g1
a000fe60:	d4 06 20 88 	ld  [ %i0 + 0x88 ], %o2
a000fe64:	9f c0 40 00 	call  %g1
a000fe68:	90 10 20 00 	clr  %o0
a000fe6c:	81 c7 e0 08 	ret 
a000fe70:	81 e8 00 00 	restore 
a000fe74:	c4 2e 20 8d 	stb  %g2, [ %i0 + 0x8d ]
a000fe78:	c2 0e 20 8f 	ldub  [ %i0 + 0x8f ], %g1
a000fe7c:	80 a0 60 00 	cmp  %g1, 0
a000fe80:	02 80 00 07 	be  a000fe9c <atmel_startRecovery+0x74>
a000fe84:	11 3e 47 49 	sethi  %hi(0xf91d2400), %o0
a000fe88:	07 3e 07 4c 	sethi  %hi(0xf81d3000), %g3
a000fe8c:	7f ff c3 4e 	call  a0000bc4 <_ilog>
a000fe90:	90 10 e0 02 	or  %g3, 2, %o0	! f81d3002 <curr_flash_pos+0x377765da>
a000fe94:	10 80 00 06 	b  a000feac <atmel_startRecovery+0x84>
a000fe98:	33 28 00 3f 	sethi  %hi(0xa000fc00), %i1
a000fe9c:	92 08 a0 ff 	and  %g2, 0xff, %o1
a000fea0:	7f ff c3 49 	call  a0000bc4 <_ilog>
a000fea4:	90 12 22 05 	or  %o0, 0x205, %o0
a000fea8:	33 28 00 3f 	sethi  %hi(0xa000fc00), %i1
a000feac:	09 28 00 87 	sethi  %hi(0xa0021c00), %g4
a000feb0:	b2 16 62 bc 	or  %i1, 0x2bc, %i1
a000feb4:	7f ff e1 6d 	call  a0008468 <I2C_Wake>
a000feb8:	91 e9 21 a4 	restore  %g4, 0x1a4, %o0

a000febc <atmel_recoveryWokeup>:
a000febc:	9d e3 bf e0 	save  %sp, -32, %sp
a000fec0:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000fec4:	b0 17 62 40 	or  %i5, 0x240, %i0	! a1003240 <atmel_i2c.lto_priv.522>
a000fec8:	c2 0e 20 8f 	ldub  [ %i0 + 0x8f ], %g1
a000fecc:	11 3e 07 4c 	sethi  %hi(0xf81d3000), %o0
a000fed0:	80 a0 60 00 	cmp  %g1, 0
a000fed4:	12 80 00 04 	bne  a000fee4 <atmel_recoveryWokeup+0x28>
a000fed8:	90 12 21 02 	or  %o0, 0x102, %o0
a000fedc:	05 3e 07 49 	sethi  %hi(0xf81d2400), %g2
a000fee0:	90 10 a3 05 	or  %g2, 0x305, %o0	! f81d2705 <curr_flash_pos+0x37775cdd>
a000fee4:	7f ff c3 38 	call  a0000bc4 <_ilog>
a000fee8:	01 00 00 00 	nop 
a000feec:	c2 0e 20 90 	ldub  [ %i0 + 0x90 ], %g1
a000fef0:	80 a0 60 00 	cmp  %g1, 0
a000fef4:	22 80 00 03 	be,a   a000ff00 <atmel_recoveryWokeup+0x44>
a000fef8:	82 10 20 02 	mov  2, %g1
a000fefc:	82 10 20 01 	mov  1, %g1
a000ff00:	c2 2e 20 7a 	stb  %g1, [ %i0 + 0x7a ]
a000ff04:	37 28 00 3f 	sethi  %hi(0xa000fc00), %i3
a000ff08:	33 28 40 0c 	sethi  %hi(0xa1003000), %i1
a000ff0c:	07 28 00 87 	sethi  %hi(0xa0021c00), %g3
a000ff10:	b6 16 e3 24 	or  %i3, 0x324, %i3
a000ff14:	b4 10 20 01 	mov  1, %i2
a000ff18:	b2 16 62 ba 	or  %i1, 0x2ba, %i1
a000ff1c:	7f ff e1 3d 	call  a0008410 <I2C_WriteAsync>
a000ff20:	91 e8 e1 a4 	restore  %g3, 0x1a4, %o0

a000ff24 <atmel_recoveryInactive>:
a000ff24:	9d e3 bf e0 	save  %sp, -32, %sp
a000ff28:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a000ff2c:	b2 17 62 40 	or  %i5, 0x240, %i1	! a1003240 <atmel_i2c.lto_priv.522>
a000ff30:	c2 0e 60 8f 	ldub  [ %i1 + 0x8f ], %g1
a000ff34:	11 3e 47 4c 	sethi  %hi(0xf91d3000), %o0
a000ff38:	92 10 00 18 	mov  %i0, %o1
a000ff3c:	80 a0 60 00 	cmp  %g1, 0
a000ff40:	12 80 00 04 	bne  a000ff50 <atmel_recoveryInactive+0x2c>
a000ff44:	90 12 22 02 	or  %o0, 0x202, %o0
a000ff48:	05 3e 47 4a 	sethi  %hi(0xf91d2800), %g2
a000ff4c:	90 10 a0 05 	or  %g2, 5, %o0	! f91d2805 <curr_flash_pos+0x38775ddd>
a000ff50:	7f ff c3 1d 	call  a0000bc4 <_ilog>
a000ff54:	01 00 00 00 	nop 
a000ff58:	80 a6 20 00 	cmp  %i0, 0
a000ff5c:	02 80 00 0c 	be  a000ff8c <atmel_recoveryInactive+0x68>
a000ff60:	c0 2e 60 8f 	clrb  [ %i1 + 0x8f ]
a000ff64:	82 10 20 01 	mov  1, %g1
a000ff68:	07 3e 07 45 	sethi  %hi(0xf81d1400), %g3
a000ff6c:	c2 2e 60 78 	stb  %g1, [ %i1 + 0x78 ]
a000ff70:	7f ff c3 15 	call  a0000bc4 <_ilog>
a000ff74:	90 10 e3 00 	or  %g3, 0x300, %o0
a000ff78:	09 28 00 3e 	sethi  %hi(0xa000f800), %g4
a000ff7c:	31 28 00 87 	sethi  %hi(0xa0021c00), %i0
a000ff80:	b2 11 22 d4 	or  %g4, 0x2d4, %i1
a000ff84:	7f ff e1 39 	call  a0008468 <I2C_Wake>
a000ff88:	91 ee 21 a4 	restore  %i0, 0x1a4, %o0
a000ff8c:	7f ff ff a7 	call  a000fe28 <atmel_startRecovery>
a000ff90:	81 e8 00 00 	restore 

a000ff94 <atmel_i2cIcmdDone>:
a000ff94:	9d e3 bf e0 	save  %sp, -32, %sp
a000ff98:	80 a6 20 00 	cmp  %i0, 0
a000ff9c:	12 80 00 06 	bne  a000ffb4 <atmel_i2cIcmdDone+0x20>
a000ffa0:	39 3e 47 40 	sethi  %hi(0xf91d0000), %i4
a000ffa4:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
a000ffa8:	b0 16 23 06 	or  %i0, 0x306, %i0	! f81d0b06 <curr_flash_pos+0x377740de>
a000ffac:	7f ff c3 06 	call  a0000bc4 <_ilog>
a000ffb0:	81 e8 00 00 	restore 
a000ffb4:	92 10 00 19 	mov  %i1, %o1
a000ffb8:	90 17 21 06 	or  %i4, 0x106, %o0
a000ffbc:	7f ff c3 02 	call  a0000bc4 <_ilog>
a000ffc0:	ba 10 20 00 	clr  %i5
a000ffc4:	b8 17 22 06 	or  %i4, 0x206, %i4
a000ffc8:	80 a6 40 1d 	cmp  %i1, %i5
a000ffcc:	02 80 00 07 	be  a000ffe8 <atmel_i2cIcmdDone+0x54>
a000ffd0:	90 10 00 1c 	mov  %i4, %o0
a000ffd4:	d2 0e 00 1d 	ldub  [ %i0 + %i5 ], %o1
a000ffd8:	7f ff c2 fb 	call  a0000bc4 <_ilog>
a000ffdc:	ba 07 60 01 	inc  %i5
a000ffe0:	10 bf ff fb 	b  a000ffcc <atmel_i2cIcmdDone+0x38>
a000ffe4:	80 a6 40 1d 	cmp  %i1, %i5
a000ffe8:	81 c7 e0 08 	ret 
a000ffec:	81 e8 00 00 	restore 

a000fff0 <_atmel_onWriteDataSlotOrOtpBlockDone>:
a000fff0:	9d e3 bf d8 	save  %sp, -40, %sp
a000fff4:	11 3e 07 4a 	sethi  %hi(0xf81d2800), %o0
a000fff8:	c0 27 bf fc 	clr  [ %fp + -4 ]
a000fffc:	7f ff c2 f2 	call  a0000bc4 <_ilog>
a0010000:	90 12 22 06 	or  %o0, 0x206, %o0
a0010004:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0010008:	d4 08 61 93 	ldub  [ %g1 + 0x193 ], %o2	! a1007193 <atmelAsyncICmdRespId.lto_priv.533>
a001000c:	98 10 20 04 	mov  4, %o4
a0010010:	96 07 bf fc 	add  %fp, -4, %o3
a0010014:	92 10 20 81 	mov  0x81, %o1
a0010018:	7f ff ca e9 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a001001c:	90 10 20 00 	clr  %o0
a0010020:	81 c7 e0 08 	ret 
a0010024:	81 e8 00 00 	restore 

a0010028 <_atmel_onReadConfigWordIcmdDone>:
a0010028:	9d e3 bf d8 	save  %sp, -40, %sp
a001002c:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a0010030:	93 28 60 08 	sll  %g1, 8, %o1
a0010034:	c2 0e 20 02 	ldub  [ %i0 + 2 ], %g1
a0010038:	c4 0e 00 00 	ldub  [ %i0 ], %g2
a001003c:	83 28 60 10 	sll  %g1, 0x10, %g1
a0010040:	82 12 40 01 	or  %o1, %g1, %g1
a0010044:	86 10 40 02 	or  %g1, %g2, %g3
a0010048:	c2 0e 20 03 	ldub  [ %i0 + 3 ], %g1
a001004c:	83 28 60 18 	sll  %g1, 0x18, %g1
a0010050:	11 3e 47 4a 	sethi  %hi(0xf91d2800), %o0
a0010054:	92 10 c0 01 	or  %g3, %g1, %o1
a0010058:	90 12 23 06 	or  %o0, 0x306, %o0
a001005c:	7f ff c2 da 	call  a0000bc4 <_ilog>
a0010060:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
a0010064:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0010068:	d4 08 61 93 	ldub  [ %g1 + 0x193 ], %o2	! a1007193 <atmelAsyncICmdRespId.lto_priv.533>
a001006c:	98 10 20 04 	mov  4, %o4
a0010070:	96 07 bf fc 	add  %fp, -4, %o3
a0010074:	92 10 20 81 	mov  0x81, %o1
a0010078:	7f ff ca d1 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a001007c:	90 10 20 00 	clr  %o0
a0010080:	81 c7 e0 08 	ret 
a0010084:	81 e8 00 00 	restore 

a0010088 <_atmel_onWriteConfigWordIcmdDone>:
a0010088:	9d e3 bf d8 	save  %sp, -40, %sp
a001008c:	11 3e 07 4b 	sethi  %hi(0xf81d2c00), %o0
a0010090:	c0 27 bf fc 	clr  [ %fp + -4 ]
a0010094:	7f ff c2 cc 	call  a0000bc4 <_ilog>
a0010098:	90 12 20 06 	or  %o0, 6, %o0
a001009c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00100a0:	d4 08 61 93 	ldub  [ %g1 + 0x193 ], %o2	! a1007193 <atmelAsyncICmdRespId.lto_priv.533>
a00100a4:	98 10 20 04 	mov  4, %o4
a00100a8:	96 07 bf fc 	add  %fp, -4, %o3
a00100ac:	92 10 20 81 	mov  0x81, %o1
a00100b0:	7f ff ca c3 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a00100b4:	90 10 20 00 	clr  %o0
a00100b8:	81 c7 e0 08 	ret 
a00100bc:	81 e8 00 00 	restore 

a00100c0 <_atmel_onIsChipLockedDone>:
a00100c0:	80 a2 20 01 	cmp  %o0, 1
a00100c4:	12 80 00 07 	bne  a00100e0 <_atmel_onIsChipLockedDone+0x20>
a00100c8:	11 3e 87 4b 	sethi  %hi(0xfa1d2c00), %o0
a00100cc:	03 3e 07 40 	sethi  %hi(0xf81d0000), %g1
a00100d0:	90 10 60 06 	or  %g1, 6, %o0	! f81d0006 <curr_flash_pos+0x377735de>
a00100d4:	82 13 c0 00 	mov  %o7, %g1
a00100d8:	7f ff c2 bb 	call  a0000bc4 <_ilog>
a00100dc:	9e 10 40 00 	mov  %g1, %o7
a00100e0:	90 12 22 06 	or  %o0, 0x206, %o0
a00100e4:	82 13 c0 00 	mov  %o7, %g1
a00100e8:	7f ff c2 b7 	call  a0000bc4 <_ilog>
a00100ec:	9e 10 40 00 	mov  %g1, %o7

a00100f0 <_atmel_onLockDone>:
a00100f0:	9d e3 bf d8 	save  %sp, -40, %sp
a00100f4:	11 3e 07 4b 	sethi  %hi(0xf81d2c00), %o0
a00100f8:	c0 27 bf fc 	clr  [ %fp + -4 ]
a00100fc:	7f ff c2 b2 	call  a0000bc4 <_ilog>
a0010100:	90 12 21 06 	or  %o0, 0x106, %o0
a0010104:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0010108:	d4 08 61 93 	ldub  [ %g1 + 0x193 ], %o2	! a1007193 <atmelAsyncICmdRespId.lto_priv.533>
a001010c:	98 10 20 04 	mov  4, %o4
a0010110:	96 07 bf fc 	add  %fp, -4, %o3
a0010114:	92 10 20 81 	mov  0x81, %o1
a0010118:	7f ff ca a9 	call  a0002bbc <UART_packetizeSendResponseImmediate>
a001011c:	90 10 20 00 	clr  %o0
a0010120:	81 c7 e0 08 	ret 
a0010124:	81 e8 00 00 	restore 

a0010128 <ATMEL_isChipLocked>:
a0010128:	9d e3 bf d0 	save  %sp, -48, %sp
a001012c:	82 10 20 05 	mov  5, %g1
a0010130:	f0 23 a0 1c 	st  %i0, [ %sp + 0x1c ]
a0010134:	98 10 20 04 	mov  4, %o4
a0010138:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
a001013c:	82 10 20 01 	mov  1, %g1
a0010140:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
a0010144:	96 10 20 00 	clr  %o3
a0010148:	94 10 20 00 	clr  %o2
a001014c:	92 10 20 15 	mov  0x15, %o1
a0010150:	1b 28 00 08 	sethi  %hi(0xa0002000), %o5
a0010154:	11 00 c1 c0 	sethi  %hi(0x3070000), %o0
a0010158:	9a 13 63 8c 	or  %o5, 0x38c, %o5
a001015c:	7f ff c7 c9 	call  a0002080 <__ATMEL_submitI2cOperation>
a0010160:	90 12 22 00 	or  %o0, 0x200, %o0
a0010164:	81 c7 e0 08 	ret 
a0010168:	91 e8 00 08 	restore  %g0, %o0, %o0

a001016c <ATMEL_encryptStart>:
a001016c:	9d e3 bf 90 	save  %sp, -112, %sp
a0010170:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a0010174:	ba 17 61 44 	or  %i5, 0x144, %i5	! a1003144 <atmelEncrypt.lto_priv.528>
a0010178:	c4 07 60 cc 	ld  [ %i5 + 0xcc ], %g2
a001017c:	80 a0 a0 00 	cmp  %g2, 0
a0010180:	12 80 00 05 	bne  a0010194 <ATMEL_encryptStart+0x28>
a0010184:	c2 07 60 c8 	ld  [ %i5 + 0xc8 ], %g1
a0010188:	80 a0 60 04 	cmp  %g1, 4
a001018c:	02 80 00 07 	be  a00101a8 <ATMEL_encryptStart+0x3c>
a0010190:	13 3e 07 4d 	sethi  %hi(0xf81d3400), %o1
a0010194:	82 00 60 01 	inc  %g1
a0010198:	80 a0 80 01 	cmp  %g2, %g1
a001019c:	32 80 00 05 	bne,a   a00101b0 <ATMEL_encryptStart+0x44>
a00101a0:	f2 2f bf b0 	stb  %i1, [ %fp + -80 ]
a00101a4:	13 3e 07 4d 	sethi  %hi(0xf81d3400), %o1
a00101a8:	7f ff f3 7a 	call  a000cf90 <_iassert>
a00101ac:	90 12 63 07 	or  %o1, 0x307, %o0	! f81d3707 <curr_flash_pos+0x37776cdf>
a00101b0:	80 a0 00 1a 	cmp  %g0, %i2
a00101b4:	f0 2f bf b1 	stb  %i0, [ %fp + -79 ]
a00101b8:	82 40 20 00 	addx  %g0, 0, %g1
a00101bc:	80 a0 40 19 	cmp  %g1, %i1
a00101c0:	08 80 00 06 	bleu  a00101d8 <ATMEL_encryptStart+0x6c>
a00101c4:	f6 27 bf d4 	st  %i3, [ %fp + -44 ]
a00101c8:	94 10 20 20 	mov  0x20, %o2
a00101cc:	92 10 00 1a 	mov  %i2, %o1
a00101d0:	7f ff c0 b6 	call  a00004a8 <memcpy>
a00101d4:	90 07 bf b2 	add  %fp, -78, %o0
a00101d8:	94 10 20 28 	mov  0x28, %o2
a00101dc:	92 07 bf b0 	add  %fp, -80, %o1
a00101e0:	7f ff c0 b2 	call  a00004a8 <memcpy>
a00101e4:	90 07 bf d8 	add  %fp, -40, %o0
a00101e8:	f8 07 60 c8 	ld  [ %i5 + 0xc8 ], %i4
a00101ec:	91 2f 20 03 	sll  %i4, 3, %o0
a00101f0:	83 2f 20 05 	sll  %i4, 5, %g1
a00101f4:	86 02 00 01 	add  %o0, %g1, %g3
a00101f8:	94 10 20 28 	mov  0x28, %o2
a00101fc:	92 07 bf d8 	add  %fp, -40, %o1
a0010200:	7f ff c0 aa 	call  a00004a8 <memcpy>
a0010204:	90 07 40 03 	add  %i5, %g3, %o0
a0010208:	88 07 20 01 	add  %i4, 1, %g4
a001020c:	80 a1 20 05 	cmp  %g4, 5
a0010210:	22 80 00 03 	be,a   a001021c <ATMEL_encryptStart+0xb0>
a0010214:	c0 27 60 c8 	clr  [ %i5 + 0xc8 ]
a0010218:	c8 27 60 c8 	st  %g4, [ %i5 + 0xc8 ]
a001021c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0010220:	c2 08 61 40 	ldub  [ %g1 + 0x140 ], %g1	! a1003140 <encryptState+0xbc>
a0010224:	80 a0 60 00 	cmp  %g1, 0
a0010228:	12 80 00 04 	bne  a0010238 <ATMEL_encryptStart+0xcc>
a001022c:	01 00 00 00 	nop 
a0010230:	7f ff cc 3d 	call  a0003324 <CALLBACK_RunSingle.constprop.16>
a0010234:	01 00 00 00 	nop 
a0010238:	81 c7 e0 08 	ret 
a001023c:	81 e8 00 00 	restore 
a0010240:	a0 01 07 a8 	unknown
a0010244:	a0 01 07 f0 	unknown
a0010248:	a0 01 07 b4 	unknown
a001024c:	a0 01 08 00 	unknown
a0010250:	a0 01 07 e0 	unknown
a0010254:	a0 01 07 e0 	unknown
a0010258:	a0 01 06 44 	unknown
a001025c:	a0 01 06 54 	unknown

a0010260 <Link_SL_5G_LosDebounceTimer.lto_priv.859>:
a0010260:	9d e3 bf e0 	save  %sp, -32, %sp
a0010264:	37 28 40 0b 	sethi  %hi(0xa1002c00), %i3
a0010268:	c2 06 e3 50 	ld  [ %i3 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a001026c:	ba 16 e3 50 	or  %i3, 0x350, %i5
a0010270:	d6 00 60 38 	ld  [ %g1 + 0x38 ], %o3
a0010274:	d4 0f 60 11 	ldub  [ %i5 + 0x11 ], %o2
a0010278:	d2 0f 60 10 	ldub  [ %i5 + 0x10 ], %o1
a001027c:	96 0a e0 01 	and  %o3, 1, %o3
a0010280:	11 3e cc 44 	sethi  %hi(0xfb311000), %o0
a0010284:	7f ff c2 50 	call  a0000bc4 <_ilog>
a0010288:	90 12 20 06 	or  %o0, 6, %o0	! fb311006 <curr_flash_pos+0x3a8b45de>
a001028c:	c2 0f 60 10 	ldub  [ %i5 + 0x10 ], %g1
a0010290:	80 a0 60 00 	cmp  %g1, 0
a0010294:	02 80 00 07 	be  a00102b0 <Link_SL_5G_LosDebounceTimer.lto_priv.859+0x50>
a0010298:	b8 10 00 1d 	mov  %i5, %i4
a001029c:	80 a0 60 01 	cmp  %g1, 1
a00102a0:	22 80 00 19 	be,a   a0010304 <Link_SL_5G_LosDebounceTimer.lto_priv.859+0xa4>
a00102a4:	c2 0f 60 11 	ldub  [ %i5 + 0x11 ], %g1
a00102a8:	81 c7 e0 08 	ret 
a00102ac:	81 e8 00 00 	restore 
a00102b0:	c2 06 e3 50 	ld  [ %i3 + 0x350 ], %g1
a00102b4:	c8 00 60 38 	ld  [ %g1 + 0x38 ], %g4
a00102b8:	d2 0f 60 11 	ldub  [ %i5 + 0x11 ], %o1
a00102bc:	94 09 20 01 	and  %g4, 1, %o2
a00102c0:	80 a2 40 0a 	cmp  %o1, %o2
a00102c4:	12 80 00 0b 	bne  a00102f0 <Link_SL_5G_LosDebounceTimer.lto_priv.859+0x90>
a00102c8:	98 10 20 01 	mov  1, %o4
a00102cc:	d8 2f 60 10 	stb  %o4, [ %i5 + 0x10 ]
a00102d0:	da 00 60 30 	ld  [ %g1 + 0x30 ], %o5
a00102d4:	9e 13 60 01 	or  %o5, 1, %o7
a00102d8:	de 20 60 30 	st  %o7, [ %g1 + 0x30 ]
a00102dc:	f0 00 60 2c 	ld  [ %g1 + 0x2c ], %i0
a00102e0:	b6 16 20 01 	or  %i0, 1, %i3
a00102e4:	f6 20 60 2c 	st  %i3, [ %g1 + 0x2c ]
a00102e8:	81 c7 e0 08 	ret 
a00102ec:	81 e8 00 00 	restore 
a00102f0:	c2 00 60 38 	ld  [ %g1 + 0x38 ], %g1
a00102f4:	82 08 60 01 	and  %g1, 1, %g1
a00102f8:	c2 2f 60 11 	stb  %g1, [ %i5 + 0x11 ]
a00102fc:	81 c7 e0 08 	ret 
a0010300:	81 e8 00 00 	restore 
a0010304:	80 a0 60 00 	cmp  %g1, 0
a0010308:	32 80 00 11 	bne,a   a001034c <Link_SL_5G_LosDebounceTimer.lto_priv.859+0xec>
a001030c:	f0 07 20 0c 	ld  [ %i4 + 0xc ], %i0
a0010310:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0010314:	82 10 63 2c 	or  %g1, 0x32c, %g1	! a1002f2c <sfpFinisarContext.lto_priv.558>
a0010318:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001031c:	c0 30 60 0c 	clrh  [ %g1 + 0xc ]
a0010320:	c0 28 60 15 	clrb  [ %g1 + 0x15 ]
a0010324:	7f ff c3 e7 	call  a00012c0 <TIMING_TimerStart>
a0010328:	c0 28 60 13 	clrb  [ %g1 + 0x13 ]
a001032c:	05 28 00 81 	sethi  %hi(0xa0020400), %g2
a0010330:	92 10 20 01 	mov  1, %o1
a0010334:	7f ff f4 2d 	call  a000d3e8 <STATSMON_StatgroupControl>
a0010338:	90 10 a1 1c 	or  %g2, 0x11c, %o0
a001033c:	07 3e 0c 40 	sethi  %hi(0xf8310000), %g3
a0010340:	7f ff c2 21 	call  a0000bc4 <_ilog>
a0010344:	90 10 e1 06 	or  %g3, 0x106, %o0	! f8310106 <curr_flash_pos+0x378b36de>
a0010348:	f0 07 20 0c 	ld  [ %i4 + 0xc ], %i0
a001034c:	82 10 20 02 	mov  2, %g1
a0010350:	c2 2f 20 10 	stb  %g1, [ %i4 + 0x10 ]
a0010354:	7f ff c3 e9 	call  a00012f8 <TIMING_TimerStop>
a0010358:	81 e8 00 00 	restore 

a001035c <Link_SL_5G_StabilityCheck.lto_priv.860>:
a001035c:	9d e3 bf e0 	save  %sp, -32, %sp
a0010360:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a0010364:	c2 07 23 50 	ld  [ %i4 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a0010368:	d2 00 61 bc 	ld  [ %g1 + 0x1bc ], %o1
a001036c:	d4 00 61 c0 	ld  [ %g1 + 0x1c0 ], %o2
a0010370:	d6 00 61 c4 	ld  [ %g1 + 0x1c4 ], %o3
a0010374:	82 02 40 0a 	add  %o1, %o2, %g1
a0010378:	82 00 40 0b 	add  %g1, %o3, %g1
a001037c:	80 a0 60 00 	cmp  %g1, 0
a0010380:	12 80 00 29 	bne  a0010424 <Link_SL_5G_StabilityCheck.lto_priv.860+0xc8>
a0010384:	ba 17 23 50 	or  %i4, 0x350, %i5
a0010388:	c2 0f 60 1c 	ldub  [ %i5 + 0x1c ], %g1
a001038c:	80 a0 60 00 	cmp  %g1, 0
a0010390:	12 80 00 2f 	bne  a001044c <Link_SL_5G_StabilityCheck.lto_priv.860+0xf0>
a0010394:	82 10 20 01 	mov  1, %g1
a0010398:	05 3e cc 43 	sethi  %hi(0xfb310c00), %g2
a001039c:	c2 2f 60 1c 	stb  %g1, [ %i5 + 0x1c ]
a00103a0:	7f ff c2 09 	call  a0000bc4 <_ilog>
a00103a4:	90 10 a0 06 	or  %g2, 6, %o0
a00103a8:	c2 07 23 50 	ld  [ %i4 + 0x350 ], %g1
a00103ac:	c8 00 60 30 	ld  [ %g1 + 0x30 ], %g4
a00103b0:	07 00 00 08 	sethi  %hi(0x2000), %g3
a00103b4:	92 11 00 03 	or  %g4, %g3, %o1
a00103b8:	d2 20 60 30 	st  %o1, [ %g1 + 0x30 ]
a00103bc:	17 00 00 04 	sethi  %hi(0x1000), %o3
a00103c0:	d4 00 60 30 	ld  [ %g1 + 0x30 ], %o2
a00103c4:	98 12 80 0b 	or  %o2, %o3, %o4
a00103c8:	d8 20 60 30 	st  %o4, [ %g1 + 0x30 ]
a00103cc:	15 04 00 00 	sethi  %hi(0x10000000), %o2
a00103d0:	da 00 60 2c 	ld  [ %g1 + 0x2c ], %o5
a00103d4:	b0 13 40 03 	or  %o5, %g3, %i0
a00103d8:	f0 20 60 2c 	st  %i0, [ %g1 + 0x2c ]
a00103dc:	b0 10 20 01 	mov  1, %i0
a00103e0:	f8 00 60 2c 	ld  [ %g1 + 0x2c ], %i4
a00103e4:	ba 17 00 0b 	or  %i4, %o3, %i5
a00103e8:	fa 20 60 2c 	st  %i5, [ %g1 + 0x2c ]
a00103ec:	d0 00 61 a4 	ld  [ %g1 + 0x1a4 ], %o0
a00103f0:	84 12 24 00 	or  %o0, 0x400, %g2
a00103f4:	c4 20 61 a4 	st  %g2, [ %g1 + 0x1a4 ]
a00103f8:	90 10 20 0a 	mov  0xa, %o0
a00103fc:	c8 00 61 a4 	ld  [ %g1 + 0x1a4 ], %g4
a0010400:	86 09 3b ff 	and  %g4, -1025, %g3
a0010404:	c6 20 61 a4 	st  %g3, [ %g1 + 0x1a4 ]
a0010408:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a001040c:	96 2a 40 0a 	andn  %o1, %o2, %o3
a0010410:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a0010414:	7f ff c0 14 	call  a0000464 <LEON_TimerWaitMicroSec>
a0010418:	01 00 00 00 	nop 
a001041c:	40 00 00 10 	call  a001045c <Link_SL_5G_UpdateLinkStatus>
a0010420:	81 e8 00 00 	restore 
a0010424:	11 3e cc 43 	sethi  %hi(0xfb310c00), %o0
a0010428:	7f ff c1 e7 	call  a0000bc4 <_ilog>
a001042c:	90 12 20 06 	or  %o0, 6, %o0	! fb310c06 <curr_flash_pos+0x3a8b41de>
a0010430:	c2 0f 60 1c 	ldub  [ %i5 + 0x1c ], %g1
a0010434:	80 a0 60 00 	cmp  %g1, 0
a0010438:	02 80 00 07 	be  a0010454 <Link_SL_5G_StabilityCheck.lto_priv.860+0xf8>
a001043c:	01 00 00 00 	nop 
a0010440:	c2 07 60 20 	ld  [ %i5 + 0x20 ], %g1
a0010444:	9f c0 40 00 	call  %g1
a0010448:	01 00 00 00 	nop 
a001044c:	81 c7 e0 08 	ret 
a0010450:	81 e8 00 00 	restore 
a0010454:	40 00 04 10 	call  a0011494 <Link_SL_5G_RestartRx>
a0010458:	81 e8 00 00 	restore 

a001045c <Link_SL_5G_UpdateLinkStatus>:
a001045c:	9d e3 bf e0 	save  %sp, -32, %sp
a0010460:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0010464:	82 10 63 50 	or  %g1, 0x350, %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a0010468:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
a001046c:	80 a0 80 18 	cmp  %g2, %i0
a0010470:	02 80 00 06 	be  a0010488 <Link_SL_5G_UpdateLinkStatus+0x2c>
a0010474:	01 00 00 00 	nop 
a0010478:	f0 28 60 08 	stb  %i0, [ %g1 + 8 ]
a001047c:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0010480:	9f c0 40 00 	call  %g1
a0010484:	90 10 00 18 	mov  %i0, %o0
a0010488:	81 c7 e0 08 	ret 
a001048c:	81 e8 00 00 	restore 

a0010490 <Link_SL_5G_TakedownReceive.lto_priv.590>:
a0010490:	9d e3 bf e0 	save  %sp, -32, %sp
a0010494:	92 10 20 00 	clr  %o1
a0010498:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
a001049c:	7f ff f3 d3 	call  a000d3e8 <STATSMON_StatgroupControl>
a00104a0:	90 12 21 4c 	or  %o0, 0x14c, %o0	! a002054c <Fiber16bitsStats>
a00104a4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00104a8:	ba 10 63 50 	or  %g1, 0x350, %i5	! a1002f50 <sl_5Gvars.lto_priv.557>
a00104ac:	c2 00 63 50 	ld  [ %g1 + 0x350 ], %g1
a00104b0:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a00104b4:	05 04 00 00 	sethi  %hi(0x10000000), %g2
a00104b8:	88 10 c0 02 	or  %g3, %g2, %g4
a00104bc:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a00104c0:	11 00 00 08 	sethi  %hi(0x2000), %o0
a00104c4:	d2 00 60 2c 	ld  [ %g1 + 0x2c ], %o1
a00104c8:	94 0a 7f fe 	and  %o1, -2, %o2
a00104cc:	d4 20 60 2c 	st  %o2, [ %g1 + 0x2c ]
a00104d0:	09 00 00 04 	sethi  %hi(0x1000), %g4
a00104d4:	d6 00 60 2c 	ld  [ %g1 + 0x2c ], %o3
a00104d8:	98 0a f7 ff 	and  %o3, -2049, %o4
a00104dc:	d8 20 60 2c 	st  %o4, [ %g1 + 0x2c ]
a00104e0:	da 00 60 2c 	ld  [ %g1 + 0x2c ], %o5
a00104e4:	86 2b 40 08 	andn  %o5, %o0, %g3
a00104e8:	c6 20 60 2c 	st  %g3, [ %g1 + 0x2c ]
a00104ec:	c4 00 60 2c 	ld  [ %g1 + 0x2c ], %g2
a00104f0:	92 28 80 04 	andn  %g2, %g4, %o1
a00104f4:	d2 20 60 2c 	st  %o1, [ %g1 + 0x2c ]
a00104f8:	d4 00 61 a4 	ld  [ %g1 + 0x1a4 ], %o2
a00104fc:	96 12 a0 10 	or  %o2, 0x10, %o3
a0010500:	d6 20 61 a4 	st  %o3, [ %g1 + 0x1a4 ]
a0010504:	d8 00 61 ac 	ld  [ %g1 + 0x1ac ], %o4
a0010508:	9a 13 20 03 	or  %o4, 3, %o5
a001050c:	da 20 61 ac 	st  %o5, [ %g1 + 0x1ac ]
a0010510:	7f ff c3 7a 	call  a00012f8 <TIMING_TimerStop>
a0010514:	d0 07 60 18 	ld  [ %i5 + 0x18 ], %o0
a0010518:	c0 2f 60 1c 	clrb  [ %i5 + 0x1c ]
a001051c:	81 c7 e0 08 	ret 
a0010520:	81 e8 00 00 	restore 

a0010524 <Link_SL_5G_RxPowerChangeCallback.lto_priv.861>:
a0010524:	9d e3 bf e0 	save  %sp, -32, %sp
a0010528:	80 a6 20 00 	cmp  %i0, 0
a001052c:	02 80 00 23 	be  a00105b8 <Link_SL_5G_RxPowerChangeCallback.lto_priv.861+0x94>
a0010530:	11 3e 0c 41 	sethi  %hi(0xf8310400), %o0
a0010534:	7f ff c1 a4 	call  a0000bc4 <_ilog>
a0010538:	90 12 20 06 	or  %o0, 6, %o0	! f8310406 <curr_flash_pos+0x378b39de>
a001053c:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0010540:	c2 07 63 50 	ld  [ %i5 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a0010544:	c4 00 60 30 	ld  [ %g1 + 0x30 ], %g2
a0010548:	86 10 a8 00 	or  %g2, 0x800, %g3
a001054c:	c6 20 60 30 	st  %g3, [ %g1 + 0x30 ]
a0010550:	b8 17 63 50 	or  %i5, 0x350, %i4
a0010554:	c8 00 60 2c 	ld  [ %g1 + 0x2c ], %g4
a0010558:	92 11 28 00 	or  %g4, 0x800, %o1
a001055c:	d2 20 60 2c 	st  %o1, [ %g1 + 0x2c ]
a0010560:	d4 00 61 ac 	ld  [ %g1 + 0x1ac ], %o2
a0010564:	96 0a bf fc 	and  %o2, -4, %o3
a0010568:	d6 20 61 ac 	st  %o3, [ %g1 + 0x1ac ]
a001056c:	d8 00 61 a4 	ld  [ %g1 + 0x1a4 ], %o4
a0010570:	9a 0b 3f ef 	and  %o4, -17, %o5
a0010574:	da 20 61 a4 	st  %o5, [ %g1 + 0x1a4 ]
a0010578:	f0 00 61 ac 	ld  [ %g1 + 0x1ac ], %i0
a001057c:	90 16 20 08 	or  %i0, 8, %o0
a0010580:	d0 20 61 ac 	st  %o0, [ %g1 + 0x1ac ]
a0010584:	c4 00 61 a4 	ld  [ %g1 + 0x1a4 ], %g2
a0010588:	86 08 bf df 	and  %g2, -33, %g3
a001058c:	c6 20 61 a4 	st  %g3, [ %g1 + 0x1a4 ]
a0010590:	7f ff ca 36 	call  a0002e68 <LEON_TimerRead>
a0010594:	01 00 00 00 	nop 
a0010598:	c2 07 63 50 	ld  [ %i5 + 0x350 ], %g1
a001059c:	ba 10 20 07 	mov  7, %i5
a00105a0:	fa 20 61 b8 	st  %i5, [ %g1 + 0x1b8 ]
a00105a4:	d0 27 20 14 	st  %o0, [ %i4 + 0x14 ]
a00105a8:	39 3e 0c 42 	sethi  %hi(0xf8310800), %i4
a00105ac:	b0 17 20 06 	or  %i4, 6, %i0	! f8310806 <curr_flash_pos+0x378b3dde>
a00105b0:	7f ff c1 85 	call  a0000bc4 <_ilog>
a00105b4:	81 e8 00 00 	restore 
a00105b8:	7f ff c1 83 	call  a0000bc4 <_ilog>
a00105bc:	90 12 21 06 	or  %o0, 0x106, %o0
a00105c0:	7f ff ff a7 	call  a001045c <Link_SL_5G_UpdateLinkStatus>
a00105c4:	90 10 20 00 	clr  %o0
a00105c8:	7f ff ff b2 	call  a0010490 <Link_SL_5G_TakedownReceive.lto_priv.590>
a00105cc:	81 e8 00 00 	restore 

a00105d0 <LED_TimerHandler.lto_priv.877>:
a00105d0:	9d e3 bf e0 	save  %sp, -32, %sp
a00105d4:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a00105d8:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a00105dc:	f8 00 60 0c 	ld  [ %g1 + 0xc ], %i4
a00105e0:	05 28 40 0b 	sethi  %hi(0xa1002c00), %g2
a00105e4:	c2 10 a3 74 	lduh  [ %g2 + 0x374 ], %g1	! a1002f74 <ledContext.lto_priv.549>
a00105e8:	82 00 60 01 	inc  %g1
a00105ec:	86 08 60 01 	and  %g1, 1, %g3
a00105f0:	c2 30 a3 74 	sth  %g1, [ %g2 + 0x374 ]
a00105f4:	83 28 60 10 	sll  %g1, 0x10, %g1
a00105f8:	89 30 60 11 	srl  %g1, 0x11, %g4
a00105fc:	83 30 60 12 	srl  %g1, 0x12, %g1
a0010600:	90 09 20 01 	and  %g4, 1, %o0
a0010604:	82 08 60 01 	and  %g1, 1, %g1
a0010608:	ba 10 a3 74 	or  %g2, 0x374, %i5
a001060c:	b8 0f 2c 00 	and  %i4, 0xc00, %i4
a0010610:	c6 2f 60 0c 	stb  %g3, [ %i5 + 0xc ]
a0010614:	d0 2f 60 0d 	stb  %o0, [ %i5 + 0xd ]
a0010618:	40 00 00 8c 	call  a0010848 <LED_GetCurrentState>
a001061c:	c2 2f 60 0e 	stb  %g1, [ %i5 + 0xe ]
a0010620:	80 a2 20 07 	cmp  %o0, 7
a0010624:	18 80 00 80 	bgu  a0010824 <LED_TimerHandler.lto_priv.877+0x254>
a0010628:	b2 10 00 08 	mov  %o0, %i1
a001062c:	b3 2a 20 02 	sll  %o0, 2, %i1
a0010630:	03 28 00 40 	sethi  %hi(0xa0010000), %g1
a0010634:	82 10 62 40 	or  %g1, 0x240, %g1	! a0010240 <ATMEL_encryptStart+0xd4>
a0010638:	c2 00 40 19 	ld  [ %g1 + %i1 ], %g1
a001063c:	81 c0 40 00 	jmp  %g1
a0010640:	01 00 00 00 	nop 
a0010644:	31 28 00 87 	sethi  %hi(0xa0021c00), %i0
a0010648:	b2 10 20 02 	mov  2, %i1
a001064c:	10 80 00 74 	b  a001081c <LED_TimerHandler.lto_priv.877+0x24c>
a0010650:	b0 16 21 7e 	or  %i0, 0x17e, %i0
a0010654:	c0 2f 60 12 	clrb  [ %i5 + 0x12 ]
a0010658:	7f ff d1 89 	call  a0004c7c <EVENT_GetEventInfo>
a001065c:	90 10 20 02 	mov  2, %o0
a0010660:	80 a2 20 07 	cmp  %o0, 7
a0010664:	22 80 00 74 	be,a   a0010834 <LED_TimerHandler.lto_priv.877+0x264>
a0010668:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a001066c:	7f ff d1 84 	call  a0004c7c <EVENT_GetEventInfo>
a0010670:	90 10 20 03 	mov  3, %o0
a0010674:	80 a2 20 05 	cmp  %o0, 5
a0010678:	22 80 00 6f 	be,a   a0010834 <LED_TimerHandler.lto_priv.877+0x264>
a001067c:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a0010680:	7f ff d1 7f 	call  a0004c7c <EVENT_GetEventInfo>
a0010684:	90 10 20 04 	mov  4, %o0
a0010688:	80 a2 20 02 	cmp  %o0, 2
a001068c:	22 80 00 6a 	be,a   a0010834 <LED_TimerHandler.lto_priv.877+0x264>
a0010690:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a0010694:	7f ff d1 7a 	call  a0004c7c <EVENT_GetEventInfo>
a0010698:	90 10 20 00 	clr  %o0
a001069c:	80 a2 20 02 	cmp  %o0, 2
a00106a0:	22 80 00 65 	be,a   a0010834 <LED_TimerHandler.lto_priv.877+0x264>
a00106a4:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a00106a8:	84 10 20 01 	mov  1, %g2
a00106ac:	92 08 a0 01 	and  %g2, 1, %o1
a00106b0:	7f ff e4 4a 	call  a00097d8 <LED_OnOff>
a00106b4:	90 10 20 00 	clr  %o0
a00106b8:	7f ff d1 71 	call  a0004c7c <EVENT_GetEventInfo>
a00106bc:	90 10 20 00 	clr  %o0
a00106c0:	80 a2 20 01 	cmp  %o0, 1
a00106c4:	02 80 00 06 	be  a00106dc <LED_TimerHandler.lto_priv.877+0x10c>
a00106c8:	80 a2 20 02 	cmp  %o0, 2
a00106cc:	32 80 00 08 	bne,a   a00106ec <LED_TimerHandler.lto_priv.877+0x11c>
a00106d0:	86 10 20 00 	clr  %g3
a00106d4:	10 80 00 06 	b  a00106ec <LED_TimerHandler.lto_priv.877+0x11c>
a00106d8:	c6 0f 60 0e 	ldub  [ %i5 + 0xe ], %g3
a00106dc:	7f ff d1 68 	call  a0004c7c <EVENT_GetEventInfo>
a00106e0:	01 00 00 00 	nop 
a00106e4:	80 a0 00 08 	cmp  %g0, %o0
a00106e8:	86 40 20 00 	addx  %g0, 0, %g3
a00106ec:	92 08 e0 ff 	and  %g3, 0xff, %o1
a00106f0:	7f ff e4 3a 	call  a00097d8 <LED_OnOff>
a00106f4:	90 10 20 02 	mov  2, %o0
a00106f8:	90 10 20 02 	mov  2, %o0
a00106fc:	7f ff d1 60 	call  a0004c7c <EVENT_GetEventInfo>
a0010700:	b2 10 20 00 	clr  %i1
a0010704:	80 a2 20 07 	cmp  %o0, 7
a0010708:	18 80 00 09 	bgu  a001072c <LED_TimerHandler.lto_priv.877+0x15c>
a001070c:	82 10 20 01 	mov  1, %g1
a0010710:	89 28 40 08 	sll  %g1, %o0, %g4
a0010714:	80 89 20 90 	btst  0x90, %g4
a0010718:	32 80 00 05 	bne,a   a001072c <LED_TimerHandler.lto_priv.877+0x15c>
a001071c:	f2 0f 60 0e 	ldub  [ %i5 + 0xe ], %i1
a0010720:	90 09 20 6c 	and  %g4, 0x6c, %o0
a0010724:	80 a0 00 08 	cmp  %g0, %o0
a0010728:	b2 40 20 00 	addx  %g0, 0, %i1
a001072c:	92 0e 60 ff 	and  %i1, 0xff, %o1
a0010730:	7f ff e4 2a 	call  a00097d8 <LED_OnOff>
a0010734:	90 10 20 04 	mov  4, %o0
a0010738:	7f ff d1 51 	call  a0004c7c <EVENT_GetEventInfo>
a001073c:	90 10 20 03 	mov  3, %o0
a0010740:	80 a2 20 01 	cmp  %o0, 1
a0010744:	0a 80 00 09 	bcs  a0010768 <LED_TimerHandler.lto_priv.877+0x198>
a0010748:	80 a2 20 03 	cmp  %o0, 3
a001074c:	08 80 00 08 	bleu  a001076c <LED_TimerHandler.lto_priv.877+0x19c>
a0010750:	b0 10 20 01 	mov  1, %i0
a0010754:	80 a2 20 05 	cmp  %o0, 5
a0010758:	38 80 00 05 	bgu,a   a001076c <LED_TimerHandler.lto_priv.877+0x19c>
a001075c:	b0 10 20 00 	clr  %i0
a0010760:	10 80 00 03 	b  a001076c <LED_TimerHandler.lto_priv.877+0x19c>
a0010764:	f0 0f 60 0e 	ldub  [ %i5 + 0xe ], %i0
a0010768:	b0 10 20 00 	clr  %i0
a001076c:	92 0e 20 ff 	and  %i0, 0xff, %o1
a0010770:	7f ff e4 1a 	call  a00097d8 <LED_OnOff>
a0010774:	90 10 20 05 	mov  5, %o0
a0010778:	7f ff d1 41 	call  a0004c7c <EVENT_GetEventInfo>
a001077c:	90 10 20 04 	mov  4, %o0
a0010780:	80 a2 20 01 	cmp  %o0, 1
a0010784:	02 80 00 06 	be  a001079c <LED_TimerHandler.lto_priv.877+0x1cc>
a0010788:	92 10 20 01 	mov  1, %o1
a001078c:	80 a2 20 02 	cmp  %o0, 2
a0010790:	12 80 00 03 	bne  a001079c <LED_TimerHandler.lto_priv.877+0x1cc>
a0010794:	92 10 20 00 	clr  %o1
a0010798:	d2 0f 60 0e 	ldub  [ %i5 + 0xe ], %o1
a001079c:	92 0a 60 ff 	and  %o1, 0xff, %o1
a00107a0:	7f ff e4 0e 	call  a00097d8 <LED_OnOff>
a00107a4:	90 10 20 06 	mov  6, %o0
a00107a8:	f0 0f 60 12 	ldub  [ %i5 + 0x12 ], %i0
a00107ac:	7f ff e5 b4 	call  a0009e7c <GPIO_dataWriteRMW>
a00107b0:	93 e8 20 ff 	restore  %g0, 0xff, %o1
a00107b4:	80 a7 20 00 	cmp  %i4, 0
a00107b8:	12 80 00 05 	bne  a00107cc <LED_TimerHandler.lto_priv.877+0x1fc>
a00107bc:	19 28 00 87 	sethi  %hi(0xa0021c00), %o4
a00107c0:	9a 10 20 04 	mov  4, %o5
a00107c4:	10 80 00 05 	b  a00107d8 <LED_TimerHandler.lto_priv.877+0x208>
a00107c8:	b0 13 21 8a 	or  %o4, 0x18a, %i0
a00107cc:	1f 28 00 87 	sethi  %hi(0xa0021c00), %o7
a00107d0:	9a 10 20 05 	mov  5, %o5
a00107d4:	b0 13 e1 92 	or  %o7, 0x192, %i0
a00107d8:	10 80 00 11 	b  a001081c <LED_TimerHandler.lto_priv.877+0x24c>
a00107dc:	b2 0b 60 05 	and  %o5, 5, %i1
a00107e0:	13 28 00 87 	sethi  %hi(0xa0021c00), %o1
a00107e4:	b2 10 20 02 	mov  2, %i1
a00107e8:	10 80 00 0d 	b  a001081c <LED_TimerHandler.lto_priv.877+0x24c>
a00107ec:	b0 12 61 82 	or  %o1, 0x182, %i0
a00107f0:	39 28 00 87 	sethi  %hi(0xa0021c00), %i4
a00107f4:	b2 10 20 02 	mov  2, %i1
a00107f8:	10 80 00 09 	b  a001081c <LED_TimerHandler.lto_priv.877+0x24c>
a00107fc:	b0 17 21 86 	or  %i4, 0x186, %i0
a0010800:	15 28 00 87 	sethi  %hi(0xa0021c00), %o2
a0010804:	80 a7 20 00 	cmp  %i4, 0
a0010808:	12 80 00 04 	bne  a0010818 <LED_TimerHandler.lto_priv.877+0x248>
a001080c:	b0 12 a1 a0 	or  %o2, 0x1a0, %i0
a0010810:	17 28 00 87 	sethi  %hi(0xa0021c00), %o3
a0010814:	b0 12 e1 9c 	or  %o3, 0x19c, %i0	! a0021d9c <veriFaultPattern.lto_priv.556>
a0010818:	b2 10 20 02 	mov  2, %i1
a001081c:	40 00 00 1e 	call  a0010894 <LED_PatternDisplay.isra.0>
a0010820:	81 e8 00 00 	restore 
a0010824:	3b 3e 44 40 	sethi  %hi(0xf9110000), %i5
a0010828:	b0 17 60 05 	or  %i5, 5, %i0	! f9110005 <curr_flash_pos+0x386b35dd>
a001082c:	7f ff c0 e6 	call  a0000bc4 <_ilog>
a0010830:	81 e8 00 00 	restore 
a0010834:	80 a0 60 00 	cmp  %g1, 0
a0010838:	12 bf ff 9c 	bne  a00106a8 <LED_TimerHandler.lto_priv.877+0xd8>
a001083c:	84 10 20 00 	clr  %g2
a0010840:	10 bf ff 9c 	b  a00106b0 <LED_TimerHandler.lto_priv.877+0xe0>
a0010844:	92 08 a0 01 	and  %g2, 1, %o1

a0010848 <LED_GetCurrentState>:
a0010848:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001084c:	c4 10 63 84 	lduh  [ %g1 + 0x384 ], %g2	! a1002f84 <ledContext.lto_priv.549+0x10>
a0010850:	82 10 20 00 	clr  %g1
a0010854:	87 38 80 01 	sra  %g2, %g1, %g3
a0010858:	80 88 e0 01 	btst  1, %g3
a001085c:	12 80 00 07 	bne  a0010878 <LED_GetCurrentState+0x30>
a0010860:	90 08 60 ff 	and  %g1, 0xff, %o0
a0010864:	82 00 60 01 	inc  %g1
a0010868:	80 a0 60 09 	cmp  %g1, 9
a001086c:	12 bf ff fb 	bne  a0010858 <LED_GetCurrentState+0x10>
a0010870:	87 38 80 01 	sra  %g2, %g1, %g3
a0010874:	90 10 20 08 	mov  8, %o0
a0010878:	81 c3 e0 08 	retl 
a001087c:	01 00 00 00 	nop 

a0010880 <LED_BootingFinish.lto_priv.878>:
a0010880:	92 10 20 00 	clr  %o1	! 0 <__lex_srodata_size>
a0010884:	90 10 20 06 	mov  6, %o0
a0010888:	82 13 c0 00 	mov  %o7, %g1
a001088c:	7f ff e3 b2 	call  a0009754 <LED_SetLedState>
a0010890:	9e 10 40 00 	mov  %g1, %o7

a0010894 <LED_PatternDisplay.isra.0>:
a0010894:	9d e3 bf e0 	save  %sp, -32, %sp
a0010898:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001089c:	ba 10 63 74 	or  %g1, 0x374, %i5	! a1002f74 <ledContext.lto_priv.549>
a00108a0:	c4 17 60 02 	lduh  [ %i5 + 2 ], %g2
a00108a4:	80 a0 80 19 	cmp  %g2, %i1
a00108a8:	0a 80 00 03 	bcs  a00108b4 <LED_PatternDisplay.isra.0+0x20>
a00108ac:	86 10 00 01 	mov  %g1, %g3
a00108b0:	c0 37 60 02 	clrh  [ %i5 + 2 ]
a00108b4:	c2 17 60 02 	lduh  [ %i5 + 2 ], %g1
a00108b8:	83 28 60 01 	sll  %g1, 1, %g1
a00108bc:	d0 10 e3 74 	lduh  [ %g3 + 0x374 ], %o0
a00108c0:	88 06 00 01 	add  %i0, %g1, %g4
a00108c4:	d2 09 20 01 	ldub  [ %g4 + 1 ], %o1
a00108c8:	80 a2 00 09 	cmp  %o0, %o1
a00108cc:	0a 80 00 0a 	bcs  a00108f4 <LED_PatternDisplay.isra.0+0x60>
a00108d0:	01 00 00 00 	nop 
a00108d4:	d0 0e 00 01 	ldub  [ %i0 + %g1 ], %o0
a00108d8:	7f ff e5 69 	call  a0009e7c <GPIO_dataWriteRMW>
a00108dc:	92 10 20 ff 	mov  0xff, %o1
a00108e0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00108e4:	c0 30 63 74 	clrh  [ %g1 + 0x374 ]	! a1002f74 <ledContext.lto_priv.549>
a00108e8:	c2 17 60 02 	lduh  [ %i5 + 2 ], %g1
a00108ec:	82 00 60 01 	inc  %g1
a00108f0:	c2 37 60 02 	sth  %g1, [ %i5 + 2 ]
a00108f4:	81 c7 e0 08 	ret 
a00108f8:	81 e8 00 00 	restore 

a00108fc <BBGE_COMM_versionCrcCheckHandler.lto_priv.761>:
a00108fc:	9d e3 bf d8 	save  %sp, -40, %sp
a0010900:	03 30 28 00 	sethi  %hi(0xc0a00000), %g1
a0010904:	fa 00 60 88 	ld  [ %g1 + 0x88 ], %i5	! c0a00088 <__bin_table_start+0x88>
a0010908:	f4 00 60 8c 	ld  [ %g1 + 0x8c ], %i2
a001090c:	85 37 60 08 	srl  %i5, 8, %g2
a0010910:	b7 37 60 18 	srl  %i5, 0x18, %i3
a0010914:	b9 37 60 10 	srl  %i5, 0x10, %i4
a0010918:	94 10 20 08 	mov  8, %o2
a001091c:	ba 08 a0 ff 	and  %g2, 0xff, %i5
a0010920:	b0 0f 20 ff 	and  %i4, 0xff, %i0
a0010924:	f4 27 bf f8 	st  %i2, [ %fp + -8 ]
a0010928:	13 28 40 0b 	sethi  %hi(0xa1002c00), %o1
a001092c:	f6 2f bf fc 	stb  %i3, [ %fp + -4 ]
a0010930:	92 12 63 88 	or  %o1, 0x388, %o1
a0010934:	f0 2f bf fd 	stb  %i0, [ %fp + -3 ]
a0010938:	90 07 bf f8 	add  %fp, -8, %o0
a001093c:	fa 2f bf fe 	stb  %i5, [ %fp + -2 ]
a0010940:	7f ff ca 51 	call  a0003284 <memeq>
a0010944:	c0 2f bf ff 	clrb  [ %fp + -1 ]
a0010948:	87 2e e0 10 	sll  %i3, 0x10, %g3
a001094c:	80 a2 20 00 	cmp  %o0, 0
a0010950:	89 2e 20 08 	sll  %i0, 8, %g4
a0010954:	90 10 c0 1d 	or  %g3, %i5, %o0
a0010958:	94 10 00 1a 	mov  %i2, %o2
a001095c:	92 12 00 04 	or  %o0, %g4, %o1
a0010960:	12 80 00 0a 	bne  a0010988 <BBGE_COMM_versionCrcCheckHandler.lto_priv.761+0x8c>
a0010964:	17 3e 89 c1 	sethi  %hi(0xfa270400), %o3
a0010968:	7f ff c0 97 	call  a0000bc4 <_ilog>
a001096c:	90 12 e1 05 	or  %o3, 0x105, %o0	! fa270505 <curr_flash_pos+0x39813add>
a0010970:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0010974:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a0010978:	98 10 20 01 	mov  1, %o4
a001097c:	d8 20 60 48 	st  %o4, [ %g1 + 0x48 ]
a0010980:	40 00 06 75 	call  a0012354 <CMD_loadAndRunProgramBB>
a0010984:	91 e8 20 00 	restore  %g0, 0, %o0
a0010988:	7f ff c0 8f 	call  a0000bc4 <_ilog>
a001098c:	90 12 e2 02 	or  %o3, 0x202, %o0
a0010990:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0010994:	b4 10 20 01 	mov  1, %i2
a0010998:	7f ff f1 35 	call  a000ce6c <bb_top_SetGEToResetMode>
a001099c:	f4 28 63 98 	stb  %i2, [ %g1 + 0x398 ]
a00109a0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00109a4:	94 10 62 e0 	or  %g1, 0x2e0, %o2	! a1002ee0 <comLinkContext.lto_priv.548>
a00109a8:	f4 2a a0 0d 	stb  %i2, [ %o2 + 0xd ]
a00109ac:	c2 08 62 e0 	ldub  [ %g1 + 0x2e0 ], %g1
a00109b0:	80 a0 60 05 	cmp  %g1, 5
a00109b4:	12 80 00 04 	bne  a00109c4 <BBGE_COMM_versionCrcCheckHandler.lto_priv.761+0xc8>
a00109b8:	01 00 00 00 	nop 
a00109bc:	40 00 02 09 	call  a00111e0 <ComLinkSetStatus.lto_priv.564>
a00109c0:	91 e8 20 01 	restore  %g0, 1, %o0
a00109c4:	81 c7 e0 08 	ret 
a00109c8:	81 e8 00 00 	restore 

a00109cc <BBGE_COMM_CheckUsb2EventStatus.lto_priv.884>:
a00109cc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00109d0:	c2 00 63 90 	ld  [ %g1 + 0x390 ], %g1	! a1006390 <bb_top_registers.lto_priv.174>
a00109d4:	c2 00 60 58 	ld  [ %g1 + 0x58 ], %g1
a00109d8:	80 88 60 01 	btst  1, %g1
a00109dc:	12 80 00 03 	bne  a00109e8 <BBGE_COMM_CheckUsb2EventStatus.lto_priv.884+0x1c>
a00109e0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00109e4:	c0 28 61 91 	clrb  [ %g1 + 0x191 ]	! a1007191 <ulmLinkState.lto_priv.545>
a00109e8:	81 c3 e0 08 	retl 
a00109ec:	d0 08 61 91 	ldub  [ %g1 + 0x191 ], %o0
a00109f0:	a0 01 0f 78 	unknown
a00109f4:	a0 01 0f 9c 	unknown
a00109f8:	a0 01 0f d4 	unknown
a00109fc:	a0 01 10 60 	unknown
a0010a00:	a0 01 10 b8 	unknown
a0010a04:	a0 01 11 5c 	unknown

a0010a08 <_LINKMGR_phyWaitRemoteHandler.lto_priv.200>:
a0010a08:	9d e3 bf e0 	save  %sp, -32, %sp
a0010a0c:	80 a6 20 00 	cmp  %i0, 0
a0010a10:	12 80 00 11 	bne  a0010a54 <_LINKMGR_phyWaitRemoteHandler.lto_priv.200+0x4c>
a0010a14:	ba 10 00 19 	mov  %i1, %i5
a0010a18:	7f ff ec cb 	call  a000bd44 <TOPLEVEL_setPollingMask>
a0010a1c:	90 10 22 00 	mov  0x200, %o0
a0010a20:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0010a24:	c2 00 63 30 	ld  [ %g1 + 0x330 ], %g1	! a1006330 <linkLayerRx>
a0010a28:	84 10 20 0f 	mov  0xf, %g2
a0010a2c:	c4 20 61 8c 	st  %g2, [ %g1 + 0x18c ]
a0010a30:	7f ff d0 a0 	call  a0004cb0 <MAC_LinkLayerRxIsr>
a0010a34:	01 00 00 00 	nop 
a0010a38:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0010a3c:	c6 00 63 34 	ld  [ %g1 + 0x334 ], %g3	! a1006334 <linkLayerTx>
a0010a40:	c2 00 e1 38 	ld  [ %g3 + 0x138 ], %g1
a0010a44:	82 08 7f fd 	and  %g1, -3, %g1
a0010a48:	c2 20 e1 38 	st  %g1, [ %g3 + 0x138 ]
a0010a4c:	81 c7 e0 08 	ret 
a0010a50:	91 e8 00 1d 	restore  %g0, %i5, %o0
a0010a54:	80 a6 20 07 	cmp  %i0, 7
a0010a58:	12 80 00 05 	bne  a0010a6c <_LINKMGR_phyWaitRemoteHandler.lto_priv.200+0x64>
a0010a5c:	80 a6 20 08 	cmp  %i0, 8
a0010a60:	40 00 02 b3 	call  a001152c <LINKMGR_phyLinkDownErrorDetected>
a0010a64:	b0 10 00 1d 	mov  %i5, %i0
a0010a68:	30 80 00 09 	b,a   a0010a8c <_LINKMGR_phyWaitRemoteHandler.lto_priv.200+0x84>
a0010a6c:	02 80 00 06 	be  a0010a84 <_LINKMGR_phyWaitRemoteHandler.lto_priv.200+0x7c>
a0010a70:	80 a6 20 09 	cmp  %i0, 9
a0010a74:	02 80 00 05 	be  a0010a88 <_LINKMGR_phyWaitRemoteHandler.lto_priv.200+0x80>
a0010a78:	ba 10 20 07 	mov  7, %i5
a0010a7c:	40 00 00 e0 	call  a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>
a0010a80:	81 e8 00 00 	restore 
a0010a84:	ba 10 20 04 	mov  4, %i5
a0010a88:	b0 10 00 1d 	mov  %i5, %i0
a0010a8c:	81 c7 e0 08 	ret 
a0010a90:	81 e8 00 00 	restore 

a0010a94 <_LINKMGR_phyLinkOperational.lto_priv.201>:
a0010a94:	9d e3 bf e0 	save  %sp, -32, %sp
a0010a98:	80 a6 20 00 	cmp  %i0, 0
a0010a9c:	12 80 00 70 	bne  a0010c5c <_LINKMGR_phyLinkOperational.lto_priv.201+0x1c8>
a0010aa0:	b8 10 00 19 	mov  %i1, %i4
a0010aa4:	19 3e 05 81 	sethi  %hi(0xf8160400), %o4
a0010aa8:	7f ff c0 47 	call  a0000bc4 <_ilog>
a0010aac:	90 13 20 06 	or  %o4, 6, %o0	! f8160406 <curr_flash_pos+0x377039de>
a0010ab0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0010ab4:	da 00 63 88 	ld  [ %g1 + 0x388 ], %o5	! a1006388 <bb_top_registers.lto_priv.173>
a0010ab8:	c2 03 60 14 	ld  [ %o5 + 0x14 ], %g1
a0010abc:	82 08 7d ff 	and  %g1, -513, %g1
a0010ac0:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
a0010ac4:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0010ac8:	f0 00 61 ac 	ld  [ %g1 + 0x1ac ], %i0	! a10069ac <bb_core_registers.lto_priv.170>
a0010acc:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a0010ad0:	83 30 60 08 	srl  %g1, 8, %g1
a0010ad4:	82 08 60 1f 	and  %g1, 0x1f, %g1
a0010ad8:	80 a0 60 01 	cmp  %g1, 1
a0010adc:	12 80 00 18 	bne  a0010b3c <_LINKMGR_phyLinkOperational.lto_priv.201+0xa8>
a0010ae0:	37 28 40 18 	sethi  %hi(0xa1006000), %i3
a0010ae4:	d0 06 e3 38 	ld  [ %i3 + 0x338 ], %o0	! a1006338 <layer3Tx>
a0010ae8:	c2 02 20 08 	ld  [ %o0 + 8 ], %g1
a0010aec:	31 3f ff f0 	sethi  %hi(0xffffc000), %i0
a0010af0:	82 08 40 18 	and  %g1, %i0, %g1
a0010af4:	82 10 60 80 	or  %g1, 0x80, %g1
a0010af8:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
a0010afc:	c2 02 20 10 	ld  [ %o0 + 0x10 ], %g1
a0010b00:	82 08 70 00 	and  %g1, -4096, %g1
a0010b04:	c2 22 20 10 	st  %g1, [ %o0 + 0x10 ]
a0010b08:	7f ff cd c7 	call  a0004224 <bb_top_IsDeviceLex>
a0010b0c:	01 00 00 00 	nop 
a0010b10:	c2 06 e3 38 	ld  [ %i3 + 0x338 ], %g1
a0010b14:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0010b18:	80 a2 20 00 	cmp  %o0, 0
a0010b1c:	02 80 00 04 	be  a0010b2c <_LINKMGR_phyLinkOperational.lto_priv.201+0x98>
a0010b20:	92 09 00 18 	and  %g4, %i0, %o1
a0010b24:	10 80 00 03 	b  a0010b30 <_LINKMGR_phyLinkOperational.lto_priv.201+0x9c>
a0010b28:	94 12 63 20 	or  %o1, 0x320, %o2
a0010b2c:	94 12 62 40 	or  %o1, 0x240, %o2
a0010b30:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0010b34:	10 80 00 11 	b  a0010b78 <_LINKMGR_phyLinkOperational.lto_priv.201+0xe4>
a0010b38:	82 10 20 c0 	mov  0xc0, %g1
a0010b3c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a0010b40:	83 30 60 08 	srl  %g1, 8, %g1
a0010b44:	80 88 60 1f 	btst  0x1f, %g1
a0010b48:	12 80 00 0b 	bne  a0010b74 <_LINKMGR_phyLinkOperational.lto_priv.201+0xe0>
a0010b4c:	de 06 e3 38 	ld  [ %i3 + 0x338 ], %o7
a0010b50:	f2 03 e0 08 	ld  [ %o7 + 8 ], %i1
a0010b54:	03 3f ff f0 	sethi  %hi(0xffffc000), %g1
a0010b58:	ba 0e 40 01 	and  %i1, %g1, %i5
a0010b5c:	84 17 60 50 	or  %i5, 0x50, %g2
a0010b60:	c4 23 e0 08 	st  %g2, [ %o7 + 8 ]
a0010b64:	c6 03 e0 14 	ld  [ %o7 + 0x14 ], %g3
a0010b68:	82 08 c0 01 	and  %g3, %g1, %g1
a0010b6c:	82 10 61 90 	or  %g1, 0x190, %g1
a0010b70:	c2 23 e0 14 	st  %g1, [ %o7 + 0x14 ]
a0010b74:	82 10 20 c0 	mov  0xc0, %g1
a0010b78:	d6 06 e3 38 	ld  [ %i3 + 0x338 ], %o3
a0010b7c:	c2 32 e0 96 	sth  %g1, [ %o3 + 0x96 ]
a0010b80:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0010b84:	d8 00 63 34 	ld  [ %g1 + 0x334 ], %o4	! a1006334 <linkLayerTx>
a0010b88:	82 10 20 ff 	mov  0xff, %g1
a0010b8c:	c2 23 20 3c 	st  %g1, [ %o4 + 0x3c ]
a0010b90:	9a 10 23 ff 	mov  0x3ff, %o5
a0010b94:	da 23 20 78 	st  %o5, [ %o4 + 0x78 ]
a0010b98:	82 10 20 07 	mov  7, %g1
a0010b9c:	c2 23 20 a8 	st  %g1, [ %o4 + 0xa8 ]
a0010ba0:	b6 10 20 03 	mov  3, %i3
a0010ba4:	f6 23 20 b8 	st  %i3, [ %o4 + 0xb8 ]
a0010ba8:	9e 10 20 0f 	mov  0xf, %o7
a0010bac:	de 23 20 c4 	st  %o7, [ %o4 + 0xc4 ]
a0010bb0:	33 28 40 18 	sethi  %hi(0xa1006000), %i1
a0010bb4:	de 23 20 d8 	st  %o7, [ %o4 + 0xd8 ]
a0010bb8:	84 10 21 ff 	mov  0x1ff, %g2
a0010bbc:	c2 23 20 f8 	st  %g1, [ %o4 + 0xf8 ]
a0010bc0:	86 10 27 ff 	mov  0x7ff, %g3
a0010bc4:	fa 06 63 30 	ld  [ %i1 + 0x330 ], %i5
a0010bc8:	c4 27 60 34 	st  %g2, [ %i5 + 0x34 ]
a0010bcc:	90 10 20 7f 	mov  0x7f, %o0
a0010bd0:	da 27 60 7c 	st  %o5, [ %i5 + 0x7c ]
a0010bd4:	31 28 40 18 	sethi  %hi(0xa1006000), %i0
a0010bd8:	c2 27 60 ac 	st  %g1, [ %i5 + 0xac ]
a0010bdc:	15 28 00 82 	sethi  %hi(0xa0020800), %o2
a0010be0:	c6 27 60 bc 	st  %g3, [ %i5 + 0xbc ]
a0010be4:	92 10 20 01 	mov  1, %o1
a0010be8:	de 27 61 04 	st  %o7, [ %i5 + 0x104 ]
a0010bec:	da 27 61 18 	st  %o5, [ %i5 + 0x118 ]
a0010bf0:	c2 27 61 50 	st  %g1, [ %i5 + 0x150 ]
a0010bf4:	c2 27 61 78 	st  %g1, [ %i5 + 0x178 ]
a0010bf8:	d0 22 e0 1c 	st  %o0, [ %o3 + 0x1c ]
a0010bfc:	90 12 a2 ec 	or  %o2, 0x2ec, %o0
a0010c00:	da 22 e0 4c 	st  %o5, [ %o3 + 0x4c ]
a0010c04:	c2 22 e0 7c 	st  %g1, [ %o3 + 0x7c ]
a0010c08:	c2 22 e0 98 	st  %g1, [ %o3 + 0x98 ]
a0010c0c:	c8 06 23 3c 	ld  [ %i0 + 0x33c ], %g4
a0010c10:	c2 21 20 0c 	st  %g1, [ %g4 + 0xc ]
a0010c14:	c2 21 20 28 	st  %g1, [ %g4 + 0x28 ]
a0010c18:	7f ff f1 f4 	call  a000d3e8 <STATSMON_StatgroupControl>
a0010c1c:	b0 10 00 1c 	mov  %i4, %i0
a0010c20:	17 28 00 82 	sethi  %hi(0xa0020800), %o3
a0010c24:	92 10 20 01 	mov  1, %o1
a0010c28:	7f ff f1 f0 	call  a000d3e8 <STATSMON_StatgroupControl>
a0010c2c:	90 12 e3 04 	or  %o3, 0x304, %o0
a0010c30:	19 28 00 82 	sethi  %hi(0xa0020800), %o4
a0010c34:	92 10 20 01 	mov  1, %o1
a0010c38:	7f ff f1 ec 	call  a000d3e8 <STATSMON_StatgroupControl>
a0010c3c:	90 13 23 1c 	or  %o4, 0x31c, %o0
a0010c40:	92 10 20 01 	mov  1, %o1
a0010c44:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0010c48:	90 10 20 00 	clr  %o0
a0010c4c:	d2 28 61 d0 	stb  %o1, [ %g1 + 0x1d0 ]
a0010c50:	7f ff cf d8 	call  a0004bb0 <EVENT_Trigger>
a0010c54:	92 10 20 01 	mov  1, %o1
a0010c58:	30 80 00 38 	b,a   a0010d38 <_LINKMGR_phyLinkOperational.lto_priv.201+0x2a4>
a0010c5c:	80 a6 20 02 	cmp  %i0, 2
a0010c60:	12 80 00 2c 	bne  a0010d10 <_LINKMGR_phyLinkOperational.lto_priv.201+0x27c>
a0010c64:	80 a6 20 07 	cmp  %i0, 7
a0010c68:	40 00 00 b1 	call  a0010f2c <ComLinkStateMachineSendEvent>
a0010c6c:	90 10 20 00 	clr  %o0
a0010c70:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0010c74:	92 10 20 00 	clr  %o1
a0010c78:	c0 28 61 d0 	clrb  [ %g1 + 0x1d0 ]
a0010c7c:	7f ff cf cd 	call  a0004bb0 <EVENT_Trigger>
a0010c80:	90 10 20 00 	clr  %o0
a0010c84:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0010c88:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a0010c8c:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0010c90:	83 30 60 08 	srl  %g1, 8, %g1
a0010c94:	80 88 60 1f 	btst  0x1f, %g1
a0010c98:	02 80 00 27 	be  a0010d34 <_LINKMGR_phyLinkOperational.lto_priv.201+0x2a0>
a0010c9c:	b8 10 20 00 	clr  %i4
a0010ca0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0010ca4:	c2 00 63 30 	ld  [ %g1 + 0x330 ], %g1	! a1006330 <linkLayerRx>
a0010ca8:	c0 20 61 8c 	clr  [ %g1 + 0x18c ]
a0010cac:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0010cb0:	c4 00 63 34 	ld  [ %g1 + 0x334 ], %g2	! a1006334 <linkLayerTx>
a0010cb4:	c2 00 a1 38 	ld  [ %g2 + 0x138 ], %g1
a0010cb8:	82 10 60 02 	or  %g1, 2, %g1
a0010cbc:	c2 20 a1 38 	st  %g1, [ %g2 + 0x138 ]
a0010cc0:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a0010cc4:	82 10 60 08 	or  %g1, 8, %g1	! a1003408 <aquantiaStatContext.lto_priv.483>
a0010cc8:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a0010ccc:	80 a0 e0 00 	cmp  %g3, 0
a0010cd0:	12 80 00 0c 	bne  a0010d00 <_LINKMGR_phyLinkOperational.lto_priv.201+0x26c>
a0010cd4:	11 3e 0c 3c 	sethi  %hi(0xf830f000), %o0
a0010cd8:	09 28 00 43 	sethi  %hi(0xa0010c00), %g4
a0010cdc:	15 28 00 3c 	sethi  %hi(0xa000f000), %o2
a0010ce0:	92 11 22 34 	or  %g4, 0x234, %o1
a0010ce4:	17 28 00 81 	sethi  %hi(0xa0020400), %o3
a0010ce8:	d2 20 60 04 	st  %o1, [ %g1 + 4 ]
a0010cec:	90 12 e1 64 	or  %o3, 0x164, %o0
a0010cf0:	7f ff f1 de 	call  a000d468 <STATSMON_StatgroupDisable>
a0010cf4:	92 12 a0 a4 	or  %o2, 0xa4, %o1
a0010cf8:	10 80 00 0f 	b  a0010d34 <_LINKMGR_phyLinkOperational.lto_priv.201+0x2a0>
a0010cfc:	b8 10 20 05 	mov  5, %i4
a0010d00:	7f ff bf b1 	call  a0000bc4 <_ilog>
a0010d04:	90 12 22 02 	or  %o0, 0x202, %o0
a0010d08:	10 80 00 0b 	b  a0010d34 <_LINKMGR_phyLinkOperational.lto_priv.201+0x2a0>
a0010d0c:	b8 10 20 05 	mov  5, %i4
a0010d10:	12 80 00 05 	bne  a0010d24 <_LINKMGR_phyLinkOperational.lto_priv.201+0x290>
a0010d14:	80 a6 20 09 	cmp  %i0, 9
a0010d18:	40 00 02 05 	call  a001152c <LINKMGR_phyLinkDownErrorDetected>
a0010d1c:	b0 10 00 1c 	mov  %i4, %i0
a0010d20:	30 80 00 06 	b,a   a0010d38 <_LINKMGR_phyLinkOperational.lto_priv.201+0x2a4>
a0010d24:	02 80 00 04 	be  a0010d34 <_LINKMGR_phyLinkOperational.lto_priv.201+0x2a0>
a0010d28:	b8 10 20 07 	mov  7, %i4
a0010d2c:	40 00 00 34 	call  a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>
a0010d30:	81 e8 00 00 	restore 
a0010d34:	b0 10 00 1c 	mov  %i4, %i0
a0010d38:	81 c7 e0 08 	ret 
a0010d3c:	81 e8 00 00 	restore 

a0010d40 <_LINKMGR_phyPendingDisableHandler.lto_priv.202>:
a0010d40:	80 a2 20 03 	cmp  %o0, 3
a0010d44:	02 80 00 0a 	be  a0010d6c <_LINKMGR_phyPendingDisableHandler.lto_priv.202+0x2c>
a0010d48:	82 10 00 09 	mov  %o1, %g1
a0010d4c:	80 a2 20 04 	cmp  %o0, 4
a0010d50:	02 80 00 09 	be  a0010d74 <_LINKMGR_phyPendingDisableHandler.lto_priv.202+0x34>
a0010d54:	80 a2 20 02 	cmp  %o0, 2
a0010d58:	02 80 00 08 	be  a0010d78 <_LINKMGR_phyPendingDisableHandler.lto_priv.202+0x38>
a0010d5c:	01 00 00 00 	nop 
a0010d60:	82 13 c0 00 	mov  %o7, %g1
a0010d64:	40 00 00 26 	call  a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>
a0010d68:	9e 10 40 00 	mov  %g1, %o7
a0010d6c:	10 80 00 03 	b  a0010d78 <_LINKMGR_phyPendingDisableHandler.lto_priv.202+0x38>
a0010d70:	82 10 20 06 	mov  6, %g1
a0010d74:	82 10 20 00 	clr  %g1
a0010d78:	81 c3 e0 08 	retl 
a0010d7c:	90 10 00 01 	mov  %g1, %o0

a0010d80 <_LINKMGR_phyPendingEnableHandler.lto_priv.203>:
a0010d80:	9d e3 bf e0 	save  %sp, -32, %sp
a0010d84:	80 a6 20 02 	cmp  %i0, 2
a0010d88:	02 80 00 0b 	be  a0010db4 <_LINKMGR_phyPendingEnableHandler.lto_priv.203+0x34>
a0010d8c:	80 a6 20 04 	cmp  %i0, 4
a0010d90:	12 80 00 07 	bne  a0010dac <_LINKMGR_phyPendingEnableHandler.lto_priv.203+0x2c>
a0010d94:	90 10 20 03 	mov  3, %o0
a0010d98:	40 00 01 ee 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a0010d9c:	b0 10 20 00 	clr  %i0
a0010da0:	b0 0e 20 05 	and  %i0, 5, %i0
a0010da4:	81 c7 e0 08 	ret 
a0010da8:	81 e8 00 00 	restore 
a0010dac:	40 00 00 14 	call  a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>
a0010db0:	81 e8 00 00 	restore 
a0010db4:	b0 10 20 05 	mov  5, %i0
a0010db8:	b0 0e 20 05 	and  %i0, 5, %i0
a0010dbc:	81 c7 e0 08 	ret 
a0010dc0:	81 e8 00 00 	restore 

a0010dc4 <_LINKMGR_phyErrorHandler.lto_priv.204>:
a0010dc4:	9d e3 bf e0 	save  %sp, -32, %sp
a0010dc8:	80 a6 20 00 	cmp  %i0, 0
a0010dcc:	02 80 00 04 	be  a0010ddc <_LINKMGR_phyErrorHandler.lto_priv.204+0x18>
a0010dd0:	84 10 20 02 	mov  2, %g2
a0010dd4:	40 00 00 0a 	call  a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>
a0010dd8:	81 e8 00 00 	restore 
a0010ddc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0010de0:	92 10 20 02 	mov  2, %o1
a0010de4:	c4 28 61 d0 	stb  %g2, [ %g1 + 0x1d0 ]
a0010de8:	90 10 20 00 	clr  %o0
a0010dec:	7f ff cf 71 	call  a0004bb0 <EVENT_Trigger>
a0010df0:	b0 10 00 19 	mov  %i1, %i0
a0010df4:	81 c7 e0 08 	ret 
a0010df8:	81 e8 00 00 	restore 

a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>:
a0010dfc:	9d e3 bf e0 	save  %sp, -32, %sp
a0010e00:	80 a6 20 01 	cmp  %i0, 1
a0010e04:	08 80 00 0a 	bleu  a0010e2c <_LINKMGR_phyCommonHandler.lto_priv.589+0x30>
a0010e08:	80 a6 20 02 	cmp  %i0, 2
a0010e0c:	12 80 00 04 	bne  a0010e1c <_LINKMGR_phyCommonHandler.lto_priv.589+0x20>
a0010e10:	11 3e 8a 03 	sethi  %hi(0xfa280c00), %o0
a0010e14:	10 80 00 06 	b  a0010e2c <_LINKMGR_phyCommonHandler.lto_priv.589+0x30>
a0010e18:	b2 10 20 00 	clr  %i1
a0010e1c:	94 10 00 19 	mov  %i1, %o2
a0010e20:	92 10 00 18 	mov  %i0, %o1
a0010e24:	7f ff bf 68 	call  a0000bc4 <_ilog>
a0010e28:	90 12 22 04 	or  %o0, 0x204, %o0
a0010e2c:	81 c7 e0 08 	ret 
a0010e30:	91 e8 00 19 	restore  %g0, %i1, %o0

a0010e34 <LinkMgrSignalReadyForShutdown>:
a0010e34:	90 10 20 04 	mov  4, %o0
a0010e38:	82 13 c0 00 	mov  %o7, %g1
a0010e3c:	40 00 01 c5 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a0010e40:	9e 10 40 00 	mov  %g1, %o7

a0010e44 <_LINKMGR_DebounceTimerHandler.lto_priv.845>:
a0010e44:	90 10 20 05 	mov  5, %o0
a0010e48:	82 13 c0 00 	mov  %o7, %g1
a0010e4c:	40 00 01 c1 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a0010e50:	9e 10 40 00 	mov  %g1, %o7

a0010e54 <LinkMgrPhyEnableStatus.lto_priv.591>:
a0010e54:	9d e3 bf e0 	save  %sp, -32, %sp
a0010e58:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0010e5c:	90 10 20 59 	mov  0x59, %o0
a0010e60:	7f ff da 57 	call  a00077bc <Config_ArbitrateGetVar>
a0010e64:	92 17 62 80 	or  %i5, 0x280, %o1
a0010e68:	80 a2 20 00 	cmp  %o0, 0
a0010e6c:	02 80 00 04 	be  a0010e7c <LinkMgrPhyEnableStatus.lto_priv.591+0x28>
a0010e70:	82 10 00 08 	mov  %o0, %g1
a0010e74:	f0 0f 62 80 	ldub  [ %i5 + 0x280 ], %i0
a0010e78:	83 36 20 07 	srl  %i0, 7, %g1
a0010e7c:	b0 08 60 ff 	and  %g1, 0xff, %i0
a0010e80:	81 c7 e0 08 	ret 
a0010e84:	81 e8 00 00 	restore 

a0010e88 <LINKMGR_HwPhyLinkStatus.lto_priv.855>:
a0010e88:	80 a2 20 01 	cmp  %o0, 1
a0010e8c:	22 80 00 0f 	be,a   a0010ec8 <LINKMGR_HwPhyLinkStatus.lto_priv.855+0x40>
a0010e90:	90 10 20 06 	mov  6, %o0
a0010e94:	0a 80 00 0c 	bcs  a0010ec4 <LINKMGR_HwPhyLinkStatus.lto_priv.855+0x3c>
a0010e98:	80 a2 20 02 	cmp  %o0, 2
a0010e9c:	12 80 00 04 	bne  a0010eac <LINKMGR_HwPhyLinkStatus.lto_priv.855+0x24>
a0010ea0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0010ea4:	10 80 00 09 	b  a0010ec8 <LINKMGR_HwPhyLinkStatus.lto_priv.855+0x40>
a0010ea8:	90 10 20 09 	mov  9, %o0
a0010eac:	c2 08 61 c4 	ldub  [ %g1 + 0x1c4 ], %g1
a0010eb0:	80 a0 60 04 	cmp  %g1, 4
a0010eb4:	32 80 00 05 	bne,a   a0010ec8 <LINKMGR_HwPhyLinkStatus.lto_priv.855+0x40>
a0010eb8:	90 10 20 07 	mov  7, %o0
a0010ebc:	10 80 00 03 	b  a0010ec8 <LINKMGR_HwPhyLinkStatus.lto_priv.855+0x40>
a0010ec0:	90 10 20 06 	mov  6, %o0
a0010ec4:	90 10 20 07 	mov  7, %o0
a0010ec8:	82 13 c0 00 	mov  %o7, %g1
a0010ecc:	40 00 01 a1 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a0010ed0:	9e 10 40 00 	mov  %g1, %o7

a0010ed4 <LINKMGR_MacLinkRxStatus.lto_priv.574>:
a0010ed4:	80 a2 20 00 	cmp  %o0, 0
a0010ed8:	02 80 00 05 	be  a0010eec <LINKMGR_MacLinkRxStatus.lto_priv.574+0x18>
a0010edc:	90 10 20 08 	mov  8, %o0
a0010ee0:	82 13 c0 00 	mov  %o7, %g1
a0010ee4:	40 00 01 9b 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a0010ee8:	9e 10 40 00 	mov  %g1, %o7
a0010eec:	81 c3 e0 08 	retl 
a0010ef0:	01 00 00 00 	nop 

a0010ef4 <ComlinkReceiveCpuMsgHandler.lto_priv.847>:
a0010ef4:	9d e3 bf e0 	save  %sp, -32, %sp
a0010ef8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0010efc:	d2 08 62 e0 	ldub  [ %g1 + 0x2e0 ], %o1	! a1002ee0 <comLinkContext.lto_priv.548>
a0010f00:	94 10 00 18 	mov  %i0, %o2
a0010f04:	11 3e 8a 04 	sethi  %hi(0xfa281000), %o0
a0010f08:	7f ff bf 2f 	call  a0000bc4 <_ilog>
a0010f0c:	90 12 20 06 	or  %o0, 6, %o0	! fa281006 <curr_flash_pos+0x398245de>
a0010f10:	80 a6 20 01 	cmp  %i0, 1
a0010f14:	18 80 00 04 	bgu  a0010f24 <ComlinkReceiveCpuMsgHandler.lto_priv.847+0x30>
a0010f18:	01 00 00 00 	nop 
a0010f1c:	40 00 00 04 	call  a0010f2c <ComLinkStateMachineSendEvent>
a0010f20:	91 e8 20 04 	restore  %g0, 4, %o0
a0010f24:	81 c7 e0 08 	ret 
a0010f28:	81 e8 00 00 	restore 

a0010f2c <ComLinkStateMachineSendEvent>:
a0010f2c:	92 10 00 08 	mov  %o0, %o1
a0010f30:	94 10 20 00 	clr  %o2
a0010f34:	11 28 00 43 	sethi  %hi(0xa0010c00), %o0
a0010f38:	90 12 23 48 	or  %o0, 0x348, %o0	! a0010f48 <ComLinkStateCallback>
a0010f3c:	82 13 c0 00 	mov  %o7, %g1
a0010f40:	7f ff d3 e6 	call  a0005ed8 <CALLBACK_Run>
a0010f44:	9e 10 40 00 	mov  %g1, %o7

a0010f48 <ComLinkStateCallback>:
a0010f48:	9d e3 bf e0 	save  %sp, -32, %sp
a0010f4c:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0010f50:	f2 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i1	! a1002ee0 <comLinkContext.lto_priv.548>
a0010f54:	80 a6 60 05 	cmp  %i1, 5
a0010f58:	18 80 00 94 	bgu  a00111a8 <ComLinkStateCallback+0x260>
a0010f5c:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a0010f60:	83 2e 60 02 	sll  %i1, 2, %g1
a0010f64:	05 28 00 42 	sethi  %hi(0xa0010800), %g2
a0010f68:	86 10 a1 f0 	or  %g2, 0x1f0, %g3	! a00109f0 <BBGE_COMM_CheckUsb2EventStatus.lto_priv.884+0x24>
a0010f6c:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a0010f70:	81 c0 40 00 	jmp  %g1
a0010f74:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0010f78:	80 a6 20 01 	cmp  %i0, 1
a0010f7c:	12 80 00 87 	bne  a0011198 <ComLinkStateCallback+0x250>
a0010f80:	94 10 20 00 	clr  %o2
a0010f84:	82 17 62 e0 	or  %i5, 0x2e0, %g1
a0010f88:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a0010f8c:	7f ff c0 cd 	call  a00012c0 <TIMING_TimerStart>
a0010f90:	f0 2f 62 e0 	stb  %i0, [ %i5 + 0x2e0 ]
a0010f94:	10 80 00 86 	b  a00111ac <ComLinkStateCallback+0x264>
a0010f98:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0010f9c:	80 a6 20 00 	cmp  %i0, 0
a0010fa0:	02 80 00 76 	be  a0011178 <ComLinkStateCallback+0x230>
a0010fa4:	80 a6 20 05 	cmp  %i0, 5
a0010fa8:	12 80 00 7c 	bne  a0011198 <ComLinkStateCallback+0x250>
a0010fac:	94 10 20 01 	mov  1, %o2
a0010fb0:	82 17 62 e0 	or  %i5, 0x2e0, %g1
a0010fb4:	9a 10 20 02 	mov  2, %o5
a0010fb8:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a0010fbc:	7f ff c0 c1 	call  a00012c0 <TIMING_TimerStart>
a0010fc0:	da 2f 62 e0 	stb  %o5, [ %i5 + 0x2e0 ]
a0010fc4:	7f ff f3 5c 	call  a000dd34 <MCA_ChannelLinkUp>
a0010fc8:	90 10 20 00 	clr  %o0
a0010fcc:	10 80 00 78 	b  a00111ac <ComLinkStateCallback+0x264>
a0010fd0:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0010fd4:	80 a6 20 00 	cmp  %i0, 0
a0010fd8:	02 80 00 68 	be  a0011178 <ComLinkStateCallback+0x230>
a0010fdc:	80 a6 20 02 	cmp  %i0, 2
a0010fe0:	12 80 00 6e 	bne  a0011198 <ComLinkStateCallback+0x250>
a0010fe4:	94 10 20 02 	mov  2, %o2
a0010fe8:	39 28 40 1a 	sethi  %hi(0xa1006800), %i4
a0010fec:	c2 07 21 ac 	ld  [ %i4 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a0010ff0:	90 10 20 01 	mov  1, %o0
a0010ff4:	d0 20 60 1c 	st  %o0, [ %g1 + 0x1c ]
a0010ff8:	d2 00 60 18 	ld  [ %g1 + 0x18 ], %o1
a0010ffc:	94 12 60 01 	or  %o1, 1, %o2
a0011000:	d4 20 60 18 	st  %o2, [ %g1 + 0x18 ]
a0011004:	82 17 62 e0 	or  %i5, 0x2e0, %g1
a0011008:	7f ff c0 ae 	call  a00012c0 <TIMING_TimerStart>
a001100c:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a0011010:	82 10 20 03 	mov  3, %g1
a0011014:	c2 2f 62 e0 	stb  %g1, [ %i5 + 0x2e0 ]
a0011018:	c2 07 21 ac 	ld  [ %i4 + 0x1ac ], %g1
a001101c:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0011020:	83 30 60 08 	srl  %g1, 8, %g1
a0011024:	80 88 60 1f 	btst  0x1f, %g1
a0011028:	32 80 00 61 	bne,a   a00111ac <ComLinkStateCallback+0x264>
a001102c:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0011030:	17 3e 0c 43 	sethi  %hi(0xf8310c00), %o3
a0011034:	7f ff be e4 	call  a0000bc4 <_ilog>
a0011038:	90 12 e3 06 	or  %o3, 0x306, %o0	! f8310f06 <curr_flash_pos+0x378b44de>
a001103c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0011040:	7f ff c0 ae 	call  a00012f8 <TIMING_TimerStop>
a0011044:	d0 00 63 68 	ld  [ %g1 + 0x368 ], %o0	! a1002f68 <sl_5Gvars.lto_priv.557+0x18>
a0011048:	19 28 00 81 	sethi  %hi(0xa0020400), %o4
a001104c:	92 10 20 01 	mov  1, %o1
a0011050:	7f ff f0 e6 	call  a000d3e8 <STATSMON_StatgroupControl>
a0011054:	90 13 21 4c 	or  %o4, 0x14c, %o0
a0011058:	10 80 00 55 	b  a00111ac <ComLinkStateCallback+0x264>
a001105c:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0011060:	80 a6 20 03 	cmp  %i0, 3
a0011064:	02 80 00 49 	be  a0011188 <ComLinkStateCallback+0x240>
a0011068:	80 a6 20 05 	cmp  %i0, 5
a001106c:	02 80 00 05 	be  a0011080 <ComLinkStateCallback+0x138>
a0011070:	80 a6 20 00 	cmp  %i0, 0
a0011074:	12 80 00 49 	bne  a0011198 <ComLinkStateCallback+0x250>
a0011078:	94 10 20 03 	mov  3, %o2
a001107c:	30 80 00 3f 	b,a   a0011178 <ComLinkStateCallback+0x230>
a0011080:	7f ff cc 69 	call  a0004224 <bb_top_IsDeviceLex>
a0011084:	01 00 00 00 	nop 
a0011088:	80 a2 20 00 	cmp  %o0, 0
a001108c:	02 80 00 09 	be  a00110b0 <ComLinkStateCallback+0x168>
a0011090:	82 10 20 04 	mov  4, %g1
a0011094:	82 17 62 e0 	or  %i5, 0x2e0, %g1
a0011098:	7f ff c0 8a 	call  a00012c0 <TIMING_TimerStart>
a001109c:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a00110a0:	92 10 20 00 	clr  %o1
a00110a4:	7f ff d6 bc 	call  a0006b94 <CPU_COMM_sendSubType>
a00110a8:	90 10 20 01 	mov  1, %o0
a00110ac:	82 10 20 04 	mov  4, %g1
a00110b0:	10 80 00 3e 	b  a00111a8 <ComLinkStateCallback+0x260>
a00110b4:	c2 2f 62 e0 	stb  %g1, [ %i5 + 0x2e0 ]
a00110b8:	80 a6 20 03 	cmp  %i0, 3
a00110bc:	02 80 00 33 	be  a0011188 <ComLinkStateCallback+0x240>
a00110c0:	01 00 00 00 	nop 
a00110c4:	18 80 00 07 	bgu  a00110e0 <ComLinkStateCallback+0x198>
a00110c8:	80 a6 20 04 	cmp  %i0, 4
a00110cc:	80 a6 20 00 	cmp  %i0, 0
a00110d0:	02 80 00 2a 	be  a0011178 <ComLinkStateCallback+0x230>
a00110d4:	94 10 20 04 	mov  4, %o2
a00110d8:	10 80 00 31 	b  a001119c <ComLinkStateCallback+0x254>
a00110dc:	1f 3e 8a 04 	sethi  %hi(0xfa281000), %o7
a00110e0:	02 80 00 0e 	be  a0011118 <ComLinkStateCallback+0x1d0>
a00110e4:	80 a6 20 05 	cmp  %i0, 5
a00110e8:	12 80 00 2c 	bne  a0011198 <ComLinkStateCallback+0x250>
a00110ec:	94 10 20 04 	mov  4, %o2
a00110f0:	7f ff cc 4d 	call  a0004224 <bb_top_IsDeviceLex>
a00110f4:	01 00 00 00 	nop 
a00110f8:	80 a2 20 00 	cmp  %o0, 0
a00110fc:	22 80 00 2c 	be,a   a00111ac <ComLinkStateCallback+0x264>
a0011100:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0011104:	82 17 62 e0 	or  %i5, 0x2e0, %g1
a0011108:	7f ff c0 6e 	call  a00012c0 <TIMING_TimerStart>
a001110c:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a0011110:	10 80 00 0f 	b  a001114c <ComLinkStateCallback+0x204>
a0011114:	92 10 20 00 	clr  %o1
a0011118:	40 00 00 32 	call  a00111e0 <ComLinkSetStatus.lto_priv.564>
a001111c:	90 10 20 01 	mov  1, %o0
a0011120:	82 17 62 e0 	or  %i5, 0x2e0, %g1
a0011124:	88 10 20 05 	mov  5, %g4
a0011128:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a001112c:	7f ff c0 73 	call  a00012f8 <TIMING_TimerStop>
a0011130:	c8 2f 62 e0 	stb  %g4, [ %i5 + 0x2e0 ]
a0011134:	7f ff cc 3c 	call  a0004224 <bb_top_IsDeviceLex>
a0011138:	01 00 00 00 	nop 
a001113c:	80 a2 20 00 	cmp  %o0, 0
a0011140:	32 80 00 1b 	bne,a   a00111ac <ComLinkStateCallback+0x264>
a0011144:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0011148:	92 10 20 01 	mov  1, %o1
a001114c:	7f ff d6 92 	call  a0006b94 <CPU_COMM_sendSubType>
a0011150:	90 10 20 01 	mov  1, %o0
a0011154:	10 80 00 16 	b  a00111ac <ComLinkStateCallback+0x264>
a0011158:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a001115c:	80 a6 20 00 	cmp  %i0, 0
a0011160:	02 80 00 06 	be  a0011178 <ComLinkStateCallback+0x230>
a0011164:	80 a6 20 03 	cmp  %i0, 3
a0011168:	02 80 00 08 	be  a0011188 <ComLinkStateCallback+0x240>
a001116c:	94 10 20 05 	mov  5, %o2
a0011170:	10 80 00 0b 	b  a001119c <ComLinkStateCallback+0x254>
a0011174:	1f 3e 8a 04 	sethi  %hi(0xfa281000), %o7
a0011178:	40 00 00 4b 	call  a00112a4 <ComLinkDisableLink>
a001117c:	01 00 00 00 	nop 
a0011180:	10 80 00 0b 	b  a00111ac <ComLinkStateCallback+0x264>
a0011184:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0011188:	40 00 00 16 	call  a00111e0 <ComLinkSetStatus.lto_priv.564>
a001118c:	90 10 20 00 	clr  %o0
a0011190:	10 80 00 07 	b  a00111ac <ComLinkStateCallback+0x264>
a0011194:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a0011198:	1f 3e 8a 04 	sethi  %hi(0xfa281000), %o7
a001119c:	90 13 e2 04 	or  %o7, 0x204, %o0	! fa281204 <curr_flash_pos+0x398247dc>
a00111a0:	7f ff be 89 	call  a0000bc4 <_ilog>
a00111a4:	92 10 00 1a 	mov  %i2, %o1
a00111a8:	f6 0f 62 e0 	ldub  [ %i5 + 0x2e0 ], %i3
a00111ac:	3b 3e ca 03 	sethi  %hi(0xfb280c00), %i5
a00111b0:	b0 17 63 06 	or  %i5, 0x306, %i0	! fb280f06 <curr_flash_pos+0x3a8244de>
a00111b4:	7f ff be 84 	call  a0000bc4 <_ilog>
a00111b8:	81 e8 00 00 	restore 

a00111bc <ComlinkDebounceTimeout.lto_priv.848>:
a00111bc:	90 10 20 05 	mov  5, %o0
a00111c0:	82 13 c0 00 	mov  %o7, %g1
a00111c4:	7f ff ff 5a 	call  a0010f2c <ComLinkStateMachineSendEvent>
a00111c8:	9e 10 40 00 	mov  %g1, %o7

a00111cc <ComLinkLinkDownTimeout.lto_priv.849>:
a00111cc:	11 3e 0a 04 	sethi  %hi(0xf8281000), %o0
a00111d0:	90 12 23 05 	or  %o0, 0x305, %o0	! f8281305 <curr_flash_pos+0x378248dd>
a00111d4:	82 13 c0 00 	mov  %o7, %g1
a00111d8:	7f ff be 7b 	call  a0000bc4 <_ilog>
a00111dc:	9e 10 40 00 	mov  %g1, %o7

a00111e0 <ComLinkSetStatus.lto_priv.564>:
a00111e0:	9d e3 bf e0 	save  %sp, -32, %sp
a00111e4:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a00111e8:	b2 96 20 00 	orcc  %i0, 0, %i1
a00111ec:	12 80 00 0d 	bne  a0011220 <ComLinkSetStatus.lto_priv.564+0x40>
a00111f0:	ba 17 22 e0 	or  %i4, 0x2e0, %i5
a00111f4:	7f ff c0 33 	call  a00012c0 <TIMING_TimerStart>
a00111f8:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
a00111fc:	82 10 20 01 	mov  1, %g1
a0011200:	90 10 20 00 	clr  %o0
a0011204:	7f ff f3 99 	call  a000e068 <MCA_ChannelLinkDn>
a0011208:	c2 2f 22 e0 	stb  %g1, [ %i4 + 0x2e0 ]
a001120c:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0011210:	c4 00 61 ac 	ld  [ %g1 + 0x1ac ], %g2	! a10069ac <bb_core_registers.lto_priv.170>
a0011214:	c2 00 a0 18 	ld  [ %g2 + 0x18 ], %g1
a0011218:	82 08 7f fe 	and  %g1, -2, %g1
a001121c:	c2 20 a0 18 	st  %g1, [ %g2 + 0x18 ]
a0011220:	c2 0f 60 0c 	ldub  [ %i5 + 0xc ], %g1
a0011224:	80 a0 40 19 	cmp  %g1, %i1
a0011228:	02 80 00 1d 	be  a001129c <ComLinkSetStatus.lto_priv.564+0xbc>
a001122c:	01 00 00 00 	nop 
a0011230:	c2 0f 60 0d 	ldub  [ %i5 + 0xd ], %g1
a0011234:	80 a0 60 00 	cmp  %g1, 0
a0011238:	02 80 00 19 	be  a001129c <ComLinkSetStatus.lto_priv.564+0xbc>
a001123c:	80 a6 60 00 	cmp  %i1, 0
a0011240:	02 80 00 11 	be  a0011284 <ComLinkSetStatus.lto_priv.564+0xa4>
a0011244:	92 10 20 00 	clr  %o1
a0011248:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a001124c:	c6 00 61 ac 	ld  [ %g1 + 0x1ac ], %g3	! a10069ac <bb_core_registers.lto_priv.170>
a0011250:	c2 00 e0 08 	ld  [ %g3 + 8 ], %g1
a0011254:	83 30 60 08 	srl  %g1, 8, %g1
a0011258:	82 08 60 1f 	and  %g1, 0x1f, %g1
a001125c:	80 a0 60 01 	cmp  %g1, 1
a0011260:	22 80 00 0d 	be,a   a0011294 <ComLinkSetStatus.lto_priv.564+0xb4>
a0011264:	f2 2f 60 0c 	stb  %i1, [ %i5 + 0xc ]
a0011268:	c2 00 e0 08 	ld  [ %g3 + 8 ], %g1
a001126c:	83 30 60 08 	srl  %g1, 8, %g1
a0011270:	92 10 20 00 	clr  %o1
a0011274:	80 88 60 1f 	btst  0x1f, %g1
a0011278:	12 80 00 06 	bne  a0011290 <ComLinkSetStatus.lto_priv.564+0xb0>
a001127c:	90 10 20 30 	mov  0x30, %o0
a0011280:	30 80 00 02 	b,a   a0011288 <ComLinkSetStatus.lto_priv.564+0xa8>
a0011284:	90 10 20 01 	mov  1, %o0
a0011288:	7f ff cd 9f 	call  a0004904 <ILOG_istatus>
a001128c:	01 00 00 00 	nop 
a0011290:	f2 2f 60 0c 	stb  %i1, [ %i5 + 0xc ]
a0011294:	7f ff ce 47 	call  a0004bb0 <EVENT_Trigger>
a0011298:	91 e8 20 01 	restore  %g0, 1, %o0
a001129c:	81 c7 e0 08 	ret 
a00112a0:	81 e8 00 00 	restore 

a00112a4 <ComLinkDisableLink>:
a00112a4:	9d e3 bf e0 	save  %sp, -32, %sp
a00112a8:	7f ff ff ce 	call  a00111e0 <ComLinkSetStatus.lto_priv.564>
a00112ac:	90 10 20 00 	clr  %o0
a00112b0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00112b4:	ba 10 62 e0 	or  %g1, 0x2e0, %i5	! a1002ee0 <comLinkContext.lto_priv.548>
a00112b8:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
a00112bc:	7f ff c0 0f 	call  a00012f8 <TIMING_TimerStop>
a00112c0:	c0 28 62 e0 	clrb  [ %g1 + 0x2e0 ]
a00112c4:	f0 07 60 08 	ld  [ %i5 + 8 ], %i0
a00112c8:	7f ff c0 0c 	call  a00012f8 <TIMING_TimerStop>
a00112cc:	81 e8 00 00 	restore 

a00112d0 <CommlinkPhyLinkStatusHandler.lto_priv.851>:
a00112d0:	80 a2 20 01 	cmp  %o0, 1
a00112d4:	32 80 00 02 	bne,a   a00112dc <CommlinkPhyLinkStatusHandler.lto_priv.851+0xc>
a00112d8:	90 10 20 00 	clr  %o0
a00112dc:	82 13 c0 00 	mov  %o7, %g1
a00112e0:	7f ff ff 13 	call  a0010f2c <ComLinkStateMachineSendEvent>
a00112e4:	9e 10 40 00 	mov  %g1, %o7

a00112e8 <ComlinkMcaChannelStatusHandler.lto_priv.852>:
a00112e8:	9d e3 bf e0 	save  %sp, -32, %sp
a00112ec:	80 a6 20 01 	cmp  %i0, 1
a00112f0:	02 80 00 0c 	be  a0011320 <ComlinkMcaChannelStatusHandler.lto_priv.852+0x38>
a00112f4:	01 00 00 00 	nop 
a00112f8:	0a 80 00 08 	bcs  a0011318 <ComlinkMcaChannelStatusHandler.lto_priv.852+0x30>
a00112fc:	80 a6 20 02 	cmp  %i0, 2
a0011300:	02 80 00 06 	be  a0011318 <ComlinkMcaChannelStatusHandler.lto_priv.852+0x30>
a0011304:	80 a6 20 03 	cmp  %i0, 3
a0011308:	02 80 00 08 	be  a0011328 <ComlinkMcaChannelStatusHandler.lto_priv.852+0x40>
a001130c:	01 00 00 00 	nop 
a0011310:	81 c7 e0 08 	ret 
a0011314:	81 e8 00 00 	restore 
a0011318:	40 00 00 85 	call  a001152c <LINKMGR_phyLinkDownErrorDetected>
a001131c:	81 e8 00 00 	restore 
a0011320:	7f ff f2 67 	call  a000dcbc <MCA_ChannelTxRxSetup>
a0011324:	91 e8 20 00 	restore  %g0, 0, %o0
a0011328:	7f ff c6 d0 	call  a0002e68 <LEON_TimerRead>
a001132c:	b0 10 20 02 	mov  2, %i0
a0011330:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0011334:	94 10 00 08 	mov  %o0, %o2
a0011338:	d0 20 63 c4 	st  %o0, [ %g1 + 0x3c4 ]
a001133c:	92 10 20 00 	clr  %o1
a0011340:	11 3e 85 04 	sethi  %hi(0xfa141000), %o0
a0011344:	7f ff be 20 	call  a0000bc4 <_ilog>
a0011348:	90 12 20 01 	or  %o0, 1, %o0	! fa141001 <curr_flash_pos+0x396e45d9>
a001134c:	7f ff fe f8 	call  a0010f2c <ComLinkStateMachineSendEvent>
a0011350:	81 e8 00 00 	restore 

a0011354 <XAUI_GtxErrorStatus>:
a0011354:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0011358:	c2 00 62 f0 	ld  [ %g1 + 0x2f0 ], %g1	! a1002ef0 <_XAUI.lto_priv.490>
a001135c:	d8 00 60 2c 	ld  [ %g1 + 0x2c ], %o4
a0011360:	da 00 60 34 	ld  [ %g1 + 0x34 ], %o5
a0011364:	c8 00 60 30 	ld  [ %g1 + 0x30 ], %g4
a0011368:	c6 00 60 38 	ld  [ %g1 + 0x38 ], %g3
a001136c:	c4 00 60 3c 	ld  [ %g1 + 0x3c ], %g2
a0011370:	82 03 00 0d 	add  %o4, %o5, %g1
a0011374:	82 00 40 04 	add  %g1, %g4, %g1
a0011378:	82 00 40 03 	add  %g1, %g3, %g1
a001137c:	82 00 40 02 	add  %g1, %g2, %g1
a0011380:	80 a0 00 01 	cmp  %g0, %g1
a0011384:	81 c3 e0 08 	retl 
a0011388:	90 40 20 00 	addx  %g0, 0, %o0

a001138c <IDT_CLK_SscControl>:
a001138c:	9d e3 bf e0 	save  %sp, -32, %sp
a0011390:	11 3e 4c 82 	sethi  %hi(0xf9320800), %o0
a0011394:	92 10 00 18 	mov  %i0, %o1
a0011398:	7f ff be 0b 	call  a0000bc4 <_ilog>
a001139c:	90 12 21 01 	or  %o0, 0x101, %o0
a00113a0:	33 28 40 0b 	sethi  %hi(0xa1002c00), %i1
a00113a4:	82 10 20 25 	mov  0x25, %g1
a00113a8:	84 16 63 0c 	or  %i1, 0x30c, %g2
a00113ac:	80 a0 00 18 	cmp  %g0, %i0
a00113b0:	c2 28 a0 0d 	stb  %g1, [ %g2 + 0xd ]
a00113b4:	31 28 00 87 	sethi  %hi(0xa0021c00), %i0
a00113b8:	82 60 20 00 	subx  %g0, 0, %g1
a00113bc:	b6 10 20 00 	clr  %i3
a00113c0:	82 08 60 02 	and  %g1, 2, %g1
a00113c4:	b4 10 20 02 	mov  2, %i2
a00113c8:	82 00 60 44 	add  %g1, 0x44, %g1
a00113cc:	b2 00 a0 0d 	add  %g2, 0xd, %i1
a00113d0:	c2 28 a0 0e 	stb  %g1, [ %g2 + 0xe ]
a00113d4:	7f ff dc 0f 	call  a0008410 <I2C_WriteAsync>
a00113d8:	91 ee 20 4f 	restore  %i0, 0x4f, %o0

a00113dc <I2CD_IdtReadAsyncHandler>:
a00113dc:	d4 0a 00 00 	ldub  [ %o0 ], %o2
a00113e0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00113e4:	d2 08 63 18 	ldub  [ %g1 + 0x318 ], %o1	! a1002f18 <idtClk.lto_priv.565+0xc>
a00113e8:	11 3e 8c 81 	sethi  %hi(0xfa320400), %o0
a00113ec:	90 12 22 06 	or  %o0, 0x206, %o0	! fa320606 <curr_flash_pos+0x398c3bde>
a00113f0:	82 13 c0 00 	mov  %o7, %g1
a00113f4:	7f ff bd f4 	call  a0000bc4 <_ilog>
a00113f8:	9e 10 40 00 	mov  %g1, %o7

a00113fc <I2CD_IdtWriteAsyncHandler>:
a00113fc:	d4 0a 20 01 	ldub  [ %o0 + 1 ], %o2
a0011400:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0011404:	d2 08 63 18 	ldub  [ %g1 + 0x318 ], %o1	! a1002f18 <idtClk.lto_priv.565+0xc>
a0011408:	11 3e 8c 81 	sethi  %hi(0xfa320400), %o0
a001140c:	90 12 22 06 	or  %o0, 0x206, %o0	! fa320606 <curr_flash_pos+0x398c3bde>
a0011410:	82 13 c0 00 	mov  %o7, %g1
a0011414:	7f ff bd ec 	call  a0000bc4 <_ilog>
a0011418:	9e 10 40 00 	mov  %g1, %o7

a001141c <I2CD_sfpFinisarRegRead>:
a001141c:	9d e3 bf e0 	save  %sp, -32, %sp
a0011420:	05 28 40 0b 	sethi  %hi(0xa1002c00), %g2
a0011424:	82 10 a3 1c 	or  %g2, 0x31c, %g1	! a1002f1c <statsCallbacks.lto_priv.190>
a0011428:	f6 20 60 04 	st  %i3, [ %g1 + 4 ]
a001142c:	13 28 40 0b 	sethi  %hi(0xa1002c00), %o1
a0011430:	f8 20 60 08 	st  %i4, [ %g1 + 8 ]
a0011434:	86 12 63 2c 	or  %o1, 0x32c, %g3
a0011438:	f4 20 60 0c 	st  %i2, [ %g1 + 0xc ]
a001143c:	96 10 20 02 	mov  2, %o3
a0011440:	c2 0e 60 04 	ldub  [ %i1 + 4 ], %g1
a0011444:	f2 20 a3 1c 	st  %i1, [ %g2 + 0x31c ]
a0011448:	94 10 20 01 	mov  1, %o2
a001144c:	c2 28 e0 0e 	stb  %g1, [ %g3 + 0xe ]
a0011450:	92 00 e0 0e 	add  %g3, 0xe, %o1
a0011454:	19 28 00 29 	sethi  %hi(0xa000a400), %o4
a0011458:	11 28 00 87 	sethi  %hi(0xa0021c00), %o0
a001145c:	98 13 20 3c 	or  %o4, 0x3c, %o4
a0011460:	90 12 21 62 	or  %o0, 0x162, %o0
a0011464:	7f ff db f6 	call  a000843c <I2C_WriteReadAsync>
a0011468:	b0 10 20 00 	clr  %i0
a001146c:	81 c7 e0 08 	ret 
a0011470:	81 e8 00 00 	restore 

a0011474 <I2CD_sfpFinisarRxPowerPollingDisable>:
a0011474:	9d e3 bf e0 	save  %sp, -32, %sp
a0011478:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001147c:	d0 00 63 30 	ld  [ %g1 + 0x330 ], %o0	! a1002f30 <sfpFinisarContext.lto_priv.558+0x4>
a0011480:	7f ff bf 9e 	call  a00012f8 <TIMING_TimerStop>
a0011484:	31 28 00 81 	sethi  %hi(0xa0020400), %i0
a0011488:	b2 10 20 00 	clr  %i1
a001148c:	7f ff ef d7 	call  a000d3e8 <STATSMON_StatgroupControl>
a0011490:	91 ee 21 1c 	restore  %i0, 0x11c, %o0

a0011494 <Link_SL_5G_RestartRx>:
a0011494:	9d e3 bf e0 	save  %sp, -32, %sp
a0011498:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001149c:	82 10 63 50 	or  %g1, 0x350, %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a00114a0:	c4 08 60 1c 	ldub  [ %g1 + 0x1c ], %g2
a00114a4:	80 a0 a0 00 	cmp  %g2, 0
a00114a8:	02 80 00 07 	be  a00114c4 <Link_SL_5G_RestartRx+0x30>
a00114ac:	01 00 00 00 	nop 
a00114b0:	c2 00 60 20 	ld  [ %g1 + 0x20 ], %g1
a00114b4:	9f c0 40 00 	call  %g1
a00114b8:	01 00 00 00 	nop 
a00114bc:	81 c7 e0 08 	ret 
a00114c0:	81 e8 00 00 	restore 
a00114c4:	7f ff e0 7d 	call  a00096b8 <Link_SL_5G_LosChangeIrq>
a00114c8:	81 e8 00 00 	restore 

a00114cc <LINKMGR_phyEnable>:
a00114cc:	9d e3 bf e0 	save  %sp, -32, %sp
a00114d0:	80 a6 20 00 	cmp  %i0, 0
a00114d4:	02 80 00 11 	be  a0011518 <LINKMGR_phyEnable+0x4c>
a00114d8:	11 3e 0a 00 	sethi  %hi(0xf8280000), %o0
a00114dc:	7f ff fe 5e 	call  a0010e54 <LinkMgrPhyEnableStatus.lto_priv.591>
a00114e0:	01 00 00 00 	nop 
a00114e4:	80 a2 20 00 	cmp  %o0, 0
a00114e8:	02 80 00 0c 	be  a0011518 <LINKMGR_phyEnable+0x4c>
a00114ec:	11 3e 0a 00 	sethi  %hi(0xf8280000), %o0
a00114f0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00114f4:	c2 08 61 d1 	ldub  [ %g1 + 0x1d1 ], %g1	! a10075d1 <linkMgr.lto_priv.566+0x15>
a00114f8:	80 a0 60 00 	cmp  %g1, 0
a00114fc:	32 80 00 08 	bne,a   a001151c <LINKMGR_phyEnable+0x50>
a0011500:	b0 10 20 02 	mov  2, %i0
a0011504:	05 3e 0a 00 	sethi  %hi(0xf8280000), %g2
a0011508:	b0 10 20 03 	mov  3, %i0
a001150c:	7f ff bd ae 	call  a0000bc4 <_ilog>
a0011510:	90 10 a2 06 	or  %g2, 0x206, %o0
a0011514:	30 80 00 04 	b,a   a0011524 <LINKMGR_phyEnable+0x58>
a0011518:	b0 10 20 02 	mov  2, %i0
a001151c:	7f ff bd aa 	call  a0000bc4 <_ilog>
a0011520:	90 12 23 06 	or  %o0, 0x306, %o0
a0011524:	40 00 00 0b 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a0011528:	81 e8 00 00 	restore 

a001152c <LINKMGR_phyLinkDownErrorDetected>:
a001152c:	9d e3 bf e0 	save  %sp, -32, %sp
a0011530:	11 3e 0a 02 	sethi  %hi(0xf8280800), %o0
a0011534:	7f ff bd a4 	call  a0000bc4 <_ilog>
a0011538:	90 12 20 04 	or  %o0, 4, %o0	! f8280804 <curr_flash_pos+0x37823ddc>
a001153c:	90 10 20 00 	clr  %o0
a0011540:	7f ff ff e3 	call  a00114cc <LINKMGR_phyEnable>
a0011544:	b0 10 20 01 	mov  1, %i0
a0011548:	7f ff ff e1 	call  a00114cc <LINKMGR_phyEnable>
a001154c:	81 e8 00 00 	restore 

a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>:
a0011550:	92 10 00 08 	mov  %o0, %o1
a0011554:	94 10 20 00 	clr  %o2
a0011558:	11 28 00 45 	sethi  %hi(0xa0011400), %o0
a001155c:	90 12 21 6c 	or  %o0, 0x16c, %o0	! a001156c <LinkMgrStateCallback>
a0011560:	82 13 c0 00 	mov  %o7, %g1
a0011564:	7f ff d2 5d 	call  a0005ed8 <CALLBACK_Run>
a0011568:	9e 10 40 00 	mov  %g1, %o7

a001156c <LinkMgrStateCallback>:
a001156c:	94 10 00 09 	mov  %o1, %o2
a0011570:	92 0a 20 ff 	and  %o0, 0xff, %o1
a0011574:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a0011578:	90 12 21 bc 	or  %o0, 0x1bc, %o0	! a10075bc <linkMgr.lto_priv.566>
a001157c:	82 13 c0 00 	mov  %o7, %g1
a0011580:	7f ff cc 9e 	call  a00047f8 <UTILSM_PostEvent>
a0011584:	9e 10 40 00 	mov  %g1, %o7

a0011588 <_LINKMGR_phyDisabledHandler.lto_priv.197>:
a0011588:	9d e3 bf e0 	save  %sp, -32, %sp
a001158c:	80 a6 20 00 	cmp  %i0, 0
a0011590:	12 80 00 a0 	bne  a0011810 <_LINKMGR_phyDisabledHandler.lto_priv.197+0x288>
a0011594:	80 a6 20 03 	cmp  %i0, 3
a0011598:	37 28 40 1d 	sethi  %hi(0xa1007400), %i3
a001159c:	b6 16 e1 bc 	or  %i3, 0x1bc, %i3	! a10075bc <linkMgr.lto_priv.566>
a00115a0:	c2 0e e0 09 	ldub  [ %i3 + 9 ], %g1
a00115a4:	80 a0 60 01 	cmp  %g1, 1
a00115a8:	02 80 00 9c 	be  a0011818 <_LINKMGR_phyDisabledHandler.lto_priv.197+0x290>
a00115ac:	92 10 20 00 	clr  %o1
a00115b0:	11 28 00 82 	sethi  %hi(0xa0020800), %o0
a00115b4:	7f ff ef 8d 	call  a000d3e8 <STATSMON_StatgroupControl>
a00115b8:	90 12 22 ec 	or  %o0, 0x2ec, %o0	! a0020aec <Mac8bitStats>
a00115bc:	05 28 00 82 	sethi  %hi(0xa0020800), %g2
a00115c0:	92 10 20 00 	clr  %o1
a00115c4:	7f ff ef 89 	call  a000d3e8 <STATSMON_StatgroupControl>
a00115c8:	90 10 a3 04 	or  %g2, 0x304, %o0
a00115cc:	07 28 00 82 	sethi  %hi(0xa0020800), %g3
a00115d0:	92 10 20 00 	clr  %o1
a00115d4:	7f ff ef 85 	call  a000d3e8 <STATSMON_StatgroupControl>
a00115d8:	90 10 e3 1c 	or  %g3, 0x31c, %o0
a00115dc:	09 3e 05 81 	sethi  %hi(0xf8160400), %g4
a00115e0:	7f ff bd 79 	call  a0000bc4 <_ilog>
a00115e4:	90 11 22 06 	or  %g4, 0x206, %o0	! f8160606 <curr_flash_pos+0x37703bde>
a00115e8:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a00115ec:	d2 07 63 88 	ld  [ %i5 + 0x388 ], %o1	! a1006388 <bb_top_registers.lto_priv.173>
a00115f0:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a00115f4:	82 10 62 00 	or  %g1, 0x200, %g1
a00115f8:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a00115fc:	15 3e 05 80 	sethi  %hi(0xf8160000), %o2
a0011600:	7f ff bd 71 	call  a0000bc4 <_ilog>
a0011604:	90 12 a2 06 	or  %o2, 0x206, %o0	! f8160206 <curr_flash_pos+0x377037de>
a0011608:	d6 07 63 88 	ld  [ %i5 + 0x388 ], %o3
a001160c:	c2 02 e0 14 	ld  [ %o3 + 0x14 ], %g1
a0011610:	82 10 60 80 	or  %g1, 0x80, %g1
a0011614:	c2 22 e0 14 	st  %g1, [ %o3 + 0x14 ]
a0011618:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a001161c:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a0011620:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0011624:	83 30 60 08 	srl  %g1, 8, %g1
a0011628:	82 88 60 1f 	andcc  %g1, 0x1f, %g1
a001162c:	02 80 00 08 	be  a001164c <_LINKMGR_phyDisabledHandler.lto_priv.197+0xc4>
a0011630:	80 a0 60 01 	cmp  %g1, 1
a0011634:	32 80 00 2c 	bne,a   a00116e4 <_LINKMGR_phyDisabledHandler.lto_priv.197+0x15c>
a0011638:	03 08 00 00 	sethi  %hi(0x20000000), %g1
a001163c:	7f ff f8 94 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a0011640:	01 00 00 00 	nop 
a0011644:	10 80 00 28 	b  a00116e4 <_LINKMGR_phyDisabledHandler.lto_priv.197+0x15c>
a0011648:	03 08 00 00 	sethi  %hi(0x20000000), %g1
a001164c:	19 3e 0c 43 	sethi  %hi(0xf8310c00), %o4
a0011650:	7f ff bd 5d 	call  a0000bc4 <_ilog>
a0011654:	90 13 22 06 	or  %o4, 0x206, %o0	! f8310e06 <curr_flash_pos+0x378b43de>
a0011658:	7f ff ff 87 	call  a0011474 <I2CD_sfpFinisarRxPowerPollingDisable>
a001165c:	01 00 00 00 	nop 
a0011660:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0011664:	b8 10 63 50 	or  %g1, 0x350, %i4	! a1002f50 <sl_5Gvars.lto_priv.557>
a0011668:	c2 00 63 50 	ld  [ %g1 + 0x350 ], %g1
a001166c:	da 00 60 2c 	ld  [ %g1 + 0x2c ], %o5
a0011670:	b0 0b 7b ff 	and  %o5, -1025, %i0
a0011674:	f0 20 60 2c 	st  %i0, [ %g1 + 0x2c ]
a0011678:	11 02 00 00 	sethi  %hi(0x8000000), %o0
a001167c:	f4 00 60 14 	ld  [ %g1 + 0x14 ], %i2
a0011680:	84 16 80 08 	or  %i2, %o0, %g2
a0011684:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0011688:	07 28 40 18 	sethi  %hi(0xa1006000), %g3
a001168c:	c8 00 e3 68 	ld  [ %g3 + 0x368 ], %g4	! a1006368 <bb_top_registers.lto_priv.171>
a0011690:	d2 01 20 4c 	ld  [ %g4 + 0x4c ], %o1
a0011694:	94 12 60 10 	or  %o1, 0x10, %o2
a0011698:	d4 21 20 4c 	st  %o2, [ %g4 + 0x4c ]
a001169c:	d6 00 60 2c 	ld  [ %g1 + 0x2c ], %o3
a00116a0:	98 0a fb ff 	and  %o3, -1025, %o4
a00116a4:	d8 20 60 2c 	st  %o4, [ %g1 + 0x2c ]
a00116a8:	da 00 61 a4 	ld  [ %g1 + 0x1a4 ], %o5
a00116ac:	b0 13 60 01 	or  %o5, 1, %i0
a00116b0:	f0 20 61 a4 	st  %i0, [ %g1 + 0x1a4 ]
a00116b4:	f4 00 61 a8 	ld  [ %g1 + 0x1a8 ], %i2
a00116b8:	90 16 a0 03 	or  %i2, 3, %o0
a00116bc:	d0 20 61 a8 	st  %o0, [ %g1 + 0x1a8 ]
a00116c0:	7f ff fb 74 	call  a0010490 <Link_SL_5G_TakedownReceive.lto_priv.590>
a00116c4:	01 00 00 00 	nop 
a00116c8:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0
a00116cc:	7f ff bf 0b 	call  a00012f8 <TIMING_TimerStop>
a00116d0:	c0 2f 20 08 	clrb  [ %i4 + 8 ]
a00116d4:	7f ff bf 09 	call  a00012f8 <TIMING_TimerStop>
a00116d8:	d0 07 20 18 	ld  [ %i4 + 0x18 ], %o0
a00116dc:	c0 2f 20 10 	clrb  [ %i4 + 0x10 ]
a00116e0:	03 08 00 00 	sethi  %hi(0x20000000), %g1
a00116e4:	de 07 63 88 	ld  [ %i5 + 0x388 ], %o7
a00116e8:	f8 03 e0 14 	ld  [ %o7 + 0x14 ], %i4
a00116ec:	82 17 00 01 	or  %i4, %g1, %g1
a00116f0:	c2 23 e0 14 	st  %g1, [ %o7 + 0x14 ]
a00116f4:	05 3e 05 80 	sethi  %hi(0xf8160000), %g2
a00116f8:	7f ff bd 33 	call  a0000bc4 <_ilog>
a00116fc:	90 10 a3 06 	or  %g2, 0x306, %o0	! f8160306 <curr_flash_pos+0x377038de>
a0011700:	7f ff e9 9b 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a0011704:	90 10 22 00 	mov  0x200, %o0
a0011708:	c6 07 63 88 	ld  [ %i5 + 0x388 ], %g3
a001170c:	c2 00 e0 14 	ld  [ %g3 + 0x14 ], %g1
a0011710:	82 10 61 00 	or  %g1, 0x100, %g1
a0011714:	c2 20 e0 14 	st  %g1, [ %g3 + 0x14 ]
a0011718:	09 3e 05 81 	sethi  %hi(0xf8160400), %g4
a001171c:	7f ff bd 2a 	call  a0000bc4 <_ilog>
a0011720:	90 11 23 06 	or  %g4, 0x306, %o0	! f8160706 <curr_flash_pos+0x37703cde>
a0011724:	d2 07 63 88 	ld  [ %i5 + 0x388 ], %o1
a0011728:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a001172c:	82 10 64 00 	or  %g1, 0x400, %g1
a0011730:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a0011734:	15 3e 05 c1 	sethi  %hi(0xf8170400), %o2
a0011738:	7f ff bd 23 	call  a0000bc4 <_ilog>
a001173c:	90 12 a2 01 	or  %o2, 0x201, %o0	! f8170601 <curr_flash_pos+0x37713bd9>
a0011740:	17 28 40 0d 	sethi  %hi(0xa1003400), %o3
a0011744:	b8 12 e0 9c 	or  %o3, 0x9c, %i4	! a100349c <mcaContext.lto_priv.352>
a0011748:	c0 2f 20 90 	clrb  [ %i4 + 0x90 ]
a001174c:	11 00 fe 00 	sethi  %hi(0x3f80000), %o0
a0011750:	d8 07 63 88 	ld  [ %i5 + 0x388 ], %o4
a0011754:	c2 03 20 14 	ld  [ %o4 + 0x14 ], %g1
a0011758:	82 10 68 00 	or  %g1, 0x800, %g1
a001175c:	c2 23 20 14 	st  %g1, [ %o4 + 0x14 ]
a0011760:	7f ff e9 83 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a0011764:	b4 10 2f ff 	mov  0xfff, %i2
a0011768:	1b 00 00 0f 	sethi  %hi(0x3c00), %o5
a001176c:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0011770:	b0 13 63 ff 	or  %o5, 0x3ff, %i0
a0011774:	82 10 61 00 	or  %g1, 0x100, %g1
a0011778:	f0 20 60 4c 	st  %i0, [ %g1 + 0x4c ]
a001177c:	92 10 20 00 	clr  %o1
a0011780:	f4 20 60 90 	st  %i2, [ %g1 + 0x90 ]
a0011784:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
a0011788:	b4 10 20 00 	clr  %i2
a001178c:	90 12 23 cc 	or  %o0, 0x3cc, %o0
a0011790:	7f ff ef 16 	call  a000d3e8 <STATSMON_StatgroupControl>
a0011794:	b0 10 00 1c 	mov  %i4, %i0
a0011798:	c0 2f 20 18 	clrb  [ %i4 + 0x18 ]
a001179c:	90 0e a0 ff 	and  %i2, 0xff, %o0
a00117a0:	7f ff f0 5b 	call  a000d90c <MCA_ControlStatsMonitorChannel>
a00117a4:	92 10 20 00 	clr  %o1
a00117a8:	82 06 a0 01 	add  %i2, 1, %g1
a00117ac:	b4 10 00 01 	mov  %g1, %i2
a00117b0:	82 08 60 ff 	and  %g1, 0xff, %g1
a00117b4:	80 a0 60 06 	cmp  %g1, 6
a00117b8:	12 bf ff f8 	bne  a0011798 <_LINKMGR_phyDisabledHandler.lto_priv.197+0x210>
a00117bc:	b8 07 20 10 	add  %i4, 0x10, %i4
a00117c0:	1f 3e 05 c2 	sethi  %hi(0xf8170800), %o7
a00117c4:	90 13 e0 01 	or  %o7, 1, %o0	! f8170801 <curr_flash_pos+0x37713dd9>
a00117c8:	7f ff bc ff 	call  a0000bc4 <_ilog>
a00117cc:	01 00 00 00 	nop 
a00117d0:	c0 2e 20 91 	clrb  [ %i0 + 0x91 ]
a00117d4:	03 00 00 04 	sethi  %hi(0x1000), %g1
a00117d8:	fa 07 63 88 	ld  [ %i5 + 0x388 ], %i5
a00117dc:	c4 07 60 14 	ld  [ %i5 + 0x14 ], %g2
a00117e0:	82 10 80 01 	or  %g2, %g1, %g1
a00117e4:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a00117e8:	c2 0e e0 14 	ldub  [ %i3 + 0x14 ], %g1
a00117ec:	80 a0 60 00 	cmp  %g1, 0
a00117f0:	22 80 00 0b 	be,a   a001181c <_LINKMGR_phyDisabledHandler.lto_priv.197+0x294>
a00117f4:	b0 10 00 19 	mov  %i1, %i0
a00117f8:	c0 2e e0 14 	clrb  [ %i3 + 0x14 ]
a00117fc:	92 10 20 00 	clr  %o1
a0011800:	7f ff cc ec 	call  a0004bb0 <EVENT_Trigger>
a0011804:	90 10 20 00 	clr  %o0
a0011808:	81 c7 e0 08 	ret 
a001180c:	91 e8 00 19 	restore  %g0, %i1, %o0
a0011810:	22 80 00 02 	be,a   a0011818 <_LINKMGR_phyDisabledHandler.lto_priv.197+0x290>
a0011814:	b2 10 20 01 	mov  1, %i1
a0011818:	b0 10 00 19 	mov  %i1, %i0
a001181c:	81 c7 e0 08 	ret 
a0011820:	81 e8 00 00 	restore 

a0011824 <_LINKMGR_phyDelayedStart.lto_priv.198>:
a0011824:	9d e3 bf e0 	save  %sp, -32, %sp
a0011828:	80 a6 20 00 	cmp  %i0, 0
a001182c:	12 80 00 07 	bne  a0011848 <_LINKMGR_phyDelayedStart.lto_priv.198+0x24>
a0011830:	80 a6 20 01 	cmp  %i0, 1
a0011834:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0011838:	7f ff be a2 	call  a00012c0 <TIMING_TimerStart>
a001183c:	d0 00 61 cc 	ld  [ %g1 + 0x1cc ], %o0	! a10075cc <linkMgr.lto_priv.566+0x10>
a0011840:	81 c7 e0 08 	ret 
a0011844:	91 e8 00 19 	restore  %g0, %i1, %o0
a0011848:	12 80 00 07 	bne  a0011864 <_LINKMGR_phyDelayedStart.lto_priv.198+0x40>
a001184c:	80 a6 20 02 	cmp  %i0, 2
a0011850:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0011854:	7f ff be a9 	call  a00012f8 <TIMING_TimerStop>
a0011858:	d0 00 61 cc 	ld  [ %g1 + 0x1cc ], %o0	! a10075cc <linkMgr.lto_priv.566+0x10>
a001185c:	81 c7 e0 08 	ret 
a0011860:	91 e8 00 19 	restore  %g0, %i1, %o0
a0011864:	02 80 00 06 	be  a001187c <_LINKMGR_phyDelayedStart.lto_priv.198+0x58>
a0011868:	80 a6 20 05 	cmp  %i0, 5
a001186c:	22 80 00 05 	be,a   a0011880 <_LINKMGR_phyDelayedStart.lto_priv.198+0x5c>
a0011870:	b2 10 20 02 	mov  2, %i1
a0011874:	81 c7 e0 08 	ret 
a0011878:	91 e8 00 19 	restore  %g0, %i1, %o0
a001187c:	b2 10 20 00 	clr  %i1
a0011880:	b0 10 00 19 	mov  %i1, %i0
a0011884:	81 c7 e0 08 	ret 
a0011888:	81 e8 00 00 	restore 

a001188c <_LINKMGR_phyWaitLinkUp.lto_priv.199>:
a001188c:	9d e3 bf e0 	save  %sp, -32, %sp
a0011890:	80 a6 20 00 	cmp  %i0, 0
a0011894:	12 80 01 68 	bne  a0011e34 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x5a8>
a0011898:	b8 10 00 19 	mov  %i1, %i4
a001189c:	35 28 40 1a 	sethi  %hi(0xa1006800), %i2
a00118a0:	c2 06 a1 ac 	ld  [ %i2 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a00118a4:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a00118a8:	3b 28 40 0d 	sethi  %hi(0xa1003400), %i5
a00118ac:	b0 17 60 9c 	or  %i5, 0x9c, %i0	! a100349c <mcaContext.lto_priv.352>
a00118b0:	c2 0e 20 91 	ldub  [ %i0 + 0x91 ], %g1
a00118b4:	80 a0 60 00 	cmp  %g1, 0
a00118b8:	12 80 00 0c 	bne  a00118e8 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x5c>
a00118bc:	37 28 40 18 	sethi  %hi(0xa1006000), %i3
a00118c0:	11 3e 05 c1 	sethi  %hi(0xf8170400), %o0
a00118c4:	7f ff bc c0 	call  a0000bc4 <_ilog>
a00118c8:	90 12 23 01 	or  %o0, 0x301, %o0	! f8170701 <curr_flash_pos+0x37713cd9>
a00118cc:	82 10 20 01 	mov  1, %g1
a00118d0:	c2 2e 20 91 	stb  %g1, [ %i0 + 0x91 ]
a00118d4:	07 00 00 04 	sethi  %hi(0x1000), %g3
a00118d8:	c4 06 e3 88 	ld  [ %i3 + 0x388 ], %g2
a00118dc:	c2 00 a0 14 	ld  [ %g2 + 0x14 ], %g1
a00118e0:	82 28 40 03 	andn  %g1, %g3, %g1
a00118e4:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a00118e8:	c2 0e 20 90 	ldub  [ %i0 + 0x90 ], %g1
a00118ec:	80 a0 60 00 	cmp  %g1, 0
a00118f0:	12 80 00 7e 	bne  a0011ae8 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x25c>
a00118f4:	3b 3e 05 81 	sethi  %hi(0xf8160400), %i5
a00118f8:	09 3e 05 c1 	sethi  %hi(0xf8170400), %g4
a00118fc:	7f ff bc b2 	call  a0000bc4 <_ilog>
a0011900:	90 11 21 01 	or  %g4, 0x101, %o0	! f8170501 <curr_flash_pos+0x37713ad9>
a0011904:	82 10 20 01 	mov  1, %g1
a0011908:	c2 2e 20 90 	stb  %g1, [ %i0 + 0x90 ]
a001190c:	17 3f c0 00 	sethi  %hi(0xff000000), %o3
a0011910:	d2 06 e3 88 	ld  [ %i3 + 0x388 ], %o1
a0011914:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a0011918:	82 08 77 ff 	and  %g1, -2049, %g1
a001191c:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a0011920:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0011924:	82 10 61 00 	or  %g1, 0x100, %g1	! 80003d00 <__load_start_lexsrodata+0x20003d00>
a0011928:	d4 00 60 44 	ld  [ %g1 + 0x44 ], %o2
a001192c:	98 12 e0 ff 	or  %o3, 0xff, %o4
a0011930:	33 00 00 0f 	sethi  %hi(0x3c00), %i1
a0011934:	9a 0a 80 0c 	and  %o2, %o4, %o5
a0011938:	ba 16 63 00 	or  %i1, 0x300, %i5
a001193c:	b0 13 40 1d 	or  %o5, %i5, %i0
a0011940:	f0 20 60 44 	st  %i0, [ %g1 + 0x44 ]
a0011944:	90 10 20 3f 	mov  0x3f, %o0
a0011948:	d0 30 60 8a 	sth  %o0, [ %g1 + 0x8a ]
a001194c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a0011950:	86 10 a0 02 	or  %g2, 2, %g3
a0011954:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a0011958:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a001195c:	92 11 20 01 	or  %g4, 1, %o1
a0011960:	d2 20 60 04 	st  %o1, [ %g1 + 4 ]
a0011964:	d4 06 a1 ac 	ld  [ %i2 + 0x1ac ], %o2
a0011968:	d6 02 a0 08 	ld  [ %o2 + 8 ], %o3
a001196c:	99 32 e0 08 	srl  %o3, 8, %o4
a0011970:	9a 0b 20 1f 	and  %o4, 0x1f, %o5
a0011974:	80 a3 60 01 	cmp  %o5, 1
a0011978:	12 80 00 0e 	bne  a00119b0 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x124>
a001197c:	88 10 20 14 	mov  0x14, %g4
a0011980:	c8 20 60 20 	st  %g4, [ %g1 + 0x20 ]
a0011984:	15 00 00 4c 	sethi  %hi(0x13000), %o2
a0011988:	c8 20 60 24 	st  %g4, [ %g1 + 0x24 ]
a001198c:	92 12 a1 2d 	or  %o2, 0x12d, %o1
a0011990:	d2 20 60 28 	st  %o1, [ %g1 + 0x28 ]
a0011994:	96 10 26 1b 	mov  0x61b, %o3
a0011998:	d6 20 60 2c 	st  %o3, [ %g1 + 0x2c ]
a001199c:	98 16 61 09 	or  %i1, 0x109, %o4
a00119a0:	d8 20 60 30 	st  %o4, [ %g1 + 0x30 ]
a00119a4:	9a 10 2c 35 	mov  0xc35, %o5
a00119a8:	da 20 60 34 	st  %o5, [ %g1 + 0x34 ]
a00119ac:	30 80 00 12 	b,a   a00119f4 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x168>
a00119b0:	de 02 a0 08 	ld  [ %o2 + 8 ], %o7
a00119b4:	b3 33 e0 08 	srl  %o7, 8, %i1
a00119b8:	80 8e 60 1f 	btst  0x1f, %i1
a00119bc:	32 80 00 10 	bne,a   a00119fc <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x170>
a00119c0:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a00119c4:	ba 10 20 0a 	mov  0xa, %i5
a00119c8:	fa 20 60 20 	st  %i5, [ %g1 + 0x20 ]
a00119cc:	31 00 05 f5 	sethi  %hi(0x17d400), %i0
a00119d0:	fa 20 60 24 	st  %i5, [ %g1 + 0x24 ]
a00119d4:	90 16 23 84 	or  %i0, 0x384, %o0
a00119d8:	d0 20 60 28 	st  %o0, [ %g1 + 0x28 ]
a00119dc:	84 10 23 0e 	mov  0x30e, %g2
a00119e0:	c4 20 60 2c 	st  %g2, [ %g1 + 0x2c ]
a00119e4:	86 10 26 1b 	mov  0x61b, %g3
a00119e8:	c6 20 60 30 	st  %g3, [ %g1 + 0x30 ]
a00119ec:	92 10 27 a2 	mov  0x7a2, %o1
a00119f0:	c6 20 60 34 	st  %g3, [ %g1 + 0x34 ]
a00119f4:	d2 20 60 38 	st  %o1, [ %g1 + 0x38 ]
a00119f8:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a00119fc:	ba 10 61 00 	or  %g1, 0x100, %i5	! 80003d00 <__load_start_lexsrodata+0x20003d00>
a0011a00:	03 00 00 ff 	sethi  %hi(0x3fc00), %g1
a0011a04:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 3ffff <__bb_fw_size+0xc327>
a0011a08:	c2 27 60 c4 	st  %g1, [ %i5 + 0xc4 ]
a0011a0c:	7f ff c5 17 	call  a0002e68 <LEON_TimerRead>
a0011a10:	31 00 3f ff 	sethi  %hi(0xfffc00), %i0
a0011a14:	b0 16 23 ff 	or  %i0, 0x3ff, %i0	! ffffff <__target_size+0xfa36d7>
a0011a18:	b2 10 00 08 	mov  %o0, %i1
a0011a1c:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a0011a20:	80 88 60 02 	btst  2, %g1
a0011a24:	02 80 00 0d 	be  a0011a58 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x1cc>
a0011a28:	01 00 00 00 	nop 
a0011a2c:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a0011a30:	80 88 60 01 	btst  1, %g1
a0011a34:	02 80 00 09 	be  a0011a58 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x1cc>
a0011a38:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0011a3c:	82 10 61 00 	or  %g1, 0x100, %g1	! 80003d00 <__load_start_lexsrodata+0x20003d00>
a0011a40:	de 00 60 08 	ld  [ %g1 + 8 ], %o7
a0011a44:	80 8b e0 02 	btst  2, %o7
a0011a48:	12 80 00 10 	bne  a0011a88 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x1fc>
a0011a4c:	84 10 20 00 	clr  %g2
a0011a50:	10 80 00 11 	b  a0011a94 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x208>
a0011a54:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0011a58:	7f ff c5 04 	call  a0002e68 <LEON_TimerRead>
a0011a5c:	01 00 00 00 	nop 
a0011a60:	80 a6 40 08 	cmp  %i1, %o0
a0011a64:	1a 80 00 03 	bcc  a0011a70 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x1e4>
a0011a68:	82 10 00 19 	mov  %i1, %g1
a0011a6c:	82 06 40 18 	add  %i1, %i0, %g1
a0011a70:	82 20 40 08 	sub  %g1, %o0, %g1
a0011a74:	80 a0 60 63 	cmp  %g1, 0x63
a0011a78:	08 bf ff e9 	bleu  a0011a1c <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x190>
a0011a7c:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0011a80:	10 bf ff f0 	b  a0011a40 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x1b4>
a0011a84:	82 10 61 00 	or  %g1, 0x100, %g1	! 80003d00 <__load_start_lexsrodata+0x20003d00>
a0011a88:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a0011a8c:	84 0a 20 01 	and  %o0, 1, %g2
a0011a90:	03 20 00 0f 	sethi  %hi(0x80003c00), %g1
a0011a94:	82 10 61 00 	or  %g1, 0x100, %g1	! 80003d00 <__load_start_lexsrodata+0x20003d00>
a0011a98:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a0011a9c:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a0011aa0:	93 30 e0 01 	srl  %g3, 1, %o1
a0011aa4:	94 09 20 01 	and  %g4, 1, %o2
a0011aa8:	80 a0 a0 00 	cmp  %g2, 0
a0011aac:	12 80 00 05 	bne  a0011ac0 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x234>
a0011ab0:	92 0a 60 01 	and  %o1, 1, %o1
a0011ab4:	39 3e 85 c0 	sethi  %hi(0xfa170000), %i4
a0011ab8:	7f ff ed 36 	call  a000cf90 <_iassert>
a0011abc:	90 17 21 07 	or  %i4, 0x107, %o0	! fa170107 <curr_flash_pos+0x397136df>
a0011ac0:	15 00 00 0f 	sethi  %hi(0x3c00), %o2
a0011ac4:	96 12 a3 ff 	or  %o2, 0x3ff, %o3	! 3fff <__flashcode_size+0x44f>
a0011ac8:	d6 20 60 4c 	st  %o3, [ %g1 + 0x4c ]
a0011acc:	98 10 2f ff 	mov  0xfff, %o4
a0011ad0:	d8 20 60 90 	st  %o4, [ %g1 + 0x90 ]
a0011ad4:	1b 28 00 81 	sethi  %hi(0xa0020400), %o5
a0011ad8:	92 10 20 01 	mov  1, %o1
a0011adc:	7f ff ee 43 	call  a000d3e8 <STATSMON_StatgroupControl>
a0011ae0:	90 13 63 cc 	or  %o5, 0x3cc, %o0
a0011ae4:	3b 3e 05 81 	sethi  %hi(0xf8160400), %i5
a0011ae8:	7f ff bc 37 	call  a0000bc4 <_ilog>
a0011aec:	90 17 61 06 	or  %i5, 0x106, %o0	! f8160506 <curr_flash_pos+0x37703ade>
a0011af0:	f2 06 e3 88 	ld  [ %i3 + 0x388 ], %i1
a0011af4:	c2 06 60 14 	ld  [ %i1 + 0x14 ], %g1
a0011af8:	82 08 7b ff 	and  %g1, -1025, %g1
a0011afc:	c2 26 60 14 	st  %g1, [ %i1 + 0x14 ]
a0011b00:	03 28 00 43 	sethi  %hi(0xa0010c00), %g1
a0011b04:	82 10 62 d4 	or  %g1, 0x2d4, %g1	! a0010ed4 <LINKMGR_MacLinkRxStatus.lto_priv.574>
a0011b08:	3b 3e 05 80 	sethi  %hi(0xf8160000), %i5
a0011b0c:	31 28 40 18 	sethi  %hi(0xa1006000), %i0
a0011b10:	90 17 61 06 	or  %i5, 0x106, %o0
a0011b14:	7f ff bc 2c 	call  a0000bc4 <_ilog>
a0011b18:	c2 26 23 4c 	st  %g1, [ %i0 + 0x34c ]
a0011b1c:	d0 06 e3 88 	ld  [ %i3 + 0x388 ], %o0
a0011b20:	c2 02 20 14 	ld  [ %o0 + 0x14 ], %g1
a0011b24:	82 08 7e ff 	and  %g1, -257, %g1
a0011b28:	c2 22 20 14 	st  %g1, [ %o0 + 0x14 ]
a0011b2c:	33 28 40 18 	sethi  %hi(0xa1006000), %i1
a0011b30:	c2 06 63 30 	ld  [ %i1 + 0x330 ], %g1	! a1006330 <linkLayerRx>
a0011b34:	c4 00 61 70 	ld  [ %g1 + 0x170 ], %g2
a0011b38:	86 08 bf fe 	and  %g2, -2, %g3
a0011b3c:	c6 20 61 70 	st  %g3, [ %g1 + 0x170 ]
a0011b40:	d2 00 60 f0 	ld  [ %g1 + 0xf0 ], %o1
a0011b44:	88 0a 7f fe 	and  %o1, -2, %g4
a0011b48:	c8 20 60 f0 	st  %g4, [ %g1 + 0xf0 ]
a0011b4c:	d4 00 60 f0 	ld  [ %g1 + 0xf0 ], %o2
a0011b50:	96 12 a0 10 	or  %o2, 0x10, %o3
a0011b54:	d6 20 60 f0 	st  %o3, [ %g1 + 0xf0 ]
a0011b58:	d8 00 60 74 	ld  [ %g1 + 0x74 ], %o4
a0011b5c:	9a 0b 3f fd 	and  %o4, -3, %o5
a0011b60:	da 20 60 74 	st  %o5, [ %g1 + 0x74 ]
a0011b64:	f0 00 60 74 	ld  [ %g1 + 0x74 ], %i0
a0011b68:	90 0e 3f fb 	and  %i0, -5, %o0
a0011b6c:	d0 20 60 74 	st  %o0, [ %g1 + 0x74 ]
a0011b70:	90 17 60 06 	or  %i5, 6, %o0
a0011b74:	c4 00 60 74 	ld  [ %g1 + 0x74 ], %g2
a0011b78:	86 08 bf fe 	and  %g2, -2, %g3
a0011b7c:	c6 20 60 74 	st  %g3, [ %g1 + 0x74 ]
a0011b80:	d2 00 60 60 	ld  [ %g1 + 0x60 ], %o1
a0011b84:	88 12 60 02 	or  %o1, 2, %g4
a0011b88:	c8 20 60 60 	st  %g4, [ %g1 + 0x60 ]
a0011b8c:	7f ff bc 0e 	call  a0000bc4 <_ilog>
a0011b90:	01 00 00 00 	nop 
a0011b94:	fa 06 e3 88 	ld  [ %i3 + 0x388 ], %i5
a0011b98:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0011b9c:	82 08 7f 7f 	and  %g1, -129, %g1
a0011ba0:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0011ba4:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a0011ba8:	c2 07 63 34 	ld  [ %i5 + 0x334 ], %g1	! a1006334 <linkLayerTx>
a0011bac:	d4 00 61 18 	ld  [ %g1 + 0x118 ], %o2
a0011bb0:	96 0a bf fe 	and  %o2, -2, %o3
a0011bb4:	d6 20 61 18 	st  %o3, [ %g1 + 0x118 ]
a0011bb8:	98 10 20 18 	mov  0x18, %o4
a0011bbc:	d8 20 60 74 	st  %o4, [ %g1 + 0x74 ]
a0011bc0:	da 00 60 64 	ld  [ %g1 + 0x64 ], %o5
a0011bc4:	b0 0b 7f fe 	and  %o5, -2, %i0
a0011bc8:	f0 20 60 64 	st  %i0, [ %g1 + 0x64 ]
a0011bcc:	31 28 40 01 	sethi  %hi(0xa1000400), %i0
a0011bd0:	d0 00 60 64 	ld  [ %g1 + 0x64 ], %o0
a0011bd4:	84 12 20 10 	or  %o0, 0x10, %g2
a0011bd8:	c4 20 60 64 	st  %g2, [ %g1 + 0x64 ]
a0011bdc:	92 16 22 80 	or  %i0, 0x280, %o1
a0011be0:	7f ff d6 f7 	call  a00077bc <Config_ArbitrateGetVar>
a0011be4:	90 10 20 59 	mov  0x59, %o0
a0011be8:	82 10 00 1d 	mov  %i5, %g1
a0011bec:	80 a2 20 00 	cmp  %o0, 0
a0011bf0:	02 80 00 17 	be  a0011c4c <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x3c0>
a0011bf4:	92 10 00 18 	mov  %i0, %o1
a0011bf8:	de 0e 22 80 	ldub  [ %i0 + 0x280 ], %o7
a0011bfc:	86 0b e0 03 	and  %o7, 3, %g3
a0011c00:	80 a0 e0 02 	cmp  %g3, 2
a0011c04:	02 80 00 0a 	be  a0011c2c <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x3a0>
a0011c08:	80 a0 e0 03 	cmp  %g3, 3
a0011c0c:	32 80 00 11 	bne,a   a0011c50 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x3c4>
a0011c10:	3b 08 00 00 	sethi  %hi(0x20000000), %i5
a0011c14:	c8 07 63 34 	ld  [ %i5 + 0x334 ], %g4	! 20000334 <__target_size+0x1ffa3a0c>
a0011c18:	fa 01 20 30 	ld  [ %g4 + 0x30 ], %i5
a0011c1c:	94 0f 70 00 	and  %i5, -4096, %o2
a0011c20:	d4 21 20 30 	st  %o2, [ %g4 + 0x30 ]
a0011c24:	10 80 00 0b 	b  a0011c50 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x3c4>
a0011c28:	3b 08 00 00 	sethi  %hi(0x20000000), %i5
a0011c2c:	d6 07 63 34 	ld  [ %i5 + 0x334 ], %o3	! 20000334 <__target_size+0x1ffa3a0c>
a0011c30:	d8 02 e0 30 	ld  [ %o3 + 0x30 ], %o4
a0011c34:	9a 0b 30 00 	and  %o4, -4096, %o5
a0011c38:	da 22 e0 30 	st  %o5, [ %o3 + 0x30 ]
a0011c3c:	90 10 20 5f 	mov  0x5f, %o0
a0011c40:	d0 22 e0 38 	st  %o0, [ %o3 + 0x38 ]
a0011c44:	84 10 20 58 	mov  0x58, %g2
a0011c48:	c4 22 e0 34 	st  %g2, [ %o3 + 0x34 ]
a0011c4c:	3b 08 00 00 	sethi  %hi(0x20000000), %i5
a0011c50:	c2 00 63 34 	ld  [ %g1 + 0x334 ], %g1
a0011c54:	f0 00 60 08 	ld  [ %g1 + 8 ], %i0
a0011c58:	9e 16 20 02 	or  %i0, 2, %o7
a0011c5c:	de 20 60 08 	st  %o7, [ %g1 + 8 ]
a0011c60:	f2 06 63 30 	ld  [ %i1 + 0x330 ], %i1
a0011c64:	c0 26 61 8c 	clr  [ %i1 + 0x18c ]
a0011c68:	c6 00 61 38 	ld  [ %g1 + 0x138 ], %g3
a0011c6c:	88 10 e0 02 	or  %g3, 2, %g4
a0011c70:	c8 20 61 38 	st  %g4, [ %g1 + 0x138 ]
a0011c74:	f6 06 e3 88 	ld  [ %i3 + 0x388 ], %i3
a0011c78:	c2 06 e0 14 	ld  [ %i3 + 0x14 ], %g1
a0011c7c:	82 28 40 1d 	andn  %g1, %i5, %g1
a0011c80:	c2 26 e0 14 	st  %g1, [ %i3 + 0x14 ]
a0011c84:	c2 06 a1 ac 	ld  [ %i2 + 0x1ac ], %g1
a0011c88:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0011c8c:	83 30 60 08 	srl  %g1, 8, %g1
a0011c90:	82 88 60 1f 	andcc  %g1, 0x1f, %g1
a0011c94:	02 80 00 06 	be  a0011cac <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x420>
a0011c98:	80 a0 60 01 	cmp  %g1, 1
a0011c9c:	22 80 00 2a 	be,a   a0011d44 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x4b8>
a0011ca0:	92 12 62 80 	or  %o1, 0x280, %o1
a0011ca4:	81 c7 e0 08 	ret 
a0011ca8:	91 e8 00 1c 	restore  %g0, %i4, %o0
a0011cac:	1f 3e 0c 43 	sethi  %hi(0xf8310c00), %o7
a0011cb0:	90 13 e1 06 	or  %o7, 0x106, %o0	! f8310d06 <curr_flash_pos+0x378b42de>
a0011cb4:	7f ff bb c4 	call  a0000bc4 <_ilog>
a0011cb8:	35 28 40 0b 	sethi  %hi(0xa1002c00), %i2
a0011cbc:	c2 06 a3 50 	ld  [ %i2 + 0x350 ], %g1	! a1002f50 <sl_5Gvars.lto_priv.557>
a0011cc0:	d4 00 60 30 	ld  [ %g1 + 0x30 ], %o2
a0011cc4:	96 12 a4 00 	or  %o2, 0x400, %o3
a0011cc8:	d6 20 60 30 	st  %o3, [ %g1 + 0x30 ]
a0011ccc:	07 02 00 00 	sethi  %hi(0x8000000), %g3
a0011cd0:	d8 00 60 2c 	ld  [ %g1 + 0x2c ], %o4
a0011cd4:	9a 13 24 00 	or  %o4, 0x400, %o5
a0011cd8:	da 20 60 2c 	st  %o5, [ %g1 + 0x2c ]
a0011cdc:	13 28 40 18 	sethi  %hi(0xa1006000), %o1
a0011ce0:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0011ce4:	84 2a 00 03 	andn  %o0, %g3, %g2
a0011ce8:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0011cec:	c8 00 61 a4 	ld  [ %g1 + 0x1a4 ], %g4
a0011cf0:	b0 09 3f fe 	and  %g4, -2, %i0
a0011cf4:	f0 20 61 a4 	st  %i0, [ %g1 + 0x1a4 ]
a0011cf8:	f2 02 63 88 	ld  [ %o1 + 0x388 ], %i1
a0011cfc:	f6 0e 60 04 	ldub  [ %i1 + 4 ], %i3
a0011d00:	80 a6 e0 01 	cmp  %i3, 1
a0011d04:	28 80 00 06 	bleu,a   a0011d1c <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x490>
a0011d08:	03 3e 0c 41 	sethi  %hi(0xf8310400), %g1
a0011d0c:	fa 00 61 a8 	ld  [ %g1 + 0x1a8 ], %i5	! f83105a8 <curr_flash_pos+0x378b3b80>
a0011d10:	9e 17 60 04 	or  %i5, 4, %o7
a0011d14:	de 20 61 a8 	st  %o7, [ %g1 + 0x1a8 ]
a0011d18:	03 3e 0c 41 	sethi  %hi(0xf8310400), %g1
a0011d1c:	7f ff bb aa 	call  a0000bc4 <_ilog>
a0011d20:	90 10 62 06 	or  %g1, 0x206, %o0	! f8310606 <curr_flash_pos+0x378b3bde>
a0011d24:	b4 16 a3 50 	or  %i2, 0x350, %i2
a0011d28:	d0 06 a0 0c 	ld  [ %i2 + 0xc ], %o0
a0011d2c:	7f ff bd 73 	call  a00012f8 <TIMING_TimerStop>
a0011d30:	c0 2e a0 08 	clrb  [ %i2 + 8 ]
a0011d34:	7f ff bd 71 	call  a00012f8 <TIMING_TimerStop>
a0011d38:	d0 06 a0 18 	ld  [ %i2 + 0x18 ], %o0
a0011d3c:	10 80 00 46 	b  a0011e54 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x5c8>
a0011d40:	c0 2e a0 10 	clrb  [ %i2 + 0x10 ]
a0011d44:	90 10 20 59 	mov  0x59, %o0
a0011d48:	7f ff d6 9d 	call  a00077bc <Config_ArbitrateGetVar>
a0011d4c:	b0 10 20 03 	mov  3, %i0
a0011d50:	80 a2 20 00 	cmp  %o0, 0
a0011d54:	02 80 00 05 	be  a0011d68 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x4dc>
a0011d58:	13 3e 0c 36 	sethi  %hi(0xf830d800), %o1
a0011d5c:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
a0011d60:	f4 08 62 80 	ldub  [ %g1 + 0x280 ], %i2	! a1000680 <configBuffer.lto_priv.328>
a0011d64:	b0 0e a0 03 	and  %i2, 3, %i0
a0011d68:	7f ff bb 97 	call  a0000bc4 <_ilog>
a0011d6c:	90 12 63 00 	or  %o1, 0x300, %o0
a0011d70:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0011d74:	b2 10 63 94 	or  %g1, 0x394, %i1	! a1003394 <aquantiaContext>
a0011d78:	7f ff f6 c5 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a0011d7c:	f0 28 63 94 	stb  %i0, [ %g1 + 0x394 ]
a0011d80:	7f ff bd 50 	call  a00012c0 <TIMING_TimerStart>
a0011d84:	d0 06 60 08 	ld  [ %i1 + 8 ], %o0
a0011d88:	82 10 20 01 	mov  1, %g1
a0011d8c:	c2 2e 60 0c 	stb  %g1, [ %i1 + 0xc ]
a0011d90:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0011d94:	c2 07 62 f0 	ld  [ %i5 + 0x2f0 ], %g1	! a1002ef0 <_XAUI.lto_priv.490>
a0011d98:	d4 00 40 00 	ld  [ %g1 ], %o2
a0011d9c:	96 0a bf cf 	and  %o2, -49, %o3
a0011da0:	98 12 e0 20 	or  %o3, 0x20, %o4
a0011da4:	d8 20 40 00 	st  %o4, [ %g1 ]
a0011da8:	05 00 00 08 	sethi  %hi(0x2000), %g2
a0011dac:	da 00 40 00 	ld  [ %g1 ], %o5
a0011db0:	90 13 61 00 	or  %o5, 0x100, %o0
a0011db4:	d0 20 40 00 	st  %o0, [ %g1 ]
a0011db8:	b6 10 20 1f 	mov  0x1f, %i3
a0011dbc:	c6 00 60 24 	ld  [ %g1 + 0x24 ], %g3
a0011dc0:	88 10 c0 02 	or  %g3, %g2, %g4
a0011dc4:	c8 20 60 24 	st  %g4, [ %g1 + 0x24 ]
a0011dc8:	f6 20 60 28 	st  %i3, [ %g1 + 0x28 ]
a0011dcc:	f4 00 40 00 	ld  [ %g1 ], %i2
a0011dd0:	b0 0e bf fe 	and  %i2, -2, %i0
a0011dd4:	f0 20 40 00 	st  %i0, [ %g1 ]
a0011dd8:	7f ff c4 24 	call  a0002e68 <LEON_TimerRead>
a0011ddc:	01 00 00 00 	nop 
a0011de0:	13 00 3f ff 	sethi  %hi(0xfffc00), %o1
a0011de4:	b6 10 00 08 	mov  %o0, %i3
a0011de8:	b2 12 63 ff 	or  %o1, 0x3ff, %i1
a0011dec:	c2 07 62 f0 	ld  [ %i5 + 0x2f0 ], %g1
a0011df0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0011df4:	80 88 60 01 	btst  1, %g1
a0011df8:	12 80 00 18 	bne  a0011e58 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x5cc>
a0011dfc:	b0 10 00 1c 	mov  %i4, %i0
a0011e00:	7f ff c4 1a 	call  a0002e68 <LEON_TimerRead>
a0011e04:	01 00 00 00 	nop 
a0011e08:	80 a6 c0 08 	cmp  %i3, %o0
a0011e0c:	1a 80 00 03 	bcc  a0011e18 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x58c>
a0011e10:	82 10 00 1b 	mov  %i3, %g1
a0011e14:	82 06 c0 19 	add  %i3, %i1, %g1
a0011e18:	82 20 40 08 	sub  %g1, %o0, %g1
a0011e1c:	80 a0 61 f3 	cmp  %g1, 0x1f3
a0011e20:	08 bf ff f4 	bleu  a0011df0 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x564>
a0011e24:	c2 07 62 f0 	ld  [ %i5 + 0x2f0 ], %g1
a0011e28:	39 3e 08 40 	sethi  %hi(0xf8210000), %i4
a0011e2c:	7f ff ec 59 	call  a000cf90 <_iassert>
a0011e30:	90 17 21 07 	or  %i4, 0x107, %o0	! f8210107 <curr_flash_pos+0x377b36df>
a0011e34:	80 a6 20 06 	cmp  %i0, 6
a0011e38:	02 80 00 06 	be  a0011e50 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x5c4>
a0011e3c:	80 a6 20 09 	cmp  %i0, 9
a0011e40:	02 80 00 05 	be  a0011e54 <_LINKMGR_phyWaitLinkUp.lto_priv.199+0x5c8>
a0011e44:	b8 10 20 07 	mov  7, %i4
a0011e48:	7f ff fb ed 	call  a0010dfc <_LINKMGR_phyCommonHandler.lto_priv.589>
a0011e4c:	81 e8 00 00 	restore 
a0011e50:	b8 10 20 03 	mov  3, %i4
a0011e54:	b0 10 00 1c 	mov  %i4, %i0
a0011e58:	81 c7 e0 08 	ret 
a0011e5c:	81 e8 00 00 	restore 

a0011e60 <_ULP_HalInit>:
a0011e60:	81 c3 e0 08 	retl 
a0011e64:	01 00 00 00 	nop 

a0011e68 <xmiiDeviceConnectReadHandler.lto_priv.768>:
a0011e68:	9d e3 bf d8 	save  %sp, -40, %sp
a0011e6c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0011e70:	c2 08 63 91 	ldub  [ %g1 + 0x391 ], %g1	! a1003391 <phyContext.lto_priv.509+0x31>
a0011e74:	80 a0 60 00 	cmp  %g1, 0
a0011e78:	02 80 00 20 	be  a0011ef8 <xmiiDeviceConnectReadHandler.lto_priv.768+0x90>
a0011e7c:	ba 10 20 03 	mov  3, %i5
a0011e80:	7f ff eb b9 	call  a000cd64 <bb_top_getXmiiRxClockFrequency>
a0011e84:	01 00 00 00 	nop 
a0011e88:	80 a2 20 00 	cmp  %o0, 0
a0011e8c:	12 80 00 05 	bne  a0011ea0 <xmiiDeviceConnectReadHandler.lto_priv.768+0x38>
a0011e90:	03 3e 36 3c 	sethi  %hi(0xf8d8f000), %g1
a0011e94:	7f ff eb b4 	call  a000cd64 <bb_top_getXmiiRxClockFrequency>
a0011e98:	01 00 00 00 	nop 
a0011e9c:	03 3e 36 3c 	sethi  %hi(0xf8d8f000), %g1
a0011ea0:	05 00 26 25 	sethi  %hi(0x989400), %g2
a0011ea4:	82 10 62 00 	or  %g1, 0x200, %g1
a0011ea8:	86 10 a2 80 	or  %g2, 0x280, %g3
a0011eac:	82 02 00 01 	add  %o0, %g1, %g1
a0011eb0:	80 a0 40 03 	cmp  %g1, %g3
a0011eb4:	08 80 00 11 	bleu  a0011ef8 <xmiiDeviceConnectReadHandler.lto_priv.768+0x90>
a0011eb8:	ba 10 20 02 	mov  2, %i5
a0011ebc:	03 3f b3 b4 	sethi  %hi(0xfeced000), %g1
a0011ec0:	82 10 63 00 	or  %g1, 0x300, %g1	! feced300 <curr_flash_pos+0x3e2908d8>
a0011ec4:	82 02 00 01 	add  %o0, %g1, %g1
a0011ec8:	80 a0 40 03 	cmp  %g1, %g3
a0011ecc:	08 80 00 0b 	bleu  a0011ef8 <xmiiDeviceConnectReadHandler.lto_priv.768+0x90>
a0011ed0:	ba 10 20 01 	mov  1, %i5
a0011ed4:	03 3f f8 5e 	sethi  %hi(0xffe17800), %g1
a0011ed8:	82 10 63 80 	or  %g1, 0x380, %g1	! ffe17b80 <curr_flash_pos+0x3f3bb158>
a0011edc:	90 02 00 01 	add  %o0, %g1, %o0
a0011ee0:	03 00 03 d0 	sethi  %hi(0xf4000), %g1
a0011ee4:	82 10 62 40 	or  %g1, 0x240, %g1	! f4240 <__target_size+0x97918>
a0011ee8:	80 a2 00 01 	cmp  %o0, %g1
a0011eec:	18 80 00 03 	bgu  a0011ef8 <xmiiDeviceConnectReadHandler.lto_priv.768+0x90>
a0011ef0:	ba 10 20 03 	mov  3, %i5
a0011ef4:	ba 10 20 00 	clr  %i5
a0011ef8:	09 3e 85 41 	sethi  %hi(0xfa150400), %g4
a0011efc:	92 10 00 18 	mov  %i0, %o1
a0011f00:	b8 0f 60 ff 	and  %i5, 0xff, %i4
a0011f04:	90 11 23 01 	or  %g4, 0x301, %o0
a0011f08:	7f ff bb 2f 	call  a0000bc4 <_ilog>
a0011f0c:	94 10 00 1c 	mov  %i4, %o2
a0011f10:	13 28 40 1b 	sethi  %hi(0xa1006c00), %o1
a0011f14:	82 12 63 7a 	or  %o1, 0x37a, %g1	! a1006f7a <lanPort.lto_priv.704>
a0011f18:	d4 08 60 02 	ldub  [ %g1 + 2 ], %o2
a0011f1c:	80 a2 a0 00 	cmp  %o2, 0
a0011f20:	02 80 00 14 	be  a0011f70 <xmiiDeviceConnectReadHandler.lto_priv.768+0x108>
a0011f24:	80 a6 20 00 	cmp  %i0, 0
a0011f28:	22 80 00 08 	be,a   a0011f48 <xmiiDeviceConnectReadHandler.lto_priv.768+0xe0>
a0011f2c:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
a0011f30:	80 a7 20 03 	cmp  %i4, 3
a0011f34:	02 80 00 0f 	be  a0011f70 <xmiiDeviceConnectReadHandler.lto_priv.768+0x108>
a0011f38:	01 00 00 00 	nop 
a0011f3c:	fa 2a 63 7a 	stb  %i5, [ %o1 + 0x37a ]
a0011f40:	40 00 00 27 	call  a0011fdc <LanPortSendConnectedMessage.lto_priv.725>
a0011f44:	81 e8 00 00 	restore 
a0011f48:	80 a0 60 00 	cmp  %g1, 0
a0011f4c:	02 80 00 09 	be  a0011f70 <xmiiDeviceConnectReadHandler.lto_priv.768+0x108>
a0011f50:	03 28 00 86 	sethi  %hi(0xa0021800), %g1
a0011f54:	96 10 63 7e 	or  %g1, 0x37e, %o3	! a0021b7e <message.4160.lto_priv.705>
a0011f58:	c2 08 63 7e 	ldub  [ %g1 + 0x37e ], %g1
a0011f5c:	c2 2f bf f8 	stb  %g1, [ %fp + -8 ]
a0011f60:	90 07 bf f8 	add  %fp, -8, %o0
a0011f64:	c2 0a e0 01 	ldub  [ %o3 + 1 ], %g1
a0011f68:	40 00 02 58 	call  a00128c8 <LanPortSendCPUCommMessage.lto_priv.708>
a0011f6c:	c2 2f bf f9 	stb  %g1, [ %fp + -7 ]
a0011f70:	81 c7 e0 08 	ret 
a0011f74:	81 e8 00 00 	restore 

a0011f78 <xmiiSetupGmiiStep2.lto_priv.710>:
a0011f78:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0011f7c:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0011f80:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a0011f84:	86 08 bf ef 	and  %g2, -17, %g3
a0011f88:	c6 20 60 18 	st  %g3, [ %g1 + 0x18 ]
a0011f8c:	09 28 40 1a 	sethi  %hi(0xa1006800), %g4
a0011f90:	c4 01 21 ac 	ld  [ %g4 + 0x1ac ], %g2	! a10069ac <bb_core_registers.lto_priv.170>
a0011f94:	c6 00 a0 30 	ld  [ %g2 + 0x30 ], %g3
a0011f98:	88 08 ff fc 	and  %g3, -4, %g4
a0011f9c:	c8 20 a0 30 	st  %g4, [ %g2 + 0x30 ]
a0011fa0:	86 10 20 0b 	mov  0xb, %g3
a0011fa4:	c6 28 a0 32 	stb  %g3, [ %g2 + 0x32 ]
a0011fa8:	c4 00 60 5c 	ld  [ %g1 + 0x5c ], %g2
a0011fac:	88 08 bf ef 	and  %g2, -17, %g4
a0011fb0:	c8 20 60 5c 	st  %g4, [ %g1 + 0x5c ]
a0011fb4:	c6 00 60 5c 	ld  [ %g1 + 0x5c ], %g3
a0011fb8:	84 08 ff df 	and  %g3, -33, %g2
a0011fbc:	c4 20 60 5c 	st  %g2, [ %g1 + 0x5c ]
a0011fc0:	c0 28 60 5e 	clrb  [ %g1 + 0x5e ]
a0011fc4:	c8 00 60 5c 	ld  [ %g1 + 0x5c ], %g4
a0011fc8:	86 11 20 02 	or  %g4, 2, %g3
a0011fcc:	c6 20 60 5c 	st  %g3, [ %g1 + 0x5c ]
a0011fd0:	82 13 c0 00 	mov  %o7, %g1
a0011fd4:	40 00 01 9e 	call  a001264c <initGmiiDone.lto_priv.709>
a0011fd8:	9e 10 40 00 	mov  %g1, %o7

a0011fdc <LanPortSendConnectedMessage.lto_priv.725>:
a0011fdc:	9d e3 bf d0 	save  %sp, -48, %sp
a0011fe0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0011fe4:	c0 37 bf fe 	clrh  [ %fp + -2 ]
a0011fe8:	90 07 bf f0 	add  %fp, -16, %o0
a0011fec:	c2 08 63 7a 	ldub  [ %g1 + 0x37a ], %g1
a0011ff0:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0011ff4:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
a0011ff8:	40 00 02 34 	call  a00128c8 <LanPortSendCPUCommMessage.lto_priv.708>
a0011ffc:	c2 37 bf f0 	sth  %g1, [ %fp + -16 ]
a0012000:	81 c7 e0 08 	ret 
a0012004:	81 e8 00 00 	restore 

a0012008 <LanPortChannelStatus.lto_priv.766>:
a0012008:	9d e3 bf e0 	save  %sp, -32, %sp
a001200c:	11 3e 45 42 	sethi  %hi(0xf9150800), %o0
a0012010:	7f ff ba ed 	call  a0000bc4 <_ilog>
a0012014:	92 10 00 18 	mov  %i0, %o1
a0012018:	80 a6 20 01 	cmp  %i0, 1
a001201c:	12 80 00 04 	bne  a001202c <LanPortChannelStatus.lto_priv.766+0x24>
a0012020:	01 00 00 00 	nop 
a0012024:	7f ff ef 26 	call  a000dcbc <MCA_ChannelTxRxSetup>
a0012028:	91 e8 20 04 	restore  %g0, 4, %o0
a001202c:	81 c7 e0 08 	ret 
a0012030:	81 e8 00 00 	restore 

a0012034 <LanPortConfigurationEventHandler.lto_priv.769>:
a0012034:	9d e3 bf e0 	save  %sp, -32, %sp
a0012038:	80 a6 20 16 	cmp  %i0, 0x16
a001203c:	12 80 00 0a 	bne  a0012064 <LanPortConfigurationEventHandler.lto_priv.769+0x30>
a0012040:	01 00 00 00 	nop 
a0012044:	40 00 01 74 	call  a0012614 <LanPortEnabledStatus.lto_priv.706>
a0012048:	b2 10 20 00 	clr  %i1	! 0 <__lex_srodata_size>
a001204c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0012050:	d0 28 63 7c 	stb  %o0, [ %g1 + 0x37c ]	! a1006f7c <lanPort.lto_priv.704+0x2>
a0012054:	7f ff cb 0a 	call  a0004c7c <EVENT_GetEventInfo>
a0012058:	90 10 20 01 	mov  1, %o0
a001205c:	40 00 01 20 	call  a00124dc <LanPortCommLinkEventHandler.lto_priv.707>
a0012060:	91 e8 00 08 	restore  %g0, %o0, %o0
a0012064:	81 c7 e0 08 	ret 
a0012068:	81 e8 00 00 	restore 

a001206c <ULP_controlTurnOffUSB3>:
a001206c:	9d e3 bf e0 	save  %sp, -32, %sp
a0012070:	3b 20 00 14 	sethi  %hi(0x80005000), %i5
a0012074:	b0 17 61 00 	or  %i5, 0x100, %i0	! 80005100 <__load_start_lexsrodata+0x20005100>
a0012078:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001207c:	82 08 7b ff 	and  %g1, -1025, %g1
a0012080:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a0012084:	11 3e 07 92 	sethi  %hi(0xf81e4800), %o0
a0012088:	7f ff ba cf 	call  a0000bc4 <_ilog>
a001208c:	90 12 22 00 	or  %o0, 0x200, %o0	! f81e4a00 <curr_flash_pos+0x37787fd8>
a0012090:	40 00 00 21 	call  a0012114 <UlpVbusControl>
a0012094:	90 10 20 00 	clr  %o0
a0012098:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001209c:	82 10 60 20 	or  %g1, 0x20, %g1
a00120a0:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a00120a4:	05 3e 07 8f 	sethi  %hi(0xf81e3c00), %g2
a00120a8:	7f ff ba c7 	call  a0000bc4 <_ilog>
a00120ac:	90 10 a2 00 	or  %g2, 0x200, %o0	! f81e3e00 <curr_flash_pos+0x377873d8>
a00120b0:	40 00 02 66 	call  a0012a48 <UlpStatusChange>
a00120b4:	90 10 20 04 	mov  4, %o0
a00120b8:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a00120bc:	07 00 08 00 	sethi  %hi(0x200000), %g3
a00120c0:	82 28 40 03 	andn  %g1, %g3, %g1
a00120c4:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a00120c8:	09 3e 07 91 	sethi  %hi(0xf81e4400), %g4
a00120cc:	7f ff ba be 	call  a0000bc4 <_ilog>
a00120d0:	90 11 22 00 	or  %g4, 0x200, %o0	! f81e4600 <curr_flash_pos+0x37787bd8>
a00120d4:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a00120d8:	13 00 00 08 	sethi  %hi(0x2000), %o1
a00120dc:	82 28 40 09 	andn  %g1, %o1, %g1
a00120e0:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a00120e4:	15 3e 07 90 	sethi  %hi(0xf81e4000), %o2
a00120e8:	7f ff ba b7 	call  a0000bc4 <_ilog>
a00120ec:	90 12 a2 00 	or  %o2, 0x200, %o0	! f81e4200 <curr_flash_pos+0x377877d8>
a00120f0:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a00120f4:	17 00 02 00 	sethi  %hi(0x80000), %o3
a00120f8:	82 28 40 0b 	andn  %g1, %o3, %g1
a00120fc:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a0012100:	90 10 20 00 	clr  %o0
a0012104:	40 00 02 9f 	call  a0012b80 <ulp_StatMonCoreControl>
a0012108:	b0 10 20 00 	clr  %i0
a001210c:	40 00 02 b9 	call  a0012bf0 <ulp_StatMonPhyControl>
a0012110:	81 e8 00 00 	restore 

a0012114 <UlpVbusControl>:
a0012114:	9d e3 bf e0 	save  %sp, -32, %sp
a0012118:	7f ff c8 43 	call  a0004224 <bb_top_IsDeviceLex>
a001211c:	01 00 00 00 	nop 
a0012120:	80 a2 20 00 	cmp  %o0, 0
a0012124:	02 80 00 12 	be  a001216c <UlpVbusControl+0x58>
a0012128:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001212c:	c6 00 63 68 	ld  [ %g1 + 0x368 ], %g3	! a1006368 <bb_top_registers.lto_priv.171>
a0012130:	82 0e 20 01 	and  %i0, 1, %g1
a0012134:	85 28 60 09 	sll  %g1, 9, %g2
a0012138:	c2 00 e0 54 	ld  [ %g3 + 0x54 ], %g1
a001213c:	82 08 7d ff 	and  %g1, -513, %g1
a0012140:	82 10 40 02 	or  %g1, %g2, %g1
a0012144:	c2 20 e0 54 	st  %g1, [ %g3 + 0x54 ]
a0012148:	80 a0 00 18 	cmp  %g0, %i0
a001214c:	82 10 20 24 	mov  0x24, %g1
a0012150:	31 3e 07 80 	sethi  %hi(0xf81e0000), %i0
a0012154:	82 60 60 00 	subx  %g1, 0, %g1
a0012158:	82 08 60 ff 	and  %g1, 0xff, %g1
a001215c:	83 28 60 08 	sll  %g1, 8, %g1
a0012160:	b0 10 40 18 	or  %g1, %i0, %i0
a0012164:	7f ff ba 98 	call  a0000bc4 <_ilog>
a0012168:	81 e8 00 00 	restore 
a001216c:	40 00 2c bf 	call  a001d468 <UlpRexSetVbus>
a0012170:	81 e8 00 00 	restore 

a0012174 <RS232_LinkEventHandler.lto_priv.764>:
a0012174:	9d e3 bf e0 	save  %sp, -32, %sp
a0012178:	80 a6 20 00 	cmp  %i0, 0
a001217c:	02 80 00 09 	be  a00121a0 <RS232_LinkEventHandler.lto_priv.764+0x2c>
a0012180:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a0012184:	82 17 63 75 	or  %i5, 0x375, %g1	! a1006f75 <rs232Context.lto_priv.719>
a0012188:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
a001218c:	80 a0 60 00 	cmp  %g1, 0
a0012190:	02 80 00 04 	be  a00121a0 <RS232_LinkEventHandler.lto_priv.764+0x2c>
a0012194:	b2 10 20 00 	clr  %i1
a0012198:	7f ff d2 7f 	call  a0006b94 <CPU_COMM_sendSubType>
a001219c:	91 e8 20 09 	restore  %g0, 9, %o0
a00121a0:	7f ff e8 c0 	call  a000c4a0 <RS232_enableConfigureHW.constprop.94>
a00121a4:	01 00 00 00 	nop 
a00121a8:	c0 2f 63 75 	clrb  [ %i5 + 0x375 ]
a00121ac:	81 c7 e0 08 	ret 
a00121b0:	81 e8 00 00 	restore 

a00121b4 <RS232_ReceiveCpuMsgHandler.lto_priv.763>:
a00121b4:	9d e3 bf e0 	save  %sp, -32, %sp
a00121b8:	80 a6 a0 00 	cmp  %i2, 0
a00121bc:	02 80 00 05 	be  a00121d0 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0x1c>
a00121c0:	11 3e 4b 80 	sethi  %hi(0xf92e0000), %o0
a00121c4:	92 10 00 1a 	mov  %i2, %o1
a00121c8:	7f ff eb 72 	call  a000cf90 <_iassert>
a00121cc:	90 12 20 07 	or  %o0, 7, %o0
a00121d0:	92 10 00 18 	mov  %i0, %o1
a00121d4:	7f ff ba 7c 	call  a0000bc4 <_ilog>
a00121d8:	90 12 21 00 	or  %o0, 0x100, %o0
a00121dc:	80 a6 20 00 	cmp  %i0, 0
a00121e0:	02 80 00 06 	be  a00121f8 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0x44>
a00121e4:	80 a6 20 01 	cmp  %i0, 1
a00121e8:	02 80 00 23 	be  a0012274 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0xc0>
a00121ec:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a00121f0:	81 c7 e0 08 	ret 
a00121f4:	81 e8 00 00 	restore 
a00121f8:	31 28 40 1b 	sethi  %hi(0xa1006c00), %i0
a00121fc:	c4 0e 23 75 	ldub  [ %i0 + 0x375 ], %g2	! a1006f75 <rs232Context.lto_priv.719>
a0012200:	82 16 23 75 	or  %i0, 0x375, %g1
a0012204:	80 a0 a0 00 	cmp  %g2, 0
a0012208:	12 80 00 16 	bne  a0012260 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0xac>
a001220c:	86 10 00 01 	mov  %g1, %g3
a0012210:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
a0012214:	80 a0 60 00 	cmp  %g1, 0
a0012218:	22 80 00 13 	be,a   a0012264 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0xb0>
a001221c:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
a0012220:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0012224:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0012228:	c8 00 60 60 	ld  [ %g1 + 0x60 ], %g4
a001222c:	92 11 20 02 	or  %g4, 2, %o1
a0012230:	d2 20 60 60 	st  %o1, [ %g1 + 0x60 ]
a0012234:	90 10 20 01 	mov  1, %o0
a0012238:	d4 00 60 60 	ld  [ %g1 + 0x60 ], %o2
a001223c:	96 0a bf fe 	and  %o2, -2, %o3
a0012240:	d6 20 60 60 	st  %o3, [ %g1 + 0x60 ]
a0012244:	7f ff e8 87 	call  a000c460 <bb_core_rs232_configure>
a0012248:	b2 10 20 00 	clr  %i1
a001224c:	7f ff ee ba 	call  a000dd34 <MCA_ChannelLinkUp>
a0012250:	90 10 20 05 	mov  5, %o0
a0012254:	82 10 20 01 	mov  1, %g1
a0012258:	10 80 00 0e 	b  a0012290 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0xdc>
a001225c:	c2 2e 23 75 	stb  %g1, [ %i0 + 0x375 ]
a0012260:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
a0012264:	80 a0 60 00 	cmp  %g1, 0
a0012268:	12 bf ff e2 	bne  a00121f0 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0x3c>
a001226c:	b2 10 20 01 	mov  1, %i1
a0012270:	30 80 00 08 	b,a   a0012290 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0xdc>
a0012274:	c2 0f 63 75 	ldub  [ %i5 + 0x375 ], %g1
a0012278:	80 a0 60 00 	cmp  %g1, 0
a001227c:	02 bf ff dd 	be  a00121f0 <RS232_ReceiveCpuMsgHandler.lto_priv.763+0x3c>
a0012280:	b2 10 20 01 	mov  1, %i1
a0012284:	7f ff e8 87 	call  a000c4a0 <RS232_enableConfigureHW.constprop.94>
a0012288:	01 00 00 00 	nop 
a001228c:	c0 2f 63 75 	clrb  [ %i5 + 0x375 ]
a0012290:	7f ff d2 41 	call  a0006b94 <CPU_COMM_sendSubType>
a0012294:	91 e8 20 09 	restore  %g0, 9, %o0

a0012298 <RS232ChannelStatus.lto_priv.762>:
a0012298:	9d e3 bf e0 	save  %sp, -32, %sp
a001229c:	11 3e 4b 80 	sethi  %hi(0xf92e0000), %o0
a00122a0:	92 10 00 18 	mov  %i0, %o1
a00122a4:	7f ff ba 48 	call  a0000bc4 <_ilog>
a00122a8:	90 12 22 00 	or  %o0, 0x200, %o0
a00122ac:	80 a6 20 01 	cmp  %i0, 1
a00122b0:	12 80 00 0a 	bne  a00122d8 <RS232ChannelStatus.lto_priv.762+0x40>
a00122b4:	01 00 00 00 	nop 
a00122b8:	7f ff ee 81 	call  a000dcbc <MCA_ChannelTxRxSetup>
a00122bc:	90 10 20 05 	mov  5, %o0	! 5 <__lex_srodata_size+0x5>
a00122c0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00122c4:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a00122c8:	c2 00 a0 14 	ld  [ %g2 + 0x14 ], %g1
a00122cc:	07 00 10 00 	sethi  %hi(0x400000), %g3
a00122d0:	82 28 40 03 	andn  %g1, %g3, %g1
a00122d4:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a00122d8:	81 c7 e0 08 	ret 
a00122dc:	81 e8 00 00 	restore 

a00122e0 <RS232ConfigurationEventHandler.lto_priv.765>:
a00122e0:	9d e3 bf e0 	save  %sp, -32, %sp
a00122e4:	80 a6 20 16 	cmp  %i0, 0x16
a00122e8:	12 80 00 0a 	bne  a0012310 <RS232ConfigurationEventHandler.lto_priv.765+0x30>
a00122ec:	01 00 00 00 	nop 
a00122f0:	40 00 00 0a 	call  a0012318 <RS232EnabledStatus.lto_priv.866>
a00122f4:	b2 10 20 00 	clr  %i1	! 0 <__lex_srodata_size>
a00122f8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00122fc:	d0 28 63 76 	stb  %o0, [ %g1 + 0x376 ]	! a1006f76 <rs232Context.lto_priv.719+0x1>
a0012300:	7f ff ca 5f 	call  a0004c7c <EVENT_GetEventInfo>
a0012304:	90 10 20 01 	mov  1, %o0
a0012308:	7f ff ff 9b 	call  a0012174 <RS232_LinkEventHandler.lto_priv.764>
a001230c:	91 e8 00 08 	restore  %g0, %o0, %o0
a0012310:	81 c7 e0 08 	ret 
a0012314:	81 e8 00 00 	restore 

a0012318 <RS232EnabledStatus.lto_priv.866>:
a0012318:	9d e3 bf e0 	save  %sp, -32, %sp
a001231c:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0012320:	90 10 20 16 	mov  0x16, %o0
a0012324:	7f ff d5 26 	call  a00077bc <Config_ArbitrateGetVar>
a0012328:	92 17 62 80 	or  %i5, 0x280, %o1
a001232c:	80 a2 20 00 	cmp  %o0, 0
a0012330:	02 80 00 06 	be  a0012348 <RS232EnabledStatus.lto_priv.866+0x30>
a0012334:	86 10 20 00 	clr  %g3
a0012338:	82 17 62 80 	or  %i5, 0x280, %g1
a001233c:	f0 08 60 02 	ldub  [ %g1 + 2 ], %i0
a0012340:	85 36 20 01 	srl  %i0, 1, %g2
a0012344:	86 08 a0 01 	and  %g2, 1, %g3
a0012348:	b0 08 e0 01 	and  %g3, 1, %i0
a001234c:	81 c7 e0 08 	ret 
a0012350:	81 e8 00 00 	restore 

a0012354 <CMD_loadAndRunProgramBB>:
a0012354:	9d e3 bf d8 	save  %sp, -40, %sp
a0012358:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001235c:	c2 00 61 70 	ld  [ %g1 + 0x170 ], %g1	! a1002170 <flash_bin_table_ptr.lto_priv.720>
a0012360:	d4 00 60 44 	ld  [ %g1 + 0x44 ], %o2
a0012364:	d2 00 60 40 	ld  [ %g1 + 0x40 ], %o1
a0012368:	ba 10 20 01 	mov  1, %i5
a001236c:	11 3e 8a c1 	sethi  %hi(0xfa2b0400), %o0
a0012370:	fa 2f bf ff 	stb  %i5, [ %fp + -1 ]
a0012374:	7f ff ba 14 	call  a0000bc4 <_ilog>
a0012378:	90 12 22 02 	or  %o0, 0x202, %o0
a001237c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0012380:	90 10 20 00 	clr  %o0
a0012384:	f0 28 63 77 	stb  %i0, [ %g1 + 0x377 ]
a0012388:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001238c:	7f ff fc 50 	call  a00114cc <LINKMGR_phyEnable>
a0012390:	fa 28 61 d1 	stb  %i5, [ %g1 + 0x1d1 ]	! a10075d1 <linkMgr.lto_priv.566+0x15>
a0012394:	7f ff ea b6 	call  a000ce6c <bb_top_SetGEToResetMode>
a0012398:	01 00 00 00 	nop 
a001239c:	05 3e 0a c2 	sethi  %hi(0xf82b0800), %g2
a00123a0:	7f ff ba 09 	call  a0000bc4 <_ilog>
a00123a4:	90 10 a1 02 	or  %g2, 0x102, %o0	! f82b0902 <curr_flash_pos+0x37853eda>
a00123a8:	7f ff e2 24 	call  a000ac38 <CMD_commandSendResponseAck>
a00123ac:	90 07 bf ff 	add  %fp, -1, %o0
a00123b0:	7f ff c6 2d 	call  a0003c64 <UART_WaitForTx>
a00123b4:	01 00 00 00 	nop 
a00123b8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00123bc:	c2 08 63 6e 	ldub  [ %g1 + 0x36e ], %g1	! a1006f6e <underAssert.lto_priv.721>
a00123c0:	80 a0 60 00 	cmp  %g1, 0
a00123c4:	02 80 00 09 	be  a00123e8 <CMD_loadAndRunProgramBB+0x94>
a00123c8:	07 28 00 49 	sethi  %hi(0xa0012400), %g3
a00123cc:	09 00 01 24 	sethi  %hi(0x49000), %g4
a00123d0:	7f ff b8 25 	call  a0000464 <LEON_TimerWaitMicroSec>
a00123d4:	90 11 23 e0 	or  %g4, 0x3e0, %o0	! 493e0 <__bb_fw_size+0x15708>
a00123d8:	40 00 00 0c 	call  a0012408 <CMD_runProgramBB>
a00123dc:	01 00 00 00 	nop 
a00123e0:	81 c7 e0 08 	ret 
a00123e4:	81 e8 00 00 	restore 
a00123e8:	94 10 21 2c 	mov  0x12c, %o2
a00123ec:	92 10 20 00 	clr  %o1
a00123f0:	7f ff ce 3c 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00123f4:	90 10 e0 08 	or  %g3, 8, %o0
a00123f8:	7f ff bb b2 	call  a00012c0 <TIMING_TimerStart>
a00123fc:	01 00 00 00 	nop 
a0012400:	81 c7 e0 08 	ret 
a0012404:	81 e8 00 00 	restore 

a0012408 <CMD_runProgramBB>:
a0012408:	9d e3 bf e0 	save  %sp, -32, %sp
a001240c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0012410:	c2 08 63 77 	ldub  [ %g1 + 0x377 ], %g1	! a1006f77 <commandContext>
a0012414:	80 a0 60 00 	cmp  %g1, 0
a0012418:	02 80 00 20 	be  a0012498 <CMD_runProgramBB+0x90>
a001241c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0012420:	c2 08 62 1c 	ldub  [ %g1 + 0x21c ], %g1	! a100721c <newUart.lto_priv.279>
a0012424:	80 a0 60 00 	cmp  %g1, 0
a0012428:	05 28 40 1a 	sethi  %hi(0xa1006800), %g2
a001242c:	02 80 00 0d 	be  a0012460 <CMD_runProgramBB+0x58>
a0012430:	03 28 40 19 	sethi  %hi(0xa1006400), %g1
a0012434:	d2 00 63 ec 	ld  [ %g1 + 0x3ec ], %o1	! a10067ec <uartCtrl.lto_priv.274>
a0012438:	c2 00 a1 ac 	ld  [ %g2 + 0x1ac ], %g1
a001243c:	d4 00 60 04 	ld  [ %g1 + 4 ], %o2
a0012440:	81 80 20 00 	wr  %g0, %y
a0012444:	03 00 01 c2 	sethi  %hi(0x70800), %g1
a0012448:	01 00 00 00 	nop 
a001244c:	01 00 00 00 	nop 
a0012450:	82 72 80 01 	udiv  %o2, %g1, %g1
a0012454:	82 08 6f ff 	and  %g1, 0xfff, %g1
a0012458:	c2 32 60 14 	sth  %g1, [ %o1 + 0x14 ]
a001245c:	30 80 00 0f 	b,a   a0012498 <CMD_runProgramBB+0x90>
a0012460:	82 10 63 ec 	or  %g1, 0x3ec, %g1
a0012464:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a0012468:	c2 00 a1 ac 	ld  [ %g2 + 0x1ac ], %g1
a001246c:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a0012470:	81 80 20 00 	wr  %g0, %y
a0012474:	03 00 01 c2 	sethi  %hi(0x70800), %g1
a0012478:	01 00 00 00 	nop 
a001247c:	01 00 00 00 	nop 
a0012480:	82 71 00 01 	udiv  %g4, %g1, %g1
a0012484:	90 08 6f ff 	and  %g1, 0xfff, %o0
a0012488:	c2 00 e0 18 	ld  [ %g3 + 0x18 ], %g1
a001248c:	82 08 70 00 	and  %g1, -4096, %g1
a0012490:	82 10 40 08 	or  %g1, %o0, %g1
a0012494:	c2 20 e0 18 	st  %g1, [ %g3 + 0x18 ]
a0012498:	83 48 00 00 	rd  %psr, %g1
a001249c:	82 10 6f 00 	or  %g1, 0xf00, %g1
a00124a0:	81 88 00 01 	wr  %g1, %psr
a00124a4:	01 00 00 00 	nop 
a00124a8:	01 00 00 00 	nop 
a00124ac:	01 00 00 00 	nop 
a00124b0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00124b4:	c2 00 61 70 	ld  [ %g1 + 0x170 ], %g1	! a1002170 <flash_bin_table_ptr.lto_priv.720>
a00124b8:	d4 00 60 44 	ld  [ %g1 + 0x44 ], %o2
a00124bc:	d2 00 60 40 	ld  [ %g1 + 0x40 ], %o1
a00124c0:	48 28 52 2d 	call  c0a26d74 <__load_start_rexstext>
a00124c4:	11 28 00 00 	sethi  %hi(0xa0000000), %o0
a00124c8:	03 28 00 00 	sethi  %hi(0xa0000000), %g1
a00124cc:	9f c0 40 00 	call  %g1
a00124d0:	01 00 00 00 	nop 
a00124d4:	81 c7 e0 08 	ret 
a00124d8:	81 e8 00 00 	restore 

a00124dc <LanPortCommLinkEventHandler.lto_priv.707>:
a00124dc:	9d e3 bf e0 	save  %sp, -32, %sp
a00124e0:	37 28 40 1b 	sethi  %hi(0xa1006c00), %i3
a00124e4:	80 a6 20 00 	cmp  %i0, 0
a00124e8:	3b 28 40 0c 	sethi  %hi(0xa1003000), %i5
a00124ec:	11 3e 05 40 	sethi  %hi(0xf8150000), %o0
a00124f0:	b8 16 e3 7a 	or  %i3, 0x37a, %i4
a00124f4:	b0 17 63 60 	or  %i5, 0x360, %i0
a00124f8:	02 80 00 29 	be  a001259c <LanPortCommLinkEventHandler.lto_priv.707+0xc0>
a00124fc:	35 28 40 18 	sethi  %hi(0xa1006000), %i2
a0012500:	c2 0f 20 02 	ldub  [ %i4 + 2 ], %g1
a0012504:	80 a0 60 00 	cmp  %g1, 0
a0012508:	02 80 00 25 	be  a001259c <LanPortCommLinkEventHandler.lto_priv.707+0xc0>
a001250c:	01 00 00 00 	nop 
a0012510:	7f ff b9 ad 	call  a0000bc4 <_ilog>
a0012514:	90 12 20 01 	or  %o0, 1, %o0
a0012518:	03 28 00 47 	sethi  %hi(0xa0011c00), %g1
a001251c:	c0 2e 20 30 	clrb  [ %i0 + 0x30 ]
a0012520:	82 10 62 60 	or  %g1, 0x260, %g1
a0012524:	c2 26 20 10 	st  %g1, [ %i0 + 0x10 ]
a0012528:	c2 06 a3 68 	ld  [ %i2 + 0x368 ], %g1
a001252c:	f8 00 60 5c 	ld  [ %g1 + 0x5c ], %i4
a0012530:	ba 17 20 02 	or  %i4, 2, %i5
a0012534:	fa 20 60 5c 	st  %i5, [ %g1 + 0x5c ]
a0012538:	f4 00 60 5c 	ld  [ %g1 + 0x5c ], %i2
a001253c:	84 16 a0 01 	or  %i2, 1, %g2
a0012540:	c4 20 60 5c 	st  %g2, [ %g1 + 0x5c ]
a0012544:	c2 06 20 1c 	ld  [ %i0 + 0x1c ], %g1
a0012548:	80 a0 60 00 	cmp  %g1, 0
a001254c:	32 80 00 0f 	bne,a   a0012588 <LanPortCommLinkEventHandler.lto_priv.707+0xac>
a0012550:	f0 06 20 18 	ld  [ %i0 + 0x18 ], %i0
a0012554:	07 28 00 06 	sethi  %hi(0xa0001800), %g3
a0012558:	94 10 20 64 	mov  0x64, %o2
a001255c:	92 10 20 00 	clr  %o1
a0012560:	7f ff cd e0 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0012564:	90 10 e3 04 	or  %g3, 0x304, %o0
a0012568:	09 28 00 06 	sethi  %hi(0xa0001800), %g4
a001256c:	d0 26 20 1c 	st  %o0, [ %i0 + 0x1c ]
a0012570:	94 10 20 1e 	mov  0x1e, %o2
a0012574:	92 10 20 00 	clr  %o1
a0012578:	7f ff cd da 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001257c:	90 11 23 40 	or  %g4, 0x340, %o0
a0012580:	d0 26 20 18 	st  %o0, [ %i0 + 0x18 ]
a0012584:	f0 06 20 18 	ld  [ %i0 + 0x18 ], %i0
a0012588:	80 a6 20 00 	cmp  %i0, 0
a001258c:	02 80 00 20 	be  a001260c <LanPortCommLinkEventHandler.lto_priv.707+0x130>
a0012590:	01 00 00 00 	nop 
a0012594:	7f ff bb 4b 	call  a00012c0 <TIMING_TimerStart>
a0012598:	81 e8 00 00 	restore 
a001259c:	7f ff b9 8a 	call  a0000bc4 <_ilog>
a00125a0:	90 12 21 01 	or  %o0, 0x101, %o0
a00125a4:	d0 06 20 1c 	ld  [ %i0 + 0x1c ], %o0
a00125a8:	80 a2 20 00 	cmp  %o0, 0
a00125ac:	22 80 00 05 	be,a   a00125c0 <LanPortCommLinkEventHandler.lto_priv.707+0xe4>
a00125b0:	c0 2e 20 31 	clrb  [ %i0 + 0x31 ]
a00125b4:	7f ff bb 51 	call  a00012f8 <TIMING_TimerStop>
a00125b8:	01 00 00 00 	nop 
a00125bc:	c0 2e 20 31 	clrb  [ %i0 + 0x31 ]
a00125c0:	94 10 20 03 	mov  3, %o2
a00125c4:	c2 06 a3 68 	ld  [ %i2 + 0x368 ], %g1
a00125c8:	c4 00 60 5c 	ld  [ %g1 + 0x5c ], %g2
a00125cc:	86 08 bf fe 	and  %g2, -2, %g3
a00125d0:	c6 20 60 5c 	st  %g3, [ %g1 + 0x5c ]
a00125d4:	19 01 00 00 	sethi  %hi(0x4000000), %o4
a00125d8:	c8 00 60 5c 	ld  [ %g1 + 0x5c ], %g4
a00125dc:	92 09 3f fd 	and  %g4, -3, %o1
a00125e0:	d2 20 60 5c 	st  %o1, [ %g1 + 0x5c ]
a00125e4:	11 00 80 00 	sethi  %hi(0x2000000), %o0
a00125e8:	d4 2e e3 7a 	stb  %o2, [ %i3 + 0x37a ]
a00125ec:	c0 2f 20 01 	clrb  [ %i4 + 1 ]
a00125f0:	c0 2f 20 03 	clrb  [ %i4 + 3 ]
a00125f4:	d6 00 60 14 	ld  [ %g1 + 0x14 ], %o3
a00125f8:	9a 12 c0 0c 	or  %o3, %o4, %o5
a00125fc:	da 20 60 14 	st  %o5, [ %g1 + 0x14 ]
a0012600:	de 00 60 14 	ld  [ %g1 + 0x14 ], %o7
a0012604:	b6 13 c0 08 	or  %o7, %o0, %i3
a0012608:	f6 20 60 14 	st  %i3, [ %g1 + 0x14 ]
a001260c:	81 c7 e0 08 	ret 
a0012610:	81 e8 00 00 	restore 

a0012614 <LanPortEnabledStatus.lto_priv.706>:
a0012614:	9d e3 bf e0 	save  %sp, -32, %sp
a0012618:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a001261c:	90 10 20 16 	mov  0x16, %o0
a0012620:	7f ff d4 67 	call  a00077bc <Config_ArbitrateGetVar>
a0012624:	92 17 62 80 	or  %i5, 0x280, %o1
a0012628:	80 a2 20 00 	cmp  %o0, 0
a001262c:	02 80 00 05 	be  a0012640 <LanPortEnabledStatus.lto_priv.706+0x2c>
a0012630:	84 10 20 00 	clr  %g2
a0012634:	82 17 62 80 	or  %i5, 0x280, %g1
a0012638:	f0 08 60 02 	ldub  [ %g1 + 2 ], %i0
a001263c:	84 0e 20 01 	and  %i0, 1, %g2
a0012640:	b0 08 a0 01 	and  %g2, 1, %i0
a0012644:	81 c7 e0 08 	ret 
a0012648:	81 e8 00 00 	restore 

a001264c <initGmiiDone.lto_priv.709>:
a001264c:	9d e3 bf e0 	save  %sp, -32, %sp
a0012650:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0012654:	c2 08 63 7a 	ldub  [ %g1 + 0x37a ], %g1	! a1006f7a <lanPort.lto_priv.704>
a0012658:	80 a0 60 02 	cmp  %g1, 2
a001265c:	02 80 00 06 	be  a0012674 <initGmiiDone.lto_priv.709+0x28>
a0012660:	11 3e 05 40 	sethi  %hi(0xf8150000), %o0
a0012664:	80 a0 60 01 	cmp  %g1, 1
a0012668:	12 80 00 06 	bne  a0012680 <initGmiiDone.lto_priv.709+0x34>
a001266c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0012670:	11 3e 05 41 	sethi  %hi(0xf8150400), %o0
a0012674:	7f ff b9 54 	call  a0000bc4 <_ilog>
a0012678:	90 12 22 00 	or  %o0, 0x200, %o0	! f8150600 <curr_flash_pos+0x376f3bd8>
a001267c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0012680:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0012684:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a0012688:	07 00 80 00 	sethi  %hi(0x2000000), %g3
a001268c:	88 28 80 03 	andn  %g2, %g3, %g4
a0012690:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0012694:	15 01 00 00 	sethi  %hi(0x4000000), %o2
a0012698:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a001269c:	96 2a 40 0a 	andn  %o1, %o2, %o3
a00126a0:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a00126a4:	7f ff ed a4 	call  a000dd34 <MCA_ChannelLinkUp>
a00126a8:	90 10 20 04 	mov  4, %o0
a00126ac:	7f ff fe 4c 	call  a0011fdc <LanPortSendConnectedMessage.lto_priv.725>
a00126b0:	81 e8 00 00 	restore 

a00126b4 <LanPortReceiveCpuMsgHandler.lto_priv.767>:
a00126b4:	9d e3 bf d8 	save  %sp, -40, %sp
a00126b8:	80 a6 a0 02 	cmp  %i2, 2
a00126bc:	22 80 00 06 	be,a   a00126d4 <LanPortReceiveCpuMsgHandler.lto_priv.767+0x20>
a00126c0:	d4 0e 60 01 	ldub  [ %i1 + 1 ], %o2
a00126c4:	15 3e 45 40 	sethi  %hi(0xf9150000), %o2
a00126c8:	92 10 00 1a 	mov  %i2, %o1
a00126cc:	7f ff ea 31 	call  a000cf90 <_iassert>
a00126d0:	90 12 a3 07 	or  %o2, 0x307, %o0
a00126d4:	d2 0e 40 00 	ldub  [ %i1 ], %o1
a00126d8:	7f ff b9 3b 	call  a0000bc4 <_ilog>
a00126dc:	11 3e 85 41 	sethi  %hi(0xfa150400), %o0
a00126e0:	05 28 40 1b 	sethi  %hi(0xa1006c00), %g2
a00126e4:	ba 10 a3 7a 	or  %g2, 0x37a, %i5	! a1006f7a <lanPort.lto_priv.704>
a00126e8:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
a00126ec:	80 a0 60 00 	cmp  %g1, 0
a00126f0:	32 80 00 11 	bne,a   a0012734 <LanPortReceiveCpuMsgHandler.lto_priv.767+0x80>
a00126f4:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a00126f8:	c2 0f 60 03 	ldub  [ %i5 + 3 ], %g1
a00126fc:	80 a0 60 00 	cmp  %g1, 0
a0012700:	12 80 00 0b 	bne  a001272c <LanPortReceiveCpuMsgHandler.lto_priv.767+0x78>
a0012704:	03 28 00 86 	sethi  %hi(0xa0021800), %g1
a0012708:	90 10 63 7e 	or  %g1, 0x37e, %o0	! a0021b7e <message.4160.lto_priv.705>
a001270c:	c2 08 63 7e 	ldub  [ %g1 + 0x37e ], %g1
a0012710:	c2 2f bf f8 	stb  %g1, [ %fp + -8 ]
a0012714:	c2 0a 20 01 	ldub  [ %o0 + 1 ], %g1
a0012718:	c2 2f bf f9 	stb  %g1, [ %fp + -7 ]
a001271c:	40 00 00 6b 	call  a00128c8 <LanPortSendCPUCommMessage.lto_priv.708>
a0012720:	90 07 bf f8 	add  %fp, -8, %o0
a0012724:	82 10 20 01 	mov  1, %g1
a0012728:	c2 2f 60 03 	stb  %g1, [ %i5 + 3 ]
a001272c:	81 c7 e0 08 	ret 
a0012730:	81 e8 00 00 	restore 
a0012734:	80 a0 60 00 	cmp  %g1, 0
a0012738:	32 80 00 46 	bne,a   a0012850 <LanPortReceiveCpuMsgHandler.lto_priv.767+0x19c>
a001273c:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a0012740:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0012744:	82 10 63 60 	or  %g1, 0x360, %g1	! a1003360 <phyContext.lto_priv.509>
a0012748:	da 08 60 31 	ldub  [ %g1 + 0x31 ], %o5
a001274c:	80 a3 60 00 	cmp  %o5, 0
a0012750:	22 80 00 37 	be,a   a001282c <LanPortReceiveCpuMsgHandler.lto_priv.767+0x178>
a0012754:	03 28 00 86 	sethi  %hi(0xa0021800), %g1
a0012758:	f0 0f 60 01 	ldub  [ %i5 + 1 ], %i0
a001275c:	80 a6 20 00 	cmp  %i0, 0
a0012760:	12 80 00 58 	bne  a00128c0 <LanPortReceiveCpuMsgHandler.lto_priv.767+0x20c>
a0012764:	01 00 00 00 	nop 
a0012768:	f0 0e 60 01 	ldub  [ %i1 + 1 ], %i0
a001276c:	f2 08 a3 7a 	ldub  [ %g2 + 0x37a ], %i1
a0012770:	80 a6 00 19 	cmp  %i0, %i1
a0012774:	0a 80 00 51 	bcs  a00128b8 <LanPortReceiveCpuMsgHandler.lto_priv.767+0x204>
a0012778:	01 00 00 00 	nop 
a001277c:	12 80 00 2a 	bne  a0012824 <LanPortReceiveCpuMsgHandler.lto_priv.767+0x170>
a0012780:	b4 10 20 01 	mov  1, %i2	! 1 <__lex_srodata_size+0x1>
a0012784:	80 a6 20 01 	cmp  %i0, 1
a0012788:	08 80 00 07 	bleu  a00127a4 <LanPortReceiveCpuMsgHandler.lto_priv.767+0xf0>
a001278c:	f4 2f 60 01 	stb  %i2, [ %i5 + 1 ]
a0012790:	80 a6 20 02 	cmp  %i0, 2
a0012794:	02 80 00 1e 	be  a001280c <LanPortReceiveCpuMsgHandler.lto_priv.767+0x158>
a0012798:	05 28 00 47 	sethi  %hi(0xa0011c00), %g2
a001279c:	81 c7 e0 08 	ret 
a00127a0:	81 e8 00 00 	restore 
a00127a4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00127a8:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a00127ac:	c8 00 60 18 	ld  [ %g1 + 0x18 ], %g4
a00127b0:	90 11 20 10 	or  %g4, 0x10, %o0
a00127b4:	d0 20 60 18 	st  %o0, [ %g1 + 0x18 ]
a00127b8:	13 28 40 1a 	sethi  %hi(0xa1006800), %o1
a00127bc:	d4 02 61 ac 	ld  [ %o1 + 0x1ac ], %o2	! a10069ac <bb_core_registers.lto_priv.170>
a00127c0:	d6 02 a0 30 	ld  [ %o2 + 0x30 ], %o3
a00127c4:	98 0a ff fc 	and  %o3, -4, %o4
a00127c8:	9a 13 20 01 	or  %o4, 1, %o5
a00127cc:	da 22 a0 30 	st  %o5, [ %o2 + 0x30 ]
a00127d0:	9e 10 20 16 	mov  0x16, %o7
a00127d4:	de 2a a0 32 	stb  %o7, [ %o2 + 0x32 ]
a00127d8:	ba 10 3f f0 	mov  -16, %i5
a00127dc:	f0 00 60 5c 	ld  [ %g1 + 0x5c ], %i0
a00127e0:	b2 0e 3f ef 	and  %i0, -17, %i1
a00127e4:	f2 20 60 5c 	st  %i1, [ %g1 + 0x5c ]
a00127e8:	f4 00 60 5c 	ld  [ %g1 + 0x5c ], %i2
a00127ec:	84 0e bf df 	and  %i2, -33, %g2
a00127f0:	c4 20 60 5c 	st  %g2, [ %g1 + 0x5c ]
a00127f4:	fa 28 60 5e 	stb  %i5, [ %g1 + 0x5e ]
a00127f8:	c6 00 60 5c 	ld  [ %g1 + 0x5c ], %g3
a00127fc:	88 08 ff fd 	and  %g3, -3, %g4
a0012800:	c8 20 60 5c 	st  %g4, [ %g1 + 0x5c ]
a0012804:	7f ff ff 92 	call  a001264c <initGmiiDone.lto_priv.709>
a0012808:	81 e8 00 00 	restore 
a001280c:	07 28 00 3d 	sethi  %hi(0xa000f400), %g3
a0012810:	ba 10 a3 78 	or  %g2, 0x378, %i5
a0012814:	b2 10 e2 5c 	or  %g3, 0x25c, %i1
a0012818:	fa 20 60 08 	st  %i5, [ %g1 + 8 ]
a001281c:	7f ff bc f3 	call  a0001be8 <MDIOD_phyRegRead.lto_priv.726>
a0012820:	91 e8 20 10 	restore  %g0, 0x10, %o0
a0012824:	7f ff fd ee 	call  a0011fdc <LanPortSendConnectedMessage.lto_priv.725>
a0012828:	81 e8 00 00 	restore 
a001282c:	9e 10 63 7e 	or  %g1, 0x37e, %o7
a0012830:	c2 08 63 7e 	ldub  [ %g1 + 0x37e ], %g1
a0012834:	c2 2f bf f8 	stb  %g1, [ %fp + -8 ]
a0012838:	90 07 bf f8 	add  %fp, -8, %o0
a001283c:	c2 0b e0 01 	ldub  [ %o7 + 1 ], %g1
a0012840:	40 00 00 22 	call  a00128c8 <LanPortSendCPUCommMessage.lto_priv.708>
a0012844:	c2 2f bf f9 	stb  %g1, [ %fp + -7 ]
a0012848:	81 c7 e0 08 	ret 
a001284c:	81 e8 00 00 	restore 
a0012850:	80 a0 60 00 	cmp  %g1, 0
a0012854:	02 bf ff b6 	be  a001272c <LanPortReceiveCpuMsgHandler.lto_priv.767+0x78>
a0012858:	82 10 20 03 	mov  3, %g1
a001285c:	c0 2f 60 01 	clrb  [ %i5 + 1 ]
a0012860:	90 10 20 04 	mov  4, %o0
a0012864:	7f ff ee 01 	call  a000e068 <MCA_ChannelLinkDn>
a0012868:	c2 28 a3 7a 	stb  %g1, [ %g2 + 0x37a ]
a001286c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0012870:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0012874:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0012878:	09 01 00 00 	sethi  %hi(0x4000000), %g4
a001287c:	90 10 c0 04 	or  %g3, %g4, %o0
a0012880:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a0012884:	15 00 80 00 	sethi  %hi(0x2000000), %o2
a0012888:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a001288c:	96 12 40 0a 	or  %o1, %o2, %o3
a0012890:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a0012894:	03 28 00 86 	sethi  %hi(0xa0021800), %g1
a0012898:	98 10 63 7e 	or  %g1, 0x37e, %o4	! a0021b7e <message.4160.lto_priv.705>
a001289c:	c2 08 63 7e 	ldub  [ %g1 + 0x37e ], %g1
a00128a0:	c2 2f bf f8 	stb  %g1, [ %fp + -8 ]
a00128a4:	90 07 bf f8 	add  %fp, -8, %o0
a00128a8:	c2 0b 20 01 	ldub  [ %o4 + 1 ], %g1
a00128ac:	c2 2f bf f9 	stb  %g1, [ %fp + -7 ]
a00128b0:	40 00 00 06 	call  a00128c8 <LanPortSendCPUCommMessage.lto_priv.708>
a00128b4:	b0 10 20 02 	mov  2, %i0
a00128b8:	7f ff f2 22 	call  a000f140 <MDIOD_setPhySpeed>
a00128bc:	81 e8 00 00 	restore 
a00128c0:	81 c7 e0 08 	ret 
a00128c4:	81 e8 00 00 	restore 

a00128c8 <LanPortSendCPUCommMessage.lto_priv.708>:
a00128c8:	9d e3 bf e0 	save  %sp, -32, %sp
a00128cc:	d4 0e 20 01 	ldub  [ %i0 + 1 ], %o2
a00128d0:	d2 0e 00 00 	ldub  [ %i0 ], %o1
a00128d4:	11 3e 85 41 	sethi  %hi(0xfa150400), %o0
a00128d8:	7f ff b8 bb 	call  a0000bc4 <_ilog>
a00128dc:	90 12 21 00 	or  %o0, 0x100, %o0	! fa150500 <curr_flash_pos+0x396f3ad8>
a00128e0:	96 10 20 02 	mov  2, %o3
a00128e4:	94 10 00 18 	mov  %i0, %o2
a00128e8:	92 10 20 00 	clr  %o1
a00128ec:	7f ff d0 af 	call  a0006ba8 <CPU_COMM_sendMessage>
a00128f0:	90 10 20 08 	mov  8, %o0
a00128f4:	81 c7 e0 08 	ret 
a00128f8:	81 e8 00 00 	restore 
a00128fc:	a0 01 29 a4 	add  %g4, 0x9a4, %l0
a0012900:	a0 01 29 9c 	add  %g4, 0x99c, %l0
a0012904:	a0 01 29 b4 	add  %g4, 0x9b4, %l0
a0012908:	a0 01 29 ac 	add  %g4, 0x9ac, %l0
a001290c:	a0 01 29 bc 	add  %g4, 0x9bc, %l0
a0012910:	a0 01 29 c4 	add  %g4, 0x9c4, %l0
a0012914:	a0 01 29 cc 	add  %g4, 0x9cc, %l0
a0012918:	a0 01 29 d4 	add  %g4, 0x9d4, %l0
a001291c:	a0 01 29 dc 	add  %g4, 0x9dc, %l0
a0012920:	a0 01 29 e4 	add  %g4, 0x9e4, %l0
a0012924:	a0 01 29 ec 	add  %g4, 0x9ec, %l0
a0012928:	a0 01 29 f4 	add  %g4, 0x9f4, %l0

a001292c <ulp_GetUsbEnables>:
a001292c:	9d e3 bf e0 	save  %sp, -32, %sp
a0012930:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a0012934:	f0 07 80 00 	ld  [ %fp ], %i0
a0012938:	92 17 62 80 	or  %i5, 0x280, %o1
a001293c:	7f ff d3 a0 	call  a00077bc <Config_ArbitrateGetVar>
a0012940:	90 10 20 16 	mov  0x16, %o0
a0012944:	82 10 20 00 	clr  %g1
a0012948:	80 a2 20 00 	cmp  %o0, 0
a001294c:	02 80 00 06 	be  a0012964 <ulp_GetUsbEnables+0x38>
a0012950:	84 10 20 00 	clr  %g2
a0012954:	c2 0f 62 80 	ldub  [ %i5 + 0x280 ], %g1
a0012958:	84 08 60 01 	and  %g1, 1, %g2
a001295c:	83 30 60 01 	srl  %g1, 1, %g1
a0012960:	82 08 60 01 	and  %g1, 1, %g1
a0012964:	c4 2e 00 00 	stb  %g2, [ %i0 ]
a0012968:	c2 2e 20 01 	stb  %g1, [ %i0 + 1 ]
a001296c:	81 c7 e0 0c 	jmp  %i7 + 0xc
a0012970:	81 e8 00 00 	restore 

a0012974 <ULP_UsbSetControl>:
a0012974:	c2 0a 00 00 	ldub  [ %o0 ], %g1
a0012978:	80 a2 60 0b 	cmp  %o1, 0xb
a001297c:	18 80 00 31 	bgu  a0012a40 <ULP_UsbSetControl+0xcc>
a0012980:	84 10 20 02 	mov  2, %g2
a0012984:	93 2a 60 02 	sll  %o1, 2, %o1
a0012988:	05 28 00 4a 	sethi  %hi(0xa0012800), %g2
a001298c:	86 10 a0 fc 	or  %g2, 0xfc, %g3	! a00128fc <LanPortSendCPUCommMessage.lto_priv.708+0x34>
a0012990:	c8 00 c0 09 	ld  [ %g3 + %o1 ], %g4
a0012994:	81 c1 00 00 	jmp  %g4
a0012998:	01 00 00 00 	nop 
a001299c:	10 80 00 17 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129a0:	92 08 60 fe 	and  %g1, 0xfe, %o1
a00129a4:	10 80 00 15 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129a8:	92 10 60 01 	or  %g1, 1, %o1
a00129ac:	10 80 00 13 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129b0:	92 08 60 f9 	and  %g1, 0xf9, %o1
a00129b4:	10 80 00 11 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129b8:	92 10 60 02 	or  %g1, 2, %o1
a00129bc:	10 80 00 0f 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129c0:	92 10 60 04 	or  %g1, 4, %o1
a00129c4:	10 80 00 0d 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129c8:	92 08 60 fb 	and  %g1, 0xfb, %o1
a00129cc:	10 80 00 0b 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129d0:	92 10 60 08 	or  %g1, 8, %o1
a00129d4:	10 80 00 09 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129d8:	92 08 60 f7 	and  %g1, 0xf7, %o1
a00129dc:	10 80 00 07 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129e0:	92 10 60 10 	or  %g1, 0x10, %o1
a00129e4:	10 80 00 05 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129e8:	92 08 60 ef 	and  %g1, 0xef, %o1
a00129ec:	10 80 00 03 	b  a00129f8 <ULP_UsbSetControl+0x84>
a00129f0:	92 08 60 cf 	and  %g1, 0xcf, %o1
a00129f4:	92 10 60 20 	or  %g1, 0x20, %o1
a00129f8:	84 0a 60 ff 	and  %o1, 0xff, %g2
a00129fc:	86 08 60 ff 	and  %g1, 0xff, %g3
a0012a00:	80 a0 80 03 	cmp  %g2, %g3
a0012a04:	32 80 00 04 	bne,a   a0012a14 <ULP_UsbSetControl+0xa0>
a0012a08:	d2 2a 00 00 	stb  %o1, [ %o0 ]
a0012a0c:	10 80 00 0d 	b  a0012a40 <ULP_UsbSetControl+0xcc>
a0012a10:	84 10 20 02 	mov  2, %g2
a0012a14:	90 0a 60 3f 	and  %o1, 0x3f, %o0
a0012a18:	88 1a 20 3f 	xor  %o0, 0x3f, %g4
a0012a1c:	80 a0 00 04 	cmp  %g0, %g4
a0012a20:	82 08 60 3f 	and  %g1, 0x3f, %g1
a0012a24:	92 60 3f ff 	subx  %g0, -1, %o1
a0012a28:	82 18 60 3f 	xor  %g1, 0x3f, %g1
a0012a2c:	80 a0 00 01 	cmp  %g0, %g1
a0012a30:	82 60 3f ff 	subx  %g0, -1, %g1
a0012a34:	80 a0 40 09 	cmp  %g1, %o1
a0012a38:	02 bf ff f5 	be  a0012a0c <ULP_UsbSetControl+0x98>
a0012a3c:	84 10 00 09 	mov  %o1, %g2
a0012a40:	81 c3 e0 08 	retl 
a0012a44:	90 08 a0 03 	and  %g2, 3, %o0

a0012a48 <UlpStatusChange>:
a0012a48:	9d e3 bf e0 	save  %sp, -32, %sp
a0012a4c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0012a50:	c2 00 61 0c 	ld  [ %g1 + 0x10c ], %g1	! a100210c <updateFunction>
a0012a54:	9f c0 40 00 	call  %g1
a0012a58:	90 10 00 18 	mov  %i0, %o0
a0012a5c:	81 c7 e0 08 	ret 
a0012a60:	81 e8 00 00 	restore 

a0012a64 <UlpHalSetupUlpCoreGuards>:
a0012a64:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a0012a68:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a0012a6c:	c6 00 60 98 	ld  [ %g1 + 0x98 ], %g3
a0012a70:	09 00 00 40 	sethi  %hi(0x10000), %g4
a0012a74:	05 3f fc 3f 	sethi  %hi(0xfff0fc00), %g2
a0012a78:	90 10 a3 ff 	or  %g2, 0x3ff, %o0	! fff0ffff <curr_flash_pos+0x3f4b35d7>
a0012a7c:	92 08 c0 08 	and  %g3, %o0, %o1
a0012a80:	94 12 40 04 	or  %o1, %g4, %o2
a0012a84:	d4 20 60 98 	st  %o2, [ %g1 + 0x98 ]
a0012a88:	86 10 21 09 	mov  0x109, %g3
a0012a8c:	c6 30 60 9a 	sth  %g3, [ %g1 + 0x9a ]
a0012a90:	c4 00 60 6c 	ld  [ %g1 + 0x6c ], %g2
a0012a94:	90 08 80 08 	and  %g2, %o0, %o0
a0012a98:	92 12 00 04 	or  %o0, %g4, %o1
a0012a9c:	d2 20 60 6c 	st  %o1, [ %g1 + 0x6c ]
a0012aa0:	88 10 21 2c 	mov  0x12c, %g4
a0012aa4:	c8 30 60 6e 	sth  %g4, [ %g1 + 0x6e ]
a0012aa8:	11 3e 87 a4 	sethi  %hi(0xfa1e9000), %o0
a0012aac:	d4 00 60 98 	ld  [ %g1 + 0x98 ], %o2
a0012ab0:	c2 10 60 9a 	lduh  [ %g1 + 0x9a ], %g1
a0012ab4:	87 32 a0 10 	srl  %o2, 0x10, %g3
a0012ab8:	85 28 60 10 	sll  %g1, 0x10, %g2
a0012abc:	92 08 e0 0f 	and  %g3, 0xf, %o1
a0012ac0:	95 30 a0 10 	srl  %g2, 0x10, %o2
a0012ac4:	90 12 20 01 	or  %o0, 1, %o0
a0012ac8:	82 13 c0 00 	mov  %o7, %g1
a0012acc:	7f ff b8 3e 	call  a0000bc4 <_ilog>
a0012ad0:	9e 10 40 00 	mov  %g1, %o7

a0012ad4 <UlpHalRxPartnerFifo>:
a0012ad4:	9d e3 bf e0 	save  %sp, -32, %sp
a0012ad8:	3b 20 00 13 	sethi  %hi(0x80004c00), %i5
a0012adc:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1	! 80004c14 <__load_start_lexsrodata+0x20004c14>
a0012ae0:	82 08 7f fd 	and  %g1, -3, %g1
a0012ae4:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0012ae8:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0012aec:	82 10 60 01 	or  %g1, 1, %g1
a0012af0:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0012af4:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0012af8:	82 08 7f fb 	and  %g1, -5, %g1
a0012afc:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0012b00:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0012b04:	82 08 7f f7 	and  %g1, -9, %g1
a0012b08:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0012b0c:	c2 07 60 10 	ld  [ %i5 + 0x10 ], %g1
a0012b10:	82 08 7f fe 	and  %g1, -2, %g1
a0012b14:	c2 27 60 10 	st  %g1, [ %i5 + 0x10 ]
a0012b18:	c2 07 60 48 	ld  [ %i5 + 0x48 ], %g1
a0012b1c:	82 08 7f fe 	and  %g1, -2, %g1
a0012b20:	c2 27 60 48 	st  %g1, [ %i5 + 0x48 ]
a0012b24:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0012b28:	c4 00 61 ac 	ld  [ %g1 + 0x1ac ], %g2	! a10069ac <bb_core_registers.lto_priv.170>
a0012b2c:	c2 00 a0 08 	ld  [ %g2 + 8 ], %g1
a0012b30:	83 30 60 08 	srl  %g1, 8, %g1
a0012b34:	82 08 60 1f 	and  %g1, 0x1f, %g1
a0012b38:	80 a0 60 01 	cmp  %g1, 1
a0012b3c:	12 80 00 09 	bne  a0012b60 <UlpHalRxPartnerFifo+0x8c>
a0012b40:	01 00 00 00 	nop 
a0012b44:	7f ff c5 b8 	call  a0004224 <bb_top_IsDeviceLex>
a0012b48:	01 00 00 00 	nop 
a0012b4c:	80 a2 20 00 	cmp  %o0, 0
a0012b50:	12 80 00 09 	bne  a0012b74 <UlpHalRxPartnerFifo+0xa0>
a0012b54:	82 10 22 88 	mov  0x288, %g1
a0012b58:	10 80 00 07 	b  a0012b74 <UlpHalRxPartnerFifo+0xa0>
a0012b5c:	82 10 21 f4 	mov  0x1f4, %g1
a0012b60:	c2 00 a0 08 	ld  [ %g2 + 8 ], %g1
a0012b64:	83 30 60 08 	srl  %g1, 8, %g1
a0012b68:	80 88 60 1f 	btst  0x1f, %g1
a0012b6c:	12 80 00 03 	bne  a0012b78 <UlpHalRxPartnerFifo+0xa4>
a0012b70:	82 10 21 9c 	mov  0x19c, %g1
a0012b74:	c2 27 60 18 	st  %g1, [ %i5 + 0x18 ]
a0012b78:	81 c7 e0 08 	ret 
a0012b7c:	81 e8 00 00 	restore 

a0012b80 <ulp_StatMonCoreControl>:
a0012b80:	9d e3 bf e0 	save  %sp, -32, %sp
a0012b84:	05 20 00 14 	sethi  %hi(0x80005000), %g2
a0012b88:	03 00 01 ff 	sethi  %hi(0x7fc00), %g1
a0012b8c:	90 10 a1 00 	or  %g2, 0x100, %o0
a0012b90:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a0012b94:	c2 22 20 14 	st  %g1, [ %o0 + 0x14 ]
a0012b98:	86 10 20 07 	mov  7, %g3
a0012b9c:	03 20 00 13 	sethi  %hi(0x80004c00), %g1
a0012ba0:	c6 20 60 a0 	st  %g3, [ %g1 + 0xa0 ]	! 80004ca0 <__load_start_lexsrodata+0x20004ca0>
a0012ba4:	88 10 20 03 	mov  3, %g4
a0012ba8:	c8 20 60 c4 	st  %g4, [ %g1 + 0xc4 ]
a0012bac:	13 00 00 07 	sethi  %hi(0x1c00), %o1
a0012bb0:	c8 20 60 d4 	st  %g4, [ %g1 + 0xd4 ]
a0012bb4:	94 12 63 ff 	or  %o1, 0x3ff, %o2
a0012bb8:	d4 20 60 5c 	st  %o2, [ %g1 + 0x5c ]
a0012bbc:	96 10 23 ff 	mov  0x3ff, %o3
a0012bc0:	c6 22 20 9c 	st  %g3, [ %o0 + 0x9c ]
a0012bc4:	19 28 00 80 	sethi  %hi(0xa0020000), %o4
a0012bc8:	c6 22 20 70 	st  %g3, [ %o0 + 0x70 ]
a0012bcc:	92 10 00 18 	mov  %i0, %o1
a0012bd0:	d6 20 60 1c 	st  %o3, [ %g1 + 0x1c ]
a0012bd4:	b2 10 00 18 	mov  %i0, %i1
a0012bd8:	c6 20 60 4c 	st  %g3, [ %g1 + 0x4c ]
a0012bdc:	90 13 22 f0 	or  %o4, 0x2f0, %o0
a0012be0:	7f ff ea 02 	call  a000d3e8 <STATSMON_StatgroupControl>
a0012be4:	31 28 00 80 	sethi  %hi(0xa0020000), %i0
a0012be8:	7f ff ea 00 	call  a000d3e8 <STATSMON_StatgroupControl>
a0012bec:	91 ee 23 08 	restore  %i0, 0x308, %o0

a0012bf0 <ulp_StatMonPhyControl>:
a0012bf0:	9d e3 bf e0 	save  %sp, -32, %sp
a0012bf4:	84 10 20 0f 	mov  0xf, %g2
a0012bf8:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a0012bfc:	82 10 63 00 	or  %g1, 0x300, %g1	! 80005300 <__load_start_lexsrodata+0x20005300>
a0012c00:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]
a0012c04:	86 10 20 1f 	mov  0x1f, %g3
a0012c08:	c6 20 60 20 	st  %g3, [ %g1 + 0x20 ]
a0012c0c:	92 10 00 18 	mov  %i0, %o1
a0012c10:	b2 10 00 18 	mov  %i0, %i1
a0012c14:	11 28 00 80 	sethi  %hi(0xa0020000), %o0
a0012c18:	31 28 00 80 	sethi  %hi(0xa0020000), %i0
a0012c1c:	90 12 23 20 	or  %o0, 0x320, %o0
a0012c20:	7f ff e9 f2 	call  a000d3e8 <STATSMON_StatgroupControl>
a0012c24:	b0 16 23 38 	or  %i0, 0x338, %i0
a0012c28:	7f ff e9 f0 	call  a000d3e8 <STATSMON_StatgroupControl>
a0012c2c:	81 e8 00 00 	restore 

a0012c30 <UlpGeControl>:
a0012c30:	9d e3 bf e0 	save  %sp, -32, %sp
a0012c34:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a0012c38:	b6 10 00 18 	mov  %i0, %i3
a0012c3c:	b0 17 60 d8 	or  %i5, 0xd8, %i0
a0012c40:	80 a6 e0 00 	cmp  %i3, 0
a0012c44:	02 80 00 17 	be  a0012ca0 <UlpGeControl+0x70>
a0012c48:	f2 0e 20 04 	ldub  [ %i0 + 4 ], %i1
a0012c4c:	7f ff c8 0c 	call  a0004c7c <EVENT_GetEventInfo>
a0012c50:	90 10 20 01 	mov  1, %o0
a0012c54:	80 a2 20 00 	cmp  %o0, 0
a0012c58:	22 80 00 13 	be,a   a0012ca4 <UlpGeControl+0x74>
a0012c5c:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
a0012c60:	7f ff c5 71 	call  a0004224 <bb_top_IsDeviceLex>
a0012c64:	01 00 00 00 	nop 
a0012c68:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0012c6c:	80 a2 20 00 	cmp  %o0, 0
a0012c70:	12 80 00 04 	bne  a0012c80 <UlpGeControl+0x50>
a0012c74:	c2 08 63 72 	ldub  [ %g1 + 0x372 ], %g1
a0012c78:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0012c7c:	c2 08 63 74 	ldub  [ %g1 + 0x374 ], %g1	! a1006f74 <rexUsb2Ulp.lto_priv.729+0x1>
a0012c80:	82 08 60 03 	and  %g1, 3, %g1
a0012c84:	80 a0 60 03 	cmp  %g1, 3
a0012c88:	02 80 00 36 	be  a0012d60 <UlpGeControl+0x130>
a0012c8c:	92 10 20 01 	mov  1, %o1
a0012c90:	7f ff cf c1 	call  a0006b94 <CPU_COMM_sendSubType>
a0012c94:	90 10 20 07 	mov  7, %o0
a0012c98:	10 80 00 2d 	b  a0012d4c <UlpGeControl+0x11c>
a0012c9c:	f4 0e 20 04 	ldub  [ %i0 + 4 ], %i2
a0012ca0:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
a0012ca4:	80 a0 60 01 	cmp  %g1, 1
a0012ca8:	08 80 00 28 	bleu  a0012d48 <UlpGeControl+0x118>
a0012cac:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0012cb0:	7f ff b9 84 	call  a00012c0 <TIMING_TimerStart>
a0012cb4:	d0 00 60 d8 	ld  [ %g1 + 0xd8 ], %o0	! a10020d8 <geControl.lto_priv.748>
a0012cb8:	82 10 20 01 	mov  1, %g1
a0012cbc:	7f ff e8 6c 	call  a000ce6c <bb_top_SetGEToResetMode>
a0012cc0:	c2 2e 20 04 	stb  %g1, [ %i0 + 4 ]
a0012cc4:	7f ff ec e9 	call  a000e068 <MCA_ChannelLinkDn>
a0012cc8:	90 10 20 03 	mov  3, %o0
a0012ccc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0012cd0:	c2 00 63 90 	ld  [ %g1 + 0x390 ], %g1	! a1006390 <bb_top_registers.lto_priv.174>
a0012cd4:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0012cd8:	05 00 20 00 	sethi  %hi(0x800000), %g2
a0012cdc:	88 10 c0 02 	or  %g3, %g2, %g4
a0012ce0:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0012ce4:	13 00 40 00 	sethi  %hi(0x1000000), %o1
a0012ce8:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0012cec:	94 12 00 09 	or  %o0, %o1, %o2
a0012cf0:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0012cf4:	92 10 20 01 	mov  1, %o1
a0012cf8:	d6 00 60 58 	ld  [ %g1 + 0x58 ], %o3
a0012cfc:	98 0a ff f7 	and  %o3, -9, %o4
a0012d00:	d8 20 60 58 	st  %o4, [ %g1 + 0x58 ]
a0012d04:	90 10 20 07 	mov  7, %o0
a0012d08:	da 00 60 58 	ld  [ %g1 + 0x58 ], %o5
a0012d0c:	b4 0b 7f fb 	and  %o5, -5, %i2
a0012d10:	f4 20 60 58 	st  %i2, [ %g1 + 0x58 ]
a0012d14:	7f ff cf a0 	call  a0006b94 <CPU_COMM_sendSubType>
a0012d18:	01 00 00 00 	nop 
a0012d1c:	7f ff c5 42 	call  a0004224 <bb_top_IsDeviceLex>
a0012d20:	01 00 00 00 	nop 
a0012d24:	80 a2 20 00 	cmp  %o0, 0
a0012d28:	02 80 00 06 	be  a0012d40 <UlpGeControl+0x110>
a0012d2c:	90 10 20 0a 	mov  0xa, %o0
a0012d30:	40 00 2b 00 	call  a001d930 <ULP_LexUsb2Control>
a0012d34:	01 00 00 00 	nop 
a0012d38:	10 80 00 05 	b  a0012d4c <UlpGeControl+0x11c>
a0012d3c:	f4 0e 20 04 	ldub  [ %i0 + 4 ], %i2
a0012d40:	40 00 28 da 	call  a001d0a8 <ULP_RexUsb2Control>
a0012d44:	01 00 00 00 	nop 
a0012d48:	f4 0e 20 04 	ldub  [ %i0 + 4 ], %i2
a0012d4c:	1f 3e c7 a2 	sethi  %hi(0xfb1e8800), %o7
a0012d50:	b2 0e 60 ff 	and  %i1, 0xff, %i1
a0012d54:	b0 13 e1 00 	or  %o7, 0x100, %i0
a0012d58:	7f ff b7 9b 	call  a0000bc4 <_ilog>
a0012d5c:	81 e8 00 00 	restore 
a0012d60:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
a0012d64:	80 a0 60 00 	cmp  %g1, 0
a0012d68:	12 80 00 1c 	bne  a0012dd8 <UlpGeControl+0x1a8>
a0012d6c:	80 a0 60 01 	cmp  %g1, 1
a0012d70:	7f ff e8 3f 	call  a000ce6c <bb_top_SetGEToResetMode>
a0012d74:	01 00 00 00 	nop 
a0012d78:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0012d7c:	c2 00 63 90 	ld  [ %g1 + 0x390 ], %g1	! a1006390 <bb_top_registers.lto_priv.174>
a0012d80:	fa 00 60 58 	ld  [ %g1 + 0x58 ], %i5
a0012d84:	86 17 60 08 	or  %i5, 8, %g3
a0012d88:	c6 20 60 58 	st  %g3, [ %g1 + 0x58 ]
a0012d8c:	13 00 40 00 	sethi  %hi(0x1000000), %o1
a0012d90:	c4 00 60 58 	ld  [ %g1 + 0x58 ], %g2
a0012d94:	88 10 a0 04 	or  %g2, 4, %g4
a0012d98:	c8 20 60 58 	st  %g4, [ %g1 + 0x58 ]
a0012d9c:	19 00 20 00 	sethi  %hi(0x800000), %o4
a0012da0:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0012da4:	94 2a 00 09 	andn  %o0, %o1, %o2
a0012da8:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0012dac:	90 10 20 03 	mov  3, %o0
a0012db0:	d6 00 60 14 	ld  [ %g1 + 0x14 ], %o3
a0012db4:	9a 2a c0 0c 	andn  %o3, %o4, %o5
a0012db8:	da 20 60 14 	st  %o5, [ %g1 + 0x14 ]
a0012dbc:	7f ff eb de 	call  a000dd34 <MCA_ChannelLinkUp>
a0012dc0:	01 00 00 00 	nop 
a0012dc4:	92 10 20 00 	clr  %o1	! 0 <__lex_srodata_size>
a0012dc8:	7f ff cf 73 	call  a0006b94 <CPU_COMM_sendSubType>
a0012dcc:	90 10 20 07 	mov  7, %o0
a0012dd0:	10 80 00 05 	b  a0012de4 <UlpGeControl+0x1b4>
a0012dd4:	82 10 20 03 	mov  3, %g1
a0012dd8:	32 bf ff dd 	bne,a   a0012d4c <UlpGeControl+0x11c>
a0012ddc:	f4 0e 20 04 	ldub  [ %i0 + 4 ], %i2
a0012de0:	82 10 20 02 	mov  2, %g1
a0012de4:	10 bf ff d9 	b  a0012d48 <UlpGeControl+0x118>
a0012de8:	c2 2e 20 04 	stb  %g1, [ %i0 + 4 ]

a0012dec <UlpGeReceiveCpuMsgHandler.lto_priv.841>:
a0012dec:	9d e3 bf e0 	save  %sp, -32, %sp
a0012df0:	80 a6 a0 00 	cmp  %i2, 0
a0012df4:	02 80 00 06 	be  a0012e0c <UlpGeReceiveCpuMsgHandler.lto_priv.841+0x20>
a0012df8:	92 10 00 18 	mov  %i0, %o1
a0012dfc:	11 3e 47 85 	sethi  %hi(0xf91e1400), %o0
a0012e00:	92 10 00 1a 	mov  %i2, %o1
a0012e04:	7f ff e8 63 	call  a000cf90 <_iassert>
a0012e08:	90 12 23 07 	or  %o0, 0x307, %o0
a0012e0c:	7f ff b7 6e 	call  a0000bc4 <_ilog>
a0012e10:	11 3e 47 95 	sethi  %hi(0xf91e5400), %o0
a0012e14:	80 a6 20 01 	cmp  %i0, 1
a0012e18:	02 80 00 0a 	be  a0012e40 <UlpGeReceiveCpuMsgHandler.lto_priv.841+0x54>
a0012e1c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0012e20:	0a 80 00 06 	bcs  a0012e38 <UlpGeReceiveCpuMsgHandler.lto_priv.841+0x4c>
a0012e24:	80 a6 20 02 	cmp  %i0, 2
a0012e28:	02 80 00 0c 	be  a0012e58 <UlpGeReceiveCpuMsgHandler.lto_priv.841+0x6c>
a0012e2c:	33 28 00 4b 	sethi  %hi(0xa0012c00), %i1
a0012e30:	81 c7 e0 08 	ret 
a0012e34:	81 e8 00 00 	restore 
a0012e38:	10 80 00 06 	b  a0012e50 <UlpGeReceiveCpuMsgHandler.lto_priv.841+0x64>
a0012e3c:	b0 10 20 01 	mov  1, %i0
a0012e40:	c2 08 60 dc 	ldub  [ %g1 + 0xdc ], %g1
a0012e44:	80 a0 60 02 	cmp  %g1, 2
a0012e48:	02 bf ff fa 	be  a0012e30 <UlpGeReceiveCpuMsgHandler.lto_priv.841+0x44>
a0012e4c:	b0 10 20 00 	clr  %i0
a0012e50:	7f ff ff 78 	call  a0012c30 <UlpGeControl>
a0012e54:	81 e8 00 00 	restore 
a0012e58:	b2 16 63 70 	or  %i1, 0x370, %i1
a0012e5c:	7f ff e7 e6 	call  a000cdf4 <bb_top_SetGEToRunMode>
a0012e60:	91 e8 00 19 	restore  %g0, %i1, %o0

a0012e64 <UlpGeResetDone.lto_priv.840>:
a0012e64:	9d e3 bf e0 	save  %sp, -32, %sp
a0012e68:	7f ff c4 ef 	call  a0004224 <bb_top_IsDeviceLex>
a0012e6c:	01 00 00 00 	nop 
a0012e70:	80 a2 20 00 	cmp  %o0, 0
a0012e74:	02 80 00 04 	be  a0012e84 <UlpGeResetDone.lto_priv.840+0x20>
a0012e78:	90 10 20 0b 	mov  0xb, %o0
a0012e7c:	40 00 2a ad 	call  a001d930 <ULP_LexUsb2Control>
a0012e80:	91 e8 20 0b 	restore  %g0, 0xb, %o0
a0012e84:	40 00 28 89 	call  a001d0a8 <ULP_RexUsb2Control>
a0012e88:	b2 10 20 02 	mov  2, %i1
a0012e8c:	7f ff cf 42 	call  a0006b94 <CPU_COMM_sendSubType>
a0012e90:	91 e8 20 07 	restore  %g0, 7, %o0

a0012e94 <UlpGeChannelStatus.lto_priv.839>:
a0012e94:	9d e3 bf e0 	save  %sp, -32, %sp
a0012e98:	11 3e 47 a2 	sethi  %hi(0xf91e8800), %o0
a0012e9c:	92 10 00 18 	mov  %i0, %o1
a0012ea0:	7f ff b7 49 	call  a0000bc4 <_ilog>
a0012ea4:	90 12 22 01 	or  %o0, 0x201, %o0
a0012ea8:	80 a6 20 01 	cmp  %i0, 1
a0012eac:	02 80 00 07 	be  a0012ec8 <UlpGeChannelStatus.lto_priv.839+0x34>
a0012eb0:	01 00 00 00 	nop 
a0012eb4:	0a 80 00 11 	bcs  a0012ef8 <UlpGeChannelStatus.lto_priv.839+0x64>
a0012eb8:	80 a6 20 03 	cmp  %i0, 3
a0012ebc:	02 80 00 05 	be  a0012ed0 <UlpGeChannelStatus.lto_priv.839+0x3c>
a0012ec0:	01 00 00 00 	nop 
a0012ec4:	30 80 00 12 	b,a   a0012f0c <UlpGeChannelStatus.lto_priv.839+0x78>
a0012ec8:	7f ff eb 7d 	call  a000dcbc <MCA_ChannelTxRxSetup>
a0012ecc:	91 e8 20 03 	restore  %g0, 3, %o0
a0012ed0:	7f ff c4 d5 	call  a0004224 <bb_top_IsDeviceLex>
a0012ed4:	b0 10 20 08 	mov  8, %i0
a0012ed8:	80 a2 20 00 	cmp  %o0, 0
a0012edc:	12 80 00 13 	bne  a0012f28 <UlpGeChannelStatus.lto_priv.839+0x94>
a0012ee0:	13 28 00 4b 	sethi  %hi(0xa0012c00), %o1
a0012ee4:	b0 10 20 08 	mov  8, %i0
a0012ee8:	92 12 63 70 	or  %o1, 0x370, %o1
a0012eec:	7f ff e7 c2 	call  a000cdf4 <bb_top_SetGEToRunMode>
a0012ef0:	90 10 00 09 	mov  %o1, %o0
a0012ef4:	30 80 00 0f 	b,a   a0012f30 <UlpGeChannelStatus.lto_priv.839+0x9c>
a0012ef8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0012efc:	c2 08 60 dc 	ldub  [ %g1 + 0xdc ], %g1	! a10020dc <geControl.lto_priv.748+0x4>
a0012f00:	80 a0 60 02 	cmp  %g1, 2
a0012f04:	02 80 00 0d 	be  a0012f38 <UlpGeChannelStatus.lto_priv.839+0xa4>
a0012f08:	01 00 00 00 	nop 
a0012f0c:	7f ff ff 49 	call  a0012c30 <UlpGeControl>
a0012f10:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a0012f14:	7f ff c4 c4 	call  a0004224 <bb_top_IsDeviceLex>
a0012f18:	b0 10 20 09 	mov  9, %i0
a0012f1c:	80 a2 20 00 	cmp  %o0, 0
a0012f20:	02 80 00 04 	be  a0012f30 <UlpGeChannelStatus.lto_priv.839+0x9c>
a0012f24:	01 00 00 00 	nop 
a0012f28:	40 00 2a 82 	call  a001d930 <ULP_LexUsb2Control>
a0012f2c:	81 e8 00 00 	restore 
a0012f30:	40 00 28 5e 	call  a001d0a8 <ULP_RexUsb2Control>
a0012f34:	81 e8 00 00 	restore 
a0012f38:	81 c7 e0 08 	ret 
a0012f3c:	81 e8 00 00 	restore 

a0012f40 <GeMinimumResetTimeout.lto_priv.842>:
a0012f40:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0012f44:	82 10 60 d8 	or  %g1, 0xd8, %g1	! a10020d8 <geControl.lto_priv.748>
a0012f48:	c4 08 60 04 	ldub  [ %g1 + 4 ], %g2
a0012f4c:	80 a0 a0 02 	cmp  %g2, 2
a0012f50:	12 80 00 06 	bne  a0012f68 <GeMinimumResetTimeout.lto_priv.842+0x28>
a0012f54:	c0 28 60 04 	clrb  [ %g1 + 4 ]
a0012f58:	90 10 20 01 	mov  1, %o0
a0012f5c:	82 13 c0 00 	mov  %o7, %g1
a0012f60:	7f ff ff 34 	call  a0012c30 <UlpGeControl>
a0012f64:	9e 10 40 00 	mov  %g1, %o7
a0012f68:	81 c3 e0 08 	retl 
a0012f6c:	01 00 00 00 	nop 

a0012f70 <GeFailureHandler>:
a0012f70:	9d e3 bf e0 	save  %sp, -32, %sp
a0012f74:	11 3e 07 a2 	sethi  %hi(0xf81e8800), %o0
a0012f78:	7f ff b7 13 	call  a0000bc4 <_ilog>
a0012f7c:	90 12 23 07 	or  %o0, 0x307, %o0	! f81e8b07 <curr_flash_pos+0x3778c0df>
a0012f80:	7f ff c4 a9 	call  a0004224 <bb_top_IsDeviceLex>
a0012f84:	01 00 00 00 	nop 
a0012f88:	80 a2 20 00 	cmp  %o0, 0
a0012f8c:	02 80 00 04 	be  a0012f9c <GeFailureHandler+0x2c>
a0012f90:	01 00 00 00 	nop 
a0012f94:	40 00 2a b5 	call  a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>
a0012f98:	91 e8 20 06 	restore  %g0, 6, %o0
a0012f9c:	40 00 28 8d 	call  a001d1d0 <ULP_RexUsb2StateMachineSendEvent.lto_priv.751>
a0012fa0:	91 e8 20 03 	restore  %g0, 3, %o0

a0012fa4 <logBuildInfo.lto_priv.905>:
a0012fa4:	9d e3 bf e0 	save  %sp, -32, %sp
a0012fa8:	98 10 20 ff 	mov  0xff, %o4
a0012fac:	96 10 20 ff 	mov  0xff, %o3
a0012fb0:	94 10 20 ff 	mov  0xff, %o2
a0012fb4:	92 10 20 03 	mov  3, %o1
a0012fb8:	7f ff c6 53 	call  a0004904 <ILOG_istatus>
a0012fbc:	90 10 20 11 	mov  0x11, %o0
a0012fc0:	98 10 20 0b 	mov  0xb, %o4
a0012fc4:	96 10 20 02 	mov  2, %o3
a0012fc8:	94 10 27 e4 	mov  0x7e4, %o2
a0012fcc:	92 10 20 03 	mov  3, %o1
a0012fd0:	7f ff c6 4d 	call  a0004904 <ILOG_istatus>
a0012fd4:	90 10 20 13 	mov  0x13, %o0
a0012fd8:	98 10 20 3b 	mov  0x3b, %o4
a0012fdc:	96 10 20 27 	mov  0x27, %o3
a0012fe0:	94 10 20 12 	mov  0x12, %o2
a0012fe4:	92 10 20 03 	mov  3, %o1
a0012fe8:	7f ff c6 47 	call  a0004904 <ILOG_istatus>
a0012fec:	90 10 20 14 	mov  0x14, %o0
a0012ff0:	7f ff c4 8d 	call  a0004224 <bb_top_IsDeviceLex>
a0012ff4:	01 00 00 00 	nop 
a0012ff8:	80 a0 00 08 	cmp  %g0, %o0
a0012ffc:	92 10 20 00 	clr  %o1
a0013000:	90 10 20 16 	mov  0x16, %o0
a0013004:	7f ff c6 40 	call  a0004904 <ILOG_istatus>
a0013008:	90 62 20 00 	subx  %o0, 0, %o0
a001300c:	03 00 00 00 	sethi  %hi(0), %g1
a0013010:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2	! 8 <chip_version>
a0013014:	d6 08 60 0a 	ldub  [ %g1 + 0xa ], %o3
a0013018:	98 0a a0 ff 	and  %o2, 0xff, %o4
a001301c:	92 10 20 03 	mov  3, %o1
a0013020:	95 32 a0 10 	srl  %o2, 0x10, %o2
a0013024:	7f ff c6 38 	call  a0004904 <ILOG_istatus>
a0013028:	90 10 20 0e 	mov  0xe, %o0
a001302c:	03 00 00 00 	sethi  %hi(0), %g1
a0013030:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2	! c <chip_date>
a0013034:	d6 08 60 0e 	ldub  [ %g1 + 0xe ], %o3
a0013038:	98 08 a0 ff 	and  %g2, 0xff, %o4
a001303c:	95 30 a0 10 	srl  %g2, 0x10, %o2
a0013040:	92 10 20 03 	mov  3, %o1
a0013044:	7f ff c6 30 	call  a0004904 <ILOG_istatus>
a0013048:	90 10 20 0f 	mov  0xf, %o0
a001304c:	03 00 00 00 	sethi  %hi(0), %g1
a0013050:	d8 08 60 13 	ldub  [ %g1 + 0x13 ], %o4	! 13 <chip_time+0x3>
a0013054:	d6 08 60 12 	ldub  [ %g1 + 0x12 ], %o3
a0013058:	d4 08 60 11 	ldub  [ %g1 + 0x11 ], %o2
a001305c:	92 10 20 03 	mov  3, %o1
a0013060:	7f ff c6 29 	call  a0004904 <ILOG_istatus>
a0013064:	90 10 20 10 	mov  0x10, %o0
a0013068:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001306c:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0013070:	f2 08 60 04 	ldub  [ %g1 + 4 ], %i1
a0013074:	31 3e 40 87 	sethi  %hi(0xf9021c00), %i0
a0013078:	b0 16 20 01 	or  %i0, 1, %i0	! f9021c01 <curr_flash_pos+0x385c51d9>
a001307c:	7f ff b6 d2 	call  a0000bc4 <_ilog>
a0013080:	93 ee 60 01 	restore  %i1, 1, %o1

a0013084 <assertPreHook.lto_priv.868>:
a0013084:	84 10 20 01 	mov  1, %g2
a0013088:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001308c:	81 c3 e0 08 	retl 
a0013090:	c4 28 63 6e 	stb  %g2, [ %g1 + 0x36e ]	! a1006f6e <underAssert.lto_priv.721>

a0013094 <ATMEL_TimerValidation.lto_priv.873>:
a0013094:	9d e3 bf c8 	save  %sp, -56, %sp
a0013098:	37 28 40 1b 	sethi  %hi(0xa1006c00), %i3
a001309c:	c2 0e e3 6f 	ldub  [ %i3 + 0x36f ], %g1	! a1006f6f <startUpDone.lto_priv.754>
a00130a0:	80 a0 60 00 	cmp  %g1, 0
a00130a4:	12 80 05 0c 	bne  a00144d4 <ATMEL_TimerValidation.lto_priv.873+0x1440>
a00130a8:	80 a6 20 02 	cmp  %i0, 2
a00130ac:	94 10 20 7d 	mov  0x7d, %o2
a00130b0:	92 10 20 00 	clr  %o1
a00130b4:	11 28 00 43 	sethi  %hi(0xa0010c00), %o0
a00130b8:	7f ff cb 0a 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00130bc:	90 12 22 44 	or  %o0, 0x244, %o0	! a0010e44 <_LINKMGR_DebounceTimerHandler.lto_priv.845>
a00130c0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00130c4:	35 28 40 1a 	sethi  %hi(0xa1006800), %i2
a00130c8:	d0 20 61 cc 	st  %o0, [ %g1 + 0x1cc ]
a00130cc:	c2 06 a1 ac 	ld  [ %i2 + 0x1ac ], %g1
a00130d0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a00130d4:	83 30 60 08 	srl  %g1, 8, %g1
a00130d8:	82 88 60 1f 	andcc  %g1, 0x1f, %g1
a00130dc:	02 80 00 06 	be  a00130f4 <ATMEL_TimerValidation.lto_priv.873+0x60>
a00130e0:	80 a0 60 01 	cmp  %g1, 1
a00130e4:	02 80 00 60 	be  a0013264 <ATMEL_TimerValidation.lto_priv.873+0x1d0>
a00130e8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00130ec:	10 80 00 a0 	b  a001336c <ATMEL_TimerValidation.lto_priv.873+0x2d8>
a00130f0:	21 28 40 18 	sethi  %hi(0xa1006000), %l0
a00130f4:	39 3e 0c 40 	sethi  %hi(0xf8310000), %i4
a00130f8:	7f ff b6 b3 	call  a0000bc4 <_ilog>
a00130fc:	90 17 20 01 	or  %i4, 1, %o0	! f8310001 <curr_flash_pos+0x378b35d9>
a0013100:	03 20 00 08 	sethi  %hi(0x80002000), %g1
a0013104:	07 28 00 45 	sethi  %hi(0xa0011400), %g3
a0013108:	23 28 40 0b 	sethi  %hi(0xa1002c00), %l1
a001310c:	88 10 e1 2c 	or  %g3, 0x12c, %g4
a0013110:	c2 24 63 50 	st  %g1, [ %l1 + 0x350 ]
a0013114:	ba 14 63 50 	or  %l1, 0x350, %i5
a0013118:	11 28 00 43 	sethi  %hi(0xa0010c00), %o0
a001311c:	c8 27 60 20 	st  %g4, [ %i5 + 0x20 ]
a0013120:	84 12 22 88 	or  %o0, 0x288, %g2
a0013124:	c4 27 60 04 	st  %g2, [ %i5 + 4 ]
a0013128:	17 28 00 40 	sethi  %hi(0xa0010000), %o3
a001312c:	d2 00 60 3c 	ld  [ %g1 + 0x3c ], %o1
a0013130:	94 12 60 01 	or  %o1, 1, %o2
a0013134:	d4 20 60 3c 	st  %o2, [ %g1 + 0x3c ]
a0013138:	90 12 e2 60 	or  %o3, 0x260, %o0
a001313c:	94 10 20 32 	mov  0x32, %o2
a0013140:	7f ff ca e8 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013144:	92 10 20 01 	mov  1, %o1
a0013148:	94 10 20 fa 	mov  0xfa, %o2
a001314c:	92 10 20 01 	mov  1, %o1
a0013150:	d0 27 60 0c 	st  %o0, [ %i5 + 0xc ]
a0013154:	21 28 00 40 	sethi  %hi(0xa0010000), %l0
a0013158:	7f ff ca e2 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001315c:	90 14 23 5c 	or  %l0, 0x35c, %o0	! a001035c <Link_SL_5G_StabilityCheck.lto_priv.860>
a0013160:	19 28 00 81 	sethi  %hi(0xa0020400), %o4
a0013164:	d0 27 60 18 	st  %o0, [ %i5 + 0x18 ]
a0013168:	7f ff e8 78 	call  a000d348 <STATSMON_RegisterStatgroup>
a001316c:	90 13 21 4c 	or  %o4, 0x14c, %o0
a0013170:	1b 28 00 81 	sethi  %hi(0xa0020400), %o5
a0013174:	7f ff e8 75 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013178:	90 13 61 1c 	or  %o5, 0x11c, %o0	! a002051c <I2c16bitsStats>
a001317c:	25 28 40 01 	sethi  %hi(0xa1000400), %l2
a0013180:	90 10 20 58 	mov  0x58, %o0
a0013184:	7f ff d1 8e 	call  a00077bc <Config_ArbitrateGetVar>
a0013188:	92 14 a2 80 	or  %l2, 0x280, %o1
a001318c:	80 a2 20 00 	cmp  %o0, 0
a0013190:	02 80 00 17 	be  a00131ec <ATMEL_TimerValidation.lto_priv.873+0x158>
a0013194:	3b 28 00 84 	sethi  %hi(0xa0021000), %i5
a0013198:	03 28 00 41 	sethi  %hi(0xa0010400), %g1
a001319c:	82 10 61 24 	or  %g1, 0x124, %g1	! a0010524 <Link_SL_5G_RxPowerChangeCallback.lto_priv.861>
a00131a0:	1f 28 40 0b 	sethi  %hi(0xa1002c00), %o7
a00131a4:	ec 0c a2 80 	ldub  [ %l2 + 0x280 ], %l6
a00131a8:	c2 23 e3 2c 	st  %g1, [ %o7 + 0x32c ]
a00131ac:	82 14 a2 80 	or  %l2, 0x280, %g1
a00131b0:	e8 10 60 04 	lduh  [ %g1 + 4 ], %l4
a00131b4:	ea 10 60 02 	lduh  [ %g1 + 2 ], %l5
a00131b8:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
a00131bc:	a6 13 e3 2c 	or  %o7, 0x32c, %l3
a00131c0:	94 0d a0 ff 	and  %l6, 0xff, %o2
a00131c4:	e8 34 e0 0a 	sth  %l4, [ %l3 + 0xa ]
a00131c8:	92 10 20 01 	mov  1, %o1
a00131cc:	ea 34 e0 08 	sth  %l5, [ %l3 + 8 ]
a00131d0:	39 28 00 29 	sethi  %hi(0xa000a400), %i4
a00131d4:	ec 2c e0 12 	stb  %l6, [ %l3 + 0x12 ]
a00131d8:	90 17 21 bc 	or  %i4, 0x1bc, %o0
a00131dc:	7f ff ca c1 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00131e0:	c2 2c e0 14 	stb  %g1, [ %l3 + 0x14 ]
a00131e4:	d0 24 e0 04 	st  %o0, [ %l3 + 4 ]
a00131e8:	3b 28 00 84 	sethi  %hi(0xa0021000), %i5
a00131ec:	11 3e c9 40 	sethi  %hi(0xfb250000), %o0
a00131f0:	ac 17 61 68 	or  %i5, 0x168, %l6
a00131f4:	a8 10 21 00 	mov  0x100, %l4
a00131f8:	a6 05 a0 10 	add  %l6, 0x10, %l3
a00131fc:	a4 12 22 06 	or  %o0, 0x206, %l2
a0013200:	c4 15 80 00 	lduh  [ %l6 ], %g2
a0013204:	c6 15 a0 02 	lduh  [ %l6 + 2 ], %g3
a0013208:	93 28 a0 10 	sll  %g2, 0x10, %o1
a001320c:	89 28 e0 10 	sll  %g3, 0x10, %g4
a0013210:	ab 32 60 10 	srl  %o1, 0x10, %l5
a0013214:	a1 31 20 10 	srl  %g4, 0x10, %l0
a0013218:	94 07 bf ec 	add  %fp, -20, %o2
a001321c:	92 10 00 10 	mov  %l0, %o1
a0013220:	90 10 00 15 	mov  %l5, %o0
a0013224:	7f ff c5 08 	call  a0004644 <drpWrite.lto_priv.867>
a0013228:	e8 27 bf ec 	st  %l4, [ %fp + -20 ]
a001322c:	96 10 00 10 	mov  %l0, %o3
a0013230:	94 10 21 00 	mov  0x100, %o2
a0013234:	92 10 00 15 	mov  %l5, %o1
a0013238:	7f ff b6 63 	call  a0000bc4 <_ilog>
a001323c:	90 10 00 12 	mov  %l2, %o0
a0013240:	ac 05 a0 04 	add  %l6, 4, %l6
a0013244:	80 a4 c0 16 	cmp  %l3, %l6
a0013248:	32 bf ff ef 	bne,a   a0013204 <ATMEL_TimerValidation.lto_priv.873+0x170>
a001324c:	c4 15 80 00 	lduh  [ %l6 ], %g2
a0013250:	c2 04 63 50 	ld  [ %l1 + 0x350 ], %g1
a0013254:	a2 10 20 07 	mov  7, %l1
a0013258:	e2 20 61 b8 	st  %l1, [ %g1 + 0x1b8 ]
a001325c:	10 80 00 44 	b  a001336c <ATMEL_TimerValidation.lto_priv.873+0x2d8>
a0013260:	21 28 40 18 	sethi  %hi(0xa1006000), %l0
a0013264:	84 10 20 03 	mov  3, %g2
a0013268:	ba 10 63 94 	or  %g1, 0x394, %i5
a001326c:	c4 28 63 94 	stb  %g2, [ %g1 + 0x394 ]
a0013270:	03 28 00 43 	sethi  %hi(0xa0010c00), %g1
a0013274:	82 10 62 88 	or  %g1, 0x288, %g1	! a0010e88 <LINKMGR_HwPhyLinkStatus.lto_priv.855>
a0013278:	07 28 00 38 	sethi  %hi(0xa000e000), %g3
a001327c:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
a0013280:	03 28 00 45 	sethi  %hi(0xa0011400), %g1
a0013284:	82 10 61 2c 	or  %g1, 0x12c, %g1	! a001152c <LINKMGR_phyLinkDownErrorDetected>
a0013288:	90 10 e3 88 	or  %g3, 0x388, %o0
a001328c:	c2 27 60 44 	st  %g1, [ %i5 + 0x44 ]
a0013290:	94 10 20 fa 	mov  0xfa, %o2
a0013294:	7f ff ca 93 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013298:	92 10 20 01 	mov  1, %o1
a001329c:	09 28 00 39 	sethi  %hi(0xa000e400), %g4
a00132a0:	d0 27 60 08 	st  %o0, [ %i5 + 8 ]
a00132a4:	94 10 20 64 	mov  0x64, %o2
a00132a8:	90 11 21 34 	or  %g4, 0x134, %o0
a00132ac:	7f ff ca 8d 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00132b0:	92 10 20 01 	mov  1, %o1
a00132b4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00132b8:	c2 00 61 d4 	ld  [ %g1 + 0x1d4 ], %g1	! a10075d4 <top_rxaui>
a00132bc:	82 00 61 64 	add  %g1, 0x164, %g1
a00132c0:	13 28 40 0b 	sethi  %hi(0xa1002c00), %o1
a00132c4:	17 28 00 81 	sethi  %hi(0xa0020400), %o3
a00132c8:	94 12 62 f0 	or  %o1, 0x2f0, %o2
a00132cc:	c2 22 62 f0 	st  %g1, [ %o1 + 0x2f0 ]
a00132d0:	03 28 00 3a 	sethi  %hi(0xa000e800), %g1
a00132d4:	82 10 63 e4 	or  %g1, 0x3e4, %g1	! a000ebe4 <AquantiaRxauiAlignedStatusCallback.lto_priv.858>
a00132d8:	d0 27 60 10 	st  %o0, [ %i5 + 0x10 ]
a00132dc:	90 12 e0 ac 	or  %o3, 0xac, %o0
a00132e0:	7f ff e8 1a 	call  a000d348 <STATSMON_RegisterStatgroup>
a00132e4:	c2 22 a0 04 	st  %g1, [ %o2 + 4 ]
a00132e8:	21 28 40 01 	sethi  %hi(0xa1000400), %l0
a00132ec:	90 10 20 5a 	mov  0x5a, %o0
a00132f0:	7f ff d1 33 	call  a00077bc <Config_ArbitrateGetVar>
a00132f4:	92 14 22 80 	or  %l0, 0x280, %o1
a00132f8:	80 a2 20 00 	cmp  %o0, 0
a00132fc:	02 80 00 0f 	be  a0013338 <ATMEL_TimerValidation.lto_priv.873+0x2a4>
a0013300:	27 28 00 81 	sethi  %hi(0xa0020400), %l3
a0013304:	98 14 22 80 	or  %l0, 0x280, %o4
a0013308:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a001330c:	da 0b 20 04 	ldub  [ %o4 + 4 ], %o5
a0013310:	e2 0b 20 05 	ldub  [ %o4 + 5 ], %l1
a0013314:	9e 10 60 08 	or  %g1, 8, %o7
a0013318:	25 3e 8c 1b 	sethi  %hi(0xfa306c00), %l2
a001331c:	da 28 60 08 	stb  %o5, [ %g1 + 8 ]
a0013320:	94 0c 60 ff 	and  %l1, 0xff, %o2
a0013324:	e2 2b e0 01 	stb  %l1, [ %o7 + 1 ]
a0013328:	92 0b 60 ff 	and  %o5, 0xff, %o1
a001332c:	7f ff b6 26 	call  a0000bc4 <_ilog>
a0013330:	90 14 a1 01 	or  %l2, 0x101, %o0
a0013334:	27 28 00 81 	sethi  %hi(0xa0020400), %l3
a0013338:	7f ff e8 04 	call  a000d348 <STATSMON_RegisterStatgroup>
a001333c:	90 14 e1 64 	or  %l3, 0x164, %o0	! a0020564 <AquantiaStat8Registration.lto_priv.489>
a0013340:	29 28 00 81 	sethi  %hi(0xa0020400), %l4
a0013344:	7f ff e8 01 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013348:	90 15 21 7c 	or  %l4, 0x17c, %o0	! a002057c <AquantiaStat16Registration.lto_priv.485>
a001334c:	2b 28 00 81 	sethi  %hi(0xa0020400), %l5
a0013350:	7f ff e7 fe 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013354:	90 15 61 94 	or  %l5, 0x194, %o0	! a0020594 <AquantiaStat32Registration.lto_priv.484>
a0013358:	2d 28 00 81 	sethi  %hi(0xa0020400), %l6
a001335c:	7f ff e7 fb 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013360:	90 15 a1 ac 	or  %l6, 0x1ac, %o0	! a00205ac <AquantiaLinkDropStatRegistration.lto_priv.508>
a0013364:	7f ff f1 4a 	call  a000f88c <MDIOD_aquantiaPhyDisable>
a0013368:	21 28 40 18 	sethi  %hi(0xa1006000), %l0
a001336c:	d4 04 23 88 	ld  [ %l0 + 0x388 ], %o2	! a1006388 <bb_top_registers.lto_priv.173>
a0013370:	c2 02 a0 18 	ld  [ %o2 + 0x18 ], %g1
a0013374:	82 08 7e ff 	and  %g1, -257, %g1
a0013378:	c2 22 a0 18 	st  %g1, [ %o2 + 0x18 ]
a001337c:	7f ff be bb 	call  a0002e68 <LEON_TimerRead>
a0013380:	01 00 00 00 	nop 
a0013384:	17 00 3f ff 	sethi  %hi(0xfffc00), %o3
a0013388:	a2 10 00 08 	mov  %o0, %l1
a001338c:	a4 12 e3 ff 	or  %o3, 0x3ff, %l2
a0013390:	c2 04 23 88 	ld  [ %l0 + 0x388 ], %g1
a0013394:	c2 00 60 1c 	ld  [ %g1 + 0x1c ], %g1
a0013398:	80 88 64 00 	btst  0x400, %g1
a001339c:	12 80 00 0f 	bne  a00133d8 <ATMEL_TimerValidation.lto_priv.873+0x344>
a00133a0:	19 28 00 28 	sethi  %hi(0xa000a000), %o4
a00133a4:	7f ff be b1 	call  a0002e68 <LEON_TimerRead>
a00133a8:	01 00 00 00 	nop 
a00133ac:	80 a4 40 08 	cmp  %l1, %o0
a00133b0:	1a 80 00 03 	bcc  a00133bc <ATMEL_TimerValidation.lto_priv.873+0x328>
a00133b4:	82 10 00 11 	mov  %l1, %g1
a00133b8:	82 04 40 12 	add  %l1, %l2, %g1
a00133bc:	82 20 40 08 	sub  %g1, %o0, %g1
a00133c0:	80 a0 67 cf 	cmp  %g1, 0x7cf
a00133c4:	08 bf ff f4 	bleu  a0013394 <ATMEL_TimerValidation.lto_priv.873+0x300>
a00133c8:	c2 04 23 88 	ld  [ %l0 + 0x388 ], %g1
a00133cc:	31 3e 09 46 	sethi  %hi(0xf8251800), %i0
a00133d0:	7f ff e6 f0 	call  a000cf90 <_iassert>
a00133d4:	90 16 22 07 	or  %i0, 0x207, %o0	! f8251a07 <curr_flash_pos+0x377f4fdf>
a00133d8:	90 10 20 00 	clr  %o0
a00133dc:	7f ff e7 4f 	call  a000d118 <EVENT_Register>
a00133e0:	92 13 23 4c 	or  %o4, 0x34c, %o1
a00133e4:	7f ff f8 5b 	call  a0011550 <LinkMgrStateMachineSendEvent.lto_priv.573>
a00133e8:	90 10 20 00 	clr  %o0
a00133ec:	03 28 40 0f 	sethi  %hi(0xa1003c00), %g1
a00133f0:	1b 20 00 04 	sethi  %hi(0x80001000), %o5
a00133f4:	da 20 63 cc 	st  %o5, [ %g1 + 0x3cc ]
a00133f8:	03 28 00 45 	sethi  %hi(0xa0011400), %g1
a00133fc:	82 10 61 2c 	or  %g1, 0x12c, %g1	! a001152c <LINKMGR_phyLinkDownErrorDetected>
a0013400:	94 10 20 05 	mov  5, %o2
a0013404:	39 28 40 0e 	sethi  %hi(0xa1003800), %i4
a0013408:	92 10 20 00 	clr  %o1
a001340c:	ba 17 22 38 	or  %i4, 0x238, %i5
a0013410:	27 28 00 36 	sethi  %hi(0xa000d800), %l3
a0013414:	c2 27 65 90 	st  %g1, [ %i5 + 0x590 ]
a0013418:	7f ff ca 32 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001341c:	90 14 e1 f8 	or  %l3, 0x1f8, %o0
a0013420:	29 28 00 36 	sethi  %hi(0xa000d800), %l4
a0013424:	d0 27 60 04 	st  %o0, [ %i5 + 4 ]
a0013428:	92 15 21 88 	or  %l4, 0x188, %o1
a001342c:	7f ff e4 9d 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013430:	90 10 20 00 	clr  %o0
a0013434:	7f ff c6 12 	call  a0004c7c <EVENT_GetEventInfo>
a0013438:	90 10 20 00 	clr  %o0
a001343c:	7f ff e9 53 	call  a000d988 <CpuCommPhyLinkEventHandler.lto_priv.854>
a0013440:	92 10 20 00 	clr  %o1
a0013444:	11 28 00 43 	sethi  %hi(0xa0010c00), %o0
a0013448:	92 12 22 f4 	or  %o0, 0x2f4, %o1	! a0010ef4 <ComlinkReceiveCpuMsgHandler.lto_priv.847>
a001344c:	7f ff cd bb 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013450:	90 10 20 01 	mov  1, %o0
a0013454:	94 10 21 f4 	mov  0x1f4, %o2
a0013458:	92 10 20 00 	clr  %o1
a001345c:	25 28 00 44 	sethi  %hi(0xa0011000), %l2
a0013460:	7f ff ca 20 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013464:	90 14 a1 bc 	or  %l2, 0x1bc, %o0	! a00111bc <ComlinkDebounceTimeout.lto_priv.848>
a0013468:	05 28 00 44 	sethi  %hi(0xa0011000), %g2
a001346c:	94 10 2f a0 	mov  0xfa0, %o2
a0013470:	2b 28 40 0b 	sethi  %hi(0xa1002c00), %l5
a0013474:	92 10 20 00 	clr  %o1
a0013478:	ac 15 62 e0 	or  %l5, 0x2e0, %l6
a001347c:	d0 25 a0 04 	st  %o0, [ %l6 + 4 ]
a0013480:	7f ff ca 18 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013484:	90 10 a1 cc 	or  %g2, 0x1cc, %o0
a0013488:	07 28 00 28 	sethi  %hi(0xa000a000), %g3
a001348c:	d0 25 a0 08 	st  %o0, [ %l6 + 8 ]
a0013490:	92 10 e3 6c 	or  %g3, 0x36c, %o1
a0013494:	90 10 20 01 	mov  1, %o0
a0013498:	7f ff e7 20 	call  a000d118 <EVENT_Register>
a001349c:	c0 2d 62 e0 	clrb  [ %l5 + 0x2e0 ]
a00134a0:	09 28 00 44 	sethi  %hi(0xa0011000), %g4
a00134a4:	90 10 20 00 	clr  %o0
a00134a8:	7f ff e4 7e 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a00134ac:	92 11 22 d0 	or  %g4, 0x2d0, %o1
a00134b0:	03 28 00 44 	sethi  %hi(0xa0011000), %g1
a00134b4:	82 10 62 e8 	or  %g1, 0x2e8, %g1	! a00112e8 <ComlinkMcaChannelStatusHandler.lto_priv.852>
a00134b8:	13 28 40 0d 	sethi  %hi(0xa1003400), %o1
a00134bc:	ba 12 60 9c 	or  %o1, 0x9c, %i5	! a100349c <mcaContext.lto_priv.352>
a00134c0:	c2 27 60 1c 	st  %g1, [ %i5 + 0x1c ]
a00134c4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00134c8:	23 20 00 0d 	sethi  %hi(0x80003400), %l1
a00134cc:	e2 20 63 30 	st  %l1, [ %g1 + 0x330 ]
a00134d0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00134d4:	15 20 00 0c 	sethi  %hi(0x80003000), %o2
a00134d8:	c0 27 60 20 	clr  [ %i5 + 0x20 ]
a00134dc:	17 20 00 0e 	sethi  %hi(0x80003800), %o3
a00134e0:	d4 20 63 34 	st  %o2, [ %g1 + 0x334 ]
a00134e4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00134e8:	19 20 00 0f 	sethi  %hi(0x80003c00), %o4
a00134ec:	d6 20 63 38 	st  %o3, [ %g1 + 0x338 ]
a00134f0:	1b 28 00 82 	sethi  %hi(0xa0020800), %o5
a00134f4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00134f8:	90 13 62 ec 	or  %o5, 0x2ec, %o0
a00134fc:	7f ff e7 93 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013500:	d8 20 63 3c 	st  %o4, [ %g1 + 0x33c ]
a0013504:	39 28 00 82 	sethi  %hi(0xa0020800), %i4
a0013508:	7f ff e7 90 	call  a000d348 <STATSMON_RegisterStatgroup>
a001350c:	90 17 23 04 	or  %i4, 0x304, %o0	! a0020b04 <Mac16bitsStats>
a0013510:	27 28 00 82 	sethi  %hi(0xa0020800), %l3
a0013514:	7f ff e7 8d 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013518:	90 14 e3 1c 	or  %l3, 0x31c, %o0	! a0020b1c <Mac32bitsStats>
a001351c:	90 10 22 00 	mov  0x200, %o0
a0013520:	7f ff e2 09 	call  a000bd44 <TOPLEVEL_setPollingMask>
a0013524:	a4 10 20 00 	clr  %l2
a0013528:	29 28 00 81 	sethi  %hi(0xa0020400), %l4
a001352c:	82 15 21 dc 	or  %l4, 0x1dc, %g1	! a00205dc <disableTimerHandlers.lto_priv.843>
a0013530:	d0 00 40 12 	ld  [ %g1 + %l2 ], %o0
a0013534:	94 10 20 0a 	mov  0xa, %o2
a0013538:	7f ff c9 ea 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001353c:	92 10 20 00 	clr  %o1
a0013540:	d0 27 40 12 	st  %o0, [ %i5 + %l2 ]
a0013544:	a4 04 a0 04 	add  %l2, 4, %l2
a0013548:	80 a4 a0 18 	cmp  %l2, 0x18
a001354c:	12 bf ff f9 	bne  a0013530 <ATMEL_TimerValidation.lto_priv.873+0x49c>
a0013550:	82 15 21 dc 	or  %l4, 0x1dc, %g1
a0013554:	a2 10 20 00 	clr  %l1
a0013558:	2b 28 40 1d 	sethi  %hi(0xa1007400), %l5
a001355c:	2d 28 40 1d 	sethi  %hi(0xa1007400), %l6
a0013560:	82 15 61 d8 	or  %l5, 0x1d8, %g1
a0013564:	7f ff e7 79 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013568:	d0 00 40 11 	ld  [ %g1 + %l1 ], %o0
a001356c:	82 15 a1 f0 	or  %l6, 0x1f0, %g1
a0013570:	7f ff e7 76 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013574:	d0 00 40 11 	ld  [ %g1 + %l1 ], %o0
a0013578:	a2 04 60 04 	add  %l1, 4, %l1
a001357c:	80 a4 60 18 	cmp  %l1, 0x18
a0013580:	12 bf ff f9 	bne  a0013564 <ATMEL_TimerValidation.lto_priv.873+0x4d0>
a0013584:	82 15 61 d8 	or  %l5, 0x1d8, %g1
a0013588:	1f 28 00 81 	sethi  %hi(0xa0020400), %o7
a001358c:	90 13 e3 cc 	or  %o7, 0x3cc, %o0	! a00207cc <Mca8bitStatsCore>
a0013590:	7f ff e7 6e 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013594:	01 00 00 00 	nop 
a0013598:	7f ff e1 eb 	call  a000bd44 <TOPLEVEL_setPollingMask>
a001359c:	11 00 02 00 	sethi  %hi(0x80000), %o0
a00135a0:	94 10 20 01 	mov  1, %o2
a00135a4:	92 10 20 01 	mov  1, %o1
a00135a8:	11 28 00 1a 	sethi  %hi(0xa0006800), %o0
a00135ac:	7f ff c9 cd 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00135b0:	90 12 22 70 	or  %o0, 0x270, %o0	! a0006a70 <MCA_ChannelPrintFifoLevel.lto_priv.844>
a00135b4:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
a00135b8:	7f ff c3 a5 	call  a000444c <bb_top_IsFpgaGoldenImage>
a00135bc:	d0 20 60 94 	st  %o0, [ %g1 + 0x94 ]	! a1003494 <mcaFifoPrintIcmdTimer>
a00135c0:	80 a2 20 00 	cmp  %o0, 0
a00135c4:	12 80 03 43 	bne  a00142d0 <ATMEL_TimerValidation.lto_priv.873+0x123c>
a00135c8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00135cc:	7f ff c3 16 	call  a0004224 <bb_top_IsDeviceLex>
a00135d0:	c0 28 61 94 	clrb  [ %g1 + 0x194 ]	! a1007194 <uppContext.lto_priv.521>
a00135d4:	05 3e 07 94 	sethi  %hi(0xf81e5000), %g2
a00135d8:	b8 10 00 08 	mov  %o0, %i4
a00135dc:	7f ff b5 7a 	call  a0000bc4 <_ilog>
a00135e0:	90 10 a1 00 	or  %g2, 0x100, %o0
a00135e4:	07 28 40 08 	sethi  %hi(0xa1002000), %g3
a00135e8:	09 28 00 80 	sethi  %hi(0xa0020000), %g4
a00135ec:	03 28 00 23 	sethi  %hi(0xa0008c00), %g1
a00135f0:	82 10 63 38 	or  %g1, 0x338, %g1	! a0008f38 <UppUlpSetStatus.lto_priv.809>
a00135f4:	90 11 22 f0 	or  %g4, 0x2f0, %o0
a00135f8:	7f ff e7 54 	call  a000d348 <STATSMON_RegisterStatgroup>
a00135fc:	c2 20 e1 0c 	st  %g1, [ %g3 + 0x10c ]
a0013600:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
a0013604:	7f ff e7 51 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013608:	90 12 63 08 	or  %o1, 0x308, %o0	! a0020308 <UlpCore16Stats>
a001360c:	15 28 00 80 	sethi  %hi(0xa0020000), %o2
a0013610:	7f ff e7 4e 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013614:	90 12 a3 20 	or  %o2, 0x320, %o0	! a0020320 <UlpPhyStat016Stats>
a0013618:	17 28 00 80 	sethi  %hi(0xa0020000), %o3
a001361c:	7f ff e7 4b 	call  a000d348 <STATSMON_RegisterStatgroup>
a0013620:	90 12 e3 38 	or  %o3, 0x338, %o0	! a0020338 <UlpPhyStat132Stats>
a0013624:	80 a7 20 00 	cmp  %i4, 0
a0013628:	02 80 00 ab 	be  a00138d4 <ATMEL_TimerValidation.lto_priv.873+0x840>
a001362c:	25 28 40 0b 	sethi  %hi(0xa1002c00), %l2
a0013630:	94 10 21 f4 	mov  0x1f4, %o2
a0013634:	92 10 20 01 	mov  1, %o1
a0013638:	29 28 00 74 	sethi  %hi(0xa001d000), %l4
a001363c:	7f ff c9 a9 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013640:	90 15 23 64 	or  %l4, 0x364, %o0	! a001d364 <LexIamAliveTimeout.lto_priv.810>
a0013644:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0013648:	d0 20 61 60 	st  %o0, [ %g1 + 0x160 ]	! a1002160 <lexUlp.lto_priv.724+0x4>
a001364c:	82 07 bf f4 	add  %fp, -12, %g1
a0013650:	c2 23 80 00 	st  %g1, [ %sp ]
a0013654:	2b 28 40 18 	sethi  %hi(0xa1006000), %l5
a0013658:	7f ff fc b5 	call  a001292c <ulp_GetUsbEnables>
a001365c:	01 00 00 00 	nop 
a0013660:	00 00 00 02 	unimp  0x2
a0013664:	17 28 00 2a 	sethi  %hi(0xa000a800), %o3
a0013668:	ec 0f bf f4 	ldub  [ %fp + -12 ], %l6
a001366c:	92 12 e3 20 	or  %o3, 0x320, %o1
a0013670:	90 10 20 03 	mov  3, %o0
a0013674:	7f ff cd 31 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013678:	e6 0f bf f5 	ldub  [ %fp + -11 ], %l3
a001367c:	90 10 20 04 	mov  4, %o0
a0013680:	13 28 00 76 	sethi  %hi(0xa001d800), %o1
a0013684:	7f ff cd 2d 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013688:	92 12 61 a4 	or  %o1, 0x1a4, %o1	! a001d9a4 <ULP_LexUsb2RxCpuMessageHandler>
a001368c:	15 28 00 7b 	sethi  %hi(0xa001ec00), %o2
a0013690:	90 10 20 05 	mov  5, %o0
a0013694:	7f ff cd 29 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013698:	92 12 a2 0c 	or  %o2, 0x20c, %o1
a001369c:	19 28 00 77 	sethi  %hi(0xa001dc00), %o4
a00136a0:	90 10 20 06 	mov  6, %o0
a00136a4:	7f ff cd 25 	call  a0006b38 <CPU_COMM_RegisterHandler>
a00136a8:	92 13 21 30 	or  %o4, 0x130, %o1
a00136ac:	1b 28 00 7a 	sethi  %hi(0xa001e800), %o5
a00136b0:	94 10 20 14 	mov  0x14, %o2
a00136b4:	92 10 20 01 	mov  1, %o1
a00136b8:	7f ff c9 8a 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00136bc:	90 13 60 cc 	or  %o5, 0xcc, %o0
a00136c0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00136c4:	a2 10 60 cc 	or  %g1, 0xcc, %l1	! a10020cc <lexHostUlp.lto_priv.749>
a00136c8:	c0 28 60 cc 	clrb  [ %g1 + 0xcc ]
a00136cc:	a8 8d a0 ff 	andcc  %l6, 0xff, %l4
a00136d0:	d0 24 60 04 	st  %o0, [ %l1 + 4 ]
a00136d4:	d0 05 63 68 	ld  [ %l5 + 0x368 ], %o0
a00136d8:	c2 02 20 2c 	ld  [ %o0 + 0x2c ], %g1
a00136dc:	82 10 60 04 	or  %g1, 4, %g1
a00136e0:	c2 22 20 2c 	st  %g1, [ %o0 + 0x2c ]
a00136e4:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00136e8:	02 80 00 04 	be  a00136f8 <ATMEL_TimerValidation.lto_priv.873+0x664>
a00136ec:	c0 28 63 71 	clrb  [ %g1 + 0x371 ]	! a1006f71 <lexUsb2Ulp.lto_priv.723>
a00136f0:	40 00 28 90 	call  a001d930 <ULP_LexUsb2Control>
a00136f4:	90 10 20 00 	clr  %o0
a00136f8:	2d 28 40 01 	sethi  %hi(0xa1000400), %l6
a00136fc:	90 10 20 57 	mov  0x57, %o0
a0013700:	7f ff d0 2f 	call  a00077bc <Config_ArbitrateGetVar>
a0013704:	92 15 a2 80 	or  %l6, 0x280, %o1
a0013708:	c6 05 a2 80 	ld  [ %l6 + 0x280 ], %g3
a001370c:	17 28 00 7d 	sethi  %hi(0xa001f400), %o3
a0013710:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0013714:	a2 15 a2 80 	or  %l6, 0x280, %l1
a0013718:	c8 0c 60 09 	ldub  [ %l1 + 9 ], %g4
a001371c:	c4 0c 60 08 	ldub  [ %l1 + 8 ], %g2
a0013720:	b8 10 60 e0 	or  %g1, 0xe0, %i4
a0013724:	90 12 e2 24 	or  %o3, 0x224, %o0
a0013728:	c8 2f 20 28 	stb  %g4, [ %i4 + 0x28 ]
a001372c:	94 10 20 64 	mov  0x64, %o2
a0013730:	c6 27 20 24 	st  %g3, [ %i4 + 0x24 ]
a0013734:	92 10 20 01 	mov  1, %o1
a0013738:	c4 2f 20 29 	stb  %g2, [ %i4 + 0x29 ]
a001373c:	2d 28 00 76 	sethi  %hi(0xa001d800), %l6
a0013740:	7f ff c9 68 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013744:	c0 28 60 e0 	clrb  [ %g1 + 0xe0 ]
a0013748:	19 28 00 76 	sethi  %hi(0xa001d800), %o4
a001374c:	d4 14 60 04 	lduh  [ %l1 + 4 ], %o2
a0013750:	d0 27 20 04 	st  %o0, [ %i4 + 4 ]
a0013754:	92 10 20 00 	clr  %o1
a0013758:	7f ff c9 62 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001375c:	90 13 20 38 	or  %o4, 0x38, %o0
a0013760:	1b 28 00 76 	sethi  %hi(0xa001d800), %o5
a0013764:	d4 14 60 06 	lduh  [ %l1 + 6 ], %o2
a0013768:	d0 27 20 0c 	st  %o0, [ %i4 + 0xc ]
a001376c:	92 10 20 00 	clr  %o1
a0013770:	7f ff c9 5c 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013774:	90 13 60 70 	or  %o5, 0x70, %o0
a0013778:	d4 14 60 0a 	lduh  [ %l1 + 0xa ], %o2
a001377c:	d0 27 20 14 	st  %o0, [ %i4 + 0x14 ]
a0013780:	92 10 20 00 	clr  %o1
a0013784:	11 28 00 76 	sethi  %hi(0xa001d800), %o0
a0013788:	7f ff c9 56 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001378c:	90 12 20 c0 	or  %o0, 0xc0, %o0	! a001d8c0 <LexUsb3InactiveTimeout.lto_priv.818>
a0013790:	d4 14 60 06 	lduh  [ %l1 + 6 ], %o2
a0013794:	d0 27 20 18 	st  %o0, [ %i4 + 0x18 ]
a0013798:	92 10 20 00 	clr  %o1
a001379c:	7f ff c9 51 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00137a0:	90 15 a0 98 	or  %l6, 0x98, %o0
a00137a4:	03 28 00 78 	sethi  %hi(0xa001e000), %g1
a00137a8:	c0 27 60 40 	clr  [ %i5 + 0x40 ]
a00137ac:	82 10 62 9c 	or  %g1, 0x29c, %g1
a00137b0:	c2 27 60 3c 	st  %g1, [ %i5 + 0x3c ]
a00137b4:	94 10 20 0a 	mov  0xa, %o2
a00137b8:	d0 27 20 1c 	st  %o0, [ %i4 + 0x1c ]
a00137bc:	92 10 20 00 	clr  %o1
a00137c0:	39 28 00 77 	sethi  %hi(0xa001dc00), %i4
a00137c4:	7f ff c9 47 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00137c8:	90 17 21 e0 	or  %i4, 0x1e0, %o0	! a001dde0 <UlpLexUsb3ResetStepTimeout.lto_priv.821>
a00137cc:	05 28 00 77 	sethi  %hi(0xa001dc00), %g2
a00137d0:	23 28 40 08 	sethi  %hi(0xa1002000), %l1
a00137d4:	94 10 21 2c 	mov  0x12c, %o2
a00137d8:	ac 14 61 10 	or  %l1, 0x110, %l6
a00137dc:	92 10 20 00 	clr  %o1
a00137e0:	d0 25 a0 04 	st  %o0, [ %l6 + 4 ]
a00137e4:	7f ff c9 3f 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00137e8:	90 10 a1 f0 	or  %g2, 0x1f0, %o0
a00137ec:	07 28 00 78 	sethi  %hi(0xa001e000), %g3
a00137f0:	d0 25 a0 08 	st  %o0, [ %l6 + 8 ]
a00137f4:	94 10 20 0a 	mov  0xa, %o2
a00137f8:	92 10 20 00 	clr  %o1
a00137fc:	90 10 e3 74 	or  %g3, 0x374, %o0
a0013800:	c0 2c 61 10 	clrb  [ %l1 + 0x110 ]
a0013804:	7f ff c9 37 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013808:	c0 2d a0 0c 	clrb  [ %l6 + 0xc ]
a001380c:	13 28 00 75 	sethi  %hi(0xa001d400), %o1
a0013810:	d0 25 a0 10 	st  %o0, [ %l6 + 0x10 ]
a0013814:	92 12 63 ec 	or  %o1, 0x3ec, %o1
a0013818:	7f ff e6 40 	call  a000d118 <EVENT_Register>
a001381c:	90 10 20 03 	mov  3, %o0
a0013820:	c2 04 23 88 	ld  [ %l0 + 0x388 ], %g1
a0013824:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0013828:	80 a0 60 01 	cmp  %g1, 1
a001382c:	08 80 00 0a 	bleu  a0013854 <ATMEL_TimerValidation.lto_priv.873+0x7c0>
a0013830:	c2 05 63 68 	ld  [ %l5 + 0x368 ], %g1
a0013834:	de 00 60 54 	ld  [ %g1 + 0x54 ], %o7
a0013838:	21 00 00 80 	sethi  %hi(0x20000), %l0
a001383c:	94 13 c0 10 	or  %o7, %l0, %o2
a0013840:	d4 20 60 54 	st  %o2, [ %g1 + 0x54 ]
a0013844:	09 00 00 40 	sethi  %hi(0x10000), %g4
a0013848:	ea 00 60 54 	ld  [ %g1 + 0x54 ], %l5
a001384c:	96 15 40 04 	or  %l5, %g4, %o3
a0013850:	d6 20 60 54 	st  %o3, [ %g1 + 0x54 ]
a0013854:	a6 8c e0 ff 	andcc  %l3, 0xff, %l3
a0013858:	02 80 00 05 	be  a001386c <ATMEL_TimerValidation.lto_priv.873+0x7d8>
a001385c:	19 28 00 74 	sethi  %hi(0xa001d000), %o4
a0013860:	40 00 2d 4e 	call  a001ed98 <ULP_LexUsb3Control>
a0013864:	90 10 20 00 	clr  %o0
a0013868:	19 28 00 74 	sethi  %hi(0xa001d000), %o4
a001386c:	90 10 20 01 	mov  1, %o0
a0013870:	7f ff e3 8c 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013874:	92 13 22 68 	or  %o4, 0x268, %o1
a0013878:	1b 28 00 74 	sethi  %hi(0xa001d000), %o5
a001387c:	90 10 20 05 	mov  5, %o0
a0013880:	7f ff e3 88 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013884:	92 13 63 20 	or  %o5, 0x320, %o1
a0013888:	11 28 00 75 	sethi  %hi(0xa001d400), %o0
a001388c:	7f ff e0 e9 	call  a000bc30 <I2CD_CypressHx3HubInit>
a0013890:	90 12 20 14 	or  %o0, 0x14, %o0	! a001d414 <LexCypressHubInitComplete.lto_priv.814>
a0013894:	80 a5 20 00 	cmp  %l4, 0
a0013898:	12 80 00 04 	bne  a00138a8 <ATMEL_TimerValidation.lto_priv.873+0x814>
a001389c:	80 a4 e0 00 	cmp  %l3, 0
a00138a0:	02 80 00 07 	be  a00138bc <ATMEL_TimerValidation.lto_priv.873+0x828>
a00138a4:	92 10 20 00 	clr  %o1
a00138a8:	40 00 27 4b 	call  a001d5d4 <ULP_LexUsbControl>
a00138ac:	90 10 20 04 	mov  4, %o0
a00138b0:	40 00 03 96 	call  a0014708 <I2CD_CypressHubStartProgramming>
a00138b4:	01 00 00 00 	nop 
a00138b8:	30 80 00 03 	b,a   a00138c4 <ATMEL_TimerValidation.lto_priv.873+0x830>
a00138bc:	40 00 26 6b 	call  a001d268 <LexCommLinkEventHandler.lto_priv.812>
a00138c0:	90 10 20 00 	clr  %o0
a00138c4:	7f ff b4 c0 	call  a0000bc4 <_ilog>
a00138c8:	11 3e 07 80 	sethi  %hi(0xf81e0000), %o0
a00138cc:	10 80 00 84 	b  a0013adc <ATMEL_TimerValidation.lto_priv.873+0xa48>
a00138d0:	03 28 00 4b 	sethi  %hi(0xa0012c00), %g1
a00138d4:	82 07 bf f6 	add  %fp, -10, %g1
a00138d8:	c2 23 80 00 	st  %g1, [ %sp ]
a00138dc:	2d 28 00 70 	sethi  %hi(0xa001c000), %l6
a00138e0:	7f ff fc 13 	call  a001292c <ulp_GetUsbEnables>
a00138e4:	01 00 00 00 	nop 
a00138e8:	00 00 00 02 	unimp  0x2
a00138ec:	19 28 00 70 	sethi  %hi(0xa001c000), %o4
a00138f0:	e8 0f bf f6 	ldub  [ %fp + -10 ], %l4
a00138f4:	90 13 22 e4 	or  %o4, 0x2e4, %o0
a00138f8:	94 10 21 f4 	mov  0x1f4, %o2
a00138fc:	92 10 20 00 	clr  %o1
a0013900:	7f ff c8 f8 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013904:	ea 0f bf f7 	ldub  [ %fp + -9 ], %l5
a0013908:	1b 28 40 08 	sethi  %hi(0xa1002000), %o5
a001390c:	94 10 20 32 	mov  0x32, %o2
a0013910:	a6 13 61 38 	or  %o5, 0x138, %l3
a0013914:	92 10 20 01 	mov  1, %o1
a0013918:	d0 24 e0 04 	st  %o0, [ %l3 + 4 ]
a001391c:	7f ff c8 f1 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013920:	90 15 a3 3c 	or  %l6, 0x33c, %o0
a0013924:	d0 24 e0 08 	st  %o0, [ %l3 + 8 ]
a0013928:	40 00 26 76 	call  a001d300 <ULP_RexUsbControl>
a001392c:	90 10 20 07 	mov  7, %o0
a0013930:	7f ff f9 f9 	call  a0012114 <UlpVbusControl>
a0013934:	90 10 20 00 	clr  %o0
a0013938:	90 10 20 03 	mov  3, %o0
a001393c:	23 28 00 61 	sethi  %hi(0xa0018400), %l1
a0013940:	7f ff cc 7e 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013944:	92 14 61 1c 	or  %l1, 0x11c, %o1	! a001851c <RexUlpCpuMsgEventHandler.lto_priv.827>
a0013948:	11 28 00 74 	sethi  %hi(0xa001d000), %o0
a001394c:	92 12 21 14 	or  %o0, 0x114, %o1	! a001d114 <ULP_RexUsb2RxCpuMessageHandler>
a0013950:	7f ff cc 7a 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013954:	90 10 20 04 	mov  4, %o0
a0013958:	90 10 20 05 	mov  5, %o0
a001395c:	39 28 00 70 	sethi  %hi(0xa001c000), %i4
a0013960:	7f ff cc 76 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013964:	92 17 23 e0 	or  %i4, 0x3e0, %o1	! a001c3e0 <ULP_RexUsb3RxCpuMessageHandler>
a0013968:	05 28 00 71 	sethi  %hi(0xa001c400), %g2
a001396c:	90 10 20 06 	mov  6, %o0
a0013970:	7f ff cc 72 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013974:	92 10 a0 b8 	or  %g2, 0xb8, %o1
a0013978:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001397c:	82 10 63 18 	or  %g1, 0x318, %g1	! a001c318 <UlpRexUsb2DevDisconnectHandler.lto_priv.828>
a0013980:	86 14 a3 9c 	or  %l2, 0x39c, %g3
a0013984:	c2 20 e0 04 	st  %g1, [ %g3 + 4 ]
a0013988:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001398c:	82 10 63 28 	or  %g1, 0x328, %g1	! a001c328 <UlpRexUsb2DevConnectHandler.lto_priv.829>
a0013990:	c2 20 e0 08 	st  %g1, [ %g3 + 8 ]
a0013994:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0013998:	a8 8d 20 ff 	andcc  %l4, 0xff, %l4
a001399c:	02 80 00 04 	be  a00139ac <ATMEL_TimerValidation.lto_priv.873+0x918>
a00139a0:	c0 28 63 73 	clrb  [ %g1 + 0x373 ]
a00139a4:	40 00 25 c1 	call  a001d0a8 <ULP_RexUsb2Control>
a00139a8:	90 10 20 00 	clr  %o0
a00139ac:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00139b0:	c0 27 60 40 	clr  [ %i5 + 0x40 ]
a00139b4:	a6 10 61 44 	or  %g1, 0x144, %l3
a00139b8:	c0 28 61 44 	clrb  [ %g1 + 0x144 ]
a00139bc:	03 28 00 73 	sethi  %hi(0xa001cc00), %g1
a00139c0:	82 10 63 08 	or  %g1, 0x308, %g1	! a001cf08 <UlpRexUsb3ChannelStatus.lto_priv.833>
a00139c4:	c2 27 60 3c 	st  %g1, [ %i5 + 0x3c ]
a00139c8:	1f 28 00 73 	sethi  %hi(0xa001cc00), %o7
a00139cc:	94 10 20 64 	mov  0x64, %o2
a00139d0:	90 13 e1 98 	or  %o7, 0x198, %o0
a00139d4:	7f ff c8 c3 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00139d8:	92 10 20 00 	clr  %o1
a00139dc:	09 28 00 73 	sethi  %hi(0xa001cc00), %g4
a00139e0:	d0 24 e0 04 	st  %o0, [ %l3 + 4 ]
a00139e4:	94 10 23 e8 	mov  0x3e8, %o2
a00139e8:	90 11 21 34 	or  %g4, 0x134, %o0
a00139ec:	7f ff c8 bd 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00139f0:	92 10 20 00 	clr  %o1
a00139f4:	17 28 00 73 	sethi  %hi(0xa001cc00), %o3
a00139f8:	94 10 21 2c 	mov  0x12c, %o2
a00139fc:	d0 24 e0 0c 	st  %o0, [ %l3 + 0xc ]
a0013a00:	92 10 20 00 	clr  %o1
a0013a04:	7f ff c8 b7 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013a08:	90 12 e0 f8 	or  %o3, 0xf8, %o0
a0013a0c:	13 28 00 73 	sethi  %hi(0xa001cc00), %o1
a0013a10:	d0 24 e0 10 	st  %o0, [ %l3 + 0x10 ]
a0013a14:	92 12 62 d8 	or  %o1, 0x2d8, %o1
a0013a18:	7f ff e5 c0 	call  a000d118 <EVENT_Register>
a0013a1c:	90 10 20 03 	mov  3, %o0
a0013a20:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0013a24:	82 10 63 a8 	or  %g1, 0x3a8, %g1	! a1002fa8 <gpioIrqHandler.lto_priv.539>
a0013a28:	94 10 20 02 	mov  2, %o2
a0013a2c:	19 28 00 74 	sethi  %hi(0xa001d000), %o4
a0013a30:	d4 28 60 78 	stb  %o2, [ %g1 + 0x78 ]
a0013a34:	9a 13 20 64 	or  %o4, 0x64, %o5
a0013a38:	da 20 60 7c 	st  %o5, [ %g1 + 0x7c ]
a0013a3c:	c2 04 23 88 	ld  [ %l0 + 0x388 ], %g1
a0013a40:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0013a44:	80 a0 60 01 	cmp  %g1, 1
a0013a48:	08 80 00 0b 	bleu  a0013a74 <ATMEL_TimerValidation.lto_priv.873+0x9e0>
a0013a4c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0013a50:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a0013a54:	e0 00 60 54 	ld  [ %g1 + 0x54 ], %l0
a0013a58:	2d 00 00 80 	sethi  %hi(0x20000), %l6
a0013a5c:	a2 14 00 16 	or  %l0, %l6, %l1
a0013a60:	e2 20 60 54 	st  %l1, [ %g1 + 0x54 ]
a0013a64:	39 00 00 40 	sethi  %hi(0x10000), %i4
a0013a68:	d0 00 60 54 	ld  [ %g1 + 0x54 ], %o0
a0013a6c:	84 12 00 1c 	or  %o0, %i4, %g2
a0013a70:	c4 20 60 54 	st  %g2, [ %g1 + 0x54 ]
a0013a74:	aa 8d 60 ff 	andcc  %l5, 0xff, %l5
a0013a78:	02 80 00 05 	be  a0013a8c <ATMEL_TimerValidation.lto_priv.873+0x9f8>
a0013a7c:	07 28 00 70 	sethi  %hi(0xa001c000), %g3
a0013a80:	40 00 22 34 	call  a001c350 <ULP_RexUsb3Control>
a0013a84:	90 10 20 00 	clr  %o0
a0013a88:	07 28 00 70 	sethi  %hi(0xa001c000), %g3
a0013a8c:	90 10 20 01 	mov  1, %o0
a0013a90:	7f ff e3 04 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013a94:	92 10 e1 d0 	or  %g3, 0x1d0, %o1
a0013a98:	90 10 20 05 	mov  5, %o0
a0013a9c:	27 28 00 70 	sethi  %hi(0xa001c000), %l3
a0013aa0:	7f ff e3 00 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013aa4:	92 14 e2 a0 	or  %l3, 0x2a0, %o1	! a001c2a0 <RexConfigurationEventHandler.lto_priv.831>
a0013aa8:	09 28 00 70 	sethi  %hi(0xa001c000), %g4
a0013aac:	7f ff e0 61 	call  a000bc30 <I2CD_CypressHx3HubInit>
a0013ab0:	90 11 21 c0 	or  %g4, 0x1c0, %o0	! a001c1c0 <RexCypressHubInitComplete.lto_priv.832>
a0013ab4:	80 a5 20 00 	cmp  %l4, 0
a0013ab8:	12 80 00 04 	bne  a0013ac8 <ATMEL_TimerValidation.lto_priv.873+0xa34>
a0013abc:	80 a5 60 00 	cmp  %l5, 0
a0013ac0:	02 80 00 07 	be  a0013adc <ATMEL_TimerValidation.lto_priv.873+0xa48>
a0013ac4:	03 28 00 4b 	sethi  %hi(0xa0012c00), %g1
a0013ac8:	40 00 26 0e 	call  a001d300 <ULP_RexUsbControl>
a0013acc:	90 10 20 04 	mov  4, %o0
a0013ad0:	40 00 03 0e 	call  a0014708 <I2CD_CypressHubStartProgramming>
a0013ad4:	01 00 00 00 	nop 
a0013ad8:	03 28 00 4b 	sethi  %hi(0xa0012c00), %g1
a0013adc:	c0 27 60 50 	clr  [ %i5 + 0x50 ]
a0013ae0:	82 10 62 94 	or  %g1, 0x294, %g1
a0013ae4:	c2 27 60 4c 	st  %g1, [ %i5 + 0x4c ]
a0013ae8:	03 28 00 4b 	sethi  %hi(0xa0012c00), %g1
a0013aec:	82 10 62 64 	or  %g1, 0x264, %g1	! a0012e64 <UlpGeResetDone.lto_priv.840>
a0013af0:	90 10 20 07 	mov  7, %o0
a0013af4:	c2 24 a3 9c 	st  %g1, [ %l2 + 0x39c ]
a0013af8:	25 28 00 4b 	sethi  %hi(0xa0012c00), %l2
a0013afc:	7f ff cc 0f 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013b00:	92 14 a1 ec 	or  %l2, 0x1ec, %o1	! a0012dec <UlpGeReceiveCpuMsgHandler.lto_priv.841>
a0013b04:	94 10 20 14 	mov  0x14, %o2
a0013b08:	92 10 20 00 	clr  %o1
a0013b0c:	29 28 00 4b 	sethi  %hi(0xa0012c00), %l4
a0013b10:	7f ff c8 74 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013b14:	90 15 23 40 	or  %l4, 0x340, %o0	! a0012f40 <GeMinimumResetTimeout.lto_priv.842>
a0013b18:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0013b1c:	39 3e 0d 00 	sethi  %hi(0xf8340000), %i4
a0013b20:	d0 20 60 d8 	st  %o0, [ %g1 + 0xd8 ]
a0013b24:	7f ff b4 28 	call  a0000bc4 <_ilog>
a0013b28:	90 17 20 01 	or  %i4, 1, %o0
a0013b2c:	c2 06 a1 ac 	ld  [ %i2 + 0x1ac ], %g1
a0013b30:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
a0013b34:	80 88 6c 00 	btst  0xc00, %g1
a0013b38:	22 80 01 af 	be,a   a00141f4 <ATMEL_TimerValidation.lto_priv.873+0x1160>
a0013b3c:	03 28 00 48 	sethi  %hi(0xa0012000), %g1
a0013b40:	7f ff c1 b9 	call  a0004224 <bb_top_IsDeviceLex>
a0013b44:	23 28 40 18 	sethi  %hi(0xa1006000), %l1
a0013b48:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0013b4c:	80 a2 20 00 	cmp  %o0, 0
a0013b50:	ec 00 62 38 	ld  [ %g1 + 0x238 ], %l6
a0013b54:	02 80 00 04 	be  a0013b64 <ATMEL_TimerValidation.lto_priv.873+0xad0>
a0013b58:	03 00 00 08 	sethi  %hi(0x2000), %g1
a0013b5c:	10 80 00 03 	b  a0013b68 <ATMEL_TimerValidation.lto_priv.873+0xad4>
a0013b60:	82 10 61 38 	or  %g1, 0x138, %g1	! 2138 <__ge_flshwtr_size+0xc00>
a0013b64:	82 10 61 18 	or  %g1, 0x118, %g1
a0013b68:	82 05 80 01 	add  %l6, %g1, %g1
a0013b6c:	7f ff be ac 	call  a000361c <Config_GetDataPointer.constprop.143>
a0013b70:	c2 24 63 6c 	st  %g1, [ %l1 + 0x36c ]
a0013b74:	27 28 40 08 	sethi  %hi(0xa1002000), %l3
a0013b78:	7f ff c1 ab 	call  a0004224 <bb_top_IsDeviceLex>
a0013b7c:	d0 24 e1 dc 	st  %o0, [ %l3 + 0x1dc ]	! a10021dc <dpConfigPtr>
a0013b80:	05 28 40 0b 	sethi  %hi(0xa1002c00), %g2
a0013b84:	80 a2 20 00 	cmp  %o0, 0
a0013b88:	aa 10 a3 a8 	or  %g2, 0x3a8, %l5
a0013b8c:	25 28 40 0b 	sethi  %hi(0xa1002c00), %l2
a0013b90:	23 28 40 0b 	sethi  %hi(0xa1002c00), %l1
a0013b94:	02 80 00 dc 	be  a0013f04 <ATMEL_TimerValidation.lto_priv.873+0xe70>
a0013b98:	21 28 40 0b 	sethi  %hi(0xa1002c00), %l0
a0013b9c:	03 28 00 5f 	sethi  %hi(0xa0017c00), %g1
a0013ba0:	82 10 62 b4 	or  %g1, 0x2b4, %g1	! a0017eb4 <LexIsrHandler>
a0013ba4:	1f 28 40 0b 	sethi  %hi(0xa1002c00), %o7
a0013ba8:	c2 23 e2 d0 	st  %g1, [ %o7 + 0x2d0 ]	! a1002ed0 <auxLexIsrCtx.lto_priv.576>
a0013bac:	03 28 00 6a 	sethi  %hi(0xa001a800), %g1
a0013bb0:	82 10 62 c8 	or  %g1, 0x2c8, %g1	! a001aac8 <LexAuxHandleRequest>
a0013bb4:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a0013bb8:	40 00 0b bb 	call  a0016aa4 <AUX_LexOverCurrentIsrHandler.lto_priv.790>
a0013bbc:	c2 27 20 34 	st  %g1, [ %i4 + 0x34 ]	! a1002c34 <auxHandler.lto_priv.581>
a0013bc0:	82 10 20 02 	mov  2, %g1
a0013bc4:	c2 2d 60 80 	stb  %g1, [ %l5 + 0x80 ]
a0013bc8:	03 28 00 5a 	sethi  %hi(0xa0016800), %g1
a0013bcc:	82 10 62 a4 	or  %g1, 0x2a4, %g1	! a0016aa4 <AUX_LexOverCurrentIsrHandler.lto_priv.790>
a0013bd0:	c2 25 60 84 	st  %g1, [ %l5 + 0x84 ]
a0013bd4:	7f ff d8 66 	call  a0009d6c <GpioEnableIrq>
a0013bd8:	90 10 20 10 	mov  0x10, %o0
a0013bdc:	15 28 00 6e 	sethi  %hi(0xa001b800), %o2
a0013be0:	90 10 20 04 	mov  4, %o0
a0013be4:	7f ff e5 4d 	call  a000d118 <EVENT_Register>
a0013be8:	92 12 a0 e0 	or  %o2, 0xe0, %o1
a0013bec:	29 28 00 6d 	sethi  %hi(0xa001b400), %l4
a0013bf0:	90 10 20 01 	mov  1, %o0
a0013bf4:	7f ff e2 ab 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013bf8:	92 15 23 e4 	or  %l4, 0x3e4, %o1
a0013bfc:	2d 28 00 6e 	sethi  %hi(0xa001b800), %l6
a0013c00:	90 10 20 05 	mov  5, %o0
a0013c04:	7f ff e2 a7 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013c08:	92 15 a0 38 	or  %l6, 0x38, %o1
a0013c0c:	05 28 00 72 	sethi  %hi(0xa001c800), %g2
a0013c10:	90 10 20 02 	mov  2, %o0
a0013c14:	7f ff cb c9 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013c18:	92 10 a0 54 	or  %g2, 0x54, %o1
a0013c1c:	03 28 00 5e 	sethi  %hi(0xa0017800), %g1
a0013c20:	82 10 60 20 	or  %g1, 0x20, %g1	! a0017820 <LexPmMcaEventHandler.lto_priv.795>
a0013c24:	c2 27 60 2c 	st  %g1, [ %i5 + 0x2c ]
a0013c28:	03 28 00 5d 	sethi  %hi(0xa0017400), %g1
a0013c2c:	82 10 63 a8 	or  %g1, 0x3a8, %g1	! a00177a8 <LexPmMcaErrorCallback.lto_priv.796>
a0013c30:	c2 27 60 30 	st  %g1, [ %i5 + 0x30 ]
a0013c34:	94 10 29 c4 	mov  0x9c4, %o2
a0013c38:	92 10 20 00 	clr  %o1
a0013c3c:	2b 28 00 62 	sethi  %hi(0xa0018800), %l5
a0013c40:	7f ff c8 28 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013c44:	90 15 63 40 	or  %l5, 0x340, %o0	! a0018b40 <AUX_LexLinkTrainingTimeoutHandler.lto_priv.804>
a0013c48:	09 28 00 63 	sethi  %hi(0xa0018c00), %g4
a0013c4c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0013c50:	94 10 20 64 	mov  0x64, %o2
a0013c54:	b8 10 60 cc 	or  %g1, 0xcc, %i4
a0013c58:	d0 20 60 cc 	st  %o0, [ %g1 + 0xcc ]
a0013c5c:	92 10 20 00 	clr  %o1
a0013c60:	7f ff c8 20 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013c64:	90 11 21 6c 	or  %g4, 0x16c, %o0
a0013c68:	07 28 00 63 	sethi  %hi(0xa0018c00), %g3
a0013c6c:	d0 27 20 04 	st  %o0, [ %i4 + 4 ]
a0013c70:	94 10 20 c8 	mov  0xc8, %o2
a0013c74:	90 10 e1 94 	or  %g3, 0x194, %o0
a0013c78:	7f ff c8 1a 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013c7c:	92 10 20 00 	clr  %o1
a0013c80:	17 28 00 64 	sethi  %hi(0xa0019000), %o3
a0013c84:	d0 27 20 08 	st  %o0, [ %i4 + 8 ]
a0013c88:	94 10 27 d0 	mov  0x7d0, %o2
a0013c8c:	90 12 e2 3c 	or  %o3, 0x23c, %o0
a0013c90:	7f ff c8 14 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013c94:	92 10 20 00 	clr  %o1
a0013c98:	19 28 00 74 	sethi  %hi(0xa001d000), %o4
a0013c9c:	d0 27 20 0c 	st  %o0, [ %i4 + 0xc ]
a0013ca0:	94 10 27 d0 	mov  0x7d0, %o2
a0013ca4:	90 13 21 64 	or  %o4, 0x164, %o0
a0013ca8:	7f ff c8 0e 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013cac:	92 10 20 00 	clr  %o1
a0013cb0:	1b 28 40 00 	sethi  %hi(0xa1000000), %o5
a0013cb4:	d0 27 20 10 	st  %o0, [ %i4 + 0x10 ]
a0013cb8:	94 10 21 00 	mov  0x100, %o2
a0013cbc:	90 13 60 28 	or  %o5, 0x28, %o0
a0013cc0:	13 30 28 ce 	sethi  %hi(0xc0a33800), %o1
a0013cc4:	7f ff b1 f9 	call  a00004a8 <memcpy>
a0013cc8:	92 12 61 c0 	or  %o1, 0x1c0, %o1	! c0a339c0 <edid_3840_2160>
a0013ccc:	94 10 20 00 	clr  %o2
a0013cd0:	92 10 20 14 	mov  0x14, %o1
a0013cd4:	40 00 10 20 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a0013cd8:	90 10 20 01 	mov  1, %o0
a0013cdc:	94 10 20 00 	clr  %o2
a0013ce0:	92 10 20 c4 	mov  0xc4, %o1
a0013ce4:	40 00 10 1c 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a0013ce8:	90 10 20 02 	mov  2, %o0
a0013cec:	94 10 20 00 	clr  %o2
a0013cf0:	92 10 20 01 	mov  1, %o1
a0013cf4:	40 00 10 18 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a0013cf8:	90 10 20 04 	mov  4, %o0
a0013cfc:	40 00 1b 6c 	call  a001aaac <LexLtStateSendEventWithNoData>
a0013d00:	90 10 20 00 	clr  %o0
a0013d04:	94 10 20 fa 	mov  0xfa, %o2
a0013d08:	92 10 20 00 	clr  %o1
a0013d0c:	11 28 00 6e 	sethi  %hi(0xa001b800), %o0
a0013d10:	7f ff c7 f4 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013d14:	90 12 20 b4 	or  %o0, 0xb4, %o0	! a001b8b4 <LexPendingTimerHandler.lto_priv.797>
a0013d18:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0013d1c:	94 10 21 f4 	mov  0x1f4, %o2
a0013d20:	ac 10 61 1c 	or  %g1, 0x11c, %l6
a0013d24:	d0 20 61 1c 	st  %o0, [ %g1 + 0x11c ]
a0013d28:	92 10 20 00 	clr  %o1
a0013d2c:	29 28 00 6e 	sethi  %hi(0xa001b800), %l4
a0013d30:	7f ff c7 ec 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013d34:	90 15 21 8c 	or  %l4, 0x18c, %o0	! a001b98c <LexAudioMuteTimerHandler.lto_priv.798>
a0013d38:	05 28 00 5e 	sethi  %hi(0xa0017800), %g2
a0013d3c:	d0 25 a0 04 	st  %o0, [ %l6 + 4 ]
a0013d40:	2b 00 00 09 	sethi  %hi(0x2400), %l5
a0013d44:	90 10 a0 f8 	or  %g2, 0xf8, %o0
a0013d48:	94 15 63 10 	or  %l5, 0x310, %o2
a0013d4c:	7f ff c7 e5 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013d50:	92 10 20 01 	mov  1, %o1
a0013d54:	c2 04 e1 dc 	ld  [ %l3 + 0x1dc ], %g1
a0013d58:	09 28 00 5e 	sethi  %hi(0xa0017800), %g4
a0013d5c:	d4 08 60 0e 	ldub  [ %g1 + 0xe ], %o2
a0013d60:	d0 25 a0 08 	st  %o0, [ %l6 + 8 ]
a0013d64:	39 00 00 04 	sethi  %hi(0x1000), %i4
a0013d68:	90 11 21 30 	or  %g4, 0x130, %o0
a0013d6c:	a8 17 23 88 	or  %i4, 0x388, %l4
a0013d70:	92 10 20 00 	clr  %o1
a0013d74:	7f ff c7 db 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013d78:	94 5a 80 14 	smul  %o2, %l4, %o2
a0013d7c:	07 28 00 67 	sethi  %hi(0xa0019c00), %g3
a0013d80:	d0 25 a0 0c 	st  %o0, [ %l6 + 0xc ]
a0013d84:	94 10 23 e8 	mov  0x3e8, %o2
a0013d88:	90 10 e2 78 	or  %g3, 0x278, %o0
a0013d8c:	7f ff c7 d5 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013d90:	92 10 20 00 	clr  %o1
a0013d94:	17 28 00 5c 	sethi  %hi(0xa0017000), %o3
a0013d98:	d0 25 a0 10 	st  %o0, [ %l6 + 0x10 ]
a0013d9c:	94 10 21 f4 	mov  0x1f4, %o2
a0013da0:	90 12 e2 f4 	or  %o3, 0x2f4, %o0
a0013da4:	7f ff c7 cf 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013da8:	92 10 20 01 	mov  1, %o1
a0013dac:	19 28 00 5e 	sethi  %hi(0xa0017800), %o4
a0013db0:	d0 25 a0 14 	st  %o0, [ %l6 + 0x14 ]
a0013db4:	94 10 20 fa 	mov  0xfa, %o2
a0013db8:	90 13 21 64 	or  %o4, 0x164, %o0
a0013dbc:	7f ff c7 c9 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013dc0:	92 10 20 01 	mov  1, %o1
a0013dc4:	1b 28 00 5f 	sethi  %hi(0xa0017c00), %o5
a0013dc8:	d0 25 a0 18 	st  %o0, [ %l6 + 0x18 ]
a0013dcc:	94 10 00 14 	mov  %l4, %o2
a0013dd0:	90 13 61 10 	or  %o5, 0x110, %o0
a0013dd4:	7f ff c7 c3 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013dd8:	92 10 20 01 	mov  1, %o1
a0013ddc:	94 15 63 10 	or  %l5, 0x310, %o2
a0013de0:	d0 25 a0 1c 	st  %o0, [ %l6 + 0x1c ]
a0013de4:	92 10 20 01 	mov  1, %o1
a0013de8:	11 28 00 5f 	sethi  %hi(0xa0017c00), %o0
a0013dec:	7f ff c7 bd 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013df0:	90 12 21 28 	or  %o0, 0x128, %o0	! a0017d28 <LexTps1WaitTimerHandler.lto_priv.803>
a0013df4:	c2 04 e1 dc 	ld  [ %l3 + 0x1dc ], %g1
a0013df8:	c2 08 40 00 	ldub  [ %g1 ], %g1
a0013dfc:	82 08 60 01 	and  %g1, 1, %g1
a0013e00:	a7 28 60 04 	sll  %g1, 4, %l3
a0013e04:	c2 0d a0 4c 	ldub  [ %l6 + 0x4c ], %g1
a0013e08:	82 08 7f ef 	and  %g1, -17, %g1
a0013e0c:	82 10 40 13 	or  %g1, %l3, %g1
a0013e10:	c2 2d a0 4c 	stb  %g1, [ %l6 + 0x4c ]
a0013e14:	92 10 20 31 	mov  0x31, %o1
a0013e18:	c2 05 a0 4c 	ld  [ %l6 + 0x4c ], %g1
a0013e1c:	83 30 60 1c 	srl  %g1, 0x1c, %g1
a0013e20:	82 08 60 01 	and  %g1, 1, %g1
a0013e24:	82 22 40 01 	sub  %o1, %g1, %g1
a0013e28:	82 08 60 ff 	and  %g1, 0xff, %g1
a0013e2c:	83 28 60 08 	sll  %g1, 8, %g1
a0013e30:	d0 25 a0 20 	st  %o0, [ %l6 + 0x20 ]
a0013e34:	2d 3e 01 c0 	sethi  %hi(0xf8070000), %l6
a0013e38:	aa 15 a0 05 	or  %l6, 5, %l5	! f8070005 <curr_flash_pos+0x376135dd>
a0013e3c:	7f ff b3 62 	call  a0000bc4 <_ilog>
a0013e40:	90 10 40 15 	or  %g1, %l5, %o0
a0013e44:	40 00 10 38 	call  a0017f24 <LexPmStateSendEventWithNoData>
a0013e48:	90 10 20 00 	clr  %o0
a0013e4c:	40 00 10 36 	call  a0017f24 <LexPmStateSendEventWithNoData>
a0013e50:	90 10 20 02 	mov  2, %o0
a0013e54:	03 20 00 11 	sethi  %hi(0x80004400), %g1
a0013e58:	82 10 63 00 	or  %g1, 0x300, %g1	! 80004700 <__load_start_lexsrodata+0x20004700>
a0013e5c:	c2 24 62 c8 	st  %g1, [ %l1 + 0x2c8 ]
a0013e60:	05 00 07 80 	sethi  %hi(0x1e0000), %g2
a0013e64:	c2 24 a2 c4 	st  %g1, [ %l2 + 0x2c4 ]
a0013e68:	23 00 07 c0 	sethi  %hi(0x1f0000), %l1
a0013e6c:	e4 00 60 0c 	ld  [ %g1 + 0xc ], %l2
a0013e70:	94 2c 80 11 	andn  %l2, %l1, %o2
a0013e74:	b8 12 80 02 	or  %o2, %g2, %i4
a0013e78:	f8 20 60 0c 	st  %i4, [ %g1 + 0xc ]
a0013e7c:	29 00 00 c7 	sethi  %hi(0x31c00), %l4
a0013e80:	88 15 20 81 	or  %l4, 0x81, %g4	! 31c81 <__ge_fw_size+0x156ad>
a0013e84:	c8 24 22 cc 	st  %g4, [ %l0 + 0x2cc ]
a0013e88:	13 28 40 0a 	sethi  %hi(0xa1002800), %o1
a0013e8c:	c8 20 60 40 	st  %g4, [ %g1 + 0x40 ]
a0013e90:	27 28 40 0b 	sethi  %hi(0xa1002c00), %l3
a0013e94:	e0 00 60 3c 	ld  [ %g1 + 0x3c ], %l0
a0013e98:	86 14 20 01 	or  %l0, 1, %g3
a0013e9c:	c6 20 60 3c 	st  %g3, [ %g1 + 0x3c ]
a0013ea0:	2d 28 40 0a 	sethi  %hi(0xa1002800), %l6
a0013ea4:	d6 00 60 38 	ld  [ %g1 + 0x38 ], %o3
a0013ea8:	98 12 e0 01 	or  %o3, 1, %o4
a0013eac:	d8 20 60 38 	st  %o4, [ %g1 + 0x38 ]
a0013eb0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0013eb4:	da 00 61 b8 	ld  [ %g1 + 0x1b8 ], %o5	! a10075b8 <bb_chip.lto_priv.177>
a0013eb8:	03 00 00 11 	sethi  %hi(0x4400), %g1
a0013ebc:	90 03 40 01 	add  %o5, %g1, %o0
a0013ec0:	82 10 62 00 	or  %g1, 0x200, %g1
a0013ec4:	82 03 40 01 	add  %o5, %g1, %g1
a0013ec8:	c2 22 63 f4 	st  %g1, [ %o1 + 0x3f4 ]
a0013ecc:	03 00 1f ff 	sethi  %hi(0x7ffc00), %g1
a0013ed0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffff <__target_size+0x7a36d7>
a0013ed4:	c2 22 20 cc 	st  %g1, [ %o0 + 0xcc ]
a0013ed8:	03 00 00 1f 	sethi  %hi(0x7c00), %g1
a0013edc:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fff <__rex_ftext_size+0xbbb>
a0013ee0:	c2 22 21 2c 	st  %g1, [ %o0 + 0x12c ]
a0013ee4:	03 28 00 6b 	sethi  %hi(0xa001ac00), %g1
a0013ee8:	82 10 61 20 	or  %g1, 0x120, %g1	! a001ad20 <AUX_DpLexIsrEventHandler>
a0013eec:	d0 24 e0 00 	st  %o0, [ %l3 ]
a0013ef0:	7f ff bd cb 	call  a000361c <Config_GetDataPointer.constprop.143>
a0013ef4:	c2 25 a3 fc 	st  %g1, [ %l6 + 0x3fc ]
a0013ef8:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0013efc:	10 80 00 bd 	b  a00141f0 <ATMEL_TimerValidation.lto_priv.873+0x115c>
a0013f00:	d0 20 63 f8 	st  %o0, [ %g1 + 0x3f8 ]	! a1002bf8 <dpConfigPtrStream.lto_priv.598>
a0013f04:	03 28 00 5d 	sethi  %hi(0xa0017400), %g1
a0013f08:	82 10 61 60 	or  %g1, 0x160, %g1	! a0017560 <RexIsrHandler>
a0013f0c:	07 28 40 0b 	sethi  %hi(0xa1002c00), %g3
a0013f10:	13 28 40 0b 	sethi  %hi(0xa1002c00), %o1
a0013f14:	c2 20 e0 38 	st  %g1, [ %g3 + 0x38 ]
a0013f18:	03 28 00 5d 	sethi  %hi(0xa0017400), %g1
a0013f1c:	82 10 62 3c 	or  %g1, 0x23c, %g1	! a001763c <RexErrorHandler>
a0013f20:	40 00 09 1c 	call  a0016390 <AUX_RexOverCurrentIsrHandler.lto_priv.789>
a0013f24:	c2 22 60 6c 	st  %g1, [ %o1 + 0x6c ]
a0013f28:	82 10 20 02 	mov  2, %g1
a0013f2c:	c2 2d 60 80 	stb  %g1, [ %l5 + 0x80 ]
a0013f30:	03 28 00 58 	sethi  %hi(0xa0016000), %g1
a0013f34:	82 10 63 90 	or  %g1, 0x390, %g1	! a0016390 <AUX_RexOverCurrentIsrHandler.lto_priv.789>
a0013f38:	c2 25 60 84 	st  %g1, [ %l5 + 0x84 ]
a0013f3c:	7f ff d7 8c 	call  a0009d6c <GpioEnableIrq>
a0013f40:	90 10 20 10 	mov  0x10, %o0
a0013f44:	15 28 00 65 	sethi  %hi(0xa0019400), %o2
a0013f48:	90 10 20 04 	mov  4, %o0
a0013f4c:	7f ff e4 73 	call  a000d118 <EVENT_Register>
a0013f50:	92 12 a0 34 	or  %o2, 0x34, %o1
a0013f54:	09 28 00 64 	sethi  %hi(0xa0019000), %g4
a0013f58:	90 10 20 01 	mov  1, %o0
a0013f5c:	7f ff e1 d1 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013f60:	92 11 22 20 	or  %g4, 0x220, %o1
a0013f64:	17 28 00 64 	sethi  %hi(0xa0019000), %o3
a0013f68:	90 10 20 05 	mov  5, %o0
a0013f6c:	7f ff e1 cd 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a0013f70:	92 12 e2 88 	or  %o3, 0x288, %o1
a0013f74:	19 28 00 69 	sethi  %hi(0xa001a400), %o4
a0013f78:	90 10 20 02 	mov  2, %o0
a0013f7c:	7f ff ca ef 	call  a0006b38 <CPU_COMM_RegisterHandler>
a0013f80:	92 13 23 5c 	or  %o4, 0x35c, %o1
a0013f84:	03 28 00 5c 	sethi  %hi(0xa0017000), %g1
a0013f88:	82 10 63 d8 	or  %g1, 0x3d8, %g1	! a00173d8 <RexPmMcaEventHandler.lto_priv.774>
a0013f8c:	c2 27 60 2c 	st  %g1, [ %i5 + 0x2c ]
a0013f90:	03 28 00 66 	sethi  %hi(0xa0019800), %g1
a0013f94:	82 10 60 44 	or  %g1, 0x44, %g1	! a0019844 <RexPmMcaErrorCallback.lto_priv.775>
a0013f98:	c2 27 60 30 	st  %g1, [ %i5 + 0x30 ]
a0013f9c:	1b 28 00 5e 	sethi  %hi(0xa0017800), %o5
a0013fa0:	94 10 20 01 	mov  1, %o2
a0013fa4:	90 13 60 18 	or  %o5, 0x18, %o0
a0013fa8:	7f ff c7 4e 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013fac:	92 10 20 00 	clr  %o1
a0013fb0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0013fb4:	94 10 20 fa 	mov  0xfa, %o2
a0013fb8:	d0 20 61 08 	st  %o0, [ %g1 + 0x108 ]
a0013fbc:	92 10 20 00 	clr  %o1
a0013fc0:	11 28 00 64 	sethi  %hi(0xa0019000), %o0
a0013fc4:	7f ff c7 47 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013fc8:	90 12 23 18 	or  %o0, 0x318, %o0	! a0019318 <RexPendingTimerHandler.lto_priv.776>
a0013fcc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0013fd0:	94 10 20 50 	mov  0x50, %o2
a0013fd4:	a8 10 61 88 	or  %g1, 0x188, %l4
a0013fd8:	d0 20 61 88 	st  %o0, [ %g1 + 0x188 ]
a0013fdc:	92 10 20 00 	clr  %o1
a0013fe0:	39 28 00 62 	sethi  %hi(0xa0018800), %i4
a0013fe4:	7f ff c7 3f 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0013fe8:	90 17 23 e8 	or  %i4, 0x3e8, %o0	! a0018be8 <RexMccsReplyTimerHandler.lto_priv.777>
a0013fec:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0013ff0:	94 10 20 50 	mov  0x50, %o2
a0013ff4:	d0 20 60 bc 	st  %o0, [ %g1 + 0xbc ]
a0013ff8:	92 10 20 00 	clr  %o1
a0013ffc:	2d 28 00 63 	sethi  %hi(0xa0018c00), %l6
a0014000:	7f ff c7 38 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014004:	90 15 a2 58 	or  %l6, 0x258, %o0	! a0018e58 <RexMccsRequestTimerHandler.lto_priv.778>
a0014008:	05 28 00 63 	sethi  %hi(0xa0018c00), %g2
a001400c:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0014010:	94 10 20 50 	mov  0x50, %o2
a0014014:	d0 20 60 c0 	st  %o0, [ %g1 + 0xc0 ]
a0014018:	92 10 20 00 	clr  %o1
a001401c:	7f ff c7 31 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014020:	90 10 a0 04 	or  %g2, 4, %o0
a0014024:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0014028:	94 10 20 50 	mov  0x50, %o2
a001402c:	d0 20 60 c4 	st  %o0, [ %g1 + 0xc4 ]
a0014030:	92 10 20 00 	clr  %o1
a0014034:	2b 28 00 63 	sethi  %hi(0xa0018c00), %l5
a0014038:	7f ff c7 2a 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001403c:	90 15 60 20 	or  %l5, 0x20, %o0	! a0018c20 <RexDdcciRetryTimerHandler.lto_priv.780>
a0014040:	07 28 00 63 	sethi  %hi(0xa0018c00), %g3
a0014044:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0014048:	94 10 20 50 	mov  0x50, %o2
a001404c:	d0 20 60 c8 	st  %o0, [ %g1 + 0xc8 ]
a0014050:	92 10 20 00 	clr  %o1
a0014054:	7f ff c7 23 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014058:	90 10 e0 64 	or  %g3, 0x64, %o0
a001405c:	09 28 00 64 	sethi  %hi(0xa0019000), %g4
a0014060:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0014064:	94 10 2b b8 	mov  0xbb8, %o2
a0014068:	d0 20 60 cc 	st  %o0, [ %g1 + 0xcc ]
a001406c:	92 10 20 00 	clr  %o1
a0014070:	7f ff c7 1c 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014074:	90 11 23 28 	or  %g4, 0x328, %o0
a0014078:	17 28 00 64 	sethi  %hi(0xa0019000), %o3
a001407c:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0014080:	94 10 23 e8 	mov  0x3e8, %o2
a0014084:	d0 20 60 d0 	st  %o0, [ %g1 + 0xd0 ]
a0014088:	92 10 20 00 	clr  %o1
a001408c:	7f ff c7 15 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014090:	90 12 e0 a8 	or  %o3, 0xa8, %o0
a0014094:	19 28 00 63 	sethi  %hi(0xa0018c00), %o4
a0014098:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001409c:	94 10 2b b8 	mov  0xbb8, %o2
a00140a0:	d0 20 60 d4 	st  %o0, [ %g1 + 0xd4 ]
a00140a4:	92 10 20 00 	clr  %o1
a00140a8:	7f ff c7 0e 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00140ac:	90 13 22 c4 	or  %o4, 0x2c4, %o0
a00140b0:	1b 28 00 63 	sethi  %hi(0xa0018c00), %o5
a00140b4:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a00140b8:	13 00 00 75 	sethi  %hi(0x1d400), %o1
a00140bc:	d0 20 60 d8 	st  %o0, [ %g1 + 0xd8 ]
a00140c0:	94 12 60 c0 	or  %o1, 0xc0, %o2
a00140c4:	90 13 62 64 	or  %o5, 0x264, %o0
a00140c8:	7f ff c7 06 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00140cc:	92 10 20 01 	mov  1, %o1
a00140d0:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a00140d4:	94 10 20 50 	mov  0x50, %o2
a00140d8:	d0 20 60 dc 	st  %o0, [ %g1 + 0xdc ]
a00140dc:	92 10 20 00 	clr  %o1
a00140e0:	11 28 00 64 	sethi  %hi(0xa0019000), %o0
a00140e4:	7f ff c6 ff 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00140e8:	90 12 21 10 	or  %o0, 0x110, %o0	! a0019110 <VcpSetTimerHandler.lto_priv.786>
a00140ec:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a00140f0:	92 10 20 00 	clr  %o1
a00140f4:	d0 20 60 e0 	st  %o0, [ %g1 + 0xe0 ]
a00140f8:	94 10 23 e8 	mov  0x3e8, %o2
a00140fc:	39 28 00 64 	sethi  %hi(0xa0019000), %i4
a0014100:	7f ff c6 f8 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014104:	90 17 23 40 	or  %i4, 0x340, %o0	! a0019340 <RexResetCountTimerHandler.lto_priv.787>
a0014108:	c2 04 e1 dc 	ld  [ %l3 + 0x1dc ], %g1
a001410c:	c2 08 40 00 	ldub  [ %g1 ], %g1
a0014110:	82 08 60 01 	and  %g1, 1, %g1
a0014114:	a7 28 60 02 	sll  %g1, 2, %l3
a0014118:	c2 0d 20 08 	ldub  [ %l4 + 8 ], %g1
a001411c:	82 08 7f fb 	and  %g1, -5, %g1
a0014120:	82 10 40 13 	or  %g1, %l3, %g1
a0014124:	c2 2d 20 08 	stb  %g1, [ %l4 + 8 ]
a0014128:	94 10 20 33 	mov  0x33, %o2
a001412c:	c2 05 20 08 	ld  [ %l4 + 8 ], %g1
a0014130:	83 30 60 1a 	srl  %g1, 0x1a, %g1
a0014134:	82 08 60 01 	and  %g1, 1, %g1
a0014138:	82 22 80 01 	sub  %o2, %g1, %g1
a001413c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0014140:	83 28 60 08 	sll  %g1, 8, %g1
a0014144:	d0 25 20 04 	st  %o0, [ %l4 + 4 ]
a0014148:	29 3e 01 c0 	sethi  %hi(0xf8070000), %l4
a001414c:	ac 15 20 05 	or  %l4, 5, %l6	! f8070005 <curr_flash_pos+0x376135dd>
a0014150:	7f ff b2 9d 	call  a0000bc4 <_ilog>
a0014154:	90 10 40 16 	or  %g1, %l6, %o0
a0014158:	40 00 0c d2 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001415c:	90 10 20 00 	clr  %o0
a0014160:	40 00 0c d0 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0014164:	90 10 20 02 	mov  2, %o0
a0014168:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001416c:	84 10 20 01 	mov  1, %g2
a0014170:	c4 28 63 a1 	stb  %g2, [ %g1 + 0x3a1 ]
a0014174:	03 20 00 12 	sethi  %hi(0x80004800), %g1
a0014178:	aa 10 63 00 	or  %g1, 0x300, %l5	! 80004b00 <__load_start_lexsrodata+0x20004b00>
a001417c:	ea 24 62 c8 	st  %l5, [ %l1 + 0x2c8 ]
a0014180:	07 00 07 80 	sethi  %hi(0x1e0000), %g3
a0014184:	ea 24 a2 c4 	st  %l5, [ %l2 + 0x2c4 ]
a0014188:	23 00 07 c0 	sethi  %hi(0x1f0000), %l1
a001418c:	e4 05 60 0c 	ld  [ %l5 + 0xc ], %l2
a0014190:	88 2c 80 11 	andn  %l2, %l1, %g4
a0014194:	96 11 00 03 	or  %g4, %g3, %o3
a0014198:	d6 25 60 0c 	st  %o3, [ %l5 + 0xc ]
a001419c:	98 10 2f 09 	mov  0xf09, %o4
a00141a0:	d8 24 22 cc 	st  %o4, [ %l0 + 0x2cc ]
a00141a4:	13 28 40 0a 	sethi  %hi(0xa1002800), %o1
a00141a8:	d8 25 60 40 	st  %o4, [ %l5 + 0x40 ]
a00141ac:	21 28 40 0a 	sethi  %hi(0xa1002800), %l0
a00141b0:	c2 24 23 e4 	st  %g1, [ %l0 + 0x3e4 ]	! a1002be4 <dp_source>
a00141b4:	82 10 62 00 	or  %g1, 0x200, %g1
a00141b8:	7f ff bd 19 	call  a000361c <Config_GetDataPointer.constprop.143>
a00141bc:	c2 22 63 e0 	st  %g1, [ %o1 + 0x3e0 ]
a00141c0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a00141c4:	da 04 23 e4 	ld  [ %l0 + 0x3e4 ], %o5
a00141c8:	d0 20 63 f0 	st  %o0, [ %g1 + 0x3f0 ]
a00141cc:	82 10 23 ff 	mov  0x3ff, %g1
a00141d0:	c2 23 60 bc 	st  %g1, [ %o5 + 0xbc ]
a00141d4:	03 00 1f ff 	sethi  %hi(0x7ffc00), %g1
a00141d8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffff <__target_size+0x7a36d7>
a00141dc:	11 28 40 0a 	sethi  %hi(0xa1002800), %o0
a00141e0:	c2 23 60 e8 	st  %g1, [ %o5 + 0xe8 ]
a00141e4:	03 28 00 5d 	sethi  %hi(0xa0017400), %g1
a00141e8:	82 10 63 48 	or  %g1, 0x348, %g1	! a0017748 <AUX_DpRexIsrEventHandler>
a00141ec:	c2 22 23 ec 	st  %g1, [ %o0 + 0x3ec ]
a00141f0:	03 28 00 48 	sethi  %hi(0xa0012000), %g1
a00141f4:	c0 27 60 60 	clr  [ %i5 + 0x60 ]
a00141f8:	82 10 60 08 	or  %g1, 8, %g1
a00141fc:	c2 27 60 5c 	st  %g1, [ %i5 + 0x5c ]
a0014200:	1f 28 00 49 	sethi  %hi(0xa0012400), %o7
a0014204:	92 13 e2 b4 	or  %o7, 0x2b4, %o1	! a00126b4 <LanPortReceiveCpuMsgHandler.lto_priv.767>
a0014208:	7f ff ca 4c 	call  a0006b38 <CPU_COMM_RegisterHandler>
a001420c:	90 10 20 08 	mov  8, %o0
a0014210:	03 28 00 47 	sethi  %hi(0xa0011c00), %g1
a0014214:	82 10 62 68 	or  %g1, 0x268, %g1	! a0011e68 <xmiiDeviceConnectReadHandler.lto_priv.768>
a0014218:	90 10 20 01 	mov  1, %o0
a001421c:	2b 28 40 0c 	sethi  %hi(0xa1003000), %l5
a0014220:	25 28 00 49 	sethi  %hi(0xa0012400), %l2
a0014224:	c2 25 63 74 	st  %g1, [ %l5 + 0x374 ]
a0014228:	7f ff e1 1e 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a001422c:	92 14 a0 dc 	or  %l2, 0xdc, %o1
a0014230:	90 10 20 05 	mov  5, %o0
a0014234:	23 28 00 48 	sethi  %hi(0xa0012000), %l1
a0014238:	7f ff e1 1a 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a001423c:	92 14 60 34 	or  %l1, 0x34, %o1	! a0012034 <LanPortConfigurationEventHandler.lto_priv.769>
a0014240:	7f ff f8 f5 	call  a0012614 <LanPortEnabledStatus.lto_priv.706>
a0014244:	01 00 00 00 	nop 
a0014248:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001424c:	d0 28 63 7c 	stb  %o0, [ %g1 + 0x37c ]	! a1006f7c <lanPort.lto_priv.704+0x2>
a0014250:	7f ff c2 8b 	call  a0004c7c <EVENT_GetEventInfo>
a0014254:	90 10 20 01 	mov  1, %o0
a0014258:	7f ff f8 a1 	call  a00124dc <LanPortCommLinkEventHandler.lto_priv.707>
a001425c:	92 10 20 00 	clr  %o1
a0014260:	03 28 00 48 	sethi  %hi(0xa0012000), %g1
a0014264:	c0 27 60 70 	clr  [ %i5 + 0x70 ]
a0014268:	82 10 62 98 	or  %g1, 0x298, %g1
a001426c:	c2 27 60 6c 	st  %g1, [ %i5 + 0x6c ]
a0014270:	90 10 20 09 	mov  9, %o0
a0014274:	3b 28 00 48 	sethi  %hi(0xa0012000), %i5
a0014278:	7f ff ca 30 	call  a0006b38 <CPU_COMM_RegisterHandler>
a001427c:	92 17 61 b4 	or  %i5, 0x1b4, %o1	! a00121b4 <RS232_ReceiveCpuMsgHandler.lto_priv.763>
a0014280:	15 28 00 48 	sethi  %hi(0xa0012000), %o2
a0014284:	90 10 20 01 	mov  1, %o0
a0014288:	7f ff e1 06 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a001428c:	92 12 a1 74 	or  %o2, 0x174, %o1
a0014290:	05 28 00 48 	sethi  %hi(0xa0012000), %g2
a0014294:	90 10 20 05 	mov  5, %o0
a0014298:	7f ff e1 02 	call  a000c6a0 <EVENT_Subscribe.constprop.146>
a001429c:	92 10 a2 e0 	or  %g2, 0x2e0, %o1
a00142a0:	7f ff f8 1e 	call  a0012318 <RS232EnabledStatus.lto_priv.866>
a00142a4:	01 00 00 00 	nop 
a00142a8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00142ac:	d0 28 63 76 	stb  %o0, [ %g1 + 0x376 ]	! a1006f76 <rs232Context.lto_priv.719+0x1>
a00142b0:	7f ff f4 87 	call  a00114cc <LINKMGR_phyEnable>
a00142b4:	90 10 20 01 	mov  1, %o0
a00142b8:	c2 06 a1 ac 	ld  [ %i2 + 0x1ac ], %g1
a00142bc:	c0 20 60 48 	clr  [ %g1 + 0x48 ]
a00142c0:	35 28 00 42 	sethi  %hi(0xa0010800), %i2
a00142c4:	92 10 20 00 	clr  %o1
a00142c8:	7f ff e2 cb 	call  a000cdf4 <bb_top_SetGEToRunMode>
a00142cc:	90 16 a0 fc 	or  %i2, 0xfc, %o0
a00142d0:	7f ff bf d5 	call  a0004224 <bb_top_IsDeviceLex>
a00142d4:	01 00 00 00 	nop 
a00142d8:	80 a2 20 00 	cmp  %o0, 0
a00142dc:	02 80 00 65 	be  a0014470 <ATMEL_TimerValidation.lto_priv.873+0x13dc>
a00142e0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00142e4:	7f ff d6 9c 	call  a0009d54 <GpioSet>
a00142e8:	90 10 20 09 	mov  9, %o0
a00142ec:	7f ff ba df 	call  a0002e68 <LEON_TimerRead>
a00142f0:	21 28 40 1c 	sethi  %hi(0xa1007000), %l0
a00142f4:	88 10 20 01 	mov  1, %g4
a00142f8:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a00142fc:	ba 14 22 20 	or  %l0, 0x220, %i5
a0014300:	82 10 62 64 	or  %g1, 0x264, %g1
a0014304:	c8 2f 60 12 	stb  %g4, [ %i5 + 0x12 ]
a0014308:	07 28 00 87 	sethi  %hi(0xa0021c00), %g3
a001430c:	d0 20 60 68 	st  %o0, [ %g1 + 0x68 ]
a0014310:	17 28 40 1e 	sethi  %hi(0xa1007800), %o3
a0014314:	c8 28 60 7d 	stb  %g4, [ %g1 + 0x7d ]
a0014318:	19 28 00 86 	sethi  %hi(0xa0021800), %o4
a001431c:	b4 10 e1 e8 	or  %g3, 0x1e8, %i2
a0014320:	a4 10 20 22 	mov  0x22, %l2
a0014324:	a0 12 e0 34 	or  %o3, 0x34, %l0
a0014328:	27 28 40 1b 	sethi  %hi(0xa1006c00), %l3
a001432c:	a8 10 3f ff 	mov  -1, %l4
a0014330:	a2 13 23 7b 	or  %o4, 0x37b, %l1
a0014334:	c2 0f 60 12 	ldub  [ %i5 + 0x12 ], %g1
a0014338:	80 a0 60 00 	cmp  %g1, 0
a001433c:	02 80 00 43 	be  a0014448 <ATMEL_TimerValidation.lto_priv.873+0x13b4>
a0014340:	94 10 20 01 	mov  1, %o2
a0014344:	c2 0e a0 01 	ldub  [ %i2 + 1 ], %g1
a0014348:	9b 28 60 01 	sll  %g1, 1, %o5
a001434c:	ac 03 40 01 	add  %o5, %g1, %l6
a0014350:	c2 0c 00 16 	ldub  [ %l0 + %l6 ], %g1
a0014354:	c2 2f bf f8 	stb  %g1, [ %fp + -8 ]
a0014358:	92 10 00 1a 	mov  %i2, %o1
a001435c:	7f ff b0 53 	call  a00004a8 <memcpy>
a0014360:	90 07 bf f9 	add  %fp, -7, %o0
a0014364:	90 04 00 16 	add  %l0, %l6, %o0
a0014368:	d4 0c e3 6d 	ldub  [ %l3 + 0x36d ], %o2
a001436c:	c2 0a 20 02 	ldub  [ %o0 + 2 ], %g1
a0014370:	92 08 60 ff 	and  %g1, 0xff, %o1
a0014374:	80 a2 40 0a 	cmp  %o1, %o2
a0014378:	12 80 00 05 	bne  a001438c <ATMEL_TimerValidation.lto_priv.873+0x12f8>
a001437c:	aa 10 00 0e 	mov  %sp, %l5
a0014380:	b8 10 20 00 	clr  %i4
a0014384:	10 80 00 23 	b  a0014410 <ATMEL_TimerValidation.lto_priv.873+0x137c>
a0014388:	90 10 20 00 	clr  %o0
a001438c:	c2 2c e3 6d 	stb  %g1, [ %l3 + 0x36d ]
a0014390:	ac 10 20 00 	clr  %l6
a0014394:	e8 2f bf f0 	stb  %l4, [ %fp + -16 ]
a0014398:	90 10 20 00 	clr  %o0
a001439c:	c2 2f bf f1 	stb  %g1, [ %fp + -15 ]
a00143a0:	9e 0d a0 ff 	and  %l6, 0xff, %o7
a00143a4:	80 a3 e0 02 	cmp  %o7, 2
a00143a8:	08 80 00 03 	bleu  a00143b4 <ATMEL_TimerValidation.lto_priv.873+0x1320>
a00143ac:	82 10 20 01 	mov  1, %g1
a00143b0:	82 10 20 00 	clr  %g1
a00143b4:	84 0a 20 ff 	and  %o0, 0xff, %g2
a00143b8:	80 a0 40 02 	cmp  %g1, %g2
a00143bc:	08 80 00 08 	bleu  a00143dc <ATMEL_TimerValidation.lto_priv.873+0x1348>
a00143c0:	94 10 20 02 	mov  2, %o2
a00143c4:	92 07 bf f0 	add  %fp, -16, %o1
a00143c8:	90 10 00 11 	mov  %l1, %o0
a00143cc:	7f ff d0 33 	call  a0008498 <I2C_WriteBlocking>
a00143d0:	ac 05 a0 01 	inc  %l6
a00143d4:	10 bf ff f4 	b  a00143a4 <ATMEL_TimerValidation.lto_priv.873+0x1310>
a00143d8:	9e 0d a0 ff 	and  %l6, 0xff, %o7
a00143dc:	80 a0 a0 00 	cmp  %g2, 0
a00143e0:	22 80 00 13 	be,a   a001442c <ATMEL_TimerValidation.lto_priv.873+0x1398>
a00143e4:	d0 2f 60 12 	stb  %o0, [ %i5 + 0x12 ]
a00143e8:	10 bf ff e7 	b  a0014384 <ATMEL_TimerValidation.lto_priv.873+0x12f0>
a00143ec:	b8 10 20 00 	clr  %i4
a00143f0:	86 0a 20 ff 	and  %o0, 0xff, %g3
a00143f4:	80 a0 40 03 	cmp  %g1, %g3
a00143f8:	08 80 00 0c 	bleu  a0014428 <ATMEL_TimerValidation.lto_priv.873+0x1394>
a00143fc:	94 10 20 02 	mov  2, %o2
a0014400:	92 07 bf f8 	add  %fp, -8, %o1
a0014404:	90 10 00 11 	mov  %l1, %o0
a0014408:	7f ff d0 24 	call  a0008498 <I2C_WriteBlocking>
a001440c:	b8 07 20 01 	inc  %i4
a0014410:	88 0f 20 ff 	and  %i4, 0xff, %g4
a0014414:	80 a1 20 02 	cmp  %g4, 2
a0014418:	08 bf ff f6 	bleu  a00143f0 <ATMEL_TimerValidation.lto_priv.873+0x135c>
a001441c:	82 10 20 01 	mov  1, %g1
a0014420:	10 bf ff f4 	b  a00143f0 <ATMEL_TimerValidation.lto_priv.873+0x135c>
a0014424:	82 10 20 00 	clr  %g1
a0014428:	d0 2f 60 12 	stb  %o0, [ %i5 + 0x12 ]
a001442c:	82 04 bf ff 	add  %l2, -1, %g1
a0014430:	9c 10 00 15 	mov  %l5, %sp
a0014434:	a4 10 00 01 	mov  %g1, %l2
a0014438:	80 88 60 ff 	btst  0xff, %g1
a001443c:	12 bf ff be 	bne  a0014334 <ATMEL_TimerValidation.lto_priv.873+0x12a0>
a0014440:	b4 06 a0 02 	add  %i2, 2, %i2
a0014444:	c2 0f 60 12 	ldub  [ %i5 + 0x12 ], %g1
a0014448:	80 a0 60 00 	cmp  %g1, 0
a001444c:	12 80 00 05 	bne  a0014460 <ATMEL_TimerValidation.lto_priv.873+0x13cc>
a0014450:	01 00 00 00 	nop 
a0014454:	27 3e 04 85 	sethi  %hi(0xf8121400), %l3
a0014458:	7f ff b1 db 	call  a0000bc4 <_ilog>
a001445c:	90 14 e1 07 	or  %l3, 0x107, %o0	! f8121507 <curr_flash_pos+0x376c4adf>
a0014460:	7f ff c5 cc 	call  a0005b90 <UTIL_timingProfileStopTimer>
a0014464:	90 10 20 03 	mov  3, %o0
a0014468:	10 80 00 0d 	b  a001449c <ATMEL_TimerValidation.lto_priv.873+0x1408>
a001446c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0014470:	94 10 21 90 	mov  0x190, %o2
a0014474:	b8 10 62 38 	or  %g1, 0x238, %i4
a0014478:	c0 28 62 38 	clrb  [ %g1 + 0x238 ]
a001447c:	92 10 20 00 	clr  %o1
a0014480:	29 28 00 75 	sethi  %hi(0xa001d400), %l4
a0014484:	7f ff c6 17 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014488:	90 15 21 a4 	or  %l4, 0x1a4, %o0	! a001d5a4 <DP130ResetWaitTimerHandler.lto_priv.758>
a001448c:	d0 27 20 04 	st  %o0, [ %i4 + 4 ]
a0014490:	40 00 24 32 	call  a001d558 <I2CD_dp130Enable>
a0014494:	90 10 20 00 	clr  %o0
a0014498:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001449c:	aa 10 3f ff 	mov  -1, %l5
a00144a0:	ea 28 61 9d 	stb  %l5, [ %g1 + 0x19d ]
a00144a4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00144a8:	94 10 23 e8 	mov  0x3e8, %o2
a00144ac:	c0 28 61 9c 	clrb  [ %g1 + 0x19c ]
a00144b0:	92 10 20 00 	clr  %o1
a00144b4:	23 28 00 1c 	sethi  %hi(0xa0007000), %l1
a00144b8:	7f ff c6 0a 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00144bc:	90 14 63 14 	or  %l1, 0x314, %o0	! a0007314 <TestDiagnosticTimerHandler.lto_priv.757>
a00144c0:	03 28 40 0f 	sethi  %hi(0xa1003c00), %g1
a00144c4:	d0 20 63 d0 	st  %o0, [ %g1 + 0x3d0 ]	! a1003fd0 <diagnosticTimer>
a00144c8:	82 10 20 01 	mov  1, %g1
a00144cc:	c2 2e e3 6f 	stb  %g1, [ %i3 + 0x36f ]
a00144d0:	80 a6 20 02 	cmp  %i0, 2
a00144d4:	02 80 00 06 	be  a00144ec <ATMEL_TimerValidation.lto_priv.873+0x1458>
a00144d8:	80 a6 20 05 	cmp  %i0, 5
a00144dc:	02 80 00 14 	be  a001452c <ATMEL_TimerValidation.lto_priv.873+0x1498>
a00144e0:	92 07 bf f8 	add  %fp, -8, %o1
a00144e4:	10 80 00 6e 	b  a001469c <ATMEL_TimerValidation.lto_priv.873+0x1608>
a00144e8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00144ec:	07 3e 40 85 	sethi  %hi(0xf9021400), %g3
a00144f0:	92 10 20 02 	mov  2, %o1
a00144f4:	7f ff b1 b4 	call  a0000bc4 <_ilog>
a00144f8:	90 10 e0 05 	or  %g3, 5, %o0
a00144fc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0014500:	c2 00 60 c8 	ld  [ %g1 + 0xc8 ], %g1	! a10020c8 <unlockedExecutionTimer.lto_priv.755>
a0014504:	80 a0 60 00 	cmp  %g1, 0
a0014508:	32 80 00 04 	bne,a   a0014518 <ATMEL_TimerValidation.lto_priv.873+0x1484>
a001450c:	c2 08 60 0c 	ldub  [ %g1 + 0xc ], %g1
a0014510:	7f ff c6 10 	call  a0005d50 <_TIMING_AssertNullPointer.lto_priv.865>
a0014514:	90 10 20 e5 	mov  0xe5, %o0
a0014518:	80 a0 60 00 	cmp  %g1, 0
a001451c:	02 80 00 60 	be  a001469c <ATMEL_TimerValidation.lto_priv.873+0x1608>
a0014520:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0014524:	81 c7 e0 08 	ret 
a0014528:	81 e8 00 00 	restore 
a001452c:	7f ff e5 66 	call  a000dac4 <MapAtmelReadtoFeatureEnable.lto_priv.864>
a0014530:	90 10 00 19 	mov  %i1, %o0
a0014534:	94 10 20 03 	mov  3, %o2
a0014538:	37 28 40 1c 	sethi  %hi(0xa1007000), %i3
a001453c:	90 07 bf f8 	add  %fp, -8, %o0
a0014540:	7f ff bb 51 	call  a0003284 <memeq>
a0014544:	92 16 e1 a4 	or  %i3, 0x1a4, %o1
a0014548:	80 a2 20 00 	cmp  %o0, 0
a001454c:	02 80 00 18 	be  a00145ac <ATMEL_TimerValidation.lto_priv.873+0x1518>
a0014550:	92 07 bf f8 	add  %fp, -8, %o1
a0014554:	d2 0e 40 00 	ldub  [ %i1 ], %o1
a0014558:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a001455c:	82 12 40 01 	or  %o1, %g1, %g1
a0014560:	de 0e 60 02 	ldub  [ %i1 + 2 ], %o7
a0014564:	84 10 40 0f 	or  %g1, %o7, %g2
a0014568:	c2 0e 60 03 	ldub  [ %i1 + 3 ], %g1
a001456c:	82 10 80 01 	or  %g2, %g1, %g1
a0014570:	80 88 60 ff 	btst  0xff, %g1
a0014574:	02 80 00 09 	be  a0014598 <ATMEL_TimerValidation.lto_priv.873+0x1504>
a0014578:	09 3e 40 85 	sethi  %hi(0xf9021400), %g4
a001457c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0014580:	c0 28 63 70 	clrb  [ %g1 + 0x370 ]	! a1006f70 <atmelErrorCnt.lto_priv.756>
a0014584:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0014588:	7f ff b3 5c 	call  a00012f8 <TIMING_TimerStop>
a001458c:	d0 00 60 c8 	ld  [ %g1 + 0xc8 ], %o0	! a10020c8 <unlockedExecutionTimer.lto_priv.755>
a0014590:	81 c7 e0 08 	ret 
a0014594:	81 e8 00 00 	restore 
a0014598:	92 10 20 05 	mov  5, %o1
a001459c:	7f ff b1 8a 	call  a0000bc4 <_ilog>
a00145a0:	90 11 20 05 	or  %g4, 5, %o0
a00145a4:	81 c7 e0 08 	ret 
a00145a8:	81 e8 00 00 	restore 
a00145ac:	7f ff cc 84 	call  a00077bc <Config_ArbitrateGetVar>
a00145b0:	90 10 20 15 	mov  0x15, %o0
a00145b4:	80 a2 20 00 	cmp  %o0, 0
a00145b8:	02 80 00 08 	be  a00145d8 <ATMEL_TimerValidation.lto_priv.873+0x1544>
a00145bc:	a4 10 00 08 	mov  %o0, %l2
a00145c0:	94 10 20 03 	mov  3, %o2
a00145c4:	92 07 bf f8 	add  %fp, -8, %o1
a00145c8:	3b 28 00 87 	sethi  %hi(0xa0021c00), %i5
a00145cc:	7f ff bb 2e 	call  a0003284 <memeq>
a00145d0:	90 17 61 ad 	or  %i5, 0x1ad, %o0	! a0021dad <dflt1_featureEnable>
a00145d4:	a4 10 00 08 	mov  %o0, %l2
a00145d8:	80 8c a0 ff 	btst  0xff, %l2
a00145dc:	02 80 00 30 	be  a001469c <ATMEL_TimerValidation.lto_priv.873+0x1608>
a00145e0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00145e4:	92 07 bf f8 	add  %fp, -8, %o1
a00145e8:	7f ff e5 37 	call  a000dac4 <MapAtmelReadtoFeatureEnable.lto_priv.864>
a00145ec:	90 10 00 19 	mov  %i1, %o0
a00145f0:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a00145f4:	c2 00 61 ac 	ld  [ %g1 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a00145f8:	f0 00 60 0c 	ld  [ %g1 + 0xc ], %i0
a00145fc:	82 0e 2c 00 	and  %i0, 0xc00, %g1
a0014600:	80 a0 00 01 	cmp  %g0, %g1
a0014604:	82 40 20 00 	addx  %g0, 0, %g1
a0014608:	ac 10 00 01 	mov  %g1, %l6
a001460c:	83 28 60 01 	sll  %g1, 1, %g1
a0014610:	b3 36 20 09 	srl  %i0, 9, %i1
a0014614:	b8 0e 60 01 	and  %i1, 1, %i4
a0014618:	a9 2f 20 02 	sll  %i4, 2, %l4
a001461c:	98 15 00 01 	or  %l4, %g1, %o4
a0014620:	c2 0f bf f8 	ldub  [ %fp + -8 ], %g1
a0014624:	a1 36 20 0f 	srl  %i0, 0xf, %l0
a0014628:	9a 10 00 1c 	mov  %i4, %o5
a001462c:	96 0c 20 01 	and  %l0, 1, %o3
a0014630:	80 88 60 02 	btst  2, %g1
a0014634:	12 80 00 03 	bne  a0014640 <ATMEL_TimerValidation.lto_priv.873+0x15ac>
a0014638:	92 13 00 0b 	or  %o4, %o3, %o1
a001463c:	9a 10 00 12 	mov  %l2, %o5
a0014640:	c2 0f bf f9 	ldub  [ %fp + -7 ], %g1
a0014644:	80 88 60 01 	btst  1, %g1
a0014648:	22 80 00 02 	be,a   a0014650 <ATMEL_TimerValidation.lto_priv.873+0x15bc>
a001464c:	ac 10 00 12 	mov  %l2, %l6
a0014650:	c2 0f bf fa 	ldub  [ %fp + -6 ], %g1
a0014654:	80 88 60 02 	btst  2, %g1
a0014658:	02 80 00 03 	be  a0014664 <ATMEL_TimerValidation.lto_priv.873+0x15d0>
a001465c:	90 0d 80 0d 	and  %l6, %o5, %o0
a0014660:	a4 10 00 0b 	mov  %o3, %l2
a0014664:	80 8a 20 ff 	btst  0xff, %o0
a0014668:	02 80 00 04 	be  a0014678 <ATMEL_TimerValidation.lto_priv.873+0x15e4>
a001466c:	80 8c a0 ff 	btst  0xff, %l2
a0014670:	12 80 00 06 	bne  a0014688 <ATMEL_TimerValidation.lto_priv.873+0x15f4>
a0014674:	94 07 bf f8 	add  %fp, -8, %o2
a0014678:	15 3e 4a 45 	sethi  %hi(0xf9291400), %o2
a001467c:	7f ff b1 52 	call  a0000bc4 <_ilog>
a0014680:	90 12 a1 05 	or  %o2, 0x105, %o0	! f9291505 <curr_flash_pos+0x38834add>
a0014684:	94 07 bf f8 	add  %fp, -8, %o2
a0014688:	92 10 20 15 	mov  0x15, %o1
a001468c:	7f ff cb 9b 	call  a00074f8 <Config_ArbitrateSetVar>
a0014690:	90 10 20 00 	clr  %o0
a0014694:	81 c7 e0 08 	ret 
a0014698:	81 e8 00 00 	restore 
a001469c:	f4 08 63 70 	ldub  [ %g1 + 0x370 ], %i2
a00146a0:	a6 0e a0 ff 	and  %i2, 0xff, %l3
a00146a4:	80 a4 e0 02 	cmp  %l3, 2
a00146a8:	08 80 00 06 	bleu  a00146c0 <ATMEL_TimerValidation.lto_priv.873+0x162c>
a00146ac:	aa 06 a0 01 	add  %i2, 1, %l5
a00146b0:	40 00 00 aa 	call  a0014958 <killSystem>
a00146b4:	01 00 00 00 	nop 
a00146b8:	81 c7 e0 08 	ret 
a00146bc:	81 e8 00 00 	restore 
a00146c0:	23 3e 80 85 	sethi  %hi(0xfa021400), %l1
a00146c4:	ea 28 63 70 	stb  %l5, [ %g1 + 0x370 ]
a00146c8:	94 0d 60 ff 	and  %l5, 0xff, %o2
a00146cc:	92 10 00 18 	mov  %i0, %o1
a00146d0:	7f ff b1 3d 	call  a0000bc4 <_ilog>
a00146d4:	90 14 61 05 	or  %l1, 0x105, %o0
a00146d8:	81 c7 e0 08 	ret 
a00146dc:	81 e8 00 00 	restore 

a00146e0 <validationTimerHandler.lto_priv.871>:
a00146e0:	9d e3 bf e0 	save  %sp, -32, %sp
a00146e4:	7f ff b1 38 	call  a0000bc4 <_ilog>
a00146e8:	11 3e 07 4f 	sethi  %hi(0xf81d3c00), %o0
a00146ec:	03 28 00 4c 	sethi  %hi(0xa0013000), %g1
a00146f0:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a00146f4:	82 10 60 94 	or  %g1, 0x94, %g1
a00146f8:	31 28 00 24 	sethi  %hi(0xa0009000), %i0
a00146fc:	c2 20 a0 80 	st  %g1, [ %g2 + 0x80 ]
a0014700:	7f ff ee 8a 	call  a0010128 <ATMEL_isChipLocked>
a0014704:	91 ee 23 a0 	restore  %i0, 0x3a0, %o0

a0014708 <I2CD_CypressHubStartProgramming>:
a0014708:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001470c:	82 10 60 8c 	or  %g1, 0x8c, %g1	! a100208c <hx3.lto_priv.895>
a0014710:	c4 08 60 25 	ldub  [ %g1 + 0x25 ], %g2
a0014714:	80 a0 a0 03 	cmp  %g2, 3
a0014718:	02 80 00 04 	be  a0014728 <I2CD_CypressHubStartProgramming+0x20>
a001471c:	80 a0 a0 00 	cmp  %g2, 0
a0014720:	12 80 00 08 	bne  a0014740 <I2CD_CypressHubStartProgramming+0x38>
a0014724:	11 3e 04 88 	sethi  %hi(0xf8122000), %o0
a0014728:	d0 00 60 20 	ld  [ %g1 + 0x20 ], %o0
a001472c:	c0 28 60 24 	clrb  [ %g1 + 0x24 ]
a0014730:	c0 28 60 25 	clrb  [ %g1 + 0x25 ]
a0014734:	82 13 c0 00 	mov  %o7, %g1
a0014738:	7f ff b2 e2 	call  a00012c0 <TIMING_TimerStart>
a001473c:	9e 10 40 00 	mov  %g1, %o7
a0014740:	90 12 23 01 	or  %o0, 0x301, %o0
a0014744:	82 13 c0 00 	mov  %o7, %g1
a0014748:	7f ff b1 1f 	call  a0000bc4 <_ilog>
a001474c:	9e 10 40 00 	mov  %g1, %o7

a0014750 <I2cd_upgradeCypressHx3HubFirmware>:
a0014750:	9d e3 bf e0 	save  %sp, -32, %sp
a0014754:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0014758:	d2 10 60 8c 	lduh  [ %g1 + 0x8c ], %o1	! a100208c <hx3.lto_priv.895>
a001475c:	b2 10 60 8c 	or  %g1, 0x8c, %i1
a0014760:	85 2a 60 10 	sll  %o1, 0x10, %g2
a0014764:	d2 2e 60 0d 	stb  %o1, [ %i1 + 0xd ]
a0014768:	83 30 a0 18 	srl  %g2, 0x18, %g1
a001476c:	c2 2e 60 0e 	stb  %g1, [ %i1 + 0xe ]
a0014770:	95 30 a0 10 	srl  %g2, 0x10, %o2
a0014774:	c2 16 60 04 	lduh  [ %i1 + 4 ], %g1
a0014778:	86 20 40 0a 	sub  %g1, %o2, %g3
a001477c:	80 a0 e0 10 	cmp  %g3, 0x10
a0014780:	34 80 00 02 	bg,a   a0014788 <I2cd_upgradeCypressHx3HubFirmware+0x38>
a0014784:	86 10 20 10 	mov  0x10, %g3
a0014788:	80 88 e0 ff 	btst  0xff, %g3
a001478c:	02 80 00 11 	be  a00147d0 <I2cd_upgradeCypressHx3HubFirmware+0x80>
a0014790:	c6 2e 60 0c 	stb  %g3, [ %i1 + 0xc ]
a0014794:	c2 06 60 08 	ld  [ %i1 + 8 ], %g1
a0014798:	89 30 a0 10 	srl  %g2, 0x10, %g4
a001479c:	90 06 60 0f 	add  %i1, 0xf, %o0
a00147a0:	94 08 e0 ff 	and  %g3, 0xff, %o2
a00147a4:	7f ff af 41 	call  a00004a8 <memcpy>
a00147a8:	92 00 40 04 	add  %g1, %g4, %o1
a00147ac:	f4 0e 60 0c 	ldub  [ %i1 + 0xc ], %i2
a00147b0:	96 06 a0 02 	add  %i2, 2, %o3
a00147b4:	37 28 00 52 	sethi  %hi(0xa0014800), %i3
a00147b8:	31 28 00 86 	sethi  %hi(0xa0021800), %i0
a00147bc:	b6 16 e0 84 	or  %i3, 0x84, %i3
a00147c0:	b4 0a e0 ff 	and  %o3, 0xff, %i2
a00147c4:	b2 06 60 0d 	add  %i1, 0xd, %i1
a00147c8:	7f ff cf 12 	call  a0008410 <I2C_WriteAsync>
a00147cc:	91 ee 23 75 	restore  %i0, 0x375, %o0
a00147d0:	11 3e 04 89 	sethi  %hi(0xf8122400), %o0
a00147d4:	7f ff b0 fc 	call  a0000bc4 <_ilog>
a00147d8:	90 12 23 01 	or  %o0, 0x301, %o0	! f8122701 <curr_flash_pos+0x376c5cd9>
a00147dc:	82 10 20 03 	mov  3, %g1
a00147e0:	c2 2e 60 25 	stb  %g1, [ %i1 + 0x25 ]
a00147e4:	c2 06 60 28 	ld  [ %i1 + 0x28 ], %g1
a00147e8:	9f c0 40 00 	call  %g1
a00147ec:	01 00 00 00 	nop 
a00147f0:	81 c7 e0 08 	ret 
a00147f4:	81 e8 00 00 	restore 

a00147f8 <CypressHubTimerHandler>:
a00147f8:	9d e3 bf e0 	save  %sp, -32, %sp
a00147fc:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a0014800:	ba 17 20 8c 	or  %i4, 0x8c, %i5	! a100208c <hx3.lto_priv.895>
a0014804:	d2 0f 60 25 	ldub  [ %i5 + 0x25 ], %o1
a0014808:	11 3e 44 89 	sethi  %hi(0xf9122400), %o0
a001480c:	7f ff b0 ee 	call  a0000bc4 <_ilog>
a0014810:	90 12 20 01 	or  %o0, 1, %o0	! f9122401 <curr_flash_pos+0x386c59d9>
a0014814:	c2 0f 60 25 	ldub  [ %i5 + 0x25 ], %g1
a0014818:	80 a0 60 02 	cmp  %g1, 2
a001481c:	02 80 00 0e 	be  a0014854 <CypressHubTimerHandler+0x5c>
a0014820:	80 a0 60 03 	cmp  %g1, 3
a0014824:	02 80 00 16 	be  a001487c <CypressHubTimerHandler+0x84>
a0014828:	80 a0 60 01 	cmp  %g1, 1
a001482c:	02 80 00 06 	be  a0014844 <CypressHubTimerHandler+0x4c>
a0014830:	82 10 20 01 	mov  1, %g1
a0014834:	33 00 00 08 	sethi  %hi(0x2000), %i1
a0014838:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a001483c:	7f ff d5 90 	call  a0009e7c <GPIO_dataWriteRMW>
a0014840:	91 e8 20 00 	restore  %g0, 0, %o0
a0014844:	82 10 20 02 	mov  2, %g1
a0014848:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a001484c:	7f ff d5 42 	call  a0009d54 <GpioSet>
a0014850:	91 e8 20 0d 	restore  %g0, 0xd, %o0
a0014854:	7f ff b2 a9 	call  a00012f8 <TIMING_TimerStop>
a0014858:	d0 07 60 20 	ld  [ %i5 + 0x20 ], %o0
a001485c:	05 3e 44 88 	sethi  %hi(0xf9122000), %g2
a0014860:	d2 17 60 04 	lduh  [ %i5 + 4 ], %o1
a0014864:	7f ff b0 d8 	call  a0000bc4 <_ilog>
a0014868:	90 10 a2 01 	or  %g2, 0x201, %o0
a001486c:	c0 2f 60 02 	clrb  [ %i5 + 2 ]
a0014870:	c0 37 20 8c 	clrh  [ %i4 + 0x8c ]
a0014874:	7f ff ff b7 	call  a0014750 <I2cd_upgradeCypressHx3HubFirmware>
a0014878:	81 e8 00 00 	restore 
a001487c:	81 c7 e0 08 	ret 
a0014880:	81 e8 00 00 	restore 

a0014884 <I2cd_CypressWriteCompleteHandler>:
a0014884:	9d e3 bf e0 	save  %sp, -32, %sp
a0014888:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001488c:	80 a6 20 00 	cmp  %i0, 0
a0014890:	02 80 00 08 	be  a00148b0 <I2cd_CypressWriteCompleteHandler+0x2c>
a0014894:	ba 10 60 8c 	or  %g1, 0x8c, %i5
a0014898:	d2 10 60 8c 	lduh  [ %g1 + 0x8c ], %o1
a001489c:	c8 0f 60 0c 	ldub  [ %i5 + 0xc ], %g4
a00148a0:	94 02 40 04 	add  %o1, %g4, %o2
a00148a4:	c0 2f 60 02 	clrb  [ %i5 + 2 ]
a00148a8:	10 80 00 0d 	b  a00148dc <I2cd_CypressWriteCompleteHandler+0x58>
a00148ac:	d4 30 60 8c 	sth  %o2, [ %g1 + 0x8c ]
a00148b0:	d4 0f 60 02 	ldub  [ %i5 + 2 ], %o2
a00148b4:	80 a2 a0 02 	cmp  %o2, 2
a00148b8:	38 80 00 0b 	bgu,a   a00148e4 <I2cd_CypressWriteCompleteHandler+0x60>
a00148bc:	c2 10 60 8c 	lduh  [ %g1 + 0x8c ], %g1
a00148c0:	d2 10 60 8c 	lduh  [ %g1 + 0x8c ], %o1
a00148c4:	07 3e 84 88 	sethi  %hi(0xfa122000), %g3
a00148c8:	7f ff b0 bf 	call  a0000bc4 <_ilog>
a00148cc:	90 10 e1 04 	or  %g3, 0x104, %o0	! fa122104 <curr_flash_pos+0x396c56dc>
a00148d0:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
a00148d4:	82 00 60 01 	inc  %g1
a00148d8:	c2 2f 60 02 	stb  %g1, [ %i5 + 2 ]
a00148dc:	7f ff ff 9d 	call  a0014750 <I2cd_upgradeCypressHx3HubFirmware>
a00148e0:	81 e8 00 00 	restore 
a00148e4:	80 a0 60 00 	cmp  %g1, 0
a00148e8:	12 80 00 0f 	bne  a0014924 <I2cd_CypressWriteCompleteHandler+0xa0>
a00148ec:	c2 0f 60 24 	ldub  [ %i5 + 0x24 ], %g1
a00148f0:	80 a0 60 00 	cmp  %g1, 0
a00148f4:	12 80 00 0d 	bne  a0014928 <I2cd_CypressWriteCompleteHandler+0xa4>
a00148f8:	80 a0 60 04 	cmp  %g1, 4
a00148fc:	05 3e 04 89 	sethi  %hi(0xf8122400), %g2
a0014900:	7f ff b0 b1 	call  a0000bc4 <_ilog>
a0014904:	90 10 a1 04 	or  %g2, 0x104, %o0	! f8122504 <curr_flash_pos+0x376c5adc>
a0014908:	82 10 20 03 	mov  3, %g1
a001490c:	c2 2f 60 25 	stb  %g1, [ %i5 + 0x25 ]
a0014910:	c2 07 60 28 	ld  [ %i5 + 0x28 ], %g1
a0014914:	9f c0 40 00 	call  %g1
a0014918:	01 00 00 00 	nop 
a001491c:	81 c7 e0 08 	ret 
a0014920:	81 e8 00 00 	restore 
a0014924:	80 a0 60 04 	cmp  %g1, 4
a0014928:	08 80 00 04 	bleu  a0014938 <I2cd_CypressWriteCompleteHandler+0xb4>
a001492c:	11 3e 04 89 	sethi  %hi(0xf8122400), %o0
a0014930:	7f ff e1 98 	call  a000cf90 <_iassert>
a0014934:	90 12 22 07 	or  %o0, 0x207, %o0	! f8122607 <curr_flash_pos+0x376c5bdf>
a0014938:	7f ff b2 62 	call  a00012c0 <TIMING_TimerStart>
a001493c:	d0 07 60 20 	ld  [ %i5 + 0x20 ], %o0
a0014940:	c2 0f 60 24 	ldub  [ %i5 + 0x24 ], %g1
a0014944:	82 00 60 01 	inc  %g1
a0014948:	c0 2f 60 25 	clrb  [ %i5 + 0x25 ]
a001494c:	c2 2f 60 24 	stb  %g1, [ %i5 + 0x24 ]
a0014950:	81 c7 e0 08 	ret 
a0014954:	81 e8 00 00 	restore 

a0014958 <killSystem>:
a0014958:	9d e3 bf e0 	save  %sp, -32, %sp
a001495c:	11 3e 00 85 	sethi  %hi(0xf8021400), %o0
a0014960:	7f ff b0 99 	call  a0000bc4 <_ilog>
a0014964:	90 12 22 05 	or  %o0, 0x205, %o0	! f8021605 <curr_flash_pos+0x375c4bdd>
a0014968:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001496c:	7f ff b2 63 	call  a00012f8 <TIMING_TimerStop>
a0014970:	d0 00 60 c4 	ld  [ %g1 + 0xc4 ], %o0	! a10020c4 <validationTimer.lto_priv.872>
a0014974:	15 28 00 87 	sethi  %hi(0xa0021c00), %o2
a0014978:	92 10 20 16 	mov  0x16, %o1
a001497c:	94 12 a1 ad 	or  %o2, 0x1ad, %o2
a0014980:	7f ff ca de 	call  a00074f8 <Config_ArbitrateSetVar>
a0014984:	90 10 20 00 	clr  %o0
a0014988:	84 10 20 01 	mov  1, %g2
a001498c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0014990:	c4 28 61 d1 	stb  %g2, [ %g1 + 0x1d1 ]	! a10075d1 <linkMgr.lto_priv.566+0x15>
a0014994:	7f ff f2 ce 	call  a00114cc <LINKMGR_phyEnable>
a0014998:	91 e8 20 00 	restore  %g0, 0, %o0

a001499c <TOPLEVEL_DEBUG_ASSERT>:
a001499c:	9d e3 bf e0 	save  %sp, -32, %sp
a00149a0:	11 3e 00 87 	sethi  %hi(0xf8021c00), %o0
a00149a4:	7f ff e1 7b 	call  a000cf90 <_iassert>
a00149a8:	90 12 21 07 	or  %o0, 0x107, %o0	! f8021d07 <curr_flash_pos+0x375c52df>
a00149ac:	01 00 00 00 	nop 

a00149b0 <imain>:
a00149b0:	9d e3 bf 58 	save  %sp, -168, %sp
a00149b4:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00149b8:	c0 28 63 6f 	clrb  [ %g1 + 0x36f ]	! a1006f6f <startUpDone.lto_priv.754>
a00149bc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00149c0:	05 20 00 00 	sethi  %hi(0x80000000), %g2
a00149c4:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a00149c8:	c4 20 60 b8 	st  %g2, [ %g1 + 0xb8 ]
a00149cc:	03 20 00 08 	sethi  %hi(0x80002000), %g1
a00149d0:	c2 27 23 88 	st  %g1, [ %i4 + 0x388 ]
a00149d4:	07 00 01 ff 	sethi  %hi(0x7fc00), %g3
a00149d8:	c0 20 60 2c 	clr  [ %g1 + 0x2c ]
a00149dc:	88 10 e3 ff 	or  %g3, 0x3ff, %g4
a00149e0:	c8 20 60 30 	st  %g4, [ %g1 + 0x30 ]
a00149e4:	17 28 00 33 	sethi  %hi(0xa000cc00), %o3
a00149e8:	11 28 40 18 	sethi  %hi(0xa1006000), %o0
a00149ec:	37 28 40 18 	sethi  %hi(0xa1006000), %i3
a00149f0:	c2 22 23 90 	st  %g1, [ %o0 + 0x390 ]
a00149f4:	94 10 2b b8 	mov  0xbb8, %o2
a00149f8:	90 12 e3 30 	or  %o3, 0x330, %o0
a00149fc:	c2 26 e3 68 	st  %g1, [ %i3 + 0x368 ]
a0014a00:	7f ff c4 b8 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014a04:	92 10 20 00 	clr  %o1
a0014a08:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0014a0c:	19 28 00 33 	sethi  %hi(0xa000cc00), %o4
a0014a10:	ba 10 63 94 	or  %g1, 0x394, %i5
a0014a14:	d0 20 63 94 	st  %o0, [ %g1 + 0x394 ]
a0014a18:	94 10 2b b8 	mov  0xbb8, %o2
a0014a1c:	90 13 23 60 	or  %o4, 0x360, %o0
a0014a20:	7f ff c4 b0 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014a24:	92 10 20 00 	clr  %o1
a0014a28:	d0 27 60 04 	st  %o0, [ %i5 + 4 ]
a0014a2c:	7f ff dc c6 	call  a000bd44 <TOPLEVEL_setPollingMask>
a0014a30:	90 10 20 04 	mov  4, %o0
a0014a34:	03 20 00 04 	sethi  %hi(0x80001000), %g1
a0014a38:	35 28 40 1a 	sethi  %hi(0xa1006800), %i2
a0014a3c:	c2 26 a1 ac 	st  %g1, [ %i2 + 0x1ac ]	! a10069ac <bb_core_registers.lto_priv.170>
a0014a40:	92 10 20 03 	mov  3, %o1
a0014a44:	c0 20 60 18 	clr  [ %g1 + 0x18 ]
a0014a48:	90 10 20 08 	mov  8, %o0
a0014a4c:	d2 20 60 1c 	st  %o1, [ %g1 + 0x1c ]
a0014a50:	7f ff dc bd 	call  a000bd44 <TOPLEVEL_setPollingMask>
a0014a54:	01 00 00 00 	nop 
a0014a58:	c0 21 e0 10 	clr  [ %g7 + 0x10 ]
a0014a5c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a0014a60:	c0 21 e0 90 	clr  [ %g7 + 0x90 ]
a0014a64:	82 10 63 fe 	or  %g1, 0x3fe, %g1
a0014a68:	c2 21 e0 9c 	st  %g1, [ %g7 + 0x9c ]
a0014a6c:	82 10 3f ff 	mov  -1, %g1
a0014a70:	c0 21 e0 b0 	clr  [ %g7 + 0xb0 ]
a0014a74:	c2 21 e0 b8 	st  %g1, [ %g7 + 0xb8 ]
a0014a78:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
a0014a7c:	d4 06 e3 68 	ld  [ %i3 + 0x368 ], %o2
a0014a80:	82 10 63 df 	or  %g1, 0x3df, %g1
a0014a84:	c2 22 a0 14 	st  %g1, [ %o2 + 0x14 ]
a0014a88:	7f ff be 71 	call  a000444c <bb_top_IsFpgaGoldenImage>
a0014a8c:	01 00 00 00 	nop 
a0014a90:	80 a2 20 00 	cmp  %o0, 0
a0014a94:	02 80 00 10 	be  a0014ad4 <imain+0x124>
a0014a98:	01 00 00 00 	nop 
a0014a9c:	7f ff c1 31 	call  a0004f60 <bb_top_a7_isFpgaFallback>
a0014aa0:	01 00 00 00 	nop 
a0014aa4:	80 a2 20 00 	cmp  %o0, 0
a0014aa8:	12 80 00 0b 	bne  a0014ad4 <imain+0x124>
a0014aac:	03 30 40 00 	sethi  %hi(0xc1000000), %g1
a0014ab0:	82 10 60 04 	or  %g1, 4, %g1	! c1000004 <curr_flash_pos+0x5a35dc>
a0014ab4:	da 00 40 00 	ld  [ %g1 ], %o5
a0014ab8:	03 00 26 95 	sethi  %hi(0x9a5400), %g1
a0014abc:	82 10 61 ed 	or  %g1, 0x1ed, %g1	! 9a55ed <__target_size+0x948cc5>
a0014ac0:	80 a3 40 01 	cmp  %o5, %g1
a0014ac4:	12 80 00 04 	bne  a0014ad4 <imain+0x124>
a0014ac8:	01 00 00 00 	nop 
a0014acc:	7f ff bd c1 	call  a00041d0 <bb_top_switchFpgaImage>
a0014ad0:	01 00 00 00 	nop 
a0014ad4:	7f ff c1 17 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a0014ad8:	21 0c 00 88 	sethi  %hi(0x30022000), %l0
a0014adc:	c2 06 e3 68 	ld  [ %i3 + 0x368 ], %g1
a0014ae0:	a2 14 20 01 	or  %l0, 1, %l1
a0014ae4:	e2 20 60 0c 	st  %l1, [ %g1 + 0xc ]
a0014ae8:	25 08 00 00 	sethi  %hi(0x20000000), %l2
a0014aec:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0014af0:	27 0c 00 20 	sethi  %hi(0x30008000), %l3
a0014af4:	e4 20 60 0c 	st  %l2, [ %g1 + 0xc ]
a0014af8:	a8 14 e0 01 	or  %l3, 1, %l4
a0014afc:	e8 20 60 0c 	st  %l4, [ %g1 + 0xc ]
a0014b00:	aa 10 20 0d 	mov  0xd, %l5
a0014b04:	ea 20 60 0c 	st  %l5, [ %g1 + 0xc ]
a0014b08:	2d 28 00 83 	sethi  %hi(0xa0020c00), %l6
a0014b0c:	e4 20 60 0c 	st  %l2, [ %g1 + 0xc ]
a0014b10:	7f ff bd c5 	call  a0004224 <bb_top_IsDeviceLex>
a0014b14:	2f 28 00 83 	sethi  %hi(0xa0020c00), %l7
a0014b18:	94 10 20 3c 	mov  0x3c, %o2
a0014b1c:	b2 10 00 08 	mov  %o0, %i1
a0014b20:	92 15 a0 5c 	or  %l6, 0x5c, %o1
a0014b24:	7f ff ae 61 	call  a00004a8 <memcpy>
a0014b28:	90 07 bf 84 	add  %fp, -124, %o0
a0014b2c:	94 10 20 3c 	mov  0x3c, %o2
a0014b30:	92 15 e0 98 	or  %l7, 0x98, %o1
a0014b34:	7f ff ae 5d 	call  a00004a8 <memcpy>
a0014b38:	90 07 bf c0 	add  %fp, -64, %o0
a0014b3c:	80 a6 60 00 	cmp  %i1, 0
a0014b40:	02 80 00 03 	be  a0014b4c <imain+0x19c>
a0014b44:	ba 07 bf c0 	add  %fp, -64, %i5
a0014b48:	ba 07 bf 84 	add  %fp, -124, %i5
a0014b4c:	b0 07 60 3c 	add  %i5, 0x3c, %i0
a0014b50:	d4 07 60 08 	ld  [ %i5 + 8 ], %o2
a0014b54:	d2 07 60 04 	ld  [ %i5 + 4 ], %o1
a0014b58:	7f ff ae 54 	call  a00004a8 <memcpy>
a0014b5c:	d0 07 40 00 	ld  [ %i5 ], %o0
a0014b60:	ba 07 60 0c 	add  %i5, 0xc, %i5
a0014b64:	80 a7 40 18 	cmp  %i5, %i0
a0014b68:	32 bf ff fb 	bne,a   a0014b54 <imain+0x1a4>
a0014b6c:	d4 07 60 08 	ld  [ %i5 + 8 ], %o2
a0014b70:	7f ff e2 cb 	call  a000d69c <CALLBACK_Reinit>
a0014b74:	01 00 00 00 	nop 
a0014b78:	03 28 40 17 	sethi  %hi(0xa1005c00), %g1
a0014b7c:	86 10 20 00 	clr  %g3
a0014b80:	82 10 60 00 	mov  %g1, %g1
a0014b84:	88 10 3f ff 	mov  -1, %g4
a0014b88:	c6 28 60 04 	stb  %g3, [ %g1 + 4 ]
a0014b8c:	9e 00 e0 01 	add  %g3, 1, %o7
a0014b90:	c8 28 60 05 	stb  %g4, [ %g1 + 5 ]
a0014b94:	84 0b e0 ff 	and  %o7, 0xff, %g2
a0014b98:	86 10 00 0f 	mov  %o7, %g3
a0014b9c:	80 a0 a0 06 	cmp  %g2, 6
a0014ba0:	12 bf ff fa 	bne  a0014b88 <imain+0x1d8>
a0014ba4:	82 00 60 08 	add  %g1, 8, %g1
a0014ba8:	29 28 40 1d 	sethi  %hi(0xa1007400), %l4
a0014bac:	ea 0d 23 7e 	ldub  [ %l4 + 0x37e ], %l5	! a100777e <freeHandlerStack.lto_priv.887>
a0014bb0:	03 28 40 17 	sethi  %hi(0xa1005c00), %g1
a0014bb4:	ae 10 20 00 	clr  %l7
a0014bb8:	82 10 60 30 	or  %g1, 0x30, %g1
a0014bbc:	a2 10 20 00 	clr  %l1
a0014bc0:	90 0c 60 ff 	and  %l1, 0xff, %o0
a0014bc4:	80 a2 20 80 	cmp  %o0, 0x80
a0014bc8:	02 80 00 07 	be  a0014be4 <imain+0x234>
a0014bcc:	82 00 60 0c 	add  %g1, 0xc, %g1
a0014bd0:	ea 28 7f fc 	stb  %l5, [ %g1 + -4 ]
a0014bd4:	ae 10 20 01 	mov  1, %l7
a0014bd8:	aa 10 00 11 	mov  %l1, %l5
a0014bdc:	10 bf ff f9 	b  a0014bc0 <imain+0x210>
a0014be0:	a2 04 60 01 	inc  %l1
a0014be4:	80 8d e0 ff 	btst  0xff, %l7
a0014be8:	32 80 00 02 	bne,a   a0014bf0 <imain+0x240>
a0014bec:	ea 2d 23 7e 	stb  %l5, [ %l4 + 0x37e ]
a0014bf0:	05 28 40 1d 	sethi  %hi(0xa1007400), %g2
a0014bf4:	d8 08 a3 81 	ldub  [ %g2 + 0x381 ], %o4	! a1007781 <freeTriggerStack.lto_priv.310>
a0014bf8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0014bfc:	a6 10 20 00 	clr  %l3
a0014c00:	82 10 62 30 	or  %g1, 0x230, %g1
a0014c04:	d8 28 60 05 	stb  %o4, [ %g1 + 5 ]
a0014c08:	96 04 e0 01 	add  %l3, 1, %o3
a0014c0c:	82 00 60 08 	add  %g1, 8, %g1
a0014c10:	92 0a e0 ff 	and  %o3, 0xff, %o1
a0014c14:	80 a2 60 20 	cmp  %o1, 0x20
a0014c18:	02 80 00 04 	be  a0014c28 <imain+0x278>
a0014c1c:	98 10 00 13 	mov  %l3, %o4
a0014c20:	10 bf ff f9 	b  a0014c04 <imain+0x254>
a0014c24:	a6 10 00 0b 	mov  %o3, %l3
a0014c28:	82 10 20 1f 	mov  0x1f, %g1
a0014c2c:	a0 10 20 01 	mov  1, %l0
a0014c30:	c2 28 a3 81 	stb  %g1, [ %g2 + 0x381 ]
a0014c34:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0014c38:	e0 28 62 1c 	stb  %l0, [ %g1 + 0x21c ]	! a100721c <newUart.lto_priv.279>
a0014c3c:	90 10 20 00 	clr  %o0
a0014c40:	c2 07 23 88 	ld  [ %i4 + 0x388 ], %g1
a0014c44:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
a0014c48:	9a 0a bf fe 	and  %o2, -2, %o5
a0014c4c:	da 20 60 14 	st  %o5, [ %g1 + 0x14 ]
a0014c50:	15 00 01 c2 	sethi  %hi(0x70800), %o2
a0014c54:	e2 00 60 14 	ld  [ %g1 + 0x14 ], %l1
a0014c58:	a4 0c 7f fd 	and  %l1, -3, %l2
a0014c5c:	e4 20 60 14 	st  %l2, [ %g1 + 0x14 ]
a0014c60:	27 20 00 01 	sethi  %hi(0x80000400), %l3
a0014c64:	7f ff bc 91 	call  a0003ea8 <_UART_initPort.lto_priv.906>
a0014c68:	92 14 e1 00 	or  %l3, 0x100, %o1	! 80000500 <__load_start_lexsrodata+0x20000500>
a0014c6c:	90 10 20 01 	mov  1, %o0
a0014c70:	29 00 00 70 	sethi  %hi(0x1c000), %l4
a0014c74:	2b 20 00 09 	sethi  %hi(0x80002400), %l5
a0014c78:	94 15 22 00 	or  %l4, 0x200, %o2
a0014c7c:	7f ff bc 8b 	call  a0003ea8 <_UART_initPort.lto_priv.906>
a0014c80:	92 15 61 00 	or  %l5, 0x100, %o1
a0014c84:	92 10 20 00 	clr  %o1
a0014c88:	2f 28 00 32 	sethi  %hi(0xa000c800), %l7
a0014c8c:	33 28 40 19 	sethi  %hi(0xa1006400), %i1
a0014c90:	90 15 e2 88 	or  %l7, 0x288, %o0
a0014c94:	7f ff de 5d 	call  a000c608 <CALLBACK_Allocate.constprop.129>
a0014c98:	ac 16 63 ec 	or  %i1, 0x3ec, %l6
a0014c9c:	d0 25 a0 30 	st  %o0, [ %l6 + 0x30 ]
a0014ca0:	92 10 20 01 	mov  1, %o1
a0014ca4:	7f ff de 59 	call  a000c608 <CALLBACK_Allocate.constprop.129>
a0014ca8:	90 15 e2 88 	or  %l7, 0x288, %o0
a0014cac:	d0 25 a0 64 	st  %o0, [ %l6 + 0x64 ]
a0014cb0:	7f ff b8 79 	call  a0002e94 <LEON_EnableIrq2Bits>
a0014cb4:	11 00 00 30 	sethi  %hi(0xc000), %o0
a0014cb8:	7f ff b8 70 	call  a0002e78 <LEON_EnableIrq>
a0014cbc:	90 10 20 02 	mov  2, %o0
a0014cc0:	7f ff b8 6e 	call  a0002e78 <LEON_EnableIrq>
a0014cc4:	90 10 20 03 	mov  3, %o0
a0014cc8:	94 10 25 dc 	mov  0x5dc, %o2
a0014ccc:	92 10 20 00 	clr  %o1
a0014cd0:	31 28 00 0b 	sethi  %hi(0xa0002c00), %i0
a0014cd4:	7f ff c4 03 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014cd8:	90 16 21 0c 	or  %i0, 0x10c, %o0	! a0002d0c <PacketizeRxPacketTimeoutBB.lto_priv.885>
a0014cdc:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0014ce0:	09 28 00 0b 	sethi  %hi(0xa0002c00), %g4
a0014ce4:	ba 10 60 54 	or  %g1, 0x54, %i5
a0014ce8:	d0 20 60 54 	st  %o0, [ %g1 + 0x54 ]
a0014cec:	94 10 20 4b 	mov  0x4b, %o2
a0014cf0:	92 10 20 00 	clr  %o1
a0014cf4:	7f ff c3 fb 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0014cf8:	90 11 21 18 	or  %g4, 0x118, %o0
a0014cfc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0014d00:	86 10 60 60 	or  %g1, 0x60, %g3	! a1002060 <_packetizeEnabled.lto_priv.276>
a0014d04:	e0 28 60 60 	stb  %l0, [ %g1 + 0x60 ]
a0014d08:	d0 27 60 04 	st  %o0, [ %i5 + 4 ]
a0014d0c:	90 10 20 00 	clr  %o0
a0014d10:	7f ff b7 f1 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a0014d14:	e0 28 e0 01 	stb  %l0, [ %g3 + 1 ]
a0014d18:	7f ff b7 ef 	call  a0002cd4 <PacketizeResetRxState.lto_priv.287>
a0014d1c:	90 10 20 01 	mov  1, %o0
a0014d20:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0014d24:	96 10 20 00 	clr  %o3
a0014d28:	82 10 61 04 	or  %g1, 0x104, %g1
a0014d2c:	90 10 00 01 	mov  %g1, %o0
a0014d30:	9e 02 e0 01 	add  %o3, 1, %o7
a0014d34:	de 28 60 02 	stb  %o7, [ %g1 + 2 ]
a0014d38:	84 0b e0 ff 	and  %o7, 0xff, %g2
a0014d3c:	96 10 00 0f 	mov  %o7, %o3
a0014d40:	80 a0 a0 14 	cmp  %g2, 0x14
a0014d44:	12 bf ff fb 	bne  a0014d30 <imain+0x380>
a0014d48:	82 00 60 08 	add  %g1, 8, %g1
a0014d4c:	82 10 3f ff 	mov  -1, %g1
a0014d50:	13 28 40 1c 	sethi  %hi(0xa1007000), %o1
a0014d54:	c2 2a 20 a2 	stb  %g1, [ %o0 + 0xa2 ]
a0014d58:	21 28 40 18 	sethi  %hi(0xa1006000), %l0
a0014d5c:	c2 2a 62 1e 	stb  %g1, [ %o1 + 0x21e ]
a0014d60:	03 28 00 2e 	sethi  %hi(0xa000b800), %g1
a0014d64:	82 10 60 54 	or  %g1, 0x54, %g1	! a000b854 <assertPostHook.lto_priv.869>
a0014d68:	f4 06 a1 ac 	ld  [ %i2 + 0x1ac ], %i2
a0014d6c:	c2 24 23 a8 	st  %g1, [ %l0 + 0x3a8 ]
a0014d70:	03 28 00 4c 	sethi  %hi(0xa0013000), %g1
a0014d74:	82 10 60 84 	or  %g1, 0x84, %g1	! a0013084 <assertPreHook.lto_priv.868>
a0014d78:	15 28 40 18 	sethi  %hi(0xa1006000), %o2
a0014d7c:	c2 22 a3 ac 	st  %g1, [ %o2 + 0x3ac ]	! a10063ac <pAssertHookStartFunction>
a0014d80:	23 00 03 d0 	sethi  %hi(0xf4000), %l1
a0014d84:	c2 01 e0 64 	ld  [ %g7 + 0x64 ], %g1
a0014d88:	da 06 a0 04 	ld  [ %i2 + 4 ], %o5
a0014d8c:	a4 14 62 40 	or  %l1, 0x240, %l2
a0014d90:	82 08 7c 00 	and  %g1, -1024, %g1
a0014d94:	81 80 20 00 	wr  %g0, %y
a0014d98:	01 00 00 00 	nop 
a0014d9c:	01 00 00 00 	nop 
a0014da0:	01 00 00 00 	nop 
a0014da4:	a6 73 40 12 	udiv  %o5, %l2, %l3
a0014da8:	a8 04 ff ff 	add  %l3, -1, %l4
a0014dac:	aa 0d 23 ff 	and  %l4, 0x3ff, %l5
a0014db0:	82 15 40 01 	or  %l5, %g1, %g1
a0014db4:	c2 21 e0 64 	st  %g1, [ %g7 + 0x64 ]
a0014db8:	17 3f c0 00 	sethi  %hi(0xff000000), %o3
a0014dbc:	c2 01 e0 60 	ld  [ %g7 + 0x60 ], %g1
a0014dc0:	82 08 7c 00 	and  %g1, -1024, %g1
a0014dc4:	c2 21 e0 60 	st  %g1, [ %g7 + 0x60 ]
a0014dc8:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a0014dcc:	f2 01 e0 44 	ld  [ %g7 + 0x44 ], %i1
a0014dd0:	82 10 63 ff 	or  %g1, 0x3ff, %g1
a0014dd4:	ac 16 40 01 	or  %i1, %g1, %l6
a0014dd8:	ec 21 e0 44 	st  %l6, [ %g7 + 0x44 ]
a0014ddc:	19 28 40 1c 	sethi  %hi(0xa1007000), %o4
a0014de0:	ee 01 e0 48 	ld  [ %g7 + 0x48 ], %l7
a0014de4:	b0 15 e0 04 	or  %l7, 4, %i0
a0014de8:	f0 21 e0 48 	st  %i0, [ %g7 + 0x48 ]
a0014dec:	fa 01 e0 48 	ld  [ %g7 + 0x48 ], %i5
a0014df0:	88 17 60 02 	or  %i5, 2, %g4
a0014df4:	c8 21 e0 48 	st  %g4, [ %g7 + 0x48 ]
a0014df8:	88 10 20 65 	mov  0x65, %g4
a0014dfc:	c6 01 e0 48 	ld  [ %g7 + 0x48 ], %g3
a0014e00:	90 10 e0 01 	or  %g3, 1, %o0
a0014e04:	d0 21 e0 48 	st  %o0, [ %g7 + 0x48 ]
a0014e08:	de 01 e0 50 	ld  [ %g7 + 0x50 ], %o7
a0014e0c:	84 0b c0 0b 	and  %o7, %o3, %g2
a0014e10:	c4 21 e0 50 	st  %g2, [ %g7 + 0x50 ]
a0014e14:	c0 2b 22 1d 	clrb  [ %o4 + 0x21d ]
a0014e18:	d8 01 e0 54 	ld  [ %g7 + 0x54 ], %o4
a0014e1c:	92 0b 00 0b 	and  %o4, %o3, %o1
a0014e20:	a0 12 63 e7 	or  %o1, 0x3e7, %l0
a0014e24:	e0 21 e0 54 	st  %l0, [ %g7 + 0x54 ]
a0014e28:	98 10 00 07 	mov  %g7, %o4
a0014e2c:	d4 01 e0 58 	ld  [ %g7 + 0x58 ], %o2
a0014e30:	b4 12 a0 04 	or  %o2, 4, %i2
a0014e34:	f4 21 e0 58 	st  %i2, [ %g7 + 0x58 ]
a0014e38:	da 01 e0 58 	ld  [ %g7 + 0x58 ], %o5
a0014e3c:	a2 13 60 02 	or  %o5, 2, %l1
a0014e40:	e2 21 e0 58 	st  %l1, [ %g7 + 0x58 ]
a0014e44:	e4 01 e0 58 	ld  [ %g7 + 0x58 ], %l2
a0014e48:	a6 14 a0 01 	or  %l2, 1, %l3
a0014e4c:	e6 21 e0 58 	st  %l3, [ %g7 + 0x58 ]
a0014e50:	e8 01 e0 40 	ld  [ %g7 + 0x40 ], %l4
a0014e54:	a0 0d 00 01 	and  %l4, %g1, %l0
a0014e58:	ea 03 20 40 	ld  [ %o4 + 0x40 ], %l5
a0014e5c:	b2 0d 40 01 	and  %l5, %g1, %i1
a0014e60:	80 a4 00 19 	cmp  %l0, %i1
a0014e64:	12 80 00 07 	bne  a0014e80 <imain+0x4d0>
a0014e68:	88 81 3f ff 	addcc  %g4, -1, %g4
a0014e6c:	12 bf ff fb 	bne  a0014e58 <imain+0x4a8>
a0014e70:	07 3e 00 85 	sethi  %hi(0xf8021400), %g3
a0014e74:	90 10 e3 07 	or  %g3, 0x307, %o0	! f8021707 <curr_flash_pos+0x375c4cdf>
a0014e78:	7f ff e0 46 	call  a000cf90 <_iassert>
a0014e7c:	01 00 00 00 	nop 
a0014e80:	7f ff f8 49 	call  a0012fa4 <logBuildInfo.lto_priv.905>
a0014e84:	01 00 00 00 	nop 
a0014e88:	7f ff dd 3a 	call  a000c370 <BBCORE_printHWModuleVersion>
a0014e8c:	01 00 00 00 	nop 
a0014e90:	7f ff bb 75 	call  a0003c64 <UART_WaitForTx>
a0014e94:	01 00 00 00 	nop 
a0014e98:	03 28 00 82 	sethi  %hi(0xa0020800), %g1
a0014e9c:	ac 10 60 c8 	or  %g1, 0xc8, %l6	! a00208c8 <default1_table>
a0014ea0:	ae 05 a0 88 	add  %l6, 0x88, %l7
a0014ea4:	d4 05 a0 04 	ld  [ %l6 + 4 ], %o2
a0014ea8:	d2 0d 80 00 	ldub  [ %l6 ], %o1
a0014eac:	7f ff c9 93 	call  a00074f8 <Config_ArbitrateSetVar>
a0014eb0:	90 10 20 00 	clr  %o0
a0014eb4:	ac 05 a0 08 	add  %l6, 8, %l6
a0014eb8:	80 a5 80 17 	cmp  %l6, %l7
a0014ebc:	32 bf ff fb 	bne,a   a0014ea8 <imain+0x4f8>
a0014ec0:	d4 05 a0 04 	ld  [ %l6 + 4 ], %o2
a0014ec4:	7f ff b7 ed 	call  a0002e78 <LEON_EnableIrq>
a0014ec8:	90 10 20 01 	mov  1, %o0
a0014ecc:	c0 2f bf c0 	clrb  [ %fp + -64 ]
a0014ed0:	7f ff bc d5 	call  a0004224 <bb_top_IsDeviceLex>
a0014ed4:	c0 2f bf c1 	clrb  [ %fp + -63 ]
a0014ed8:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a0014edc:	80 a2 20 00 	cmp  %o0, 0
a0014ee0:	02 80 00 04 	be  a0014ef0 <imain+0x540>
a0014ee4:	b0 10 61 e4 	or  %g1, 0x1e4, %i0
a0014ee8:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a0014eec:	b0 10 63 10 	or  %g1, 0x310, %i0	! a0021f10 <gpioStatesLex>
a0014ef0:	7f ff bc cd 	call  a0004224 <bb_top_IsDeviceLex>
a0014ef4:	01 00 00 00 	nop 
a0014ef8:	fa 07 23 88 	ld  [ %i4 + 0x388 ], %i5
a0014efc:	c2 07 60 14 	ld  [ %i5 + 0x14 ], %g1
a0014f00:	82 08 7f bf 	and  %g1, -65, %g1
a0014f04:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
a0014f08:	03 20 00 02 	sethi  %hi(0x80000800), %g1
a0014f0c:	82 10 62 00 	or  %g1, 0x200, %g1	! 80000a00 <__load_start_lexsrodata+0x20000a00>
a0014f10:	09 28 40 0c 	sethi  %hi(0xa1003000), %g4
a0014f14:	90 06 20 20 	add  %i0, 0x20, %o0
a0014f18:	c2 21 20 30 	st  %g1, [ %g4 + 0x30 ]
a0014f1c:	92 10 20 00 	clr  %o1
a0014f20:	82 10 00 18 	mov  %i0, %g1
a0014f24:	86 10 20 00 	clr  %g3
a0014f28:	96 10 20 01 	mov  1, %o3
a0014f2c:	d8 08 60 01 	ldub  [ %g1 + 1 ], %o4
a0014f30:	80 a3 20 00 	cmp  %o4, 0
a0014f34:	02 80 00 07 	be  a0014f50 <imain+0x5a0>
a0014f38:	de 08 40 00 	ldub  [ %g1 ], %o7
a0014f3c:	85 2a c0 0f 	sll  %o3, %o7, %g2
a0014f40:	80 a3 20 02 	cmp  %o4, 2
a0014f44:	12 80 00 03 	bne  a0014f50 <imain+0x5a0>
a0014f48:	86 10 c0 02 	or  %g3, %g2, %g3
a0014f4c:	92 12 40 02 	or  %o1, %g2, %o1
a0014f50:	82 00 60 02 	add  %g1, 2, %g1
a0014f54:	80 a0 40 08 	cmp  %g1, %o0
a0014f58:	32 bf ff f6 	bne,a   a0014f30 <imain+0x580>
a0014f5c:	d8 08 60 01 	ldub  [ %g1 + 1 ], %o4
a0014f60:	03 20 00 02 	sethi  %hi(0x80000800), %g1
a0014f64:	82 10 62 00 	or  %g1, 0x200, %g1	! 80000a00 <__load_start_lexsrodata+0x20000a00>
a0014f68:	d2 20 60 08 	st  %o1, [ %g1 + 8 ]
a0014f6c:	a0 10 20 00 	clr  %l0
a0014f70:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a0014f74:	90 0c 20 ff 	and  %l0, 0xff, %o0
a0014f78:	7f ff d3 ca 	call  a0009ea0 <GPIO_isrCfgWrite>
a0014f7c:	92 07 bf c0 	add  %fp, -64, %o1
a0014f80:	82 04 20 01 	add  %l0, 1, %g1
a0014f84:	a0 10 00 01 	mov  %g1, %l0
a0014f88:	82 08 60 ff 	and  %g1, 0xff, %g1
a0014f8c:	80 a0 60 20 	cmp  %g1, 0x20
a0014f90:	12 bf ff fa 	bne  a0014f78 <imain+0x5c8>
a0014f94:	90 0c 20 ff 	and  %l0, 0xff, %o0
a0014f98:	7f ff b7 bf 	call  a0002e94 <LEON_EnableIrq2Bits>
a0014f9c:	11 00 00 40 	sethi  %hi(0x10000), %o0
a0014fa0:	15 00 00 00 	sethi  %hi(0), %o2
a0014fa4:	f4 02 a0 08 	ld  [ %o2 + 8 ], %i2	! 8 <chip_version>
a0014fa8:	03 00 04 00 	sethi  %hi(0x100000), %g1
a0014fac:	80 a6 80 01 	cmp  %i2, %g1
a0014fb0:	12 80 00 0f 	bne  a0014fec <imain+0x63c>
a0014fb4:	29 3e 00 86 	sethi  %hi(0xf8021800), %l4
a0014fb8:	1b 00 00 00 	sethi  %hi(0), %o5
a0014fbc:	e2 03 60 0c 	ld  [ %o5 + 0xc ], %l1	! c <chip_date>
a0014fc0:	03 08 06 01 	sethi  %hi(0x20180400), %g1
a0014fc4:	82 10 62 29 	or  %g1, 0x229, %g1	! 20180629 <__target_size+0x20123d01>
a0014fc8:	80 a4 40 01 	cmp  %l1, %g1
a0014fcc:	12 80 00 08 	bne  a0014fec <imain+0x63c>
a0014fd0:	25 00 00 00 	sethi  %hi(0), %l2
a0014fd4:	e6 04 a0 10 	ld  [ %l2 + 0x10 ], %l3	! 10 <chip_time>
a0014fd8:	03 00 05 52 	sethi  %hi(0x154800), %g1
a0014fdc:	82 10 60 06 	or  %g1, 6, %g1	! 154806 <__target_size+0xf7ede>
a0014fe0:	80 a4 c0 01 	cmp  %l3, %g1
a0014fe4:	02 80 00 04 	be  a0014ff4 <imain+0x644>
a0014fe8:	01 00 00 00 	nop 
a0014fec:	7f ff ae f6 	call  a0000bc4 <_ilog>
a0014ff0:	90 15 22 05 	or  %l4, 0x205, %o0
a0014ff4:	7f ff bf cf 	call  a0004f30 <bb_top_a7_writePreamble.lto_priv.292>
a0014ff8:	01 00 00 00 	nop 
a0014ffc:	c2 06 e3 68 	ld  [ %i3 + 0x368 ], %g1
a0015000:	37 0c 00 68 	sethi  %hi(0x3001a000), %i3
a0015004:	aa 16 e0 01 	or  %i3, 1, %l5	! 3001a001 <__target_size+0x2ffbd6d9>
a0015008:	ea 20 60 0c 	st  %l5, [ %g1 + 0xc ]
a001500c:	33 08 00 00 	sethi  %hi(0x20000000), %i1
a0015010:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0015014:	92 10 20 00 	clr  %o1
a0015018:	f2 20 60 0c 	st  %i1, [ %g1 + 0xc ]
a001501c:	90 10 20 01 	mov  1, %o0
a0015020:	2d 28 00 27 	sethi  %hi(0xa0009c00), %l6
a0015024:	7f ff de 77 	call  a000ca00 <UART_packetizeRegisterClient>
a0015028:	94 15 a0 88 	or  %l6, 0x88, %o2	! a0009c88 <BBGE_COMM_ilogRxHandler>
a001502c:	92 10 20 01 	mov  1, %o1
a0015030:	90 10 20 01 	mov  1, %o0
a0015034:	2f 28 00 27 	sethi  %hi(0xa0009c00), %l7
a0015038:	7f ff de 72 	call  a000ca00 <UART_packetizeRegisterClient>
a001503c:	94 15 e1 30 	or  %l7, 0x130, %o2	! a0009d30 <BBGE_COMM_icmdRxHandler>
a0015040:	92 10 20 05 	mov  5, %o1
a0015044:	90 10 20 01 	mov  1, %o0
a0015048:	31 28 00 26 	sethi  %hi(0xa0009800), %i0
a001504c:	7f ff de 6d 	call  a000ca00 <UART_packetizeRegisterClient>
a0015050:	94 16 20 08 	or  %i0, 8, %o2	! a0009808 <BBGE_COMM_gePrintfHandler>
a0015054:	92 10 20 04 	mov  4, %o1
a0015058:	90 10 20 01 	mov  1, %o0
a001505c:	3b 28 00 26 	sethi  %hi(0xa0009800), %i5
a0015060:	7f ff de 68 	call  a000ca00 <UART_packetizeRegisterClient>
a0015064:	94 17 60 2c 	or  %i5, 0x2c, %o2	! a000982c <BBGE_COMM_geStatusHandler>
a0015068:	09 28 00 26 	sethi  %hi(0xa0009800), %g4
a001506c:	92 10 20 02 	mov  2, %o1
a0015070:	94 11 23 2c 	or  %g4, 0x32c, %o2
a0015074:	7f ff de 63 	call  a000ca00 <UART_packetizeRegisterClient>
a0015078:	90 10 20 01 	mov  1, %o0
a001507c:	11 28 00 26 	sethi  %hi(0xa0009800), %o0
a0015080:	92 10 20 07 	mov  7, %o1
a0015084:	94 12 22 f0 	or  %o0, 0x2f0, %o2
a0015088:	7f ff de 5e 	call  a000ca00 <UART_packetizeRegisterClient>
a001508c:	90 10 20 01 	mov  1, %o0
a0015090:	17 28 00 27 	sethi  %hi(0xa0009c00), %o3
a0015094:	92 10 20 b1 	mov  0xb1, %o1
a0015098:	94 12 e1 0c 	or  %o3, 0x10c, %o2
a001509c:	7f ff de 59 	call  a000ca00 <UART_packetizeRegisterClient>
a00150a0:	90 10 20 00 	clr  %o0
a00150a4:	19 28 00 42 	sethi  %hi(0xa0010800), %o4
a00150a8:	90 10 20 02 	mov  2, %o0
a00150ac:	7f ff e0 1b 	call  a000d118 <EVENT_Register>
a00150b0:	92 13 21 cc 	or  %o4, 0x1cc, %o1
a00150b4:	05 28 00 2c 	sethi  %hi(0xa000b000), %g2
a00150b8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00150bc:	90 10 a1 98 	or  %g2, 0x198, %o0
a00150c0:	c0 20 63 90 	clr  [ %g1 + 0x390 ]
a00150c4:	94 10 29 c4 	mov  0x9c4, %o2
a00150c8:	7f ff c3 06 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00150cc:	92 10 20 00 	clr  %o1
a00150d0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00150d4:	13 28 00 2b 	sethi  %hi(0xa000ac00), %o1
a00150d8:	86 10 61 80 	or  %g1, 0x180, %g3
a00150dc:	d0 20 61 80 	st  %o0, [ %g1 + 0x180 ]
a00150e0:	94 12 60 7c 	or  %o1, 0x7c, %o2
a00150e4:	c0 28 e0 1c 	clrb  [ %g3 + 0x1c ]
a00150e8:	92 10 20 c0 	mov  0xc0, %o1
a00150ec:	7f ff de 45 	call  a000ca00 <UART_packetizeRegisterClient>
a00150f0:	90 10 20 00 	clr  %o0
a00150f4:	92 10 20 c2 	mov  0xc2, %o1
a00150f8:	90 10 20 00 	clr  %o0
a00150fc:	21 28 00 2c 	sethi  %hi(0xa000b000), %l0
a0015100:	7f ff de 40 	call  a000ca00 <UART_packetizeRegisterClient>
a0015104:	94 14 20 6c 	or  %l0, 0x6c, %o2	! a000b06c <CMD_programDataHandler>
a0015108:	15 30 28 00 	sethi  %hi(0xc0a00000), %o2
a001510c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0015110:	92 10 20 81 	mov  0x81, %o1
a0015114:	90 10 20 00 	clr  %o0
a0015118:	d4 20 61 70 	st  %o2, [ %g1 + 0x170 ]
a001511c:	35 28 00 34 	sethi  %hi(0xa000d000), %i2
a0015120:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0015124:	94 16 a1 58 	or  %i2, 0x158, %o2
a0015128:	7f ff de 36 	call  a000ca00 <UART_packetizeRegisterClient>
a001512c:	c0 28 63 79 	clrb  [ %g1 + 0x379 ]
a0015130:	7f ff b8 ae 	call  a00033e8 <CMD_sendSoftwareVersion.constprop.109>
a0015134:	01 00 00 00 	nop 
a0015138:	7f ff ba cb 	call  a0003c64 <UART_WaitForTx>
a001513c:	01 00 00 00 	nop 
a0015140:	7f ff bc c3 	call  a000444c <bb_top_IsFpgaGoldenImage>
a0015144:	01 00 00 00 	nop 
a0015148:	f8 07 23 88 	ld  [ %i4 + 0x388 ], %i4
a001514c:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a0015150:	23 28 40 18 	sethi  %hi(0xa1006000), %l1
a0015154:	03 20 00 02 	sethi  %hi(0x80000800), %g1
a0015158:	82 10 61 00 	or  %g1, 0x100, %g1	! 80000900 <__load_start_lexsrodata+0x20000900>
a001515c:	c2 24 63 c8 	st  %g1, [ %l1 + 0x3c8 ]
a0015160:	80 a2 20 00 	cmp  %o0, 0
a0015164:	da 07 20 14 	ld  [ %i4 + 0x14 ], %o5
a0015168:	a4 0b 7f df 	and  %o5, -33, %l2
a001516c:	e4 27 20 14 	st  %l2, [ %i4 + 0x14 ]
a0015170:	12 80 00 04 	bne  a0015180 <imain+0x7d0>
a0015174:	1f 00 40 00 	sethi  %hi(0x1000000), %o7
a0015178:	de 20 60 08 	st  %o7, [ %g1 + 8 ]
a001517c:	de 20 60 28 	st  %o7, [ %g1 + 0x28 ]
a0015180:	03 20 00 02 	sethi  %hi(0x80000800), %g1
a0015184:	82 10 61 00 	or  %g1, 0x100, %g1	! 80000900 <__load_start_lexsrodata+0x20000900>
a0015188:	c0 30 60 10 	clrh  [ %g1 + 0x10 ]
a001518c:	21 00 40 00 	sethi  %hi(0x1000000), %l0
a0015190:	e6 00 60 10 	ld  [ %g1 + 0x10 ], %l3
a0015194:	a8 0c f0 ff 	and  %l3, -3841, %l4
a0015198:	e8 20 60 10 	st  %l4, [ %g1 + 0x10 ]
a001519c:	88 10 20 66 	mov  0x66, %g4
a00151a0:	f6 00 60 10 	ld  [ %g1 + 0x10 ], %i3
a00151a4:	aa 0e ff 0f 	and  %i3, -241, %l5
a00151a8:	ea 20 60 10 	st  %l5, [ %g1 + 0x10 ]
a00151ac:	17 3f 7f ff 	sethi  %hi(0xfdfffc00), %o3
a00151b0:	f2 00 60 10 	ld  [ %g1 + 0x10 ], %i1
a00151b4:	ac 0e 7f f0 	and  %i1, -16, %l6
a00151b8:	ae 15 a0 01 	or  %l6, 1, %l7
a00151bc:	ee 20 60 10 	st  %l7, [ %g1 + 0x10 ]
a00151c0:	b8 12 e3 ff 	or  %o3, 0x3ff, %i4
a00151c4:	f0 00 60 14 	ld  [ %g1 + 0x14 ], %i0
a00151c8:	ba 16 00 10 	or  %i0, %l0, %i5
a00151cc:	fa 20 60 14 	st  %i5, [ %g1 + 0x14 ]
a00151d0:	07 3f e0 3f 	sethi  %hi(0xff80fc00), %g3
a00151d4:	c8 28 60 17 	stb  %g4, [ %g1 + 0x17 ]
a00151d8:	a4 10 e3 ff 	or  %g3, 0x3ff, %l2
a00151dc:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a00151e0:	98 0a 00 1c 	and  %o0, %i4, %o4
a00151e4:	d8 20 60 14 	st  %o4, [ %g1 + 0x14 ]
a00151e8:	b2 10 20 75 	mov  0x75, %i1
a00151ec:	c4 00 60 14 	ld  [ %g1 + 0x14 ], %g2
a00151f0:	92 08 80 12 	and  %g2, %l2, %o1
a00151f4:	d2 20 60 14 	st  %o1, [ %g1 + 0x14 ]
a00151f8:	3b 20 00 00 	sethi  %hi(0x80000000), %i5
a00151fc:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a0015200:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0015204:	7f ff ae 89 	call  a0000c28 <LEON_SFISendInstruction>
a0015208:	01 00 00 00 	nop 
a001520c:	c2 04 63 c8 	ld  [ %l1 + 0x3c8 ], %g1
a0015210:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
a0015214:	b4 12 80 10 	or  %o2, %l0, %i2
a0015218:	f4 20 60 14 	st  %i2, [ %g1 + 0x14 ]
a001521c:	9a 10 3f 99 	mov  -103, %o5
a0015220:	da 28 60 17 	stb  %o5, [ %g1 + 0x17 ]
a0015224:	35 00 03 c0 	sethi  %hi(0xf0000), %i2
a0015228:	e6 00 60 14 	ld  [ %g1 + 0x14 ], %l3
a001522c:	a8 0c c0 1c 	and  %l3, %i4, %l4
a0015230:	e8 20 60 14 	st  %l4, [ %g1 + 0x14 ]
a0015234:	29 00 00 3c 	sethi  %hi(0xf000), %l4
a0015238:	f6 00 60 14 	ld  [ %g1 + 0x14 ], %i3
a001523c:	aa 0e c0 12 	and  %i3, %l2, %l5
a0015240:	ea 20 60 14 	st  %l5, [ %g1 + 0x14 ]
a0015244:	25 00 3c 00 	sethi  %hi(0xf00000), %l2
a0015248:	c0 28 60 16 	clrb  [ %g1 + 0x16 ]
a001524c:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
a0015250:	7f ff ae 76 	call  a0000c28 <LEON_SFISendInstruction>
a0015254:	01 00 00 00 	nop 
a0015258:	c2 04 63 c8 	ld  [ %l1 + 0x3c8 ], %g1
a001525c:	a2 10 20 03 	mov  3, %l1
a0015260:	e2 30 60 34 	sth  %l1, [ %g1 + 0x34 ]
a0015264:	17 1f c0 00 	sethi  %hi(0x7f000000), %o3
a0015268:	f2 28 60 37 	stb  %i1, [ %g1 + 0x37 ]
a001526c:	19 02 80 00 	sethi  %hi(0xa000000), %o4
a0015270:	ec 00 60 34 	ld  [ %g1 + 0x34 ], %l6
a0015274:	ae 0d b0 ff 	and  %l6, -3841, %l7
a0015278:	b0 15 e1 00 	or  %l7, 0x100, %i0
a001527c:	f0 20 60 34 	st  %i0, [ %g1 + 0x34 ]
a0015280:	ac 10 3f ec 	mov  -20, %l6
a0015284:	e0 00 60 2c 	ld  [ %g1 + 0x2c ], %l0
a0015288:	88 14 00 1d 	or  %l0, %i5, %g4
a001528c:	c8 20 60 2c 	st  %g4, [ %g1 + 0x2c ]
a0015290:	2f 3f ff e0 	sethi  %hi(0xffff8000), %l7
a0015294:	d0 00 60 2c 	ld  [ %g1 + 0x2c ], %o0
a0015298:	b8 2a 00 0b 	andn  %o0, %o3, %i4
a001529c:	84 17 00 0c 	or  %i4, %o4, %g2
a00152a0:	c4 20 60 2c 	st  %g2, [ %g1 + 0x2c ]
a00152a4:	b0 15 e0 05 	or  %l7, 5, %i0
a00152a8:	c6 00 60 2c 	ld  [ %g1 + 0x2c ], %g3
a00152ac:	92 10 c0 12 	or  %g3, %l2, %o1
a00152b0:	d2 20 60 2c 	st  %o1, [ %g1 + 0x2c ]
a00152b4:	21 28 40 1b 	sethi  %hi(0xa1006c00), %l0
a00152b8:	d4 00 60 2c 	ld  [ %g1 + 0x2c ], %o2
a00152bc:	9a 12 80 1a 	or  %o2, %i2, %o5
a00152c0:	da 20 60 2c 	st  %o5, [ %g1 + 0x2c ]
a00152c4:	e6 00 60 2c 	ld  [ %g1 + 0x2c ], %l3
a00152c8:	b6 14 c0 14 	or  %l3, %l4, %i3
a00152cc:	f6 20 60 2c 	st  %i3, [ %g1 + 0x2c ]
a00152d0:	ea 00 60 2c 	ld  [ %g1 + 0x2c ], %l5
a00152d4:	a2 0d 70 ff 	and  %l5, -3841, %l1
a00152d8:	b2 14 61 00 	or  %l1, 0x100, %i1
a00152dc:	f2 20 60 2c 	st  %i1, [ %g1 + 0x2c ]
a00152e0:	ec 28 60 2f 	stb  %l6, [ %g1 + 0x2f ]
a00152e4:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a00152e8:	7f ff ba 01 	call  a0003aec <crcInit>
a00152ec:	c0 20 60 18 	clr  [ %g1 + 0x18 ]	! a1004018 <_callback>
a00152f0:	82 10 20 00 	clr  %g1
a00152f4:	88 10 20 01 	mov  1, %g4
a00152f8:	11 28 40 01 	sethi  %hi(0xa1000400), %o0
a00152fc:	b9 28 60 08 	sll  %g1, 8, %i4
a0015300:	ba 10 20 08 	mov  8, %i5
a0015304:	9f 2f 20 10 	sll  %i4, 0x10, %o7
a0015308:	80 a3 e0 00 	cmp  %o7, 0
a001530c:	16 80 00 04 	bge  a001531c <imain+0x96c>
a0015310:	b9 2f 20 01 	sll  %i4, 1, %i4
a0015314:	97 33 e0 0f 	srl  %o7, 0xf, %o3
a0015318:	b8 1a c0 18 	xor  %o3, %i0, %i4
a001531c:	98 07 7f ff 	add  %i5, -1, %o4
a0015320:	80 8b 20 ff 	btst  0xff, %o4
a0015324:	12 bf ff f8 	bne  a0015304 <imain+0x954>
a0015328:	ba 10 00 0c 	mov  %o4, %i5
a001532c:	85 28 60 01 	sll  %g1, 1, %g2
a0015330:	86 14 21 5c 	or  %l0, 0x15c, %g3
a0015334:	f8 30 c0 02 	sth  %i4, [ %g3 + %g2 ]
a0015338:	94 10 00 01 	mov  %g1, %o2
a001533c:	b4 10 20 07 	mov  7, %i2
a0015340:	92 10 20 00 	clr  %o1
a0015344:	80 8a a0 01 	btst  1, %o2
a0015348:	22 80 00 05 	be,a   a001535c <imain+0x9ac>
a001534c:	b4 06 bf ff 	add  %i2, -1, %i2
a0015350:	a5 29 00 1a 	sll  %g4, %i2, %l2
a0015354:	92 12 40 12 	or  %o1, %l2, %o1
a0015358:	b4 06 bf ff 	add  %i2, -1, %i2
a001535c:	80 a6 bf ff 	cmp  %i2, -1
a0015360:	12 bf ff f9 	bne  a0015344 <imain+0x994>
a0015364:	95 32 a0 01 	srl  %o2, 1, %o2
a0015368:	9a 12 23 60 	or  %o0, 0x360, %o5
a001536c:	d2 2b 40 01 	stb  %o1, [ %o5 + %g1 ]
a0015370:	82 00 60 01 	inc  %g1
a0015374:	80 a0 61 00 	cmp  %g1, 0x100
a0015378:	12 bf ff e2 	bne  a0015300 <imain+0x950>
a001537c:	b9 28 60 08 	sll  %g1, 8, %i4
a0015380:	94 10 20 64 	mov  0x64, %o2
a0015384:	92 10 20 01 	mov  1, %o1
a0015388:	27 28 00 35 	sethi  %hi(0xa000d400), %l3
a001538c:	7f ff c2 55 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0015390:	90 14 e1 38 	or  %l3, 0x138, %o0	! a000d538 <StatsMonTickHandler.lto_priv.880>
a0015394:	03 28 40 10 	sethi  %hi(0xa1004000), %g1
a0015398:	7f ff af ca 	call  a00012c0 <TIMING_TimerStart>
a001539c:	d0 20 60 50 	st  %o0, [ %g1 + 0x50 ]	! a1004050 <statsContext+0x4>
a00153a0:	29 28 40 0c 	sethi  %hi(0xa1003000), %l4
a00153a4:	2b 20 00 01 	sethi  %hi(0x80000400), %l5
a00153a8:	37 28 40 0c 	sethi  %hi(0xa1003000), %i3
a00153ac:	82 15 62 00 	or  %l5, 0x200, %g1
a00153b0:	c0 26 e3 00 	clr  [ %i3 + 0x300 ]
a00153b4:	21 28 40 18 	sethi  %hi(0xa1006000), %l0
a00153b8:	c2 25 22 fc 	st  %g1, [ %l4 + 0x2fc ]
a00153bc:	33 28 40 18 	sethi  %hi(0xa1006000), %i1
a00153c0:	e2 04 23 88 	ld  [ %l0 + 0x388 ], %l1
a00153c4:	c2 04 60 14 	ld  [ %l1 + 0x14 ], %g1
a00153c8:	82 08 7f fb 	and  %g1, -5, %g1
a00153cc:	c2 24 60 14 	st  %g1, [ %l1 + 0x14 ]
a00153d0:	25 28 40 1a 	sethi  %hi(0xa1006800), %l2
a00153d4:	c2 06 63 68 	ld  [ %i1 + 0x368 ], %g1
a00153d8:	ec 00 60 44 	ld  [ %g1 + 0x44 ], %l6
a00153dc:	ae 0d bf fe 	and  %l6, -2, %l7
a00153e0:	ee 20 60 44 	st  %l7, [ %g1 + 0x44 ]
a00153e4:	09 28 40 1b 	sethi  %hi(0xa1006c00), %g4
a00153e8:	d0 04 a1 ac 	ld  [ %l2 + 0x1ac ], %o0
a00153ec:	f0 02 20 04 	ld  [ %o0 + 4 ], %i0
a00153f0:	17 00 01 86 	sethi  %hi(0x61800), %o3
a00153f4:	b8 12 e2 80 	or  %o3, 0x280, %i4	! 61a80 <__target_size+0x5158>
a00153f8:	81 80 20 00 	wr  %g0, %y
a00153fc:	01 00 00 00 	nop 
a0015400:	01 00 00 00 	nop 
a0015404:	01 00 00 00 	nop 
a0015408:	98 76 00 1c 	udiv  %i0, %i4, %o4
a001540c:	d8 31 20 e6 	sth  %o4, [ %g4 + 0xe6 ]
a0015410:	a2 11 20 e6 	or  %g4, 0xe6, %l1
a0015414:	fa 02 20 04 	ld  [ %o0 + 4 ], %i5
a0015418:	05 00 06 1a 	sethi  %hi(0x186800), %g2
a001541c:	86 10 a2 00 	or  %g2, 0x200, %g3	! 186a00 <__target_size+0x12a0d8>
a0015420:	81 80 20 00 	wr  %g0, %y
a0015424:	01 00 00 00 	nop 
a0015428:	01 00 00 00 	nop 
a001542c:	01 00 00 00 	nop 
a0015430:	92 77 40 03 	udiv  %i5, %g3, %o1
a0015434:	d2 34 60 02 	sth  %o1, [ %l1 + 2 ]
a0015438:	ac 10 20 08 	mov  8, %l6
a001543c:	d4 02 20 04 	ld  [ %o0 + 4 ], %o2
a0015440:	35 00 0f 42 	sethi  %hi(0x3d0800), %i2
a0015444:	27 28 40 0c 	sethi  %hi(0xa1003000), %l3
a0015448:	b6 16 a1 00 	or  %i2, 0x100, %i3
a001544c:	b0 14 e2 dc 	or  %l3, 0x2dc, %i0
a0015450:	81 80 20 00 	wr  %g0, %y
a0015454:	01 00 00 00 	nop 
a0015458:	01 00 00 00 	nop 
a001545c:	01 00 00 00 	nop 
a0015460:	9a 72 80 1b 	udiv  %o2, %i3, %o5
a0015464:	ec 2e 20 1c 	stb  %l6, [ %i0 + 0x1c ]
a0015468:	94 10 20 01 	mov  1, %o2
a001546c:	da 34 60 04 	sth  %o5, [ %l1 + 4 ]
a0015470:	92 07 bf 84 	add  %fp, -124, %o1
a0015474:	ee 00 60 44 	ld  [ %g1 + 0x44 ], %l7
a0015478:	90 0d ff ef 	and  %l7, -17, %o0
a001547c:	d0 20 60 44 	st  %o0, [ %g1 + 0x44 ]
a0015480:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a0015484:	c0 2f bf 84 	clrb  [ %fp + -124 ]
a0015488:	7f ff cc 04 	call  a0008498 <I2C_WriteBlocking>
a001548c:	90 10 61 a7 	or  %g1, 0x1a7, %o0
a0015490:	c2 05 22 fc 	ld  [ %l4 + 0x2fc ], %g1
a0015494:	ec 28 60 09 	stb  %l6, [ %g1 + 9 ]
a0015498:	17 28 00 22 	sethi  %hi(0xa0008800), %o3
a001549c:	ec 28 60 0a 	stb  %l6, [ %g1 + 0xa ]
a00154a0:	94 10 20 03 	mov  3, %o2
a00154a4:	c8 08 60 0b 	ldub  [ %g1 + 0xb ], %g4
a00154a8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00154ac:	92 10 20 00 	clr  %o1
a00154b0:	c8 28 61 98 	stb  %g4, [ %g1 + 0x198 ]
a00154b4:	7f ff c2 0b 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a00154b8:	90 12 e1 8c 	or  %o3, 0x18c, %o0
a00154bc:	c2 05 22 fc 	ld  [ %l4 + 0x2fc ], %g1
a00154c0:	d0 26 20 14 	st  %o0, [ %i0 + 0x14 ]
a00154c4:	a8 10 20 07 	mov  7, %l4
a00154c8:	e8 20 60 1c 	st  %l4, [ %g1 + 0x1c ]
a00154cc:	90 10 20 01 	mov  1, %o0
a00154d0:	f8 00 60 0c 	ld  [ %g1 + 0xc ], %i4
a00154d4:	98 0f 3f df 	and  %i4, -33, %o4
a00154d8:	d8 20 60 0c 	st  %o4, [ %g1 + 0xc ]
a00154dc:	aa 15 63 00 	or  %l5, 0x300, %l5
a00154e0:	fa 00 60 18 	ld  [ %g1 + 0x18 ], %i5
a00154e4:	84 17 60 01 	or  %i5, 1, %g2
a00154e8:	c4 20 60 18 	st  %g2, [ %g1 + 0x18 ]
a00154ec:	7f ff da 16 	call  a000bd44 <TOPLEVEL_setPollingMask>
a00154f0:	01 00 00 00 	nop 
a00154f4:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a00154f8:	07 28 40 0d 	sethi  %hi(0xa1003400), %g3
a00154fc:	ea 20 63 5c 	st  %l5, [ %g1 + 0x35c ]
a0015500:	92 10 e0 14 	or  %g3, 0x14, %o1
a0015504:	03 20 00 02 	sethi  %hi(0x80000800), %g1
a0015508:	c0 22 60 14 	clr  [ %o1 + 0x14 ]
a001550c:	09 00 07 a1 	sethi  %hi(0x1e8400), %g4
a0015510:	c2 22 60 10 	st  %g1, [ %o1 + 0x10 ]
a0015514:	a8 11 20 80 	or  %g4, 0x80, %l4
a0015518:	d4 04 23 88 	ld  [ %l0 + 0x388 ], %o2
a001551c:	f4 02 a0 14 	ld  [ %o2 + 0x14 ], %i2
a0015520:	9a 0e bf ef 	and  %i2, -17, %o5
a0015524:	da 22 a0 14 	st  %o5, [ %o2 + 0x14 ]
a0015528:	05 00 26 25 	sethi  %hi(0x989400), %g2
a001552c:	e6 00 60 14 	ld  [ %g1 + 0x14 ], %l3
a0015530:	ac 14 e0 01 	or  %l3, 1, %l6
a0015534:	ec 20 60 14 	st  %l6, [ %g1 + 0x14 ]
a0015538:	aa 10 a2 80 	or  %g2, 0x280, %l5
a001553c:	e4 04 a1 ac 	ld  [ %l2 + 0x1ac ], %l2
a0015540:	ee 04 a0 04 	ld  [ %l2 + 4 ], %l7
a0015544:	81 80 20 00 	wr  %g0, %y
a0015548:	01 00 00 00 	nop 
a001554c:	01 00 00 00 	nop 
a0015550:	01 00 00 00 	nop 
a0015554:	b6 75 c0 1b 	udiv  %l7, %i3, %i3
a0015558:	f6 28 60 07 	stb  %i3, [ %g1 + 7 ]
a001555c:	35 28 40 10 	sethi  %hi(0xa1004000), %i2
a0015560:	f6 28 60 05 	stb  %i3, [ %g1 + 5 ]
a0015564:	27 28 40 10 	sethi  %hi(0xa1004000), %l3
a0015568:	d0 04 a0 04 	ld  [ %l2 + 4 ], %o0
a001556c:	d6 04 a0 04 	ld  [ %l2 + 4 ], %o3
a0015570:	99 2a e0 01 	sll  %o3, 1, %o4
a0015574:	81 80 20 00 	wr  %g0, %y
a0015578:	01 00 00 00 	nop 
a001557c:	01 00 00 00 	nop 
a0015580:	01 00 00 00 	nop 
a0015584:	b8 72 00 14 	udiv  %o0, %l4, %i4
a0015588:	ba 03 00 0b 	add  %o4, %o3, %i5
a001558c:	81 80 20 00 	wr  %g0, %y
a0015590:	01 00 00 00 	nop 
a0015594:	01 00 00 00 	nop 
a0015598:	01 00 00 00 	nop 
a001559c:	86 77 40 15 	udiv  %i5, %l5, %g3
a00155a0:	92 27 00 03 	sub  %i4, %g3, %o1
a00155a4:	d2 28 60 06 	stb  %o1, [ %g1 + 6 ]
a00155a8:	90 10 20 02 	mov  2, %o0
a00155ac:	f2 06 63 68 	ld  [ %i1 + 0x368 ], %i1
a00155b0:	c2 06 60 40 	ld  [ %i1 + 0x40 ], %g1
a00155b4:	82 08 7f fe 	and  %g1, -2, %g1
a00155b8:	c2 26 60 40 	st  %g1, [ %i1 + 0x40 ]
a00155bc:	7f ff d9 e2 	call  a000bd44 <TOPLEVEL_setPollingMask>
a00155c0:	ba 16 a0 24 	or  %i2, 0x24, %i5
a00155c4:	92 16 a0 24 	or  %i2, 0x24, %o1
a00155c8:	7f ff db e9 	call  a000c56c <getFlashBlockInfo.constprop.118>
a00155cc:	90 10 20 00 	clr  %o0
a00155d0:	15 28 40 10 	sethi  %hi(0xa1004000), %o2
a00155d4:	90 10 20 01 	mov  1, %o0
a00155d8:	7f ff db e5 	call  a000c56c <getFlashBlockInfo.constprop.118>
a00155dc:	92 12 a0 38 	or  %o2, 0x38, %o1
a00155e0:	c2 0f 60 10 	ldub  [ %i5 + 0x10 ], %g1
a00155e4:	80 a0 60 01 	cmp  %g1, 1
a00155e8:	b8 14 e0 1c 	or  %l3, 0x1c, %i4
a00155ec:	12 80 00 07 	bne  a0015608 <imain+0xc58>
a00155f0:	c2 0f 60 24 	ldub  [ %i5 + 0x24 ], %g1
a00155f4:	80 a0 60 01 	cmp  %g1, 1
a00155f8:	22 80 00 0b 	be,a   a0015624 <imain+0xc74>
a00155fc:	c2 0f 60 11 	ldub  [ %i5 + 0x11 ], %g1
a0015600:	10 80 00 07 	b  a001561c <imain+0xc6c>
a0015604:	c0 2f 20 04 	clrb  [ %i4 + 4 ]
a0015608:	80 a0 60 01 	cmp  %g1, 1
a001560c:	12 80 00 11 	bne  a0015650 <imain+0xca0>
a0015610:	d0 06 a0 24 	ld  [ %i2 + 0x24 ], %o0
a0015614:	82 10 20 01 	mov  1, %g1
a0015618:	c2 2f 20 04 	stb  %g1, [ %i4 + 4 ]
a001561c:	10 80 00 13 	b  a0015668 <imain+0xcb8>
a0015620:	b6 10 20 00 	clr  %i3
a0015624:	de 0f 60 25 	ldub  [ %i5 + 0x25 ], %o7
a0015628:	9a 03 e0 01 	add  %o7, 1, %o5
a001562c:	80 a0 40 0d 	cmp  %g1, %o5
a0015630:	02 bf ff f4 	be  a0015600 <imain+0xc50>
a0015634:	82 00 60 01 	inc  %g1
a0015638:	80 a3 c0 01 	cmp  %o7, %g1
a001563c:	02 bf ff f7 	be  a0015618 <imain+0xc68>
a0015640:	82 10 20 01 	mov  1, %g1
a0015644:	c0 2f 20 04 	clrb  [ %i4 + 4 ]
a0015648:	10 80 00 08 	b  a0015668 <imain+0xcb8>
a001564c:	b6 10 20 02 	mov  2, %i3
a0015650:	7f ff c3 9f 	call  a00064cc <FLASHRAW_eraseGeneric>
a0015654:	92 10 20 01 	mov  1, %o1
a0015658:	92 10 20 00 	clr  %o1
a001565c:	90 10 20 00 	clr  %o0
a0015660:	7f ff c4 47 	call  a000677c <SetActiveFlashBlock.lto_priv.374>
a0015664:	b6 10 20 01 	mov  1, %i3
a0015668:	ec 0f 20 04 	ldub  [ %i4 + 4 ], %l6
a001566c:	83 2d a0 02 	sll  %l6, 2, %g1
a0015670:	a5 2d a0 04 	sll  %l6, 4, %l2
a0015674:	82 00 40 12 	add  %g1, %l2, %g1
a0015678:	ae 07 40 01 	add  %i5, %g1, %l7
a001567c:	d0 0d e0 11 	ldub  [ %l7 + 0x11 ], %o0
a0015680:	d0 2f 20 05 	stb  %o0, [ %i4 + 5 ]
a0015684:	09 00 00 3f 	sethi  %hi(0xfc00), %g4
a0015688:	ea 07 40 01 	ld  [ %i5 + %g1 ], %l5
a001568c:	a8 11 23 f4 	or  %g4, 0x3f4, %l4
a0015690:	19 3e 83 43 	sethi  %hi(0xfa0d0c00), %o4
a0015694:	17 30 2c 00 	sethi  %hi(0xc0b00000), %o3
a0015698:	b2 05 40 14 	add  %l5, %l4, %i1
a001569c:	d6 24 e0 1c 	st  %o3, [ %l3 + 0x1c ]
a00156a0:	b4 05 60 0c 	add  %l5, 0xc, %i2
a00156a4:	a6 10 20 00 	clr  %l3
a00156a8:	ac 13 20 01 	or  %o4, 1, %l6
a00156ac:	ae 13 22 01 	or  %o4, 0x201, %l7
a00156b0:	a8 13 21 01 	or  %o4, 0x101, %l4
a00156b4:	c6 06 80 00 	ld  [ %i2 ], %g3
a00156b8:	c6 27 bf c0 	st  %g3, [ %fp + -64 ]
a00156bc:	92 10 20 12 	mov  0x12, %o1
a00156c0:	c4 06 a0 04 	ld  [ %i2 + 4 ], %g2
a00156c4:	c4 27 bf c4 	st  %g2, [ %fp + -60 ]
a00156c8:	90 07 bf c0 	add  %fp, -64, %o0
a00156cc:	7f ff c4 70 	call  a000688c <IsFlashVariableHeaderValid.lto_priv.272>
a00156d0:	c6 27 bf 78 	st  %g3, [ %fp + -136 ]
a00156d4:	80 a2 20 00 	cmp  %o0, 0
a00156d8:	02 80 00 0b 	be  a0015704 <imain+0xd54>
a00156dc:	d2 07 bf 78 	ld  [ %fp + -136 ], %o1
a00156e0:	c2 0f bf c3 	ldub  [ %fp + -61 ], %g1
a00156e4:	90 00 60 0b 	add  %g1, 0xb, %o0
a00156e8:	96 0a 3f fc 	and  %o0, -4, %o3
a00156ec:	b4 06 80 0b 	add  %i2, %o3, %i2
a00156f0:	80 a6 40 1a 	cmp  %i1, %i2
a00156f4:	38 bf ff f1 	bgu,a   a00156b8 <imain+0xd08>
a00156f8:	c6 06 80 00 	ld  [ %i2 ], %g3
a00156fc:	10 80 00 3b 	b  a00157e8 <imain+0xe38>
a0015700:	a6 10 3f ff 	mov  -1, %l3
a0015704:	80 a2 60 00 	cmp  %o1, 0
a0015708:	02 80 00 0a 	be  a0015730 <imain+0xd80>
a001570c:	a4 10 00 1a 	mov  %i2, %l2
a0015710:	80 a2 7f ff 	cmp  %o1, -1
a0015714:	02 80 00 14 	be  a0015764 <imain+0xdb4>
a0015718:	80 a6 40 1a 	cmp  %i1, %i2
a001571c:	30 80 00 23 	b,a   a00157a8 <imain+0xdf8>
a0015720:	80 a3 60 00 	cmp  %o5, 0
a0015724:	12 80 00 08 	bne  a0015744 <imain+0xd94>
a0015728:	94 26 80 12 	sub  %i2, %l2, %o2
a001572c:	b4 06 a0 04 	add  %i2, 4, %i2
a0015730:	80 a6 40 1a 	cmp  %i1, %i2
a0015734:	38 bf ff fb 	bgu,a   a0015720 <imain+0xd70>
a0015738:	da 06 80 00 	ld  [ %i2 ], %o5
a001573c:	a6 10 3f ff 	mov  -1, %l3
a0015740:	94 26 80 12 	sub  %i2, %l2, %o2
a0015744:	92 10 00 12 	mov  %l2, %o1
a0015748:	10 80 00 23 	b  a00157d4 <imain+0xe24>
a001574c:	90 10 00 16 	mov  %l6, %o0
a0015750:	80 a3 ff ff 	cmp  %o7, -1
a0015754:	12 80 00 08 	bne  a0015774 <imain+0xdc4>
a0015758:	92 26 80 12 	sub  %i2, %l2, %o1
a001575c:	b4 06 a0 04 	add  %i2, 4, %i2
a0015760:	80 a6 40 1a 	cmp  %i1, %i2
a0015764:	38 bf ff fb 	bgu,a   a0015750 <imain+0xda0>
a0015768:	de 06 80 00 	ld  [ %i2 ], %o7
a001576c:	10 80 00 06 	b  a0015784 <imain+0xdd4>
a0015770:	a6 24 80 15 	sub  %l2, %l5, %l3
a0015774:	7f ff c4 2c 	call  a0006824 <FlashClearBytes.lto_priv.373>
a0015778:	90 10 00 12 	mov  %l2, %o0
a001577c:	10 80 00 03 	b  a0015788 <imain+0xdd8>
a0015780:	94 26 80 12 	sub  %i2, %l2, %o2
a0015784:	94 26 80 12 	sub  %i2, %l2, %o2
a0015788:	92 10 00 12 	mov  %l2, %o1
a001578c:	10 80 00 12 	b  a00157d4 <imain+0xe24>
a0015790:	90 10 00 14 	mov  %l4, %o0
a0015794:	80 a2 bf ff 	cmp  %o2, -1
a0015798:	02 80 00 08 	be  a00157b8 <imain+0xe08>
a001579c:	92 26 80 12 	sub  %i2, %l2, %o1
a00157a0:	b4 06 a0 04 	add  %i2, 4, %i2
a00157a4:	80 a6 40 1a 	cmp  %i1, %i2
a00157a8:	38 bf ff fb 	bgu,a   a0015794 <imain+0xde4>
a00157ac:	d4 06 80 00 	ld  [ %i2 ], %o2
a00157b0:	10 80 00 06 	b  a00157c8 <imain+0xe18>
a00157b4:	a6 10 3f ff 	mov  -1, %l3
a00157b8:	7f ff c4 1b 	call  a0006824 <FlashClearBytes.lto_priv.373>
a00157bc:	90 10 00 12 	mov  %l2, %o0
a00157c0:	10 80 00 03 	b  a00157cc <imain+0xe1c>
a00157c4:	94 26 80 12 	sub  %i2, %l2, %o2
a00157c8:	94 26 80 12 	sub  %i2, %l2, %o2
a00157cc:	92 10 00 12 	mov  %l2, %o1
a00157d0:	90 10 00 17 	mov  %l7, %o0
a00157d4:	7f ff ac fc 	call  a0000bc4 <_ilog>
a00157d8:	01 00 00 00 	nop 
a00157dc:	80 a6 40 1a 	cmp  %i1, %i2
a00157e0:	38 bf ff b6 	bgu,a   a00156b8 <imain+0xd08>
a00157e4:	c6 06 80 00 	ld  [ %i2 ], %g3
a00157e8:	c2 0f 20 04 	ldub  [ %i4 + 4 ], %g1
a00157ec:	e6 37 20 06 	sth  %l3, [ %i4 + 6 ]
a00157f0:	80 a0 00 01 	cmp  %g0, %g1
a00157f4:	88 60 3f ff 	subx  %g0, -1, %g4
a00157f8:	83 29 20 02 	sll  %g4, 2, %g1
a00157fc:	99 29 20 04 	sll  %g4, 4, %o4
a0015800:	82 00 40 0c 	add  %g1, %o4, %g1
a0015804:	a4 07 40 01 	add  %i5, %g1, %l2
a0015808:	c6 0c a0 10 	ldub  [ %l2 + 0x10 ], %g3
a001580c:	80 a0 e0 00 	cmp  %g3, 0
a0015810:	02 80 00 07 	be  a001582c <imain+0xe7c>
a0015814:	80 8e e0 ff 	btst  0xff, %i3
a0015818:	d0 07 40 01 	ld  [ %i5 + %g1 ], %o0
a001581c:	7f ff c3 2c 	call  a00064cc <FLASHRAW_eraseGeneric>
a0015820:	92 10 20 01 	mov  1, %o1
a0015824:	c0 2c a0 10 	clrb  [ %l2 + 0x10 ]
a0015828:	80 8e e0 ff 	btst  0xff, %i3
a001582c:	12 80 00 07 	bne  a0015848 <imain+0xe98>
a0015830:	03 00 00 40 	sethi  %hi(0x10000), %g1
a0015834:	c4 17 20 06 	lduh  [ %i4 + 6 ], %g2
a0015838:	82 20 40 02 	sub  %g1, %g2, %g1
a001583c:	80 a0 60 ff 	cmp  %g1, 0xff
a0015840:	24 80 00 02 	ble,a   a0015848 <imain+0xe98>
a0015844:	b6 10 20 03 	mov  3, %i3
a0015848:	d6 17 20 06 	lduh  [ %i4 + 6 ], %o3
a001584c:	d4 0f 20 04 	ldub  [ %i4 + 4 ], %o2
a0015850:	92 10 00 1b 	mov  %i3, %o1
a0015854:	29 3e c3 40 	sethi  %hi(0xfb0d0000), %l4
a0015858:	7f ff ac db 	call  a0000bc4 <_ilog>
a001585c:	90 15 20 01 	or  %l4, 1, %o0	! fb0d0001 <curr_flash_pos+0x3a6735d9>
a0015860:	80 a6 e0 01 	cmp  %i3, 1
a0015864:	02 80 00 25 	be  a00158f8 <imain+0xf48>
a0015868:	01 00 00 00 	nop 
a001586c:	0a 80 00 1f 	bcs  a00158e8 <imain+0xf38>
a0015870:	80 a6 e0 03 	cmp  %i3, 3
a0015874:	32 80 00 24 	bne,a   a0015904 <imain+0xf54>
a0015878:	39 28 40 1a 	sethi  %hi(0xa1006800), %i4
a001587c:	7f ff c8 21 	call  a0007900 <Config_LoadAllVarsFromFlash.lto_priv.903>
a0015880:	2b 28 40 1c 	sethi  %hi(0xa1007000), %l5
a0015884:	7f ff c3 6f 	call  a0006640 <FLASH_StartBlockSwap>
a0015888:	01 00 00 00 	nop 
a001588c:	7f ff c9 01 	call  a0007c90 <Config_MarkAllVarsToSave.lto_priv.904>
a0015890:	01 00 00 00 	nop 
a0015894:	82 10 20 01 	mov  1, %g1	! 1 <__lex_srodata_size+0x1>
a0015898:	7f ff c8 9e 	call  a0007b10 <Config_SaveAllFlashVariables.lto_priv.902>
a001589c:	c2 2d 62 0e 	stb  %g1, [ %l5 + 0x20e ]
a00158a0:	d2 0f 20 05 	ldub  [ %i4 + 5 ], %o1
a00158a4:	94 02 60 01 	add  %o1, 1, %o2
a00158a8:	d0 0f 20 04 	ldub  [ %i4 + 4 ], %o0
a00158ac:	7f ff c3 b4 	call  a000677c <SetActiveFlashBlock.lto_priv.374>
a00158b0:	92 0a a0 ff 	and  %o2, 0xff, %o1
a00158b4:	c2 0f 20 04 	ldub  [ %i4 + 4 ], %g1
a00158b8:	80 a0 00 01 	cmp  %g0, %g1
a00158bc:	82 60 3f ff 	subx  %g0, -1, %g1
a00158c0:	ad 28 60 02 	sll  %g1, 2, %l6
a00158c4:	83 28 60 04 	sll  %g1, 4, %g1
a00158c8:	ae 05 80 01 	add  %l6, %g1, %l7
a00158cc:	d0 07 40 17 	ld  [ %i5 + %l7 ], %o0
a00158d0:	92 10 20 01 	mov  1, %o1
a00158d4:	7f ff c2 fe 	call  a00064cc <FLASHRAW_eraseGeneric>
a00158d8:	b2 07 40 17 	add  %i5, %l7, %i1
a00158dc:	c0 2e 60 10 	clrb  [ %i1 + 0x10 ]
a00158e0:	10 80 00 08 	b  a0015900 <imain+0xf50>
a00158e4:	c0 2d 62 0e 	clrb  [ %l5 + 0x20e ]
a00158e8:	7f ff c8 06 	call  a0007900 <Config_LoadAllVarsFromFlash.lto_priv.903>
a00158ec:	39 28 40 1a 	sethi  %hi(0xa1006800), %i4
a00158f0:	10 80 00 06 	b  a0015908 <imain+0xf58>
a00158f4:	c2 07 21 ac 	ld  [ %i4 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a00158f8:	7f ff c8 86 	call  a0007b10 <Config_SaveAllFlashVariables.lto_priv.902>
a00158fc:	01 00 00 00 	nop 
a0015900:	39 28 40 1a 	sethi  %hi(0xa1006800), %i4
a0015904:	c2 07 21 ac 	ld  [ %i4 + 0x1ac ], %g1	! a10069ac <bb_core_registers.lto_priv.170>
a0015908:	f4 00 60 0c 	ld  [ %g1 + 0xc ], %i2
a001590c:	7f ff ba 46 	call  a0004224 <bb_top_IsDeviceLex>
a0015910:	ba 0e a8 00 	and  %i2, 0x800, %i5
a0015914:	92 07 bf c0 	add  %fp, -64, %o1
a0015918:	a6 10 00 08 	mov  %o0, %l3
a001591c:	7f ff c7 a8 	call  a00077bc <Config_ArbitrateGetVar>
a0015920:	90 10 20 1b 	mov  0x1b, %o0
a0015924:	a4 0e a2 00 	and  %i2, 0x200, %l2
a0015928:	80 a2 20 00 	cmp  %o0, 0
a001592c:	02 80 00 03 	be  a0015938 <imain+0xf88>
a0015930:	82 10 20 00 	clr  %g1
a0015934:	c2 0f bf c0 	ldub  [ %fp + -64 ], %g1
a0015938:	de 04 23 88 	ld  [ %l0 + 0x388 ], %o7
a001593c:	da 0b e0 04 	ldub  [ %o7 + 4 ], %o5
a0015940:	80 a3 60 01 	cmp  %o5, 1
a0015944:	08 80 00 dd 	bleu  a0015cb8 <imain+0x1308>
a0015948:	80 a7 60 00 	cmp  %i5, 0
a001594c:	02 80 00 0b 	be  a0015978 <imain+0xfc8>
a0015950:	80 a4 a0 00 	cmp  %l2, 0
a0015954:	02 80 00 05 	be  a0015968 <imain+0xfb8>
a0015958:	82 08 60 ff 	and  %g1, 0xff, %g1
a001595c:	80 a0 00 01 	cmp  %g0, %g1
a0015960:	10 80 00 04 	b  a0015970 <imain+0xfc0>
a0015964:	b4 10 20 02 	mov  2, %i2
a0015968:	80 a0 00 01 	cmp  %g0, %g1
a001596c:	b4 10 20 05 	mov  5, %i2
a0015970:	10 80 00 07 	b  a001598c <imain+0xfdc>
a0015974:	b8 46 bf ff 	addx  %i2, -1, %i4
a0015978:	12 80 00 05 	bne  a001598c <imain+0xfdc>
a001597c:	b8 10 20 00 	clr  %i4
a0015980:	80 a0 00 13 	cmp  %g0, %l3
a0015984:	b2 60 3f ff 	subx  %g0, -1, %i1
a0015988:	b8 06 60 03 	add  %i1, 3, %i4
a001598c:	ba 0f 20 ff 	and  %i4, 0xff, %i5
a0015990:	27 28 00 81 	sethi  %hi(0xa0020400), %l3
a0015994:	9f 2f 60 03 	sll  %i5, 3, %o7
a0015998:	a4 14 e0 ec 	or  %l3, 0xec, %l2
a001599c:	c2 04 80 0f 	ld  [ %l2 + %o7 ], %g1
a00159a0:	80 a0 60 00 	cmp  %g1, 0
a00159a4:	02 80 00 06 	be  a00159bc <imain+0x100c>
a00159a8:	9a 04 80 0f 	add  %l2, %o7, %o5
a00159ac:	ac 10 20 00 	clr  %l6
a00159b0:	d2 0b 60 04 	ldub  [ %o5 + 4 ], %o1
a00159b4:	10 80 00 0b 	b  a00159e0 <imain+0x1030>
a00159b8:	15 28 40 1c 	sethi  %hi(0xa1007000), %o2
a00159bc:	17 28 40 1c 	sethi  %hi(0xa1007000), %o3
a00159c0:	09 28 00 87 	sethi  %hi(0xa0021c00), %g4
a00159c4:	19 3e 4c 80 	sethi  %hi(0xf9320000), %o4
a00159c8:	b6 10 20 03 	mov  3, %i3
a00159cc:	ae 10 20 00 	clr  %l7
a00159d0:	aa 12 e2 b7 	or  %o3, 0x2b7, %l5
a00159d4:	ac 11 20 4f 	or  %g4, 0x4f, %l6
a00159d8:	10 80 00 1d 	b  a0015a4c <imain+0x109c>
a00159dc:	a8 13 21 04 	or  %o4, 0x104, %l4
a00159e0:	90 0d a0 ff 	and  %l6, 0xff, %o0
a00159e4:	80 a2 00 09 	cmp  %o0, %o1
a00159e8:	02 bf ff f5 	be  a00159bc <imain+0x100c>
a00159ec:	90 12 a2 a8 	or  %o2, 0x2a8, %o0
a00159f0:	da 08 60 01 	ldub  [ %g1 + 1 ], %o5
a00159f4:	d6 08 40 00 	ldub  [ %g1 ], %o3
a00159f8:	ac 05 a0 01 	inc  %l6
a00159fc:	da 2a 00 0b 	stb  %o5, [ %o0 + %o3 ]
a0015a00:	10 bf ff f8 	b  a00159e0 <imain+0x1030>
a0015a04:	82 00 60 02 	add  %g1, 2, %g1
a0015a08:	92 8e e0 ff 	andcc  %i3, 0xff, %o1
a0015a0c:	02 80 00 12 	be  a0015a54 <imain+0x10a4>
a0015a10:	80 a6 60 05 	cmp  %i1, 5
a0015a14:	82 40 20 00 	addx  %g0, 0, %g1
a0015a18:	80 88 60 ff 	btst  0xff, %g1
a0015a1c:	02 80 00 0e 	be  a0015a54 <imain+0x10a4>
a0015a20:	94 10 20 5b 	mov  0x5b, %o2
a0015a24:	92 10 00 15 	mov  %l5, %o1
a0015a28:	7f ff ca 9c 	call  a0008498 <I2C_WriteBlocking>
a0015a2c:	90 10 00 16 	mov  %l6, %o0
a0015a30:	80 a2 20 00 	cmp  %o0, 0
a0015a34:	32 bf ff f5 	bne,a   a0015a08 <imain+0x1058>
a0015a38:	b6 10 20 00 	clr  %i3
a0015a3c:	92 10 00 19 	mov  %i1, %o1
a0015a40:	90 10 00 14 	mov  %l4, %o0
a0015a44:	7f ff ac 60 	call  a0000bc4 <_ilog>
a0015a48:	ae 05 e0 01 	inc  %l7
a0015a4c:	10 bf ff ef 	b  a0015a08 <imain+0x1058>
a0015a50:	b2 0d e0 ff 	and  %l7, 0xff, %i1
a0015a54:	80 a2 60 00 	cmp  %o1, 0
a0015a58:	12 80 01 ab 	bne  a0016104 <imain+0x1754>
a0015a5c:	82 10 20 1d 	mov  0x1d, %g1
a0015a60:	c2 2f bf c0 	stb  %g1, [ %fp + -64 ]
a0015a64:	82 10 20 6d 	mov  0x6d, %g1
a0015a68:	39 00 00 09 	sethi  %hi(0x2400), %i4
a0015a6c:	c2 2f bf c1 	stb  %g1, [ %fp + -63 ]
a0015a70:	7f ff aa 7d 	call  a0000464 <LEON_TimerWaitMicroSec>
a0015a74:	90 17 23 10 	or  %i4, 0x310, %o0
a0015a78:	7f ff b4 fc 	call  a0002e68 <LEON_TimerRead>
a0015a7c:	b8 17 23 0f 	or  %i4, 0x30f, %i4
a0015a80:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
a0015a84:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a0015a88:	05 3f f8 0f 	sethi  %hi(0xffe03c00), %g2
a0015a8c:	13 3f ff f0 	sethi  %hi(0xffffc000), %o1
a0015a90:	15 00 01 e8 	sethi  %hi(0x7a000), %o2
a0015a94:	b2 10 00 08 	mov  %o0, %i1
a0015a98:	b6 10 e3 ff 	or  %g3, 0x3ff, %i3
a0015a9c:	b4 10 62 fc 	or  %g1, 0x2fc, %i2
a0015aa0:	a4 10 a3 ff 	or  %g2, 0x3ff, %l2
a0015aa4:	a6 12 60 3f 	or  %o1, 0x3f, %l3
a0015aa8:	a8 12 a1 1f 	or  %o2, 0x11f, %l4
a0015aac:	7f ff b4 ef 	call  a0002e68 <LEON_TimerRead>
a0015ab0:	01 00 00 00 	nop 
a0015ab4:	80 a6 40 08 	cmp  %i1, %o0
a0015ab8:	1a 80 00 03 	bcc  a0015ac4 <imain+0x1114>
a0015abc:	82 10 00 19 	mov  %i1, %g1
a0015ac0:	82 06 40 1b 	add  %i1, %i3, %g1
a0015ac4:	82 20 40 08 	sub  %g1, %o0, %g1
a0015ac8:	80 a0 40 1c 	cmp  %g1, %i4
a0015acc:	38 80 01 8a 	bgu,a   a00160f4 <imain+0x1744>
a0015ad0:	3b 3e 0c 81 	sethi  %hi(0xf8320400), %i5
a0015ad4:	c2 0e 20 18 	ldub  [ %i0 + 0x18 ], %g1
a0015ad8:	80 a0 60 00 	cmp  %g1, 0
a0015adc:	02 80 00 0b 	be  a0015b08 <imain+0x1158>
a0015ae0:	19 28 00 87 	sethi  %hi(0xa0021c00), %o4
a0015ae4:	07 3e c4 11 	sethi  %hi(0xfb104400), %g3
a0015ae8:	d4 06 00 00 	ld  [ %i0 ], %o2
a0015aec:	96 10 22 0e 	mov  0x20e, %o3
a0015af0:	92 13 20 4f 	or  %o4, 0x4f, %o1
a0015af4:	90 10 e2 02 	or  %g3, 0x202, %o0
a0015af8:	7f ff ac 33 	call  a0000bc4 <_ilog>
a0015afc:	ac 10 3f 9d 	mov  -99, %l6
a0015b00:	10 80 00 62 	b  a0015c88 <imain+0x12d8>
a0015b04:	92 0d a0 82 	and  %l6, 0x82, %o1
a0015b08:	7f ff cc 72 	call  a0008cd0 <I2C_SetPortBlock.lto_priv.900>
a0015b0c:	90 10 20 08 	mov  8, %o0
a0015b10:	da 06 80 00 	ld  [ %i2 ], %o5
a0015b14:	ea 03 60 18 	ld  [ %o5 + 0x18 ], %l5
a0015b18:	c0 23 60 18 	clr  [ %o5 + 0x18 ]
a0015b1c:	90 10 3f ff 	mov  -1, %o0
a0015b20:	d0 23 60 1c 	st  %o0, [ %o5 + 0x1c ]
a0015b24:	c2 03 60 08 	ld  [ %o5 + 8 ], %g1
a0015b28:	83 30 60 19 	srl  %g1, 0x19, %g1
a0015b2c:	80 88 60 01 	btst  1, %g1
a0015b30:	12 80 00 03 	bne  a0015b3c <imain+0x118c>
a0015b34:	82 10 3f 9d 	mov  -99, %g1
a0015b38:	c2 2b 60 13 	stb  %g1, [ %o5 + 0x13 ]
a0015b3c:	1f 00 06 a0 	sethi  %hi(0x1a8000), %o7
a0015b40:	d6 14 60 02 	lduh  [ %l1 + 2 ], %o3
a0015b44:	c2 03 60 0c 	ld  [ %o5 + 0xc ], %g1
a0015b48:	d6 33 60 06 	sth  %o3, [ %o5 + 6 ]
a0015b4c:	82 08 40 12 	and  %g1, %l2, %g1
a0015b50:	82 10 40 0f 	or  %g1, %o7, %g1
a0015b54:	82 08 40 13 	and  %g1, %l3, %g1
a0015b58:	82 10 60 40 	or  %g1, 0x40, %g1
a0015b5c:	82 08 7f f3 	and  %g1, -13, %g1
a0015b60:	82 10 60 08 	or  %g1, 8, %g1
a0015b64:	c2 23 60 0c 	st  %g1, [ %o5 + 0xc ]
a0015b68:	ac 10 3f 9d 	mov  -99, %l6
a0015b6c:	c2 03 60 0c 	ld  [ %o5 + 0xc ], %g1
a0015b70:	82 10 60 01 	or  %g1, 1, %g1
a0015b74:	c2 23 60 0c 	st  %g1, [ %o5 + 0xc ]
a0015b78:	7f ff b4 bc 	call  a0002e68 <LEON_TimerRead>
a0015b7c:	01 00 00 00 	nop 
a0015b80:	ae 10 00 08 	mov  %o0, %l7
a0015b84:	c2 06 80 00 	ld  [ %i2 ], %g1
a0015b88:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a0015b8c:	99 31 20 1b 	srl  %g4, 0x1b, %o4
a0015b90:	80 8b 20 01 	btst  1, %o4
a0015b94:	12 80 00 1a 	bne  a0015bfc <imain+0x124c>
a0015b98:	9e 10 20 00 	clr  %o7
a0015b9c:	c6 00 60 0c 	ld  [ %g1 + 0xc ], %g3
a0015ba0:	80 88 e0 01 	btst  1, %g3
a0015ba4:	02 80 00 16 	be  a0015bfc <imain+0x124c>
a0015ba8:	01 00 00 00 	nop 
a0015bac:	7f ff b4 af 	call  a0002e68 <LEON_TimerRead>
a0015bb0:	01 00 00 00 	nop 
a0015bb4:	80 a5 c0 08 	cmp  %l7, %o0
a0015bb8:	1a 80 00 03 	bcc  a0015bc4 <imain+0x1214>
a0015bbc:	82 10 00 17 	mov  %l7, %g1
a0015bc0:	82 05 c0 1b 	add  %l7, %i3, %g1
a0015bc4:	82 20 40 08 	sub  %g1, %o0, %g1
a0015bc8:	80 a0 40 14 	cmp  %g1, %l4
a0015bcc:	08 80 00 04 	bleu  a0015bdc <imain+0x122c>
a0015bd0:	09 28 40 0c 	sethi  %hi(0xa1003000), %g4
a0015bd4:	10 80 01 48 	b  a00160f4 <imain+0x1744>
a0015bd8:	3b 3e 04 11 	sethi  %hi(0xf8104400), %i5
a0015bdc:	c2 01 23 00 	ld  [ %g4 + 0x300 ], %g1
a0015be0:	80 a0 60 00 	cmp  %g1, 0
a0015be4:	22 bf ff e9 	be,a   a0015b88 <imain+0x11d8>
a0015be8:	c2 06 80 00 	ld  [ %i2 ], %g1
a0015bec:	9f c0 40 00 	call  %g1
a0015bf0:	01 00 00 00 	nop 
a0015bf4:	10 bf ff e5 	b  a0015b88 <imain+0x11d8>
a0015bf8:	c2 06 80 00 	ld  [ %i2 ], %g1
a0015bfc:	d2 00 60 08 	ld  [ %g1 + 8 ], %o1
a0015c00:	95 32 60 18 	srl  %o1, 0x18, %o2
a0015c04:	80 8a a0 01 	btst  1, %o2
a0015c08:	12 80 00 0b 	bne  a0015c34 <imain+0x1284>
a0015c0c:	80 a3 e0 00 	cmp  %o7, 0
a0015c10:	ec 08 60 17 	ldub  [ %g1 + 0x17 ], %l6
a0015c14:	80 a3 e0 00 	cmp  %o7, 0
a0015c18:	22 bf ff f9 	be,a   a0015bfc <imain+0x124c>
a0015c1c:	9e 10 20 01 	mov  1, %o7
a0015c20:	21 3e 84 04 	sethi  %hi(0xfa101000), %l0
a0015c24:	94 10 20 01 	mov  1, %o2
a0015c28:	92 10 22 3b 	mov  0x23b, %o1
a0015c2c:	7f ff dc d9 	call  a000cf90 <_iassert>
a0015c30:	90 14 23 07 	or  %l0, 0x307, %o0
a0015c34:	22 bf ff d5 	be,a   a0015b88 <imain+0x11d8>
a0015c38:	c2 06 80 00 	ld  [ %i2 ], %g1
a0015c3c:	ae 10 20 07 	mov  7, %l7
a0015c40:	ee 20 60 1c 	st  %l7, [ %g1 + 0x1c ]
a0015c44:	ea 20 60 18 	st  %l5, [ %g1 + 0x18 ]
a0015c48:	c2 00 60 0c 	ld  [ %g1 + 0xc ], %g1
a0015c4c:	80 a0 60 00 	cmp  %g1, 0
a0015c50:	16 80 00 0e 	bge  a0015c88 <imain+0x12d8>
a0015c54:	92 0d a0 82 	and  %l6, 0x82, %o1
a0015c58:	92 10 22 46 	mov  0x246, %o1
a0015c5c:	2b 3e 44 11 	sethi  %hi(0xf9104400), %l5
a0015c60:	7f ff ab d9 	call  a0000bc4 <_ilog>
a0015c64:	90 15 63 02 	or  %l5, 0x302, %o0	! f9104702 <curr_flash_pos+0x386a7cda>
a0015c68:	c2 06 80 00 	ld  [ %i2 ], %g1
a0015c6c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
a0015c70:	9a 10 a0 20 	or  %g2, 0x20, %o5
a0015c74:	da 20 60 0c 	st  %o5, [ %g1 + 0xc ]
a0015c78:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a0015c7c:	96 0a 3f df 	and  %o0, -33, %o3
a0015c80:	d6 20 60 0c 	st  %o3, [ %g1 + 0xc ]
a0015c84:	92 0d a0 82 	and  %l6, 0x82, %o1
a0015c88:	80 a2 60 80 	cmp  %o1, 0x80
a0015c8c:	12 bf ff 88 	bne  a0015aac <imain+0x10fc>
a0015c90:	05 28 00 87 	sethi  %hi(0xa0021c00), %g2
a0015c94:	92 07 bf c0 	add  %fp, -64, %o1
a0015c98:	94 10 20 02 	mov  2, %o2
a0015c9c:	7f ff c9 ff 	call  a0008498 <I2C_WriteBlocking>
a0015ca0:	90 10 a0 4f 	or  %g2, 0x4f, %o0
a0015ca4:	15 3e 4c 80 	sethi  %hi(0xf9320000), %o2
a0015ca8:	92 10 00 1d 	mov  %i5, %o1
a0015cac:	7f ff ab c6 	call  a0000bc4 <_ilog>
a0015cb0:	90 12 a3 02 	or  %o2, 0x302, %o0
a0015cb4:	30 80 00 3b 	b,a   a0015da0 <imain+0x13f0>
a0015cb8:	03 28 00 81 	sethi  %hi(0xa0020400), %g1
a0015cbc:	80 a0 00 1d 	cmp  %g0, %i5
a0015cc0:	b0 10 60 c4 	or  %g1, 0xc4, %i0
a0015cc4:	a8 40 20 00 	addx  %g0, 0, %l4
a0015cc8:	83 2d 20 03 	sll  %l4, 3, %g1
a0015ccc:	d0 06 00 01 	ld  [ %i0 + %g1 ], %o0
a0015cd0:	82 06 00 01 	add  %i0, %g1, %g1
a0015cd4:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0015cd8:	23 28 40 0b 	sethi  %hi(0xa1002c00), %l1
a0015cdc:	ac 14 63 0c 	or  %l1, 0x30c, %l6	! a1002f0c <idtClk.lto_priv.565>
a0015ce0:	d0 24 63 0c 	st  %o0, [ %l1 + 0x30c ]
a0015ce4:	80 88 60 ff 	btst  0xff, %g1
a0015ce8:	c2 2d a0 04 	stb  %g1, [ %l6 + 4 ]
a0015cec:	02 80 01 04 	be  a00160fc <imain+0x174c>
a0015cf0:	c0 2d a0 05 	clrb  [ %l6 + 5 ]
a0015cf4:	17 28 00 87 	sethi  %hi(0xa0021c00), %o3
a0015cf8:	09 3e 8c 80 	sethi  %hi(0xfa320000), %g4
a0015cfc:	ae 10 20 00 	clr  %l7
a0015d00:	b6 12 e0 4f 	or  %o3, 0x4f, %i3
a0015d04:	aa 11 20 04 	or  %g4, 4, %l5
a0015d08:	d8 0d a0 05 	ldub  [ %l6 + 5 ], %o4
a0015d0c:	c2 0d a0 04 	ldub  [ %l6 + 4 ], %g1
a0015d10:	80 a3 00 01 	cmp  %o4, %g1
a0015d14:	02 80 00 1c 	be  a0015d84 <imain+0x13d4>
a0015d18:	85 2b 20 01 	sll  %o4, 1, %g2
a0015d1c:	c2 05 80 00 	ld  [ %l6 ], %g1
a0015d20:	94 10 20 02 	mov  2, %o2
a0015d24:	92 00 40 02 	add  %g1, %g2, %o1
a0015d28:	7f ff c9 dc 	call  a0008498 <I2C_WriteBlocking>
a0015d2c:	90 10 00 1b 	mov  %i3, %o0
a0015d30:	80 a2 20 00 	cmp  %o0, 0
a0015d34:	02 80 00 07 	be  a0015d50 <imain+0x13a0>
a0015d38:	94 0d e0 ff 	and  %l7, 0xff, %o2
a0015d3c:	c2 0d a0 05 	ldub  [ %l6 + 5 ], %g1
a0015d40:	82 00 60 01 	inc  %g1
a0015d44:	ae 10 20 00 	clr  %l7
a0015d48:	10 bf ff f0 	b  a0015d08 <imain+0x1358>
a0015d4c:	c2 2d a0 05 	stb  %g1, [ %l6 + 5 ]
a0015d50:	80 a2 a0 04 	cmp  %o2, 4
a0015d54:	38 80 00 08 	bgu,a   a0015d74 <imain+0x13c4>
a0015d58:	c2 0d a0 05 	ldub  [ %l6 + 5 ], %g1
a0015d5c:	d2 0d a0 05 	ldub  [ %l6 + 5 ], %o1
a0015d60:	90 10 00 15 	mov  %l5, %o0
a0015d64:	7f ff ab 98 	call  a0000bc4 <_ilog>
a0015d68:	ae 05 e0 01 	inc  %l7
a0015d6c:	10 bf ff e8 	b  a0015d0c <imain+0x135c>
a0015d70:	d8 0d a0 05 	ldub  [ %l6 + 5 ], %o4
a0015d74:	80 a0 00 01 	cmp  %g0, %g1
a0015d78:	92 40 20 00 	addx  %g0, 0, %o1
a0015d7c:	10 80 00 e1 	b  a0016100 <imain+0x1750>
a0015d80:	94 02 60 02 	add  %o1, 2, %o2
a0015d84:	07 3e 4c 80 	sethi  %hi(0xf9320000), %g3
a0015d88:	92 10 00 14 	mov  %l4, %o1
a0015d8c:	7f ff ab 8e 	call  a0000bc4 <_ilog>
a0015d90:	90 10 e3 02 	or  %g3, 0x302, %o0
a0015d94:	c0 25 80 00 	clr  [ %l6 ]
a0015d98:	c0 2d a0 04 	clrb  [ %l6 + 4 ]
a0015d9c:	c0 2d a0 05 	clrb  [ %l6 + 5 ]
a0015da0:	7f ff b4 36 	call  a0002e78 <LEON_EnableIrq>
a0015da4:	90 10 20 0a 	mov  0xa, %o0
a0015da8:	1b 28 00 41 	sethi  %hi(0xa0010400), %o5
a0015dac:	94 10 20 7d 	mov  0x7d, %o2
a0015db0:	90 13 61 d0 	or  %o5, 0x1d0, %o0
a0015db4:	7f ff bf cb 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0015db8:	92 10 20 01 	mov  1, %o1
a0015dbc:	17 28 40 0b 	sethi  %hi(0xa1002c00), %o3
a0015dc0:	94 10 2d ac 	mov  0xdac, %o2
a0015dc4:	b8 12 e3 74 	or  %o3, 0x374, %i4
a0015dc8:	92 10 20 00 	clr  %o1
a0015dcc:	d0 27 20 04 	st  %o0, [ %i4 + 4 ]
a0015dd0:	11 28 00 42 	sethi  %hi(0xa0010800), %o0
a0015dd4:	7f ff bf c3 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0015dd8:	90 12 20 80 	or  %o0, 0x80, %o0	! a0010880 <LED_BootingFinish.lto_priv.878>
a0015ddc:	92 10 20 01 	mov  1, %o1
a0015de0:	d0 27 20 08 	st  %o0, [ %i4 + 8 ]
a0015de4:	7f ff ce 5c 	call  a0009754 <LED_SetLedState>
a0015de8:	90 10 20 06 	mov  6, %o0
a0015dec:	92 10 20 01 	mov  1, %o1
a0015df0:	7f ff ce 59 	call  a0009754 <LED_SetLedState>
a0015df4:	90 10 20 07 	mov  7, %o0
a0015df8:	7f ff ad 32 	call  a00012c0 <TIMING_TimerStart>
a0015dfc:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a0015e00:	7f ff ad 30 	call  a00012c0 <TIMING_TimerStart>
a0015e04:	d0 07 20 08 	ld  [ %i4 + 8 ], %o0
a0015e08:	03 20 00 08 	sethi  %hi(0x80002000), %g1
a0015e0c:	82 10 61 00 	or  %g1, 0x100, %g1	! 80002100 <__load_start_lexsrodata+0x20002100>
a0015e10:	23 28 40 18 	sethi  %hi(0xa1006000), %l1
a0015e14:	92 10 20 02 	mov  2, %o1
a0015e18:	c2 24 63 8c 	st  %g1, [ %l1 + 0x38c ]
a0015e1c:	90 10 20 02 	mov  2, %o0
a0015e20:	25 28 00 86 	sethi  %hi(0xa0021800), %l2
a0015e24:	2b 3e c9 40 	sethi  %hi(0xfb250000), %l5
a0015e28:	48 28 44 a3 	call  c0a270b4 <ilog_SetLevel>
a0015e2c:	ba 14 a0 8c 	or  %l2, 0x8c, %i5
a0015e30:	a6 07 60 50 	add  %i5, 0x50, %l3
a0015e34:	29 00 00 04 	sethi  %hi(0x1000), %l4
a0015e38:	ae 15 62 06 	or  %l5, 0x206, %l7
a0015e3c:	f0 17 40 00 	lduh  [ %i5 ], %i0
a0015e40:	f2 17 60 02 	lduh  [ %i5 + 2 ], %i1
a0015e44:	94 07 bf 7c 	add  %fp, -132, %o2
a0015e48:	e8 27 bf 7c 	st  %l4, [ %fp + -132 ]
a0015e4c:	b5 2e 60 10 	sll  %i1, 0x10, %i2
a0015e50:	b7 2e 20 10 	sll  %i0, 0x10, %i3
a0015e54:	ad 36 a0 10 	srl  %i2, 0x10, %l6
a0015e58:	a3 36 e0 10 	srl  %i3, 0x10, %l1
a0015e5c:	92 10 00 16 	mov  %l6, %o1
a0015e60:	7f ff b9 f9 	call  a0004644 <drpWrite.lto_priv.867>
a0015e64:	90 10 00 11 	mov  %l1, %o0
a0015e68:	96 10 00 16 	mov  %l6, %o3
a0015e6c:	15 00 00 04 	sethi  %hi(0x1000), %o2
a0015e70:	92 10 00 11 	mov  %l1, %o1
a0015e74:	7f ff ab 54 	call  a0000bc4 <_ilog>
a0015e78:	90 10 00 17 	mov  %l7, %o0
a0015e7c:	ba 07 60 04 	add  %i5, 4, %i5
a0015e80:	80 a7 40 13 	cmp  %i5, %l3
a0015e84:	32 bf ff ef 	bne,a   a0015e40 <imain+0x1490>
a0015e88:	f0 17 40 00 	lduh  [ %i5 ], %i0
a0015e8c:	25 28 40 01 	sethi  %hi(0xa1000400), %l2
a0015e90:	90 10 20 5a 	mov  0x5a, %o0
a0015e94:	7f ff c6 4a 	call  a00077bc <Config_ArbitrateGetVar>
a0015e98:	92 14 a2 80 	or  %l2, 0x280, %o1
a0015e9c:	80 a2 20 00 	cmp  %o0, 0
a0015ea0:	02 80 00 18 	be  a0015f00 <imain+0x1550>
a0015ea4:	27 28 00 82 	sethi  %hi(0xa0020800), %l3
a0015ea8:	c2 04 23 88 	ld  [ %l0 + 0x388 ], %g1
a0015eac:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0015eb0:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0015eb4:	a0 14 a2 80 	or  %l2, 0x280, %l0
a0015eb8:	80 a0 60 10 	cmp  %g1, 0x10
a0015ebc:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0015ec0:	02 80 00 06 	be  a0015ed8 <imain+0x1528>
a0015ec4:	9e 10 62 11 	or  %g1, 0x211, %o7	! a1007211 <xadcContext.lto_priv.326>
a0015ec8:	c8 0c a2 80 	ldub  [ %l2 + 0x280 ], %g4
a0015ecc:	c8 28 62 11 	stb  %g4, [ %g1 + 0x211 ]
a0015ed0:	10 80 00 05 	b  a0015ee4 <imain+0x1534>
a0015ed4:	c6 0c 20 02 	ldub  [ %l0 + 2 ], %g3
a0015ed8:	d8 0c 20 01 	ldub  [ %l0 + 1 ], %o4
a0015edc:	d8 28 62 11 	stb  %o4, [ %g1 + 0x211 ]
a0015ee0:	c6 0c 20 03 	ldub  [ %l0 + 3 ], %g3
a0015ee4:	c6 2b e0 01 	stb  %g3, [ %o7 + 1 ]
a0015ee8:	05 3e 8b c1 	sethi  %hi(0xfa2f0400), %g2
a0015eec:	d4 0b e0 01 	ldub  [ %o7 + 1 ], %o2
a0015ef0:	d2 08 62 11 	ldub  [ %g1 + 0x211 ], %o1
a0015ef4:	7f ff ab 34 	call  a0000bc4 <_ilog>
a0015ef8:	90 10 a1 01 	or  %g2, 0x101, %o0
a0015efc:	27 28 00 82 	sethi  %hi(0xa0020800), %l3
a0015f00:	7f ff dd 12 	call  a000d348 <STATSMON_RegisterStatgroup>
a0015f04:	90 14 e1 50 	or  %l3, 0x150, %o0	! a0020950 <XAdc8Registration.lto_priv.327>
a0015f08:	92 10 20 01 	mov  1, %o1
a0015f0c:	7f ff dd 37 	call  a000d3e8 <STATSMON_StatgroupControl>
a0015f10:	90 14 e1 50 	or  %l3, 0x150, %o0
a0015f14:	7f ff b9 4e 	call  a000444c <bb_top_IsFpgaGoldenImage>
a0015f18:	01 00 00 00 	nop 
a0015f1c:	80 a2 20 00 	cmp  %o0, 0
a0015f20:	02 80 00 7d 	be  a0016114 <imain+0x1764>
a0015f24:	ac 10 00 08 	mov  %o0, %l6
a0015f28:	29 30 40 00 	sethi  %hi(0xc1000000), %l4
a0015f2c:	d2 05 00 00 	ld  [ %l4 ], %o1
a0015f30:	03 00 27 ff 	sethi  %hi(0x9ffc00), %g1
a0015f34:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 9fffff <__target_size+0x9a36d7>
a0015f38:	80 a2 40 01 	cmp  %o1, %g1
a0015f3c:	18 80 00 6a 	bgu  a00160e4 <imain+0x1734>
a0015f40:	92 10 20 00 	clr  %o1
a0015f44:	82 15 20 04 	or  %l4, 4, %g1
a0015f48:	c2 00 40 00 	ld  [ %g1 ], %g1
a0015f4c:	80 a0 7f ff 	cmp  %g1, -1
a0015f50:	12 80 00 65 	bne  a00160e4 <imain+0x1734>
a0015f54:	01 00 00 00 	nop 
a0015f58:	7f ff ba 6b 	call  a0004904 <ILOG_istatus>
a0015f5c:	90 10 20 27 	mov  0x27, %o0	! 27 <__rex_rodata_size+0x7>
a0015f60:	d4 05 00 00 	ld  [ %l4 ], %o2
a0015f64:	ba 15 21 00 	or  %l4, 0x100, %i5
a0015f68:	7f ff b3 c0 	call  a0002e68 <LEON_TimerRead>
a0015f6c:	b6 02 80 1d 	add  %o2, %i5, %i3
a0015f70:	c2 0f 20 12 	ldub  [ %i4 + 0x12 ], %g1
a0015f74:	82 10 60 01 	or  %g1, 1, %g1
a0015f78:	b4 10 00 08 	mov  %o0, %i2
a0015f7c:	7f ff b7 3a 	call  a0003c64 <UART_WaitForTx>
a0015f80:	c2 2f 20 12 	stb  %g1, [ %i4 + 0x12 ]
a0015f84:	1b 00 3f ff 	sethi  %hi(0xfffc00), %o5
a0015f88:	17 00 01 e8 	sethi  %hi(0x7a000), %o3
a0015f8c:	b0 10 3f ff 	mov  -1, %i0
a0015f90:	b2 10 3f ff 	mov  -1, %i1
a0015f94:	a4 10 20 01 	mov  1, %l2
a0015f98:	23 00 00 40 	sethi  %hi(0x10000), %l1
a0015f9c:	aa 13 63 ff 	or  %o5, 0x3ff, %l5
a0015fa0:	ae 12 e1 20 	or  %o3, 0x120, %l7
a0015fa4:	80 a6 c0 1d 	cmp  %i3, %i5
a0015fa8:	08 80 00 2c 	bleu  a0016058 <imain+0x16a8>
a0015fac:	82 07 40 11 	add  %i5, %l1, %g1
a0015fb0:	94 10 00 18 	mov  %i0, %o2
a0015fb4:	80 a6 c0 01 	cmp  %i3, %g1
a0015fb8:	1a 80 00 09 	bcc  a0015fdc <imain+0x162c>
a0015fbc:	96 10 00 19 	mov  %i1, %o3
a0015fc0:	92 26 c0 1d 	sub  %i3, %i5, %o1
a0015fc4:	90 10 00 1d 	mov  %i5, %o0
a0015fc8:	7f ff b7 0c 	call  a0003bf8 <crcFastBlock>
a0015fcc:	ba 10 00 1b 	mov  %i3, %i5
a0015fd0:	b0 10 00 08 	mov  %o0, %i0
a0015fd4:	10 80 00 07 	b  a0015ff0 <imain+0x1640>
a0015fd8:	b2 10 00 09 	mov  %o1, %i1
a0015fdc:	13 00 00 40 	sethi  %hi(0x10000), %o1
a0015fe0:	7f ff b7 06 	call  a0003bf8 <crcFastBlock>
a0015fe4:	90 10 00 1d 	mov  %i5, %o0
a0015fe8:	b0 10 00 08 	mov  %o0, %i0
a0015fec:	b2 10 00 09 	mov  %o1, %i1
a0015ff0:	7f ff b3 9e 	call  a0002e68 <LEON_TimerRead>
a0015ff4:	01 00 00 00 	nop 
a0015ff8:	80 a6 80 08 	cmp  %i2, %o0
a0015ffc:	1a 80 00 03 	bcc  a0016008 <imain+0x1658>
a0016000:	82 10 00 1a 	mov  %i2, %g1
a0016004:	82 06 80 15 	add  %i2, %l5, %g1
a0016008:	82 20 40 08 	sub  %g1, %o0, %g1
a001600c:	80 a0 40 17 	cmp  %g1, %l7
a0016010:	28 bf ff e5 	bleu,a   a0015fa4 <imain+0x15f4>
a0016014:	ba 07 40 11 	add  %i5, %l1, %i5
a0016018:	7f ff b3 94 	call  a0002e68 <LEON_TimerRead>
a001601c:	01 00 00 00 	nop 
a0016020:	80 8c a0 ff 	btst  0xff, %l2
a0016024:	02 80 00 08 	be  a0016044 <imain+0x1694>
a0016028:	b4 10 00 08 	mov  %o0, %i2
a001602c:	92 10 20 01 	mov  1, %o1
a0016030:	90 10 20 00 	clr  %o0
a0016034:	7f ff cf 92 	call  a0009e7c <GPIO_dataWriteRMW>
a0016038:	a4 10 20 00 	clr  %l2
a001603c:	10 bf ff da 	b  a0015fa4 <imain+0x15f4>
a0016040:	ba 07 40 11 	add  %i5, %l1, %i5
a0016044:	90 10 20 00 	clr  %o0
a0016048:	7f ff cf 43 	call  a0009d54 <GpioSet>
a001604c:	a4 10 20 01 	mov  1, %l2
a0016050:	10 bf ff d5 	b  a0015fa4 <imain+0x15f4>
a0016054:	ba 07 40 11 	add  %i5, %l1, %i5
a0016058:	aa 3e 20 00 	xnor  %i0, 0, %l5
a001605c:	11 30 40 00 	sethi  %hi(0xc1000000), %o0
a0016060:	82 12 20 08 	or  %o0, 8, %g1	! c1000008 <curr_flash_pos+0x5a35e0>
a0016064:	f0 00 40 00 	ld  [ %g1 ], %i0
a0016068:	80 a6 00 15 	cmp  %i0, %l5
a001606c:	12 80 00 0f 	bne  a00160a8 <imain+0x16f8>
a0016070:	ae 3e 60 00 	xnor  %i1, 0, %l7
a0016074:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0016078:	80 a0 40 17 	cmp  %g1, %l7
a001607c:	12 80 00 0c 	bne  a00160ac <imain+0x16fc>
a0016080:	03 37 ab 6f 	sethi  %hi(0xdeadbc00), %g1
a0016084:	03 00 26 95 	sethi  %hi(0x9a5400), %g1
a0016088:	82 10 61 ed 	or  %g1, 0x1ed, %g1	! 9a55ed <__target_size+0x948cc5>
a001608c:	94 10 20 04 	mov  4, %o2
a0016090:	c2 27 bf c0 	st  %g1, [ %fp + -64 ]
a0016094:	92 07 bf c0 	add  %fp, -64, %o1
a0016098:	7f ff ac d2 	call  a00013e0 <FLASHRAW_write>
a001609c:	90 12 20 04 	or  %o0, 4, %o0
a00160a0:	10 80 00 0c 	b  a00160d0 <imain+0x1720>
a00160a4:	80 8d a0 ff 	btst  0xff, %l6
a00160a8:	03 37 ab 6f 	sethi  %hi(0xdeadbc00), %g1
a00160ac:	82 10 62 ef 	or  %g1, 0x2ef, %g1	! deadbeef <curr_flash_pos+0x1e07f4c7>
a00160b0:	94 10 20 04 	mov  4, %o2
a00160b4:	c2 27 bf c0 	st  %g1, [ %fp + -64 ]
a00160b8:	92 07 bf c0 	add  %fp, -64, %o1
a00160bc:	33 30 40 00 	sethi  %hi(0xc1000000), %i1
a00160c0:	ac 10 20 00 	clr  %l6
a00160c4:	7f ff ac c7 	call  a00013e0 <FLASHRAW_write>
a00160c8:	90 16 60 04 	or  %i1, 4, %o0
a00160cc:	80 8d a0 ff 	btst  0xff, %l6
a00160d0:	22 80 00 05 	be,a   a00160e4 <imain+0x1734>
a00160d4:	92 10 20 00 	clr  %o1
a00160d8:	7f ff b8 3e 	call  a00041d0 <bb_top_switchFpgaImage>
a00160dc:	01 00 00 00 	nop 
a00160e0:	92 10 20 00 	clr  %o1	! 0 <__lex_srodata_size>
a00160e4:	7f ff ba 08 	call  a0004904 <ILOG_istatus>
a00160e8:	90 10 20 17 	mov  0x17, %o0
a00160ec:	10 80 00 0b 	b  a0016118 <imain+0x1768>
a00160f0:	92 10 20 1d 	mov  0x1d, %o1
a00160f4:	10 bf fb 61 	b  a0014e78 <imain+0x4c8>
a00160f8:	90 17 61 07 	or  %i5, 0x107, %o0
a00160fc:	94 10 20 01 	mov  1, %o2
a0016100:	92 0a a0 ff 	and  %o2, 0xff, %o1
a0016104:	1f 3e 4c 81 	sethi  %hi(0xf9320400), %o7
a0016108:	90 13 e0 07 	or  %o7, 7, %o0	! f9320407 <curr_flash_pos+0x388c39df>
a001610c:	7f ff db a1 	call  a000cf90 <_iassert>
a0016110:	01 00 00 00 	nop 
a0016114:	92 10 20 1d 	mov  0x1d, %o1	! 1d <fpga_golden_fw_address+0x1>
a0016118:	48 28 43 e7 	call  c0a270b4 <ilog_SetLevel>
a001611c:	90 10 20 02 	mov  2, %o0
a0016120:	94 10 20 01 	mov  1, %o2
a0016124:	92 10 20 00 	clr  %o1
a0016128:	35 28 00 3e 	sethi  %hi(0xa000f800), %i2
a001612c:	7f ff be ed 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0016130:	90 16 a3 5c 	or  %i2, 0x35c, %o0	! a000fb5c <atmel_executionTimeElapsed.lto_priv.874>
a0016134:	37 28 40 0c 	sethi  %hi(0xa1003000), %i3
a0016138:	94 10 20 03 	mov  3, %o2
a001613c:	a2 16 e2 40 	or  %i3, 0x240, %l1
a0016140:	92 10 20 00 	clr  %o1
a0016144:	d0 24 60 7c 	st  %o0, [ %l1 + 0x7c ]
a0016148:	3b 28 00 23 	sethi  %hi(0xa0008c00), %i5
a001614c:	7f ff be e5 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a0016150:	90 17 63 00 	or  %i5, 0x300, %o0	! a0008f00 <atmel_write.lto_priv.875>
a0016154:	82 10 20 01 	mov  1, %g1
a0016158:	c2 2c 60 8f 	stb  %g1, [ %l1 + 0x8f ]
a001615c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0016160:	e4 00 60 c8 	ld  [ %g1 + 0xc8 ], %l2	! a10074c8 <unlockedExecutionTime.lto_priv.870>
a0016164:	d0 24 60 80 	st  %o0, [ %l1 + 0x80 ]
a0016168:	95 34 a0 03 	srl  %l2, 3, %o2
a001616c:	c0 2c 60 78 	clrb  [ %l1 + 0x78 ]
a0016170:	92 10 20 00 	clr  %o1
a0016174:	21 28 00 52 	sethi  %hi(0xa0014800), %l0
a0016178:	7f ff be da 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001617c:	90 14 21 58 	or  %l0, 0x158, %o0	! a0014958 <killSystem>
a0016180:	09 00 00 27 	sethi  %hi(0x9c00), %g4
a0016184:	19 28 00 51 	sethi  %hi(0xa0014400), %o4
a0016188:	94 11 20 40 	or  %g4, 0x40, %o2
a001618c:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a0016190:	92 10 20 01 	mov  1, %o1
a0016194:	d0 27 20 c8 	st  %o0, [ %i4 + 0xc8 ]
a0016198:	7f ff be d2 	call  a0005ce0 <TIMING_TimerRegisterHandler>
a001619c:	90 13 22 e0 	or  %o4, 0x2e0, %o0
a00161a0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00161a4:	7f ff ac 47 	call  a00012c0 <TIMING_TimerStart>
a00161a8:	d0 20 60 c4 	st  %o0, [ %g1 + 0xc4 ]	! a10020c4 <validationTimer.lto_priv.872>
a00161ac:	07 28 00 87 	sethi  %hi(0xa0021c00), %g3
a00161b0:	92 10 20 16 	mov  0x16, %o1
a00161b4:	94 10 e1 aa 	or  %g3, 0x1aa, %o2
a00161b8:	7f ff c4 d0 	call  a00074f8 <Config_ArbitrateSetVar>
a00161bc:	90 10 20 00 	clr  %o0
a00161c0:	7f ff ac 40 	call  a00012c0 <TIMING_TimerStart>
a00161c4:	d0 07 20 c8 	ld  [ %i4 + 0xc8 ], %o0
a00161c8:	7f ff aa 7f 	call  a0000bc4 <_ilog>
a00161cc:	11 3e 07 4f 	sethi  %hi(0xf81d3c00), %o0
a00161d0:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
a00161d4:	03 28 00 4c 	sethi  %hi(0xa0013000), %g1
a00161d8:	82 10 60 94 	or  %g1, 0x94, %g1	! a0013094 <ATMEL_TimerValidation.lto_priv.873>
a00161dc:	27 28 00 24 	sethi  %hi(0xa0009000), %l3
a00161e0:	c2 20 a0 80 	st  %g1, [ %g2 + 0x80 ]
a00161e4:	90 14 e3 a0 	or  %l3, 0x3a0, %o0
a00161e8:	7f ff e7 d0 	call  a0010128 <ATMEL_isChipLocked>
a00161ec:	29 28 00 04 	sethi  %hi(0xa0001000), %l4
a00161f0:	81 c7 e0 08 	ret 
a00161f4:	91 ed 20 c4 	restore  %l4, 0xc4, %o0

Disassembly of section .rexftext:

a00161f8 <TestResponse.constprop.37>:
a00161f8:	9d e3 bf c8 	save  %sp, -56, %sp
a00161fc:	94 10 20 15 	mov  0x15, %o2
a0016200:	92 10 20 00 	clr  %o1
a0016204:	7f ff a8 c1 	call  a0000508 <memset>
a0016208:	90 07 bf eb 	add  %fp, -21, %o0
a001620c:	82 10 3f 80 	mov  -128, %g1
a0016210:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0016214:	82 10 20 02 	mov  2, %g1
a0016218:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a001621c:	82 10 20 60 	mov  0x60, %g1
a0016220:	c2 2f bf ed 	stb  %g1, [ %fp + -19 ]
a0016224:	82 10 20 05 	mov  5, %g1
a0016228:	f0 2f bf ef 	stb  %i0, [ %fp + -17 ]
a001622c:	92 10 20 00 	clr  %o1
a0016230:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0016234:	40 00 00 dc 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0016238:	90 07 bf eb 	add  %fp, -21, %o0
a001623c:	81 c7 e0 08 	ret 
a0016240:	81 e8 00 00 	restore 

a0016244 <IssueTrainingLaneXSetRequest.constprop.54>:
a0016244:	9d e3 bf c8 	save  %sp, -56, %sp
a0016248:	94 10 20 15 	mov  0x15, %o2
a001624c:	92 10 20 00 	clr  %o1
a0016250:	7f ff a8 ae 	call  a0000508 <memset>
a0016254:	90 07 bf eb 	add  %fp, -21, %o0
a0016258:	82 10 3f 80 	mov  -128, %g1
a001625c:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0016260:	82 10 20 01 	mov  1, %g1
a0016264:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a0016268:	82 10 20 03 	mov  3, %g1
a001626c:	c2 2f bf ed 	stb  %g1, [ %fp + -19 ]
a0016270:	82 06 3f ff 	add  %i0, -1, %g1
a0016274:	c2 2f bf ee 	stb  %g1, [ %fp + -18 ]
a0016278:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001627c:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0016280:	c4 08 60 26 	ldub  [ %g1 + 0x26 ], %g2
a0016284:	c6 08 60 27 	ldub  [ %g1 + 0x27 ], %g3
a0016288:	c8 08 60 28 	ldub  [ %g1 + 0x28 ], %g4
a001628c:	c2 08 60 29 	ldub  [ %g1 + 0x29 ], %g1
a0016290:	b0 06 20 04 	add  %i0, 4, %i0
a0016294:	c4 2f bf ef 	stb  %g2, [ %fp + -17 ]
a0016298:	92 10 20 00 	clr  %o1
a001629c:	c6 2f bf f0 	stb  %g3, [ %fp + -16 ]
a00162a0:	90 07 bf eb 	add  %fp, -21, %o0
a00162a4:	c8 2f bf f1 	stb  %g4, [ %fp + -15 ]
a00162a8:	c2 2f bf f2 	stb  %g1, [ %fp + -14 ]
a00162ac:	40 00 00 be 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a00162b0:	f0 2f bf ff 	stb  %i0, [ %fp + -1 ]
a00162b4:	81 c7 e0 08 	ret 
a00162b8:	81 e8 00 00 	restore 

a00162bc <IssueTrainingPatternSetRequest.constprop.58>:
a00162bc:	9d e3 bf c8 	save  %sp, -56, %sp
a00162c0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00162c4:	90 10 00 18 	mov  %i0, %o0
a00162c8:	7f ff d1 36 	call  a000a7a0 <DP_SetTrainingPatternSequence>
a00162cc:	f0 28 63 a4 	stb  %i0, [ %g1 + 0x3a4 ]
a00162d0:	94 10 20 15 	mov  0x15, %o2
a00162d4:	92 10 20 00 	clr  %o1
a00162d8:	7f ff a8 8c 	call  a0000508 <memset>
a00162dc:	90 07 bf eb 	add  %fp, -21, %o0
a00162e0:	82 10 3f 80 	mov  -128, %g1
a00162e4:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a00162e8:	82 10 20 01 	mov  1, %g1
a00162ec:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a00162f0:	82 10 20 02 	mov  2, %g1
a00162f4:	c2 2f bf ed 	stb  %g1, [ %fp + -19 ]
a00162f8:	82 10 20 05 	mov  5, %g1
a00162fc:	b0 16 20 20 	or  %i0, 0x20, %i0
a0016300:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0016304:	90 10 20 00 	clr  %o0
a0016308:	40 00 03 ea 	call  a00172b0 <DP_SourceEnableScrambler>
a001630c:	f0 2f bf ef 	stb  %i0, [ %fp + -17 ]
a0016310:	92 10 20 00 	clr  %o1
a0016314:	40 00 00 a4 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0016318:	90 07 bf eb 	add  %fp, -21, %o0
a001631c:	81 c7 e0 08 	ret 
a0016320:	81 e8 00 00 	restore 

a0016324 <bb_top_dpEnable8b10benA7>:
a0016324:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0016328:	c4 00 62 3c 	ld  [ %g1 + 0x23c ], %g2	! a100763c <bb_chip.lto_priv.179>
a001632c:	03 00 00 08 	sethi  %hi(0x2000), %g1
a0016330:	82 10 61 34 	or  %g1, 0x134, %g1	! 2134 <__ge_flshwtr_size+0xbfc>
a0016334:	c6 00 80 01 	ld  [ %g2 + %g1 ], %g3
a0016338:	90 0a 20 01 	and  %o0, 1, %o0
a001633c:	86 08 ff bf 	and  %g3, -65, %g3
a0016340:	89 2a 20 06 	sll  %o0, 6, %g4
a0016344:	88 10 c0 04 	or  %g3, %g4, %g4
a0016348:	c8 20 80 01 	st  %g4, [ %g2 + %g1 ]
a001634c:	89 2a 20 07 	sll  %o0, 7, %g4
a0016350:	c6 00 80 01 	ld  [ %g2 + %g1 ], %g3
a0016354:	86 08 ff 7f 	and  %g3, -129, %g3
a0016358:	88 10 c0 04 	or  %g3, %g4, %g4
a001635c:	c8 20 80 01 	st  %g4, [ %g2 + %g1 ]
a0016360:	89 2a 20 04 	sll  %o0, 4, %g4
a0016364:	c6 00 80 01 	ld  [ %g2 + %g1 ], %g3
a0016368:	86 08 ff ef 	and  %g3, -17, %g3
a001636c:	88 10 c0 04 	or  %g3, %g4, %g4
a0016370:	c8 20 80 01 	st  %g4, [ %g2 + %g1 ]
a0016374:	91 2a 20 05 	sll  %o0, 5, %o0
a0016378:	c6 00 80 01 	ld  [ %g2 + %g1 ], %g3
a001637c:	88 08 ff df 	and  %g3, -33, %g4
a0016380:	90 11 00 08 	or  %g4, %o0, %o0
a0016384:	d0 20 80 01 	st  %o0, [ %g2 + %g1 ]
a0016388:	81 c3 e0 08 	retl 
a001638c:	01 00 00 00 	nop 

a0016390 <AUX_RexOverCurrentIsrHandler.lto_priv.789>:
a0016390:	11 28 00 58 	sethi  %hi(0xa0016000), %o0
a0016394:	94 10 20 00 	clr  %o2
a0016398:	92 10 20 00 	clr  %o1
a001639c:	90 12 23 ac 	or  %o0, 0x3ac, %o0
a00163a0:	82 13 c0 00 	mov  %o7, %g1
a00163a4:	7f ff be cd 	call  a0005ed8 <CALLBACK_Run>
a00163a8:	9e 10 40 00 	mov  %g1, %o7

a00163ac <AUX_RexOverCurrentIntCallback>:
a00163ac:	9d e3 bf e0 	save  %sp, -32, %sp
a00163b0:	90 10 20 10 	mov  0x10, %o0
a00163b4:	7f ff b1 33 	call  a0002880 <GpioRead>
a00163b8:	b2 10 20 00 	clr  %i1
a00163bc:	80 a2 20 00 	cmp  %o0, 0
a00163c0:	02 80 00 03 	be  a00163cc <AUX_RexOverCurrentIntCallback+0x20>
a00163c4:	b0 10 20 32 	mov  0x32, %i0
a00163c8:	b0 10 20 33 	mov  0x33, %i0
a00163cc:	7f ff b9 4e 	call  a0004904 <ILOG_istatus>
a00163d0:	81 e8 00 00 	restore 

a00163d4 <RexAuxSuperHandler.part.1.lto_priv.601>:
a00163d4:	9d e3 bf e0 	save  %sp, -32, %sp
a00163d8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00163dc:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a00163e0:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a00163e4:	05 00 00 08 	sethi  %hi(0x2000), %g2
a00163e8:	88 10 c0 02 	or  %g3, %g2, %g4
a00163ec:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a00163f0:	13 00 00 08 	sethi  %hi(0x2000), %o1
a00163f4:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a00163f8:	94 2a 00 09 	andn  %o0, %o1, %o2
a00163fc:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0016400:	17 28 40 0b 	sethi  %hi(0xa1002c00), %o3
a0016404:	94 10 20 30 	mov  0x30, %o2
a0016408:	92 10 20 00 	clr  %o1
a001640c:	7f ff a8 3f 	call  a0000508 <memset>
a0016410:	90 12 e0 3c 	or  %o3, 0x3c, %o0
a0016414:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016418:	82 10 60 70 	or  %g1, 0x70, %g1	! a1002c70 <localRequest.lto_priv.586>
a001641c:	c0 20 62 4c 	clr  [ %g1 + 0x24c ]
a0016420:	c0 20 62 50 	clr  [ %g1 + 0x250 ]
a0016424:	81 c7 e0 08 	ret 
a0016428:	91 e8 20 00 	restore  %g0, 0, %o0

a001642c <AUX_RexISR>:
a001642c:	9d e3 bf e0 	save  %sp, -32, %sp
a0016430:	7f ff b2 8e 	call  a0002e68 <LEON_TimerRead>
a0016434:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a0016438:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1	! a1002ec8 <aux.lto_priv.579>
a001643c:	fa 00 60 44 	ld  [ %g1 + 0x44 ], %i5
a0016440:	c2 00 60 40 	ld  [ %g1 + 0x40 ], %g1
a0016444:	b0 0f 40 01 	and  %i5, %g1, %i0
a0016448:	80 8e 20 01 	btst  1, %i0
a001644c:	02 80 00 09 	be  a0016470 <AUX_RexISR+0x44>
a0016450:	80 8e 20 02 	btst  2, %i0
a0016454:	40 00 00 4d 	call  a0016588 <RexStepAuxStateMachine>
a0016458:	90 10 20 00 	clr  %o0
a001645c:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a0016460:	84 10 20 01 	mov  1, %g2
a0016464:	c4 20 60 44 	st  %g2, [ %g1 + 0x44 ]
a0016468:	b0 0e 3f fe 	and  %i0, -2, %i0
a001646c:	80 8e 20 02 	btst  2, %i0
a0016470:	02 80 00 09 	be  a0016494 <AUX_RexISR+0x68>
a0016474:	80 8e 20 08 	btst  8, %i0
a0016478:	40 00 00 44 	call  a0016588 <RexStepAuxStateMachine>
a001647c:	90 10 20 01 	mov  1, %o0
a0016480:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a0016484:	86 10 20 02 	mov  2, %g3
a0016488:	c6 20 60 44 	st  %g3, [ %g1 + 0x44 ]
a001648c:	b0 0e 3f fd 	and  %i0, -3, %i0
a0016490:	80 8e 20 08 	btst  8, %i0
a0016494:	02 80 00 09 	be  a00164b8 <AUX_RexISR+0x8c>
a0016498:	80 8e 28 00 	btst  0x800, %i0
a001649c:	40 00 00 3b 	call  a0016588 <RexStepAuxStateMachine>
a00164a0:	90 10 20 03 	mov  3, %o0
a00164a4:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a00164a8:	88 10 20 08 	mov  8, %g4
a00164ac:	c8 20 60 44 	st  %g4, [ %g1 + 0x44 ]
a00164b0:	b0 0e 3f f7 	and  %i0, -9, %i0
a00164b4:	80 8e 28 00 	btst  0x800, %i0
a00164b8:	02 80 00 0b 	be  a00164e4 <AUX_RexISR+0xb8>
a00164bc:	80 8e 24 00 	btst  0x400, %i0
a00164c0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00164c4:	c2 00 60 38 	ld  [ %g1 + 0x38 ], %g1	! a1002c38 <auxRexIsrCtx.lto_priv.595>
a00164c8:	9f c0 40 00 	call  %g1
a00164cc:	90 10 28 00 	mov  0x800, %o0
a00164d0:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a00164d4:	90 10 28 00 	mov  0x800, %o0
a00164d8:	d0 20 60 44 	st  %o0, [ %g1 + 0x44 ]
a00164dc:	b0 0e 37 ff 	and  %i0, -2049, %i0
a00164e0:	80 8e 24 00 	btst  0x400, %i0
a00164e4:	02 80 00 0b 	be  a0016510 <AUX_RexISR+0xe4>
a00164e8:	80 8e 22 00 	btst  0x200, %i0
a00164ec:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00164f0:	c2 00 60 38 	ld  [ %g1 + 0x38 ], %g1	! a1002c38 <auxRexIsrCtx.lto_priv.595>
a00164f4:	9f c0 40 00 	call  %g1
a00164f8:	90 10 24 00 	mov  0x400, %o0
a00164fc:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a0016500:	92 10 24 00 	mov  0x400, %o1
a0016504:	d2 20 60 44 	st  %o1, [ %g1 + 0x44 ]
a0016508:	b0 0e 3b ff 	and  %i0, -1025, %i0
a001650c:	80 8e 22 00 	btst  0x200, %i0
a0016510:	02 80 00 0b 	be  a001653c <AUX_RexISR+0x110>
a0016514:	80 8e 21 00 	btst  0x100, %i0
a0016518:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001651c:	c2 00 60 38 	ld  [ %g1 + 0x38 ], %g1	! a1002c38 <auxRexIsrCtx.lto_priv.595>
a0016520:	9f c0 40 00 	call  %g1
a0016524:	90 10 22 00 	mov  0x200, %o0
a0016528:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a001652c:	94 10 22 00 	mov  0x200, %o2
a0016530:	d4 20 60 44 	st  %o2, [ %g1 + 0x44 ]
a0016534:	b0 0e 3d ff 	and  %i0, -513, %i0
a0016538:	80 8e 21 00 	btst  0x100, %i0
a001653c:	02 80 00 0b 	be  a0016568 <AUX_RexISR+0x13c>
a0016540:	80 a6 20 00 	cmp  %i0, 0
a0016544:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016548:	c2 00 60 38 	ld  [ %g1 + 0x38 ], %g1	! a1002c38 <auxRexIsrCtx.lto_priv.595>
a001654c:	9f c0 40 00 	call  %g1
a0016550:	90 10 21 00 	mov  0x100, %o0
a0016554:	c2 07 22 c8 	ld  [ %i4 + 0x2c8 ], %g1
a0016558:	96 10 21 00 	mov  0x100, %o3
a001655c:	d6 20 60 44 	st  %o3, [ %g1 + 0x44 ]
a0016560:	b0 0e 3e ff 	and  %i0, -257, %i0
a0016564:	80 a6 20 00 	cmp  %i0, 0
a0016568:	02 80 00 06 	be  a0016580 <AUX_RexISR+0x154>
a001656c:	19 3e 82 06 	sethi  %hi(0xfa081800), %o4
a0016570:	94 10 00 18 	mov  %i0, %o2
a0016574:	92 10 20 7d 	mov  0x7d, %o1
a0016578:	7f ff da 86 	call  a000cf90 <_iassert>
a001657c:	90 13 20 07 	or  %o4, 7, %o0
a0016580:	7f ff b2 3a 	call  a0002e68 <LEON_TimerRead>
a0016584:	81 e8 00 00 	restore 

a0016588 <RexStepAuxStateMachine>:
a0016588:	92 10 00 08 	mov  %o0, %o1
a001658c:	94 10 20 00 	clr  %o2
a0016590:	11 28 00 59 	sethi  %hi(0xa0016400), %o0
a0016594:	90 12 22 4c 	or  %o0, 0x24c, %o0	! a001664c <RexAuxEventCallback>
a0016598:	82 13 c0 00 	mov  %o7, %g1
a001659c:	7f ff be 4f 	call  a0005ed8 <CALLBACK_Run>
a00165a0:	9e 10 40 00 	mov  %g1, %o7

a00165a4 <AUX_RexEnqueueLocalRequest>:
a00165a4:	9d e3 bf a8 	save  %sp, -88, %sp
a00165a8:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a00165ac:	ba 17 60 70 	or  %i5, 0x70, %i5	! a1002c70 <localRequest.lto_priv.586>
a00165b0:	c4 07 62 50 	ld  [ %i5 + 0x250 ], %g2
a00165b4:	80 a0 a0 00 	cmp  %g2, 0
a00165b8:	12 80 00 05 	bne  a00165cc <AUX_RexEnqueueLocalRequest+0x28>
a00165bc:	c2 07 62 4c 	ld  [ %i5 + 0x24c ], %g1
a00165c0:	80 a0 60 14 	cmp  %g1, 0x14
a00165c4:	02 80 00 07 	be  a00165e0 <AUX_RexEnqueueLocalRequest+0x3c>
a00165c8:	15 3e 42 03 	sethi  %hi(0xf9080c00), %o2
a00165cc:	82 00 60 01 	inc  %g1
a00165d0:	80 a0 80 01 	cmp  %g2, %g1
a00165d4:	12 80 00 06 	bne  a00165ec <AUX_RexEnqueueLocalRequest+0x48>
a00165d8:	94 10 20 15 	mov  0x15, %o2
a00165dc:	15 3e 42 03 	sethi  %hi(0xf9080c00), %o2
a00165e0:	92 10 00 19 	mov  %i1, %o1
a00165e4:	7f ff da 6b 	call  a000cf90 <_iassert>
a00165e8:	90 12 a1 07 	or  %o2, 0x107, %o0
a00165ec:	92 10 00 18 	mov  %i0, %o1
a00165f0:	7f ff a7 ae 	call  a00004a8 <memcpy>
a00165f4:	90 07 bf c8 	add  %fp, -56, %o0
a00165f8:	94 10 20 1c 	mov  0x1c, %o2
a00165fc:	92 07 bf c8 	add  %fp, -56, %o1
a0016600:	f2 27 bf e0 	st  %i1, [ %fp + -32 ]
a0016604:	7f ff a7 a9 	call  a00004a8 <memcpy>
a0016608:	90 07 bf e4 	add  %fp, -28, %o0
a001660c:	f8 07 62 4c 	ld  [ %i5 + 0x24c ], %i4
a0016610:	91 2f 20 02 	sll  %i4, 2, %o0
a0016614:	83 2f 20 05 	sll  %i4, 5, %g1
a0016618:	86 20 40 08 	sub  %g1, %o0, %g3
a001661c:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
a0016620:	94 10 20 1c 	mov  0x1c, %o2
a0016624:	92 07 bf e4 	add  %fp, -28, %o1
a0016628:	7f ff a7 a0 	call  a00004a8 <memcpy>
a001662c:	90 07 40 03 	add  %i5, %g3, %o0
a0016630:	88 07 20 01 	add  %i4, 1, %g4
a0016634:	80 a1 20 15 	cmp  %g4, 0x15
a0016638:	22 80 00 03 	be,a   a0016644 <AUX_RexEnqueueLocalRequest+0xa0>
a001663c:	c0 27 62 4c 	clr  [ %i5 + 0x24c ]
a0016640:	c8 27 62 4c 	st  %g4, [ %i5 + 0x24c ]
a0016644:	7f ff ff d1 	call  a0016588 <RexStepAuxStateMachine>
a0016648:	91 e8 20 02 	restore  %g0, 2, %o0

a001664c <RexAuxEventCallback>:
a001664c:	9d e3 bf e0 	save  %sp, -32, %sp
a0016650:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0016654:	ba 17 60 3c 	or  %i5, 0x3c, %i5	! a1002c3c <rexCtx.lto_priv.585>
a0016658:	c2 0f 60 2c 	ldub  [ %i5 + 0x2c ], %g1
a001665c:	05 28 00 81 	sethi  %hi(0xa0020400), %g2
a0016660:	83 28 60 02 	sll  %g1, 2, %g1
a0016664:	86 10 a0 5c 	or  %g2, 0x5c, %g3
a0016668:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a001666c:	9f c0 40 00 	call  %g1
a0016670:	90 0e 20 ff 	and  %i0, 0xff, %o0
a0016674:	d0 2f 60 2c 	stb  %o0, [ %i5 + 0x2c ]
a0016678:	81 c7 e0 08 	ret 
a001667c:	81 e8 00 00 	restore 

a0016680 <RexSendRequestDownstream>:
a0016680:	9d e3 bf e0 	save  %sp, -32, %sp
a0016684:	d2 0e 20 14 	ldub  [ %i0 + 0x14 ], %o1
a0016688:	7f ff b0 c8 	call  a00029a8 <AUX_WriteTransaction>
a001668c:	90 10 00 18 	mov  %i0, %o0
a0016690:	80 a0 00 08 	cmp  %g0, %o0
a0016694:	b0 60 3f ff 	subx  %g0, -1, %i0
a0016698:	81 c7 e0 08 	ret 
a001669c:	81 e8 00 00 	restore 

a00166a0 <RexRequestPendingHandler.lto_priv.205>:
a00166a0:	9d e3 bf a8 	save  %sp, -88, %sp
a00166a4:	80 a6 20 02 	cmp  %i0, 2
a00166a8:	12 80 00 2f 	bne  a0016764 <DP_PrintLexStats+0x40>
a00166ac:	80 a6 20 04 	cmp  %i0, 4
a00166b0:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a00166b4:	b0 17 60 70 	or  %i5, 0x70, %i0	! a1002c70 <localRequest.lto_priv.586>
a00166b8:	f8 06 22 50 	ld  [ %i0 + 0x250 ], %i4
a00166bc:	c2 06 22 4c 	ld  [ %i0 + 0x24c ], %g1
a00166c0:	80 a0 40 1c 	cmp  %g1, %i4
a00166c4:	02 80 00 2a 	be  a001676c <DP_PrintLexStats+0x48>
a00166c8:	b7 2f 20 02 	sll  %i4, 2, %i3
a00166cc:	83 2f 20 05 	sll  %i4, 5, %g1
a00166d0:	84 20 40 1b 	sub  %g1, %i3, %g2
a00166d4:	94 10 20 1c 	mov  0x1c, %o2
a00166d8:	ba 06 00 02 	add  %i0, %g2, %i5
a00166dc:	90 07 bf e4 	add  %fp, -28, %o0
a00166e0:	7f ff a7 72 	call  a00004a8 <memcpy>
a00166e4:	92 10 00 1d 	mov  %i5, %o1
a00166e8:	86 07 20 01 	add  %i4, 1, %g3
a00166ec:	80 a0 e0 15 	cmp  %g3, 0x15
a00166f0:	02 80 00 04 	be  a0016700 <DP_LexClearAutoFrqDet+0x20>
a00166f4:	f6 07 60 18 	ld  [ %i5 + 0x18 ], %i3
a00166f8:	10 80 00 03 	b  a0016704 <DP_LexClearAutoFrqDet+0x24>
a00166fc:	c6 26 22 50 	st  %g3, [ %i0 + 0x250 ]
a0016700:	c0 26 22 50 	clr  [ %i0 + 0x250 ]
a0016704:	94 10 20 1c 	mov  0x1c, %o2
a0016708:	92 07 bf e4 	add  %fp, -28, %o1
a001670c:	f6 27 bf fc 	st  %i3, [ %fp + -4 ]
a0016710:	7f ff a7 66 	call  a00004a8 <memcpy>
a0016714:	90 07 bf c8 	add  %fp, -56, %o0
a0016718:	31 28 40 0b 	sethi  %hi(0xa1002c00), %i0
a001671c:	82 16 20 3c 	or  %i0, 0x3c, %g1	! a1002c3c <rexCtx.lto_priv.585>
a0016720:	94 10 20 15 	mov  0x15, %o2
a0016724:	90 10 00 01 	mov  %g1, %o0
a0016728:	7f ff a7 60 	call  a00004a8 <memcpy>
a001672c:	92 07 bf c8 	add  %fp, -56, %o1
a0016730:	f6 22 20 28 	st  %i3, [ %o0 + 0x28 ]
a0016734:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
a0016738:	83 30 60 1c 	srl  %g1, 0x1c, %g1
a001673c:	88 08 60 0b 	and  %g1, 0xb, %g4
a0016740:	80 a1 20 03 	cmp  %g4, 3
a0016744:	02 80 00 15 	be  a0016798 <DP_PrintLexStats+0x74>
a0016748:	80 a0 60 0a 	cmp  %g1, 0xa
a001674c:	92 40 20 00 	addx  %g0, 0, %o1
a0016750:	80 8a 60 ff 	btst  0xff, %o1
a0016754:	12 80 00 0b 	bne  a0016780 <DP_PrintLexStats+0x5c>
a0016758:	17 3e 42 02 	sethi  %hi(0xf9080800), %o3
a001675c:	10 80 00 11 	b  a00167a0 <DP_PrintLexStats+0x7c>
a0016760:	92 10 21 8c 	mov  0x18c, %o1
a0016764:	02 80 00 05 	be  a0016778 <DP_PrintLexStats+0x54>
a0016768:	01 00 00 00 	nop 
a001676c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016770:	10 80 00 07 	b  a001678c <DP_PrintLexStats+0x68>
a0016774:	d4 08 60 68 	ldub  [ %g1 + 0x68 ], %o2	! a1002c68 <rexCtx.lto_priv.585+0x2c>
a0016778:	7f ff ff 17 	call  a00163d4 <RexAuxSuperHandler.part.1.lto_priv.601>
a001677c:	81 e8 00 00 	restore 
a0016780:	7f ff ff c0 	call  a0016680 <RexSendRequestDownstream>
a0016784:	90 16 20 3c 	or  %i0, 0x3c, %o0
a0016788:	94 10 20 01 	mov  1, %o2
a001678c:	b0 0a a0 ff 	and  %o2, 0xff, %i0
a0016790:	81 c7 e0 08 	ret 
a0016794:	81 e8 00 00 	restore 
a0016798:	17 3e 42 02 	sethi  %hi(0xf9080800), %o3
a001679c:	92 10 21 8c 	mov  0x18c, %o1
a00167a0:	7f ff d9 fc 	call  a000cf90 <_iassert>
a00167a4:	90 12 e1 07 	or  %o3, 0x107, %o0
a00167a8:	01 00 00 00 	nop 

a00167ac <RexReplyPendingHandler.lto_priv.206>:
a00167ac:	9d e3 bf c8 	save  %sp, -56, %sp
a00167b0:	80 a6 20 03 	cmp  %i0, 3
a00167b4:	12 80 00 1d 	bne  a0016828 <RexReplyPendingHandler.lto_priv.206+0x7c>
a00167b8:	80 a6 20 00 	cmp  %i0, 0
a00167bc:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a00167c0:	b8 17 60 3c 	or  %i5, 0x3c, %i4	! a1002c3c <rexCtx.lto_priv.585>
a00167c4:	c2 0f 20 2d 	ldub  [ %i4 + 0x2d ], %g1
a00167c8:	88 08 60 ff 	and  %g1, 0xff, %g4
a00167cc:	80 a1 20 09 	cmp  %g4, 9
a00167d0:	28 80 00 09 	bleu,a   a00167f4 <RexReplyPendingHandler.lto_priv.206+0x48>
a00167d4:	82 00 60 01 	inc  %g1
a00167d8:	13 3e 02 03 	sethi  %hi(0xf8080c00), %o1
a00167dc:	7f ff a8 fa 	call  a0000bc4 <_ilog>
a00167e0:	90 12 63 02 	or  %o1, 0x302, %o0	! f8080f02 <curr_flash_pos+0x376244da>
a00167e4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00167e8:	90 10 20 00 	clr  %o0
a00167ec:	10 80 00 0b 	b  a0016818 <RexReplyPendingHandler.lto_priv.206+0x6c>
a00167f0:	c2 00 60 6c 	ld  [ %g1 + 0x6c ], %g1
a00167f4:	90 10 00 1c 	mov  %i4, %o0
a00167f8:	c2 2f 20 2d 	stb  %g1, [ %i4 + 0x2d ]
a00167fc:	7f ff ff a1 	call  a0016680 <RexSendRequestDownstream>
a0016800:	b0 10 20 01 	mov  1, %i0
a0016804:	80 a2 20 00 	cmp  %o0, 0
a0016808:	32 80 00 40 	bne,a   a0016908 <ComputeEncoderPacketLength.lto_priv.684+0x74>
a001680c:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0016810:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016814:	c2 00 60 6c 	ld  [ %g1 + 0x6c ], %g1	! a1002c6c <errHandler.lto_priv.593>
a0016818:	9f c0 40 00 	call  %g1
a001681c:	b0 10 20 00 	clr  %i0
a0016820:	10 80 00 39 	b  a0016904 <ComputeEncoderPacketLength.lto_priv.684+0x70>
a0016824:	c0 2f 20 2d 	clrb  [ %i4 + 0x2d ]
a0016828:	12 80 00 30 	bne  a00168e8 <ComputeEncoderPacketLength.lto_priv.684+0x54>
a001682c:	80 a6 20 04 	cmp  %i0, 4
a0016830:	37 28 40 0b 	sethi  %hi(0xa1002c00), %i3
a0016834:	7f ff b0 39 	call  a0002918 <AUX_LoadTransaction>
a0016838:	90 16 e0 51 	or  %i3, 0x51, %o0	! a1002c51 <rexCtx.lto_priv.585+0x15>
a001683c:	05 28 40 0b 	sethi  %hi(0xa1002c00), %g2
a0016840:	b8 10 a0 3c 	or  %g2, 0x3c, %i4	! a1002c3c <rexCtx.lto_priv.585>
a0016844:	d0 2f 20 26 	stb  %o0, [ %i4 + 0x26 ]
a0016848:	c2 0f 20 2e 	ldub  [ %i4 + 0x2e ], %g1
a001684c:	86 08 60 ff 	and  %g1, 0xff, %g3
a0016850:	80 a0 e0 09 	cmp  %g3, 9
a0016854:	08 80 00 0b 	bleu  a0016880 <DP_PrintGtpStats+0x4c>
a0016858:	ba 10 00 1c 	mov  %i4, %i5
a001685c:	07 3e 02 08 	sethi  %hi(0xf8082000), %g3
a0016860:	7f ff a8 d9 	call  a0000bc4 <_ilog>
a0016864:	90 10 e2 05 	or  %g3, 0x205, %o0	! f8082205 <curr_flash_pos+0x376257dd>
a0016868:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001686c:	c2 00 60 6c 	ld  [ %g1 + 0x6c ], %g1	! a1002c6c <errHandler.lto_priv.593>
a0016870:	9f c0 40 00 	call  %g1
a0016874:	90 10 20 00 	clr  %o0
a0016878:	10 80 00 23 	b  a0016904 <ComputeEncoderPacketLength.lto_priv.684+0x70>
a001687c:	c0 2f 20 2e 	clrb  [ %i4 + 0x2e ]
a0016880:	80 a2 20 11 	cmp  %o0, 0x11
a0016884:	18 80 00 0d 	bgu  a00168b8 <ComputeEncoderPacketLength.lto_priv.684+0x24>
a0016888:	c8 00 a0 3c 	ld  [ %g2 + 0x3c ], %g4
a001688c:	93 31 20 1c 	srl  %g4, 0x1c, %o1
a0016890:	94 0a 60 0b 	and  %o1, 0xb, %o2
a0016894:	80 a2 a0 03 	cmp  %o2, 3
a0016898:	02 80 00 1e 	be  a0016910 <ComputeEncoderPacketLength.lto_priv.684+0x7c>
a001689c:	80 a2 60 0a 	cmp  %o1, 0xa
a00168a0:	96 40 20 00 	addx  %g0, 0, %o3
a00168a4:	80 8a e0 ff 	btst  0xff, %o3
a00168a8:	12 80 00 1e 	bne  a0016920 <ComputeEncoderPacketLength.lto_priv.684+0x8c>
a00168ac:	d8 00 a0 3c 	ld  [ %g2 + 0x3c ], %o4
a00168b0:	10 80 00 19 	b  a0016914 <ComputeEncoderPacketLength.lto_priv.684+0x80>
a00168b4:	37 3e 42 02 	sethi  %hi(0xf9080800), %i3
a00168b8:	82 00 60 01 	inc  %g1
a00168bc:	c2 2f 20 2e 	stb  %g1, [ %i4 + 0x2e ]
a00168c0:	90 10 00 1c 	mov  %i4, %o0
a00168c4:	7f ff ff 6f 	call  a0016680 <RexSendRequestDownstream>
a00168c8:	b0 10 20 01 	mov  1, %i0
a00168cc:	94 10 20 12 	mov  0x12, %o2
a00168d0:	92 10 20 00 	clr  %o1
a00168d4:	7f ff a7 0d 	call  a0000508 <memset>
a00168d8:	90 16 e0 51 	or  %i3, 0x51, %o0
a00168dc:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a00168e0:	81 c7 e0 08 	ret 
a00168e4:	81 e8 00 00 	restore 
a00168e8:	02 80 00 04 	be  a00168f8 <ComputeEncoderPacketLength.lto_priv.684+0x64>
a00168ec:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00168f0:	10 80 00 05 	b  a0016904 <ComputeEncoderPacketLength.lto_priv.684+0x70>
a00168f4:	f0 08 60 68 	ldub  [ %g1 + 0x68 ], %i0	! a1002c68 <rexCtx.lto_priv.585+0x2c>
a00168f8:	7f ff fe b7 	call  a00163d4 <RexAuxSuperHandler.part.1.lto_priv.601>
a00168fc:	01 00 00 00 	nop 
a0016900:	b0 10 00 08 	mov  %o0, %i0
a0016904:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0016908:	81 c7 e0 08 	ret 
a001690c:	81 e8 00 00 	restore 
a0016910:	37 3e 42 02 	sethi  %hi(0xf9080800), %i3
a0016914:	92 10 22 8b 	mov  0x28b, %o1
a0016918:	7f ff d9 9e 	call  a000cf90 <_iassert>
a001691c:	90 16 e1 07 	or  %i3, 0x107, %o0
a0016920:	1b 3c 00 00 	sethi  %hi(0xf0000000), %o5
a0016924:	80 8b 00 0d 	btst  %o4, %o5
a0016928:	32 80 00 1f 	bne,a   a00169a4 <DP_GetCompressionRatio.lto_priv.606+0x1c>
a001692c:	d0 0f 60 15 	ldub  [ %i5 + 0x15 ], %o0
a0016930:	de 0f 60 15 	ldub  [ %i5 + 0x15 ], %o7
a0016934:	b0 0b e0 f0 	and  %o7, 0xf0, %i0
a0016938:	80 a6 20 80 	cmp  %i0, 0x80
a001693c:	02 80 00 0a 	be  a0016964 <ComputeEncoderPacketLength.lto_priv.684+0xd0>
a0016940:	80 a2 20 01 	cmp  %o0, 1
a0016944:	18 80 00 03 	bgu  a0016950 <ComputeEncoderPacketLength.lto_priv.684+0xbc>
a0016948:	84 10 20 01 	mov  1, %g2
a001694c:	84 10 20 00 	clr  %g2
a0016950:	80 88 a0 ff 	btst  0xff, %g2
a0016954:	02 80 00 13 	be  a00169a0 <DP_GetCompressionRatio.lto_priv.606+0x18>
a0016958:	80 a6 20 00 	cmp  %i0, 0
a001695c:	32 80 00 12 	bne,a   a00169a4 <DP_GetCompressionRatio.lto_priv.606+0x1c>
a0016960:	d0 0f 60 15 	ldub  [ %i5 + 0x15 ], %o0
a0016964:	82 00 60 01 	inc  %g1
a0016968:	94 10 20 15 	mov  0x15, %o2
a001696c:	c2 2f 60 2e 	stb  %g1, [ %i5 + 0x2e ]
a0016970:	92 10 00 1d 	mov  %i5, %o1
a0016974:	7f ff a6 cd 	call  a00004a8 <memcpy>
a0016978:	90 07 bf eb 	add  %fp, -21, %o0
a001697c:	c2 0f bf eb 	ldub  [ %fp + -21 ], %g1
a0016980:	82 08 60 0f 	and  %g1, 0xf, %g1
a0016984:	82 10 60 60 	or  %g1, 0x60, %g1
a0016988:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a001698c:	90 07 bf eb 	add  %fp, -21, %o0
a0016990:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0016994:	82 10 20 04 	mov  4, %g1
a0016998:	10 bf ff cb 	b  a00168c4 <ComputeEncoderPacketLength.lto_priv.684+0x30>
a001699c:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a00169a0:	d0 0f 60 15 	ldub  [ %i5 + 0x15 ], %o0
a00169a4:	b8 0a 20 f0 	and  %o0, 0xf0, %i4
a00169a8:	80 a7 20 20 	cmp  %i4, 0x20
a00169ac:	02 80 00 04 	be  a00169bc <DP_GetCompressionRatio.lto_priv.606+0x34>
a00169b0:	80 a7 20 80 	cmp  %i4, 0x80
a00169b4:	32 80 00 06 	bne,a   a00169cc <DP_GetCompressionRatio.lto_priv.606+0x44>
a00169b8:	c2 07 60 28 	ld  [ %i5 + 0x28 ], %g1
a00169bc:	82 00 60 01 	inc  %g1
a00169c0:	90 10 00 1d 	mov  %i5, %o0
a00169c4:	10 bf ff c0 	b  a00168c4 <ComputeEncoderPacketLength.lto_priv.684+0x30>
a00169c8:	c2 2f 60 2e 	stb  %g1, [ %i5 + 0x2e ]
a00169cc:	80 a0 60 00 	cmp  %g1, 0
a00169d0:	02 80 00 04 	be  a00169e0 <DP_GetCompressionRatio.lto_priv.606+0x58>
a00169d4:	92 07 60 15 	add  %i5, 0x15, %o1
a00169d8:	9f c0 40 00 	call  %g1
a00169dc:	90 10 00 1d 	mov  %i5, %o0
a00169e0:	c0 2f 60 2e 	clrb  [ %i5 + 0x2e ]
a00169e4:	90 10 20 02 	mov  2, %o0
a00169e8:	7f ff fe e8 	call  a0016588 <RexStepAuxStateMachine>
a00169ec:	b0 10 20 00 	clr  %i0
a00169f0:	10 bf ff b8 	b  a00168d0 <ComputeEncoderPacketLength.lto_priv.684+0x3c>
a00169f4:	94 10 20 12 	mov  0x12, %o2
a00169f8:	a0 01 6f 50 	add  %g5, 0xf50, %l0
a00169fc:	a0 01 6f f4 	add  %g5, 0xff4, %l0
a0016a00:	a0 01 6f 68 	add  %g5, 0xf68, %l0
a0016a04:	a0 01 6f 80 	add  %g5, 0xf80, %l0
a0016a08:	a0 01 6f a4 	add  %g5, 0xfa4, %l0
a0016a0c:	a0 01 6f bc 	add  %g5, 0xfbc, %l0
a0016a10:	a0 01 6f d4 	add  %g5, 0xfd4, %l0

a0016a14 <MonitorIrqHandler.lto_priv.633>:
a0016a14:	15 28 00 5a 	sethi  %hi(0xa0016800), %o2
a0016a18:	92 10 20 01 	mov  1, %o1
a0016a1c:	94 12 a2 30 	or  %o2, 0x230, %o2
a0016a20:	90 10 22 01 	mov  0x201, %o0
a0016a24:	82 13 c0 00 	mov  %o7, %g1
a0016a28:	40 00 02 a5 	call  a00174bc <SubmitNativeAuxRead>
a0016a2c:	9e 10 40 00 	mov  %g1, %o7

a0016a30 <DeviceServiceIrqReplyHandler>:
a0016a30:	9d e3 bf e0 	save  %sp, -32, %sp
a0016a34:	d4 0e 60 01 	ldub  [ %i1 + 1 ], %o2
a0016a38:	92 10 22 01 	mov  0x201, %o1
a0016a3c:	11 3e 81 cb 	sethi  %hi(0xfa072c00), %o0
a0016a40:	7f ff a8 61 	call  a0000bc4 <_ilog>
a0016a44:	90 12 23 02 	or  %o0, 0x302, %o0	! fa072f02 <curr_flash_pos+0x396164da>
a0016a48:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a0016a4c:	80 88 60 02 	btst  2, %g1
a0016a50:	02 80 00 0c 	be  a0016a80 <LexDoReset.lto_priv.592+0x18>
a0016a54:	05 28 40 1d 	sethi  %hi(0xa1007400), %g2
a0016a58:	40 00 02 92 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016a5c:	90 10 20 19 	mov  0x19, %o0
a0016a60:	13 28 00 5b 	sethi  %hi(0xa0016c00), %o1
a0016a64:	90 10 22 18 	mov  0x218, %o0
a0016a68:	94 12 61 cc 	or  %o1, 0x1cc, %o2
a0016a6c:	b2 10 20 02 	mov  2, %i1
a0016a70:	40 00 02 93 	call  a00174bc <SubmitNativeAuxRead>
a0016a74:	92 10 20 01 	mov  1, %o1
a0016a78:	10 80 00 16 	b  a0016ad0 <AUX_LexOverCurrentIntCallback+0x10>
a0016a7c:	b4 10 20 00 	clr  %i2
a0016a80:	c6 08 a1 a4 	ldub  [ %g2 + 0x1a4 ], %g3
a0016a84:	80 a0 e0 0b 	cmp  %g3, 0xb
a0016a88:	12 80 00 0a 	bne  a0016ab0 <AUX_LexOverCurrentIsrHandler.lto_priv.790+0xc>
a0016a8c:	80 88 60 ff 	btst  0xff, %g1
a0016a90:	12 80 00 09 	bne  a0016ab4 <AUX_LexOverCurrentIsrHandler.lto_priv.790+0x10>
a0016a94:	09 00 00 08 	sethi  %hi(0x2000), %g4
a0016a98:	40 00 02 82 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016a9c:	90 10 20 03 	mov  3, %o0
a0016aa0:	40 00 02 80 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016aa4:	90 10 20 02 	mov  2, %o0
a0016aa8:	10 80 00 09 	b  a0016acc <AUX_LexOverCurrentIntCallback+0xc>
a0016aac:	b2 10 20 00 	clr  %i1
a0016ab0:	09 00 00 08 	sethi  %hi(0x2000), %g4
a0016ab4:	15 28 00 5a 	sethi  %hi(0xa0016800), %o2
a0016ab8:	92 10 20 01 	mov  1, %o1
a0016abc:	94 12 a2 dc 	or  %o2, 0x2dc, %o2
a0016ac0:	40 00 02 7f 	call  a00174bc <SubmitNativeAuxRead>
a0016ac4:	90 11 20 05 	or  %g4, 5, %o0
a0016ac8:	b2 10 20 00 	clr  %i1
a0016acc:	b4 10 20 00 	clr  %i2
a0016ad0:	b2 0e 60 02 	and  %i1, 2, %i1
a0016ad4:	40 00 02 8f 	call  a0017510 <SubmitNativeAuxWrite>
a0016ad8:	91 e8 22 01 	restore  %g0, 0x201, %o0

a0016adc <RexReadLinkStatusIrqHandler>:
a0016adc:	9d e3 bf e0 	save  %sp, -32, %sp
a0016ae0:	d4 0e 60 01 	ldub  [ %i1 + 1 ], %o2
a0016ae4:	13 00 00 08 	sethi  %hi(0x2000), %o1
a0016ae8:	11 3e 81 cb 	sethi  %hi(0xfa072c00), %o0
a0016aec:	92 12 60 05 	or  %o1, 5, %o1
a0016af0:	7f ff a8 35 	call  a0000bc4 <_ilog>
a0016af4:	90 12 23 02 	or  %o0, 0x302, %o0
a0016af8:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a0016afc:	80 88 60 01 	btst  1, %g1
a0016b00:	02 80 00 09 	be  a0016b24 <DP_LexDpISR+0x3c>
a0016b04:	90 10 20 04 	mov  4, %o0
a0016b08:	40 00 02 66 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016b0c:	90 10 20 03 	mov  3, %o0
a0016b10:	90 10 20 02 	mov  2, %o0
a0016b14:	40 00 02 63 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016b18:	b2 10 20 01 	mov  1, %i1
a0016b1c:	10 80 00 05 	b  a0016b30 <DP_LexDpISR+0x48>
a0016b20:	31 00 00 08 	sethi  %hi(0x2000), %i0
a0016b24:	40 00 02 e8 	call  a00176c4 <RexLtStateSendEventWithNoData>
a0016b28:	b2 10 20 00 	clr  %i1
a0016b2c:	31 00 00 08 	sethi  %hi(0x2000), %i0
a0016b30:	b2 0e 60 01 	and  %i1, 1, %i1
a0016b34:	b0 16 20 05 	or  %i0, 5, %i0
a0016b38:	40 00 02 76 	call  a0017510 <SubmitNativeAuxWrite>
a0016b3c:	95 e8 20 00 	restore  %g0, 0, %o2

a0016b40 <RexMonitorInfoEventHandler.lto_priv.631>:
a0016b40:	9d e3 bf d0 	save  %sp, -48, %sp
a0016b44:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016b48:	c2 08 63 aa 	ldub  [ %g1 + 0x3aa ], %g1	! a1002baa <rexPmInitContext.lto_priv.605+0x1fa>
a0016b4c:	80 a0 60 00 	cmp  %g1, 0
a0016b50:	02 80 00 15 	be  a0016ba4 <RexMonitorInfoEventHandler.lto_priv.631+0x64>
a0016b54:	94 10 20 0c 	mov  0xc, %o2
a0016b58:	90 07 bf f4 	add  %fp, -12, %o0
a0016b5c:	13 28 00 83 	sethi  %hi(0xa0020c00), %o1
a0016b60:	7f ff a6 52 	call  a00004a8 <memcpy>
a0016b64:	92 12 60 2c 	or  %o1, 0x2c, %o1	! a0020c2c <uartFifoDefinitions.lto_priv.280+0x20>
a0016b68:	40 00 02 36 	call  a0017440 <RexSendCpuMessageToLex.lto_priv.609>
a0016b6c:	90 07 bf f4 	add  %fp, -12, %o0
a0016b70:	11 3e 01 ca 	sethi  %hi(0xf8072800), %o0
a0016b74:	7f ff a8 14 	call  a0000bc4 <_ilog>
a0016b78:	90 12 22 06 	or  %o0, 0x206, %o0	! f8072a06 <curr_flash_pos+0x37615fde>
a0016b7c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0016b80:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a0016b84:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
a0016b88:	86 08 a0 7f 	and  %g2, 0x7f, %g3
a0016b8c:	92 10 20 07 	mov  7, %o1
a0016b90:	c6 28 60 08 	stb  %g3, [ %g1 + 8 ]
a0016b94:	7f ff c0 00 	call  a0006b94 <CPU_COMM_sendSubType>
a0016b98:	90 10 20 02 	mov  2, %o0
a0016b9c:	81 c7 e0 08 	ret 
a0016ba0:	81 e8 00 00 	restore 
a0016ba4:	40 00 02 3f 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016ba8:	90 10 20 0f 	mov  0xf, %o0
a0016bac:	81 c7 e0 08 	ret 
a0016bb0:	81 e8 00 00 	restore 

a0016bb4 <RexUpdateMvid.lto_priv.621>:
a0016bb4:	9d e3 bf e0 	save  %sp, -32, %sp
a0016bb8:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a0016bbc:	ba 17 61 b0 	or  %i5, 0x1b0, %i5	! a10029b0 <rexPmInitContext.lto_priv.605>
a0016bc0:	d2 0f 61 91 	ldub  [ %i5 + 0x191 ], %o1
a0016bc4:	80 a2 60 00 	cmp  %o1, 0
a0016bc8:	22 80 00 7c 	be,a   a0016db8 <DP_GotLaneAlignment+0x10>
a0016bcc:	d4 0f 61 90 	ldub  [ %i5 + 0x190 ], %o2
a0016bd0:	c2 0f 61 90 	ldub  [ %i5 + 0x190 ], %g1
a0016bd4:	80 a0 60 00 	cmp  %g1, 0
a0016bd8:	22 80 00 78 	be,a   a0016db8 <DP_GotLaneAlignment+0x10>
a0016bdc:	d4 0f 61 90 	ldub  [ %i5 + 0x190 ], %o2
a0016be0:	35 00 00 09 	sethi  %hi(0x2400), %i2
a0016be4:	33 3e 41 f1 	sethi  %hi(0xf907c400), %i1
a0016be8:	31 3e 81 f2 	sethi  %hi(0xfa07c800), %i0
a0016bec:	21 3e 41 f2 	sethi  %hi(0xf907c800), %l0
a0016bf0:	b4 16 a3 10 	or  %i2, 0x310, %i2
a0016bf4:	b2 16 63 02 	or  %i1, 0x302, %i1
a0016bf8:	b0 16 21 05 	or  %i0, 0x105, %i0
a0016bfc:	a0 14 20 05 	or  %l0, 5, %l0
a0016c00:	d2 0f 61 93 	ldub  [ %i5 + 0x193 ], %o1
a0016c04:	7f ff cf bc 	call  a000aaf4 <Aux_GetSymbolClock>
a0016c08:	d0 0f 61 90 	ldub  [ %i5 + 0x190 ], %o0
a0016c0c:	f8 07 61 b0 	ld  [ %i5 + 0x1b0 ], %i4
a0016c10:	83 2f 20 08 	sll  %i4, 8, %g1
a0016c14:	c4 0f 61 b4 	ldub  [ %i5 + 0x1b4 ], %g2
a0016c18:	b8 10 80 01 	or  %g2, %g1, %i4
a0016c1c:	c6 17 61 9c 	lduh  [ %i5 + 0x19c ], %g3
a0016c20:	c2 17 61 a4 	lduh  [ %i5 + 0x1a4 ], %g1
a0016c24:	86 50 40 03 	umul  %g1, %g3, %g3
a0016c28:	85 40 00 00 	rd  %y, %g2
a0016c2c:	e4 07 61 98 	ld  [ %i5 + 0x198 ], %l2
a0016c30:	82 58 80 1c 	smul  %g2, %i4, %g1
a0016c34:	9a 50 c0 1c 	umul  %g3, %i4, %o5
a0016c38:	99 40 00 00 	rd  %y, %o4
a0016c3c:	89 34 a0 06 	srl  %l2, 6, %g4
a0016c40:	98 00 40 0c 	add  %g1, %o4, %o4
a0016c44:	86 53 40 04 	umul  %o5, %g4, %g3
a0016c48:	85 40 00 00 	rd  %y, %g2
a0016c4c:	82 5b 00 04 	smul  %o4, %g4, %g1
a0016c50:	92 00 40 02 	add  %g1, %g2, %o1
a0016c54:	97 32 20 06 	srl  %o0, 6, %o3
a0016c58:	94 10 20 00 	clr  %o2
a0016c5c:	90 10 00 09 	mov  %o1, %o0
a0016c60:	7f ff d4 b8 	call  a000bf40 <__udivdi3>
a0016c64:	92 10 00 03 	mov  %g3, %o1
a0016c68:	f6 07 61 ac 	ld  [ %i5 + 0x1ac ], %i3
a0016c6c:	95 36 e0 15 	srl  %i3, 0x15, %o2
a0016c70:	81 80 20 00 	wr  %g0, %y
a0016c74:	01 00 00 00 	nop 
a0016c78:	01 00 00 00 	nop 
a0016c7c:	01 00 00 00 	nop 
a0016c80:	a2 72 63 e8 	udiv  %o1, 0x3e8, %l1
a0016c84:	b6 0a a0 7f 	and  %o2, 0x7f, %i3
a0016c88:	7f ff cf 18 	call  a000a8e8 <mapColorCodeToBitsPerPixel>
a0016c8c:	90 10 00 1b 	mov  %i3, %o0
a0016c90:	80 a2 20 00 	cmp  %o0, 0
a0016c94:	32 80 00 06 	bne,a   a0016cac <RexUpdateMvid.lto_priv.621+0xf8>
a0016c98:	d6 0a 20 01 	ldub  [ %o0 + 1 ], %o3
a0016c9c:	3b 3e 42 46 	sethi  %hi(0xf9091800), %i5
a0016ca0:	92 10 00 1b 	mov  %i3, %o1
a0016ca4:	7f ff d8 bb 	call  a000cf90 <_iassert>
a0016ca8:	90 17 61 07 	or  %i5, 0x107, %o0
a0016cac:	9a 52 c0 1a 	umul  %o3, %i2, %o5
a0016cb0:	99 40 00 00 	rd  %y, %o4
a0016cb4:	82 5b 00 11 	smul  %o4, %l1, %g1
a0016cb8:	92 53 40 11 	umul  %o5, %l1, %o1
a0016cbc:	91 40 00 00 	rd  %y, %o0
a0016cc0:	90 00 40 08 	add  %g1, %o0, %o0
a0016cc4:	c2 0f 61 91 	ldub  [ %i5 + 0x191 ], %g1
a0016cc8:	86 50 40 12 	umul  %g1, %l2, %g3
a0016ccc:	85 40 00 00 	rd  %y, %g2
a0016cd0:	9b 30 e0 1d 	srl  %g3, 0x1d, %o5
a0016cd4:	83 28 a0 03 	sll  %g2, 3, %g1
a0016cd8:	97 28 e0 03 	sll  %g3, 3, %o3
a0016cdc:	7f ff d4 99 	call  a000bf40 <__udivdi3>
a0016ce0:	94 13 40 01 	or  %o5, %g1, %o2
a0016ce4:	90 10 00 19 	mov  %i1, %o0
a0016ce8:	7f ff a7 b7 	call  a0000bc4 <_ilog>
a0016cec:	a4 10 00 09 	mov  %o1, %l2
a0016cf0:	80 a4 80 1a 	cmp  %l2, %i2
a0016cf4:	18 80 00 05 	bgu  a0016d08 <DP_ResetEncoder>
a0016cf8:	94 10 20 00 	clr  %o2
a0016cfc:	e2 27 61 94 	st  %l1, [ %i5 + 0x194 ]
a0016d00:	81 c7 e0 08 	ret 
a0016d04:	81 e8 00 00 	restore 
a0016d08:	96 10 23 e8 	mov  0x3e8, %o3
a0016d0c:	90 10 20 00 	clr  %o0
a0016d10:	7f ff d5 0a 	call  a000c138 <__umoddi3>
a0016d14:	92 10 00 1c 	mov  %i4, %o1
a0016d18:	80 a2 20 00 	cmp  %o0, 0
a0016d1c:	12 80 00 19 	bne  a0016d80 <DP_EnableLaneAligner+0x4>
a0016d20:	82 10 20 00 	clr  %g1
a0016d24:	80 a2 60 c7 	cmp  %o1, 0xc7
a0016d28:	38 80 00 17 	bgu,a   a0016d84 <DP_EnableLaneAligner+0x8>
a0016d2c:	de 0f 61 93 	ldub  [ %i5 + 0x193 ], %o7
a0016d30:	94 10 20 00 	clr  %o2
a0016d34:	96 10 23 e8 	mov  0x3e8, %o3
a0016d38:	7f ff d4 82 	call  a000bf40 <__udivdi3>
a0016d3c:	92 10 00 1c 	mov  %i4, %o1
a0016d40:	83 2a 60 07 	sll  %o1, 7, %g1
a0016d44:	91 2a 60 02 	sll  %o1, 2, %o0
a0016d48:	84 20 40 08 	sub  %g1, %o0, %g2
a0016d4c:	86 00 80 09 	add  %g2, %o1, %g3
a0016d50:	95 28 e0 03 	sll  %g3, 3, %o2
a0016d54:	83 32 a0 18 	srl  %o2, 0x18, %g1
a0016d58:	c2 2f 61 b1 	stb  %g1, [ %i5 + 0x1b1 ]
a0016d5c:	83 32 a0 10 	srl  %o2, 0x10, %g1
a0016d60:	d4 2f 61 b4 	stb  %o2, [ %i5 + 0x1b4 ]
a0016d64:	92 10 00 1c 	mov  %i4, %o1
a0016d68:	c2 2f 61 b2 	stb  %g1, [ %i5 + 0x1b2 ]
a0016d6c:	83 32 a0 08 	srl  %o2, 8, %g1
a0016d70:	c2 2f 61 b3 	stb  %g1, [ %i5 + 0x1b3 ]
a0016d74:	7f ff a7 94 	call  a0000bc4 <_ilog>
a0016d78:	90 10 00 18 	mov  %i0, %o0
a0016d7c:	82 10 20 01 	mov  1, %g1
a0016d80:	de 0f 61 93 	ldub  [ %i5 + 0x193 ], %o7
a0016d84:	80 a3 e0 00 	cmp  %o7, 0
a0016d88:	02 80 00 07 	be  a0016da4 <DP_EnableLaneAligner+0x28>
a0016d8c:	80 88 60 ff 	btst  0xff, %g1
a0016d90:	92 10 20 01 	mov  1, %o1
a0016d94:	7f ff a7 8c 	call  a0000bc4 <_ilog>
a0016d98:	90 10 00 10 	mov  %l0, %o0
a0016d9c:	10 bf ff 99 	b  a0016c00 <RexUpdateMvid.lto_priv.621+0x4c>
a0016da0:	c0 2f 61 93 	clrb  [ %i5 + 0x193 ]
a0016da4:	32 bf ff 98 	bne,a   a0016c04 <RexUpdateMvid.lto_priv.621+0x50>
a0016da8:	d2 0f 61 93 	ldub  [ %i5 + 0x193 ], %o1
a0016dac:	e2 27 61 94 	st  %l1, [ %i5 + 0x194 ]
a0016db0:	81 c7 e0 08 	ret 
a0016db4:	81 e8 00 00 	restore 
a0016db8:	11 3e c1 c4 	sethi  %hi(0xfb071000), %o0
a0016dbc:	96 10 2f aa 	mov  0xfaa, %o3
a0016dc0:	7f ff d8 74 	call  a000cf90 <_iassert>
a0016dc4:	90 12 21 07 	or  %o0, 0x107, %o0
a0016dc8:	01 00 00 00 	nop 

a0016dcc <TestRequestReplyHandler>:
a0016dcc:	9d e3 bf e0 	save  %sp, -32, %sp
a0016dd0:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a0016dd4:	80 a0 60 08 	cmp  %g1, 8
a0016dd8:	12 80 00 0b 	bne  a0016e04 <DP_EnableStreamEncoder+0x2c>
a0016ddc:	80 a0 60 01 	cmp  %g1, 1
a0016de0:	94 10 20 00 	clr  %o2
a0016de4:	92 10 20 05 	mov  5, %o1
a0016de8:	40 00 01 b5 	call  a00174bc <SubmitNativeAuxRead>
a0016dec:	90 10 22 00 	mov  0x200, %o0
a0016df0:	05 28 00 5b 	sethi  %hi(0xa0016c00), %g2
a0016df4:	b2 10 20 01 	mov  1, %i1
a0016df8:	b4 10 a2 d0 	or  %g2, 0x2d0, %i2
a0016dfc:	10 80 00 08 	b  a0016e1c <DP_ConfigureEncoderExtractor+0x8>
a0016e00:	b0 10 22 48 	mov  0x248, %i0
a0016e04:	32 80 00 08 	bne,a   a0016e24 <DP_ConfigureEncoderExtractor+0x10>
a0016e08:	11 3e 01 d6 	sethi  %hi(0xf8075800), %o0
a0016e0c:	35 28 00 5b 	sethi  %hi(0xa0016c00), %i2
a0016e10:	b2 10 20 01 	mov  1, %i1
a0016e14:	b4 16 a2 40 	or  %i2, 0x240, %i2
a0016e18:	b0 10 22 19 	mov  0x219, %i0
a0016e1c:	40 00 01 a8 	call  a00174bc <SubmitNativeAuxRead>
a0016e20:	81 e8 00 00 	restore 
a0016e24:	7f ff a7 68 	call  a0000bc4 <_ilog>
a0016e28:	90 12 22 05 	or  %o0, 0x205, %o0
a0016e2c:	90 10 20 03 	mov  3, %o0
a0016e30:	40 00 01 9c 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016e34:	b0 10 20 02 	mov  2, %i0
a0016e38:	40 00 01 9a 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0016e3c:	81 e8 00 00 	restore 

a0016e40 <TestLinkRateReplyHandler>:
a0016e40:	9d e3 bf e0 	save  %sp, -32, %sp
a0016e44:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016e48:	d0 0e 60 01 	ldub  [ %i1 + 1 ], %o0
a0016e4c:	d0 28 63 b8 	stb  %o0, [ %g1 + 0x3b8 ]
a0016e50:	35 28 00 5b 	sethi  %hi(0xa0016c00), %i2
a0016e54:	90 0a 20 ff 	and  %o0, 0xff, %o0
a0016e58:	7f ff cd fb 	call  a000a644 <DP_SetMainLinkBandwidth>
a0016e5c:	b4 16 a2 6c 	or  %i2, 0x26c, %i2
a0016e60:	b2 10 20 01 	mov  1, %i1
a0016e64:	40 00 01 96 	call  a00174bc <SubmitNativeAuxRead>
a0016e68:	91 e8 22 20 	restore  %g0, 0x220, %o0

a0016e6c <TestLaneCountReplyHandler>:
a0016e6c:	9d e3 bf e0 	save  %sp, -32, %sp
a0016e70:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a0016e74:	90 08 60 1f 	and  %g1, 0x1f, %o0
a0016e78:	82 08 60 ff 	and  %g1, 0xff, %g1
a0016e7c:	83 30 60 07 	srl  %g1, 7, %g1
a0016e80:	35 28 40 0a 	sethi  %hi(0xa1002800), %i2
a0016e84:	b0 16 a3 b0 	or  %i2, 0x3b0, %i0	! a1002bb0 <rexCompliance.lto_priv.603>
a0016e88:	c2 2e 20 0a 	stb  %g1, [ %i0 + 0xa ]
a0016e8c:	b4 06 20 04 	add  %i0, 4, %i2
a0016e90:	7f ff ce 04 	call  a000a6a0 <DP_SetLaneCount>
a0016e94:	d0 2e 20 09 	stb  %o0, [ %i0 + 9 ]
a0016e98:	7f ff fc d8 	call  a00161f8 <TestResponse.constprop.37>
a0016e9c:	90 10 20 01 	mov  1, %o0
a0016ea0:	d4 0e 20 0a 	ldub  [ %i0 + 0xa ], %o2
a0016ea4:	d2 0e 20 09 	ldub  [ %i0 + 9 ], %o1
a0016ea8:	40 00 02 0e 	call  a00176e0 <WriteLinkConfigurationParameters>
a0016eac:	d0 0e 20 08 	ldub  [ %i0 + 8 ], %o0
a0016eb0:	82 06 20 08 	add  %i0, 8, %g1
a0016eb4:	90 10 20 03 	mov  3, %o0
a0016eb8:	40 00 02 03 	call  a00176c4 <RexLtStateSendEventWithNoData>
a0016ebc:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a0016ec0:	05 28 00 6d 	sethi  %hi(0xa001b400), %g2
a0016ec4:	b2 10 20 02 	mov  2, %i1
a0016ec8:	7f ff bc 04 	call  a0005ed8 <CALLBACK_Run>
a0016ecc:	91 e8 a3 c0 	restore  %g2, 0x3c0, %o0

a0016ed0 <TestPatternReplyHandler>:
a0016ed0:	c4 0a 60 01 	ldub  [ %o1 + 1 ], %g2
a0016ed4:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016ed8:	15 28 00 5b 	sethi  %hi(0xa0016c00), %o2
a0016edc:	c4 28 63 b0 	stb  %g2, [ %g1 + 0x3b0 ]
a0016ee0:	94 12 a2 f8 	or  %o2, 0x2f8, %o2
a0016ee4:	92 10 20 02 	mov  2, %o1
a0016ee8:	90 10 22 06 	mov  0x206, %o0
a0016eec:	82 13 c0 00 	mov  %o7, %g1
a0016ef0:	40 00 01 73 	call  a00174bc <SubmitNativeAuxRead>
a0016ef4:	9e 10 40 00 	mov  %g1, %o7

a0016ef8 <TestRexXYLaneReplyHandler>:
a0016ef8:	9d e3 bf e0 	save  %sp, -32, %sp
a0016efc:	40 00 02 21 	call  a0017780 <AdjustVoltageSwingAndPreEmphasisLane0_1>
a0016f00:	d0 0e 60 01 	ldub  [ %i1 + 1 ], %o0
a0016f04:	40 00 02 32 	call  a00177cc <AdjustVoltageSwingAndPreEmphasisLane2_3>
a0016f08:	d0 0e 60 02 	ldub  [ %i1 + 2 ], %o0
a0016f0c:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a0016f10:	82 17 63 b0 	or  %i5, 0x3b0, %g1	! a1002bb0 <rexCompliance.lto_priv.603>
a0016f14:	7f ff fc cc 	call  a0016244 <IssueTrainingLaneXSetRequest.constprop.54>
a0016f18:	d0 08 60 09 	ldub  [ %g1 + 9 ], %o0
a0016f1c:	7f ff fd 02 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016f20:	90 10 20 00 	clr  %o0
a0016f24:	c2 0f 63 b0 	ldub  [ %i5 + 0x3b0 ], %g1
a0016f28:	82 00 7f ff 	add  %g1, -1, %g1
a0016f2c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0016f30:	80 a0 60 06 	cmp  %g1, 6
a0016f34:	18 80 00 30 	bgu  a0016ff4 <DP_LexIsMsaValid+0x38>
a0016f38:	83 28 60 02 	sll  %g1, 2, %g1
a0016f3c:	05 28 00 5a 	sethi  %hi(0xa0016800), %g2
a0016f40:	86 10 a1 f8 	or  %g2, 0x1f8, %g3	! a00169f8 <DP_SymbolErrCountLaneXY.part.0.lto_priv.607+0x4>
a0016f44:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a0016f48:	81 c0 40 00 	jmp  %g1
a0016f4c:	01 00 00 00 	nop 
a0016f50:	40 00 00 d8 	call  a00172b0 <DP_SourceEnableScrambler>
a0016f54:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a0016f58:	7f ff fc f3 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016f5c:	90 10 20 01 	mov  1, %o0
a0016f60:	10 80 00 22 	b  a0016fe8 <DP_LexIsMsaValid+0x2c>
a0016f64:	90 10 20 01 	mov  1, %o0
a0016f68:	40 00 00 d2 	call  a00172b0 <DP_SourceEnableScrambler>
a0016f6c:	90 10 20 00 	clr  %o0
a0016f70:	7f ff fc ed 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016f74:	90 10 20 00 	clr  %o0
a0016f78:	10 80 00 1c 	b  a0016fe8 <DP_LexIsMsaValid+0x2c>
a0016f7c:	90 10 20 09 	mov  9, %o0
a0016f80:	40 00 00 cc 	call  a00172b0 <DP_SourceEnableScrambler>
a0016f84:	90 10 20 00 	clr  %o0
a0016f88:	90 10 20 00 	clr  %o0
a0016f8c:	7f ff fc e6 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016f90:	35 28 00 5c 	sethi  %hi(0xa0017000), %i2
a0016f94:	b4 16 a0 0c 	or  %i2, 0xc, %i2	! a001700c <Test80BitCustomReplyHandler>
a0016f98:	b2 10 20 0a 	mov  0xa, %i1
a0016f9c:	40 00 01 48 	call  a00174bc <SubmitNativeAuxRead>
a0016fa0:	91 e8 22 50 	restore  %g0, 0x250, %o0
a0016fa4:	40 00 00 c3 	call  a00172b0 <DP_SourceEnableScrambler>
a0016fa8:	90 10 20 01 	mov  1, %o0
a0016fac:	7f ff fc de 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016fb0:	90 10 20 01 	mov  1, %o0
a0016fb4:	10 80 00 0d 	b  a0016fe8 <DP_LexIsMsaValid+0x2c>
a0016fb8:	90 10 20 04 	mov  4, %o0
a0016fbc:	40 00 00 bd 	call  a00172b0 <DP_SourceEnableScrambler>
a0016fc0:	90 10 20 01 	mov  1, %o0
a0016fc4:	7f ff fc d8 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016fc8:	90 10 20 01 	mov  1, %o0
a0016fcc:	10 80 00 07 	b  a0016fe8 <DP_LexIsMsaValid+0x2c>
a0016fd0:	90 10 20 05 	mov  5, %o0
a0016fd4:	40 00 00 b7 	call  a00172b0 <DP_SourceEnableScrambler>
a0016fd8:	90 10 20 01 	mov  1, %o0
a0016fdc:	7f ff fc d2 	call  a0016324 <bb_top_dpEnable8b10benA7>
a0016fe0:	90 10 20 01 	mov  1, %o0
a0016fe4:	90 10 20 07 	mov  7, %o0
a0016fe8:	7f ff cd ee 	call  a000a7a0 <DP_SetTrainingPatternSequence>
a0016fec:	b0 10 20 01 	mov  1, %i0
a0016ff0:	30 80 00 05 	b,a   a0017004 <DP_LexIsMsaValid+0x48>
a0016ff4:	11 3e 01 d6 	sethi  %hi(0xf8075800), %o0
a0016ff8:	b0 10 20 02 	mov  2, %i0
a0016ffc:	7f ff a6 f2 	call  a0000bc4 <_ilog>
a0017000:	90 12 23 05 	or  %o0, 0x305, %o0
a0017004:	7f ff fc 7d 	call  a00161f8 <TestResponse.constprop.37>
a0017008:	81 e8 00 00 	restore 

a001700c <Test80BitCustomReplyHandler>:
a001700c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017010:	03 20 00 12 	sethi  %hi(0x80004800), %g1
a0017014:	05 28 40 0a 	sethi  %hi(0xa1002800), %g2
a0017018:	c2 20 a3 ac 	st  %g1, [ %g2 + 0x3ac ]	! a1002bac <dp_source.lto_priv.209>
a001701c:	c6 0e 60 01 	ldub  [ %i1 + 1 ], %g3
a0017020:	c6 28 60 b3 	stb  %g3, [ %g1 + 0xb3 ]
a0017024:	c8 0e 60 02 	ldub  [ %i1 + 2 ], %g4
a0017028:	c8 28 60 b2 	stb  %g4, [ %g1 + 0xb2 ]
a001702c:	d0 0e 60 03 	ldub  [ %i1 + 3 ], %o0
a0017030:	d0 28 60 b1 	stb  %o0, [ %g1 + 0xb1 ]
a0017034:	90 10 20 08 	mov  8, %o0
a0017038:	d2 0e 60 04 	ldub  [ %i1 + 4 ], %o1
a001703c:	d2 28 60 b0 	stb  %o1, [ %g1 + 0xb0 ]
a0017040:	d4 0e 60 05 	ldub  [ %i1 + 5 ], %o2
a0017044:	d4 28 60 b7 	stb  %o2, [ %g1 + 0xb7 ]
a0017048:	d6 0e 60 06 	ldub  [ %i1 + 6 ], %o3
a001704c:	d6 28 60 b6 	stb  %o3, [ %g1 + 0xb6 ]
a0017050:	d8 0e 60 07 	ldub  [ %i1 + 7 ], %o4
a0017054:	d8 28 60 b5 	stb  %o4, [ %g1 + 0xb5 ]
a0017058:	da 0e 60 08 	ldub  [ %i1 + 8 ], %o5
a001705c:	da 28 60 b4 	stb  %o5, [ %g1 + 0xb4 ]
a0017060:	de 0e 60 09 	ldub  [ %i1 + 9 ], %o7
a0017064:	de 28 60 bb 	stb  %o7, [ %g1 + 0xbb ]
a0017068:	f0 0e 60 0a 	ldub  [ %i1 + 0xa ], %i0
a001706c:	f0 28 60 ba 	stb  %i0, [ %g1 + 0xba ]
a0017070:	7f ff cd cc 	call  a000a7a0 <DP_SetTrainingPatternSequence>
a0017074:	b0 10 20 01 	mov  1, %i0
a0017078:	7f ff fc 60 	call  a00161f8 <TestResponse.constprop.37>
a001707c:	81 e8 00 00 	restore 

a0017080 <DP_RexDpISR>:
a0017080:	9d e3 bf e0 	save  %sp, -32, %sp
a0017084:	39 28 40 0a 	sethi  %hi(0xa1002800), %i4
a0017088:	c2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a001708c:	fa 00 61 4c 	ld  [ %g1 + 0x14c ], %i5
a0017090:	c4 00 61 48 	ld  [ %g1 + 0x148 ], %g2
a0017094:	ba 0f 40 02 	and  %i5, %g2, %i5
a0017098:	fa 20 61 4c 	st  %i5, [ %g1 + 0x14c ]
a001709c:	80 8f 64 00 	btst  0x400, %i5
a00170a0:	02 80 00 07 	be  a00170bc <DP_RexDpISR+0x3c>
a00170a4:	80 8f 62 00 	btst  0x200, %i5
a00170a8:	11 3e 02 4d 	sethi  %hi(0xf8093400), %o0
a00170ac:	ba 0f 7d ff 	and  %i5, -513, %i5
a00170b0:	7f ff a6 c5 	call  a0000bc4 <_ilog>
a00170b4:	90 12 20 05 	or  %o0, 5, %o0
a00170b8:	80 8f 62 00 	btst  0x200, %i5
a00170bc:	02 80 00 07 	be  a00170d8 <DP_RexDpISR+0x58>
a00170c0:	80 8f 61 00 	btst  0x100, %i5
a00170c4:	07 3e 02 4b 	sethi  %hi(0xf8092c00), %g3
a00170c8:	ba 0f 7d ff 	and  %i5, -513, %i5
a00170cc:	7f ff a6 be 	call  a0000bc4 <_ilog>
a00170d0:	90 10 e0 05 	or  %g3, 5, %o0
a00170d4:	80 8f 61 00 	btst  0x100, %i5
a00170d8:	02 80 00 0b 	be  a0017104 <DP_RexDpISR+0x84>
a00170dc:	80 8f 60 80 	btst  0x80, %i5
a00170e0:	09 3e 02 4b 	sethi  %hi(0xf8092c00), %g4
a00170e4:	7f ff a6 b8 	call  a0000bc4 <_ilog>
a00170e8:	90 11 21 05 	or  %g4, 0x105, %o0	! f8092d05 <curr_flash_pos+0x376362dd>
a00170ec:	d2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %o1
a00170f0:	c2 02 61 48 	ld  [ %o1 + 0x148 ], %g1
a00170f4:	82 08 7e ff 	and  %g1, -257, %g1
a00170f8:	c2 22 61 48 	st  %g1, [ %o1 + 0x148 ]
a00170fc:	ba 0f 7e ff 	and  %i5, -257, %i5
a0017100:	80 8f 60 80 	btst  0x80, %i5
a0017104:	02 80 00 0b 	be  a0017130 <DP_RexDpISR+0xb0>
a0017108:	80 8f 60 40 	btst  0x40, %i5
a001710c:	15 3e 02 4b 	sethi  %hi(0xf8092c00), %o2
a0017110:	7f ff a6 ad 	call  a0000bc4 <_ilog>
a0017114:	90 12 a2 05 	or  %o2, 0x205, %o0	! f8092e05 <curr_flash_pos+0x376363dd>
a0017118:	d6 07 23 e4 	ld  [ %i4 + 0x3e4 ], %o3
a001711c:	c2 02 e1 48 	ld  [ %o3 + 0x148 ], %g1
a0017120:	82 08 7f 7f 	and  %g1, -129, %g1
a0017124:	c2 22 e1 48 	st  %g1, [ %o3 + 0x148 ]
a0017128:	ba 0f 7f 7f 	and  %i5, -129, %i5
a001712c:	80 8f 60 40 	btst  0x40, %i5
a0017130:	02 80 00 11 	be  a0017174 <DP_RexDpISR+0xf4>
a0017134:	80 8f 60 20 	btst  0x20, %i5
a0017138:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001713c:	c2 00 63 f0 	ld  [ %g1 + 0x3f0 ], %g1	! a1002bf0 <dpstreamConfigPtr>
a0017140:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0017144:	80 a0 60 00 	cmp  %g1, 0
a0017148:	12 80 00 0b 	bne  a0017174 <DP_RexDpISR+0xf4>
a001714c:	80 8f 60 20 	btst  0x20, %i5
a0017150:	19 3e 02 4b 	sethi  %hi(0xf8092c00), %o4
a0017154:	7f ff a6 9c 	call  a0000bc4 <_ilog>
a0017158:	90 13 23 05 	or  %o4, 0x305, %o0	! f8092f05 <curr_flash_pos+0x376364dd>
a001715c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017160:	c2 00 63 ec 	ld  [ %g1 + 0x3ec ], %g1	! a1002bec <isrCallback.lto_priv.207>
a0017164:	ba 0f 7f bf 	and  %i5, -65, %i5
a0017168:	9f c0 40 00 	call  %g1
a001716c:	90 10 20 40 	mov  0x40, %o0
a0017170:	80 8f 60 20 	btst  0x20, %i5
a0017174:	02 80 00 11 	be  a00171b8 <DP_RexDpISR+0x138>
a0017178:	80 8f 60 04 	btst  4, %i5
a001717c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017180:	c2 00 63 f0 	ld  [ %g1 + 0x3f0 ], %g1	! a1002bf0 <dpstreamConfigPtr>
a0017184:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0017188:	80 a0 60 00 	cmp  %g1, 0
a001718c:	12 80 00 0b 	bne  a00171b8 <DP_RexDpISR+0x138>
a0017190:	80 8f 60 04 	btst  4, %i5
a0017194:	1b 3e 02 4c 	sethi  %hi(0xf8093000), %o5
a0017198:	7f ff a6 8b 	call  a0000bc4 <_ilog>
a001719c:	90 13 60 05 	or  %o5, 5, %o0	! f8093005 <curr_flash_pos+0x376365dd>
a00171a0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a00171a4:	c2 00 63 ec 	ld  [ %g1 + 0x3ec ], %g1	! a1002bec <isrCallback.lto_priv.207>
a00171a8:	ba 0f 7f df 	and  %i5, -33, %i5
a00171ac:	9f c0 40 00 	call  %g1
a00171b0:	90 10 20 20 	mov  0x20, %o0
a00171b4:	80 8f 60 04 	btst  4, %i5
a00171b8:	02 80 00 10 	be  a00171f8 <DP_ResetErrorCnt+0xc>
a00171bc:	80 8f 60 02 	btst  2, %i5
a00171c0:	1f 3e 02 4c 	sethi  %hi(0xf8093000), %o7
a00171c4:	90 13 e1 05 	or  %o7, 0x105, %o0	! f8093105 <curr_flash_pos+0x376366dd>
a00171c8:	7f ff a6 7f 	call  a0000bc4 <_ilog>
a00171cc:	01 00 00 00 	nop 
a00171d0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a00171d4:	c2 00 63 ec 	ld  [ %g1 + 0x3ec ], %g1	! a1002bec <isrCallback.lto_priv.207>
a00171d8:	9f c0 40 00 	call  %g1
a00171dc:	90 10 20 04 	mov  4, %o0
a00171e0:	f0 07 23 e4 	ld  [ %i4 + 0x3e4 ], %i0
a00171e4:	c2 06 21 48 	ld  [ %i0 + 0x148 ], %g1
a00171e8:	82 08 7f fb 	and  %g1, -5, %g1
a00171ec:	c2 26 21 48 	st  %g1, [ %i0 + 0x148 ]
a00171f0:	ba 0f 7f fb 	and  %i5, -5, %i5
a00171f4:	80 8f 60 02 	btst  2, %i5
a00171f8:	02 80 00 0f 	be  a0017234 <DP_ResetErrorCnt+0x48>
a00171fc:	80 8f 60 01 	btst  1, %i5
a0017200:	33 3e 02 4c 	sethi  %hi(0xf8093000), %i1
a0017204:	7f ff a6 70 	call  a0000bc4 <_ilog>
a0017208:	90 16 62 05 	or  %i1, 0x205, %o0	! f8093205 <curr_flash_pos+0x376367dd>
a001720c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017210:	c2 00 63 ec 	ld  [ %g1 + 0x3ec ], %g1	! a1002bec <isrCallback.lto_priv.207>
a0017214:	9f c0 40 00 	call  %g1
a0017218:	90 10 20 02 	mov  2, %o0
a001721c:	f4 07 23 e4 	ld  [ %i4 + 0x3e4 ], %i2
a0017220:	c2 06 a1 48 	ld  [ %i2 + 0x148 ], %g1
a0017224:	82 08 7f fd 	and  %g1, -3, %g1
a0017228:	c2 26 a1 48 	st  %g1, [ %i2 + 0x148 ]
a001722c:	ba 0f 7f fd 	and  %i5, -3, %i5
a0017230:	80 8f 60 01 	btst  1, %i5
a0017234:	02 80 00 07 	be  a0017250 <DP_ResetErrorCnt+0x64>
a0017238:	80 8f 60 10 	btst  0x10, %i5
a001723c:	05 3e 02 4c 	sethi  %hi(0xf8093000), %g2
a0017240:	ba 0f 7f fe 	and  %i5, -2, %i5
a0017244:	7f ff a6 60 	call  a0000bc4 <_ilog>
a0017248:	90 10 a3 05 	or  %g2, 0x305, %o0
a001724c:	80 8f 60 10 	btst  0x10, %i5
a0017250:	02 80 00 0c 	be  a0017280 <DP_SymbolErrCountLaneXY+0x24>
a0017254:	80 8f 60 08 	btst  8, %i5
a0017258:	c2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %g1
a001725c:	d0 08 60 ff 	ldub  [ %g1 + 0xff ], %o0
a0017260:	09 3e 82 4d 	sethi  %hi(0xfa093400), %g4
a0017264:	c6 10 60 72 	lduh  [ %g1 + 0x72 ], %g3
a0017268:	92 0a 20 ff 	and  %o0, 0xff, %o1
a001726c:	94 08 e0 ff 	and  %g3, 0xff, %o2
a0017270:	90 11 21 05 	or  %g4, 0x105, %o0
a0017274:	7f ff a6 54 	call  a0000bc4 <_ilog>
a0017278:	ba 0f 7f ef 	and  %i5, -17, %i5
a001727c:	80 8f 60 08 	btst  8, %i5
a0017280:	02 80 00 0a 	be  a00172a8 <DP_SymbolErrCountLaneXY+0x4c>
a0017284:	c2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %g1
a0017288:	f8 08 61 07 	ldub  [ %g1 + 0x107 ], %i4
a001728c:	d2 10 60 8a 	lduh  [ %g1 + 0x8a ], %o1
a0017290:	15 3e 82 4d 	sethi  %hi(0xfa093400), %o2
a0017294:	b4 0a 60 ff 	and  %o1, 0xff, %i2
a0017298:	b2 0f 20 ff 	and  %i4, 0xff, %i1
a001729c:	b0 12 a2 05 	or  %o2, 0x205, %i0
a00172a0:	7f ff a6 49 	call  a0000bc4 <_ilog>
a00172a4:	81 e8 00 00 	restore 
a00172a8:	81 c7 e0 08 	ret 
a00172ac:	81 e8 00 00 	restore 

a00172b0 <DP_SourceEnableScrambler>:
a00172b0:	9d e3 bf e0 	save  %sp, -32, %sp
a00172b4:	11 3e 42 40 	sethi  %hi(0xf9090000), %o0
a00172b8:	92 10 00 18 	mov  %i0, %o1
a00172bc:	7f ff a6 42 	call  a0000bc4 <_ilog>
a00172c0:	90 12 23 02 	or  %o0, 0x302, %o0
a00172c4:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a00172c8:	c4 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g2	! a1002be4 <dp_source>
a00172cc:	c2 00 a0 08 	ld  [ %g2 + 8 ], %g1
a00172d0:	b0 0e 20 01 	and  %i0, 1, %i0
a00172d4:	82 08 7f fe 	and  %g1, -2, %g1
a00172d8:	86 10 40 18 	or  %g1, %i0, %g3
a00172dc:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
a00172e0:	81 c7 e0 08 	ret 
a00172e4:	81 e8 00 00 	restore 

a00172e8 <RexEventCallback.lto_priv.642>:
a00172e8:	94 10 00 09 	mov  %o1, %o2
a00172ec:	92 0a 20 ff 	and  %o0, 0xff, %o1
a00172f0:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a00172f4:	90 12 21 9c 	or  %o0, 0x19c, %o0	! a100759c <rexPmContext.lto_priv.348+0x14>
a00172f8:	82 13 c0 00 	mov  %o7, %g1
a00172fc:	7f ff b5 3f 	call  a00047f8 <UTILSM_PostEvent>
a0017300:	9e 10 40 00 	mov  %g1, %o7

a0017304 <RexLexActiveEventGenerate.lto_priv.630>:
a0017304:	9d e3 bf e0 	save  %sp, -32, %sp
a0017308:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001730c:	b0 17 61 88 	or  %i5, 0x188, %i0	! a1007588 <rexPmContext.lto_priv.348>
a0017310:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
a0017314:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a0017318:	80 88 80 01 	btst  %g2, %g1
a001731c:	02 80 00 07 	be  a0017338 <RexLexActiveEventGenerate.lto_priv.630+0x34>
a0017320:	b8 10 20 00 	clr  %i4
a0017324:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
a0017328:	03 30 00 00 	sethi  %hi(0xc0000000), %g1
a001732c:	82 28 40 03 	andn  %g1, %g3, %g1
a0017330:	80 a0 00 01 	cmp  %g0, %g1
a0017334:	b8 60 3f ff 	subx  %g0, -1, %i4
a0017338:	d2 06 20 08 	ld  [ %i0 + 8 ], %o1
a001733c:	ba 0f 20 01 	and  %i4, 1, %i5
a0017340:	83 32 60 1b 	srl  %o1, 0x1b, %g1
a0017344:	82 08 60 01 	and  %g1, 1, %g1
a0017348:	80 a7 40 01 	cmp  %i5, %g1
a001734c:	02 80 00 17 	be  a00173a8 <DP_LexVideoInfo+0x4c>
a0017350:	89 32 60 1c 	srl  %o1, 0x1c, %g4
a0017354:	d4 06 20 10 	ld  [ %i0 + 0x10 ], %o2
a0017358:	97 32 a0 1e 	srl  %o2, 0x1e, %o3
a001735c:	92 09 20 01 	and  %g4, 1, %o1
a0017360:	96 0a e0 01 	and  %o3, 1, %o3
a0017364:	95 32 a0 1f 	srl  %o2, 0x1f, %o2
a0017368:	11 3e c1 d8 	sethi  %hi(0xfb076000), %o0
a001736c:	7f ff a6 16 	call  a0000bc4 <_ilog>
a0017370:	90 12 21 02 	or  %o0, 0x102, %o0	! fb076102 <curr_flash_pos+0x3a6196da>
a0017374:	c2 0e 20 08 	ldub  [ %i0 + 8 ], %g1
a0017378:	82 08 7f f7 	and  %g1, -9, %g1
a001737c:	99 2f 60 03 	sll  %i5, 3, %o4
a0017380:	9a 10 40 0c 	or  %g1, %o4, %o5
a0017384:	da 2e 20 08 	stb  %o5, [ %i0 + 8 ]
a0017388:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001738c:	b0 10 20 07 	mov  7, %i0
a0017390:	83 30 60 1b 	srl  %g1, 0x1b, %g1
a0017394:	82 08 60 01 	and  %g1, 1, %g1
a0017398:	84 26 00 01 	sub  %i0, %g1, %g2
a001739c:	b0 08 a0 ff 	and  %g2, 0xff, %i0
a00173a0:	40 00 00 40 	call  a00174a0 <RexPmStateSendEventWithNoData>
a00173a4:	81 e8 00 00 	restore 
a00173a8:	81 c7 e0 08 	ret 
a00173ac:	81 e8 00 00 	restore 

a00173b0 <RexSendRexPmStatus.lto_priv.627>:
a00173b0:	9d e3 bf d0 	save  %sp, -48, %sp
a00173b4:	94 10 20 0c 	mov  0xc, %o2
a00173b8:	90 07 bf f4 	add  %fp, -12, %o0
a00173bc:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
a00173c0:	7f ff a4 3a 	call  a00004a8 <memcpy>
a00173c4:	92 12 60 54 	or  %o1, 0x54, %o1	! a0020054 <crc64Table+0x894>
a00173c8:	40 00 00 1e 	call  a0017440 <RexSendCpuMessageToLex.lto_priv.609>
a00173cc:	90 07 bf f4 	add  %fp, -12, %o0
a00173d0:	81 c7 e0 08 	ret 
a00173d4:	81 e8 00 00 	restore 

a00173d8 <RexPmMcaEventHandler.lto_priv.774>:
a00173d8:	9d e3 bf e0 	save  %sp, -32, %sp
a00173dc:	11 3e 41 d7 	sethi  %hi(0xf9075c00), %o0
a00173e0:	92 10 00 18 	mov  %i0, %o1
a00173e4:	7f ff a5 f8 	call  a0000bc4 <_ilog>
a00173e8:	90 12 20 02 	or  %o0, 2, %o0
a00173ec:	80 a6 20 01 	cmp  %i0, 1
a00173f0:	02 80 00 0a 	be  a0017418 <RexPmMcaEventHandler.lto_priv.774+0x40>
a00173f4:	01 00 00 00 	nop 
a00173f8:	0a 80 00 0a 	bcs  a0017420 <RexPmMcaEventHandler.lto_priv.774+0x48>
a00173fc:	80 a6 20 02 	cmp  %i0, 2
a0017400:	02 80 00 08 	be  a0017420 <RexPmMcaEventHandler.lto_priv.774+0x48>
a0017404:	80 a6 20 03 	cmp  %i0, 3
a0017408:	02 80 00 0c 	be  a0017438 <RexPmMcaEventHandler.lto_priv.774+0x60>
a001740c:	b0 10 20 04 	mov  4, %i0
a0017410:	81 c7 e0 08 	ret 
a0017414:	81 e8 00 00 	restore 
a0017418:	7f ff da 29 	call  a000dcbc <MCA_ChannelTxRxSetup>
a001741c:	81 e8 00 00 	restore 
a0017420:	03 3e 01 d8 	sethi  %hi(0xf8076000), %g1
a0017424:	7f ff a5 e8 	call  a0000bc4 <_ilog>
a0017428:	90 10 63 05 	or  %g1, 0x305, %o0	! f8076305 <curr_flash_pos+0x376198dd>
a001742c:	90 10 20 01 	mov  1, %o0
a0017430:	7f ff db 0e 	call  a000e068 <MCA_ChannelLinkDn>
a0017434:	b0 10 20 05 	mov  5, %i0
a0017438:	40 00 00 1a 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001743c:	81 e8 00 00 	restore 

a0017440 <RexSendCpuMessageToLex.lto_priv.609>:
a0017440:	d6 12 20 08 	lduh  [ %o0 + 8 ], %o3
a0017444:	d4 02 20 04 	ld  [ %o0 + 4 ], %o2
a0017448:	d2 0a 00 00 	ldub  [ %o0 ], %o1
a001744c:	90 10 20 02 	mov  2, %o0
a0017450:	82 13 c0 00 	mov  %o7, %g1
a0017454:	7f ff bd d5 	call  a0006ba8 <CPU_COMM_sendMessage>
a0017458:	9e 10 40 00 	mov  %g1, %o7

a001745c <RexPmClearContext.lto_priv.647>:
a001745c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017460:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a0017464:	94 10 21 fc 	mov  0x1fc, %o2
a0017468:	92 10 20 00 	clr  %o1
a001746c:	7f ff a4 27 	call  a0000508 <memset>
a0017470:	90 17 61 b0 	or  %i5, 0x1b0, %o0
a0017474:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0017478:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001747c:	c4 08 60 0c 	ldub  [ %g1 + 0xc ], %g2
a0017480:	86 08 bf 9f 	and  %g2, -97, %g3
a0017484:	c0 28 60 28 	clrb  [ %g1 + 0x28 ]
a0017488:	88 17 61 b0 	or  %i5, 0x1b0, %g4
a001748c:	c6 28 60 0c 	stb  %g3, [ %g1 + 0xc ]
a0017490:	82 10 20 01 	mov  1, %g1
a0017494:	c2 29 21 f6 	stb  %g1, [ %g4 + 0x1f6 ]
a0017498:	7f ff ff c6 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a001749c:	81 e8 00 00 	restore 

a00174a0 <RexPmStateSendEventWithNoData>:
a00174a0:	92 10 00 08 	mov  %o0, %o1
a00174a4:	94 10 20 00 	clr  %o2
a00174a8:	11 28 00 5c 	sethi  %hi(0xa0017000), %o0
a00174ac:	90 12 22 e8 	or  %o0, 0x2e8, %o0	! a00172e8 <RexEventCallback.lto_priv.642>
a00174b0:	82 13 c0 00 	mov  %o7, %g1
a00174b4:	7f ff ba 89 	call  a0005ed8 <CALLBACK_Run>
a00174b8:	9e 10 40 00 	mov  %g1, %o7

a00174bc <SubmitNativeAuxRead>:
a00174bc:	9d e3 bf c8 	save  %sp, -56, %sp
a00174c0:	94 10 20 15 	mov  0x15, %o2
a00174c4:	92 10 20 00 	clr  %o1
a00174c8:	7f ff a4 10 	call  a0000508 <memset>
a00174cc:	90 07 bf eb 	add  %fp, -21, %o0
a00174d0:	83 36 20 10 	srl  %i0, 0x10, %g1
a00174d4:	82 08 60 0f 	and  %g1, 0xf, %g1
a00174d8:	82 10 7f 90 	or  %g1, -112, %g1
a00174dc:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a00174e0:	83 36 20 08 	srl  %i0, 8, %g1
a00174e4:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a00174e8:	82 10 20 04 	mov  4, %g1
a00174ec:	b2 06 7f ff 	add  %i1, -1, %i1
a00174f0:	f0 2f bf ed 	stb  %i0, [ %fp + -19 ]
a00174f4:	92 10 00 1a 	mov  %i2, %o1
a00174f8:	f2 2f bf ee 	stb  %i1, [ %fp + -18 ]
a00174fc:	90 07 bf eb 	add  %fp, -21, %o0
a0017500:	7f ff fc 29 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0017504:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0017508:	81 c7 e0 08 	ret 
a001750c:	81 e8 00 00 	restore 

a0017510 <SubmitNativeAuxWrite>:
a0017510:	9d e3 bf c8 	save  %sp, -56, %sp
a0017514:	94 10 20 15 	mov  0x15, %o2
a0017518:	92 10 20 00 	clr  %o1
a001751c:	7f ff a3 fb 	call  a0000508 <memset>
a0017520:	90 07 bf eb 	add  %fp, -21, %o0
a0017524:	83 36 20 10 	srl  %i0, 0x10, %g1
a0017528:	82 08 60 0f 	and  %g1, 0xf, %g1
a001752c:	82 10 7f 80 	or  %g1, -128, %g1
a0017530:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0017534:	83 36 20 08 	srl  %i0, 8, %g1
a0017538:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a001753c:	82 10 20 05 	mov  5, %g1
a0017540:	f0 2f bf ed 	stb  %i0, [ %fp + -19 ]
a0017544:	92 10 00 1a 	mov  %i2, %o1
a0017548:	f2 2f bf ef 	stb  %i1, [ %fp + -17 ]
a001754c:	90 07 bf eb 	add  %fp, -21, %o0
a0017550:	7f ff fc 15 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a0017554:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0017558:	81 c7 e0 08 	ret 
a001755c:	81 e8 00 00 	restore 

a0017560 <RexIsrHandler>:
a0017560:	9d e3 bf e0 	save  %sp, -32, %sp
a0017564:	80 a6 22 00 	cmp  %i0, 0x200
a0017568:	02 80 00 0f 	be  a00175a4 <RexIsrHandler+0x44>
a001756c:	13 3e 01 c0 	sethi  %hi(0xf8070000), %o1
a0017570:	18 80 00 07 	bgu  a001758c <RexIsrHandler+0x2c>
a0017574:	80 a6 24 00 	cmp  %i0, 0x400
a0017578:	80 a6 21 00 	cmp  %i0, 0x100
a001757c:	02 80 00 0e 	be  a00175b4 <RexIsrHandler+0x54>
a0017580:	11 3e 01 e9 	sethi  %hi(0xf807a400), %o0
a0017584:	81 c7 e0 08 	ret 
a0017588:	81 e8 00 00 	restore 
a001758c:	02 80 00 1d 	be  a0017600 <RexIsrHandler+0xa0>
a0017590:	80 a6 28 00 	cmp  %i0, 0x800
a0017594:	02 80 00 0c 	be  a00175c4 <RexIsrHandler+0x64>
a0017598:	92 10 20 00 	clr  %o1
a001759c:	81 c7 e0 08 	ret 
a00175a0:	81 e8 00 00 	restore 
a00175a4:	b0 10 20 0b 	mov  0xb, %i0
a00175a8:	7f ff a5 87 	call  a0000bc4 <_ilog>
a00175ac:	90 12 63 02 	or  %o1, 0x302, %o0
a00175b0:	30 80 00 21 	b,a   a0017634 <RexIsrHandler+0xd4>
a00175b4:	b0 10 20 0a 	mov  0xa, %i0
a00175b8:	7f ff a5 83 	call  a0000bc4 <_ilog>
a00175bc:	90 12 21 02 	or  %o0, 0x102, %o0
a00175c0:	30 80 00 1d 	b,a   a0017634 <RexIsrHandler+0xd4>
a00175c4:	7f ff b4 d0 	call  a0004904 <ILOG_istatus>
a00175c8:	90 10 20 2d 	mov  0x2d, %o0
a00175cc:	03 3e 01 c1 	sethi  %hi(0xf8070400), %g1
a00175d0:	7f ff a5 7d 	call  a0000bc4 <_ilog>
a00175d4:	90 10 61 02 	or  %g1, 0x102, %o0	! f8070502 <curr_flash_pos+0x37613ada>
a00175d8:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a00175dc:	b0 17 61 88 	or  %i5, 0x188, %i0	! a1007588 <rexPmContext.lto_priv.348>
a00175e0:	c2 0e 20 0c 	ldub  [ %i0 + 0xc ], %g1
a00175e4:	82 08 7f bf 	and  %g1, -65, %g1
a00175e8:	7f ff ff 72 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a00175ec:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
a00175f0:	c0 2e 20 25 	clrb  [ %i0 + 0x25 ]
a00175f4:	c0 2e 20 24 	clrb  [ %i0 + 0x24 ]
a00175f8:	10 80 00 0f 	b  a0017634 <RexIsrHandler+0xd4>
a00175fc:	b0 10 20 09 	mov  9, %i0
a0017600:	92 10 20 00 	clr  %o1
a0017604:	7f ff b4 c0 	call  a0004904 <ILOG_istatus>
a0017608:	90 10 20 2c 	mov  0x2c, %o0
a001760c:	05 3e 01 c1 	sethi  %hi(0xf8070400), %g2
a0017610:	7f ff a5 6d 	call  a0000bc4 <_ilog>
a0017614:	90 10 a0 02 	or  %g2, 2, %o0	! f8070402 <curr_flash_pos+0x376139da>
a0017618:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001761c:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a0017620:	c6 08 60 0c 	ldub  [ %g1 + 0xc ], %g3
a0017624:	88 10 e0 40 	or  %g3, 0x40, %g4
a0017628:	b0 10 20 08 	mov  8, %i0
a001762c:	7f ff ff 61 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a0017630:	c8 28 60 0c 	stb  %g4, [ %g1 + 0xc ]
a0017634:	7f ff ff 9b 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0017638:	81 e8 00 00 	restore 

a001763c <RexErrorHandler>:
a001763c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017640:	80 a6 20 00 	cmp  %i0, 0
a0017644:	12 80 00 0f 	bne  a0017680 <RexErrorHandler+0x44>
a0017648:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001764c:	c2 08 61 a4 	ldub  [ %g1 + 0x1a4 ], %g1	! a10075a4 <rexPmContext.lto_priv.348+0x1c>
a0017650:	80 a0 60 04 	cmp  %g1, 4
a0017654:	12 80 00 06 	bne  a001766c <RexErrorHandler+0x30>
a0017658:	80 a0 60 02 	cmp  %g1, 2
a001765c:	90 10 20 04 	mov  4, %o0
a0017660:	7f ff fb ca 	call  a0016588 <RexStepAuxStateMachine>
a0017664:	b0 10 20 13 	mov  0x13, %i0
a0017668:	30 80 00 04 	b,a   a0017678 <RexErrorHandler+0x3c>
a001766c:	02 80 00 03 	be  a0017678 <RexErrorHandler+0x3c>
a0017670:	b0 10 20 0d 	mov  0xd, %i0
a0017674:	b0 10 20 09 	mov  9, %i0
a0017678:	7f ff ff 8a 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001767c:	81 e8 00 00 	restore 
a0017680:	81 c7 e0 08 	ret 
a0017684:	81 e8 00 00 	restore 

a0017688 <DP_REX_ReadMccs>:
a0017688:	9d e3 bf e0 	save  %sp, -32, %sp
a001768c:	94 10 22 64 	mov  0x264, %o2
a0017690:	92 10 20 00 	clr  %o1
a0017694:	11 28 40 09 	sethi  %hi(0xa1002400), %o0
a0017698:	7f ff a3 9c 	call  a0000508 <memset>
a001769c:	90 12 20 e8 	or  %o0, 0xe8, %o0	! a10024e8 <mccsCache.lto_priv.226>
a00176a0:	40 00 0d 60 	call  a001ac20 <ReadMccsCap.lto_priv.622>
a00176a4:	81 e8 00 00 	restore 

a00176a8 <DP_REX_CheckNewControlValues>:
a00176a8:	84 10 20 01 	mov  1, %g2
a00176ac:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a00176b0:	90 10 20 02 	mov  2, %o0
a00176b4:	c4 28 63 99 	stb  %g2, [ %g1 + 0x399 ]
a00176b8:	82 13 c0 00 	mov  %o7, %g1
a00176bc:	40 00 06 7e 	call  a00190b4 <SendVcpRequest.lto_priv.628>
a00176c0:	9e 10 40 00 	mov  %g1, %o7

a00176c4 <RexLtStateSendEventWithNoData>:
a00176c4:	92 10 00 08 	mov  %o0, %o1
a00176c8:	94 10 20 00 	clr  %o2
a00176cc:	11 28 00 6d 	sethi  %hi(0xa001b400), %o0
a00176d0:	90 12 23 c0 	or  %o0, 0x3c0, %o0	! a001b7c0 <RexLtEventCallback.lto_priv.604>
a00176d4:	82 13 c0 00 	mov  %o7, %g1
a00176d8:	7f ff ba 00 	call  a0005ed8 <CALLBACK_Run>
a00176dc:	9e 10 40 00 	mov  %g1, %o7

a00176e0 <WriteLinkConfigurationParameters>:
a00176e0:	9d e3 bf c8 	save  %sp, -56, %sp
a00176e4:	94 10 20 15 	mov  0x15, %o2
a00176e8:	92 10 20 00 	clr  %o1
a00176ec:	7f ff a3 87 	call  a0000508 <memset>
a00176f0:	90 07 bf eb 	add  %fp, -21, %o0
a00176f4:	82 10 3f 80 	mov  -128, %g1
a00176f8:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a00176fc:	82 10 20 01 	mov  1, %g1
a0017700:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a0017704:	92 10 20 00 	clr  %o1
a0017708:	c2 2f bf ee 	stb  %g1, [ %fp + -18 ]
a001770c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0017710:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017714:	c4 08 60 21 	ldub  [ %g1 + 0x21 ], %g2
a0017718:	c6 08 60 24 	ldub  [ %g1 + 0x24 ], %g3
a001771c:	c2 08 60 22 	ldub  [ %g1 + 0x22 ], %g1
a0017720:	89 28 e0 07 	sll  %g3, 7, %g4
a0017724:	82 11 00 01 	or  %g4, %g1, %g1
a0017728:	c2 2f bf f0 	stb  %g1, [ %fp + -16 ]
a001772c:	82 10 20 06 	mov  6, %g1
a0017730:	c4 2f bf ef 	stb  %g2, [ %fp + -17 ]
a0017734:	90 07 bf eb 	add  %fp, -21, %o0
a0017738:	7f ff fb 9b 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a001773c:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a0017740:	81 c7 e0 08 	ret 
a0017744:	81 e8 00 00 	restore 

a0017748 <AUX_DpRexIsrEventHandler>:
a0017748:	9d e3 bf e0 	save  %sp, -32, %sp
a001774c:	11 3e 41 d6 	sethi  %hi(0xf9075800), %o0
a0017750:	92 10 00 18 	mov  %i0, %o1
a0017754:	7f ff a5 1c 	call  a0000bc4 <_ilog>
a0017758:	90 12 21 02 	or  %o0, 0x102, %o0
a001775c:	80 a6 20 20 	cmp  %i0, 0x20
a0017760:	02 80 00 04 	be  a0017770 <LexSendLexAudioStatus.lto_priv.661+0x20>
a0017764:	80 a6 20 40 	cmp  %i0, 0x40
a0017768:	12 80 00 04 	bne  a0017778 <LexSendLexAudioStatus.lto_priv.661+0x28>
a001776c:	01 00 00 00 	nop 
a0017770:	7f ff ff 4c 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0017774:	91 e8 20 1a 	restore  %g0, 0x1a, %o0
a0017778:	81 c7 e0 08 	ret 
a001777c:	81 e8 00 00 	restore 

a0017780 <AdjustVoltageSwingAndPreEmphasisLane0_1>:
a0017780:	87 32 20 02 	srl  %o0, 2, %g3
a0017784:	84 08 e0 03 	and  %g3, 3, %g2
a0017788:	9a 0a 20 03 	and  %o0, 3, %o5
a001778c:	89 32 20 04 	srl  %o0, 4, %g4
a0017790:	87 28 a0 03 	sll  %g2, 3, %g3
a0017794:	88 09 20 03 	and  %g4, 3, %g4
a0017798:	91 32 20 06 	srl  %o0, 6, %o0
a001779c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00177a0:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a00177a4:	da 28 60 2a 	stb  %o5, [ %g1 + 0x2a ]
a00177a8:	9a 13 40 03 	or  %o5, %g3, %o5
a00177ac:	c8 28 60 2b 	stb  %g4, [ %g1 + 0x2b ]
a00177b0:	c4 28 60 2e 	stb  %g2, [ %g1 + 0x2e ]
a00177b4:	85 2a 20 03 	sll  %o0, 3, %g2
a00177b8:	d0 28 60 2f 	stb  %o0, [ %g1 + 0x2f ]
a00177bc:	88 11 00 02 	or  %g4, %g2, %g4
a00177c0:	da 28 60 26 	stb  %o5, [ %g1 + 0x26 ]
a00177c4:	81 c3 e0 08 	retl 
a00177c8:	c8 28 60 27 	stb  %g4, [ %g1 + 0x27 ]

a00177cc <AdjustVoltageSwingAndPreEmphasisLane2_3>:
a00177cc:	87 32 20 02 	srl  %o0, 2, %g3
a00177d0:	84 08 e0 03 	and  %g3, 3, %g2
a00177d4:	9a 0a 20 03 	and  %o0, 3, %o5
a00177d8:	89 32 20 04 	srl  %o0, 4, %g4
a00177dc:	87 28 a0 03 	sll  %g2, 3, %g3
a00177e0:	88 09 20 03 	and  %g4, 3, %g4
a00177e4:	91 32 20 06 	srl  %o0, 6, %o0
a00177e8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00177ec:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a00177f0:	da 28 60 2c 	stb  %o5, [ %g1 + 0x2c ]
a00177f4:	9a 13 40 03 	or  %o5, %g3, %o5
a00177f8:	c8 28 60 2d 	stb  %g4, [ %g1 + 0x2d ]
a00177fc:	c4 28 60 30 	stb  %g2, [ %g1 + 0x30 ]
a0017800:	85 2a 20 03 	sll  %o0, 3, %g2
a0017804:	d0 28 60 31 	stb  %o0, [ %g1 + 0x31 ]
a0017808:	88 11 00 02 	or  %g4, %g2, %g4
a001780c:	da 28 60 28 	stb  %o5, [ %g1 + 0x28 ]
a0017810:	81 c3 e0 08 	retl 
a0017814:	c8 28 60 29 	stb  %g4, [ %g1 + 0x29 ]

a0017818 <GetDpcdLaneStatus.lto_priv.788>:
a0017818:	90 10 20 04 	mov  4, %o0
a001781c:	82 13 c0 00 	mov  %o7, %g1
a0017820:	7f ff ff a9 	call  a00176c4 <RexLtStateSendEventWithNoData>
a0017824:	9e 10 40 00 	mov  %g1, %o7

a0017828 <ReadAllLaneStatus>:
a0017828:	15 28 00 5e 	sethi  %hi(0xa0017800), %o2
a001782c:	92 10 20 06 	mov  6, %o1
a0017830:	94 12 a0 44 	or  %o2, 0x44, %o2
a0017834:	90 10 22 02 	mov  0x202, %o0
a0017838:	82 13 c0 00 	mov  %o7, %g1
a001783c:	7f ff ff 20 	call  a00174bc <SubmitNativeAuxRead>
a0017840:	9e 10 40 00 	mov  %g1, %o7

a0017844 <RexLaneXYStatusReadReplyHandler>:
a0017844:	9d e3 bf e0 	save  %sp, -32, %sp
a0017848:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a001784c:	84 08 60 f0 	and  %g1, 0xf0, %g2
a0017850:	c8 0e 20 01 	ldub  [ %i0 + 1 ], %g4
a0017854:	80 a0 a0 90 	cmp  %g2, 0x90
a0017858:	d4 0e 20 02 	ldub  [ %i0 + 2 ], %o2
a001785c:	12 80 00 10 	bne  a001789c <LexLinkAndStreamParamChanged.lto_priv.657+0x14>
a0017860:	d6 0e 20 03 	ldub  [ %i0 + 3 ], %o3
a0017864:	86 08 60 0f 	and  %g1, 0xf, %g3
a0017868:	92 09 20 ff 	and  %g4, 0xff, %o1
a001786c:	91 28 e0 10 	sll  %g3, 0x10, %o0
a0017870:	99 2a 60 08 	sll  %o1, 8, %o4
a0017874:	9e 0a a0 ff 	and  %o2, 0xff, %o7
a0017878:	9a 13 00 08 	or  %o4, %o0, %o5
a001787c:	b0 13 c0 0d 	or  %o7, %o5, %i0
a0017880:	80 a6 22 02 	cmp  %i0, 0x202
a0017884:	32 80 00 07 	bne,a   a00178a0 <LexLinkAndStreamParamChanged.lto_priv.657+0x18>
a0017888:	82 08 60 0f 	and  %g1, 0xf, %g1
a001788c:	b4 0a e0 ff 	and  %o3, 0xff, %i2
a0017890:	80 a6 a0 05 	cmp  %i2, 5
a0017894:	22 80 00 0e 	be,a   a00178cc <LexLinkAndStreamParamChanged.lto_priv.657+0x44>
a0017898:	94 10 20 06 	mov  6, %o2
a001789c:	82 08 60 0f 	and  %g1, 0xf, %g1
a00178a0:	b3 28 60 10 	sll  %g1, 0x10, %i1
a00178a4:	82 09 20 ff 	and  %g4, 0xff, %g1
a00178a8:	83 28 60 08 	sll  %g1, 8, %g1
a00178ac:	82 10 40 19 	or  %g1, %i1, %g1
a00178b0:	b6 0a a0 ff 	and  %o2, 0xff, %i3
a00178b4:	39 3e c1 c5 	sethi  %hi(0xfb071400), %i4
a00178b8:	96 0a e0 ff 	and  %o3, 0xff, %o3
a00178bc:	94 16 c0 01 	or  %i3, %g1, %o2
a00178c0:	92 10 23 39 	mov  0x339, %o1
a00178c4:	7f ff d5 b3 	call  a000cf90 <_iassert>
a00178c8:	90 17 21 07 	or  %i4, 0x107, %o0
a00178cc:	92 06 60 01 	add  %i1, 1, %o1
a00178d0:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a00178d4:	7f ff a2 f5 	call  a00004a8 <memcpy>
a00178d8:	90 17 63 bc 	or  %i5, 0x3bc, %o0	! a1006fbc <rexTransInitCtx.lto_priv.615+0x3b>
a00178dc:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00178e0:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a00178e4:	c4 08 60 32 	ldub  [ %g1 + 0x32 ], %g2
a00178e8:	96 00 a0 01 	add  %g2, 1, %o3
a00178ec:	d6 28 60 32 	stb  %o3, [ %g1 + 0x32 ]
a00178f0:	d4 08 60 3f 	ldub  [ %g1 + 0x3f ], %o2
a00178f4:	d0 08 60 36 	ldub  [ %g1 + 0x36 ], %o0
a00178f8:	86 0a a0 ff 	and  %o2, 0xff, %g3
a00178fc:	80 a0 c0 08 	cmp  %g3, %o0
a0017900:	12 80 00 0b 	bne  a001792c <LexCheckLinkQuality.lto_priv.799+0x34>
a0017904:	c8 08 60 40 	ldub  [ %g1 + 0x40 ], %g4
a0017908:	d8 08 60 37 	ldub  [ %g1 + 0x37 ], %o4
a001790c:	92 09 20 ff 	and  %g4, 0xff, %o1
a0017910:	80 a2 40 0c 	cmp  %o1, %o4
a0017914:	32 80 00 07 	bne,a   a0017930 <LexSetRexPowerDownTimerHandler.lto_priv.800>
a0017918:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001791c:	da 08 60 38 	ldub  [ %g1 + 0x38 ], %o5	! a1006c38 <vcpTable+0xde>
a0017920:	9e 03 60 01 	add  %o5, 1, %o7
a0017924:	10 80 00 07 	b  a0017940 <LexSetRexPowerDownTimerHandler.lto_priv.800+0x10>
a0017928:	de 28 60 38 	stb  %o7, [ %g1 + 0x38 ]
a001792c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0017930:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017934:	d4 28 60 36 	stb  %o2, [ %g1 + 0x36 ]
a0017938:	c8 28 60 37 	stb  %g4, [ %g1 + 0x37 ]
a001793c:	c0 28 60 38 	clrb  [ %g1 + 0x38 ]
a0017940:	31 28 40 1b 	sethi  %hi(0xa1006c00), %i0
a0017944:	ba 16 23 81 	or  %i0, 0x381, %i5	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017948:	d4 0f 60 3c 	ldub  [ %i5 + 0x3c ], %o2
a001794c:	d2 0f 60 3b 	ldub  [ %i5 + 0x3b ], %o1
a0017950:	96 10 25 8e 	mov  0x58e, %o3
a0017954:	35 3e c1 ce 	sethi  %hi(0xfb073800), %i2
a0017958:	7f ff a4 9b 	call  a0000bc4 <_ilog>
a001795c:	90 16 a1 06 	or  %i2, 0x106, %o0	! fb073906 <curr_flash_pos+0x3a616ede>
a0017960:	d4 0f 60 3c 	ldub  [ %i5 + 0x3c ], %o2
a0017964:	f2 0f 60 3b 	ldub  [ %i5 + 0x3b ], %i1
a0017968:	b6 0a a0 ff 	and  %o2, 0xff, %i3
a001796c:	b8 0e 60 ff 	and  %i1, 0xff, %i4
a0017970:	89 36 e0 04 	srl  %i3, 4, %g4
a0017974:	85 37 20 04 	srl  %i4, 4, %g2
a0017978:	96 09 20 01 	and  %g4, 1, %o3
a001797c:	92 08 a0 01 	and  %g2, 1, %o1
a0017980:	94 0a a0 01 	and  %o2, 1, %o2
a0017984:	40 00 00 6e 	call  a0017b3c <GetLaneStatusResult>
a0017988:	90 0e 60 01 	and  %i1, 1, %o0
a001798c:	87 36 e0 01 	srl  %i3, 1, %g3
a0017990:	b2 10 00 08 	mov  %o0, %i1
a0017994:	94 08 e0 01 	and  %g3, 1, %o2
a0017998:	97 36 e0 05 	srl  %i3, 5, %o3
a001799c:	93 37 20 05 	srl  %i4, 5, %o1
a00179a0:	96 0a e0 01 	and  %o3, 1, %o3
a00179a4:	92 0a 60 01 	and  %o1, 1, %o1
a00179a8:	91 37 20 01 	srl  %i4, 1, %o0
a00179ac:	40 00 00 64 	call  a0017b3c <GetLaneStatusResult>
a00179b0:	90 0a 20 01 	and  %o0, 1, %o0
a00179b4:	83 36 e0 02 	srl  %i3, 2, %g1
a00179b8:	99 36 e0 06 	srl  %i3, 6, %o4
a00179bc:	9b 37 20 06 	srl  %i4, 6, %o5
a00179c0:	94 08 60 01 	and  %g1, 1, %o2
a00179c4:	b1 37 20 02 	srl  %i4, 2, %i0
a00179c8:	b4 10 00 08 	mov  %o0, %i2
a00179cc:	96 0b 20 01 	and  %o4, 1, %o3
a00179d0:	90 0e 20 01 	and  %i0, 1, %o0
a00179d4:	40 00 00 5a 	call  a0017b3c <GetLaneStatusResult>
a00179d8:	92 0b 60 01 	and  %o5, 1, %o1
a00179dc:	d4 0f 60 3d 	ldub  [ %i5 + 0x3d ], %o2
a00179e0:	b0 10 20 06 	mov  6, %i0
a00179e4:	80 a6 60 00 	cmp  %i1, 0
a00179e8:	02 80 00 1b 	be  a0017a54 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x9c>
a00179ec:	82 10 00 1d 	mov  %i5, %g1
a00179f0:	9e 0a 00 1a 	and  %o0, %i2, %o7
a00179f4:	80 8b e0 ff 	btst  0xff, %o7
a00179f8:	02 80 00 15 	be  a0017a4c <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x94>
a00179fc:	80 8a a0 01 	btst  1, %o2
a0017a00:	22 80 00 14 	be,a   a0017a50 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x98>
a0017a04:	c0 28 60 32 	clrb  [ %g1 + 0x32 ]
a0017a08:	c0 2f 60 32 	clrb  [ %i5 + 0x32 ]
a0017a0c:	c2 0f 60 36 	ldub  [ %i5 + 0x36 ], %g1
a0017a10:	80 a0 60 66 	cmp  %g1, 0x66
a0017a14:	22 80 00 10 	be,a   a0017a54 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x9c>
a0017a18:	b0 10 20 07 	mov  7, %i0
a0017a1c:	c2 0f 60 37 	ldub  [ %i5 + 0x37 ], %g1
a0017a20:	80 a0 60 66 	cmp  %g1, 0x66
a0017a24:	02 80 00 08 	be  a0017a44 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x8c>
a0017a28:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0017a2c:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a0017a30:	80 a0 60 00 	cmp  %g1, 0
a0017a34:	22 80 00 08 	be,a   a0017a54 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x9c>
a0017a38:	b0 10 20 07 	mov  7, %i0
a0017a3c:	7f ff be 39 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a0017a40:	90 10 20 08 	mov  8, %o0
a0017a44:	10 80 00 04 	b  a0017a54 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x9c>
a0017a48:	b0 10 20 07 	mov  7, %i0
a0017a4c:	c0 28 60 32 	clrb  [ %g1 + 0x32 ]
a0017a50:	b0 10 20 05 	mov  5, %i0
a0017a54:	7f ff ff 1c 	call  a00176c4 <RexLtStateSendEventWithNoData>
a0017a58:	81 e8 00 00 	restore 

a0017a5c <AUX_RexStartCR>:
a0017a5c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017a60:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a0017a64:	ba 17 63 81 	or  %i5, 0x381, %i5	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017a68:	d4 0f 60 21 	ldub  [ %i5 + 0x21 ], %o2
a0017a6c:	d2 0f 60 22 	ldub  [ %i5 + 0x22 ], %o1
a0017a70:	11 3e 81 eb 	sethi  %hi(0xfa07ac00), %o0
a0017a74:	7f ff a4 54 	call  a0000bc4 <_ilog>
a0017a78:	90 12 23 02 	or  %o0, 0x302, %o0	! fa07af02 <curr_flash_pos+0x3961e4da>
a0017a7c:	7f ff b1 da 	call  a00041e4 <bb_top_ApplyResetDpSource>
a0017a80:	90 10 20 01 	mov  1, %o0
a0017a84:	d2 0f 60 22 	ldub  [ %i5 + 0x22 ], %o1
a0017a88:	7f ff b5 4a 	call  a0004fb0 <bb_top_dpConfigureDpTransceiverRexA7>
a0017a8c:	d0 0f 60 21 	ldub  [ %i5 + 0x21 ], %o0
a0017a90:	7f ff b6 0b 	call  a00052bc <bb_top_dpEnableDpSourceA7>
a0017a94:	01 00 00 00 	nop 
a0017a98:	7f ff cb 02 	call  a000a6a0 <DP_SetLaneCount>
a0017a9c:	d0 0f 60 22 	ldub  [ %i5 + 0x22 ], %o0
a0017aa0:	7f ff ca e9 	call  a000a644 <DP_SetMainLinkBandwidth>
a0017aa4:	d0 0f 60 21 	ldub  [ %i5 + 0x21 ], %o0
a0017aa8:	d4 0f 60 24 	ldub  [ %i5 + 0x24 ], %o2
a0017aac:	d2 0f 60 22 	ldub  [ %i5 + 0x22 ], %o1
a0017ab0:	7f ff ff 0c 	call  a00176e0 <WriteLinkConfigurationParameters>
a0017ab4:	d0 0f 60 21 	ldub  [ %i5 + 0x21 ], %o0
a0017ab8:	d2 0f 60 22 	ldub  [ %i5 + 0x22 ], %o1
a0017abc:	7f ff b6 1e 	call  a0005334 <bb_top_dpPreChargeMainLinkA7>
a0017ac0:	90 10 20 01 	mov  1, %o0
a0017ac4:	7f ff a2 68 	call  a0000464 <LEON_TimerWaitMicroSec>
a0017ac8:	90 10 20 14 	mov  0x14, %o0
a0017acc:	d2 0f 60 22 	ldub  [ %i5 + 0x22 ], %o1
a0017ad0:	7f ff b6 19 	call  a0005334 <bb_top_dpPreChargeMainLinkA7>
a0017ad4:	90 10 20 00 	clr  %o0
a0017ad8:	40 00 00 02 	call  a0017ae0 <AUX_RexDriveSetupAndReadLaneStatus>
a0017adc:	81 e8 00 00 	restore 

a0017ae0 <AUX_RexDriveSetupAndReadLaneStatus>:
a0017ae0:	9d e3 bf e0 	save  %sp, -32, %sp
a0017ae4:	40 00 00 32 	call  a0017bac <AUX_RexVoltageAndPeSet>
a0017ae8:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0017aec:	7f ff f9 f4 	call  a00162bc <IssueTrainingPatternSetRequest.constprop.58>
a0017af0:	90 10 20 01 	mov  1, %o0
a0017af4:	d0 07 61 08 	ld  [ %i5 + 0x108 ], %o0
a0017af8:	7f ff a6 08 	call  a0001318 <TIMING_TimerResetTimeout>
a0017afc:	92 10 20 01 	mov  1, %o1
a0017b00:	f0 07 61 08 	ld  [ %i5 + 0x108 ], %i0
a0017b04:	7f ff a5 ef 	call  a00012c0 <TIMING_TimerStart>
a0017b08:	81 e8 00 00 	restore 

a0017b0c <TerminateLinkTrainingSequence>:
a0017b0c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017b10:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0017b14:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017b18:	d6 08 60 23 	ldub  [ %g1 + 0x23 ], %o3
a0017b1c:	d4 08 60 22 	ldub  [ %g1 + 0x22 ], %o2
a0017b20:	d2 08 60 21 	ldub  [ %g1 + 0x21 ], %o1
a0017b24:	11 3e c1 c5 	sethi  %hi(0xfb071400), %o0
a0017b28:	b0 10 20 13 	mov  0x13, %i0
a0017b2c:	7f ff a4 26 	call  a0000bc4 <_ilog>
a0017b30:	90 12 20 05 	or  %o0, 5, %o0
a0017b34:	7f ff fe 5b 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0017b38:	81 e8 00 00 	restore 

a0017b3c <GetLaneStatusResult>:
a0017b3c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017b40:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0017b44:	d2 08 63 a3 	ldub  [ %g1 + 0x3a3 ], %o1	! a1006fa3 <rexTransInitCtx.lto_priv.615+0x22>
a0017b48:	80 a2 60 02 	cmp  %o1, 2
a0017b4c:	02 80 00 08 	be  a0017b6c <GetLaneStatusResult+0x30>
a0017b50:	80 a2 60 04 	cmp  %o1, 4
a0017b54:	02 80 00 09 	be  a0017b78 <GetLaneStatusResult+0x3c>
a0017b58:	80 a2 60 01 	cmp  %o1, 1
a0017b5c:	12 80 00 10 	bne  a0017b9c <GetLaneStatusResult+0x60>
a0017b60:	11 3e 81 c3 	sethi  %hi(0xfa070c00), %o0
a0017b64:	81 c7 e0 08 	ret 
a0017b68:	81 e8 00 00 	restore 
a0017b6c:	b0 0e 00 19 	and  %i0, %i1, %i0
a0017b70:	81 c7 e0 08 	ret 
a0017b74:	81 e8 00 00 	restore 
a0017b78:	80 a6 20 00 	cmp  %i0, 0
a0017b7c:	02 80 00 04 	be  a0017b8c <GetLaneStatusResult+0x50>
a0017b80:	80 a6 60 00 	cmp  %i1, 0
a0017b84:	12 80 00 03 	bne  a0017b90 <GetLaneStatusResult+0x54>
a0017b88:	b0 0e 80 1b 	and  %i2, %i3, %i0
a0017b8c:	b0 10 20 00 	clr  %i0
a0017b90:	b0 0e 20 01 	and  %i0, 1, %i0
a0017b94:	81 c7 e0 08 	ret 
a0017b98:	81 e8 00 00 	restore 
a0017b9c:	94 10 23 84 	mov  0x384, %o2
a0017ba0:	7f ff d4 fc 	call  a000cf90 <_iassert>
a0017ba4:	90 12 20 07 	or  %o0, 7, %o0
a0017ba8:	01 00 00 00 	nop 

a0017bac <AUX_RexVoltageAndPeSet>:
a0017bac:	9d e3 bf e0 	save  %sp, -32, %sp
a0017bb0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0017bb4:	ba 10 63 81 	or  %g1, 0x381, %i5	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017bb8:	7f ff fe f2 	call  a0017780 <AdjustVoltageSwingAndPreEmphasisLane0_1>
a0017bbc:	d0 0f 60 36 	ldub  [ %i5 + 0x36 ], %o0
a0017bc0:	7f ff ff 03 	call  a00177cc <AdjustVoltageSwingAndPreEmphasisLane2_3>
a0017bc4:	d0 0f 60 37 	ldub  [ %i5 + 0x37 ], %o0
a0017bc8:	d6 0f 60 35 	ldub  [ %i5 + 0x35 ], %o3
a0017bcc:	f0 0f 60 22 	ldub  [ %i5 + 0x22 ], %i0
a0017bd0:	82 10 00 1d 	mov  %i5, %g1
a0017bd4:	94 10 20 00 	clr  %o2
a0017bd8:	84 10 20 00 	clr  %g2
a0017bdc:	b8 10 00 1d 	mov  %i5, %i4
a0017be0:	86 08 a0 ff 	and  %g2, 0xff, %g3
a0017be4:	80 a0 c0 18 	cmp  %g3, %i0
a0017be8:	02 80 00 14 	be  a0017c38 <AUX_RexVoltageAndPeSet+0x8c>
a0017bec:	80 8a a0 ff 	btst  0xff, %o2
a0017bf0:	d0 08 60 2a 	ldub  [ %g1 + 0x2a ], %o0
a0017bf4:	80 a2 20 03 	cmp  %o0, 3
a0017bf8:	32 80 00 08 	bne,a   a0017c18 <AUX_RexVoltageAndPeSet+0x6c>
a0017bfc:	d8 08 60 2e 	ldub  [ %g1 + 0x2e ], %o4
a0017c00:	c8 08 60 26 	ldub  [ %g1 + 0x26 ], %g4
a0017c04:	92 11 20 04 	or  %g4, 4, %o1
a0017c08:	d2 28 60 26 	stb  %o1, [ %g1 + 0x26 ]
a0017c0c:	94 10 20 01 	mov  1, %o2
a0017c10:	96 10 20 01 	mov  1, %o3
a0017c14:	d8 08 60 2e 	ldub  [ %g1 + 0x2e ], %o4
a0017c18:	80 a3 20 03 	cmp  %o4, 3
a0017c1c:	12 80 00 05 	bne  a0017c30 <AUX_RexVoltageAndPeSet+0x84>
a0017c20:	84 00 a0 01 	inc  %g2
a0017c24:	da 08 60 26 	ldub  [ %g1 + 0x26 ], %o5
a0017c28:	9e 13 60 20 	or  %o5, 0x20, %o7
a0017c2c:	de 28 60 26 	stb  %o7, [ %g1 + 0x26 ]
a0017c30:	10 bf ff ec 	b  a0017be0 <AUX_RexVoltageAndPeSet+0x34>
a0017c34:	82 00 60 01 	inc  %g1
a0017c38:	32 80 00 02 	bne,a   a0017c40 <AUX_RexVoltageAndPeSet+0x94>
a0017c3c:	d6 2f 20 35 	stb  %o3, [ %i4 + 0x35 ]
a0017c40:	7f ff f9 81 	call  a0016244 <IssueTrainingLaneXSetRequest.constprop.54>
a0017c44:	81 e8 00 00 	restore 

a0017c48 <SendVideoToMonitor>:
a0017c48:	9d e3 bf e0 	save  %sp, -32, %sp
a0017c4c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0017c50:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0017c54:	c6 00 60 14 	ld  [ %g1 + 0x14 ], %g3
a0017c58:	05 00 00 80 	sethi  %hi(0x20000), %g2
a0017c5c:	88 10 c0 02 	or  %g3, %g2, %g4
a0017c60:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0017c64:	3b 3f ff 7f 	sethi  %hi(0xfffdfc00), %i5
a0017c68:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0017c6c:	ba 17 63 ff 	or  %i5, 0x3ff, %i5
a0017c70:	92 0a 00 1d 	and  %o0, %i5, %o1
a0017c74:	d2 20 60 14 	st  %o1, [ %g1 + 0x14 ]
a0017c78:	15 3e 02 43 	sethi  %hi(0xf8090c00), %o2
a0017c7c:	7f ff a3 d2 	call  a0000bc4 <_ilog>
a0017c80:	90 12 a1 02 	or  %o2, 0x102, %o0	! f8090d02 <curr_flash_pos+0x376342da>
a0017c84:	37 28 40 0a 	sethi  %hi(0xa1002800), %i3
a0017c88:	c2 06 e3 e0 	ld  [ %i3 + 0x3e0 ], %g1	! a1002be0 <tico_dec.lto_priv.663>
a0017c8c:	c0 20 60 2c 	clr  [ %g1 + 0x2c ]
a0017c90:	b8 10 20 01 	mov  1, %i4
a0017c94:	17 28 40 1b 	sethi  %hi(0xa1006c00), %o3
a0017c98:	f8 20 60 10 	st  %i4, [ %g1 + 0x10 ]
a0017c9c:	d8 12 e0 da 	lduh  [ %o3 + 0xda ], %o4
a0017ca0:	d8 20 60 80 	st  %o4, [ %g1 + 0x80 ]
a0017ca4:	f8 20 60 4c 	st  %i4, [ %g1 + 0x4c ]
a0017ca8:	40 00 02 68 	call  a0018648 <DP_RexVideoInfo>
a0017cac:	01 00 00 00 	nop 
a0017cb0:	c2 06 e3 e0 	ld  [ %i3 + 0x3e0 ], %g1
a0017cb4:	f8 20 60 38 	st  %i4, [ %g1 + 0x38 ]
a0017cb8:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017cbc:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a0017cc0:	da 00 60 2c 	ld  [ %g1 + 0x2c ], %o5
a0017cc4:	07 20 00 00 	sethi  %hi(0x80000000), %g3
a0017cc8:	84 2b 40 03 	andn  %o5, %g3, %g2
a0017ccc:	c4 20 60 2c 	st  %g2, [ %g1 + 0x2c ]
a0017cd0:	37 20 00 00 	sethi  %hi(0x80000000), %i3
a0017cd4:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a0017cd8:	90 11 24 00 	or  %g4, 0x400, %o0
a0017cdc:	d0 20 60 04 	st  %o0, [ %g1 + 4 ]
a0017ce0:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a0017ce4:	ba 0a 40 1d 	and  %o1, %i5, %i5
a0017ce8:	fa 20 60 04 	st  %i5, [ %g1 + 4 ]
a0017cec:	d4 00 60 2c 	ld  [ %g1 + 0x2c ], %o2
a0017cf0:	b8 12 80 1b 	or  %o2, %i3, %i4
a0017cf4:	f8 20 60 2c 	st  %i4, [ %g1 + 0x2c ]
a0017cf8:	81 c7 e0 08 	ret 
a0017cfc:	81 e8 00 00 	restore 

a0017d00 <SendBlackVideoToMonitor>:
a0017d00:	9d e3 bf e0 	save  %sp, -32, %sp
a0017d04:	11 3e 01 f2 	sethi  %hi(0xf807c800), %o0
a0017d08:	7f ff a3 af 	call  a0000bc4 <_ilog>
a0017d0c:	90 12 22 02 	or  %o0, 0x202, %o0	! f807ca02 <curr_flash_pos+0x3761ffda>
a0017d10:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017d14:	c4 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g2	! a1002be4 <dp_source>
a0017d18:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
a0017d1c:	03 00 00 80 	sethi  %hi(0x20000), %g1
a0017d20:	88 10 c0 01 	or  %g3, %g1, %g4
a0017d24:	c8 20 a0 04 	st  %g4, [ %g2 + 4 ]
a0017d28:	17 28 40 18 	sethi  %hi(0xa1006000), %o3
a0017d2c:	d2 00 a0 04 	ld  [ %g2 + 4 ], %o1
a0017d30:	94 0a 7b ff 	and  %o1, -1025, %o2
a0017d34:	d4 20 a0 04 	st  %o2, [ %g2 + 4 ]
a0017d38:	d8 02 e3 88 	ld  [ %o3 + 0x388 ], %o4
a0017d3c:	da 03 20 14 	ld  [ %o4 + 0x14 ], %o5
a0017d40:	82 13 40 01 	or  %o5, %g1, %g1
a0017d44:	c2 23 20 14 	st  %g1, [ %o4 + 0x14 ]
a0017d48:	81 c7 e0 08 	ret 
a0017d4c:	81 e8 00 00 	restore 

a0017d50 <RexProgramALU>:
a0017d50:	9d e3 bf e0 	save  %sp, -32, %sp
a0017d54:	23 28 40 1b 	sethi  %hi(0xa1006c00), %l1
a0017d58:	ba 14 63 81 	or  %l1, 0x381, %i5	! a1006f81 <rexTransInitCtx.lto_priv.615>
a0017d5c:	f8 0f 60 21 	ldub  [ %i5 + 0x21 ], %i4
a0017d60:	d2 0f 60 25 	ldub  [ %i5 + 0x25 ], %o1
a0017d64:	7f ff cb 64 	call  a000aaf4 <Aux_GetSymbolClock>
a0017d68:	90 10 00 1c 	mov  %i4, %o0
a0017d6c:	92 10 20 00 	clr  %o1
a0017d70:	b2 10 00 08 	mov  %o0, %i1
a0017d74:	7f ff cb 60 	call  a000aaf4 <Aux_GetSymbolClock>
a0017d78:	90 10 00 1c 	mov  %i4, %o0
a0017d7c:	d0 0f 60 19 	ldub  [ %i5 + 0x19 ], %o0
a0017d80:	c2 0f 60 18 	ldub  [ %i5 + 0x18 ], %g1
a0017d84:	85 32 20 05 	srl  %o0, 5, %g2
a0017d88:	82 08 60 0f 	and  %g1, 0xf, %g1
a0017d8c:	83 28 60 03 	sll  %g1, 3, %g1
a0017d90:	7f ff ca d6 	call  a000a8e8 <mapColorCodeToBitsPerPixel>
a0017d94:	90 10 80 01 	or  %g2, %g1, %o0
a0017d98:	35 28 40 0a 	sethi  %hi(0xa1002800), %i2
a0017d9c:	d2 06 a3 e4 	ld  [ %i2 + 0x3e4 ], %o1	! a1002be4 <dp_source>
a0017da0:	c6 02 60 30 	ld  [ %o1 + 0x30 ], %g3
a0017da4:	f6 0f 60 1c 	ldub  [ %i5 + 0x1c ], %i3
a0017da8:	f0 0f 60 22 	ldub  [ %i5 + 0x22 ], %i0
a0017dac:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a0017db0:	82 10 c0 01 	or  %g3, %g1, %g1
a0017db4:	c2 22 60 30 	st  %g1, [ %o1 + 0x30 ]
a0017db8:	09 00 c0 00 	sethi  %hi(0x3000000), %g4
a0017dbc:	c2 02 60 30 	ld  [ %o1 + 0x30 ], %g1
a0017dc0:	94 28 40 04 	andn  %g1, %g4, %o2
a0017dc4:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a0017dc8:	82 12 80 01 	or  %o2, %g1, %g1
a0017dcc:	c2 22 60 30 	st  %g1, [ %o1 + 0x30 ]
a0017dd0:	1f 00 3f ff 	sethi  %hi(0xfffc00), %o7
a0017dd4:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a0017dd8:	d6 0c 63 81 	ldub  [ %l1 + 0x381 ], %o3
a0017ddc:	83 28 60 10 	sll  %g1, 0x10, %g1
a0017de0:	e4 0f 60 03 	ldub  [ %i5 + 3 ], %l2
a0017de4:	99 2a e0 18 	sll  %o3, 0x18, %o4
a0017de8:	9a 10 40 0c 	or  %g1, %o4, %o5
a0017dec:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
a0017df0:	83 28 60 08 	sll  %g1, 8, %g1
a0017df4:	82 10 40 0d 	or  %g1, %o5, %g1
a0017df8:	82 14 80 01 	or  %l2, %g1, %g1
a0017dfc:	a6 13 e3 ff 	or  %o7, 0x3ff, %l3
a0017e00:	a8 08 40 13 	and  %g1, %l3, %l4
a0017e04:	c2 02 60 30 	ld  [ %o1 + 0x30 ], %g1
a0017e08:	2b 3f c0 00 	sethi  %hi(0xff000000), %l5
a0017e0c:	82 08 40 15 	and  %g1, %l5, %g1
a0017e10:	82 10 40 14 	or  %g1, %l4, %g1
a0017e14:	c2 22 60 30 	st  %g1, [ %o1 + 0x30 ]
a0017e18:	a0 10 00 08 	mov  %o0, %l0
a0017e1c:	c0 2a 60 34 	clrb  [ %o1 + 0x34 ]
a0017e20:	c2 0f 60 06 	ldub  [ %i5 + 6 ], %g1
a0017e24:	ec 0f 60 04 	ldub  [ %i5 + 4 ], %l6
a0017e28:	e2 0f 60 05 	ldub  [ %i5 + 5 ], %l1
a0017e2c:	83 28 60 08 	sll  %g1, 8, %g1
a0017e30:	af 2d a0 18 	sll  %l6, 0x18, %l7
a0017e34:	b9 2c 60 10 	sll  %l1, 0x10, %i4
a0017e38:	90 17 00 17 	or  %i4, %l7, %o0
a0017e3c:	84 10 40 08 	or  %g1, %o0, %g2
a0017e40:	c2 0f 60 07 	ldub  [ %i5 + 7 ], %g1
a0017e44:	82 10 40 02 	or  %g1, %g2, %g1
a0017e48:	86 08 40 13 	and  %g1, %l3, %g3
a0017e4c:	c2 02 60 34 	ld  [ %o1 + 0x34 ], %g1
a0017e50:	82 08 40 15 	and  %g1, %l5, %g1
a0017e54:	82 10 40 03 	or  %g1, %g3, %g1
a0017e58:	c2 22 60 34 	st  %g1, [ %o1 + 0x34 ]
a0017e5c:	82 0e e0 ff 	and  %i3, 0xff, %g1
a0017e60:	80 a0 60 40 	cmp  %g1, 0x40
a0017e64:	28 80 00 07 	bleu,a   a0017e80 <DPCD_DefaultReadHandler.lto_priv.240+0x8>
a0017e68:	d2 0f 60 0c 	ldub  [ %i5 + 0xc ], %o1
a0017e6c:	37 3e 02 69 	sethi  %hi(0xf809a400), %i3
a0017e70:	90 16 e0 05 	or  %i3, 5, %o0	! f809a405 <curr_flash_pos+0x3763d9dd>
a0017e74:	7f ff a3 54 	call  a0000bc4 <_ilog>
a0017e78:	b6 10 20 40 	mov  0x40, %i3
a0017e7c:	d2 0f 60 0c 	ldub  [ %i5 + 0xc ], %o1
a0017e80:	83 2a 60 08 	sll  %o1, 8, %g1
a0017e84:	c8 0f 60 0d 	ldub  [ %i5 + 0xd ], %g4
a0017e88:	d4 0c 20 01 	ldub  [ %l0 + 1 ], %o2
a0017e8c:	a8 11 00 01 	or  %g4, %g1, %l4
a0017e90:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0017e94:	96 5a 80 14 	smul  %o2, %l4, %o3
a0017e98:	99 2e 20 03 	sll  %i0, 3, %o4
a0017e9c:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
a0017ea0:	81 80 60 00 	wr  %g1, %y
a0017ea4:	01 00 00 00 	nop 
a0017ea8:	01 00 00 00 	nop 
a0017eac:	01 00 00 00 	nop 
a0017eb0:	b8 7a c0 0c 	sdiv  %o3, %o4, %i4
a0017eb4:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017eb8:	c2 00 63 f0 	ld  [ %g1 + 0x3f0 ], %g1	! a1002bf0 <dpstreamConfigPtr>
a0017ebc:	c2 08 60 02 	ldub  [ %g1 + 2 ], %g1
a0017ec0:	80 a0 60 00 	cmp  %g1, 0
a0017ec4:	aa 0e e0 ff 	and  %i3, 0xff, %l5
a0017ec8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0017ecc:	02 80 00 a6 	be  a0018164 <LexLocalMccsRead+0x214>
a0017ed0:	25 28 40 01 	sethi  %hi(0xa1000400), %l2
a0017ed4:	d0 06 a3 e4 	ld  [ %i2 + 0x3e4 ], %o0
a0017ed8:	da 02 20 10 	ld  [ %o0 + 0x10 ], %o5
a0017edc:	c2 10 60 da 	lduh  [ %g1 + 0xda ], %g1
a0017ee0:	1f 3f ff f8 	sethi  %hi(0xffffe000), %o7
a0017ee4:	a6 28 40 0f 	andn  %g1, %o7, %l3
a0017ee8:	03 3f ff f8 	sethi  %hi(0xffffe000), %g1
a0017eec:	82 0b 40 01 	and  %o5, %g1, %g1
a0017ef0:	82 10 40 13 	or  %g1, %l3, %g1
a0017ef4:	c2 22 20 10 	st  %g1, [ %o0 + 0x10 ]
a0017ef8:	82 14 a0 30 	or  %l2, 0x30, %g1
a0017efc:	ec 0c 20 01 	ldub  [ %l0 + 1 ], %l6
a0017f00:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0017f04:	ee 04 a0 30 	ld  [ %l2 + 0x30 ], %l7
a0017f08:	86 50 40 16 	umul  %g1, %l6, %g3
a0017f0c:	85 40 00 00 	rd  %y, %g2
a0017f10:	a2 5d c0 16 	smul  %l7, %l6, %l1
a0017f14:	84 04 40 02 	add  %l1, %g2, %g2
a0017f18:	82 5d 40 02 	smul  %l5, %g2, %g1
a0017f1c:	96 53 00 19 	umul  %o4, %i1, %o3
a0017f20:	95 40 00 00 	rd  %y, %o2
a0017f24:	92 50 c0 15 	umul  %g3, %l5, %o1
a0017f28:	91 40 00 00 	rd  %y, %o0
a0017f2c:	7f ff d0 05 	call  a000bf40 <__udivdi3>
a0017f30:	90 00 40 08 	add  %g1, %o0, %o0
a0017f34:	94 10 20 00 	clr  %o2
a0017f38:	a0 10 00 08 	mov  %o0, %l0
a0017f3c:	a2 10 00 09 	mov  %o1, %l1
a0017f40:	7f ff d0 00 	call  a000bf40 <__udivdi3>
a0017f44:	96 10 23 e8 	mov  0x3e8, %o3
a0017f48:	87 3f 20 1f 	sra  %i4, 0x1f, %g3
a0017f4c:	83 28 e0 02 	sll  %g3, 2, %g1
a0017f50:	99 37 20 1e 	srl  %i4, 0x1e, %o4
a0017f54:	b0 10 00 09 	mov  %o1, %i0
a0017f58:	88 13 00 01 	or  %o4, %g1, %g4
a0017f5c:	93 2f 20 02 	sll  %i4, 2, %o1
a0017f60:	83 32 60 1b 	srl  %o1, 0x1b, %g1
a0017f64:	95 29 20 05 	sll  %g4, 5, %o2
a0017f68:	97 2a 60 05 	sll  %o1, 5, %o3
a0017f6c:	a8 10 40 0a 	or  %g1, %o2, %l4
a0017f70:	a6 a2 c0 09 	subcc  %o3, %o1, %l3
a0017f74:	90 65 00 04 	subx  %l4, %g4, %o0
a0017f78:	9a 84 c0 1c 	addcc  %l3, %i4, %o5
a0017f7c:	ac 42 00 03 	addx  %o0, %g3, %l6
a0017f80:	83 2d a0 03 	sll  %l6, 3, %g1
a0017f84:	af 33 60 1d 	srl  %o5, 0x1d, %l7
a0017f88:	93 2b 60 03 	sll  %o5, 3, %o1
a0017f8c:	90 15 c0 01 	or  %l7, %g1, %o0
a0017f90:	94 10 00 10 	mov  %l0, %o2
a0017f94:	7f ff d0 69 	call  a000c138 <__umoddi3>
a0017f98:	96 10 00 11 	mov  %l1, %o3
a0017f9c:	94 10 20 00 	clr  %o2
a0017fa0:	7f ff cf e8 	call  a000bf40 <__udivdi3>
a0017fa4:	96 10 23 e8 	mov  0x3e8, %o3
a0017fa8:	a6 0e 20 ff 	and  %i0, 0xff, %l3
a0017fac:	85 2a 60 10 	sll  %o1, 0x10, %g2
a0017fb0:	80 a0 a0 00 	cmp  %g2, 0
a0017fb4:	12 80 00 06 	bne  a0017fcc <LexLocalMccsRead+0x7c>
a0017fb8:	a8 10 00 09 	mov  %o1, %l4
a0017fbc:	1f 3e 02 45 	sethi  %hi(0xf8091400), %o7
a0017fc0:	90 13 e1 05 	or  %o7, 0x105, %o0	! f8091505 <curr_flash_pos+0x37634add>
a0017fc4:	7f ff a3 00 	call  a0000bc4 <_ilog>
a0017fc8:	a8 10 00 13 	mov  %l3, %l4
a0017fcc:	ac 27 00 14 	sub  %i4, %l4, %l6
a0017fd0:	83 2d a0 10 	sll  %l6, 0x10, %g1
a0017fd4:	83 30 60 10 	srl  %g1, 0x10, %g1
a0017fd8:	ab 28 60 02 	sll  %g1, 2, %l5
a0017fdc:	87 28 60 07 	sll  %g1, 7, %g3
a0017fe0:	98 20 c0 15 	sub  %g3, %l5, %o4
a0017fe4:	88 03 00 01 	add  %o4, %g1, %g4
a0017fe8:	94 10 00 10 	mov  %l0, %o2
a0017fec:	96 10 00 11 	mov  %l1, %o3
a0017ff0:	90 10 20 00 	clr  %o0
a0017ff4:	7f ff cf d3 	call  a000bf40 <__udivdi3>
a0017ff8:	93 29 20 03 	sll  %g4, 3, %o1
a0017ffc:	ae 10 00 09 	mov  %o1, %l7
a0018000:	92 5c c0 09 	smul  %l3, %o1, %o1
a0018004:	83 2d e0 10 	sll  %l7, 0x10, %g1
a0018008:	94 25 80 09 	sub  %l6, %o1, %o2
a001800c:	97 2a a0 10 	sll  %o2, 0x10, %o3
a0018010:	80 a2 c0 01 	cmp  %o3, %g1
a0018014:	38 80 00 04 	bgu,a   a0018024 <LexLocalMccsRead+0xd4>
a0018018:	a8 25 00 17 	sub  %l4, %l7, %l4
a001801c:	10 80 00 04 	b  a001802c <LexLocalMccsRead+0xdc>
a0018020:	a6 25 c0 0a 	sub  %l7, %o2, %l3
a0018024:	a6 10 20 00 	clr  %l3
a0018028:	a8 02 80 14 	add  %o2, %l4, %l4
a001802c:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
a0018030:	fa 0f 60 09 	ldub  [ %i5 + 9 ], %i5
a0018034:	90 10 20 00 	clr  %o0
a0018038:	83 28 60 08 	sll  %g1, 8, %g1
a001803c:	9f 2a 20 05 	sll  %o0, 5, %o7
a0018040:	82 17 40 01 	or  %i5, %g1, %g1
a0018044:	85 28 60 02 	sll  %g1, 2, %g2
a0018048:	9b 30 a0 1b 	srl  %g2, 0x1b, %o5
a001804c:	ab 28 a0 05 	sll  %g2, 5, %l5
a0018050:	ac 13 40 0f 	or  %o5, %o7, %l6
a0018054:	86 a5 40 02 	subcc  %l5, %g2, %g3
a0018058:	98 65 80 08 	subx  %l6, %o0, %o4
a001805c:	92 80 c0 01 	addcc  %g3, %g1, %o1
a0018060:	94 43 20 00 	addx  %o4, 0, %o2
a0018064:	97 2a a0 03 	sll  %o2, 3, %o3
a0018068:	89 32 60 1d 	srl  %o1, 0x1d, %g4
a001806c:	82 11 00 0b 	or  %g4, %o3, %g1
a0018070:	d4 1c a0 30 	ldd  [ %l2 + 0x30 ], %o2
a0018074:	82 5e 40 01 	smul  %i1, %g1, %g1
a0018078:	bb 2a 60 03 	sll  %o1, 3, %i5
a001807c:	92 57 40 19 	umul  %i5, %i1, %o1
a0018080:	91 40 00 00 	rd  %y, %o0
a0018084:	7f ff cf af 	call  a000bf40 <__udivdi3>
a0018088:	90 00 40 08 	add  %g1, %o0, %o0
a001808c:	c2 06 a3 e4 	ld  [ %i2 + 0x3e4 ], %g1
a0018090:	c6 00 60 24 	ld  [ %g1 + 0x24 ], %g3
a0018094:	b2 0e e0 ff 	and  %i3, 0xff, %i1
a0018098:	05 00 00 1f 	sethi  %hi(0x7c00), %g2
a001809c:	a4 5e 40 17 	smul  %i1, %l7, %l2
a00180a0:	9a 10 a3 ff 	or  %g2, 0x3ff, %o5
a00180a4:	90 04 80 14 	add  %l2, %l4, %o0
a00180a8:	19 1f ff c0 	sethi  %hi(0x7fff0000), %o4
a00180ac:	ac 0a 00 0d 	and  %o0, %o5, %l6
a00180b0:	94 28 c0 0c 	andn  %g3, %o4, %o2
a00180b4:	ab 2d a0 10 	sll  %l6, 0x10, %l5
a00180b8:	88 12 80 15 	or  %o2, %l5, %g4
a00180bc:	c8 20 60 24 	st  %g4, [ %g1 + 0x24 ]
a00180c0:	a8 0d 20 7f 	and  %l4, 0x7f, %l4
a00180c4:	fa 00 60 28 	ld  [ %g1 + 0x28 ], %i5
a00180c8:	97 2d 20 09 	sll  %l4, 9, %o3
a00180cc:	33 3f ff c0 	sethi  %hi(0xffff0000), %i1
a00180d0:	a4 16 61 ff 	or  %i1, 0x1ff, %l2	! ffff01ff <curr_flash_pos+0x3f5937d7>
a00180d4:	90 0f 40 12 	and  %i5, %l2, %o0
a00180d8:	84 12 00 0b 	or  %o0, %o3, %g2
a00180dc:	c4 20 60 28 	st  %g2, [ %g1 + 0x28 ]
a00180e0:	ae 0d e1 ff 	and  %l7, 0x1ff, %l7
a00180e4:	ec 00 60 28 	ld  [ %g1 + 0x28 ], %l6
a00180e8:	aa 0d be 00 	and  %l6, -512, %l5
a00180ec:	86 15 40 17 	or  %l5, %l7, %g3
a00180f0:	c6 20 60 28 	st  %g3, [ %g1 + 0x28 ]
a00180f4:	09 1f f0 00 	sethi  %hi(0x7fc00000), %g4
a00180f8:	d4 00 60 2c 	ld  [ %g1 + 0x2c ], %o2
a00180fc:	a8 2a 80 04 	andn  %o2, %g4, %l4
a0018100:	a6 0c e1 ff 	and  %l3, 0x1ff, %l3
a0018104:	99 2c e0 16 	sll  %l3, 0x16, %o4
a0018108:	96 15 00 0c 	or  %l4, %o4, %o3
a001810c:	d6 20 60 2c 	st  %o3, [ %g1 + 0x2c ]
a0018110:	11 00 0f e0 	sethi  %hi(0x3f8000), %o0
a0018114:	e4 00 60 2c 	ld  [ %g1 + 0x2c ], %l2
a0018118:	84 2c 80 08 	andn  %l2, %o0, %g2
a001811c:	ba 0e 20 7f 	and  %i0, 0x7f, %i5
a0018120:	b3 2f 60 0f 	sll  %i5, 0xf, %i1
a0018124:	ae 10 80 19 	or  %g2, %i1, %l7
a0018128:	ee 20 60 2c 	st  %l7, [ %g1 + 0x2c ]
a001812c:	9a 0b 40 09 	and  %o5, %o1, %o5
a0018130:	d2 00 60 24 	ld  [ %g1 + 0x24 ], %o1
a0018134:	2d 3f ff e0 	sethi  %hi(0xffff8000), %l6
a0018138:	aa 0a 40 16 	and  %o1, %l6, %l5
a001813c:	86 15 40 0d 	or  %l5, %o5, %g3
a0018140:	c6 20 60 24 	st  %g3, [ %g1 + 0x24 ]
a0018144:	94 10 20 00 	clr  %o2
a0018148:	96 10 23 e8 	mov  0x3e8, %o3
a001814c:	90 10 00 10 	mov  %l0, %o0
a0018150:	7f ff cf fa 	call  a000c138 <__umoddi3>
a0018154:	92 10 00 11 	mov  %l1, %o1
a0018158:	94 10 00 09 	mov  %o1, %o2
a001815c:	10 80 00 93 	b  a00183a8 <SaveVcpCacheToVcpTable+0x1c>
a0018160:	92 0e 20 ff 	and  %i0, 0xff, %o1
a0018164:	e0 06 a3 e4 	ld  [ %i2 + 0x3e4 ], %l0
a0018168:	c2 10 60 da 	lduh  [ %g1 + 0xda ], %g1
a001816c:	e6 04 20 10 	ld  [ %l0 + 0x10 ], %l3
a0018170:	1b 3f ff f8 	sethi  %hi(0xffffe000), %o5
a0018174:	9e 28 40 0d 	andn  %g1, %o5, %o7
a0018178:	03 3f ff f8 	sethi  %hi(0xffffe000), %g1
a001817c:	82 0c c0 01 	and  %l3, %g1, %g1
a0018180:	82 10 40 0f 	or  %g1, %o7, %g1
a0018184:	c2 24 20 10 	st  %g1, [ %l0 + 0x10 ]
a0018188:	ac 10 20 00 	clr  %l6
a001818c:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
a0018190:	fa 0f 60 09 	ldub  [ %i5 + 9 ], %i5
a0018194:	83 28 60 08 	sll  %g1, 8, %g1
a0018198:	82 17 40 01 	or  %i5, %g1, %g1
a001819c:	e4 1c a0 30 	ldd  [ %l2 + 0x30 ], %l2
a00181a0:	af 28 60 02 	sll  %g1, 2, %l7
a00181a4:	91 2d a0 05 	sll  %l6, 5, %o0
a00181a8:	87 2d e0 05 	sll  %l7, 5, %g3
a00181ac:	a3 35 e0 1b 	srl  %l7, 0x1b, %l1
a00181b0:	92 a0 c0 17 	subcc  %g3, %l7, %o1
a00181b4:	84 14 40 08 	or  %l1, %o0, %g2
a00181b8:	88 60 80 16 	subx  %g2, %l6, %g4
a00181bc:	94 82 40 01 	addcc  %o1, %g1, %o2
a00181c0:	96 41 20 00 	addx  %g4, 0, %o3
a00181c4:	9b 2a a0 03 	sll  %o2, 3, %o5
a00181c8:	99 2a e0 03 	sll  %o3, 3, %o4
a00181cc:	b1 32 a0 1d 	srl  %o2, 0x1d, %i0
a00181d0:	82 16 00 0c 	or  %i0, %o4, %g1
a00181d4:	82 58 40 19 	smul  %g1, %i1, %g1
a00181d8:	92 53 40 19 	umul  %o5, %i1, %o1
a00181dc:	91 40 00 00 	rd  %y, %o0
a00181e0:	94 10 00 12 	mov  %l2, %o2
a00181e4:	90 00 40 08 	add  %g1, %o0, %o0
a00181e8:	7f ff cf 56 	call  a000bf40 <__udivdi3>
a00181ec:	96 10 00 13 	mov  %l3, %o3
a00181f0:	af 2d 20 02 	sll  %l4, 2, %l7
a00181f4:	83 35 e0 1b 	srl  %l7, 0x1b, %g1
a00181f8:	ac 10 20 00 	clr  %l6
a00181fc:	85 2d e0 05 	sll  %l7, 5, %g2
a0018200:	ba 10 00 09 	mov  %o1, %i5
a0018204:	86 a0 80 17 	subcc  %g2, %l7, %g3
a0018208:	a3 2d a0 05 	sll  %l6, 5, %l1
a001820c:	90 10 40 11 	or  %g1, %l1, %o0
a0018210:	92 62 00 16 	subx  %o0, %l6, %o1
a0018214:	a8 80 c0 14 	addcc  %g3, %l4, %l4
a0018218:	94 42 60 00 	addx  %o1, 0, %o2
a001821c:	89 35 20 1d 	srl  %l4, 0x1d, %g4
a0018220:	97 2a a0 03 	sll  %o2, 3, %o3
a0018224:	82 11 00 0b 	or  %g4, %o3, %g1
a0018228:	82 58 40 19 	smul  %g1, %i1, %g1
a001822c:	94 10 00 12 	mov  %l2, %o2
a0018230:	b1 2d 20 03 	sll  %l4, 3, %i0
a0018234:	96 10 00 13 	mov  %l3, %o3
a0018238:	92 56 00 19 	umul  %i0, %i1, %o1
a001823c:	91 40 00 00 	rd  %y, %o0
a0018240:	7f ff cf 40 	call  a000bf40 <__udivdi3>
a0018244:	90 00 40 08 	add  %g1, %o0, %o0
a0018248:	81 80 20 00 	wr  %g0, %y
a001824c:	01 00 00 00 	nop 
a0018250:	01 00 00 00 	nop 
a0018254:	01 00 00 00 	nop 
a0018258:	82 72 40 15 	udiv  %o1, %l5, %g1
a001825c:	b2 58 40 15 	smul  %g1, %l5, %i1
a0018260:	80 a2 40 19 	cmp  %o1, %i1
a0018264:	02 80 00 03 	be  a0018270 <LexLocalMccsRead+0x320>
a0018268:	a4 00 7f ff 	add  %g1, -1, %l2
a001826c:	a4 10 00 01 	mov  %g1, %l2
a0018270:	aa 5d 40 12 	smul  %l5, %l2, %l5
a0018274:	82 04 a0 01 	add  %l2, 1, %g1
a0018278:	9e 22 40 15 	sub  %o1, %l5, %o7
a001827c:	81 80 20 00 	wr  %g0, %y
a0018280:	01 00 00 00 	nop 
a0018284:	01 00 00 00 	nop 
a0018288:	01 00 00 00 	nop 
a001828c:	a6 77 00 01 	udiv  %i4, %g1, %l3
a0018290:	80 a4 c0 0f 	cmp  %l3, %o7
a0018294:	38 80 00 02 	bgu,a   a001829c <LexLocalVcpRead+0x4>
a0018298:	a6 10 00 0f 	mov  %o7, %l3
a001829c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
a00182a0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__pgmbb_size+0x4ebb>
a00182a4:	98 0c c0 01 	and  %l3, %g1, %o4
a00182a8:	ac 27 00 0c 	sub  %i4, %o4, %l6
a00182ac:	81 80 20 00 	wr  %g0, %y
a00182b0:	01 00 00 00 	nop 
a00182b4:	01 00 00 00 	nop 
a00182b8:	01 00 00 00 	nop 
a00182bc:	ae 75 80 12 	udiv  %l6, %l2, %l7
a00182c0:	a2 5d c0 12 	smul  %l7, %l2, %l1
a00182c4:	80 a5 80 11 	cmp  %l6, %l1
a00182c8:	12 80 00 05 	bne  a00182dc <LexLocalVcpRead+0x44>
a00182cc:	9a 05 40 0c 	add  %l5, %o4, %o5
a00182d0:	90 05 ff ff 	add  %l7, -1, %o0
a00182d4:	10 80 00 08 	b  a00182f4 <LexLocalVcpRead+0x5c>
a00182d8:	92 10 20 00 	clr  %o1
a00182dc:	82 0d c0 01 	and  %l7, %g1, %g1
a00182e0:	84 24 c0 1c 	sub  %l3, %i4, %g2
a00182e4:	82 00 60 01 	inc  %g1
a00182e8:	90 10 00 17 	mov  %l7, %o0
a00182ec:	82 58 40 12 	smul  %g1, %l2, %g1
a00182f0:	92 00 40 02 	add  %g1, %g2, %o1
a00182f4:	c8 04 20 24 	ld  [ %l0 + 0x24 ], %g4
a00182f8:	07 00 00 1f 	sethi  %hi(0x7c00), %g3
a00182fc:	17 1f ff c0 	sethi  %hi(0x7fff0000), %o3
a0018300:	a8 10 e3 ff 	or  %g3, 0x3ff, %l4
a0018304:	b0 29 00 0b 	andn  %g4, %o3, %i0
a0018308:	94 0b 40 14 	and  %o5, %l4, %o2
a001830c:	83 2a a0 10 	sll  %o2, 0x10, %g1
a0018310:	b2 16 00 01 	or  %i0, %g1, %i1
a0018314:	f2 24 20 24 	st  %i1, [ %l0 + 0x24 ]
a0018318:	aa 0c e0 7f 	and  %l3, 0x7f, %l5
a001831c:	de 04 20 28 	ld  [ %l0 + 0x28 ], %o7
a0018320:	83 2d 60 09 	sll  %l5, 9, %g1
a0018324:	27 3f ff c0 	sethi  %hi(0xffff0000), %l3
a0018328:	98 14 e1 ff 	or  %l3, 0x1ff, %o4	! ffff01ff <curr_flash_pos+0x3f5937d7>
a001832c:	9a 0b c0 0c 	and  %o7, %o4, %o5
a0018330:	ac 13 40 01 	or  %o5, %g1, %l6
a0018334:	ec 24 20 28 	st  %l6, [ %l0 + 0x28 ]
a0018338:	a4 0c a1 ff 	and  %l2, 0x1ff, %l2
a001833c:	c2 04 20 28 	ld  [ %l0 + 0x28 ], %g1
a0018340:	82 08 7e 00 	and  %g1, -512, %g1
a0018344:	ae 10 40 12 	or  %g1, %l2, %l7
a0018348:	ee 24 20 28 	st  %l7, [ %l0 + 0x28 ]
a001834c:	a2 0a 61 ff 	and  %o1, 0x1ff, %l1
a0018350:	c4 04 20 2c 	ld  [ %l0 + 0x2c ], %g2
a0018354:	83 2c 60 16 	sll  %l1, 0x16, %g1
a0018358:	13 1f f0 00 	sethi  %hi(0x7fc00000), %o1
a001835c:	86 28 80 09 	andn  %g2, %o1, %g3
a0018360:	94 10 c0 01 	or  %g3, %g1, %o2
a0018364:	d4 24 20 2c 	st  %o2, [ %l0 + 0x2c ]
a0018368:	82 0a 20 7f 	and  %o0, 0x7f, %g1
a001836c:	89 28 60 0f 	sll  %g1, 0xf, %g4
a0018370:	c2 04 20 2c 	ld  [ %l0 + 0x2c ], %g1
a0018374:	17 00 0f e0 	sethi  %hi(0x3f8000), %o3
a0018378:	82 28 40 0b 	andn  %g1, %o3, %g1
a001837c:	82 10 40 04 	or  %g1, %g4, %g1
a0018380:	c2 24 20 2c 	st  %g1, [ %l0 + 0x2c ]
a0018384:	ba 0d 00 1d 	and  %l4, %i5, %i5
a0018388:	e8 04 20 24 	ld  [ %l0 + 0x24 ], %l4
a001838c:	03 3f ff e0 	sethi  %hi(0xffff8000), %g1
a0018390:	94 10 20 00 	clr  %o2
a0018394:	82 0d 00 01 	and  %l4, %g1, %g1
a0018398:	b0 10 40 1d 	or  %g1, %i5, %i0
a001839c:	f0 24 20 24 	st  %i0, [ %l0 + 0x24 ]
a00183a0:	a1 2a 20 10 	sll  %o0, 0x10, %l0
a00183a4:	93 34 20 10 	srl  %l0, 0x10, %o1
a00183a8:	21 3e 82 5c 	sethi  %hi(0xfa097000), %l0
a00183ac:	7f ff a2 06 	call  a0000bc4 <_ilog>
a00183b0:	90 14 22 02 	or  %l0, 0x202, %o0	! fa097202 <curr_flash_pos+0x3963a7da>
a00183b4:	c2 06 a3 e4 	ld  [ %i2 + 0x3e4 ], %g1
a00183b8:	f0 00 60 28 	ld  [ %g1 + 0x28 ], %i0
a00183bc:	b4 0e e0 7f 	and  %i3, 0x7f, %i2
a00183c0:	37 00 1f c0 	sethi  %hi(0x7f0000), %i3
a00183c4:	a3 2e a0 10 	sll  %i2, 0x10, %l1
a00183c8:	a6 2e 00 1b 	andn  %i0, %i3, %l3
a00183cc:	98 14 c0 11 	or  %l3, %l1, %o4
a00183d0:	d8 20 60 28 	st  %o4, [ %g1 + 0x28 ]
a00183d4:	15 3f ff e0 	sethi  %hi(0xffff8000), %o2
a00183d8:	c8 00 60 2c 	ld  [ %g1 + 0x2c ], %g4
a00183dc:	a8 09 00 0a 	and  %g4, %o2, %l4
a00183e0:	b8 2f 00 0a 	andn  %i4, %o2, %i4
a00183e4:	96 15 00 1c 	or  %l4, %i4, %o3
a00183e8:	d6 20 60 2c 	st  %o3, [ %g1 + 0x2c ]
a00183ec:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a00183f0:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a00183f4:	f2 07 63 e8 	ld  [ %i5 + 0x3e8 ], %i1
a00183f8:	a5 2e 60 14 	sll  %i1, 0x14, %l2
a00183fc:	05 3f fc 00 	sethi  %hi(0xfff00000), %g2
a0018400:	ae 2a 00 02 	andn  %o0, %g2, %l7
a0018404:	9a 15 c0 12 	or  %l7, %l2, %o5
a0018408:	da 20 60 0c 	st  %o5, [ %g1 + 0xc ]
a001840c:	86 06 7f f0 	add  %i1, -16, %g3
a0018410:	d2 00 60 0c 	ld  [ %g1 + 0xc ], %o1
a0018414:	ac 0a 7c 00 	and  %o1, -1024, %l6
a0018418:	aa 15 a2 00 	or  %l6, 0x200, %l5
a001841c:	ea 20 60 0c 	st  %l5, [ %g1 + 0xc ]
a0018420:	a0 10 25 cc 	mov  0x5cc, %l0
a0018424:	c6 30 60 68 	sth  %g3, [ %g1 + 0x68 ]
a0018428:	b4 24 00 19 	sub  %l0, %i1, %i2
a001842c:	f4 30 60 6a 	sth  %i2, [ %g1 + 0x6a ]
a0018430:	a2 06 7f e0 	add  %i1, -32, %l1
a0018434:	e2 30 60 6c 	sth  %l1, [ %g1 + 0x6c ]
a0018438:	b0 10 25 bc 	mov  0x5bc, %i0
a001843c:	b6 26 00 19 	sub  %i0, %i1, %i3
a0018440:	f6 30 60 6e 	sth  %i3, [ %g1 + 0x6e ]
a0018444:	19 20 00 00 	sethi  %hi(0x80000000), %o4
a0018448:	e6 00 60 14 	ld  [ %g1 + 0x14 ], %l3
a001844c:	94 2c c0 0c 	andn  %l3, %o4, %o2
a0018450:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a0018454:	09 21 ff ff 	sethi  %hi(0x87fffc00), %g4
a0018458:	f8 00 60 14 	ld  [ %g1 + 0x14 ], %i4
a001845c:	a8 11 23 ff 	or  %g4, 0x3ff, %l4
a0018460:	96 0f 00 14 	and  %i4, %l4, %o3
a0018464:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a0018468:	9a 10 20 10 	mov  0x10, %o5
a001846c:	fa 00 60 14 	ld  [ %g1 + 0x14 ], %i5
a0018470:	b2 0f 7f 0f 	and  %i5, -241, %i1
a0018474:	a4 16 60 10 	or  %i1, 0x10, %l2
a0018478:	e4 20 60 14 	st  %l2, [ %g1 + 0x14 ]
a001847c:	92 10 20 20 	mov  0x20, %o1
a0018480:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a0018484:	84 0a 3f f0 	and  %o0, -16, %g2
a0018488:	ae 10 a0 01 	or  %g2, 1, %l7
a001848c:	ee 20 60 14 	st  %l7, [ %g1 + 0x14 ]
a0018490:	ac 10 20 64 	mov  0x64, %l6
a0018494:	da 30 60 7c 	sth  %o5, [ %g1 + 0x7c ]
a0018498:	07 20 00 00 	sethi  %hi(0x80000000), %g3
a001849c:	da 30 60 7e 	sth  %o5, [ %g1 + 0x7e ]
a00184a0:	31 04 00 00 	sethi  %hi(0x10000000), %i0
a00184a4:	d2 30 60 80 	sth  %o1, [ %g1 + 0x80 ]
a00184a8:	3b 00 00 3c 	sethi  %hi(0xf000), %i5
a00184ac:	d2 30 60 82 	sth  %o1, [ %g1 + 0x82 ]
a00184b0:	25 00 00 08 	sethi  %hi(0x2000), %l2
a00184b4:	ec 30 60 86 	sth  %l6, [ %g1 + 0x86 ]
a00184b8:	ea 00 60 18 	ld  [ %g1 + 0x18 ], %l5
a00184bc:	a0 15 40 03 	or  %l5, %g3, %l0
a00184c0:	e0 20 60 18 	st  %l0, [ %g1 + 0x18 ]
a00184c4:	f4 00 60 18 	ld  [ %g1 + 0x18 ], %i2
a00184c8:	a2 0e 80 14 	and  %i2, %l4, %l1
a00184cc:	b6 14 40 18 	or  %l1, %i0, %i3
a00184d0:	f6 20 60 18 	st  %i3, [ %g1 + 0x18 ]
a00184d4:	e6 00 60 18 	ld  [ %g1 + 0x18 ], %l3
a00184d8:	98 0c ff 0f 	and  %l3, -241, %o4
a00184dc:	94 13 20 40 	or  %o4, 0x40, %o2
a00184e0:	d4 20 60 18 	st  %o2, [ %g1 + 0x18 ]
a00184e4:	f8 00 60 18 	ld  [ %g1 + 0x18 ], %i4
a00184e8:	88 0f 3f f0 	and  %i4, -16, %g4
a00184ec:	a8 11 20 04 	or  %g4, 4, %l4
a00184f0:	e8 20 60 18 	st  %l4, [ %g1 + 0x18 ]
a00184f4:	d6 00 60 18 	ld  [ %g1 + 0x18 ], %o3
a00184f8:	b2 2a c0 1d 	andn  %o3, %i5, %i1
a00184fc:	90 16 40 12 	or  %i1, %l2, %o0
a0018500:	d0 20 60 18 	st  %o0, [ %g1 + 0x18 ]
a0018504:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a0018508:	ae 08 b0 ff 	and  %g2, -3841, %l7
a001850c:	9a 15 e2 00 	or  %l7, 0x200, %o5
a0018510:	da 20 60 18 	st  %o5, [ %g1 + 0x18 ]
a0018514:	81 c7 e0 08 	ret 
a0018518:	81 e8 00 00 	restore 

a001851c <RexUlpCpuMsgEventHandler.lto_priv.827>:
a001851c:	9d e3 bf e0 	save  %sp, -32, %sp
a0018520:	80 a6 a0 00 	cmp  %i2, 0
a0018524:	02 80 00 06 	be  a001853c <RexUlpCpuMsgEventHandler.lto_priv.827+0x20>
a0018528:	92 10 00 18 	mov  %i0, %o1
a001852c:	11 3e 47 8a 	sethi  %hi(0xf91e2800), %o0
a0018530:	92 10 00 1a 	mov  %i2, %o1
a0018534:	7f ff d2 97 	call  a000cf90 <_iassert>
a0018538:	90 12 22 07 	or  %o0, 0x207, %o0
a001853c:	7f ff a1 a2 	call  a0000bc4 <_ilog>
a0018540:	11 3e 47 8b 	sethi  %hi(0xf91e2c00), %o0
a0018544:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018548:	84 10 61 38 	or  %g1, 0x138, %g2	! a1002138 <rexUlp.lto_priv.732>
a001854c:	c2 08 61 38 	ldub  [ %g1 + 0x138 ], %g1
a0018550:	80 88 60 01 	btst  1, %g1
a0018554:	12 80 00 05 	bne  a0018568 <RexUlpCpuMsgEventHandler.lto_priv.827+0x4c>
a0018558:	80 a6 20 00 	cmp  %i0, 0
a001855c:	b2 10 20 00 	clr  %i1
a0018560:	7f ff b9 8d 	call  a0006b94 <CPU_COMM_sendSubType>
a0018564:	91 e8 20 03 	restore  %g0, 3, %o0
a0018568:	02 80 00 06 	be  a0018580 <RexUlpCpuMsgEventHandler.lto_priv.827+0x64>
a001856c:	80 a6 20 01 	cmp  %i0, 1
a0018570:	02 80 00 20 	be  a00185f0 <LexEdidReadHandler.lto_priv.264+0x14>
a0018574:	01 00 00 00 	nop 
a0018578:	81 c7 e0 08 	ret 
a001857c:	81 e8 00 00 	restore 
a0018580:	7f ff a3 5e 	call  a00012f8 <TIMING_TimerStop>
a0018584:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
a0018588:	40 00 13 0e 	call  a001d1c0 <ULP_RexUsb2Enabled>
a001858c:	01 00 00 00 	nop 
a0018590:	80 a2 20 00 	cmp  %o0, 0
a0018594:	12 80 00 03 	bne  a00185a0 <RexUlpCpuMsgEventHandler.lto_priv.827+0x84>
a0018598:	92 10 20 01 	mov  1, %o1
a001859c:	92 10 20 00 	clr  %o1
a00185a0:	7f ff b9 7d 	call  a0006b94 <CPU_COMM_sendSubType>
a00185a4:	90 10 20 04 	mov  4, %o0
a00185a8:	40 00 10 79 	call  a001c78c <ULP_RexUsb3Enabled>
a00185ac:	01 00 00 00 	nop 
a00185b0:	80 a2 20 00 	cmp  %o0, 0
a00185b4:	32 80 00 02 	bne,a   a00185bc <RexUlpCpuMsgEventHandler.lto_priv.827+0xa0>
a00185b8:	90 10 20 01 	mov  1, %o0
a00185bc:	40 00 13 a1 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a00185c0:	01 00 00 00 	nop 
a00185c4:	40 00 12 ff 	call  a001d1c0 <ULP_RexUsb2Enabled>
a00185c8:	01 00 00 00 	nop 
a00185cc:	80 a2 20 00 	cmp  %o0, 0
a00185d0:	12 80 00 0a 	bne  a00185f8 <LexEdidReadHandler.lto_priv.264+0x1c>
a00185d4:	01 00 00 00 	nop 
a00185d8:	40 00 10 6d 	call  a001c78c <ULP_RexUsb3Enabled>
a00185dc:	01 00 00 00 	nop 
a00185e0:	80 a2 20 00 	cmp  %o0, 0
a00185e4:	12 bf ff e5 	bne  a0018578 <RexUlpCpuMsgEventHandler.lto_priv.827+0x5c>
a00185e8:	b2 10 20 00 	clr  %i1
a00185ec:	30 bf ff dd 	b,a   a0018560 <RexUlpCpuMsgEventHandler.lto_priv.827+0x44>
a00185f0:	40 00 13 44 	call  a001d300 <ULP_RexUsbControl>
a00185f4:	91 e8 20 08 	restore  %g0, 8, %o0
a00185f8:	81 c7 e0 08 	ret 
a00185fc:	81 e8 00 00 	restore 

a0018600 <_I2CD_dp130WriteCompleteHandler>:
a0018600:	9d e3 bf e0 	save  %sp, -32, %sp
a0018604:	80 a6 20 00 	cmp  %i0, 0
a0018608:	12 80 00 06 	bne  a0018620 <_I2CD_dp130WriteCompleteHandler+0x20>
a001860c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018610:	11 3e 04 87 	sethi  %hi(0xf8121c00), %o0
a0018614:	7f ff a1 6c 	call  a0000bc4 <_ilog>
a0018618:	90 12 23 07 	or  %o0, 0x307, %o0	! f8121f07 <curr_flash_pos+0x376c54df>
a001861c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018620:	84 10 62 38 	or  %g1, 0x238, %g2	! a1007238 <dp130Ctx.lto_priv.641>
a0018624:	c6 00 a0 10 	ld  [ %g2 + 0x10 ], %g3
a0018628:	80 a0 e0 00 	cmp  %g3, 0
a001862c:	02 80 00 04 	be  a001863c <_I2CD_dp130WriteCompleteHandler+0x3c>
a0018630:	ba 10 00 01 	mov  %g1, %i5
a0018634:	9f c0 c0 00 	call  %g3
a0018638:	90 10 00 18 	mov  %i0, %o0
a001863c:	c0 2f 62 38 	clrb  [ %i5 + 0x238 ]
a0018640:	81 c7 e0 08 	ret 
a0018644:	81 e8 00 00 	restore 

a0018648 <DP_RexVideoInfo>:
a0018648:	9d e3 bf e0 	save  %sp, -32, %sp
a001864c:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a0018650:	f6 07 63 e4 	ld  [ %i5 + 0x3e4 ], %i3	! a1002be4 <dp_source>
a0018654:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
a0018658:	83 30 60 06 	srl  %g1, 6, %g1
a001865c:	82 88 60 03 	andcc  %g1, 3, %g1
a0018660:	02 80 00 0a 	be  a0018688 <DP_RexVideoInfo+0x40>
a0018664:	b0 10 20 a2 	mov  0xa2, %i0
a0018668:	80 a0 60 01 	cmp  %g1, 1
a001866c:	02 80 00 07 	be  a0018688 <DP_RexVideoInfo+0x40>
a0018670:	b0 10 21 0e 	mov  0x10e, %i0
a0018674:	82 18 60 02 	xor  %g1, 2, %g1
a0018678:	80 a0 00 01 	cmp  %g0, %g1
a001867c:	b8 40 3f ff 	addx  %g0, -1, %i4
a0018680:	84 0f 3e f2 	and  %i4, -270, %g2
a0018684:	b0 00 a3 2a 	add  %g2, 0x32a, %i0
a0018688:	d0 06 e0 50 	ld  [ %i3 + 0x50 ], %o0
a001868c:	87 32 20 01 	srl  %o0, 1, %g3
a0018690:	7f ff c8 a5 	call  a000a924 <DP_GetBpp>
a0018694:	90 08 e0 7f 	and  %g3, 0x7f, %o0
a0018698:	d2 06 e0 04 	ld  [ %i3 + 4 ], %o1
a001869c:	88 0a 60 03 	and  %o1, 3, %g4
a00186a0:	33 3e 42 4e 	sethi  %hi(0xf9093800), %i1
a00186a4:	92 01 20 01 	add  %g4, 1, %o1
a00186a8:	b4 10 00 08 	mov  %o0, %i2
a00186ac:	7f ff a1 46 	call  a0000bc4 <_ilog>
a00186b0:	90 16 61 02 	or  %i1, 0x102, %o0
a00186b4:	1b 3e 82 4e 	sethi  %hi(0xfa093800), %o5
a00186b8:	81 80 20 00 	wr  %g0, %y
a00186bc:	01 00 00 00 	nop 
a00186c0:	01 00 00 00 	nop 
a00186c4:	01 00 00 00 	nop 
a00186c8:	92 76 20 64 	udiv  %i0, 0x64, %o1
a00186cc:	95 2a 60 02 	sll  %o1, 2, %o2
a00186d0:	83 2a 60 04 	sll  %o1, 4, %g1
a00186d4:	82 02 80 01 	add  %o2, %g1, %g1
a00186d8:	97 28 60 02 	sll  %g1, 2, %o3
a00186dc:	98 00 40 0b 	add  %g1, %o3, %o4
a00186e0:	90 13 62 02 	or  %o5, 0x202, %o0
a00186e4:	7f ff a1 38 	call  a0000bc4 <_ilog>
a00186e8:	94 26 00 0c 	sub  %i0, %o4, %o2
a00186ec:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a00186f0:	f6 00 60 04 	ld  [ %g1 + 4 ], %i3
a00186f4:	b9 36 e0 0c 	srl  %i3, 0xc, %i4
a00186f8:	90 16 63 02 	or  %i1, 0x302, %o0
a00186fc:	7f ff a1 32 	call  a0000bc4 <_ilog>
a0018700:	92 0f 20 01 	and  %i4, 1, %o1
a0018704:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018708:	c4 00 60 38 	ld  [ %g1 + 0x38 ], %g2
a001870c:	37 3e 42 4f 	sethi  %hi(0xf9093c00), %i3
a0018710:	31 00 3f ff 	sethi  %hi(0xfffc00), %i0
a0018714:	90 16 e0 02 	or  %i3, 2, %o0
a0018718:	b2 16 23 ff 	or  %i0, 0x3ff, %i1
a001871c:	7f ff a1 2a 	call  a0000bc4 <_ilog>
a0018720:	92 08 80 19 	and  %g2, %i1, %o1
a0018724:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018728:	d0 00 60 3c 	ld  [ %g1 + 0x3c ], %o0
a001872c:	92 0a 00 19 	and  %o0, %i1, %o1
a0018730:	7f ff a1 25 	call  a0000bc4 <_ilog>
a0018734:	90 16 e1 02 	or  %i3, 0x102, %o0
a0018738:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a001873c:	c6 10 60 40 	lduh  [ %g1 + 0x40 ], %g3
a0018740:	93 28 e0 10 	sll  %g3, 0x10, %o1
a0018744:	90 16 e2 02 	or  %i3, 0x202, %o0
a0018748:	7f ff a1 1f 	call  a0000bc4 <_ilog>
a001874c:	93 32 60 10 	srl  %o1, 0x10, %o1
a0018750:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018754:	c8 10 60 42 	lduh  [ %g1 + 0x42 ], %g4
a0018758:	95 29 20 10 	sll  %g4, 0x10, %o2
a001875c:	90 16 e3 02 	or  %i3, 0x302, %o0
a0018760:	7f ff a1 19 	call  a0000bc4 <_ilog>
a0018764:	93 32 a0 10 	srl  %o2, 0x10, %o1
a0018768:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a001876c:	d6 10 60 44 	lduh  [ %g1 + 0x44 ], %o3
a0018770:	99 2a e0 10 	sll  %o3, 0x10, %o4
a0018774:	39 3e 42 50 	sethi  %hi(0xf9094000), %i4
a0018778:	93 33 20 10 	srl  %o4, 0x10, %o1
a001877c:	7f ff a1 12 	call  a0000bc4 <_ilog>
a0018780:	90 17 20 02 	or  %i4, 2, %o0
a0018784:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018788:	da 00 60 44 	ld  [ %g1 + 0x44 ], %o5
a001878c:	85 33 60 0f 	srl  %o5, 0xf, %g2
a0018790:	90 17 21 02 	or  %i4, 0x102, %o0
a0018794:	7f ff a1 0c 	call  a0000bc4 <_ilog>
a0018798:	92 08 a0 01 	and  %g2, 1, %o1
a001879c:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a00187a0:	f0 00 60 44 	ld  [ %g1 + 0x44 ], %i0
a00187a4:	90 17 22 02 	or  %i4, 0x202, %o0
a00187a8:	33 00 00 1f 	sethi  %hi(0x7c00), %i1
a00187ac:	b6 16 63 ff 	or  %i1, 0x3ff, %i3	! 7fff <__rex_ftext_size+0xbbb>
a00187b0:	7f ff a1 05 	call  a0000bc4 <_ilog>
a00187b4:	92 0e 00 1b 	and  %i0, %i3, %o1
a00187b8:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a00187bc:	d0 10 60 48 	lduh  [ %g1 + 0x48 ], %o0
a00187c0:	87 2a 20 10 	sll  %o0, 0x10, %g3
a00187c4:	90 17 23 02 	or  %i4, 0x302, %o0
a00187c8:	7f ff a0 ff 	call  a0000bc4 <_ilog>
a00187cc:	93 30 e0 10 	srl  %g3, 0x10, %o1
a00187d0:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a00187d4:	d2 10 60 4a 	lduh  [ %g1 + 0x4a ], %o1
a00187d8:	89 2a 60 10 	sll  %o1, 0x10, %g4
a00187dc:	39 3e 42 51 	sethi  %hi(0xf9094400), %i4
a00187e0:	93 31 20 10 	srl  %g4, 0x10, %o1
a00187e4:	7f ff a0 f8 	call  a0000bc4 <_ilog>
a00187e8:	90 17 20 02 	or  %i4, 2, %o0
a00187ec:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a00187f0:	d4 10 60 4c 	lduh  [ %g1 + 0x4c ], %o2
a00187f4:	97 2a a0 10 	sll  %o2, 0x10, %o3
a00187f8:	90 17 21 02 	or  %i4, 0x102, %o0
a00187fc:	7f ff a0 f2 	call  a0000bc4 <_ilog>
a0018800:	93 32 e0 10 	srl  %o3, 0x10, %o1
a0018804:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018808:	d8 00 60 4c 	ld  [ %g1 + 0x4c ], %o4
a001880c:	9b 33 20 0f 	srl  %o4, 0xf, %o5
a0018810:	90 17 22 02 	or  %i4, 0x202, %o0
a0018814:	7f ff a0 ec 	call  a0000bc4 <_ilog>
a0018818:	92 0b 60 01 	and  %o5, 1, %o1
a001881c:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018820:	c4 00 60 4c 	ld  [ %g1 + 0x4c ], %g2
a0018824:	92 08 80 1b 	and  %g2, %i3, %o1
a0018828:	7f ff a0 e7 	call  a0000bc4 <_ilog>
a001882c:	90 17 23 02 	or  %i4, 0x302, %o0
a0018830:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018834:	f0 00 60 50 	ld  [ %g1 + 0x50 ], %i0
a0018838:	37 3e 42 52 	sethi  %hi(0xf9094800), %i3
a001883c:	b3 36 20 0b 	srl  %i0, 0xb, %i1
a0018840:	90 16 e0 02 	or  %i3, 2, %o0
a0018844:	7f ff a0 e0 	call  a0000bc4 <_ilog>
a0018848:	92 0e 60 01 	and  %i1, 1, %o1
a001884c:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018850:	d0 00 60 50 	ld  [ %g1 + 0x50 ], %o0
a0018854:	87 32 20 09 	srl  %o0, 9, %g3
a0018858:	90 16 e1 02 	or  %i3, 0x102, %o0
a001885c:	7f ff a0 da 	call  a0000bc4 <_ilog>
a0018860:	92 08 e0 03 	and  %g3, 3, %o1
a0018864:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018868:	d2 00 60 50 	ld  [ %g1 + 0x50 ], %o1
a001886c:	89 32 60 08 	srl  %o1, 8, %g4
a0018870:	90 16 e2 02 	or  %i3, 0x202, %o0
a0018874:	7f ff a0 d4 	call  a0000bc4 <_ilog>
a0018878:	92 09 20 01 	and  %g4, 1, %o1
a001887c:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018880:	f8 00 60 50 	ld  [ %g1 + 0x50 ], %i4
a0018884:	92 0f 20 01 	and  %i4, 1, %o1
a0018888:	7f ff a0 cf 	call  a0000bc4 <_ilog>
a001888c:	90 16 e3 02 	or  %i3, 0x302, %o0
a0018890:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a0018894:	d4 00 60 0c 	ld  [ %g1 + 0xc ], %o2
a0018898:	97 32 a0 0a 	srl  %o2, 0xa, %o3
a001889c:	19 3e 42 53 	sethi  %hi(0xf9094c00), %o4
a00188a0:	92 0a e3 ff 	and  %o3, 0x3ff, %o1
a00188a4:	7f ff a0 c8 	call  a0000bc4 <_ilog>
a00188a8:	90 13 20 02 	or  %o4, 2, %o0
a00188ac:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
a00188b0:	fa 00 60 50 	ld  [ %g1 + 0x50 ], %i5
a00188b4:	9b 37 60 01 	srl  %i5, 1, %o5
a00188b8:	05 3e 82 53 	sethi  %hi(0xfa094c00), %g2
a00188bc:	b2 0b 60 7f 	and  %o5, 0x7f, %i1
a00188c0:	b0 10 a1 02 	or  %g2, 0x102, %i0
a00188c4:	7f ff a0 c0 	call  a0000bc4 <_ilog>
a00188c8:	81 e8 00 00 	restore 

a00188cc <VcpReplyHandler>:
a00188cc:	9d e3 bf e0 	save  %sp, -32, %sp
a00188d0:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a00188d4:	82 08 60 f0 	and  %g1, 0xf0, %g1
a00188d8:	80 a0 60 00 	cmp  %g1, 0
a00188dc:	32 80 00 be 	bne,a   a0018bd4 <RetimerLockCheckHandler.lto_priv.168>
a00188e0:	31 3e 41 d1 	sethi  %hi(0xf9074400), %i0
a00188e4:	7f ff a8 05 	call  a00028f8 <AUX_DDCCIRequestIsAddressOnly>
a00188e8:	90 10 00 18 	mov  %i0, %o0
a00188ec:	80 a2 20 00 	cmp  %o0, 0
a00188f0:	12 80 00 bc 	bne  a0018be0 <RetimerLockCheckHandler.lto_priv.168+0xc>
a00188f4:	01 00 00 00 	nop 
a00188f8:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a00188fc:	82 08 60 b0 	and  %g1, 0xb0, %g1
a0018900:	80 a0 60 10 	cmp  %g1, 0x10
a0018904:	12 80 00 51 	bne  a0018a48 <LexEdidWriteHandler.lto_priv.263+0x174>
a0018908:	37 28 40 0a 	sethi  %hi(0xa1002800), %i3
a001890c:	b4 16 e1 b0 	or  %i3, 0x1b0, %i2	! a10029b0 <rexPmInitContext.lto_priv.605>
a0018910:	c2 0e a1 e9 	ldub  [ %i2 + 0x1e9 ], %g1
a0018914:	80 a0 60 00 	cmp  %g1, 0
a0018918:	c2 0e 60 03 	ldub  [ %i1 + 3 ], %g1
a001891c:	ba 10 00 1a 	mov  %i2, %i5
a0018920:	02 80 00 4c 	be  a0018a50 <LexEdidWriteHandler.lto_priv.263+0x17c>
a0018924:	82 08 60 ff 	and  %g1, 0xff, %g1
a0018928:	80 a0 60 02 	cmp  %g1, 2
a001892c:	12 80 00 ad 	bne  a0018be0 <RetimerLockCheckHandler.lto_priv.168+0xc>
a0018930:	01 00 00 00 	nop 
a0018934:	c2 0e 60 0a 	ldub  [ %i1 + 0xa ], %g1
a0018938:	de 0e 60 09 	ldub  [ %i1 + 9 ], %o7
a001893c:	b1 2b e0 08 	sll  %o7, 8, %i0
a0018940:	b6 16 00 01 	or  %i0, %g1, %i3
a0018944:	c2 0e 60 05 	ldub  [ %i1 + 5 ], %g1
a0018948:	80 a0 60 02 	cmp  %g1, 2
a001894c:	12 80 00 14 	bne  a001899c <LexEdidWriteHandler.lto_priv.263+0xc8>
a0018950:	80 a0 60 52 	cmp  %g1, 0x52
a0018954:	b3 2e e0 10 	sll  %i3, 0x10, %i1
a0018958:	b9 36 60 10 	srl  %i1, 0x10, %i4
a001895c:	80 a7 20 02 	cmp  %i4, 2
a0018960:	32 80 00 29 	bne,a   a0018a04 <LexEdidWriteHandler.lto_priv.263+0x130>
a0018964:	80 a0 60 02 	cmp  %g1, 2
a0018968:	82 10 20 01 	mov  1, %g1
a001896c:	92 10 20 02 	mov  2, %o1
a0018970:	c2 2e a1 ea 	stb  %g1, [ %i2 + 0x1ea ]
a0018974:	3b 3e 41 ef 	sethi  %hi(0xf907bc00), %i5
a0018978:	c2 2e a1 ed 	stb  %g1, [ %i2 + 0x1ed ]
a001897c:	7f ff a0 92 	call  a0000bc4 <_ilog>
a0018980:	90 17 61 02 	or  %i5, 0x102, %o0
a0018984:	11 3e 01 ef 	sethi  %hi(0xf807bc00), %o0
a0018988:	b0 10 20 52 	mov  0x52, %i0
a001898c:	7f ff a0 8e 	call  a0000bc4 <_ilog>
a0018990:	90 12 22 02 	or  %o0, 0x202, %o0
a0018994:	40 00 01 c8 	call  a00190b4 <SendVcpRequest.lto_priv.628>
a0018998:	81 e8 00 00 	restore 
a001899c:	12 80 00 1a 	bne  a0018a04 <LexEdidWriteHandler.lto_priv.263+0x130>
a00189a0:	80 a0 60 02 	cmp  %g1, 2
a00189a4:	85 2e e0 10 	sll  %i3, 0x10, %g2
a00189a8:	93 30 a0 10 	srl  %g2, 0x10, %o1
a00189ac:	80 a2 60 00 	cmp  %o1, 0
a00189b0:	22 80 00 11 	be,a   a00189f4 <LexEdidWriteHandler.lto_priv.263+0x120>
a00189b4:	c2 0e a1 eb 	ldub  [ %i2 + 0x1eb ], %g1
a00189b8:	07 3e 41 ef 	sethi  %hi(0xf907bc00), %g3
a00189bc:	7f ff a0 82 	call  a0000bc4 <_ilog>
a00189c0:	90 10 e3 02 	or  %g3, 0x302, %o0	! f907bf02 <curr_flash_pos+0x3861f4da>
a00189c4:	c2 0e a1 f1 	ldub  [ %i2 + 0x1f1 ], %g1
a00189c8:	96 08 60 ff 	and  %g1, 0xff, %o3
a00189cc:	80 a2 e0 08 	cmp  %o3, 8
a00189d0:	18 80 00 07 	bgu  a00189ec <LexEdidWriteHandler.lto_priv.263+0x118>
a00189d4:	01 00 00 00 	nop 
a00189d8:	82 00 60 01 	inc  %g1
a00189dc:	c2 2e a1 f1 	stb  %g1, [ %i2 + 0x1f1 ]
a00189e0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00189e4:	82 10 62 90 	or  %g1, 0x290, %g1	! a1007290 <newControlFifo>
a00189e8:	f6 28 40 0b 	stb  %i3, [ %g1 + %o3 ]
a00189ec:	40 00 01 cd 	call  a0019120 <ResetNewControlValue>
a00189f0:	81 e8 00 00 	restore 
a00189f4:	80 a0 60 00 	cmp  %g1, 0
a00189f8:	12 80 00 7a 	bne  a0018be0 <RetimerLockCheckHandler.lto_priv.168+0xc>
a00189fc:	01 00 00 00 	nop 
a0018a00:	30 bf ff fb 	b,a   a00189ec <LexEdidWriteHandler.lto_priv.263+0x118>
a0018a04:	12 80 00 10 	bne  a0018a44 <LexEdidWriteHandler.lto_priv.263+0x170>
a0018a08:	b5 2e e0 10 	sll  %i3, 0x10, %i2
a0018a0c:	89 36 a0 10 	srl  %i2, 0x10, %g4
a0018a10:	80 a1 20 01 	cmp  %g4, 1
a0018a14:	32 80 00 0d 	bne,a   a0018a48 <LexEdidWriteHandler.lto_priv.263+0x174>
a0018a18:	c0 2f 61 e9 	clrb  [ %i5 + 0x1e9 ]
a0018a1c:	c2 0f 61 ed 	ldub  [ %i5 + 0x1ed ], %g1
a0018a20:	80 a0 60 00 	cmp  %g1, 0
a0018a24:	22 80 00 09 	be,a   a0018a48 <LexEdidWriteHandler.lto_priv.263+0x174>
a0018a28:	c0 2f 61 e9 	clrb  [ %i5 + 0x1e9 ]
a0018a2c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018a30:	c0 2f 61 ed 	clrb  [ %i5 + 0x1ed ]
a0018a34:	c0 2f 61 e9 	clrb  [ %i5 + 0x1e9 ]
a0018a38:	c0 2f 61 e5 	clrb  [ %i5 + 0x1e5 ]
a0018a3c:	10 80 00 39 	b  a0018b20 <LexEdidWriteHandler.lto_priv.263+0x24c>
a0018a40:	c0 28 61 58 	clrb  [ %g1 + 0x158 ]
a0018a44:	c0 2f 61 e9 	clrb  [ %i5 + 0x1e9 ]
a0018a48:	81 c7 e0 08 	ret 
a0018a4c:	81 e8 00 00 	restore 
a0018a50:	96 10 20 00 	clr  %o3
a0018a54:	80 a0 60 02 	cmp  %g1, 2
a0018a58:	12 80 00 1c 	bne  a0018ac8 <LexEdidWriteHandler.lto_priv.263+0x1f4>
a0018a5c:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a0018a60:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0018a64:	c6 0f 21 58 	ldub  [ %i4 + 0x158 ], %g3
a0018a68:	84 08 e0 ff 	and  %g3, 0xff, %g2
a0018a6c:	88 10 63 5a 	or  %g1, 0x35a, %g4
a0018a70:	91 28 a0 03 	sll  %g2, 3, %o0
a0018a74:	83 28 a0 01 	sll  %g2, 1, %g1
a0018a78:	d2 0e 60 05 	ldub  [ %i1 + 5 ], %o1
a0018a7c:	82 22 00 01 	sub  %o0, %g1, %g1
a0018a80:	d4 09 00 01 	ldub  [ %g4 + %g1 ], %o2
a0018a84:	80 a2 40 0a 	cmp  %o1, %o2
a0018a88:	32 80 00 11 	bne,a   a0018acc <LexEdidWriteHandler.lto_priv.263+0x1f8>
a0018a8c:	f2 0f 21 58 	ldub  [ %i4 + 0x158 ], %i1
a0018a90:	d6 0e 60 07 	ldub  [ %i1 + 7 ], %o3
a0018a94:	da 0e 60 08 	ldub  [ %i1 + 8 ], %o5
a0018a98:	82 01 00 01 	add  %g4, %g1, %g1
a0018a9c:	99 2a e0 08 	sll  %o3, 8, %o4
a0018aa0:	9e 13 00 0d 	or  %o4, %o5, %o7
a0018aa4:	de 30 60 02 	sth  %o7, [ %g1 + 2 ]
a0018aa8:	86 00 e0 01 	inc  %g3
a0018aac:	f0 0e 60 09 	ldub  [ %i1 + 9 ], %i0
a0018ab0:	f4 0e 60 0a 	ldub  [ %i1 + 0xa ], %i2
a0018ab4:	b7 2e 20 08 	sll  %i0, 8, %i3
a0018ab8:	84 16 c0 1a 	or  %i3, %i2, %g2
a0018abc:	c4 30 60 04 	sth  %g2, [ %g1 + 4 ]
a0018ac0:	c6 2f 21 58 	stb  %g3, [ %i4 + 0x158 ]
a0018ac4:	d6 0e 60 02 	ldub  [ %i1 + 2 ], %o3
a0018ac8:	f2 0f 21 58 	ldub  [ %i4 + 0x158 ], %i1
a0018acc:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0018ad0:	c2 00 60 e4 	ld  [ %g1 + 0xe4 ], %g1	! a10024e4 <vcpTableSize>
a0018ad4:	80 a6 40 01 	cmp  %i1, %g1
a0018ad8:	0a 80 00 0c 	bcs  a0018b08 <LexEdidWriteHandler.lto_priv.263+0x234>
a0018adc:	80 a2 e0 88 	cmp  %o3, 0x88
a0018ae0:	c0 2f 61 e5 	clrb  [ %i5 + 0x1e5 ]
a0018ae4:	c2 0f 61 e8 	ldub  [ %i5 + 0x1e8 ], %g1
a0018ae8:	80 a0 60 00 	cmp  %g1, 0
a0018aec:	22 80 00 23 	be,a   a0018b78 <AUX_LexLinkTrainingTimeoutHandler.lto_priv.804+0x38>
a0018af0:	c2 0f 61 ea 	ldub  [ %i5 + 0x1ea ], %g1
a0018af4:	9a 10 20 01 	mov  1, %o5
a0018af8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0018afc:	da 28 61 b0 	stb  %o5, [ %g1 + 0x1b0 ]	! a10075b0 <rexPmContext.lto_priv.348+0x28>
a0018b00:	40 00 00 b9 	call  a0018de4 <EndReadVcpTable.lto_priv.629>
a0018b04:	81 e8 00 00 	restore 
a0018b08:	32 80 00 08 	bne,a   a0018b28 <LexEdidWriteHandler.lto_priv.263+0x254>
a0018b0c:	f8 0f 61 e5 	ldub  [ %i5 + 0x1e5 ], %i4
a0018b10:	92 10 20 01 	mov  1, %o1
a0018b14:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0018b18:	c0 2f 61 e5 	clrb  [ %i5 + 0x1e5 ]
a0018b1c:	d2 28 61 b0 	stb  %o1, [ %g1 + 0x1b0 ]
a0018b20:	40 00 00 a6 	call  a0018db8 <ReadVcpTable.lto_priv.625>
a0018b24:	81 e8 00 00 	restore 
a0018b28:	82 0f 20 ff 	and  %i4, 0xff, %g1
a0018b2c:	80 a0 60 04 	cmp  %g1, 4
a0018b30:	18 80 00 0b 	bgu  a0018b5c <AUX_LexLinkTrainingTimeoutHandler.lto_priv.804+0x1c>
a0018b34:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0018b38:	88 07 20 01 	add  %i4, 1, %g4
a0018b3c:	11 3e 41 e8 	sethi  %hi(0xf907a000), %o0
a0018b40:	c8 2f 61 e5 	stb  %g4, [ %i5 + 0x1e5 ]
a0018b44:	92 09 20 ff 	and  %g4, 0xff, %o1
a0018b48:	7f ff a0 1f 	call  a0000bc4 <_ilog>
a0018b4c:	90 12 22 02 	or  %o0, 0x202, %o0
a0018b50:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0018b54:	10 80 00 15 	b  a0018ba8 <RetimerCRPhaseDoneHandler.lto_priv.688+0x8>
a0018b58:	f0 00 60 c8 	ld  [ %g1 + 0xc8 ], %i0	! a10024c8 <DDCCIRetryTimer>
a0018b5c:	3b 3e 01 eb 	sethi  %hi(0xf807ac00), %i5
a0018b60:	c0 28 61 b0 	clrb  [ %g1 + 0x1b0 ]
a0018b64:	90 17 60 02 	or  %i5, 2, %o0
a0018b68:	7f ff a0 17 	call  a0000bc4 <_ilog>
a0018b6c:	b0 10 20 00 	clr  %i0
a0018b70:	40 00 00 f8 	call  a0018f50 <RexMccsEventHandler.lto_priv.624>
a0018b74:	81 e8 00 00 	restore 
a0018b78:	80 a0 60 00 	cmp  %g1, 0
a0018b7c:	12 80 00 06 	bne  a0018b94 <RetimerReinitDoneHandler+0x18>
a0018b80:	01 00 00 00 	nop 
a0018b84:	c2 0f 61 ef 	ldub  [ %i5 + 0x1ef ], %g1
a0018b88:	80 a0 60 00 	cmp  %g1, 0
a0018b8c:	02 80 00 09 	be  a0018bb0 <RetimerPllModeChangeHandler>
a0018b90:	15 28 00 63 	sethi  %hi(0xa0018c00), %o2
a0018b94:	40 00 00 94 	call  a0018de4 <EndReadVcpTable.lto_priv.629>
a0018b98:	01 00 00 00 	nop 
a0018b9c:	c0 2f 61 ef 	clrb  [ %i5 + 0x1ef ]
a0018ba0:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0018ba4:	f0 00 60 dc 	ld  [ %g1 + 0xdc ], %i0	! a10024dc <NewControlTimer>
a0018ba8:	7f ff a1 c6 	call  a00012c0 <TIMING_TimerStart>
a0018bac:	81 e8 00 00 	restore 
a0018bb0:	19 28 40 1c 	sethi  %hi(0xa1007000), %o4
a0018bb4:	96 12 a0 80 	or  %o2, 0x80, %o3
a0018bb8:	92 10 20 04 	mov  4, %o1
a0018bbc:	94 10 20 37 	mov  0x37, %o2
a0018bc0:	7f ff 9f 6c 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
a0018bc4:	90 13 22 89 	or  %o4, 0x289, %o0
a0018bc8:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0018bcc:	10 bf ff f7 	b  a0018ba8 <RetimerCRPhaseDoneHandler.lto_priv.688+0x8>
a0018bd0:	f0 00 60 cc 	ld  [ %g1 + 0xcc ], %i0	! a10024cc <TimingReplyTimer>
a0018bd4:	b0 16 22 04 	or  %i0, 0x204, %i0
a0018bd8:	7f ff 9f fb 	call  a0000bc4 <_ilog>
a0018bdc:	93 e8 28 dc 	restore  %g0, 0x8dc, %o1
a0018be0:	81 c7 e0 08 	ret 
a0018be4:	81 e8 00 00 	restore 

a0018be8 <RexMccsReplyTimerHandler.lto_priv.777>:
a0018be8:	15 28 00 6b 	sethi  %hi(0xa001ac00), %o2
a0018bec:	92 10 20 37 	mov  0x37, %o1
a0018bf0:	94 12 a0 8c 	or  %o2, 0x8c, %o2
a0018bf4:	90 10 20 26 	mov  0x26, %o0
a0018bf8:	82 13 c0 00 	mov  %o7, %g1
a0018bfc:	7f ff 9f b5 	call  a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>
a0018c00:	9e 10 40 00 	mov  %g1, %o7

a0018c04 <RexVcpReplyTimerHandler.lto_priv.779>:
a0018c04:	15 28 00 62 	sethi  %hi(0xa0018800), %o2
a0018c08:	92 10 20 37 	mov  0x37, %o1
a0018c0c:	94 12 a0 cc 	or  %o2, 0xcc, %o2
a0018c10:	90 10 20 0b 	mov  0xb, %o0
a0018c14:	82 13 c0 00 	mov  %o7, %g1
a0018c18:	7f ff 9f ae 	call  a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>
a0018c1c:	9e 10 40 00 	mov  %g1, %o7

a0018c20 <RexDdcciRetryTimerHandler.lto_priv.780>:
a0018c20:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0018c24:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a0018c28:	c4 08 61 e4 	ldub  [ %g1 + 0x1e4 ], %g2
a0018c2c:	80 a0 a0 00 	cmp  %g2, 0
a0018c30:	22 80 00 05 	be,a   a0018c44 <RexDdcciRetryTimerHandler.lto_priv.780+0x24>
a0018c34:	c2 08 61 e5 	ldub  [ %g1 + 0x1e5 ], %g1
a0018c38:	82 13 c0 00 	mov  %o7, %g1
a0018c3c:	40 00 07 f9 	call  a001ac20 <ReadMccsCap.lto_priv.622>
a0018c40:	9e 10 40 00 	mov  %g1, %o7
a0018c44:	80 a0 60 00 	cmp  %g1, 0
a0018c48:	02 80 00 05 	be  a0018c5c <RexDdcciRetryTimerHandler.lto_priv.780+0x3c>
a0018c4c:	01 00 00 00 	nop 
a0018c50:	82 13 c0 00 	mov  %o7, %g1
a0018c54:	40 00 00 59 	call  a0018db8 <ReadVcpTable.lto_priv.625>
a0018c58:	9e 10 40 00 	mov  %g1, %o7
a0018c5c:	81 c3 e0 08 	retl 
a0018c60:	01 00 00 00 	nop 

a0018c64 <RexTimingReportTimerHandler.lto_priv.781>:
a0018c64:	15 28 00 63 	sethi  %hi(0xa0018c00), %o2
a0018c68:	92 10 20 37 	mov  0x37, %o1
a0018c6c:	94 12 a0 80 	or  %o2, 0x80, %o2
a0018c70:	90 10 20 09 	mov  9, %o0
a0018c74:	82 13 c0 00 	mov  %o7, %g1
a0018c78:	7f ff 9f 96 	call  a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>
a0018c7c:	9e 10 40 00 	mov  %g1, %o7

a0018c80 <TimingReplyHandler>:
a0018c80:	9d e3 bf e0 	save  %sp, -32, %sp
a0018c84:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018c88:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0018c8c:	80 a0 60 00 	cmp  %g1, 0
a0018c90:	32 80 00 45 	bne,a   a0018da4 <AUX_LexFpsCalculateHandler.lto_priv.806+0x10>
a0018c94:	31 3e 41 d1 	sethi  %hi(0xf9074400), %i0
a0018c98:	7f ff a7 18 	call  a00028f8 <AUX_DDCCIRequestIsAddressOnly>
a0018c9c:	90 10 00 18 	mov  %i0, %o0
a0018ca0:	80 a2 20 00 	cmp  %o0, 0
a0018ca4:	12 80 00 43 	bne  a0018db0 <AUX_LexFpsCalculateHandler.lto_priv.806+0x1c>
a0018ca8:	01 00 00 00 	nop 
a0018cac:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018cb0:	82 08 60 b0 	and  %g1, 0xb0, %g1
a0018cb4:	80 a0 60 10 	cmp  %g1, 0x10
a0018cb8:	12 80 00 3e 	bne  a0018db0 <AUX_LexFpsCalculateHandler.lto_priv.806+0x1c>
a0018cbc:	92 06 60 01 	add  %i1, 1, %o1
a0018cc0:	94 10 20 09 	mov  9, %o2
a0018cc4:	11 28 40 01 	sethi  %hi(0xa1000400), %o0
a0018cc8:	7f ff 9d f8 	call  a00004a8 <memcpy>
a0018ccc:	90 12 20 20 	or  %o0, 0x20, %o0	! a1000420 <timingReportReply>
a0018cd0:	82 10 20 01 	mov  1, %g1
a0018cd4:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0018cd8:	37 3e 01 ee 	sethi  %hi(0xf807b800), %i3
a0018cdc:	b2 17 61 88 	or  %i5, 0x188, %i1
a0018ce0:	90 16 e0 02 	or  %i3, 2, %o0
a0018ce4:	7f ff 9f b8 	call  a0000bc4 <_ilog>
a0018ce8:	c2 2e 60 28 	stb  %g1, [ %i1 + 0x28 ]
a0018cec:	c4 06 60 08 	ld  [ %i1 + 8 ], %g2
a0018cf0:	03 02 00 00 	sethi  %hi(0x8000000), %g1
a0018cf4:	39 28 40 0a 	sethi  %hi(0xa1002800), %i4
a0018cf8:	80 88 80 01 	btst  %g2, %g1
a0018cfc:	02 80 00 11 	be  a0018d40 <LexDpFrqHandler+0x30>
a0018d00:	b0 17 21 b0 	or  %i4, 0x1b0, %i0
a0018d04:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018d08:	c2 08 61 59 	ldub  [ %g1 + 0x159 ], %g1	! a1007159 <mccsReadRequired.lto_priv.610>
a0018d0c:	80 a0 60 00 	cmp  %g1, 0
a0018d10:	02 80 00 0d 	be  a0018d44 <LexDpFrqHandler+0x34>
a0018d14:	07 28 40 09 	sethi  %hi(0xa1002400), %g3
a0018d18:	c2 0e 21 ee 	ldub  [ %i0 + 0x1ee ], %g1
a0018d1c:	80 a0 60 00 	cmp  %g1, 0
a0018d20:	12 80 00 0a 	bne  a0018d48 <LexDpFrqHandler+0x38>
a0018d24:	09 28 40 09 	sethi  %hi(0xa1002400), %g4
a0018d28:	7f ff 9f a7 	call  a0000bc4 <_ilog>
a0018d2c:	90 16 e1 02 	or  %i3, 0x102, %o0
a0018d30:	c2 0e 60 29 	ldub  [ %i1 + 0x29 ], %g1
a0018d34:	82 00 60 01 	inc  %g1
a0018d38:	40 00 00 3b 	call  a0018e24 <RexSendMccsCapabilities.lto_priv.636>
a0018d3c:	c2 2e 60 29 	stb  %g1, [ %i1 + 0x29 ]
a0018d40:	07 28 40 09 	sethi  %hi(0xa1002400), %g3
a0018d44:	09 28 40 09 	sethi  %hi(0xa1002400), %g4
a0018d48:	ba 10 e0 e8 	or  %g3, 0xe8, %i5
a0018d4c:	d4 07 60 08 	ld  [ %i5 + 8 ], %o2
a0018d50:	92 07 60 0c 	add  %i5, 0xc, %o1
a0018d54:	7f ff a9 4c 	call  a0003284 <memeq>
a0018d58:	90 11 23 58 	or  %g4, 0x358, %o0
a0018d5c:	80 a2 20 00 	cmp  %o0, 0
a0018d60:	02 80 00 04 	be  a0018d70 <AUX_LexEnableStreamExtractor.lto_priv.805+0x4>
a0018d64:	17 28 40 09 	sethi  %hi(0xa1002400), %o3
a0018d68:	10 80 00 07 	b  a0018d84 <AUX_LexEnableStreamExtractor.lto_priv.805+0x18>
a0018d6c:	90 10 20 01 	mov  1, %o0
a0018d70:	94 10 22 64 	mov  0x264, %o2
a0018d74:	92 10 00 1d 	mov  %i5, %o1
a0018d78:	7f ff 9d cc 	call  a00004a8 <memcpy>
a0018d7c:	90 12 e3 4c 	or  %o3, 0x34c, %o0
a0018d80:	90 10 20 00 	clr  %o0
a0018d84:	40 00 00 73 	call  a0018f50 <RexMccsEventHandler.lto_priv.624>
a0018d88:	01 00 00 00 	nop 
a0018d8c:	c2 0e 21 e8 	ldub  [ %i0 + 0x1e8 ], %g1
a0018d90:	80 a0 60 00 	cmp  %g1, 0
a0018d94:	02 80 00 07 	be  a0018db0 <AUX_LexFpsCalculateHandler.lto_priv.806+0x1c>
a0018d98:	01 00 00 00 	nop 
a0018d9c:	40 00 00 12 	call  a0018de4 <EndReadVcpTable.lto_priv.629>
a0018da0:	81 e8 00 00 	restore 
a0018da4:	b0 16 22 04 	or  %i0, 0x204, %i0
a0018da8:	7f ff 9f 87 	call  a0000bc4 <_ilog>
a0018dac:	93 e8 28 5a 	restore  %g0, 0x85a, %o1
a0018db0:	81 c7 e0 08 	ret 
a0018db4:	81 e8 00 00 	restore 

a0018db8 <ReadVcpTable.lto_priv.625>:
a0018db8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018dbc:	c2 08 61 58 	ldub  [ %g1 + 0x158 ], %g1	! a1007158 <vcpTableIndex>
a0018dc0:	85 28 60 01 	sll  %g1, 1, %g2
a0018dc4:	07 28 40 1a 	sethi  %hi(0xa1006800), %g3
a0018dc8:	83 28 60 03 	sll  %g1, 3, %g1
a0018dcc:	88 10 e3 5a 	or  %g3, 0x35a, %g4
a0018dd0:	82 20 40 02 	sub  %g1, %g2, %g1
a0018dd4:	d0 09 00 01 	ldub  [ %g4 + %g1 ], %o0
a0018dd8:	82 13 c0 00 	mov  %o7, %g1
a0018ddc:	40 00 00 b6 	call  a00190b4 <SendVcpRequest.lto_priv.628>
a0018de0:	9e 10 40 00 	mov  %g1, %o7

a0018de4 <EndReadVcpTable.lto_priv.629>:
a0018de4:	9d e3 bf d0 	save  %sp, -48, %sp
a0018de8:	82 10 20 03 	mov  3, %g1
a0018dec:	c2 2f bf f4 	stb  %g1, [ %fp + -12 ]
a0018df0:	03 28 40 1a 	sethi  %hi(0xa1006800), %g1
a0018df4:	82 10 63 5a 	or  %g1, 0x35a, %g1	! a1006b5a <vcpTable>
a0018df8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a0018dfc:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0018e00:	c2 00 60 e4 	ld  [ %g1 + 0xe4 ], %g1	! a10024e4 <vcpTableSize>
a0018e04:	85 28 60 01 	sll  %g1, 1, %g2
a0018e08:	83 28 60 03 	sll  %g1, 3, %g1
a0018e0c:	82 20 40 02 	sub  %g1, %g2, %g1
a0018e10:	90 07 bf f4 	add  %fp, -12, %o0
a0018e14:	7f ff f9 8b 	call  a0017440 <RexSendCpuMessageToLex.lto_priv.609>
a0018e18:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
a0018e1c:	81 c7 e0 08 	ret 
a0018e20:	81 e8 00 00 	restore 

a0018e24 <RexSendMccsCapabilities.lto_priv.636>:
a0018e24:	9d e3 bf d0 	save  %sp, -48, %sp
a0018e28:	94 10 20 0c 	mov  0xc, %o2
a0018e2c:	90 07 bf f4 	add  %fp, -12, %o0
a0018e30:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
a0018e34:	7f ff 9d 9d 	call  a00004a8 <memcpy>
a0018e38:	92 12 60 48 	or  %o1, 0x48, %o1	! a0020048 <crc64Table+0x888>
a0018e3c:	84 10 20 01 	mov  1, %g2
a0018e40:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0018e44:	90 07 bf f4 	add  %fp, -12, %o0
a0018e48:	7f ff f9 7e 	call  a0017440 <RexSendCpuMessageToLex.lto_priv.609>
a0018e4c:	c4 28 63 9e 	stb  %g2, [ %g1 + 0x39e ]
a0018e50:	81 c7 e0 08 	ret 
a0018e54:	81 e8 00 00 	restore 

a0018e58 <RexMccsRequestTimerHandler.lto_priv.778>:
a0018e58:	82 13 c0 00 	mov  %o7, %g1
a0018e5c:	40 00 07 71 	call  a001ac20 <ReadMccsCap.lto_priv.622>
a0018e60:	9e 10 40 00 	mov  %g1, %o7

a0018e64 <NewControlTimerHandler.lto_priv.785>:
a0018e64:	9d e3 bf e0 	save  %sp, -32, %sp
a0018e68:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a0018e6c:	b0 17 61 b0 	or  %i5, 0x1b0, %i0	! a10029b0 <rexPmInitContext.lto_priv.605>
a0018e70:	c2 0e 21 e8 	ldub  [ %i0 + 0x1e8 ], %g1
a0018e74:	80 a0 60 00 	cmp  %g1, 0
a0018e78:	12 80 00 0a 	bne  a0018ea0 <NewControlTimerHandler.lto_priv.785+0x3c>
a0018e7c:	c2 0e 21 f0 	ldub  [ %i0 + 0x1f0 ], %g1
a0018e80:	82 00 60 01 	inc  %g1
a0018e84:	c2 2e 21 f0 	stb  %g1, [ %i0 + 0x1f0 ]
a0018e88:	82 10 20 01 	mov  1, %g1
a0018e8c:	c0 2e 21 eb 	clrb  [ %i0 + 0x1eb ]
a0018e90:	90 10 20 02 	mov  2, %o0
a0018e94:	40 00 00 88 	call  a00190b4 <SendVcpRequest.lto_priv.628>
a0018e98:	c2 2e 21 e9 	stb  %g1, [ %i0 + 0x1e9 ]
a0018e9c:	c2 0e 21 f0 	ldub  [ %i0 + 0x1f0 ], %g1
a0018ea0:	80 a0 60 f0 	cmp  %g1, 0xf0
a0018ea4:	12 80 00 06 	bne  a0018ebc <NewControlTimerHandler.lto_priv.785+0x58>
a0018ea8:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0018eac:	c0 2e 21 ec 	clrb  [ %i0 + 0x1ec ]
a0018eb0:	f0 00 60 dc 	ld  [ %g1 + 0xdc ], %i0
a0018eb4:	7f ff a1 11 	call  a00012f8 <TIMING_TimerStop>
a0018eb8:	81 e8 00 00 	restore 
a0018ebc:	81 c7 e0 08 	ret 
a0018ec0:	81 e8 00 00 	restore 

a0018ec4 <ComplianceTimerHandler.lto_priv.784>:
a0018ec4:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
a0018ec8:	88 10 e2 80 	or  %g3, 0x280, %g4	! a1007280 <vcpSetReq>
a0018ecc:	c4 09 20 05 	ldub  [ %g4 + 5 ], %g2
a0018ed0:	85 28 a0 08 	sll  %g2, 8, %g2
a0018ed4:	c6 09 20 06 	ldub  [ %g4 + 6 ], %g3
a0018ed8:	c2 09 20 04 	ldub  [ %g4 + 4 ], %g1
a0018edc:	88 10 80 03 	or  %g2, %g3, %g4
a0018ee0:	85 29 20 10 	sll  %g4, 0x10, %g2
a0018ee4:	80 a0 a0 00 	cmp  %g2, 0
a0018ee8:	02 80 00 18 	be  a0018f48 <ComplianceTimerHandler.lto_priv.784+0x84>
a0018eec:	88 00 7f fc 	add  %g1, -4, %g4
a0018ef0:	84 09 20 ff 	and  %g4, 0xff, %g2
a0018ef4:	80 a0 a0 02 	cmp  %g2, 2
a0018ef8:	08 80 00 03 	bleu  a0018f04 <ComplianceTimerHandler.lto_priv.784+0x40>
a0018efc:	86 10 20 01 	mov  1, %g3
a0018f00:	86 10 20 00 	clr  %g3
a0018f04:	82 08 60 ff 	and  %g1, 0xff, %g1
a0018f08:	82 18 60 08 	xor  %g1, 8, %g1
a0018f0c:	80 a0 00 01 	cmp  %g0, %g1
a0018f10:	82 60 3f ff 	subx  %g0, -1, %g1
a0018f14:	88 10 40 03 	or  %g1, %g3, %g4
a0018f18:	80 89 20 01 	btst  1, %g4
a0018f1c:	02 80 00 0b 	be  a0018f48 <ComplianceTimerHandler.lto_priv.784+0x84>
a0018f20:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0018f24:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a0018f28:	84 10 20 01 	mov  1, %g2
a0018f2c:	c4 28 61 e8 	stb  %g2, [ %g1 + 0x1e8 ]
a0018f30:	c4 28 61 e5 	stb  %g2, [ %g1 + 0x1e5 ]
a0018f34:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018f38:	c0 28 61 58 	clrb  [ %g1 + 0x158 ]	! a1007158 <vcpTableIndex>
a0018f3c:	82 13 c0 00 	mov  %o7, %g1
a0018f40:	7f ff ff 9e 	call  a0018db8 <ReadVcpTable.lto_priv.625>
a0018f44:	9e 10 40 00 	mov  %g1, %o7
a0018f48:	81 c3 e0 08 	retl 
a0018f4c:	01 00 00 00 	nop 

a0018f50 <RexMccsEventHandler.lto_priv.624>:
a0018f50:	9d e3 bf e0 	save  %sp, -32, %sp
a0018f54:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a0018f58:	80 a6 20 00 	cmp  %i0, 0
a0018f5c:	02 80 00 0b 	be  a0018f88 <RexMccsEventHandler.lto_priv.624+0x38>
a0018f60:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0018f64:	d2 0f 21 5a 	ldub  [ %i4 + 0x15a ], %o1
a0018f68:	84 02 60 01 	add  %o1, 1, %g2
a0018f6c:	11 3e 41 f0 	sethi  %hi(0xf907c000), %o0
a0018f70:	c4 2f 21 5a 	stb  %g2, [ %i4 + 0x15a ]
a0018f74:	92 08 a0 ff 	and  %g2, 0xff, %o1
a0018f78:	7f ff 9f 13 	call  a0000bc4 <_ilog>
a0018f7c:	90 12 22 02 	or  %o0, 0x202, %o0
a0018f80:	10 80 00 06 	b  a0018f98 <RexMccsEventHandler.lto_priv.624+0x48>
a0018f84:	c0 2f 61 5b 	clrb  [ %i5 + 0x15b ]
a0018f88:	c2 0f 61 5b 	ldub  [ %i5 + 0x15b ], %g1
a0018f8c:	82 00 60 01 	inc  %g1
a0018f90:	c0 2f 21 5a 	clrb  [ %i4 + 0x15a ]
a0018f94:	c2 2f 61 5b 	stb  %g1, [ %i5 + 0x15b ]
a0018f98:	c2 0f 21 5a 	ldub  [ %i4 + 0x15a ], %g1
a0018f9c:	80 a0 60 00 	cmp  %g1, 0
a0018fa0:	02 80 00 19 	be  a0019004 <RexMccsEventHandler.lto_priv.624+0xb4>
a0018fa4:	c2 0f 61 5b 	ldub  [ %i5 + 0x15b ], %g1
a0018fa8:	1f 28 40 0a 	sethi  %hi(0xa1002800), %o7
a0018fac:	b6 10 20 01 	mov  1, %i3
a0018fb0:	ba 13 e1 b0 	or  %o7, 0x1b0, %i5
a0018fb4:	f6 2f 61 e6 	stb  %i3, [ %i5 + 0x1e6 ]
a0018fb8:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a0018fbc:	b0 17 21 88 	or  %i4, 0x188, %i0	! a1007588 <rexPmContext.lto_priv.348>
a0018fc0:	d2 06 20 08 	ld  [ %i0 + 8 ], %o1
a0018fc4:	03 02 00 00 	sethi  %hi(0x8000000), %g1
a0018fc8:	80 8a 40 01 	btst  %o1, %g1
a0018fcc:	02 80 00 35 	be  a00190a0 <RexMccsEventHandler.lto_priv.624+0x150>
a0018fd0:	01 00 00 00 	nop 
a0018fd4:	c2 0f 61 ee 	ldub  [ %i5 + 0x1ee ], %g1
a0018fd8:	80 a0 60 00 	cmp  %g1, 0
a0018fdc:	12 80 00 31 	bne  a00190a0 <RexMccsEventHandler.lto_priv.624+0x150>
a0018fe0:	05 3e 01 ee 	sethi  %hi(0xf807b800), %g2
a0018fe4:	7f ff 9e f8 	call  a0000bc4 <_ilog>
a0018fe8:	90 10 a1 02 	or  %g2, 0x102, %o0	! f807b902 <curr_flash_pos+0x3761eeda>
a0018fec:	c2 0e 20 29 	ldub  [ %i0 + 0x29 ], %g1
a0018ff0:	82 00 60 01 	inc  %g1
a0018ff4:	7f ff ff 8c 	call  a0018e24 <RexSendMccsCapabilities.lto_priv.636>
a0018ff8:	c2 2e 20 29 	stb  %g1, [ %i0 + 0x29 ]
a0018ffc:	10 80 00 25 	b  a0019090 <RexMccsEventHandler.lto_priv.624+0x140>
a0019000:	f6 2f 61 f1 	stb  %i3, [ %i5 + 0x1f1 ]
a0019004:	80 a0 60 03 	cmp  %g1, 3
a0019008:	18 80 00 1c 	bgu  a0019078 <RexMccsEventHandler.lto_priv.624+0x128>
a001900c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019010:	09 28 40 0a 	sethi  %hi(0xa1002800), %g4
a0019014:	b0 11 21 b0 	or  %g4, 0x1b0, %i0	! a10029b0 <rexPmInitContext.lto_priv.605>
a0019018:	c0 2e 21 e5 	clrb  [ %i0 + 0x1e5 ]
a001901c:	c2 0e 21 ea 	ldub  [ %i0 + 0x1ea ], %g1
a0019020:	80 a0 60 00 	cmp  %g1, 0
a0019024:	12 80 00 12 	bne  a001906c <RexMccsEventHandler.lto_priv.624+0x11c>
a0019028:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001902c:	17 28 40 09 	sethi  %hi(0xa1002400), %o3
a0019030:	c0 2e 21 e4 	clrb  [ %i0 + 0x1e4 ]
a0019034:	94 10 22 64 	mov  0x264, %o2
a0019038:	92 10 20 00 	clr  %o1
a001903c:	7f ff 9d 33 	call  a0000508 <memset>
a0019040:	90 12 e0 e8 	or  %o3, 0xe8, %o0
a0019044:	d4 0e 21 f2 	ldub  [ %i0 + 0x1f2 ], %o2
a0019048:	98 02 a0 01 	add  %o2, 1, %o4
a001904c:	1b 3e 41 ed 	sethi  %hi(0xf907b400), %o5
a0019050:	d8 2e 21 f2 	stb  %o4, [ %i0 + 0x1f2 ]
a0019054:	92 0b 20 ff 	and  %o4, 0xff, %o1
a0019058:	7f ff 9e db 	call  a0000bc4 <_ilog>
a001905c:	90 13 63 02 	or  %o5, 0x302, %o0
a0019060:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0019064:	10 80 00 0d 	b  a0019098 <RexMccsEventHandler.lto_priv.624+0x148>
a0019068:	f0 00 60 d4 	ld  [ %g1 + 0xd4 ], %i0	! a10024d4 <MCCSRetryTimer>
a001906c:	c0 28 61 58 	clrb  [ %g1 + 0x158 ]
a0019070:	7f ff ff 52 	call  a0018db8 <ReadVcpTable.lto_priv.625>
a0019074:	81 e8 00 00 	restore 
a0019078:	c2 08 61 b1 	ldub  [ %g1 + 0x1b1 ], %g1
a001907c:	80 a0 60 00 	cmp  %g1, 0
a0019080:	02 80 00 08 	be  a00190a0 <RexMccsEventHandler.lto_priv.624+0x150>
a0019084:	86 10 20 01 	mov  1, %g3
a0019088:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001908c:	c6 28 63 a1 	stb  %g3, [ %g1 + 0x3a1 ]	! a1002ba1 <rexPmInitContext.lto_priv.605+0x1f1>
a0019090:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0019094:	f0 00 60 dc 	ld  [ %g1 + 0xdc ], %i0	! a10024dc <NewControlTimer>
a0019098:	7f ff a0 8a 	call  a00012c0 <TIMING_TimerStart>
a001909c:	81 e8 00 00 	restore 
a00190a0:	81 c7 e0 08 	ret 
a00190a4:	81 e8 00 00 	restore 

a00190a8 <MccsRetryTimerHandler.lto_priv.783>:
a00190a8:	82 13 c0 00 	mov  %o7, %g1
a00190ac:	40 00 06 dd 	call  a001ac20 <ReadMccsCap.lto_priv.622>
a00190b0:	9e 10 40 00 	mov  %g1, %o7

a00190b4 <SendVcpRequest.lto_priv.628>:
a00190b4:	9d e3 bf e0 	save  %sp, -32, %sp
a00190b8:	11 28 40 1c 	sethi  %hi(0xa1007000), %o0
a00190bc:	88 12 22 78 	or  %o0, 0x278, %g4	! a1007278 <vcpGetReq>
a00190c0:	f0 29 20 04 	stb  %i0, [ %g4 + 4 ]
a00190c4:	84 10 20 00 	clr  %g2
a00190c8:	86 10 20 00 	clr  %g3
a00190cc:	c2 09 00 02 	ldub  [ %g4 + %g2 ], %g1
a00190d0:	82 18 40 03 	xor  %g1, %g3, %g1
a00190d4:	84 00 a0 01 	inc  %g2
a00190d8:	80 a0 a0 05 	cmp  %g2, 5
a00190dc:	12 bf ff fc 	bne  a00190cc <SendVcpRequest.lto_priv.628+0x18>
a00190e0:	86 10 00 01 	mov  %g1, %g3
a00190e4:	c2 29 20 05 	stb  %g1, [ %g4 + 5 ]
a00190e8:	17 28 00 62 	sethi  %hi(0xa0018800), %o3
a00190ec:	94 10 20 37 	mov  0x37, %o2
a00190f0:	96 12 e0 cc 	or  %o3, 0xcc, %o3
a00190f4:	92 10 20 05 	mov  5, %o1
a00190f8:	7f ff 9e 1e 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
a00190fc:	90 01 20 01 	add  %g4, 1, %o0
a0019100:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0019104:	f0 00 60 c4 	ld  [ %g1 + 0xc4 ], %i0	! a10024c4 <VcpReplyTimer>
a0019108:	7f ff a0 6e 	call  a00012c0 <TIMING_TimerStart>
a001910c:	81 e8 00 00 	restore 

a0019110 <VcpSetTimerHandler.lto_priv.786>:
a0019110:	90 10 20 02 	mov  2, %o0
a0019114:	82 13 c0 00 	mov  %o7, %g1
a0019118:	7f ff ff e7 	call  a00190b4 <SendVcpRequest.lto_priv.628>
a001911c:	9e 10 40 00 	mov  %g1, %o7

a0019120 <ResetNewControlValue>:
a0019120:	9d e3 bf e0 	save  %sp, -32, %sp
a0019124:	82 10 20 02 	mov  2, %g1
a0019128:	11 28 40 1c 	sethi  %hi(0xa1007000), %o0
a001912c:	84 12 22 80 	or  %o0, 0x280, %g2	! a1007280 <vcpSetReq>
a0019130:	c2 28 a0 04 	stb  %g1, [ %g2 + 4 ]
a0019134:	82 10 3f bb 	mov  -69, %g1
a0019138:	ba 10 20 01 	mov  1, %i5
a001913c:	c2 28 a0 07 	stb  %g1, [ %g2 + 7 ]
a0019140:	96 10 20 00 	clr  %o3
a0019144:	c0 28 a0 05 	clrb  [ %g2 + 5 ]
a0019148:	94 10 20 37 	mov  0x37, %o2
a001914c:	fa 28 a0 06 	stb  %i5, [ %g2 + 6 ]
a0019150:	92 10 20 07 	mov  7, %o1
a0019154:	7f ff 9e 07 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
a0019158:	90 00 a0 01 	add  %g2, 1, %o0
a001915c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019160:	fa 28 63 9b 	stb  %i5, [ %g1 + 0x39b ]	! a1002b9b <rexPmInitContext.lto_priv.605+0x1eb>
a0019164:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a0019168:	f0 00 60 e0 	ld  [ %g1 + 0xe0 ], %i0	! a10024e0 <VcpSetTimer>
a001916c:	7f ff a0 55 	call  a00012c0 <TIMING_TimerStart>
a0019170:	81 e8 00 00 	restore 

a0019174 <ReadEdidBlock.lto_priv.626>:
a0019174:	9d e3 bf c8 	save  %sp, -56, %sp
a0019178:	83 2e 20 07 	sll  %i0, 7, %g1
a001917c:	92 10 00 18 	mov  %i0, %o1
a0019180:	c2 2f bf ea 	stb  %g1, [ %fp + -22 ]
a0019184:	11 3e 41 c8 	sethi  %hi(0xf9072000), %o0
a0019188:	7f ff 9e 8f 	call  a0000bc4 <_ilog>
a001918c:	90 12 22 02 	or  %o0, 0x202, %o0	! f9072202 <curr_flash_pos+0x386157da>
a0019190:	82 10 20 40 	mov  0x40, %g1
a0019194:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a0019198:	82 10 20 03 	mov  3, %g1
a001919c:	3b 28 00 66 	sethi  %hi(0xa0019800), %i5
a00191a0:	b8 10 20 50 	mov  0x50, %i4
a00191a4:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a00191a8:	92 17 60 64 	or  %i5, 0x64, %o1
a00191ac:	90 07 bf eb 	add  %fp, -21, %o0
a00191b0:	c0 2f bf ec 	clrb  [ %fp + -20 ]
a00191b4:	f8 2f bf ed 	stb  %i4, [ %fp + -19 ]
a00191b8:	7f ff f4 fb 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a00191bc:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a00191c0:	82 10 20 40 	mov  0x40, %g1
a00191c4:	94 10 20 01 	mov  1, %o2
a00191c8:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a00191cc:	92 07 bf ea 	add  %fp, -22, %o1
a00191d0:	c0 2f bf ec 	clrb  [ %fp + -20 ]
a00191d4:	90 07 bf ef 	add  %fp, -17, %o0
a00191d8:	f8 2f bf ed 	stb  %i4, [ %fp + -19 ]
a00191dc:	7f ff 9c b3 	call  a00004a8 <memcpy>
a00191e0:	c0 2f bf ee 	clrb  [ %fp + -18 ]
a00191e4:	82 10 20 05 	mov  5, %g1
a00191e8:	92 17 60 64 	or  %i5, 0x64, %o1
a00191ec:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a00191f0:	7f ff f4 ed 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a00191f4:	90 07 bf eb 	add  %fp, -21, %o0
a00191f8:	05 3e 42 07 	sethi  %hi(0xf9081c00), %g2
a00191fc:	92 10 20 01 	mov  1, %o1
a0019200:	7f ff 9e 71 	call  a0000bc4 <_ilog>
a0019204:	90 10 a0 02 	or  %g2, 2, %o0
a0019208:	94 17 60 64 	or  %i5, 0x64, %o2
a001920c:	92 10 20 50 	mov  0x50, %o1
a0019210:	7f ff 9e 30 	call  a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>
a0019214:	90 10 20 80 	mov  0x80, %o0
a0019218:	81 c7 e0 08 	ret 
a001921c:	81 e8 00 00 	restore 

a0019220 <RexPmCommLinkEventHandler.lto_priv.771>:
a0019220:	9d e3 bf e0 	save  %sp, -32, %sp
a0019224:	11 3e 41 d0 	sethi  %hi(0xf9074000), %o0
a0019228:	92 10 00 18 	mov  %i0, %o1
a001922c:	7f ff 9e 66 	call  a0000bc4 <_ilog>
a0019230:	90 12 22 02 	or  %o0, 0x202, %o0
a0019234:	80 a6 20 00 	cmp  %i0, 0
a0019238:	22 80 00 06 	be,a   a0019250 <AUX_LexHasCR.lto_priv.698+0x4>
a001923c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019240:	7f ff f8 5c 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a0019244:	01 00 00 00 	nop 
a0019248:	10 80 00 07 	b  a0019264 <AUX_LexHasCR.lto_priv.698+0x18>
a001924c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019250:	94 10 20 04 	mov  4, %o2
a0019254:	92 10 20 00 	clr  %o1
a0019258:	7f ff 9c ac 	call  a0000508 <memset>
a001925c:	90 10 61 98 	or  %g1, 0x198, %o0
a0019260:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019264:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a0019268:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
a001926c:	b0 0e 20 01 	and  %i0, 1, %i0
a0019270:	88 08 bf ef 	and  %g2, -17, %g4
a0019274:	87 2e 20 04 	sll  %i0, 4, %g3
a0019278:	92 11 00 03 	or  %g4, %g3, %o1
a001927c:	d2 28 60 08 	stb  %o1, [ %g1 + 8 ]
a0019280:	7f ff f8 21 	call  a0017304 <RexLexActiveEventGenerate.lto_priv.630>
a0019284:	81 e8 00 00 	restore 

a0019288 <RexPmConfigurationEventHandler.lto_priv.772>:
a0019288:	9d e3 bf e0 	save  %sp, -32, %sp
a001928c:	80 a6 20 16 	cmp  %i0, 0x16
a0019290:	12 80 00 0e 	bne  a00192c8 <RexPmConfigurationEventHandler.lto_priv.772+0x40>
a0019294:	01 00 00 00 	nop 
a0019298:	40 00 00 0e 	call  a00192d0 <RexPmDpEnabled.lto_priv.634>
a001929c:	b0 10 20 03 	mov  3, %i0	! 3 <__lex_srodata_size+0x3>
a00192a0:	ba 10 00 08 	mov  %o0, %i5
a00192a4:	92 10 00 08 	mov  %o0, %o1
a00192a8:	11 3e 41 d0 	sethi  %hi(0xf9074000), %o0
a00192ac:	7f ff 9e 46 	call  a0000bc4 <_ilog>
a00192b0:	90 12 23 02 	or  %o0, 0x302, %o0	! f9074302 <curr_flash_pos+0x386178da>
a00192b4:	80 a0 00 1d 	cmp  %g0, %i5
a00192b8:	82 66 20 00 	subx  %i0, 0, %g1
a00192bc:	b0 08 60 ff 	and  %g1, 0xff, %i0
a00192c0:	7f ff f8 78 	call  a00174a0 <RexPmStateSendEventWithNoData>
a00192c4:	81 e8 00 00 	restore 
a00192c8:	81 c7 e0 08 	ret 
a00192cc:	81 e8 00 00 	restore 

a00192d0 <RexPmDpEnabled.lto_priv.634>:
a00192d0:	9d e3 bf e0 	save  %sp, -32, %sp
a00192d4:	7f ff c5 fa 	call  a000aabc <AUX_getDPFeature>
a00192d8:	01 00 00 00 	nop 
a00192dc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00192e0:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a00192e4:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
a00192e8:	87 30 a0 1f 	srl  %g2, 0x1f, %g3
a00192ec:	80 a2 00 03 	cmp  %o0, %g3
a00192f0:	02 80 00 08 	be  a0019310 <LexLaneCountSetWriteHandler+0x18>
a00192f4:	b0 10 00 08 	mov  %o0, %i0
a00192f8:	89 2a 20 07 	sll  %o0, 7, %g4
a00192fc:	d0 08 60 0c 	ldub  [ %g1 + 0xc ], %o0
a0019300:	92 0a 20 7f 	and  %o0, 0x7f, %o1
a0019304:	94 12 40 04 	or  %o1, %g4, %o2
a0019308:	7f ff f8 2a 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a001930c:	d4 28 60 0c 	stb  %o2, [ %g1 + 0xc ]
a0019310:	81 c7 e0 08 	ret 
a0019314:	81 e8 00 00 	restore 

a0019318 <RexPendingTimerHandler.lto_priv.776>:
a0019318:	90 10 20 16 	mov  0x16, %o0
a001931c:	82 13 c0 00 	mov  %o7, %g1
a0019320:	7f ff f8 60 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0019324:	9e 10 40 00 	mov  %g1, %o7

a0019328 <RexVideoStartTimerHandler.lto_priv.782>:
a0019328:	9d e3 bf e0 	save  %sp, -32, %sp
a001932c:	11 3e 01 ea 	sethi  %hi(0xf807a800), %o0
a0019330:	7f ff 9e 25 	call  a0000bc4 <_ilog>
a0019334:	90 12 21 02 	or  %o0, 0x102, %o0	! f807a902 <curr_flash_pos+0x3761deda>
a0019338:	40 00 06 3a 	call  a001ac20 <ReadMccsCap.lto_priv.622>
a001933c:	81 e8 00 00 	restore 

a0019340 <RexResetCountTimerHandler.lto_priv.787>:
a0019340:	9d e3 bf d8 	save  %sp, -40, %sp
a0019344:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019348:	f8 00 63 e4 	ld  [ %g1 + 0x3e4 ], %i4	! a1002be4 <dp_source>
a001934c:	fa 07 20 50 	ld  [ %i4 + 0x50 ], %i5
a0019350:	85 37 60 01 	srl  %i5, 1, %g2
a0019354:	ba 08 a0 7f 	and  %g2, 0x7f, %i5
a0019358:	7f ff c5 73 	call  a000a924 <DP_GetBpp>
a001935c:	90 10 00 1d 	mov  %i5, %o0
a0019360:	d4 17 20 44 	lduh  [ %i4 + 0x44 ], %o2
a0019364:	07 28 40 0a 	sethi  %hi(0xa1002800), %g3
a0019368:	d6 17 20 4c 	lduh  [ %i4 + 0x4c ], %o3
a001936c:	b8 10 e1 b0 	or  %g3, 0x1b0, %i4
a0019370:	da 0f 21 b4 	ldub  [ %i4 + 0x1b4 ], %o5
a0019374:	c2 07 21 b0 	ld  [ %i4 + 0x1b0 ], %g1
a0019378:	83 28 60 08 	sll  %g1, 8, %g1
a001937c:	82 13 40 01 	or  %o5, %g1, %g1
a0019380:	81 80 20 00 	wr  %g0, %y
a0019384:	01 00 00 00 	nop 
a0019388:	01 00 00 00 	nop 
a001938c:	01 00 00 00 	nop 
a0019390:	88 70 63 e8 	udiv  %g1, 0x3e8, %g4
a0019394:	93 29 20 02 	sll  %g4, 2, %o1
a0019398:	99 29 20 07 	sll  %g4, 7, %o4
a001939c:	81 80 20 00 	wr  %g0, %y
a00193a0:	01 00 00 00 	nop 
a00193a4:	01 00 00 00 	nop 
a00193a8:	01 00 00 00 	nop 
a00193ac:	90 72 20 03 	udiv  %o0, 3, %o0
a00193b0:	84 23 00 09 	sub  %o4, %o1, %g2
a00193b4:	bb 2f 60 01 	sll  %i5, 1, %i5
a00193b8:	92 0a 20 ff 	and  %o0, 0xff, %o1
a00193bc:	fa 23 a0 20 	st  %i5, [ %sp + 0x20 ]
a00193c0:	86 00 80 04 	add  %g2, %g4, %g3
a00193c4:	d2 23 a0 1c 	st  %o1, [ %sp + 0x1c ]
a00193c8:	9b 28 e0 03 	sll  %g3, 3, %o5
a00193cc:	19 00 00 3f 	sethi  %hi(0xfc00), %o4
a00193d0:	82 20 40 0d 	sub  %g1, %o5, %g1
a00193d4:	84 13 23 ff 	or  %o4, 0x3ff, %g2
a00193d8:	97 2a e0 10 	sll  %o3, 0x10, %o3
a00193dc:	95 2a a0 10 	sll  %o2, 0x10, %o2
a00193e0:	81 80 20 00 	wr  %g0, %y
a00193e4:	01 00 00 00 	nop 
a00193e8:	01 00 00 00 	nop 
a00193ec:	01 00 00 00 	nop 
a00193f0:	9a 70 60 0a 	udiv  %g1, 0xa, %o5
a00193f4:	98 09 00 02 	and  %g4, %g2, %o4
a00193f8:	97 32 e0 10 	srl  %o3, 0x10, %o3
a00193fc:	95 32 a0 10 	srl  %o2, 0x10, %o2
a0019400:	92 10 20 06 	mov  6, %o1
a0019404:	7f ff ad 40 	call  a0004904 <ILOG_istatus>
a0019408:	90 10 20 31 	mov  0x31, %o0
a001940c:	c0 2f 21 f4 	clrb  [ %i4 + 0x1f4 ]
a0019410:	81 c7 e0 08 	ret 
a0019414:	81 e8 00 00 	restore 

a0019418 <RexPmUpdateVideoStatus.lto_priv.632>:
a0019418:	92 10 00 08 	mov  %o0, %o1
a001941c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019420:	d0 28 63 8d 	stb  %o0, [ %g1 + 0x38d ]	! a1002b8d <rexPmInitContext.lto_priv.605+0x1dd>
a0019424:	90 10 20 04 	mov  4, %o0
a0019428:	82 13 c0 00 	mov  %o7, %g1
a001942c:	7f ff ad e1 	call  a0004bb0 <EVENT_Trigger>
a0019430:	9e 10 40 00 	mov  %g1, %o7

a0019434 <RexPmGetVideoStatus.lto_priv.770>:
a0019434:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019438:	81 c3 e0 08 	retl 
a001943c:	d0 08 63 8d 	ldub  [ %g1 + 0x38d ], %o0	! a1002b8d <rexPmInitContext.lto_priv.605+0x1dd>

a0019440 <RexPowerSetAndSinkCount.lto_priv.638>:
a0019440:	9d e3 bf e0 	save  %sp, -32, %sp
a0019444:	94 10 20 00 	clr  %o2
a0019448:	92 10 20 01 	mov  1, %o1
a001944c:	90 10 26 00 	mov  0x600, %o0
a0019450:	7f ff f8 30 	call  a0017510 <SubmitNativeAuxWrite>
a0019454:	35 28 00 65 	sethi  %hi(0xa0019400), %i2
a0019458:	b4 16 a0 68 	or  %i2, 0x68, %i2	! a0019468 <RexSinkCountHandler>
a001945c:	b2 10 20 01 	mov  1, %i1
a0019460:	7f ff f8 17 	call  a00174bc <SubmitNativeAuxRead>
a0019464:	91 e8 22 00 	restore  %g0, 0x200, %o0

a0019468 <RexSinkCountHandler>:
a0019468:	9d e3 bf c8 	save  %sp, -56, %sp
a001946c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019470:	c2 08 61 a4 	ldub  [ %g1 + 0x1a4 ], %g1	! a10075a4 <rexPmContext.lto_priv.348+0x1c>
a0019474:	80 a0 60 02 	cmp  %g1, 2
a0019478:	12 80 00 1c 	bne  a00194e8 <LexTrLaneXSetWriteHandler+0x60>
a001947c:	92 10 22 00 	mov  0x200, %o1
a0019480:	d4 0e 60 01 	ldub  [ %i1 + 1 ], %o2
a0019484:	11 3e 81 c8 	sethi  %hi(0xfa072000), %o0
a0019488:	7f ff 9d cf 	call  a0000bc4 <_ilog>
a001948c:	90 12 20 02 	or  %o0, 2, %o0	! fa072002 <curr_flash_pos+0x396155da>
a0019490:	94 10 20 15 	mov  0x15, %o2
a0019494:	92 10 20 00 	clr  %o1
a0019498:	7f ff 9c 1c 	call  a0000508 <memset>
a001949c:	90 07 bf eb 	add  %fp, -21, %o0
a00194a0:	82 10 3f 80 	mov  -128, %g1
a00194a4:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a00194a8:	82 10 20 01 	mov  1, %g1
a00194ac:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a00194b0:	82 10 20 11 	mov  0x11, %g1
a00194b4:	c2 2f bf ed 	stb  %g1, [ %fp + -19 ]
a00194b8:	82 10 20 04 	mov  4, %g1
a00194bc:	c2 2f bf ef 	stb  %g1, [ %fp + -17 ]
a00194c0:	82 10 20 05 	mov  5, %g1
a00194c4:	92 10 20 00 	clr  %o1
a00194c8:	90 07 bf eb 	add  %fp, -21, %o0
a00194cc:	7f ff f4 36 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a00194d0:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a00194d4:	15 28 00 6a 	sethi  %hi(0xa001a800), %o2
a00194d8:	92 10 20 10 	mov  0x10, %o1
a00194dc:	94 12 a3 40 	or  %o2, 0x340, %o2
a00194e0:	7f ff f7 f7 	call  a00174bc <SubmitNativeAuxRead>
a00194e4:	90 10 20 00 	clr  %o0
a00194e8:	81 c7 e0 08 	ret 
a00194ec:	81 e8 00 00 	restore 

a00194f0 <RexSendBlackVideo.lto_priv.635>:
a00194f0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a00194f4:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a00194f8:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a00194fc:	83 30 60 11 	srl  %g1, 0x11, %g1
a0019500:	80 88 60 01 	btst  1, %g1
a0019504:	12 80 00 05 	bne  a0019518 <RexSendBlackVideo.lto_priv.635+0x28>
a0019508:	01 00 00 00 	nop 
a001950c:	82 13 c0 00 	mov  %o7, %g1
a0019510:	7f ff f9 fc 	call  a0017d00 <SendBlackVideoToMonitor>
a0019514:	9e 10 40 00 	mov  %g1, %o7
a0019518:	81 c3 e0 08 	retl 
a001951c:	01 00 00 00 	nop 

a0019520 <RexUpdateAUXandDpStreamParams.lto_priv.637>:
a0019520:	9d e3 bf e0 	save  %sp, -32, %sp
a0019524:	7f ff f5 a4 	call  a0016bb4 <RexUpdateMvid.lto_priv.621>
a0019528:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001952c:	94 10 20 21 	mov  0x21, %o2
a0019530:	13 28 40 0a 	sethi  %hi(0xa1002800), %o1
a0019534:	90 17 63 81 	or  %i5, 0x381, %o0
a0019538:	7f ff 9b dc 	call  a00004a8 <memcpy>
a001953c:	92 12 63 44 	or  %o1, 0x344, %o1
a0019540:	82 10 20 01 	mov  1, %g1
a0019544:	84 17 63 81 	or  %i5, 0x381, %g2
a0019548:	c2 28 a0 34 	stb  %g1, [ %g2 + 0x34 ]
a001954c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0019550:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0019554:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
a0019558:	83 30 60 10 	srl  %g1, 0x10, %g1
a001955c:	80 88 60 01 	btst  1, %g1
a0019560:	12 80 00 aa 	bne  a0019808 <LexLaneAlignReadHandler+0x34>
a0019564:	31 3e 01 dd 	sethi  %hi(0xf8077400), %i0
a0019568:	11 28 40 0a 	sethi  %hi(0xa1002800), %o0
a001956c:	c2 02 23 e4 	ld  [ %o0 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a0019570:	da 00 60 38 	ld  [ %g1 + 0x38 ], %o5
a0019574:	07 28 40 0a 	sethi  %hi(0xa1002800), %g3
a0019578:	94 10 e1 b0 	or  %g3, 0x1b0, %o2	! a10029b0 <rexPmInitContext.lto_priv.605>
a001957c:	c8 02 a1 94 	ld  [ %o2 + 0x194 ], %g4
a0019580:	37 3f c0 00 	sethi  %hi(0xff000000), %i3
a0019584:	17 00 3f ff 	sethi  %hi(0xfffc00), %o3
a0019588:	9e 0b 40 1b 	and  %o5, %i3, %o7
a001958c:	98 12 e3 ff 	or  %o3, 0x3ff, %o4
a0019590:	b8 09 00 0c 	and  %g4, %o4, %i4
a0019594:	b4 13 c0 1c 	or  %o7, %i4, %i2
a0019598:	f4 20 60 38 	st  %i2, [ %g1 + 0x38 ]
a001959c:	1b 00 00 20 	sethi  %hi(0x8000), %o5
a00195a0:	c4 00 60 3c 	ld  [ %g1 + 0x3c ], %g2
a00195a4:	d2 02 a1 98 	ld  [ %o2 + 0x198 ], %o1
a00195a8:	ba 0a 40 0c 	and  %o1, %o4, %i5
a00195ac:	b0 08 80 1b 	and  %g2, %i3, %i0
a00195b0:	86 16 00 1d 	or  %i0, %i5, %g3
a00195b4:	c6 20 60 3c 	st  %g3, [ %g1 + 0x3c ]
a00195b8:	35 3f ff df 	sethi  %hi(0xffff7c00), %i2
a00195bc:	c8 12 a1 9c 	lduh  [ %o2 + 0x19c ], %g4
a00195c0:	c8 30 60 40 	sth  %g4, [ %g1 + 0x40 ]
a00195c4:	92 16 a3 ff 	or  %i2, 0x3ff, %o1
a00195c8:	d6 12 a1 9e 	lduh  [ %o2 + 0x19e ], %o3
a00195cc:	d6 30 60 42 	sth  %o3, [ %g1 + 0x42 ]
a00195d0:	07 00 00 1f 	sethi  %hi(0x7c00), %g3
a00195d4:	d8 12 a1 a0 	lduh  [ %o2 + 0x1a0 ], %o4
a00195d8:	d8 30 60 44 	sth  %o4, [ %g1 + 0x44 ]
a00195dc:	96 10 e3 ff 	or  %g3, 0x3ff, %o3
a00195e0:	de 00 60 44 	ld  [ %g1 + 0x44 ], %o7
a00195e4:	f8 02 a1 a0 	ld  [ %o2 + 0x1a0 ], %i4
a00195e8:	b6 0f 00 0d 	and  %i4, %o5, %i3
a00195ec:	ba 0b c0 09 	and  %o7, %o1, %i5
a00195f0:	84 17 40 1b 	or  %i5, %i3, %g2
a00195f4:	c4 20 60 44 	st  %g2, [ %g1 + 0x44 ]
a00195f8:	1b 3f ff e0 	sethi  %hi(0xffff8000), %o5
a00195fc:	d8 00 60 44 	ld  [ %g1 + 0x44 ], %o4
a0019600:	f0 02 a1 a0 	ld  [ %o2 + 0x1a0 ], %i0
a0019604:	88 0e 00 0b 	and  %i0, %o3, %g4
a0019608:	b8 0b 00 0d 	and  %o4, %o5, %i4
a001960c:	b6 17 00 04 	or  %i4, %g4, %i3
a0019610:	f6 20 60 44 	st  %i3, [ %g1 + 0x44 ]
a0019614:	31 00 00 20 	sethi  %hi(0x8000), %i0
a0019618:	de 12 a1 a4 	lduh  [ %o2 + 0x1a4 ], %o7
a001961c:	de 30 60 48 	sth  %o7, [ %g1 + 0x48 ]
a0019620:	f4 12 a1 a6 	lduh  [ %o2 + 0x1a6 ], %i2
a0019624:	f4 30 60 4a 	sth  %i2, [ %g1 + 0x4a ]
a0019628:	fa 12 a1 a8 	lduh  [ %o2 + 0x1a8 ], %i5
a001962c:	fa 30 60 4c 	sth  %i5, [ %g1 + 0x4c ]
a0019630:	c8 00 60 4c 	ld  [ %g1 + 0x4c ], %g4
a0019634:	c4 02 a1 a8 	ld  [ %o2 + 0x1a8 ], %g2
a0019638:	86 08 80 18 	and  %g2, %i0, %g3
a001963c:	92 09 00 09 	and  %g4, %o1, %o1
a0019640:	98 12 40 03 	or  %o1, %g3, %o4
a0019644:	d8 20 60 4c 	st  %o4, [ %g1 + 0x4c ]
a0019648:	f8 02 a1 a8 	ld  [ %o2 + 0x1a8 ], %i4
a001964c:	f6 00 60 4c 	ld  [ %g1 + 0x4c ], %i3
a0019650:	96 0f 00 0b 	and  %i4, %o3, %o3
a0019654:	9a 0e c0 0d 	and  %i3, %o5, %o5
a0019658:	9e 13 40 0b 	or  %o5, %o3, %o7
a001965c:	de 20 60 4c 	st  %o7, [ %g1 + 0x4c ]
a0019660:	f4 02 a1 ac 	ld  [ %o2 + 0x1ac ], %i2
a0019664:	f0 00 60 50 	ld  [ %g1 + 0x50 ], %i0
a0019668:	bb 36 a0 1f 	srl  %i2, 0x1f, %i5
a001966c:	86 0e 37 ff 	and  %i0, -2049, %g3
a0019670:	85 2f 60 0b 	sll  %i5, 0xb, %g2
a0019674:	88 10 c0 02 	or  %g3, %g2, %g4
a0019678:	c8 20 60 50 	st  %g4, [ %g1 + 0x50 ]
a001967c:	d6 00 60 50 	ld  [ %g1 + 0x50 ], %o3
a0019680:	d2 02 a1 ac 	ld  [ %o2 + 0x1ac ], %o1
a0019684:	99 32 60 14 	srl  %o1, 0x14, %o4
a0019688:	b6 0a f9 ff 	and  %o3, -1537, %i3
a001968c:	b8 0b 26 00 	and  %o4, 0x600, %i4
a0019690:	9a 16 c0 1c 	or  %i3, %i4, %o5
a0019694:	da 20 60 50 	st  %o5, [ %g1 + 0x50 ]
a0019698:	c4 00 60 50 	ld  [ %g1 + 0x50 ], %g2
a001969c:	de 02 a1 ac 	ld  [ %o2 + 0x1ac ], %o7
a00196a0:	b5 33 e0 14 	srl  %o7, 0x14, %i2
a00196a4:	b0 08 be ff 	and  %g2, -257, %i0
a00196a8:	ba 0e a1 00 	and  %i2, 0x100, %i5
a00196ac:	86 16 00 1d 	or  %i0, %i5, %g3
a00196b0:	c6 20 60 50 	st  %g3, [ %g1 + 0x50 ]
a00196b4:	f8 00 60 50 	ld  [ %g1 + 0x50 ], %i4
a00196b8:	c8 02 a1 ac 	ld  [ %o2 + 0x1ac ], %g4
a00196bc:	93 31 20 14 	srl  %g4, 0x14, %o1
a00196c0:	96 0f 3f 01 	and  %i4, -255, %o3
a00196c4:	98 0a 60 fe 	and  %o1, 0xfe, %o4
a00196c8:	b6 12 c0 0c 	or  %o3, %o4, %i3
a00196cc:	f6 20 60 50 	st  %i3, [ %g1 + 0x50 ]
a00196d0:	39 00 03 ff 	sethi  %hi(0xffc00), %i4
a00196d4:	fa 00 60 50 	ld  [ %g1 + 0x50 ], %i5
a00196d8:	da 02 a1 ac 	ld  [ %o2 + 0x1ac ], %o5
a00196dc:	9f 33 60 14 	srl  %o5, 0x14, %o7
a00196e0:	84 0f 7f fe 	and  %i5, -2, %g2
a00196e4:	b4 0b e0 01 	and  %o7, 1, %i2
a00196e8:	b0 10 80 1a 	or  %g2, %i2, %i0
a00196ec:	f0 20 60 50 	st  %i0, [ %g1 + 0x50 ]
a00196f0:	35 28 40 0a 	sethi  %hi(0xa1002800), %i2
a00196f4:	c6 12 a1 ae 	lduh  [ %o2 + 0x1ae ], %g3
a00196f8:	d8 00 60 0c 	ld  [ %g1 + 0xc ], %o4
a00196fc:	96 2b 00 1c 	andn  %o4, %i4, %o3
a0019700:	88 08 e3 ff 	and  %g3, 0x3ff, %g4
a0019704:	93 29 20 0a 	sll  %g4, 0xa, %o1
a0019708:	b6 12 c0 09 	or  %o3, %o1, %i3
a001970c:	f6 20 60 0c 	st  %i3, [ %g1 + 0xc ]
a0019710:	9b 28 e0 10 	sll  %g3, 0x10, %o5
a0019714:	9f 33 60 0f 	srl  %o5, 0xf, %o7
a0019718:	de 26 a3 e8 	st  %o7, [ %i2 + 0x3e8 ]
a001971c:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0019720:	c4 0f 61 9c 	ldub  [ %i5 + 0x19c ], %g2	! a100719c <enableDiagnostic.lto_priv.346>
a0019724:	80 a0 a0 00 	cmp  %g2, 0
a0019728:	b0 10 00 08 	mov  %o0, %i0
a001972c:	02 80 00 1e 	be  a00197a4 <LexLaneXYStatusReadHandler+0x15c>
a0019730:	b8 10 00 0a 	mov  %o2, %i4
a0019734:	d0 10 60 44 	lduh  [ %g1 + 0x44 ], %o0
a0019738:	95 2a 20 10 	sll  %o0, 0x10, %o2
a001973c:	87 32 a0 10 	srl  %o2, 0x10, %g3
a0019740:	80 a0 e2 80 	cmp  %g3, 0x280
a0019744:	02 80 00 0b 	be  a0019770 <LexLaneXYStatusReadHandler+0x128>
a0019748:	c8 06 23 e4 	ld  [ %i0 + 0x3e4 ], %g4
a001974c:	c2 10 60 4c 	lduh  [ %g1 + 0x4c ], %g1
a0019750:	83 28 60 10 	sll  %g1, 0x10, %g1
a0019754:	83 30 60 10 	srl  %g1, 0x10, %g1
a0019758:	80 a0 61 e0 	cmp  %g1, 0x1e0
a001975c:	02 80 00 05 	be  a0019770 <LexLaneXYStatusReadHandler+0x128>
a0019760:	01 00 00 00 	nop 
a0019764:	7f ff b6 ef 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a0019768:	90 10 20 20 	mov  0x20, %o0	! 20 <__rex_rodata_size>
a001976c:	c8 06 23 e4 	ld  [ %i0 + 0x3e4 ], %g4
a0019770:	c2 01 20 04 	ld  [ %g4 + 4 ], %g1
a0019774:	82 08 60 03 	and  %g1, 3, %g1
a0019778:	80 a0 60 03 	cmp  %g1, 3
a001977c:	22 80 00 0b 	be,a   a00197a8 <LexLaneXYStatusReadHandler+0x160>
a0019780:	c2 17 21 9c 	lduh  [ %i4 + 0x19c ], %g1
a0019784:	c2 01 20 04 	ld  [ %g4 + 4 ], %g1
a0019788:	83 30 60 06 	srl  %g1, 6, %g1
a001978c:	82 08 60 03 	and  %g1, 3, %g1
a0019790:	80 a0 60 02 	cmp  %g1, 2
a0019794:	22 80 00 05 	be,a   a00197a8 <LexLaneXYStatusReadHandler+0x160>
a0019798:	c2 17 21 9c 	lduh  [ %i4 + 0x19c ], %g1
a001979c:	7f ff b6 e1 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a00197a0:	90 10 20 02 	mov  2, %o0
a00197a4:	c2 17 21 9c 	lduh  [ %i4 + 0x19c ], %g1
a00197a8:	d2 17 21 a4 	lduh  [ %i4 + 0x1a4 ], %o1
a00197ac:	86 50 40 09 	umul  %g1, %o1, %g3
a00197b0:	85 40 00 00 	rd  %y, %g2
a00197b4:	d8 07 21 b0 	ld  [ %i4 + 0x1b0 ], %o4
a00197b8:	f6 0f 21 b4 	ldub  [ %i4 + 0x1b4 ], %i3
a00197bc:	97 2b 20 08 	sll  %o4, 8, %o3
a00197c0:	9a 16 c0 0b 	or  %i3, %o3, %o5
a00197c4:	9e 58 80 0d 	smul  %g2, %o5, %o7
a00197c8:	05 1b a8 21 	sethi  %hi(0x6ea08400), %g2
a00197cc:	96 50 c0 0d 	umul  %g3, %o5, %o3
a00197d0:	95 40 00 00 	rd  %y, %o2
a00197d4:	ba 58 60 1f 	smul  %g1, 0x1f, %i5
a00197d8:	94 03 c0 0a 	add  %o7, %o2, %o2
a00197dc:	b0 10 a2 00 	or  %g2, 0x200, %i0
a00197e0:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
a00197e4:	92 50 40 18 	umul  %g1, %i0, %o1
a00197e8:	91 40 00 00 	rd  %y, %o0
a00197ec:	d4 3e a0 30 	std  %o2, [ %i2 + 0x30 ]
a00197f0:	7f ff c9 d4 	call  a000bf40 <__udivdi3>
a00197f4:	90 07 40 08 	add  %i5, %o0, %o0
a00197f8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00197fc:	d2 30 60 da 	sth  %o1, [ %g1 + 0xda ]	! a1006cda <cs_packet_interval.lto_priv.614>
a0019800:	81 c7 e0 08 	ret 
a0019804:	81 e8 00 00 	restore 
a0019808:	b0 16 20 05 	or  %i0, 5, %i0
a001980c:	7f ff 9c ee 	call  a0000bc4 <_ilog>
a0019810:	81 e8 00 00 	restore 

a0019814 <RexDP130InitCallback.lto_priv.640>:
a0019814:	05 28 40 1d 	sethi  %hi(0xa1007400), %g2
a0019818:	90 0a 20 01 	and  %o0, 1, %o0
a001981c:	86 10 a1 88 	or  %g2, 0x188, %g3
a0019820:	c8 08 e0 08 	ldub  [ %g3 + 8 ], %g4
a0019824:	83 2a 20 01 	sll  %o0, 1, %g1
a0019828:	84 09 3f fd 	and  %g4, -3, %g2
a001982c:	90 10 80 01 	or  %g2, %g1, %o0
a0019830:	d0 28 e0 08 	stb  %o0, [ %g3 + 8 ]
a0019834:	90 10 20 11 	mov  0x11, %o0
a0019838:	82 13 c0 00 	mov  %o7, %g1
a001983c:	7f ff f7 19 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0019840:	9e 10 40 00 	mov  %g1, %o7

a0019844 <RexPmMcaErrorCallback.lto_priv.775>:
a0019844:	80 a2 20 00 	cmp  %o0, 0
a0019848:	12 80 00 05 	bne  a001985c <RexPmMcaErrorCallback.lto_priv.775+0x18>
a001984c:	90 10 20 17 	mov  0x17, %o0
a0019850:	82 13 c0 00 	mov  %o7, %g1
a0019854:	7f ff f7 13 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0019858:	9e 10 40 00 	mov  %g1, %o7
a001985c:	81 c3 e0 08 	retl 
a0019860:	01 00 00 00 	nop 

a0019864 <EdidReplyHandler>:
a0019864:	9d e3 bf d8 	save  %sp, -40, %sp
a0019868:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001986c:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0019870:	80 a0 60 00 	cmp  %g1, 0
a0019874:	12 80 00 6b 	bne  a0019a20 <EdidReplyHandler+0x1bc>
a0019878:	92 10 2b 30 	mov  0xb30, %o1
a001987c:	f8 0e 20 03 	ldub  [ %i0 + 3 ], %i4
a0019880:	80 8f 20 ff 	btst  0xff, %i4
a0019884:	02 80 00 f3 	be  a0019c50 <LexAdjustLaneXYReadHandler+0x1d4>
a0019888:	01 00 00 00 	nop 
a001988c:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0019890:	82 08 60 b0 	and  %g1, 0xb0, %g1
a0019894:	80 a0 60 10 	cmp  %g1, 0x10
a0019898:	12 80 00 ee 	bne  a0019c50 <LexAdjustLaneXYReadHandler+0x1d4>
a001989c:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a00198a0:	ba 17 61 b0 	or  %i5, 0x1b0, %i5	! a10029b0 <rexPmInitContext.lto_priv.605>
a00198a4:	c4 17 61 da 	lduh  [ %i5 + 0x1da ], %g2
a00198a8:	86 07 20 01 	add  %i4, 1, %g3
a00198ac:	a0 08 e0 ff 	and  %g3, 0xff, %l0
a00198b0:	82 00 80 10 	add  %g2, %l0, %g1
a00198b4:	80 a0 61 80 	cmp  %g1, 0x180
a00198b8:	08 80 00 03 	bleu  a00198c4 <EdidReplyHandler+0x60>
a00198bc:	88 10 21 80 	mov  0x180, %g4
a00198c0:	a0 21 00 02 	sub  %g4, %g2, %l0
a00198c4:	92 06 60 01 	add  %i1, 1, %o1
a00198c8:	94 0c 20 ff 	and  %l0, 0xff, %o2
a00198cc:	37 28 40 0a 	sethi  %hi(0xa1002800), %i3
a00198d0:	a2 16 e1 c0 	or  %i3, 0x1c0, %l1	! a10029c0 <rexPmInitContext.lto_priv.605+0x10>
a00198d4:	7f ff 9a f5 	call  a00004a8 <memcpy>
a00198d8:	90 04 40 02 	add  %l1, %g2, %o0
a00198dc:	c2 17 61 da 	lduh  [ %i5 + 0x1da ], %g1
a00198e0:	92 0c 20 ff 	and  %l0, 0xff, %o1
a00198e4:	94 00 40 09 	add  %g1, %o1, %o2
a00198e8:	d4 37 61 da 	sth  %o2, [ %i5 + 0x1da ]
a00198ec:	b5 2a a0 10 	sll  %o2, 0x10, %i2
a00198f0:	f2 0f 60 8e 	ldub  [ %i5 + 0x8e ], %i1
a00198f4:	a5 36 a0 10 	srl  %i2, 0x10, %l2
a00198f8:	82 06 60 01 	add  %i1, 1, %g1
a00198fc:	83 28 60 07 	sll  %g1, 7, %g1
a0019900:	80 a0 40 12 	cmp  %g1, %l2
a0019904:	02 80 00 4d 	be  a0019a38 <EdidReplyHandler+0x1d4>
a0019908:	80 8a a0 7f 	btst  0x7f, %o2
a001990c:	12 80 00 d1 	bne  a0019c50 <LexAdjustLaneXYReadHandler+0x1d4>
a0019910:	17 28 00 80 	sethi  %hi(0xa0020000), %o3
a0019914:	94 10 20 08 	mov  8, %o2
a0019918:	92 12 e0 60 	or  %o3, 0x60, %o1
a001991c:	7f ff 9a e3 	call  a00004a8 <memcpy>
a0019920:	90 07 bf f8 	add  %fp, -8, %o0
a0019924:	94 10 20 08 	mov  8, %o2
a0019928:	92 07 bf f8 	add  %fp, -8, %o1
a001992c:	7f ff a6 56 	call  a0003284 <memeq>
a0019930:	90 10 00 11 	mov  %l1, %o0
a0019934:	80 a2 20 00 	cmp  %o0, 0
a0019938:	02 80 00 22 	be  a00199c0 <EdidReplyHandler+0x15c>
a001993c:	94 10 20 00 	clr  %o2
a0019940:	c2 0f 61 dc 	ldub  [ %i5 + 0x1dc ], %g1
a0019944:	82 00 7f ff 	add  %g1, -1, %g1
a0019948:	9e 10 20 00 	clr  %o7
a001994c:	83 28 60 07 	sll  %g1, 7, %g1
a0019950:	9a 10 20 00 	clr  %o5
a0019954:	82 00 40 11 	add  %g1, %l1, %g1
a0019958:	d8 08 40 0f 	ldub  [ %g1 + %o7 ], %o4
a001995c:	9e 03 e0 01 	inc  %o7
a0019960:	80 a3 e0 7f 	cmp  %o7, 0x7f
a0019964:	12 bf ff fd 	bne  a0019958 <EdidReplyHandler+0xf4>
a0019968:	9a 03 00 0d 	add  %o4, %o5, %o5
a001996c:	c2 08 60 7f 	ldub  [ %g1 + 0x7f ], %g1
a0019970:	b0 0b 60 ff 	and  %o5, 0xff, %i0
a0019974:	90 10 21 00 	mov  0x100, %o0
a0019978:	b8 22 00 18 	sub  %o0, %i0, %i4
a001997c:	80 a7 00 01 	cmp  %i4, %g1
a0019980:	12 80 00 10 	bne  a00199c0 <EdidReplyHandler+0x15c>
a0019984:	94 10 20 01 	mov  1, %o2
a0019988:	80 a6 60 01 	cmp  %i1, 1
a001998c:	08 80 00 09 	bleu  a00199b0 <EdidReplyHandler+0x14c>
a0019990:	05 3e 41 c9 	sethi  %hi(0xf9072400), %g2
a0019994:	92 10 00 19 	mov  %i1, %o1
a0019998:	7f ff 9c 8b 	call  a0000bc4 <_ilog>
a001999c:	90 10 a0 04 	or  %g2, 4, %o0
a00199a0:	c2 0f 60 8e 	ldub  [ %i5 + 0x8e ], %g1
a00199a4:	c2 2f 61 dc 	stb  %g1, [ %i5 + 0x1dc ]
a00199a8:	10 80 00 06 	b  a00199c0 <EdidReplyHandler+0x15c>
a00199ac:	94 10 20 02 	mov  2, %o2
a00199b0:	80 a6 60 00 	cmp  %i1, 0
a00199b4:	12 80 00 03 	bne  a00199c0 <EdidReplyHandler+0x15c>
a00199b8:	94 10 20 02 	mov  2, %o2
a00199bc:	c0 2f 61 dc 	clrb  [ %i5 + 0x1dc ]
a00199c0:	80 a2 a0 02 	cmp  %o2, 2
a00199c4:	22 80 00 12 	be,a   a0019a0c <EdidReplyHandler+0x1a8>
a00199c8:	f0 0f 61 dc 	ldub  [ %i5 + 0x1dc ], %i0
a00199cc:	07 3e 81 c8 	sethi  %hi(0xfa072000), %g3
a00199d0:	92 10 2b 52 	mov  0xb52, %o1
a00199d4:	7f ff 9c 7c 	call  a0000bc4 <_ilog>
a00199d8:	90 10 e3 05 	or  %g3, 0x305, %o0
a00199dc:	c2 0f 61 f8 	ldub  [ %i5 + 0x1f8 ], %g1
a00199e0:	80 a0 60 00 	cmp  %g1, 0
a00199e4:	32 80 00 05 	bne,a   a00199f8 <EdidReplyHandler+0x194>
a00199e8:	d2 17 61 da 	lduh  [ %i5 + 0x1da ], %o1
a00199ec:	7f ff f6 ad 	call  a00174a0 <RexPmStateSendEventWithNoData>
a00199f0:	90 10 20 0d 	mov  0xd, %o0
a00199f4:	d2 17 61 da 	lduh  [ %i5 + 0x1da ], %o1
a00199f8:	b0 10 20 0d 	mov  0xd, %i0
a00199fc:	3b 3e 41 c7 	sethi  %hi(0xf9071c00), %i5
a0019a00:	7f ff 9c 71 	call  a0000bc4 <_ilog>
a0019a04:	90 17 63 02 	or  %i5, 0x302, %o0	! f9071f02 <curr_flash_pos+0x386154da>
a0019a08:	30 80 00 0a 	b,a   a0019a30 <EdidReplyHandler+0x1cc>
a0019a0c:	80 a6 20 00 	cmp  %i0, 0
a0019a10:	22 80 00 0b 	be,a   a0019a3c <EdidReplyHandler+0x1d8>
a0019a14:	c2 0f 61 f8 	ldub  [ %i5 + 0x1f8 ], %g1
a0019a18:	7f ff fd d7 	call  a0019174 <ReadEdidBlock.lto_priv.626>
a0019a1c:	81 e8 00 00 	restore 
a0019a20:	11 3e 41 d1 	sethi  %hi(0xf9074400), %o0
a0019a24:	b0 10 20 09 	mov  9, %i0
a0019a28:	7f ff 9c 67 	call  a0000bc4 <_ilog>
a0019a2c:	90 12 22 04 	or  %o0, 0x204, %o0
a0019a30:	7f ff f6 9c 	call  a00174a0 <RexPmStateSendEventWithNoData>
a0019a34:	81 e8 00 00 	restore 
a0019a38:	c2 0f 61 f8 	ldub  [ %i5 + 0x1f8 ], %g1
a0019a3c:	80 a0 60 00 	cmp  %g1, 0
a0019a40:	32 80 00 75 	bne,a   a0019c14 <LexAdjustLaneXYReadHandler+0x198>
a0019a44:	c0 2f 61 f8 	clrb  [ %i5 + 0x1f8 ]
a0019a48:	7f ff a4 2a 	call  a0002af0 <RexEdidChanged>
a0019a4c:	90 07 60 10 	add  %i5, 0x10, %o0
a0019a50:	92 07 60 18 	add  %i5, 0x18, %o1
a0019a54:	94 10 20 0a 	mov  0xa, %o2
a0019a58:	33 28 40 1c 	sethi  %hi(0xa1007000), %i1
a0019a5c:	35 28 40 00 	sethi  %hi(0xa1000000), %i2
a0019a60:	d0 2e 61 59 	stb  %o0, [ %i1 + 0x159 ]
a0019a64:	7f ff 9a 91 	call  a00004a8 <memcpy>
a0019a68:	90 16 a1 a8 	or  %i2, 0x1a8, %o0
a0019a6c:	7f ff a9 ee 	call  a0004224 <bb_top_IsDeviceLex>
a0019a70:	01 00 00 00 	nop 
a0019a74:	82 07 60 90 	add  %i5, 0x90, %g1
a0019a78:	80 a2 20 00 	cmp  %o0, 0
a0019a7c:	02 80 00 05 	be  a0019a90 <LexAdjustLaneXYReadHandler+0x14>
a0019a80:	92 10 00 11 	mov  %l1, %o1
a0019a84:	03 28 40 00 	sethi  %hi(0xa1000000), %g1
a0019a88:	82 10 60 a8 	or  %g1, 0xa8, %g1	! a10000a8 <edid_monitor+0x80>
a0019a8c:	92 00 7f 80 	add  %g1, -128, %o1
a0019a90:	d4 0a 60 7e 	ldub  [ %o1 + 0x7e ], %o2
a0019a94:	80 a2 a0 00 	cmp  %o2, 0
a0019a98:	22 80 00 56 	be,a   a0019bf0 <LexAdjustLaneXYReadHandler+0x174>
a0019a9c:	c2 0e 61 59 	ldub  [ %i1 + 0x159 ], %g1
a0019aa0:	e4 08 60 03 	ldub  [ %g1 + 3 ], %l2
a0019aa4:	80 8c a0 40 	btst  0x40, %l2
a0019aa8:	02 80 00 52 	be  a0019bf0 <LexAdjustLaneXYReadHandler+0x174>
a0019aac:	c2 0e 61 59 	ldub  [ %i1 + 0x159 ], %g1
a0019ab0:	97 34 a0 06 	srl  %l2, 6, %o3
a0019ab4:	19 3e 41 da 	sethi  %hi(0xf9076800), %o4
a0019ab8:	92 0a e0 01 	and  %o3, 1, %o1
a0019abc:	7f ff 9c 42 	call  a0000bc4 <_ilog>
a0019ac0:	90 13 21 02 	or  %o4, 0x102, %o0
a0019ac4:	9a 10 3f 84 	mov  -124, %o5
a0019ac8:	82 0b 60 ff 	and  %o5, 0xff, %g1
a0019acc:	c2 0c 40 01 	ldub  [ %l1 + %g1 ], %g1
a0019ad0:	80 88 60 20 	btst  0x20, %g1
a0019ad4:	12 80 00 09 	bne  a0019af8 <LexAdjustLaneXYReadHandler+0x7c>
a0019ad8:	82 08 60 1f 	and  %g1, 0x1f, %g1
a0019adc:	82 00 60 01 	inc  %g1
a0019ae0:	82 00 40 0d 	add  %g1, %o5, %g1
a0019ae4:	9a 10 00 01 	mov  %g1, %o5
a0019ae8:	82 08 60 ff 	and  %g1, 0xff, %g1
a0019aec:	80 a0 60 99 	cmp  %g1, 0x99
a0019af0:	08 bf ff f7 	bleu  a0019acc <LexAdjustLaneXYReadHandler+0x50>
a0019af4:	82 0b 60 ff 	and  %o5, 0xff, %g1
a0019af8:	b6 0b 60 ff 	and  %o5, 0xff, %i3
a0019afc:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019b00:	82 10 61 c1 	or  %g1, 0x1c1, %g1	! a10029c1 <rexPmInitContext.lto_priv.605+0x11>
a0019b04:	e2 0e c0 01 	ldub  [ %i3 + %g1 ], %l1
a0019b08:	1f 28 40 1c 	sethi  %hi(0xa1007000), %o7
a0019b0c:	b0 0c 60 78 	and  %l1, 0x78, %i0
a0019b10:	84 0c 60 07 	and  %l1, 7, %g2
a0019b14:	91 3e 20 03 	sra  %i0, 3, %o0
a0019b18:	b8 13 e1 5c 	or  %o7, 0x15c, %i4
a0019b1c:	86 00 a0 01 	add  %g2, 1, %g3
a0019b20:	d0 2b e1 5c 	stb  %o0, [ %o7 + 0x15c ]
a0019b24:	82 00 60 01 	inc  %g1
a0019b28:	c6 2f 20 01 	stb  %g3, [ %i4 + 1 ]
a0019b2c:	13 3e 41 da 	sethi  %hi(0xf9076800), %o1
a0019b30:	c8 08 40 1b 	ldub  [ %g1 + %i3 ], %g4
a0019b34:	b4 09 20 7f 	and  %g4, 0x7f, %i2
a0019b38:	a0 10 20 00 	clr  %l0
a0019b3c:	82 10 20 00 	clr  %g1
a0019b40:	b0 10 00 0f 	mov  %o7, %i0
a0019b44:	a2 12 60 02 	or  %o1, 2, %l1
a0019b48:	80 8e a0 01 	btst  1, %i2
a0019b4c:	02 80 00 0c 	be  a0019b7c <LexAdjustLaneXYReadHandler+0x100>
a0019b50:	94 04 20 01 	add  %l0, 1, %o2
a0019b54:	a4 00 60 01 	add  %g1, 1, %l2
a0019b58:	82 07 00 01 	add  %i4, %g1, %g1
a0019b5c:	e0 28 60 02 	stb  %l0, [ %g1 + 2 ]
a0019b60:	82 0c a0 ff 	and  %l2, 0xff, %g1
a0019b64:	82 07 00 01 	add  %i4, %g1, %g1
a0019b68:	d2 08 60 01 	ldub  [ %g1 + 1 ], %o1
a0019b6c:	7f ff 9c 16 	call  a0000bc4 <_ilog>
a0019b70:	90 10 00 11 	mov  %l1, %o0
a0019b74:	82 0c a0 ff 	and  %l2, 0xff, %g1
a0019b78:	94 04 20 01 	add  %l0, 1, %o2
a0019b7c:	b4 0e a0 ff 	and  %i2, 0xff, %i2
a0019b80:	96 0a a0 ff 	and  %o2, 0xff, %o3
a0019b84:	b5 36 a0 01 	srl  %i2, 1, %i2
a0019b88:	80 a2 e0 07 	cmp  %o3, 7
a0019b8c:	12 bf ff ef 	bne  a0019b48 <LexAdjustLaneXYReadHandler+0xcc>
a0019b90:	a0 10 00 0a 	mov  %o2, %l0
a0019b94:	c2 0e 21 5c 	ldub  [ %i0 + 0x15c ], %g1
a0019b98:	80 a0 60 01 	cmp  %g1, 1
a0019b9c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019ba0:	82 10 61 c3 	or  %g1, 0x1c3, %g1	! a10029c3 <rexPmInitContext.lto_priv.605+0x13>
a0019ba4:	12 80 00 10 	bne  a0019be4 <LexAdjustLaneXYReadHandler+0x168>
a0019ba8:	c2 08 40 1b 	ldub  [ %g1 + %i3 ], %g1
a0019bac:	82 08 60 07 	and  %g1, 7, %g1
a0019bb0:	80 a0 60 02 	cmp  %g1, 2
a0019bb4:	02 80 00 08 	be  a0019bd4 <LexAdjustLaneXYReadHandler+0x158>
a0019bb8:	80 a0 60 04 	cmp  %g1, 4
a0019bbc:	02 80 00 08 	be  a0019bdc <LexAdjustLaneXYReadHandler+0x160>
a0019bc0:	80 a0 60 01 	cmp  %g1, 1
a0019bc4:	32 80 00 09 	bne,a   a0019be8 <LexAdjustLaneXYReadHandler+0x16c>
a0019bc8:	82 10 20 18 	mov  0x18, %g1
a0019bcc:	10 80 00 07 	b  a0019be8 <LexAdjustLaneXYReadHandler+0x16c>
a0019bd0:	82 10 20 10 	mov  0x10, %g1
a0019bd4:	10 80 00 05 	b  a0019be8 <LexAdjustLaneXYReadHandler+0x16c>
a0019bd8:	82 10 20 14 	mov  0x14, %g1
a0019bdc:	10 80 00 03 	b  a0019be8 <LexAdjustLaneXYReadHandler+0x16c>
a0019be0:	82 10 20 18 	mov  0x18, %g1
a0019be4:	83 30 60 03 	srl  %g1, 3, %g1
a0019be8:	c2 2f 20 0a 	stb  %g1, [ %i4 + 0xa ]
a0019bec:	c2 0e 61 59 	ldub  [ %i1 + 0x159 ], %g1
a0019bf0:	80 a0 60 00 	cmp  %g1, 0
a0019bf4:	32 80 00 02 	bne,a   a0019bfc <LexAdjustLaneXYReadHandler+0x180>
a0019bf8:	c0 2f 61 f2 	clrb  [ %i5 + 0x1f2 ]
a0019bfc:	b0 10 20 0c 	mov  0xc, %i0
a0019c00:	d2 17 61 da 	lduh  [ %i5 + 0x1da ], %o1
a0019c04:	3b 3e 41 c7 	sethi  %hi(0xf9071c00), %i5
a0019c08:	7f ff 9b ef 	call  a0000bc4 <_ilog>
a0019c0c:	90 17 63 02 	or  %i5, 0x302, %o0	! f9071f02 <curr_flash_pos+0x386154da>
a0019c10:	30 bf ff 88 	b,a   a0019a30 <EdidReplyHandler+0x1cc>
a0019c14:	09 3e 81 f3 	sethi  %hi(0xfa07cc00), %g4
a0019c18:	b6 10 20 00 	clr  %i3
a0019c1c:	a0 11 23 06 	or  %g4, 0x306, %l0
a0019c20:	80 a6 c0 12 	cmp  %i3, %l2
a0019c24:	1a 80 00 0b 	bcc  a0019c50 <LexAdjustLaneXYReadHandler+0x1d4>
a0019c28:	82 07 40 1b 	add  %i5, %i3, %g1
a0019c2c:	94 10 00 1b 	mov  %i3, %o2
a0019c30:	d2 08 60 10 	ldub  [ %g1 + 0x10 ], %o1
a0019c34:	90 10 00 10 	mov  %l0, %o0
a0019c38:	7f ff 9b e3 	call  a0000bc4 <_ilog>
a0019c3c:	b6 06 e0 01 	inc  %i3
a0019c40:	7f ff a8 09 	call  a0003c64 <UART_WaitForTx>
a0019c44:	01 00 00 00 	nop 
a0019c48:	10 bf ff f7 	b  a0019c24 <LexAdjustLaneXYReadHandler+0x1a8>
a0019c4c:	80 a6 c0 12 	cmp  %i3, %l2
a0019c50:	81 c7 e0 08 	ret 
a0019c54:	81 e8 00 00 	restore 
a0019c58:	a0 01 a9 80 	add  %g6, 0x980, %l0
a0019c5c:	a0 01 a7 88 	add  %g6, 0x788, %l0
a0019c60:	a0 01 a9 94 	add  %g6, 0x994, %l0
a0019c64:	a0 01 a9 b0 	add  %g6, 0x9b0, %l0
a0019c68:	a0 01 aa 6c 	add  %g6, 0xa6c, %l0
a0019c6c:	a0 01 aa ac 	add  %g6, 0xaac, %l0
a0019c70:	a0 01 a9 dc 	add  %g6, 0x9dc, %l0
a0019c74:	a0 01 a9 fc 	add  %g6, 0x9fc, %l0
a0019c78:	a0 01 aa cc 	add  %g6, 0xacc, %l0
a0019c7c:	a0 01 ab 04 	add  %g6, 0xb04, %l0
a0019c80:	a0 01 a8 c4 	add  %g6, 0x8c4, %l0
a0019c84:	a0 01 ab 2c 	add  %g6, 0xb2c, %l0
a0019c88:	a0 01 ab 2c 	add  %g6, 0xb2c, %l0
a0019c8c:	a0 01 ab 2c 	add  %g6, 0xb2c, %l0
a0019c90:	a0 01 a9 00 	add  %g6, 0x900, %l0
a0019c94:	a0 01 a9 68 	add  %g6, 0x968, %l0
a0019c98:	a0 01 a8 b4 	add  %g6, 0x8b4, %l0

a0019c9c <RexPmWaitRedriverInitHandler.lto_priv.215>:
a0019c9c:	9d e3 bf e0 	save  %sp, -32, %sp
a0019ca0:	80 a6 20 00 	cmp  %i0, 0
a0019ca4:	12 80 00 0c 	bne  a0019cd4 <LEXSymErrCntLaneXYReadHandler+0xc>
a0019ca8:	ba 10 00 19 	mov  %i1, %i5
a0019cac:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019cb0:	d4 00 61 90 	ld  [ %g1 + 0x190 ], %o2	! a1007590 <rexPmContext.lto_priv.348+0x8>
a0019cb4:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a0019cb8:	80 8a 80 01 	btst  %o2, %g1
a0019cbc:	32 80 00 02 	bne,a   a0019cc4 <RexPmWaitRedriverInitHandler.lto_priv.215+0x28>
a0019cc0:	ba 10 20 04 	mov  4, %i5
a0019cc4:	7f ff fd d5 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a0019cc8:	90 10 20 00 	clr  %o0
a0019ccc:	81 c7 e0 08 	ret 
a0019cd0:	91 e8 00 1d 	restore  %g0, %i5, %o0
a0019cd4:	80 a6 20 0f 	cmp  %i0, 0xf
a0019cd8:	12 80 00 08 	bne  a0019cf8 <LEXSymErrCntLaneXYReadHandler+0x30>
a0019cdc:	84 06 3f f9 	add  %i0, -7, %g2
a0019ce0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019ce4:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a0019ce8:	d0 08 60 08 	ldub  [ %g1 + 8 ], %o0
a0019cec:	92 12 3f 80 	or  %o0, -128, %o1
a0019cf0:	10 80 00 12 	b  a0019d38 <LEXSymErrCntLaneXYReadHandler+0x70>
a0019cf4:	d2 28 60 08 	stb  %o1, [ %g1 + 8 ]
a0019cf8:	80 88 a0 fd 	btst  0xfd, %g2
a0019cfc:	02 80 00 0f 	be  a0019d38 <LEXSymErrCntLaneXYReadHandler+0x70>
a0019d00:	ba 10 20 09 	mov  9, %i5
a0019d04:	80 a6 20 11 	cmp  %i0, 0x11
a0019d08:	12 80 00 0a 	bne  a0019d30 <LEXSymErrCntLaneXYReadHandler+0x68>
a0019d0c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019d10:	c6 00 61 90 	ld  [ %g1 + 0x190 ], %g3	! a1007590 <rexPmContext.lto_priv.348+0x8>
a0019d14:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a0019d18:	82 08 c0 01 	and  %g3, %g1, %g1
a0019d1c:	80 a0 00 01 	cmp  %g0, %g1
a0019d20:	ba 40 3f ff 	addx  %g0, -1, %i5
a0019d24:	88 0f 60 08 	and  %i5, 8, %g4
a0019d28:	10 80 00 04 	b  a0019d38 <LEXSymErrCntLaneXYReadHandler+0x70>
a0019d2c:	ba 01 20 04 	add  %g4, 4, %i5
a0019d30:	40 00 02 67 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a0019d34:	81 e8 00 00 	restore 
a0019d38:	b0 10 00 1d 	mov  %i5, %i0
a0019d3c:	81 c7 e0 08 	ret 
a0019d40:	81 e8 00 00 	restore 

a0019d44 <RexPmLinkTrainedNoVideoHandler.lto_priv.217>:
a0019d44:	9d e3 bf e0 	save  %sp, -32, %sp
a0019d48:	80 a6 20 00 	cmp  %i0, 0
a0019d4c:	12 80 00 3d 	bne  a0019e40 <AUX_MakeSettingUnsupported+0x74>
a0019d50:	b6 10 00 19 	mov  %i1, %i3
a0019d54:	7f ff fd b1 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a0019d58:	90 10 20 03 	mov  3, %o0
a0019d5c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019d60:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a0019d64:	d8 08 60 1d 	ldub  [ %g1 + 0x1d ], %o4
a0019d68:	80 a3 20 04 	cmp  %o4, 4
a0019d6c:	12 80 00 21 	bne  a0019df0 <AUX_MakeSettingUnsupported+0x24>
a0019d70:	b2 10 00 01 	mov  %g1, %i1
a0019d74:	1b 28 00 86 	sethi  %hi(0xa0021800), %o5
a0019d78:	1f 28 40 0a 	sethi  %hi(0xa1002800), %o7
a0019d7c:	92 13 63 96 	or  %o5, 0x396, %o1
a0019d80:	90 13 e3 44 	or  %o7, 0x344, %o0
a0019d84:	7f ff 99 c9 	call  a00004a8 <memcpy>
a0019d88:	94 10 20 21 	mov  0x21, %o2
a0019d8c:	7f ff f3 8a 	call  a0016bb4 <RexUpdateMvid.lto_priv.621>
a0019d90:	39 28 40 0a 	sethi  %hi(0xa1002800), %i4
a0019d94:	7f ff fd e3 	call  a0019520 <RexUpdateAUXandDpStreamParams.lto_priv.637>
a0019d98:	01 00 00 00 	nop 
a0019d9c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0019da0:	90 10 20 01 	mov  1, %o0
a0019da4:	7f ff f5 43 	call  a00172b0 <DP_SourceEnableScrambler>
a0019da8:	c0 28 63 a4 	clrb  [ %g1 + 0x3a4 ]
a0019dac:	c2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %g1
a0019db0:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a0019db4:	84 12 22 00 	or  %o0, 0x200, %g2
a0019db8:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
a0019dbc:	09 00 40 00 	sethi  %hi(0x1000000), %g4
a0019dc0:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a0019dc4:	b0 10 c0 04 	or  %g3, %g4, %i0
a0019dc8:	f0 20 60 04 	st  %i0, [ %g1 + 4 ]
a0019dcc:	7f ff c2 75 	call  a000a7a0 <DP_SetTrainingPatternSequence>
a0019dd0:	90 10 20 00 	clr  %o0
a0019dd4:	7f ff f7 df 	call  a0017d50 <RexProgramALU>
a0019dd8:	01 00 00 00 	nop 
a0019ddc:	d2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %o1
a0019de0:	fa 02 60 2c 	ld  [ %o1 + 0x2c ], %i5
a0019de4:	03 20 00 00 	sethi  %hi(0x80000000), %g1
a0019de8:	82 17 40 01 	or  %i5, %g1, %g1
a0019dec:	c2 22 60 2c 	st  %g1, [ %o1 + 0x2c ]
a0019df0:	7f ff fd c0 	call  a00194f0 <RexSendBlackVideo.lto_priv.635>
a0019df4:	01 00 00 00 	nop 
a0019df8:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0019dfc:	96 10 20 01 	mov  1, %o3
a0019e00:	d6 28 63 aa 	stb  %o3, [ %g1 + 0x3aa ]
a0019e04:	03 22 00 00 	sethi  %hi(0x88000000), %g1
a0019e08:	d4 06 60 08 	ld  [ %i1 + 8 ], %o2
a0019e0c:	80 8a 80 01 	btst  %o2, %g1
a0019e10:	02 80 00 05 	be  a0019e24 <AUX_MakeSettingUnsupported+0x58>
a0019e14:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0019e18:	7f ff f3 4a 	call  a0016b40 <RexMonitorInfoEventHandler.lto_priv.631>
a0019e1c:	01 00 00 00 	nop 
a0019e20:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0019e24:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a0019e28:	80 a0 60 00 	cmp  %g1, 0
a0019e2c:	02 80 00 5f 	be  a0019fa8 <LexLtEventCallback.lto_priv.703+0x8>
a0019e30:	b0 10 00 1b 	mov  %i3, %i0
a0019e34:	7f ff b5 2e 	call  a00072ec <TEST_PrintTestVariables>
a0019e38:	01 00 00 00 	nop 
a0019e3c:	30 80 00 5b 	b,a   a0019fa8 <LexLtEventCallback.lto_priv.703+0x8>
a0019e40:	80 a6 20 06 	cmp  %i0, 6
a0019e44:	12 80 00 21 	bne  a0019ec8 <DP_LEX_ClearErrCounter+0x50>
a0019e48:	80 a6 20 10 	cmp  %i0, 0x10
a0019e4c:	7f ff fd 7d 	call  a0019440 <RexPowerSetAndSinkCount.lto_priv.638>
a0019e50:	01 00 00 00 	nop 
a0019e54:	13 28 40 0a 	sethi  %hi(0xa1002800), %o1
a0019e58:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a0019e5c:	ba 12 61 b0 	or  %o1, 0x1b0, %i5
a0019e60:	b0 11 21 88 	or  %g4, 0x188, %i0
a0019e64:	17 3e 81 f1 	sethi  %hi(0xfa07c400), %o3
a0019e68:	d4 0e 20 29 	ldub  [ %i0 + 0x29 ], %o2
a0019e6c:	d2 0f 61 e6 	ldub  [ %i5 + 0x1e6 ], %o1
a0019e70:	7f ff 9b 55 	call  a0000bc4 <_ilog>
a0019e74:	90 12 e1 02 	or  %o3, 0x102, %o0
a0019e78:	c2 0f 61 e6 	ldub  [ %i5 + 0x1e6 ], %g1
a0019e7c:	80 a0 60 00 	cmp  %g1, 0
a0019e80:	12 80 00 06 	bne  a0019e98 <DP_LEX_ClearErrCounter+0x20>
a0019e84:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019e88:	c2 0e 20 29 	ldub  [ %i0 + 0x29 ], %g1
a0019e8c:	80 a0 60 00 	cmp  %g1, 0
a0019e90:	02 80 00 0b 	be  a0019ebc <DP_LEX_ClearErrCounter+0x44>
a0019e94:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019e98:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a0019e9c:	c2 08 60 03 	ldub  [ %g1 + 3 ], %g1
a0019ea0:	80 a0 60 00 	cmp  %g1, 0
a0019ea4:	02 80 00 06 	be  a0019ebc <DP_LEX_ClearErrCounter+0x44>
a0019ea8:	15 3e 01 f1 	sethi  %hi(0xf807c400), %o2
a0019eac:	7f ff 9b 46 	call  a0000bc4 <_ilog>
a0019eb0:	90 12 a0 02 	or  %o2, 2, %o0	! f807c402 <curr_flash_pos+0x3761f9da>
a0019eb4:	82 10 20 01 	mov  1, %g1
a0019eb8:	c2 2f 61 e7 	stb  %g1, [ %i5 + 0x1e7 ]
a0019ebc:	7f ff f3 21 	call  a0016b40 <RexMonitorInfoEventHandler.lto_priv.631>
a0019ec0:	b0 10 00 1b 	mov  %i3, %i0
a0019ec4:	30 80 00 39 	b,a   a0019fa8 <LexLtEventCallback.lto_priv.703+0x8>
a0019ec8:	12 80 00 2b 	bne  a0019f74 <DP_LEX_resetStreamExtractor+0x14>
a0019ecc:	80 a6 20 09 	cmp  %i0, 9
a0019ed0:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0019ed4:	39 28 40 0a 	sethi  %hi(0xa1002800), %i4
a0019ed8:	b0 17 61 88 	or  %i5, 0x188, %i0
a0019edc:	b2 17 21 b0 	or  %i4, 0x1b0, %i1
a0019ee0:	d4 0e 20 29 	ldub  [ %i0 + 0x29 ], %o2
a0019ee4:	d2 0e 61 e6 	ldub  [ %i1 + 0x1e6 ], %o1
a0019ee8:	11 3e 81 f1 	sethi  %hi(0xfa07c400), %o0
a0019eec:	7f ff 9b 36 	call  a0000bc4 <_ilog>
a0019ef0:	90 12 21 02 	or  %o0, 0x102, %o0	! fa07c502 <curr_flash_pos+0x3961fada>
a0019ef4:	c2 0e 61 e6 	ldub  [ %i1 + 0x1e6 ], %g1
a0019ef8:	80 a0 60 00 	cmp  %g1, 0
a0019efc:	12 80 00 07 	bne  a0019f18 <DP_LEX_ClearErrCounter+0xa0>
a0019f00:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019f04:	c2 0e 20 29 	ldub  [ %i0 + 0x29 ], %g1
a0019f08:	80 a0 60 00 	cmp  %g1, 0
a0019f0c:	02 80 00 0e 	be  a0019f44 <DP_LEX_ClearErrCounter+0xcc>
a0019f10:	92 10 20 08 	mov  8, %o1
a0019f14:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019f18:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a0019f1c:	c2 08 60 03 	ldub  [ %g1 + 3 ], %g1
a0019f20:	80 a0 60 00 	cmp  %g1, 0
a0019f24:	02 80 00 08 	be  a0019f44 <DP_LEX_ClearErrCounter+0xcc>
a0019f28:	92 10 20 08 	mov  8, %o1
a0019f2c:	05 3e 01 f1 	sethi  %hi(0xf807c400), %g2
a0019f30:	7f ff 9b 25 	call  a0000bc4 <_ilog>
a0019f34:	90 10 a0 02 	or  %g2, 2, %o0	! f807c402 <curr_flash_pos+0x3761f9da>
a0019f38:	82 10 20 01 	mov  1, %g1
a0019f3c:	c2 2e 61 e7 	stb  %g1, [ %i1 + 0x1e7 ]
a0019f40:	92 10 20 08 	mov  8, %o1
a0019f44:	7f ff b3 14 	call  a0006b94 <CPU_COMM_sendSubType>
a0019f48:	90 10 20 02 	mov  2, %o0
a0019f4c:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
a0019f50:	03 08 00 00 	sethi  %hi(0x20000000), %g1
a0019f54:	80 88 c0 01 	btst  %g3, %g1
a0019f58:	02 80 00 13 	be  a0019fa4 <LexLtEventCallback.lto_priv.703+0x4>
a0019f5c:	b6 10 20 06 	mov  6, %i3
a0019f60:	c2 0e 20 08 	ldub  [ %i0 + 8 ], %g1
a0019f64:	82 08 7f df 	and  %g1, -33, %g1
a0019f68:	b6 10 20 04 	mov  4, %i3
a0019f6c:	10 80 00 0e 	b  a0019fa4 <LexLtEventCallback.lto_priv.703+0x4>
a0019f70:	c2 2e 20 08 	stb  %g1, [ %i0 + 8 ]
a0019f74:	02 80 00 0b 	be  a0019fa0 <LexLtEventCallback.lto_priv.703>
a0019f78:	80 a6 20 0b 	cmp  %i0, 0xb
a0019f7c:	12 80 00 05 	bne  a0019f90 <DP_LEX_resetStreamExtractor+0x30>
a0019f80:	80 a6 20 19 	cmp  %i0, 0x19
a0019f84:	7f ff f2 a4 	call  a0016a14 <MonitorIrqHandler.lto_priv.633>
a0019f88:	b0 10 00 1b 	mov  %i3, %i0
a0019f8c:	30 80 00 07 	b,a   a0019fa8 <LexLtEventCallback.lto_priv.703+0x8>
a0019f90:	02 80 00 05 	be  a0019fa4 <LexLtEventCallback.lto_priv.703+0x4>
a0019f94:	b6 10 20 0b 	mov  0xb, %i3
a0019f98:	40 00 01 cd 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a0019f9c:	81 e8 00 00 	restore 
a0019fa0:	b6 10 20 09 	mov  9, %i3
a0019fa4:	b0 10 00 1b 	mov  %i3, %i0
a0019fa8:	81 c7 e0 08 	ret 
a0019fac:	81 e8 00 00 	restore 

a0019fb0 <RexPmLinkTrainedWaitMcaHandler.lto_priv.218>:
a0019fb0:	9d e3 bf e0 	save  %sp, -32, %sp
a0019fb4:	80 a6 20 00 	cmp  %i0, 0
a0019fb8:	12 80 00 05 	bne  a0019fcc <LexLtDisablePendingHandler.lto_priv.248+0x10>
a0019fbc:	ba 10 00 19 	mov  %i1, %i5
a0019fc0:	7f ff fd 16 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a0019fc4:	90 10 20 03 	mov  3, %o0
a0019fc8:	30 80 00 11 	b,a   a001a00c <LexLtDisablePendingHandler.lto_priv.248+0x50>
a0019fcc:	80 a6 20 01 	cmp  %i0, 1
a0019fd0:	12 80 00 09 	bne  a0019ff4 <LexLtDisablePendingHandler.lto_priv.248+0x38>
a0019fd4:	80 a6 20 04 	cmp  %i0, 4
a0019fd8:	80 a6 60 07 	cmp  %i1, 7
a0019fdc:	22 80 00 1f 	be,a   a001a058 <LexLtDisablePendingHandler.lto_priv.248+0x9c>
a0019fe0:	b0 10 00 1d 	mov  %i5, %i0
a0019fe4:	7f ff d0 21 	call  a000e068 <MCA_ChannelLinkDn>
a0019fe8:	90 10 20 01 	mov  1, %o0
a0019fec:	81 c7 e0 08 	ret 
a0019ff0:	91 e8 00 1d 	restore  %g0, %i5, %o0
a0019ff4:	02 80 00 13 	be  a001a040 <LexLtDisablePendingHandler.lto_priv.248+0x84>
a0019ff8:	80 a6 20 07 	cmp  %i0, 7
a0019ffc:	02 80 00 13 	be  a001a048 <LexLtDisablePendingHandler.lto_priv.248+0x8c>
a001a000:	80 a6 20 05 	cmp  %i0, 5
a001a004:	12 80 00 06 	bne  a001a01c <LexLtDisablePendingHandler.lto_priv.248+0x60>
a001a008:	80 a6 20 09 	cmp  %i0, 9
a001a00c:	7f ff cf 4a 	call  a000dd34 <MCA_ChannelLinkUp>
a001a010:	90 10 20 01 	mov  1, %o0
a001a014:	81 c7 e0 08 	ret 
a001a018:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a01c:	02 80 00 0d 	be  a001a050 <LexLtDisablePendingHandler.lto_priv.248+0x94>
a001a020:	80 a6 20 0b 	cmp  %i0, 0xb
a001a024:	12 80 00 05 	bne  a001a038 <LexLtDisablePendingHandler.lto_priv.248+0x7c>
a001a028:	01 00 00 00 	nop 
a001a02c:	7f ff f2 7a 	call  a0016a14 <MonitorIrqHandler.lto_priv.633>
a001a030:	b0 10 00 1d 	mov  %i5, %i0
a001a034:	30 80 00 09 	b,a   a001a058 <LexLtDisablePendingHandler.lto_priv.248+0x9c>
a001a038:	40 00 01 a5 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a03c:	81 e8 00 00 	restore 
a001a040:	10 80 00 05 	b  a001a054 <LexLtDisablePendingHandler.lto_priv.248+0x98>
a001a044:	ba 10 20 07 	mov  7, %i5
a001a048:	10 80 00 03 	b  a001a054 <LexLtDisablePendingHandler.lto_priv.248+0x98>
a001a04c:	ba 10 20 05 	mov  5, %i5
a001a050:	ba 10 20 09 	mov  9, %i5
a001a054:	b0 10 00 1d 	mov  %i5, %i0
a001a058:	81 c7 e0 08 	ret 
a001a05c:	81 e8 00 00 	restore 

a001a060 <RexPmWaitHostVideoHandler.lto_priv.219>:
a001a060:	9d e3 bf e0 	save  %sp, -32, %sp
a001a064:	80 a6 20 00 	cmp  %i0, 0
a001a068:	12 80 00 12 	bne  a001a0b0 <RexPmWaitHostVideoHandler.lto_priv.219+0x50>
a001a06c:	ba 10 00 19 	mov  %i1, %i5
a001a070:	7f ff fd 20 	call  a00194f0 <RexSendBlackVideo.lto_priv.635>
a001a074:	01 00 00 00 	nop 
a001a078:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a07c:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001a080:	d0 08 60 1d 	ldub  [ %g1 + 0x1d ], %o0
a001a084:	80 a2 20 08 	cmp  %o0, 8
a001a088:	02 80 00 06 	be  a001a0a0 <RexPmWaitHostVideoHandler.lto_priv.219+0x40>
a001a08c:	01 00 00 00 	nop 
a001a090:	d2 08 60 0c 	ldub  [ %g1 + 0xc ], %o1
a001a094:	94 12 60 20 	or  %o1, 0x20, %o2
a001a098:	7f ff f4 c6 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a001a09c:	d4 28 60 0c 	stb  %o2, [ %g1 + 0xc ]
a001a0a0:	7f ff fc de 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a0a4:	90 10 20 03 	mov  3, %o0
a001a0a8:	81 c7 e0 08 	ret 
a001a0ac:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a0b0:	80 a6 20 01 	cmp  %i0, 1
a001a0b4:	12 80 00 10 	bne  a001a0f4 <RexPmWaitHostVideoHandler.lto_priv.219+0x94>
a001a0b8:	84 0e 20 fd 	and  %i0, 0xfd, %g2
a001a0bc:	7f ff fc e1 	call  a0019440 <RexPowerSetAndSinkCount.lto_priv.638>
a001a0c0:	01 00 00 00 	nop 
a001a0c4:	80 a6 60 08 	cmp  %i1, 8
a001a0c8:	02 80 00 20 	be  a001a148 <LexLtDisabledHandler.lto_priv.249+0x30>
a001a0cc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a0d0:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001a0d4:	c6 08 60 0c 	ldub  [ %g1 + 0xc ], %g3
a001a0d8:	88 08 ff df 	and  %g3, -33, %g4
a001a0dc:	7f ff f4 b5 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a001a0e0:	c8 28 60 0c 	stb  %g4, [ %g1 + 0xc ]
a001a0e4:	7f ff cf e1 	call  a000e068 <MCA_ChannelLinkDn>
a001a0e8:	90 10 20 01 	mov  1, %o0
a001a0ec:	81 c7 e0 08 	ret 
a001a0f0:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a0f4:	80 a0 a0 05 	cmp  %g2, 5
a001a0f8:	22 80 00 14 	be,a   a001a148 <LexLtDisabledHandler.lto_priv.249+0x30>
a001a0fc:	ba 10 20 05 	mov  5, %i5
a001a100:	80 a6 20 09 	cmp  %i0, 9
a001a104:	22 80 00 11 	be,a   a001a148 <LexLtDisabledHandler.lto_priv.249+0x30>
a001a108:	ba 10 20 09 	mov  9, %i5
a001a10c:	80 a6 20 14 	cmp  %i0, 0x14
a001a110:	02 80 00 0d 	be  a001a144 <LexLtDisabledHandler.lto_priv.249+0x2c>
a001a114:	80 a6 20 0b 	cmp  %i0, 0xb
a001a118:	12 80 00 05 	bne  a001a12c <LexLtDisabledHandler.lto_priv.249+0x14>
a001a11c:	80 a6 20 19 	cmp  %i0, 0x19
a001a120:	7f ff f2 3d 	call  a0016a14 <MonitorIrqHandler.lto_priv.633>
a001a124:	b0 10 00 1d 	mov  %i5, %i0
a001a128:	30 80 00 09 	b,a   a001a14c <LexLtDisabledHandler.lto_priv.249+0x34>
a001a12c:	02 80 00 07 	be  a001a148 <LexLtDisabledHandler.lto_priv.249+0x30>
a001a130:	ba 10 20 0b 	mov  0xb, %i5
a001a134:	40 00 01 66 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a138:	81 e8 00 00 	restore 
a001a13c:	10 80 00 03 	b  a001a148 <LexLtDisabledHandler.lto_priv.249+0x30>
a001a140:	ba 10 20 09 	mov  9, %i5
a001a144:	ba 10 20 08 	mov  8, %i5
a001a148:	b0 10 00 1d 	mov  %i5, %i0
a001a14c:	81 c7 e0 08 	ret 
a001a150:	81 e8 00 00 	restore 

a001a154 <RexPmVideoFlowingHandler.lto_priv.220>:
a001a154:	9d e3 bf e0 	save  %sp, -32, %sp
a001a158:	80 a6 20 00 	cmp  %i0, 0
a001a15c:	12 80 00 71 	bne  a001a320 <LexLtRetimerCrHandler.lto_priv.254+0x78>
a001a160:	80 a6 20 01 	cmp  %i0, 1
a001a164:	7f ff fc ad 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a168:	90 10 20 01 	mov  1, %o0
a001a16c:	37 28 40 0a 	sethi  %hi(0xa1002800), %i3
a001a170:	c2 06 e3 e4 	ld  [ %i3 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a001a174:	92 10 27 e6 	mov  0x7e6, %o1
a001a178:	d2 20 61 48 	st  %o1, [ %g1 + 0x148 ]
a001a17c:	17 00 00 80 	sethi  %hi(0x20000), %o3
a001a180:	d4 00 60 04 	ld  [ %g1 + 4 ], %o2
a001a184:	98 2a 80 0b 	andn  %o2, %o3, %o4
a001a188:	d8 20 60 04 	st  %o4, [ %g1 + 4 ]
a001a18c:	7f ff fc e5 	call  a0019520 <RexUpdateAUXandDpStreamParams.lto_priv.637>
a001a190:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a001a194:	7f ff f6 ef 	call  a0017d50 <RexProgramALU>
a001a198:	b0 17 61 b0 	or  %i5, 0x1b0, %i0	! a10029b0 <rexPmInitContext.lto_priv.605>
a001a19c:	7f ff f6 ab 	call  a0017c48 <SendVideoToMonitor>
a001a1a0:	01 00 00 00 	nop 
a001a1a4:	1b 28 40 1d 	sethi  %hi(0xa1007400), %o5
a001a1a8:	b8 13 61 88 	or  %o5, 0x188, %i4	! a1007588 <rexPmContext.lto_priv.348>
a001a1ac:	7f ff 9c 45 	call  a00012c0 <TIMING_TimerStart>
a001a1b0:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a001a1b4:	c2 0e 21 f6 	ldub  [ %i0 + 0x1f6 ], %g1
a001a1b8:	80 a0 60 00 	cmp  %g1, 0
a001a1bc:	32 80 00 10 	bne,a   a001a1fc <LexLtWaitRetrainHandler.lto_priv.252>
a001a1c0:	c2 0f 20 28 	ldub  [ %i4 + 0x28 ], %g1
a001a1c4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a1c8:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001a1cc:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a001a1d0:	80 a0 60 00 	cmp  %g1, 0
a001a1d4:	32 80 00 0a 	bne,a   a001a1fc <LexLtWaitRetrainHandler.lto_priv.252>
a001a1d8:	c2 0f 20 28 	ldub  [ %i4 + 0x28 ], %g1
a001a1dc:	c2 06 e3 e4 	ld  [ %i3 + 0x3e4 ], %g1
a001a1e0:	de 0e 21 f7 	ldub  [ %i0 + 0x1f7 ], %o7
a001a1e4:	c6 00 60 9c 	ld  [ %g1 + 0x9c ], %g3
a001a1e8:	de 28 60 9e 	stb  %o7, [ %g1 + 0x9e ]
a001a1ec:	c4 00 60 9c 	ld  [ %g1 + 0x9c ], %g2
a001a1f0:	86 08 bf fe 	and  %g2, -2, %g3
a001a1f4:	c6 20 60 9c 	st  %g3, [ %g1 + 0x9c ]
a001a1f8:	c2 0f 20 28 	ldub  [ %i4 + 0x28 ], %g1
a001a1fc:	80 a0 60 00 	cmp  %g1, 0
a001a200:	32 80 00 27 	bne,a   a001a29c <LexLtWaitTps1Handler.lto_priv.253+0x48>
a001a204:	c2 0e 21 e7 	ldub  [ %i0 + 0x1e7 ], %g1
a001a208:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a20c:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001a210:	c2 08 60 03 	ldub  [ %g1 + 3 ], %g1
a001a214:	80 a0 60 00 	cmp  %g1, 0
a001a218:	22 80 00 21 	be,a   a001a29c <LexLtWaitTps1Handler.lto_priv.253+0x48>
a001a21c:	c2 0e 21 e7 	ldub  [ %i0 + 0x1e7 ], %g1
a001a220:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001a224:	c2 08 61 59 	ldub  [ %g1 + 0x159 ], %g1	! a1007159 <mccsReadRequired.lto_priv.610>
a001a228:	80 a0 60 00 	cmp  %g1, 0
a001a22c:	22 80 00 1c 	be,a   a001a29c <LexLtWaitTps1Handler.lto_priv.253+0x48>
a001a230:	c2 0e 21 e7 	ldub  [ %i0 + 0x1e7 ], %g1
a001a234:	c8 07 20 08 	ld  [ %i4 + 8 ], %g4
a001a238:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a001a23c:	80 89 00 01 	btst  %g4, %g1
a001a240:	32 80 00 17 	bne,a   a001a29c <LexLtWaitTps1Handler.lto_priv.253+0x48>
a001a244:	c2 0e 21 e7 	ldub  [ %i0 + 0x1e7 ], %g1
a001a248:	c2 0f 20 1d 	ldub  [ %i4 + 0x1d ], %g1
a001a24c:	80 a0 60 08 	cmp  %g1, 8
a001a250:	02 80 00 12 	be  a001a298 <LexLtWaitTps1Handler.lto_priv.253+0x44>
a001a254:	94 10 22 64 	mov  0x264, %o2
a001a258:	92 10 20 00 	clr  %o1
a001a25c:	c0 2f 20 29 	clrb  [ %i4 + 0x29 ]
a001a260:	11 28 40 09 	sethi  %hi(0xa1002400), %o0
a001a264:	c0 2e 21 e4 	clrb  [ %i0 + 0x1e4 ]
a001a268:	7f ff 98 a8 	call  a0000508 <memset>
a001a26c:	90 12 20 e8 	or  %o0, 0xe8, %o0
a001a270:	15 3e 41 ed 	sethi  %hi(0xf907b400), %o2
a001a274:	f6 0e 21 f2 	ldub  [ %i0 + 0x1f2 ], %i3
a001a278:	92 06 e0 01 	add  %i3, 1, %o1
a001a27c:	90 12 a3 02 	or  %o2, 0x302, %o0
a001a280:	d2 2e 21 f2 	stb  %o1, [ %i0 + 0x1f2 ]
a001a284:	7f ff 9a 50 	call  a0000bc4 <_ilog>
a001a288:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001a28c:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001a290:	7f ff 9c 0c 	call  a00012c0 <TIMING_TimerStart>
a001a294:	d0 00 60 d0 	ld  [ %g1 + 0xd0 ], %o0	! a10024d0 <VideoStartTimer>
a001a298:	c2 0e 21 e7 	ldub  [ %i0 + 0x1e7 ], %g1
a001a29c:	80 a0 60 00 	cmp  %g1, 0
a001a2a0:	22 80 00 0f 	be,a   a001a2dc <LexLtRetimerCrHandler.lto_priv.254+0x34>
a001a2a4:	c2 0e 21 e6 	ldub  [ %i0 + 0x1e6 ], %g1
a001a2a8:	c2 0e 21 ee 	ldub  [ %i0 + 0x1ee ], %g1
a001a2ac:	80 a0 60 00 	cmp  %g1, 0
a001a2b0:	32 80 00 0b 	bne,a   a001a2dc <LexLtRetimerCrHandler.lto_priv.254+0x34>
a001a2b4:	c2 0e 21 e6 	ldub  [ %i0 + 0x1e6 ], %g1
a001a2b8:	17 3e 01 ee 	sethi  %hi(0xf807b800), %o3
a001a2bc:	c0 2e 21 e7 	clrb  [ %i0 + 0x1e7 ]
a001a2c0:	7f ff 9a 41 	call  a0000bc4 <_ilog>
a001a2c4:	90 12 e1 02 	or  %o3, 0x102, %o0
a001a2c8:	c2 0f 20 29 	ldub  [ %i4 + 0x29 ], %g1
a001a2cc:	82 00 60 01 	inc  %g1
a001a2d0:	7f ff fa d5 	call  a0018e24 <RexSendMccsCapabilities.lto_priv.636>
a001a2d4:	c2 2f 20 29 	stb  %g1, [ %i4 + 0x29 ]
a001a2d8:	c2 0e 21 e6 	ldub  [ %i0 + 0x1e6 ], %g1
a001a2dc:	80 a0 60 00 	cmp  %g1, 0
a001a2e0:	12 80 00 06 	bne  a001a2f8 <LexLtRetimerCrHandler.lto_priv.254+0x50>
a001a2e4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a2e8:	c2 0f 20 29 	ldub  [ %i4 + 0x29 ], %g1
a001a2ec:	80 a0 60 00 	cmp  %g1, 0
a001a2f0:	02 80 00 72 	be  a001a4b8 <LexLtCheckRetimerLockHandler.lto_priv.255+0x3c>
a001a2f4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a2f8:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001a2fc:	c2 08 60 03 	ldub  [ %g1 + 3 ], %g1
a001a300:	80 a0 60 00 	cmp  %g1, 0
a001a304:	22 80 00 6e 	be,a   a001a4bc <LexLtCheckRetimerLockHandler.lto_priv.255+0x40>
a001a308:	b0 10 00 19 	mov  %i1, %i0
a001a30c:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001a310:	7f ff 9b ec 	call  a00012c0 <TIMING_TimerStart>
a001a314:	d0 00 60 dc 	ld  [ %g1 + 0xdc ], %o0	! a10024dc <NewControlTimer>
a001a318:	81 c7 e0 08 	ret 
a001a31c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a320:	12 80 00 20 	bne  a001a3a0 <LexLtRetimerCrHandler.lto_priv.254+0xf8>
a001a324:	82 0e 20 fd 	and  %i0, 0xfd, %g1
a001a328:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001a32c:	b0 17 61 88 	or  %i5, 0x188, %i0	! a1007588 <rexPmContext.lto_priv.348>
a001a330:	7f ff 9b f2 	call  a00012f8 <TIMING_TimerStop>
a001a334:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
a001a338:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001a33c:	7f ff 9b ef 	call  a00012f8 <TIMING_TimerStop>
a001a340:	d0 00 60 dc 	ld  [ %g1 + 0xdc ], %o0	! a10024dc <NewControlTimer>
a001a344:	7f ff fc 6b 	call  a00194f0 <RexSendBlackVideo.lto_priv.635>
a001a348:	01 00 00 00 	nop 
a001a34c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001a350:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a001a354:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a001a358:	86 08 be ff 	and  %g2, -257, %g3
a001a35c:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a001a360:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a001a364:	90 11 21 00 	or  %g4, 0x100, %o0
a001a368:	d0 20 60 04 	st  %o0, [ %g1 + 4 ]
a001a36c:	7f ff fc 2b 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a370:	90 10 20 00 	clr  %o0
a001a374:	80 a6 60 07 	cmp  %i1, 7
a001a378:	22 80 00 51 	be,a   a001a4bc <LexLtCheckRetimerLockHandler.lto_priv.255+0x40>
a001a37c:	b0 10 00 19 	mov  %i1, %i0
a001a380:	c2 0e 20 0c 	ldub  [ %i0 + 0xc ], %g1
a001a384:	82 08 7f df 	and  %g1, -33, %g1
a001a388:	7f ff f4 0a 	call  a00173b0 <RexSendRexPmStatus.lto_priv.627>
a001a38c:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
a001a390:	7f ff cf 36 	call  a000e068 <MCA_ChannelLinkDn>
a001a394:	90 10 20 01 	mov  1, %o0
a001a398:	81 c7 e0 08 	ret 
a001a39c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a3a0:	80 a0 60 05 	cmp  %g1, 5
a001a3a4:	02 80 00 40 	be  a001a4a4 <LexLtCheckRetimerLockHandler.lto_priv.255+0x28>
a001a3a8:	80 a6 20 15 	cmp  %i0, 0x15
a001a3ac:	02 80 00 3e 	be  a001a4a4 <LexLtCheckRetimerLockHandler.lto_priv.255+0x28>
a001a3b0:	80 a6 20 09 	cmp  %i0, 9
a001a3b4:	02 80 00 3e 	be  a001a4ac <LexLtCheckRetimerLockHandler.lto_priv.255+0x30>
a001a3b8:	80 a6 20 19 	cmp  %i0, 0x19
a001a3bc:	02 80 00 04 	be  a001a3cc <LexLtRetimerCrHandler.lto_priv.254+0x124>
a001a3c0:	80 a6 20 0b 	cmp  %i0, 0xb
a001a3c4:	12 80 00 05 	bne  a001a3d8 <LexLtRetimerCrHandler.lto_priv.254+0x130>
a001a3c8:	80 a6 20 17 	cmp  %i0, 0x17
a001a3cc:	7f ff f1 92 	call  a0016a14 <MonitorIrqHandler.lto_priv.633>
a001a3d0:	b0 10 00 19 	mov  %i1, %i0
a001a3d4:	30 80 00 3a 	b,a   a001a4bc <LexLtCheckRetimerLockHandler.lto_priv.255+0x40>
a001a3d8:	12 80 00 0c 	bne  a001a408 <LexLtRetimerCrHandler.lto_priv.254+0x160>
a001a3dc:	80 a6 20 1a 	cmp  %i0, 0x1a
a001a3e0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001a3e4:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001a3e8:	f6 08 61 f4 	ldub  [ %g1 + 0x1f4 ], %i3
a001a3ec:	b8 0e e0 ff 	and  %i3, 0xff, %i4
a001a3f0:	80 a7 20 04 	cmp  %i4, 4
a001a3f4:	18 80 00 31 	bgu  a001a4b8 <LexLtCheckRetimerLockHandler.lto_priv.255+0x3c>
a001a3f8:	b2 10 20 0c 	mov  0xc, %i1
a001a3fc:	b2 06 e0 01 	add  %i3, 1, %i1
a001a400:	10 80 00 29 	b  a001a4a4 <LexLtCheckRetimerLockHandler.lto_priv.255+0x28>
a001a404:	f2 28 61 f4 	stb  %i1, [ %g1 + 0x1f4 ]
a001a408:	12 80 00 21 	bne  a001a48c <LexLtCheckRetimerLockHandler.lto_priv.255+0x10>
a001a40c:	80 a6 20 1c 	cmp  %i0, 0x1c
a001a410:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a001a414:	b0 17 61 b0 	or  %i5, 0x1b0, %i0	! a10029b0 <rexPmInitContext.lto_priv.605>
a001a418:	c2 0e 21 f3 	ldub  [ %i0 + 0x1f3 ], %g1
a001a41c:	92 08 60 ff 	and  %g1, 0xff, %o1
a001a420:	80 a2 60 18 	cmp  %o1, 0x18
a001a424:	08 80 00 0f 	bleu  a001a460 <LexLtRetimerCrHandler.lto_priv.254+0x1b8>
a001a428:	05 28 40 0a 	sethi  %hi(0xa1002800), %g2
a001a42c:	c2 00 a3 e4 	ld  [ %g2 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a001a430:	d4 00 60 9c 	ld  [ %g1 + 0x9c ], %o2
a001a434:	96 12 a0 01 	or  %o2, 1, %o3
a001a438:	d6 20 60 9c 	st  %o3, [ %g1 + 0x9c ]
a001a43c:	1f 3e 41 ee 	sethi  %hi(0xf907b800), %o7
a001a440:	d8 00 61 48 	ld  [ %g1 + 0x148 ], %o4
a001a444:	9a 0b 3f 9f 	and  %o4, -97, %o5
a001a448:	da 20 61 48 	st  %o5, [ %g1 + 0x148 ]
a001a44c:	90 13 e3 05 	or  %o7, 0x305, %o0
a001a450:	7f ff 99 dd 	call  a0000bc4 <_ilog>
a001a454:	01 00 00 00 	nop 
a001a458:	10 80 00 18 	b  a001a4b8 <LexLtCheckRetimerLockHandler.lto_priv.255+0x3c>
a001a45c:	c0 2e 21 f3 	clrb  [ %i0 + 0x1f3 ]
a001a460:	82 00 60 01 	inc  %g1
a001a464:	c2 2e 21 f3 	stb  %g1, [ %i0 + 0x1f3 ]
a001a468:	c2 00 a3 e4 	ld  [ %g2 + 0x3e4 ], %g1
a001a46c:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
a001a470:	88 08 fe ff 	and  %g3, -257, %g4
a001a474:	c8 20 60 04 	st  %g4, [ %g1 + 4 ]
a001a478:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001a47c:	92 12 21 00 	or  %o0, 0x100, %o1
a001a480:	d2 20 60 04 	st  %o1, [ %g1 + 4 ]
a001a484:	81 c7 e0 08 	ret 
a001a488:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a48c:	02 80 00 0a 	be  a001a4b4 <LexLtCheckRetimerLockHandler.lto_priv.255+0x38>
a001a490:	80 a6 20 0a 	cmp  %i0, 0xa
a001a494:	22 80 00 09 	be,a   a001a4b8 <LexLtCheckRetimerLockHandler.lto_priv.255+0x3c>
a001a498:	b2 10 20 04 	mov  4, %i1
a001a49c:	40 00 00 8c 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a4a0:	81 e8 00 00 	restore 
a001a4a4:	10 80 00 05 	b  a001a4b8 <LexLtCheckRetimerLockHandler.lto_priv.255+0x3c>
a001a4a8:	b2 10 20 05 	mov  5, %i1
a001a4ac:	10 80 00 03 	b  a001a4b8 <LexLtCheckRetimerLockHandler.lto_priv.255+0x3c>
a001a4b0:	b2 10 20 09 	mov  9, %i1
a001a4b4:	b2 10 20 04 	mov  4, %i1
a001a4b8:	b0 10 00 19 	mov  %i1, %i0
a001a4bc:	81 c7 e0 08 	ret 
a001a4c0:	81 e8 00 00 	restore 

a001a4c4 <RexPmIdlePendingHandler.lto_priv.221>:
a001a4c4:	9d e3 bf e0 	save  %sp, -32, %sp
a001a4c8:	80 a6 20 00 	cmp  %i0, 0
a001a4cc:	12 80 00 13 	bne  a001a518 <LexLtGtpSetupHandler.lto_priv.256+0x10>
a001a4d0:	ba 10 00 19 	mov  %i1, %i5
a001a4d4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a4d8:	7f ff 9b 7a 	call  a00012c0 <TIMING_TimerStart>
a001a4dc:	d0 00 61 88 	ld  [ %g1 + 0x188 ], %o0	! a1007588 <rexPmContext.lto_priv.348>
a001a4e0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001a4e4:	c2 00 62 c4 	ld  [ %g1 + 0x2c4 ], %g1	! a1002ec4 <hpd.lto_priv.623>
a001a4e8:	c4 00 60 1c 	ld  [ %g1 + 0x1c ], %g2
a001a4ec:	80 88 a0 02 	btst  2, %g2
a001a4f0:	02 80 00 06 	be  a001a508 <LexLtGtpSetupHandler.lto_priv.256>
a001a4f4:	01 00 00 00 	nop 
a001a4f8:	c2 00 60 1c 	ld  [ %g1 + 0x1c ], %g1
a001a4fc:	80 88 60 01 	btst  1, %g1
a001a500:	12 80 00 0b 	bne  a001a52c <LexLtGtpSetupHandler.lto_priv.256+0x24>
a001a504:	94 10 20 00 	clr  %o2
a001a508:	7f ff fb c4 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a50c:	90 10 20 00 	clr  %o0
a001a510:	81 c7 e0 08 	ret 
a001a514:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a518:	80 a6 20 16 	cmp  %i0, 0x16
a001a51c:	22 80 00 08 	be,a   a001a53c <LexLtGtpSetupHandler.lto_priv.256+0x34>
a001a520:	ba 10 20 01 	mov  1, %i5
a001a524:	40 00 00 6a 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a528:	81 e8 00 00 	restore 
a001a52c:	92 10 20 02 	mov  2, %o1
a001a530:	7f ff f3 f8 	call  a0017510 <SubmitNativeAuxWrite>
a001a534:	90 10 26 00 	mov  0x600, %o0
a001a538:	30 bf ff f4 	b,a   a001a508 <LexLtGtpSetupHandler.lto_priv.256>
a001a53c:	b0 10 00 1d 	mov  %i5, %i0
a001a540:	81 c7 e0 08 	ret 
a001a544:	81 e8 00 00 	restore 

a001a548 <RexPmDisablePendingHandler.lto_priv.222>:
a001a548:	9d e3 bf e0 	save  %sp, -32, %sp
a001a54c:	80 a6 20 00 	cmp  %i0, 0
a001a550:	12 80 00 13 	bne  a001a59c <RexPmDisablePendingHandler.lto_priv.222+0x54>
a001a554:	ba 10 00 19 	mov  %i1, %i5
a001a558:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a55c:	7f ff 9b 59 	call  a00012c0 <TIMING_TimerStart>
a001a560:	d0 00 61 88 	ld  [ %g1 + 0x188 ], %o0	! a1007588 <rexPmContext.lto_priv.348>
a001a564:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001a568:	c2 00 62 c4 	ld  [ %g1 + 0x2c4 ], %g1	! a1002ec4 <hpd.lto_priv.623>
a001a56c:	c4 00 60 1c 	ld  [ %g1 + 0x1c ], %g2
a001a570:	80 88 a0 02 	btst  2, %g2
a001a574:	02 80 00 06 	be  a001a58c <RexPmDisablePendingHandler.lto_priv.222+0x44>
a001a578:	01 00 00 00 	nop 
a001a57c:	c2 00 60 1c 	ld  [ %g1 + 0x1c ], %g1
a001a580:	80 88 60 01 	btst  1, %g1
a001a584:	12 80 00 16 	bne  a001a5dc <LexLtVsAdvertiseHandler.lto_priv.257+0x8>
a001a588:	94 10 20 00 	clr  %o2
a001a58c:	7f ff fb a3 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a590:	90 10 20 00 	clr  %o0
a001a594:	81 c7 e0 08 	ret 
a001a598:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a59c:	80 a6 20 16 	cmp  %i0, 0x16
a001a5a0:	02 80 00 0d 	be  a001a5d4 <LexLtVsAdvertiseHandler.lto_priv.257>
a001a5a4:	80 a6 20 02 	cmp  %i0, 2
a001a5a8:	12 80 00 09 	bne  a001a5cc <RexPmDisablePendingHandler.lto_priv.222+0x84>
a001a5ac:	01 00 00 00 	nop 
a001a5b0:	7f ff fb 48 	call  a00192d0 <RexPmDpEnabled.lto_priv.634>
a001a5b4:	01 00 00 00 	nop 
a001a5b8:	80 a2 20 00 	cmp  %o0, 0
a001a5bc:	32 80 00 0c 	bne,a   a001a5ec <LexLtVsAdvertiseHandler.lto_priv.257+0x18>
a001a5c0:	ba 10 20 09 	mov  9, %i5
a001a5c4:	81 c7 e0 08 	ret 
a001a5c8:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a5cc:	40 00 00 40 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a5d0:	81 e8 00 00 	restore 
a001a5d4:	10 80 00 06 	b  a001a5ec <LexLtVsAdvertiseHandler.lto_priv.257+0x18>
a001a5d8:	ba 10 20 00 	clr  %i5
a001a5dc:	92 10 20 02 	mov  2, %o1
a001a5e0:	7f ff f3 cc 	call  a0017510 <SubmitNativeAuxWrite>
a001a5e4:	90 10 26 00 	mov  0x600, %o0
a001a5e8:	30 bf ff e9 	b,a   a001a58c <RexPmDisablePendingHandler.lto_priv.222+0x44>
a001a5ec:	b0 10 00 1d 	mov  %i5, %i0
a001a5f0:	81 c7 e0 08 	ret 
a001a5f4:	81 e8 00 00 	restore 

a001a5f8 <RexPmComplianceHandler.lto_priv.223>:
a001a5f8:	9d e3 bf e0 	save  %sp, -32, %sp
a001a5fc:	80 a6 20 00 	cmp  %i0, 0
a001a600:	12 80 00 06 	bne  a001a618 <LexLtWaitTps23Handler.lto_priv.258+0x4>
a001a604:	ba 10 00 19 	mov  %i1, %i5
a001a608:	7f ff fb 84 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a60c:	90 10 20 03 	mov  3, %o0
a001a610:	81 c7 e0 08 	ret 
a001a614:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a618:	80 a6 20 0b 	cmp  %i0, 0xb
a001a61c:	12 80 00 05 	bne  a001a630 <LexLtWaitTps23Handler.lto_priv.258+0x1c>
a001a620:	80 a6 20 12 	cmp  %i0, 0x12
a001a624:	7f ff f0 fc 	call  a0016a14 <MonitorIrqHandler.lto_priv.633>
a001a628:	b0 10 00 1d 	mov  %i5, %i0
a001a62c:	30 80 00 12 	b,a   a001a674 <LexLtCheckGtpFrqHandler.lto_priv.259+0xc>
a001a630:	12 80 00 0c 	bne  a001a660 <LexLtWaitTps23Handler.lto_priv.258+0x4c>
a001a634:	80 a6 20 09 	cmp  %i0, 9
a001a638:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001a63c:	c4 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g2	! a1002be4 <dp_source>
a001a640:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
a001a644:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a001a648:	82 10 c0 01 	or  %g3, %g1, %g1
a001a64c:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
a001a650:	7f ff c0 54 	call  a000a7a0 <DP_SetTrainingPatternSequence>
a001a654:	90 10 20 00 	clr  %o0
a001a658:	81 c7 e0 08 	ret 
a001a65c:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a660:	02 80 00 04 	be  a001a670 <LexLtCheckGtpFrqHandler.lto_priv.259+0x8>
a001a664:	ba 10 20 09 	mov  9, %i5
a001a668:	40 00 00 19 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a66c:	81 e8 00 00 	restore 
a001a670:	b0 10 00 1d 	mov  %i5, %i0
a001a674:	81 c7 e0 08 	ret 
a001a678:	81 e8 00 00 	restore 

a001a67c <RexPmErrorHandler.lto_priv.224>:
a001a67c:	9d e3 bf e0 	save  %sp, -32, %sp
a001a680:	80 a6 20 00 	cmp  %i0, 0
a001a684:	12 80 00 0a 	bne  a001a6ac <LexLtPeAdvertiseHandler.lto_priv.261+0x4>
a001a688:	ba 10 00 19 	mov  %i1, %i5
a001a68c:	7f ff fb 63 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001a690:	90 10 20 02 	mov  2, %o0
a001a694:	7f ff ef bd 	call  a0016588 <RexStepAuxStateMachine>
a001a698:	90 10 20 04 	mov  4, %o0
a001a69c:	7f ff f4 0a 	call  a00176c4 <RexLtStateSendEventWithNoData>
a001a6a0:	90 10 20 03 	mov  3, %o0
a001a6a4:	81 c7 e0 08 	ret 
a001a6a8:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001a6ac:	80 a6 20 09 	cmp  %i0, 9
a001a6b0:	02 80 00 04 	be  a001a6c0 <LexLtPeAdvertiseHandler.lto_priv.261+0x18>
a001a6b4:	ba 10 20 09 	mov  9, %i5
a001a6b8:	40 00 00 05 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001a6bc:	81 e8 00 00 	restore 
a001a6c0:	b0 10 00 1d 	mov  %i5, %i0
a001a6c4:	81 c7 e0 08 	ret 
a001a6c8:	81 e8 00 00 	restore 

a001a6cc <RexPmCommonHandler.lto_priv.646>:
a001a6cc:	9d e3 bf e0 	save  %sp, -32, %sp
a001a6d0:	80 a6 20 03 	cmp  %i0, 3
a001a6d4:	02 80 00 12 	be  a001a71c <RexPmCommonHandler.lto_priv.646+0x50>
a001a6d8:	92 10 00 18 	mov  %i0, %o1
a001a6dc:	80 a6 20 03 	cmp  %i0, 3
a001a6e0:	18 80 00 07 	bgu  a001a6fc <RexPmCommonHandler.lto_priv.646+0x30>
a001a6e4:	80 a6 20 18 	cmp  %i0, 0x18
a001a6e8:	80 a6 20 01 	cmp  %i0, 1
a001a6ec:	08 80 00 1a 	bleu  a001a754 <RexPmCommonHandler.lto_priv.646+0x88>
a001a6f0:	11 3e 81 c6 	sethi  %hi(0xfa071800), %o0
a001a6f4:	10 80 00 16 	b  a001a74c <RexPmCommonHandler.lto_priv.646+0x80>
a001a6f8:	94 10 00 19 	mov  %i1, %o2
a001a6fc:	02 80 00 0f 	be  a001a738 <RexPmCommonHandler.lto_priv.646+0x6c>
a001a700:	80 a6 20 1b 	cmp  %i0, 0x1b
a001a704:	02 80 00 0f 	be  a001a740 <RexPmCommonHandler.lto_priv.646+0x74>
a001a708:	80 a6 20 11 	cmp  %i0, 0x11
a001a70c:	12 80 00 0f 	bne  a001a748 <RexPmCommonHandler.lto_priv.646+0x7c>
a001a710:	11 3e 81 c6 	sethi  %hi(0xfa071800), %o0
a001a714:	10 80 00 04 	b  a001a724 <RexPmCommonHandler.lto_priv.646+0x58>
a001a718:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a71c:	10 80 00 0e 	b  a001a754 <RexPmCommonHandler.lto_priv.646+0x88>
a001a720:	b2 10 20 0a 	mov  0xa, %i1
a001a724:	c4 00 61 90 	ld  [ %g1 + 0x190 ], %g2
a001a728:	03 00 80 00 	sethi  %hi(0x2000000), %g1
a001a72c:	80 88 80 01 	btst  %g2, %g1
a001a730:	12 80 00 09 	bne  a001a754 <RexPmCommonHandler.lto_priv.646+0x88>
a001a734:	01 00 00 00 	nop 
a001a738:	10 80 00 07 	b  a001a754 <RexPmCommonHandler.lto_priv.646+0x88>
a001a73c:	b2 10 20 0c 	mov  0xc, %i1	! c <chip_date>
a001a740:	10 80 00 05 	b  a001a754 <RexPmCommonHandler.lto_priv.646+0x88>
a001a744:	b2 10 20 01 	mov  1, %i1
a001a748:	94 10 00 19 	mov  %i1, %o2
a001a74c:	7f ff 99 1e 	call  a0000bc4 <_ilog>
a001a750:	90 12 22 05 	or  %o0, 0x205, %o0
a001a754:	81 c7 e0 08 	ret 
a001a758:	91 e8 00 19 	restore  %g0, %i1, %o0

a001a75c <RexPmCpuMsgReceivedEventHandler.lto_priv.773>:
a001a75c:	9d e3 bf d0 	save  %sp, -48, %sp
a001a760:	92 10 00 19 	mov  %i1, %o1
a001a764:	80 a6 20 10 	cmp  %i0, 0x10
a001a768:	18 80 00 f1 	bgu  a001ab2c <LexAuxHandleRequest+0x64>
a001a76c:	94 10 00 1a 	mov  %i2, %o2
a001a770:	85 2e 20 02 	sll  %i0, 2, %g2
a001a774:	03 28 00 67 	sethi  %hi(0xa0019c00), %g1
a001a778:	82 10 60 58 	or  %g1, 0x58, %g1	! a0019c58 <LexAdjustLaneXYReadHandler+0x1dc>
a001a77c:	c2 00 40 02 	ld  [ %g1 + %g2 ], %g1
a001a780:	81 c0 40 00 	jmp  %g1
a001a784:	01 00 00 00 	nop 
a001a788:	1f 28 40 0a 	sethi  %hi(0xa1002800), %o7
a001a78c:	90 13 e3 65 	or  %o7, 0x365, %o0	! a1002b65 <rexPmInitContext.lto_priv.605+0x1b5>
a001a790:	7f ff 97 46 	call  a00004a8 <memcpy>
a001a794:	35 28 40 0a 	sethi  %hi(0xa1002800), %i2
a001a798:	82 10 20 01 	mov  1, %g1
a001a79c:	94 10 20 21 	mov  0x21, %o2
a001a7a0:	ba 16 a1 b0 	or  %i2, 0x1b0, %i5
a001a7a4:	c2 2f 61 f5 	stb  %g1, [ %i5 + 0x1f5 ]
a001a7a8:	92 07 61 94 	add  %i5, 0x194, %o1
a001a7ac:	7f ff a2 b6 	call  a0003284 <memeq>
a001a7b0:	90 07 61 b9 	add  %i5, 0x1b9, %o0
a001a7b4:	05 3e 41 d4 	sethi  %hi(0xf9075000), %g2
a001a7b8:	b8 1a 20 01 	xor  %o0, 1, %i4
a001a7bc:	90 10 a2 02 	or  %g2, 0x202, %o0
a001a7c0:	b6 0f 20 ff 	and  %i4, 0xff, %i3
a001a7c4:	7f ff 99 00 	call  a0000bc4 <_ilog>
a001a7c8:	92 10 00 1b 	mov  %i3, %o1
a001a7cc:	80 a6 e0 00 	cmp  %i3, 0
a001a7d0:	02 80 00 07 	be  a001a7ec <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x90>
a001a7d4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a7d8:	94 10 20 21 	mov  0x21, %o2
a001a7dc:	92 07 61 b9 	add  %i5, 0x1b9, %o1
a001a7e0:	7f ff 97 32 	call  a00004a8 <memcpy>
a001a7e4:	90 07 61 94 	add  %i5, 0x194, %o0
a001a7e8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a7ec:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001a7f0:	c8 08 60 08 	ldub  [ %g1 + 8 ], %g4
a001a7f4:	90 0f 20 01 	and  %i4, 1, %o0
a001a7f8:	92 09 3f bf 	and  %g4, -65, %o1
a001a7fc:	87 2a 20 06 	sll  %o0, 6, %g3
a001a800:	15 28 40 08 	sethi  %hi(0xa1002000), %o2
a001a804:	98 12 40 03 	or  %o1, %g3, %o4
a001a808:	d6 02 a1 dc 	ld  [ %o2 + 0x1dc ], %o3
a001a80c:	d8 28 60 08 	stb  %o4, [ %g1 + 8 ]
a001a810:	da 0a e0 05 	ldub  [ %o3 + 5 ], %o5
a001a814:	80 a3 60 00 	cmp  %o5, 0
a001a818:	02 80 00 04 	be  a001a828 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0xcc>
a001a81c:	b8 10 00 01 	mov  %g1, %i4
a001a820:	10 80 00 1a 	b  a001a888 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x12c>
a001a824:	b6 10 20 00 	clr  %i3
a001a828:	f0 0f 61 b5 	ldub  [ %i5 + 0x1b5 ], %i0
a001a82c:	de 0f 61 90 	ldub  [ %i5 + 0x190 ], %o7
a001a830:	f6 0f 61 91 	ldub  [ %i5 + 0x191 ], %i3
a001a834:	f2 0f 61 b6 	ldub  [ %i5 + 0x1b6 ], %i1
a001a838:	82 0e 20 ff 	and  %i0, 0xff, %g1
a001a83c:	82 1b c0 01 	xor  %o7, %g1, %g1
a001a840:	80 a0 00 01 	cmp  %g0, %g1
a001a844:	82 0e 60 ff 	and  %i1, 0xff, %g1
a001a848:	82 1e c0 01 	xor  %i3, %g1, %g1
a001a84c:	b4 40 20 00 	addx  %g0, 0, %i2
a001a850:	80 a0 00 01 	cmp  %g0, %g1
a001a854:	82 40 20 00 	addx  %g0, 0, %g1
a001a858:	84 16 80 01 	or  %i2, %g1, %g2
a001a85c:	11 3e 41 d4 	sethi  %hi(0xf9075000), %o0
a001a860:	b4 08 a0 ff 	and  %g2, 0xff, %i2
a001a864:	b6 10 00 02 	mov  %g2, %i3
a001a868:	92 10 00 1a 	mov  %i2, %o1
a001a86c:	7f ff 98 d6 	call  a0000bc4 <_ilog>
a001a870:	90 12 23 02 	or  %o0, 0x302, %o0
a001a874:	80 a6 a0 00 	cmp  %i2, 0
a001a878:	22 80 00 04 	be,a   a001a888 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x12c>
a001a87c:	b6 10 20 00 	clr  %i3
a001a880:	f0 2f 61 90 	stb  %i0, [ %i5 + 0x190 ]
a001a884:	f2 2f 61 91 	stb  %i1, [ %i5 + 0x191 ]
a001a888:	ba 0e e0 01 	and  %i3, 1, %i5
a001a88c:	c6 0f 20 08 	ldub  [ %i4 + 8 ], %g3
a001a890:	83 2f 60 05 	sll  %i5, 5, %g1
a001a894:	88 08 ff df 	and  %g3, -33, %g4
a001a898:	92 11 00 01 	or  %g4, %g1, %o1
a001a89c:	90 10 20 02 	mov  2, %o0
a001a8a0:	d2 2f 20 08 	stb  %o1, [ %i4 + 8 ]
a001a8a4:	7f ff b0 bc 	call  a0006b94 <CPU_COMM_sendSubType>
a001a8a8:	92 10 20 00 	clr  %o1
a001a8ac:	10 80 00 11 	b  a001a8f0 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x194>
a001a8b0:	90 10 20 10 	mov  0x10, %o0
a001a8b4:	7f ff f0 a3 	call  a0016b40 <RexMonitorInfoEventHandler.lto_priv.631>
a001a8b8:	01 00 00 00 	nop 
a001a8bc:	81 c7 e0 08 	ret 
a001a8c0:	81 e8 00 00 	restore 
a001a8c4:	1b 28 40 1d 	sethi  %hi(0xa1007400), %o5
a001a8c8:	7f ff 96 f8 	call  a00004a8 <memcpy>
a001a8cc:	90 13 61 98 	or  %o5, 0x198, %o0	! a1007598 <rexPmContext.lto_priv.348+0x10>
a001a8d0:	7f ff f2 8d 	call  a0017304 <RexLexActiveEventGenerate.lto_priv.630>
a001a8d4:	b0 10 20 15 	mov  0x15, %i0
a001a8d8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a8dc:	c2 00 61 98 	ld  [ %g1 + 0x198 ], %g1	! a1007598 <rexPmContext.lto_priv.348+0x10>
a001a8e0:	83 30 60 1d 	srl  %g1, 0x1d, %g1
a001a8e4:	82 08 60 01 	and  %g1, 1, %g1
a001a8e8:	b2 26 00 01 	sub  %i0, %g1, %i1
a001a8ec:	90 0e 60 ff 	and  %i1, 0xff, %o0
a001a8f0:	7f ff f2 ec 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001a8f4:	01 00 00 00 	nop 
a001a8f8:	81 c7 e0 08 	ret 
a001a8fc:	81 e8 00 00 	restore 
a001a900:	c6 0e 40 00 	ldub  [ %i1 ], %g3
a001a904:	80 a0 00 03 	cmp  %g0, %g3
a001a908:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001a90c:	88 40 20 00 	addx  %g0, 0, %g4
a001a910:	82 10 61 b0 	or  %g1, 0x1b0, %g1
a001a914:	c8 28 61 f6 	stb  %g4, [ %g1 + 0x1f6 ]
a001a918:	80 a0 e0 00 	cmp  %g3, 0
a001a91c:	d2 0e 60 01 	ldub  [ %i1 + 1 ], %o1
a001a920:	d2 28 61 f7 	stb  %o1, [ %g1 + 0x1f7 ]
a001a924:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001a928:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
a001a92c:	c8 00 60 9c 	ld  [ %g1 + 0x9c ], %g4
a001a930:	02 80 00 05 	be  a001a944 <LexLtLinkTrainedHandler.lto_priv.262+0x38>
a001a934:	01 00 00 00 	nop 
a001a938:	d8 00 60 9c 	ld  [ %g1 + 0x9c ], %o4
a001a93c:	10 80 00 05 	b  a001a950 <LexLtLinkTrainedHandler.lto_priv.262+0x44>
a001a940:	96 13 20 01 	or  %o4, 1, %o3
a001a944:	d2 28 60 9e 	stb  %o1, [ %g1 + 0x9e ]
a001a948:	d4 00 60 9c 	ld  [ %g1 + 0x9c ], %o2
a001a94c:	96 0a bf fe 	and  %o2, -2, %o3
a001a950:	d6 20 60 9c 	st  %o3, [ %g1 + 0x9c ]
a001a954:	92 10 20 09 	mov  9, %o1
a001a958:	7f ff b0 8f 	call  a0006b94 <CPU_COMM_sendSubType>
a001a95c:	90 10 20 02 	mov  2, %o0
a001a960:	81 c7 e0 08 	ret 
a001a964:	81 e8 00 00 	restore 
a001a968:	d2 0e 40 00 	ldub  [ %i1 ], %o1
a001a96c:	11 3e 41 e6 	sethi  %hi(0xf9079800), %o0
a001a970:	7f ff 98 95 	call  a0000bc4 <_ilog>
a001a974:	90 12 21 05 	or  %o0, 0x105, %o0	! f9079905 <curr_flash_pos+0x3861cedd>
a001a978:	10 bf ff de 	b  a001a8f0 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x194>
a001a97c:	90 10 20 09 	mov  9, %o0
a001a980:	19 3e 01 ee 	sethi  %hi(0xf807b800), %o4
a001a984:	7f ff 98 90 	call  a0000bc4 <_ilog>
a001a988:	90 13 22 02 	or  %o4, 0x202, %o0	! f807ba02 <curr_flash_pos+0x3761efda>
a001a98c:	81 c7 e0 08 	ret 
a001a990:	81 e8 00 00 	restore 
a001a994:	33 3e 01 cb 	sethi  %hi(0xf8072c00), %i1
a001a998:	7f ff 98 8b 	call  a0000bc4 <_ilog>
a001a99c:	90 16 60 06 	or  %i1, 6, %o0	! f8072c06 <curr_flash_pos+0x376161de>
a001a9a0:	7f ff f9 11 	call  a0018de4 <EndReadVcpTable.lto_priv.629>
a001a9a4:	01 00 00 00 	nop 
a001a9a8:	81 c7 e0 08 	ret 
a001a9ac:	81 e8 00 00 	restore 
a001a9b0:	31 28 40 1c 	sethi  %hi(0xa1007000), %i0
a001a9b4:	7f ff 96 bd 	call  a00004a8 <memcpy>
a001a9b8:	90 16 22 81 	or  %i0, 0x281, %o0	! a1007281 <vcpSetReq+0x1>
a001a9bc:	90 16 22 81 	or  %i0, 0x281, %o0
a001a9c0:	96 10 20 00 	clr  %o3
a001a9c4:	94 10 20 37 	mov  0x37, %o2
a001a9c8:	7f ff 97 ea 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
a001a9cc:	92 10 20 07 	mov  7, %o1
a001a9d0:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001a9d4:	10 80 00 48 	b  a001aaf4 <LexAuxHandleRequest+0x2c>
a001a9d8:	d0 00 60 d8 	ld  [ %g1 + 0xd8 ], %o0	! a10024d8 <ComplianceTimer>
a001a9dc:	19 28 40 1c 	sethi  %hi(0xa1007000), %o4
a001a9e0:	96 10 20 00 	clr  %o3
a001a9e4:	94 10 20 37 	mov  0x37, %o2
a001a9e8:	92 10 20 04 	mov  4, %o1
a001a9ec:	7f ff 97 e1 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
a001a9f0:	90 13 22 a1 	or  %o4, 0x2a1, %o0
a001a9f4:	81 c7 e0 08 	ret 
a001a9f8:	81 e8 00 00 	restore 
a001a9fc:	39 3e 01 cb 	sethi  %hi(0xf8072c00), %i4
a001aa00:	7f ff 98 71 	call  a0000bc4 <_ilog>
a001aa04:	90 17 21 06 	or  %i4, 0x106, %o0	! f8072d06 <curr_flash_pos+0x376162de>
a001aa08:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001aa0c:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001aa10:	fa 08 61 ea 	ldub  [ %g1 + 0x1ea ], %i5
a001aa14:	80 a7 60 00 	cmp  %i5, 0
a001aa18:	02 80 00 0d 	be  a001aa4c <LexLtVsAdvertiseAlgorithm+0xc4>
a001aa1c:	05 28 00 83 	sethi  %hi(0xa0020c00), %g2
a001aa20:	90 10 20 05 	mov  5, %o0
a001aa24:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
a001aa28:	c2 08 61 f1 	ldub  [ %g1 + 0x1f1 ], %g1
a001aa2c:	88 10 e2 90 	or  %g3, 0x290, %g4
a001aa30:	13 3e 01 f0 	sethi  %hi(0xf807c000), %o1
a001aa34:	d0 2f bf f4 	stb  %o0, [ %fp + -12 ]
a001aa38:	90 12 60 02 	or  %o1, 2, %o0
a001aa3c:	c8 27 bf f8 	st  %g4, [ %fp + -8 ]
a001aa40:	7f ff 98 61 	call  a0000bc4 <_ilog>
a001aa44:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
a001aa48:	30 80 00 05 	b,a   a001aa5c <LexLtVsAdvertiseAlgorithm+0xd4>
a001aa4c:	94 10 20 0c 	mov  0xc, %o2
a001aa50:	92 10 a0 38 	or  %g2, 0x38, %o1
a001aa54:	7f ff 96 95 	call  a00004a8 <memcpy>
a001aa58:	90 07 bf f4 	add  %fp, -12, %o0
a001aa5c:	7f ff f2 79 	call  a0017440 <RexSendCpuMessageToLex.lto_priv.609>
a001aa60:	90 07 bf f4 	add  %fp, -12, %o0
a001aa64:	81 c7 e0 08 	ret 
a001aa68:	81 e8 00 00 	restore 
a001aa6c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001aa70:	c0 28 61 b0 	clrb  [ %g1 + 0x1b0 ]	! a10075b0 <rexPmContext.lto_priv.348+0x28>
a001aa74:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001aa78:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001aa7c:	c0 28 61 ee 	clrb  [ %g1 + 0x1ee ]
a001aa80:	d6 08 61 e8 	ldub  [ %g1 + 0x1e8 ], %o3
a001aa84:	80 a2 e0 00 	cmp  %o3, 0
a001aa88:	32 bf ff 8d 	bne,a   a001a8bc <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x160>
a001aa8c:	c0 28 61 e8 	clrb  [ %g1 + 0x1e8 ]
a001aa90:	1b 3e 01 cb 	sethi  %hi(0xf8072c00), %o5
a001aa94:	7f ff 98 4c 	call  a0000bc4 <_ilog>
a001aa98:	90 13 62 06 	or  %o5, 0x206, %o0	! f8072e06 <curr_flash_pos+0x376163de>
a001aa9c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001aaa0:	c0 28 61 59 	clrb  [ %g1 + 0x159 ]	! a1007159 <mccsReadRequired.lto_priv.610>
a001aaa4:	81 c7 e0 08 	ret 
a001aaa8:	81 e8 00 00 	restore 
a001aaac:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001aab0:	94 10 20 01 	mov  1, %o2
a001aab4:	82 10 61 b0 	or  %g1, 0x1b0, %g1
a001aab8:	c0 28 61 ea 	clrb  [ %g1 + 0x1ea ]
a001aabc:	d4 28 61 f1 	stb  %o2, [ %g1 + 0x1f1 ]
a001aac0:	c0 28 61 ee 	clrb  [ %g1 + 0x1ee ]
a001aac4:	81 c7 e0 08 	ret 
a001aac8:	81 e8 00 00 	restore 
a001aacc:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001aad0:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001aad4:	f4 08 61 ec 	ldub  [ %g1 + 0x1ec ], %i2
a001aad8:	80 a6 a0 00 	cmp  %i2, 0
a001aadc:	12 bf ff 78 	bne  a001a8bc <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x160>
a001aae0:	b6 10 20 01 	mov  1, %i3
a001aae4:	c0 28 61 f0 	clrb  [ %g1 + 0x1f0 ]
a001aae8:	f6 28 61 ec 	stb  %i3, [ %g1 + 0x1ec ]
a001aaec:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001aaf0:	d0 00 60 dc 	ld  [ %g1 + 0xdc ], %o0	! a10024dc <NewControlTimer>
a001aaf4:	7f ff 99 f3 	call  a00012c0 <TIMING_TimerStart>
a001aaf8:	01 00 00 00 	nop 
a001aafc:	81 c7 e0 08 	ret 
a001ab00:	81 e8 00 00 	restore 
a001ab04:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001ab08:	9e 10 20 01 	mov  1, %o7
a001ab0c:	de 28 63 9f 	stb  %o7, [ %g1 + 0x39f ]
a001ab10:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001ab14:	7f ff 99 f9 	call  a00012f8 <TIMING_TimerStop>
a001ab18:	d0 00 60 dc 	ld  [ %g1 + 0xdc ], %o0	! a10024dc <NewControlTimer>
a001ab1c:	7f ff f9 66 	call  a00190b4 <SendVcpRequest.lto_priv.628>
a001ab20:	90 10 20 00 	clr  %o0
a001ab24:	81 c7 e0 08 	ret 
a001ab28:	81 e8 00 00 	restore 
a001ab2c:	15 3e 41 c0 	sethi  %hi(0xf9070000), %o2
a001ab30:	92 10 00 18 	mov  %i0, %o1
a001ab34:	7f ff c9 17 	call  a000cf90 <_iassert>
a001ab38:	90 12 a2 07 	or  %o2, 0x207, %o0
a001ab3c:	01 00 00 00 	nop 

a001ab40 <AuxReplyCapHandler.lto_priv.616>:
a001ab40:	9d e3 bf e0 	save  %sp, -32, %sp
a001ab44:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001ab48:	82 08 60 f0 	and  %g1, 0xf0, %g1
a001ab4c:	80 a0 60 00 	cmp  %g1, 0
a001ab50:	12 80 00 29 	bne  a001abf4 <AuxReplyCapHandler.lto_priv.616+0xb4>
a001ab54:	92 10 27 bc 	mov  0x7bc, %o1
a001ab58:	92 06 60 01 	add  %i1, 1, %o1
a001ab5c:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
a001ab60:	94 10 20 10 	mov  0x10, %o2
a001ab64:	7f ff 96 51 	call  a00004a8 <memcpy>
a001ab68:	90 17 61 b0 	or  %i5, 0x1b0, %o0
a001ab6c:	b0 17 61 b0 	or  %i5, 0x1b0, %i0
a001ab70:	d2 0e 20 01 	ldub  [ %i0 + 1 ], %o1
a001ab74:	80 a2 60 14 	cmp  %o1, 0x14
a001ab78:	28 80 00 09 	bleu,a   a001ab9c <AuxReplyCapHandler.lto_priv.616+0x5c>
a001ab7c:	d2 0e 20 02 	ldub  [ %i0 + 2 ], %o1
a001ab80:	05 3e 81 c3 	sethi  %hi(0xfa070c00), %g2
a001ab84:	94 10 20 14 	mov  0x14, %o2
a001ab88:	7f ff 98 0f 	call  a0000bc4 <_ilog>
a001ab8c:	90 10 a3 04 	or  %g2, 0x304, %o0
a001ab90:	82 10 20 14 	mov  0x14, %g1
a001ab94:	c2 2e 20 01 	stb  %g1, [ %i0 + 1 ]
a001ab98:	d2 0e 20 02 	ldub  [ %i0 + 2 ], %o1
a001ab9c:	92 8a 60 1f 	andcc  %o1, 0x1f, %o1
a001aba0:	02 80 00 0f 	be  a001abdc <AuxReplyCapHandler.lto_priv.616+0x9c>
a001aba4:	d4 0e 20 01 	ldub  [ %i0 + 1 ], %o2
a001aba8:	80 a2 a0 00 	cmp  %o2, 0
a001abac:	02 80 00 0c 	be  a001abdc <AuxReplyCapHandler.lto_priv.616+0x9c>
a001abb0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001abb4:	d2 08 61 b0 	ldub  [ %g1 + 0x1b0 ], %o1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001abb8:	82 02 7f f0 	add  %o1, -16, %g1
a001abbc:	80 a0 60 04 	cmp  %g1, 4
a001abc0:	18 80 00 12 	bgu  a001ac08 <AuxReplyCapHandler.lto_priv.616+0xc8>
a001abc4:	07 3e 81 c4 	sethi  %hi(0xfa071000), %g3
a001abc8:	82 10 20 01 	mov  1, %g1
a001abcc:	c2 2e 21 dc 	stb  %g1, [ %i0 + 0x1dc ]
a001abd0:	c2 2e 21 f9 	stb  %g1, [ %i0 + 0x1f9 ]
a001abd4:	7f ff f9 68 	call  a0019174 <ReadEdidBlock.lto_priv.626>
a001abd8:	91 e8 20 00 	restore  %g0, 0, %o0
a001abdc:	09 3e c1 c4 	sethi  %hi(0xfb071000), %g4
a001abe0:	96 10 27 b4 	mov  0x7b4, %o3
a001abe4:	7f ff 97 f8 	call  a0000bc4 <_ilog>
a001abe8:	90 11 21 05 	or  %g4, 0x105, %o0
a001abec:	10 80 00 0b 	b  a001ac18 <AuxReplyCapHandler.lto_priv.616+0xd8>
a001abf0:	b0 10 20 0e 	mov  0xe, %i0
a001abf4:	11 3e 41 d1 	sethi  %hi(0xf9074400), %o0
a001abf8:	b0 10 20 09 	mov  9, %i0
a001abfc:	7f ff 97 f2 	call  a0000bc4 <_ilog>
a001ac00:	90 12 22 04 	or  %o0, 0x204, %o0
a001ac04:	30 80 00 05 	b,a   a001ac18 <AuxReplyCapHandler.lto_priv.616+0xd8>
a001ac08:	94 10 27 ae 	mov  0x7ae, %o2
a001ac0c:	7f ff 97 ee 	call  a0000bc4 <_ilog>
a001ac10:	90 10 e2 05 	or  %g3, 0x205, %o0
a001ac14:	b0 10 20 0e 	mov  0xe, %i0
a001ac18:	7f ff f2 22 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001ac1c:	81 e8 00 00 	restore 

a001ac20 <ReadMccsCap.lto_priv.622>:
a001ac20:	9d e3 bf e0 	save  %sp, -32, %sp
a001ac24:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001ac28:	c4 00 60 ec 	ld  [ %g1 + 0xec ], %g2	! a10024ec <mccsCache.lto_priv.226+0x4>
a001ac2c:	c2 08 60 ee 	ldub  [ %g1 + 0xee ], %g1
a001ac30:	11 28 40 1c 	sethi  %hi(0xa1007000), %o0
a001ac34:	88 12 22 70 	or  %o0, 0x270, %g4	! a1007270 <mccsCapReq>
a001ac38:	c2 29 20 04 	stb  %g1, [ %g4 + 4 ]
a001ac3c:	92 10 20 00 	clr  %o1
a001ac40:	c4 29 20 05 	stb  %g2, [ %g4 + 5 ]
a001ac44:	86 10 20 00 	clr  %g3
a001ac48:	c2 09 00 09 	ldub  [ %g4 + %o1 ], %g1
a001ac4c:	82 18 40 03 	xor  %g1, %g3, %g1
a001ac50:	92 02 60 01 	inc  %o1
a001ac54:	80 a2 60 06 	cmp  %o1, 6
a001ac58:	12 bf ff fc 	bne  a001ac48 <ReadMccsCap.lto_priv.622+0x28>
a001ac5c:	86 10 00 01 	mov  %g1, %g3
a001ac60:	c2 29 20 06 	stb  %g1, [ %g4 + 6 ]
a001ac64:	17 28 00 6b 	sethi  %hi(0xa001ac00), %o3
a001ac68:	94 10 20 37 	mov  0x37, %o2
a001ac6c:	96 12 e0 8c 	or  %o3, 0x8c, %o3
a001ac70:	92 10 20 06 	mov  6, %o1
a001ac74:	7f ff 97 3f 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
a001ac78:	90 01 20 01 	add  %g4, 1, %o0
a001ac7c:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001ac80:	f0 00 60 bc 	ld  [ %g1 + 0xbc ], %i0	! a10024bc <MccsReplyTimer>
a001ac84:	7f ff 99 8f 	call  a00012c0 <TIMING_TimerStart>
a001ac88:	81 e8 00 00 	restore 

a001ac8c <MccsReplyHandler.lto_priv.620>:
a001ac8c:	9d e3 bf e0 	save  %sp, -32, %sp
a001ac90:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001ac94:	82 08 60 f0 	and  %g1, 0xf0, %g1
a001ac98:	80 a0 60 00 	cmp  %g1, 0
a001ac9c:	12 80 00 f5 	bne  a001b070 <AUX_DpLexIsrEventHandler+0x350>
a001aca0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001aca4:	7f ff 9f 15 	call  a00028f8 <AUX_DDCCIRequestIsAddressOnly>
a001aca8:	90 10 00 18 	mov  %i0, %o0
a001acac:	80 a2 20 00 	cmp  %o0, 0
a001acb0:	12 80 01 21 	bne  a001b134 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x78>
a001acb4:	01 00 00 00 	nop 
a001acb8:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a001acbc:	82 08 60 b0 	and  %g1, 0xb0, %g1
a001acc0:	80 a0 60 10 	cmp  %g1, 0x10
a001acc4:	12 80 01 1c 	bne  a001b134 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x78>
a001acc8:	37 28 40 1c 	sethi  %hi(0xa1007000), %i3
a001accc:	c2 0e e1 57 	ldub  [ %i3 + 0x157 ], %g1	! a1007157 <ReadReqCounter>
a001acd0:	82 00 60 01 	inc  %g1
a001acd4:	c2 2e e1 57 	stb  %g1, [ %i3 + 0x157 ]
a001acd8:	82 08 60 ff 	and  %g1, 0xff, %g1
a001acdc:	80 a0 60 01 	cmp  %g1, 1
a001ace0:	12 80 00 31 	bne  a001ada4 <AUX_DpLexIsrEventHandler+0x84>
a001ace4:	3b 28 40 09 	sethi  %hi(0xa1002400), %i5
a001ace8:	e2 0e 60 02 	ldub  [ %i1 + 2 ], %l1
a001acec:	b4 0c 60 7f 	and  %l1, 0x7f, %i2
a001acf0:	f4 27 60 e8 	st  %i2, [ %i5 + 0xe8 ]
a001acf4:	94 06 bf fd 	add  %i2, -3, %o2
a001acf8:	80 a2 a0 20 	cmp  %o2, 0x20
a001acfc:	08 80 00 05 	bleu  a001ad10 <MccsReplyHandler.lto_priv.620+0x84>
a001ad00:	b8 17 60 e8 	or  %i5, 0xe8, %i4
a001ad04:	c0 27 60 e8 	clr  [ %i5 + 0xe8 ]
a001ad08:	10 80 00 41 	b  a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001ad0c:	82 10 20 00 	clr  %g1
a001ad10:	c2 0e 60 03 	ldub  [ %i1 + 3 ], %g1
a001ad14:	80 a0 60 e3 	cmp  %g1, 0xe3
a001ad18:	32 bf ff fc 	bne,a   a001ad08 <MccsReplyHandler.lto_priv.620+0x7c>
a001ad1c:	c0 27 60 e8 	clr  [ %i5 + 0xe8 ]
a001ad20:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a001ad24:	f0 0e 60 04 	ldub  [ %i1 + 4 ], %i0
a001ad28:	d0 0e 60 05 	ldub  [ %i1 + 5 ], %o0
a001ad2c:	85 2e 20 08 	sll  %i0, 8, %g2
a001ad30:	86 12 00 02 	or  %o0, %g2, %g3
a001ad34:	80 a0 40 03 	cmp  %g1, %g3
a001ad38:	32 bf ff f4 	bne,a   a001ad08 <MccsReplyHandler.lto_priv.620+0x7c>
a001ad3c:	c0 27 60 e8 	clr  [ %i5 + 0xe8 ]
a001ad40:	82 00 7f fd 	add  %g1, -3, %g1
a001ad44:	82 00 40 1a 	add  %g1, %i2, %g1
a001ad48:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a001ad4c:	82 00 7f ff 	add  %g1, -1, %g1
a001ad50:	c8 07 20 08 	ld  [ %i4 + 8 ], %g4
a001ad54:	80 a1 00 01 	cmp  %g4, %g1
a001ad58:	3a 80 00 2d 	bcc,a   a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001ad5c:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001ad60:	92 06 60 06 	add  %i1, 6, %o1
a001ad64:	80 a6 a0 0e 	cmp  %i2, 0xe
a001ad68:	18 80 00 09 	bgu  a001ad8c <AUX_DpLexIsrEventHandler+0x6c>
a001ad6c:	b2 07 20 0c 	add  %i4, 0xc, %i1
a001ad70:	7f ff 95 ce 	call  a00004a8 <memcpy>
a001ad74:	90 06 40 04 	add  %i1, %g4, %o0
a001ad78:	d4 07 20 08 	ld  [ %i4 + 8 ], %o2
a001ad7c:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001ad80:	82 02 80 01 	add  %o2, %g1, %g1
a001ad84:	10 80 00 20 	b  a001ae04 <AUX_DpLexIsrEventHandler+0xe4>
a001ad88:	82 00 7f fd 	add  %g1, -3, %g1
a001ad8c:	94 10 20 0b 	mov  0xb, %o2
a001ad90:	7f ff 95 c6 	call  a00004a8 <memcpy>
a001ad94:	90 06 40 04 	add  %i1, %g4, %o0
a001ad98:	c2 07 20 08 	ld  [ %i4 + 8 ], %g1
a001ad9c:	10 80 00 1a 	b  a001ae04 <AUX_DpLexIsrEventHandler+0xe4>
a001ada0:	82 00 60 0b 	add  %g1, 0xb, %g1
a001ada4:	80 a0 60 02 	cmp  %g1, 2
a001ada8:	12 80 00 c3 	bne  a001b0b4 <LexSetupHotResetWait+0x1c>
a001adac:	80 a0 60 03 	cmp  %g1, 3
a001adb0:	b8 17 60 e8 	or  %i5, 0xe8, %i4
a001adb4:	c2 07 20 08 	ld  [ %i4 + 8 ], %g1
a001adb8:	c8 07 20 04 	ld  [ %i4 + 4 ], %g4
a001adbc:	92 01 3f ff 	add  %g4, -1, %o1
a001adc0:	80 a0 40 09 	cmp  %g1, %o1
a001adc4:	3a 80 00 12 	bcc,a   a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001adc8:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001adcc:	d6 07 60 e8 	ld  [ %i5 + 0xe8 ], %o3
a001add0:	98 02 ff f1 	add  %o3, -15, %o4
a001add4:	80 a3 20 0f 	cmp  %o4, 0xf
a001add8:	18 80 00 ad 	bgu  a001b08c <AUX_DpLexIsrEventHandler+0x36c>
a001addc:	80 a2 e0 1e 	cmp  %o3, 0x1e
a001ade0:	9e 07 20 0c 	add  %i4, 0xc, %o7
a001ade4:	94 02 ff f2 	add  %o3, -14, %o2
a001ade8:	90 03 c0 01 	add  %o7, %g1, %o0
a001adec:	7f ff 95 af 	call  a00004a8 <memcpy>
a001adf0:	92 06 60 01 	add  %i1, 1, %o1
a001adf4:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001adf8:	e0 07 20 08 	ld  [ %i4 + 8 ], %l0
a001adfc:	82 04 00 01 	add  %l0, %g1, %g1
a001ae00:	82 00 7f f2 	add  %g1, -14, %g1
a001ae04:	c2 27 20 08 	st  %g1, [ %i4 + 8 ]
a001ae08:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001ae0c:	f6 0e e1 57 	ldub  [ %i3 + 0x157 ], %i3
a001ae10:	80 a6 e0 03 	cmp  %i3, 3
a001ae14:	12 80 00 c8 	bne  a001b134 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x78>
a001ae18:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a001ae1c:	c0 2f 21 57 	clrb  [ %i4 + 0x157 ]	! a1007157 <ReadReqCounter>
a001ae20:	13 28 40 0a 	sethi  %hi(0xa1002800), %o1
a001ae24:	80 a0 60 03 	cmp  %g1, 3
a001ae28:	12 80 00 0a 	bne  a001ae50 <AUX_DpLexIsrEventHandler+0x130>
a001ae2c:	b4 12 61 b0 	or  %o1, 0x1b0, %i2
a001ae30:	c0 2e a1 e4 	clrb  [ %i2 + 0x1e4 ]
a001ae34:	b2 17 60 e8 	or  %i5, 0xe8, %i1
a001ae38:	e0 06 60 08 	ld  [ %i1 + 8 ], %l0
a001ae3c:	80 a4 20 3f 	cmp  %l0, 0x3f
a001ae40:	18 80 00 28 	bgu  a001aee0 <AUX_DpLexIsrEventHandler+0x1c0>
a001ae44:	b6 10 20 00 	clr  %i3
a001ae48:	10 80 00 b2 	b  a001b110 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x54>
a001ae4c:	94 10 22 64 	mov  0x264, %o2
a001ae50:	80 a0 60 00 	cmp  %g1, 0
a001ae54:	32 80 00 15 	bne,a   a001aea8 <AUX_DpLexIsrEventHandler+0x188>
a001ae58:	c0 2e a1 e4 	clrb  [ %i2 + 0x1e4 ]
a001ae5c:	fa 0e a1 e4 	ldub  [ %i2 + 0x1e4 ], %i5
a001ae60:	82 0f 60 ff 	and  %i5, 0xff, %g1
a001ae64:	80 a0 60 04 	cmp  %g1, 4
a001ae68:	18 80 00 0b 	bgu  a001ae94 <AUX_DpLexIsrEventHandler+0x174>
a001ae6c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001ae70:	98 07 60 01 	add  %i5, 1, %o4
a001ae74:	1b 3e 41 e8 	sethi  %hi(0xf907a000), %o5
a001ae78:	d8 2e a1 e4 	stb  %o4, [ %i2 + 0x1e4 ]
a001ae7c:	92 0b 20 ff 	and  %o4, 0xff, %o1
a001ae80:	7f ff 97 51 	call  a0000bc4 <_ilog>
a001ae84:	90 13 61 02 	or  %o5, 0x102, %o0
a001ae88:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001ae8c:	10 80 00 09 	b  a001aeb0 <AUX_DpLexIsrEventHandler+0x190>
a001ae90:	f0 00 60 c8 	ld  [ %g1 + 0xc8 ], %i0	! a10024c8 <DDCCIRetryTimer>
a001ae94:	17 3e 01 ea 	sethi  %hi(0xf807a800), %o3
a001ae98:	c0 28 61 b0 	clrb  [ %g1 + 0x1b0 ]
a001ae9c:	7f ff 97 4a 	call  a0000bc4 <_ilog>
a001aea0:	90 12 e3 02 	or  %o3, 0x302, %o0
a001aea4:	30 80 00 a2 	b,a   a001b12c <_I2CD_linkTrainingPllPoll.lto_priv.167+0x70>
a001aea8:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001aeac:	f0 00 60 c0 	ld  [ %g1 + 0xc0 ], %i0	! a10024c0 <MccsRequestTimer>
a001aeb0:	7f ff 99 04 	call  a00012c0 <TIMING_TimerStart>
a001aeb4:	81 e8 00 00 	restore 
a001aeb8:	80 a4 60 63 	cmp  %l1, 0x63
a001aebc:	22 80 00 12 	be,a   a001af04 <AUX_DpLexIsrEventHandler+0x1e4>
a001aec0:	c2 08 60 0e 	ldub  [ %g1 + 0xe ], %g1
a001aec4:	82 06 e0 01 	add  %i3, 1, %g1
a001aec8:	b6 10 00 01 	mov  %g1, %i3
a001aecc:	83 28 60 10 	sll  %g1, 0x10, %g1
a001aed0:	83 30 60 10 	srl  %g1, 0x10, %g1
a001aed4:	80 a4 00 01 	cmp  %l0, %g1
a001aed8:	08 80 00 8e 	bleu  a001b110 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x54>
a001aedc:	94 10 22 64 	mov  0x264, %o2
a001aee0:	83 2e e0 10 	sll  %i3, 0x10, %g1
a001aee4:	83 30 60 10 	srl  %g1, 0x10, %g1
a001aee8:	82 06 40 01 	add  %i1, %g1, %g1
a001aeec:	de 08 60 0c 	ldub  [ %g1 + 0xc ], %o7
a001aef0:	80 a3 e0 76 	cmp  %o7, 0x76
a001aef4:	32 bf ff f5 	bne,a   a001aec8 <AUX_DpLexIsrEventHandler+0x1a8>
a001aef8:	82 06 e0 01 	add  %i3, 1, %g1
a001aefc:	10 bf ff ef 	b  a001aeb8 <AUX_DpLexIsrEventHandler+0x198>
a001af00:	e2 08 60 0d 	ldub  [ %g1 + 0xd ], %l1
a001af04:	80 a0 60 70 	cmp  %g1, 0x70
a001af08:	12 bf ff f0 	bne  a001aec8 <AUX_DpLexIsrEventHandler+0x1a8>
a001af0c:	82 06 e0 01 	add  %i3, 1, %g1
a001af10:	83 2e e0 10 	sll  %i3, 0x10, %g1
a001af14:	83 30 60 10 	srl  %g1, 0x10, %g1
a001af18:	82 06 40 01 	add  %i1, %g1, %g1
a001af1c:	c2 08 60 0c 	ldub  [ %g1 + 0xc ], %g1
a001af20:	80 a0 60 28 	cmp  %g1, 0x28
a001af24:	02 80 00 0a 	be  a001af4c <AUX_DpLexIsrEventHandler+0x22c>
a001af28:	82 06 e0 01 	add  %i3, 1, %g1
a001af2c:	b6 10 00 01 	mov  %g1, %i3
a001af30:	83 28 60 10 	sll  %g1, 0x10, %g1
a001af34:	83 30 60 10 	srl  %g1, 0x10, %g1
a001af38:	80 a4 00 01 	cmp  %l0, %g1
a001af3c:	18 bf ff f6 	bgu  a001af14 <AUX_DpLexIsrEventHandler+0x1f4>
a001af40:	83 2e e0 10 	sll  %i3, 0x10, %g1
a001af44:	10 80 00 73 	b  a001b110 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x54>
a001af48:	94 10 22 64 	mov  0x264, %o2
a001af4c:	b8 10 20 01 	mov  1, %i4
a001af50:	b0 10 20 00 	clr  %i0
a001af54:	23 28 40 1a 	sethi  %hi(0xa1006800), %l1
a001af58:	83 2e e0 10 	sll  %i3, 0x10, %g1
a001af5c:	83 30 60 10 	srl  %g1, 0x10, %g1
a001af60:	84 06 40 01 	add  %i1, %g1, %g2
a001af64:	d0 08 a0 0c 	ldub  [ %g2 + 0xc ], %o0
a001af68:	88 02 3f d8 	add  %o0, -40, %g4
a001af6c:	94 09 20 ff 	and  %g4, 0xff, %o2
a001af70:	80 a2 a0 01 	cmp  %o2, 1
a001af74:	18 80 00 03 	bgu  a001af80 <AUX_DpLexIsrEventHandler+0x260>
a001af78:	86 10 20 01 	mov  1, %g3
a001af7c:	86 10 20 00 	clr  %g3
a001af80:	80 88 e0 ff 	btst  0xff, %g3
a001af84:	02 80 00 1a 	be  a001afec <AUX_DpLexIsrEventHandler+0x2cc>
a001af88:	90 0a 20 ff 	and  %o0, 0xff, %o0
a001af8c:	80 a2 20 20 	cmp  %o0, 0x20
a001af90:	02 80 00 17 	be  a001afec <AUX_DpLexIsrEventHandler+0x2cc>
a001af94:	92 0e 20 ff 	and  %i0, 0xff, %o1
a001af98:	80 a2 60 01 	cmp  %o1, 1
a001af9c:	38 80 00 1d 	bgu,a   a001b010 <AUX_DpLexIsrEventHandler+0x2f0>
a001afa0:	82 06 e0 01 	add  %i3, 1, %g1
a001afa4:	82 06 40 01 	add  %i1, %g1, %g1
a001afa8:	7f ff be 77 	call  a000a984 <vcpToHex>
a001afac:	d2 08 60 0d 	ldub  [ %g1 + 0xd ], %o1
a001afb0:	80 a2 20 0d 	cmp  %o0, 0xd
a001afb4:	02 80 00 0c 	be  a001afe4 <AUX_DpLexIsrEventHandler+0x2c4>
a001afb8:	82 07 20 01 	add  %i4, 1, %g1
a001afbc:	97 2f 20 01 	sll  %i4, 1, %o3
a001afc0:	9a 14 63 5a 	or  %l1, 0x35a, %o5
a001afc4:	b9 2f 20 03 	sll  %i4, 3, %i4
a001afc8:	98 27 00 0b 	sub  %i4, %o3, %o4
a001afcc:	d0 2b 40 0c 	stb  %o0, [ %o5 + %o4 ]
a001afd0:	9e 08 60 ff 	and  %g1, 0xff, %o7
a001afd4:	80 a3 e0 3f 	cmp  %o7, 0x3f
a001afd8:	18 80 00 19 	bgu  a001b03c <AUX_DpLexIsrEventHandler+0x31c>
a001afdc:	94 08 60 ff 	and  %g1, 0xff, %o2
a001afe0:	b8 08 60 ff 	and  %g1, 0xff, %i4
a001afe4:	10 80 00 0a 	b  a001b00c <AUX_DpLexIsrEventHandler+0x2ec>
a001afe8:	b6 06 e0 01 	inc  %i3
a001afec:	80 a2 20 28 	cmp  %o0, 0x28
a001aff0:	12 80 00 04 	bne  a001b000 <AUX_DpLexIsrEventHandler+0x2e0>
a001aff4:	84 1a 20 29 	xor  %o0, 0x29, %g2
a001aff8:	10 80 00 05 	b  a001b00c <AUX_DpLexIsrEventHandler+0x2ec>
a001affc:	b0 06 20 01 	inc  %i0
a001b000:	80 a0 00 02 	cmp  %g0, %g2
a001b004:	82 60 3f ff 	subx  %g0, -1, %g1
a001b008:	b0 26 00 01 	sub  %i0, %g1, %i0
a001b00c:	82 06 e0 01 	add  %i3, 1, %g1
a001b010:	b6 10 00 01 	mov  %g1, %i3
a001b014:	83 28 60 10 	sll  %g1, 0x10, %g1
a001b018:	83 30 60 10 	srl  %g1, 0x10, %g1
a001b01c:	80 a4 00 01 	cmp  %l0, %g1
a001b020:	08 80 00 06 	bleu  a001b038 <AUX_DpLexIsrEventHandler+0x318>
a001b024:	80 8e 20 ff 	btst  0xff, %i0
a001b028:	32 bf ff cd 	bne,a   a001af5c <AUX_DpLexIsrEventHandler+0x23c>
a001b02c:	83 2e e0 10 	sll  %i3, 0x10, %g1
a001b030:	10 80 00 06 	b  a001b048 <AUX_DpLexIsrEventHandler+0x328>
a001b034:	94 0f 20 ff 	and  %i4, 0xff, %o2
a001b038:	94 0f 20 ff 	and  %i4, 0xff, %o2
a001b03c:	80 8e 20 ff 	btst  0xff, %i0
a001b040:	32 80 00 34 	bne,a   a001b110 <_I2CD_linkTrainingPllPoll.lto_priv.167+0x54>
a001b044:	94 10 22 64 	mov  0x264, %o2
a001b048:	03 28 40 09 	sethi  %hi(0xa1002400), %g1
a001b04c:	d2 06 60 08 	ld  [ %i1 + 8 ], %o1
a001b050:	d4 20 60 e4 	st  %o2, [ %g1 + 0xe4 ]
a001b054:	21 3e 81 e6 	sethi  %hi(0xfa079800), %l0
a001b058:	7f ff 96 db 	call  a0000bc4 <_ilog>
a001b05c:	90 14 22 02 	or  %l0, 0x202, %o0	! fa079a02 <curr_flash_pos+0x3961cfda>
a001b060:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b064:	c0 28 61 58 	clrb  [ %g1 + 0x158 ]	! a1007158 <vcpTableIndex>
a001b068:	7f ff f7 54 	call  a0018db8 <ReadVcpTable.lto_priv.625>
a001b06c:	81 e8 00 00 	restore 
a001b070:	31 3e 41 d1 	sethi  %hi(0xf9074400), %i0
a001b074:	c0 28 61 b0 	clrb  [ %g1 + 0x1b0 ]
a001b078:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b07c:	b0 16 22 04 	or  %i0, 0x204, %i0
a001b080:	c0 28 61 59 	clrb  [ %g1 + 0x159 ]
a001b084:	7f ff 96 d0 	call  a0000bc4 <_ilog>
a001b088:	93 e8 2a 0a 	restore  %g0, 0xa0a, %o1
a001b08c:	28 bf ff 60 	bleu,a   a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001b090:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001b094:	9a 07 20 0c 	add  %i4, 0xc, %o5
a001b098:	94 10 20 10 	mov  0x10, %o2
a001b09c:	90 03 40 01 	add  %o5, %g1, %o0
a001b0a0:	7f ff 95 02 	call  a00004a8 <memcpy>
a001b0a4:	92 06 60 01 	add  %i1, 1, %o1
a001b0a8:	c2 07 20 08 	ld  [ %i4 + 8 ], %g1
a001b0ac:	10 bf ff 56 	b  a001ae04 <AUX_DpLexIsrEventHandler+0xe4>
a001b0b0:	82 00 60 10 	add  %g1, 0x10, %g1
a001b0b4:	12 bf ff 56 	bne  a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001b0b8:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001b0bc:	b8 17 60 e8 	or  %i5, 0xe8, %i4
a001b0c0:	c4 07 20 08 	ld  [ %i4 + 8 ], %g2
a001b0c4:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a001b0c8:	82 00 7f ff 	add  %g1, -1, %g1
a001b0cc:	80 a0 80 01 	cmp  %g2, %g1
a001b0d0:	3a bf ff 4f 	bcc,a   a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001b0d4:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001b0d8:	d4 07 60 e8 	ld  [ %i5 + 0xe8 ], %o2
a001b0dc:	80 a2 a0 1e 	cmp  %o2, 0x1e
a001b0e0:	28 bf ff 4b 	bleu,a   a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001b0e4:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001b0e8:	90 07 20 0c 	add  %i4, 0xc, %o0
a001b0ec:	94 02 bf e2 	add  %o2, -30, %o2
a001b0f0:	92 06 60 01 	add  %i1, 1, %o1
a001b0f4:	7f ff 94 ed 	call  a00004a8 <memcpy>
a001b0f8:	90 02 00 02 	add  %o0, %g2, %o0
a001b0fc:	c6 07 20 08 	ld  [ %i4 + 8 ], %g3
a001b100:	c2 07 60 e8 	ld  [ %i5 + 0xe8 ], %g1
a001b104:	82 00 c0 01 	add  %g3, %g1, %g1
a001b108:	10 bf ff 3f 	b  a001ae04 <AUX_DpLexIsrEventHandler+0xe4>
a001b10c:	82 00 7f e2 	add  %g1, -30, %g1
a001b110:	92 10 20 00 	clr  %o1
a001b114:	7f ff 94 fd 	call  a0000508 <memset>
a001b118:	90 17 60 e8 	or  %i5, 0xe8, %o0
a001b11c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b120:	c0 2e a1 e5 	clrb  [ %i2 + 0x1e5 ]
a001b124:	c0 2e a1 e4 	clrb  [ %i2 + 0x1e4 ]
a001b128:	c0 28 61 b0 	clrb  [ %g1 + 0x1b0 ]
a001b12c:	7f ff f7 89 	call  a0018f50 <RexMccsEventHandler.lto_priv.624>
a001b130:	91 e8 20 00 	restore  %g0, 0, %o0
a001b134:	81 c7 e0 08 	ret 
a001b138:	81 e8 00 00 	restore 

a001b13c <RexPmDisabledHandler.lto_priv.212>:
a001b13c:	9d e3 bf e0 	save  %sp, -32, %sp
a001b140:	80 a6 20 00 	cmp  %i0, 0
a001b144:	12 80 00 1e 	bne  a001b1bc <I2CD_DP159RunConfiguration>
a001b148:	ba 10 00 19 	mov  %i1, %i5
a001b14c:	7f ff c3 08 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a001b150:	90 10 20 c0 	mov  0xc0, %o0
a001b154:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001b158:	7f ff 9d e0 	call  a00028d8 <AUX_DisableAuxInterrupts>
a001b15c:	d0 00 62 cc 	ld  [ %g1 + 0x2cc ], %o0	! a1002ecc <auxInterrupts.lto_priv.639>
a001b160:	92 10 22 00 	mov  0x200, %o1
a001b164:	7f ff bb 46 	call  a0009e7c <GPIO_dataWriteRMW>
a001b168:	90 10 20 00 	clr  %o0
a001b16c:	92 10 24 00 	mov  0x400, %o1
a001b170:	7f ff bb 43 	call  a0009e7c <GPIO_dataWriteRMW>
a001b174:	90 10 20 00 	clr  %o0
a001b178:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b17c:	7f ff 98 5f 	call  a00012f8 <TIMING_TimerStop>
a001b180:	d0 00 62 3c 	ld  [ %g1 + 0x23c ], %o0	! a100723c <_DP159.lto_priv.894>
a001b184:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b188:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b18c:	c8 08 60 08 	ldub  [ %g1 + 8 ], %g4
a001b190:	92 09 3f fd 	and  %g4, -3, %o1
a001b194:	7f ff f0 b2 	call  a001745c <RexPmClearContext.lto_priv.647>
a001b198:	d2 28 60 08 	stb  %o1, [ %g1 + 8 ]
a001b19c:	7f ff ec fb 	call  a0016588 <RexStepAuxStateMachine>
a001b1a0:	90 10 20 04 	mov  4, %o0
a001b1a4:	7f ff f8 9d 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001b1a8:	90 10 20 00 	clr  %o0
a001b1ac:	7f ff f1 46 	call  a00176c4 <RexLtStateSendEventWithNoData>
a001b1b0:	90 10 20 03 	mov  3, %o0
a001b1b4:	81 c7 e0 08 	ret 
a001b1b8:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001b1bc:	80 a6 20 01 	cmp  %i0, 1
a001b1c0:	12 80 00 0c 	bne  a001b1f0 <I2CD_DP159RunConfiguration+0x34>
a001b1c4:	80 a6 20 02 	cmp  %i0, 2
a001b1c8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b1cc:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b1d0:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
a001b1d4:	86 08 bf fd 	and  %g2, -3, %g3
a001b1d8:	11 28 00 66 	sethi  %hi(0xa0019800), %o0
a001b1dc:	c6 28 60 08 	stb  %g3, [ %g1 + 8 ]
a001b1e0:	40 00 08 de 	call  a001d558 <I2CD_dp130Enable>
a001b1e4:	90 12 20 14 	or  %o0, 0x14, %o0
a001b1e8:	81 c7 e0 08 	ret 
a001b1ec:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001b1f0:	12 80 00 09 	bne  a001b214 <I2CD_DP159RunConfiguration+0x58>
a001b1f4:	80 a6 20 03 	cmp  %i0, 3
a001b1f8:	7f ff f8 36 	call  a00192d0 <RexPmDpEnabled.lto_priv.634>
a001b1fc:	01 00 00 00 	nop 
a001b200:	80 a2 20 00 	cmp  %o0, 0
a001b204:	32 80 00 08 	bne,a   a001b224 <I2CD_DP159RunConfiguration+0x68>
a001b208:	ba 10 20 01 	mov  1, %i5
a001b20c:	81 c7 e0 08 	ret 
a001b210:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001b214:	22 80 00 05 	be,a   a001b228 <I2CD_DP159RunConfiguration+0x6c>
a001b218:	b0 10 00 1d 	mov  %i5, %i0
a001b21c:	7f ff fd 2c 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001b220:	81 e8 00 00 	restore 
a001b224:	b0 10 00 1d 	mov  %i5, %i0
a001b228:	81 c7 e0 08 	ret 
a001b22c:	81 e8 00 00 	restore 

a001b230 <RexPmIdleHandler.lto_priv.213>:
a001b230:	9d e3 bf e0 	save  %sp, -32, %sp
a001b234:	80 a6 20 00 	cmp  %i0, 0
a001b238:	12 80 00 1d 	bne  a001b2ac <I2CD_setDp159+0x6c>
a001b23c:	80 a6 20 08 	cmp  %i0, 8
a001b240:	7f ff ec d2 	call  a0016588 <RexStepAuxStateMachine>
a001b244:	90 10 20 04 	mov  4, %o0
a001b248:	7f ff f8 74 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001b24c:	90 10 20 00 	clr  %o0
a001b250:	7f ff f1 1d 	call  a00176c4 <RexLtStateSendEventWithNoData>
a001b254:	90 10 20 03 	mov  3, %o0
a001b258:	7f ff f0 81 	call  a001745c <RexPmClearContext.lto_priv.647>
a001b25c:	01 00 00 00 	nop 
a001b260:	7f ff c2 b9 	call  a000bd44 <TOPLEVEL_setPollingMask>
a001b264:	90 10 20 c0 	mov  0xc0, %o0	! c0 <__rexbss_size+0x87>
a001b268:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001b26c:	7f ff 9d 93 	call  a00028b8 <AUX_EnableAuxInterrupts>
a001b270:	d0 00 62 cc 	ld  [ %g1 + 0x2cc ], %o0	! a1002ecc <auxInterrupts.lto_priv.639>
a001b274:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b278:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b27c:	d2 00 60 08 	ld  [ %g1 + 8 ], %o1
a001b280:	15 02 00 00 	sethi  %hi(0x8000000), %o2
a001b284:	80 8a 40 0a 	btst  %o1, %o2
a001b288:	02 80 00 22 	be  a001b310 <setPage.lto_priv.269+0x58>
a001b28c:	01 00 00 00 	nop 
a001b290:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a001b294:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a001b298:	80 8a 00 01 	btst  %o0, %g1
a001b29c:	02 80 00 1d 	be  a001b310 <setPage.lto_priv.269+0x58>
a001b2a0:	01 00 00 00 	nop 
a001b2a4:	10 80 00 1b 	b  a001b310 <setPage.lto_priv.269+0x58>
a001b2a8:	b2 10 20 02 	mov  2, %i1	! 2 <__lex_srodata_size+0x2>
a001b2ac:	12 80 00 08 	bne  a001b2cc <setPage.lto_priv.269+0x14>
a001b2b0:	80 a6 20 0f 	cmp  %i0, 0xf
a001b2b4:	7f ff b0 1b 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a001b2b8:	90 10 20 01 	mov  1, %o0
a001b2bc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b2c0:	d0 00 61 90 	ld  [ %g1 + 0x190 ], %o0	! a1007590 <rexPmContext.lto_priv.348+0x8>
a001b2c4:	10 bf ff f5 	b  a001b298 <I2CD_setDp159+0x58>
a001b2c8:	03 03 00 00 	sethi  %hi(0xc000000), %g1
a001b2cc:	12 80 00 08 	bne  a001b2ec <setPage.lto_priv.269+0x34>
a001b2d0:	80 a6 20 06 	cmp  %i0, 6
a001b2d4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b2d8:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b2dc:	c6 08 60 08 	ldub  [ %g1 + 8 ], %g3
a001b2e0:	88 10 ff 80 	or  %g3, -128, %g4
a001b2e4:	10 80 00 0b 	b  a001b310 <setPage.lto_priv.269+0x58>
a001b2e8:	c8 28 60 08 	stb  %g4, [ %g1 + 8 ]
a001b2ec:	12 80 00 07 	bne  a001b308 <setPage.lto_priv.269+0x50>
a001b2f0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b2f4:	c4 00 61 94 	ld  [ %g1 + 0x194 ], %g2	! a1007594 <rexPmContext.lto_priv.348+0xc>
a001b2f8:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a001b2fc:	80 88 80 01 	btst  %g2, %g1
a001b300:	32 80 00 04 	bne,a   a001b310 <setPage.lto_priv.269+0x58>
a001b304:	b2 10 20 02 	mov  2, %i1
a001b308:	7f ff fc f1 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001b30c:	81 e8 00 00 	restore 
a001b310:	81 c7 e0 08 	ret 
a001b314:	91 e8 00 19 	restore  %g0, %i1, %o0

a001b318 <RexPmMonitorInfoHandler.lto_priv.214>:
a001b318:	9d e3 bf e0 	save  %sp, -32, %sp
a001b31c:	80 a6 20 00 	cmp  %i0, 0
a001b320:	12 80 00 07 	bne  a001b33c <performTransaction+0x8>
a001b324:	ba 10 00 19 	mov  %i1, %i5
a001b328:	7f ff f8 46 	call  a0019440 <RexPowerSetAndSinkCount.lto_priv.638>
a001b32c:	b0 10 00 1d 	mov  %i5, %i0
a001b330:	7f ff f8 3a 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001b334:	90 10 20 00 	clr  %o0
a001b338:	30 80 00 41 	b,a   a001b43c <_I2CD_dp159ReadCompleteHandler+0x14>
a001b33c:	80 a6 20 0c 	cmp  %i0, 0xc
a001b340:	12 80 00 07 	bne  a001b35c <performTransaction+0x28>
a001b344:	80 a6 20 0d 	cmp  %i0, 0xd
a001b348:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b34c:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b350:	c0 28 60 26 	clrb  [ %g1 + 0x26 ]
a001b354:	10 80 00 15 	b  a001b3a8 <_I2CD_dp159WriteCompleteHandler+0x4>
a001b358:	c0 28 60 27 	clrb  [ %g1 + 0x27 ]
a001b35c:	12 80 00 17 	bne  a001b3b8 <_I2CD_dp159WriteCompleteHandler+0x14>
a001b360:	80 a6 20 0e 	cmp  %i0, 0xe
a001b364:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b368:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b36c:	d8 08 60 26 	ldub  [ %g1 + 0x26 ], %o4
a001b370:	9a 0b 20 ff 	and  %o4, 0xff, %o5
a001b374:	80 a3 60 04 	cmp  %o5, 4
a001b378:	18 80 00 04 	bgu  a001b388 <performTransaction+0x54>
a001b37c:	b2 03 20 01 	add  %o4, 1, %i1
a001b380:	10 80 00 2d 	b  a001b434 <_I2CD_dp159ReadCompleteHandler+0xc>
a001b384:	f2 28 60 26 	stb  %i1, [ %g1 + 0x26 ]
a001b388:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001b38c:	c2 08 63 a9 	ldub  [ %g1 + 0x3a9 ], %g1	! a1002ba9 <rexPmInitContext.lto_priv.605+0x1f9>
a001b390:	80 a0 60 00 	cmp  %g1, 0
a001b394:	02 80 00 07 	be  a001b3b0 <_I2CD_dp159WriteCompleteHandler+0xc>
a001b398:	1f 3e 01 f6 	sethi  %hi(0xf807d800), %o7
a001b39c:	31 3e 01 f3 	sethi  %hi(0xf807cc00), %i0
a001b3a0:	7f ff 96 09 	call  a0000bc4 <_ilog>
a001b3a4:	90 16 20 05 	or  %i0, 5, %o0	! f807cc05 <curr_flash_pos+0x376201dd>
a001b3a8:	10 80 00 24 	b  a001b438 <_I2CD_dp159ReadCompleteHandler+0x10>
a001b3ac:	ba 10 20 03 	mov  3, %i5
a001b3b0:	10 80 00 10 	b  a001b3f0 <_I2CD_dp159WriteCompleteHandler+0x4c>
a001b3b4:	90 13 e0 05 	or  %o7, 5, %o0
a001b3b8:	12 80 00 12 	bne  a001b400 <_I2CD_dp159WriteCompleteHandler+0x5c>
a001b3bc:	84 06 3f f9 	add  %i0, -7, %g2
a001b3c0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b3c4:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b3c8:	d0 08 60 27 	ldub  [ %g1 + 0x27 ], %o0
a001b3cc:	92 0a 20 ff 	and  %o0, 0xff, %o1
a001b3d0:	80 a2 60 04 	cmp  %o1, 4
a001b3d4:	18 80 00 04 	bgu  a001b3e4 <_I2CD_dp159WriteCompleteHandler+0x40>
a001b3d8:	96 02 20 01 	add  %o0, 1, %o3
a001b3dc:	10 80 00 16 	b  a001b434 <_I2CD_dp159ReadCompleteHandler+0xc>
a001b3e0:	d6 28 60 27 	stb  %o3, [ %g1 + 0x27 ]
a001b3e4:	c0 28 60 27 	clrb  [ %g1 + 0x27 ]
a001b3e8:	15 3e 01 f3 	sethi  %hi(0xf807cc00), %o2
a001b3ec:	90 12 a1 05 	or  %o2, 0x105, %o0	! f807cd05 <curr_flash_pos+0x376202dd>
a001b3f0:	7f ff 95 f5 	call  a0000bc4 <_ilog>
a001b3f4:	ba 10 20 0c 	mov  0xc, %i5
a001b3f8:	81 c7 e0 08 	ret 
a001b3fc:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001b400:	80 88 a0 fd 	btst  0xfd, %g2
a001b404:	22 80 00 0d 	be,a   a001b438 <_I2CD_dp159ReadCompleteHandler+0x10>
a001b408:	ba 10 20 09 	mov  9, %i5
a001b40c:	80 a6 20 0f 	cmp  %i0, 0xf
a001b410:	12 80 00 07 	bne  a001b42c <_I2CD_dp159ReadCompleteHandler+0x4>
a001b414:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b418:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b41c:	c6 08 60 08 	ldub  [ %g1 + 8 ], %g3
a001b420:	88 10 ff 80 	or  %g3, -128, %g4
a001b424:	10 80 00 05 	b  a001b438 <_I2CD_dp159ReadCompleteHandler+0x10>
a001b428:	c8 28 60 08 	stb  %g4, [ %g1 + 8 ]
a001b42c:	7f ff fc a8 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001b430:	81 e8 00 00 	restore 
a001b434:	ba 10 20 09 	mov  9, %i5
a001b438:	b0 10 00 1d 	mov  %i5, %i0
a001b43c:	81 c7 e0 08 	ret 
a001b440:	81 e8 00 00 	restore 

a001b444 <RexPmLinkTrainingHandler.lto_priv.216>:
a001b444:	9d e3 bf e0 	save  %sp, -32, %sp
a001b448:	80 a6 20 00 	cmp  %i0, 0
a001b44c:	12 80 00 5e 	bne  a001b5c4 <bb_top_dpInitConfigureDpTransceiverLexA7+0x68>
a001b450:	b8 10 00 19 	mov  %i1, %i4
a001b454:	19 28 40 0a 	sethi  %hi(0xa1002800), %o4
a001b458:	b2 13 21 b0 	or  %o4, 0x1b0, %i1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001b45c:	c2 0e 61 f5 	ldub  [ %i1 + 0x1f5 ], %g1
a001b460:	80 a0 60 00 	cmp  %g1, 0
a001b464:	32 80 00 3a 	bne,a   a001b54c <AUX_LexAttemptErrorRecovery.constprop.62+0x50>
a001b468:	c2 0e 61 93 	ldub  [ %i1 + 0x193 ], %g1
a001b46c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001b470:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001b474:	da 08 60 0a 	ldub  [ %g1 + 0xa ], %o5
a001b478:	80 8b 60 ff 	btst  0xff, %o5
a001b47c:	22 80 00 02 	be,a   a001b484 <RexPmLinkTrainingHandler.lto_priv.216+0x40>
a001b480:	da 0e 60 02 	ldub  [ %i1 + 2 ], %o5
a001b484:	de 08 60 0b 	ldub  [ %g1 + 0xb ], %o7
a001b488:	80 8b e0 ff 	btst  0xff, %o7
a001b48c:	22 80 00 02 	be,a   a001b494 <RexPmLinkTrainingHandler.lto_priv.216+0x50>
a001b490:	de 0e 60 01 	ldub  [ %i1 + 1 ], %o7
a001b494:	c2 08 60 07 	ldub  [ %g1 + 7 ], %g1
a001b498:	80 a0 60 01 	cmp  %g1, 1
a001b49c:	12 80 00 05 	bne  a001b4b0 <RexPmLinkTrainingHandler.lto_priv.216+0x6c>
a001b4a0:	80 a0 60 00 	cmp  %g1, 0
a001b4a4:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a001b4a8:	10 80 00 05 	b  a001b4bc <RexPmLinkTrainingHandler.lto_priv.216+0x78>
a001b4ac:	82 10 60 01 	or  %g1, 1, %g1
a001b4b0:	12 80 00 03 	bne  a001b4bc <RexPmLinkTrainingHandler.lto_priv.216+0x78>
a001b4b4:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
a001b4b8:	82 08 60 fe 	and  %g1, 0xfe, %g1
a001b4bc:	82 08 60 ff 	and  %g1, 0xff, %g1
a001b4c0:	80 a0 00 01 	cmp  %g0, %g1
a001b4c4:	82 40 20 00 	addx  %g0, 0, %g1
a001b4c8:	c2 2e 61 93 	stb  %g1, [ %i1 + 0x193 ]
a001b4cc:	88 0b 60 1f 	and  %o5, 0x1f, %g4
a001b4d0:	c2 0e 60 02 	ldub  [ %i1 + 2 ], %g1
a001b4d4:	84 08 60 ff 	and  %g1, 0xff, %g2
a001b4d8:	c8 2e 61 91 	stb  %g4, [ %i1 + 0x191 ]
a001b4dc:	87 30 a0 07 	srl  %g2, 7, %g3
a001b4e0:	82 08 7f e0 	and  %g1, -32, %g1
a001b4e4:	de 2e 61 90 	stb  %o7, [ %i1 + 0x190 ]
a001b4e8:	90 10 40 0d 	or  %g1, %o5, %o0
a001b4ec:	c6 2e 61 92 	stb  %g3, [ %i1 + 0x192 ]
a001b4f0:	94 8b e0 ff 	andcc  %o7, 0xff, %o2
a001b4f4:	de 2e 60 01 	stb  %o7, [ %i1 + 1 ]
a001b4f8:	92 09 20 ff 	and  %g4, 0xff, %o1
a001b4fc:	02 80 00 0d 	be  a001b530 <AUX_LexAttemptErrorRecovery.constprop.62+0x34>
a001b500:	d0 2e 60 02 	stb  %o0, [ %i1 + 2 ]
a001b504:	80 a2 60 00 	cmp  %o1, 0
a001b508:	02 80 00 0a 	be  a001b530 <AUX_LexAttemptErrorRecovery.constprop.62+0x34>
a001b50c:	17 28 00 86 	sethi  %hi(0xa0021800), %o3
a001b510:	94 10 20 21 	mov  0x21, %o2
a001b514:	92 12 e3 96 	or  %o3, 0x396, %o1
a001b518:	7f ff 93 e4 	call  a00004a8 <memcpy>
a001b51c:	90 06 61 94 	add  %i1, 0x194, %o0
a001b520:	7f ff ed a5 	call  a0016bb4 <RexUpdateMvid.lto_priv.621>
a001b524:	01 00 00 00 	nop 
a001b528:	10 80 00 09 	b  a001b54c <AUX_LexAttemptErrorRecovery.constprop.62+0x50>
a001b52c:	c2 0e 61 93 	ldub  [ %i1 + 0x193 ], %g1
a001b530:	96 10 2c 53 	mov  0xc53, %o3
a001b534:	3b 3e c1 c4 	sethi  %hi(0xfb071000), %i5
a001b538:	7f ff 95 a3 	call  a0000bc4 <_ilog>
a001b53c:	90 17 61 05 	or  %i5, 0x105, %o0	! fb071105 <curr_flash_pos+0x3a6146dd>
a001b540:	7f ff ef d8 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001b544:	90 10 20 0e 	mov  0xe, %o0
a001b548:	c2 0e 61 93 	ldub  [ %i1 + 0x193 ], %g1
a001b54c:	80 a0 60 00 	cmp  %g1, 0
a001b550:	02 80 00 0a 	be  a001b578 <bb_top_dpInitConfigureDpTransceiverLexA7+0x1c>
a001b554:	01 00 00 00 	nop 
a001b558:	7f ff d7 8d 	call  a001138c <IDT_CLK_SscControl>
a001b55c:	90 10 20 01 	mov  1, %o0	! 1 <__lex_srodata_size+0x1>
a001b560:	94 10 20 00 	clr  %o2
a001b564:	92 10 20 10 	mov  0x10, %o1
a001b568:	7f ff ef ea 	call  a0017510 <SubmitNativeAuxWrite>
a001b56c:	90 10 21 07 	mov  0x107, %o0
a001b570:	10 80 00 05 	b  a001b584 <bb_top_dpInitConfigureDpTransceiverLexA7+0x28>
a001b574:	d2 0e 61 93 	ldub  [ %i1 + 0x193 ], %o1
a001b578:	7f ff d7 85 	call  a001138c <IDT_CLK_SscControl>
a001b57c:	90 10 20 00 	clr  %o0
a001b580:	d2 0e 61 93 	ldub  [ %i1 + 0x193 ], %o1
a001b584:	31 3e 41 d7 	sethi  %hi(0xf9075c00), %i0
a001b588:	7f ff 95 8f 	call  a0000bc4 <_ilog>
a001b58c:	90 16 22 02 	or  %i0, 0x202, %o0	! f9075e02 <curr_flash_pos+0x386193da>
a001b590:	82 06 61 90 	add  %i1, 0x190, %g1
a001b594:	90 10 20 03 	mov  3, %o0
a001b598:	7f ff f0 4b 	call  a00176c4 <RexLtStateSendEventWithNoData>
a001b59c:	c2 26 61 e0 	st  %g1, [ %i1 + 0x1e0 ]
a001b5a0:	19 28 00 6d 	sethi  %hi(0xa001b400), %o4
a001b5a4:	94 06 61 e0 	add  %i1, 0x1e0, %o2
a001b5a8:	90 13 23 c0 	or  %o4, 0x3c0, %o0
a001b5ac:	7f ff aa 4b 	call  a0005ed8 <CALLBACK_Run>
a001b5b0:	92 10 20 02 	mov  2, %o1
a001b5b4:	7f ff f7 99 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001b5b8:	90 10 20 00 	clr  %o0
a001b5bc:	81 c7 e0 08 	ret 
a001b5c0:	91 e8 00 1c 	restore  %g0, %i4, %o0
a001b5c4:	80 a6 20 09 	cmp  %i0, 9
a001b5c8:	02 80 00 55 	be  a001b71c <bb_top_dpGotSymbolLockA7+0x10>
a001b5cc:	80 a6 20 0e 	cmp  %i0, 0xe
a001b5d0:	12 80 00 11 	bne  a001b614 <bb_top_dpConfigureDpTransceiverLexA7+0x1c>
a001b5d4:	80 a6 20 12 	cmp  %i0, 0x12
a001b5d8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b5dc:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b5e0:	d2 08 60 27 	ldub  [ %g1 + 0x27 ], %o1
a001b5e4:	ba 0a 60 ff 	and  %o1, 0xff, %i5
a001b5e8:	80 a7 60 04 	cmp  %i5, 4
a001b5ec:	18 80 00 04 	bgu  a001b5fc <bb_top_dpConfigureDpTransceiverLexA7+0x4>
a001b5f0:	94 02 60 01 	add  %o1, 1, %o2
a001b5f4:	10 80 00 4a 	b  a001b71c <bb_top_dpGotSymbolLockA7+0x10>
a001b5f8:	d4 28 60 27 	stb  %o2, [ %g1 + 0x27 ]
a001b5fc:	31 3e 01 f3 	sethi  %hi(0xf807cc00), %i0
a001b600:	c0 28 60 27 	clrb  [ %g1 + 0x27 ]
a001b604:	7f ff 95 70 	call  a0000bc4 <_ilog>
a001b608:	90 16 21 05 	or  %i0, 0x105, %o0
a001b60c:	10 80 00 6a 	b  a001b7b4 <SendLinkAndStreamParameters.lto_priv.659+0x18>
a001b610:	b8 10 20 0c 	mov  0xc, %i4
a001b614:	12 80 00 31 	bne  a001b6d8 <bb_top_dpConfigureDpTransceiverLexA7+0xe0>
a001b618:	80 a6 20 13 	cmp  %i0, 0x13
a001b61c:	7f ff f7 7f 	call  a0019418 <RexPmUpdateVideoStatus.lto_priv.632>
a001b620:	90 10 20 03 	mov  3, %o0
a001b624:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001b628:	b0 17 61 88 	or  %i5, 0x188, %i0	! a1007588 <rexPmContext.lto_priv.348>
a001b62c:	c2 06 20 20 	ld  [ %i0 + 0x20 ], %g1
a001b630:	d4 08 40 00 	ldub  [ %g1 ], %o2
a001b634:	d8 08 60 01 	ldub  [ %g1 + 1 ], %o4
a001b638:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001b63c:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
a001b640:	f2 08 61 90 	ldub  [ %g1 + 0x190 ], %i1
a001b644:	9a 0a a0 ff 	and  %o2, 0xff, %o5
a001b648:	80 a3 40 19 	cmp  %o5, %i1
a001b64c:	32 80 00 08 	bne,a   a001b66c <bb_top_dpConfigureDpTransceiverLexA7+0x74>
a001b650:	d2 0e 20 25 	ldub  [ %i0 + 0x25 ], %o1
a001b654:	f8 08 61 91 	ldub  [ %g1 + 0x191 ], %i4
a001b658:	9e 0b 20 ff 	and  %o4, 0xff, %o7
a001b65c:	80 a3 c0 1c 	cmp  %o7, %i4
a001b660:	02 80 00 0e 	be  a001b698 <bb_top_dpConfigureDpTransceiverLexA7+0xa0>
a001b664:	b8 10 20 05 	mov  5, %i4
a001b668:	d2 0e 20 25 	ldub  [ %i0 + 0x25 ], %o1
a001b66c:	80 a2 60 05 	cmp  %o1, 5
a001b670:	12 80 00 47 	bne  a001b78c <bb_top_dpGotSymbolLockA7+0x80>
a001b674:	80 a2 60 04 	cmp  %o1, 4
a001b678:	c6 08 60 02 	ldub  [ %g1 + 2 ], %g3
a001b67c:	88 08 ff e0 	and  %g3, -32, %g4
a001b680:	d4 28 61 90 	stb  %o2, [ %g1 + 0x190 ]
a001b684:	90 11 00 0c 	or  %g4, %o4, %o0
a001b688:	d8 28 61 91 	stb  %o4, [ %g1 + 0x191 ]
a001b68c:	d4 28 60 01 	stb  %o2, [ %g1 + 1 ]
a001b690:	d0 28 60 02 	stb  %o0, [ %g1 + 2 ]
a001b694:	b8 10 20 05 	mov  5, %i4
a001b698:	c0 2e 20 25 	clrb  [ %i0 + 0x25 ]
a001b69c:	c0 2e 20 24 	clrb  [ %i0 + 0x24 ]
a001b6a0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b6a4:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a001b6a8:	80 a0 60 00 	cmp  %g1, 0
a001b6ac:	02 80 00 43 	be  a001b7b8 <SendLinkAndStreamParameters.lto_priv.659+0x1c>
a001b6b0:	b0 10 00 1c 	mov  %i4, %i0
a001b6b4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b6b8:	d6 08 61 9d 	ldub  [ %g1 + 0x19d ], %o3	! a100719d <errorState.lto_priv.347>
a001b6bc:	80 a2 e0 01 	cmp  %o3, 1
a001b6c0:	18 80 00 3e 	bgu  a001b7b8 <SendLinkAndStreamParameters.lto_priv.659+0x1c>
a001b6c4:	01 00 00 00 	nop 
a001b6c8:	7f ff af 09 	call  a00072ec <TEST_PrintTestVariables>
a001b6cc:	c0 28 61 9d 	clrb  [ %g1 + 0x19d ]
a001b6d0:	81 c7 e0 08 	ret 
a001b6d4:	91 e8 00 1c 	restore  %g0, %i4, %o0
a001b6d8:	12 80 00 1c 	bne  a001b748 <bb_top_dpGotSymbolLockA7+0x3c>
a001b6dc:	80 a6 20 0f 	cmp  %i0, 0xf
a001b6e0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b6e4:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a001b6e8:	80 a0 60 00 	cmp  %g1, 0
a001b6ec:	02 80 00 05 	be  a001b700 <bb_top_dpConfigureDpTransceiverLexA7+0x108>
a001b6f0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b6f4:	7f ff af 0b 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a001b6f8:	90 10 20 04 	mov  4, %o0
a001b6fc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b700:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b704:	c8 08 60 24 	ldub  [ %g1 + 0x24 ], %g4
a001b708:	90 09 20 ff 	and  %g4, 0xff, %o0
a001b70c:	80 a2 20 04 	cmp  %o0, 4
a001b710:	18 80 00 05 	bgu  a001b724 <bb_top_dpGotSymbolLockA7+0x18>
a001b714:	92 01 20 01 	add  %g4, 1, %o1
a001b718:	d2 28 60 24 	stb  %o1, [ %g1 + 0x24 ]
a001b71c:	10 80 00 26 	b  a001b7b4 <SendLinkAndStreamParameters.lto_priv.659+0x18>
a001b720:	b8 10 20 09 	mov  9, %i4
a001b724:	17 3e 81 d2 	sethi  %hi(0xfa074800), %o3
a001b728:	c0 28 60 25 	clrb  [ %g1 + 0x25 ]
a001b72c:	94 10 20 00 	clr  %o2
a001b730:	c0 28 60 24 	clrb  [ %g1 + 0x24 ]
a001b734:	92 10 20 00 	clr  %o1
a001b738:	7f ff 95 23 	call  a0000bc4 <_ilog>
a001b73c:	90 12 e1 05 	or  %o3, 0x105, %o0
a001b740:	10 80 00 1d 	b  a001b7b4 <SendLinkAndStreamParameters.lto_priv.659+0x18>
a001b744:	b8 10 20 0c 	mov  0xc, %i4
a001b748:	12 80 00 08 	bne  a001b768 <bb_top_dpGotSymbolLockA7+0x5c>
a001b74c:	80 a6 20 0b 	cmp  %i0, 0xb
a001b750:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b754:	82 10 61 88 	or  %g1, 0x188, %g1	! a1007588 <rexPmContext.lto_priv.348>
a001b758:	c4 08 60 08 	ldub  [ %g1 + 8 ], %g2
a001b75c:	86 10 bf 80 	or  %g2, -128, %g3
a001b760:	10 80 00 15 	b  a001b7b4 <SendLinkAndStreamParameters.lto_priv.659+0x18>
a001b764:	c6 28 60 08 	stb  %g3, [ %g1 + 8 ]
a001b768:	12 80 00 05 	bne  a001b77c <bb_top_dpGotSymbolLockA7+0x70>
a001b76c:	80 a6 20 0a 	cmp  %i0, 0xa
a001b770:	7f ff ec a9 	call  a0016a14 <MonitorIrqHandler.lto_priv.633>
a001b774:	b0 10 00 1c 	mov  %i4, %i0
a001b778:	30 80 00 10 	b,a   a001b7b8 <SendLinkAndStreamParameters.lto_priv.659+0x1c>
a001b77c:	02 80 00 0e 	be  a001b7b4 <SendLinkAndStreamParameters.lto_priv.659+0x18>
a001b780:	b8 10 20 09 	mov  9, %i4
a001b784:	7f ff fb d2 	call  a001a6cc <RexPmCommonHandler.lto_priv.646>
a001b788:	81 e8 00 00 	restore 
a001b78c:	38 bf ff c3 	bgu,a   a001b698 <bb_top_dpConfigureDpTransceiverLexA7+0xa0>
a001b790:	b8 10 20 05 	mov  5, %i4
a001b794:	05 3e 41 f0 	sethi  %hi(0xf907c000), %g2
a001b798:	7f ff 95 0b 	call  a0000bc4 <_ilog>
a001b79c:	90 10 a3 05 	or  %g2, 0x305, %o0	! f907c305 <curr_flash_pos+0x3861f8dd>
a001b7a0:	c2 0e 20 25 	ldub  [ %i0 + 0x25 ], %g1
a001b7a4:	82 00 60 01 	inc  %g1
a001b7a8:	b8 10 20 09 	mov  9, %i4
a001b7ac:	10 bf ff bd 	b  a001b6a0 <bb_top_dpConfigureDpTransceiverLexA7+0xa8>
a001b7b0:	c2 2e 20 25 	stb  %g1, [ %i0 + 0x25 ]
a001b7b4:	b0 10 00 1c 	mov  %i4, %i0
a001b7b8:	81 c7 e0 08 	ret 
a001b7bc:	81 e8 00 00 	restore 

a001b7c0 <RexLtEventCallback.lto_priv.604>:
a001b7c0:	94 10 00 09 	mov  %o1, %o2
a001b7c4:	92 0a 20 ff 	and  %o0, 0xff, %o1
a001b7c8:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a001b7cc:	90 12 21 0c 	or  %o0, 0x10c, %o0	! a100750c <rexTransCtx.lto_priv.662+0x4>
a001b7d0:	82 13 c0 00 	mov  %o7, %g1
a001b7d4:	7f ff a4 09 	call  a00047f8 <UTILSM_PostEvent>
a001b7d8:	9e 10 40 00 	mov  %g1, %o7

a001b7dc <RexLtDisabledHandler.lto_priv.244>:
a001b7dc:	9d e3 bf e0 	save  %sp, -32, %sp
a001b7e0:	82 96 20 00 	orcc  %i0, 0, %g1
a001b7e4:	12 80 00 30 	bne  a001b8a4 <LexPmConfigurationEventHandler.lto_priv.793+0x6c>
a001b7e8:	80 a0 60 02 	cmp  %g1, 2
a001b7ec:	94 10 20 41 	mov  0x41, %o2
a001b7f0:	92 10 20 00 	clr  %o1
a001b7f4:	31 28 40 1b 	sethi  %hi(0xa1006c00), %i0
a001b7f8:	7f ff 93 44 	call  a0000508 <memset>
a001b7fc:	90 16 23 81 	or  %i0, 0x381, %o0	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001b800:	7f ff a2 79 	call  a00041e4 <bb_top_ApplyResetDpSource>
a001b804:	90 10 20 01 	mov  1, %o0
a001b808:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001b80c:	d4 00 63 88 	ld  [ %g1 + 0x388 ], %o2	! a1006388 <bb_top_registers.lto_priv.173>
a001b810:	fa 02 a0 14 	ld  [ %o2 + 0x14 ], %i5
a001b814:	03 00 00 80 	sethi  %hi(0x20000), %g1
a001b818:	82 17 40 01 	or  %i5, %g1, %g1
a001b81c:	c2 22 a0 14 	st  %g1, [ %o2 + 0x14 ]
a001b820:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001b824:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a001b828:	d6 00 61 1c 	ld  [ %g1 + 0x11c ], %o3
a001b82c:	92 12 e0 01 	or  %o3, 1, %o1
a001b830:	d2 20 61 1c 	st  %o1, [ %g1 + 0x11c ]
a001b834:	19 00 00 0c 	sethi  %hi(0x3000), %o4
a001b838:	d0 00 61 34 	ld  [ %g1 + 0x134 ], %o0
a001b83c:	84 12 23 00 	or  %o0, 0x300, %g2
a001b840:	c4 20 61 34 	st  %g2, [ %g1 + 0x134 ]
a001b844:	15 00 00 30 	sethi  %hi(0xc000), %o2
a001b848:	f8 00 61 34 	ld  [ %g1 + 0x134 ], %i4
a001b84c:	86 17 2c 00 	or  %i4, 0xc00, %g3
a001b850:	c6 20 61 34 	st  %g3, [ %g1 + 0x134 ]
a001b854:	c8 00 61 34 	ld  [ %g1 + 0x134 ], %g4
a001b858:	9a 11 00 0c 	or  %g4, %o4, %o5
a001b85c:	da 20 61 34 	st  %o5, [ %g1 + 0x134 ]
a001b860:	f0 00 61 34 	ld  [ %g1 + 0x134 ], %i0
a001b864:	ba 16 00 0a 	or  %i0, %o2, %i5
a001b868:	fa 20 61 34 	st  %i5, [ %g1 + 0x134 ]
a001b86c:	d6 00 61 0c 	ld  [ %g1 + 0x10c ], %o3
a001b870:	92 12 e0 02 	or  %o3, 2, %o1
a001b874:	d2 20 61 0c 	st  %o1, [ %g1 + 0x10c ]
a001b878:	d0 00 61 0c 	ld  [ %g1 + 0x10c ], %o0
a001b87c:	84 12 20 01 	or  %o0, 1, %g2
a001b880:	c4 20 61 0c 	st  %g2, [ %g1 + 0x10c ]
a001b884:	f8 00 61 1c 	ld  [ %g1 + 0x11c ], %i4
a001b888:	86 0f 3f fe 	and  %i4, -2, %g3
a001b88c:	c6 20 61 1c 	st  %g3, [ %g1 + 0x11c ]
a001b890:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b894:	7f ff 96 99 	call  a00012f8 <TIMING_TimerStop>
a001b898:	d0 00 61 08 	ld  [ %g1 + 0x108 ], %o0	! a1007508 <rexTransCtx.lto_priv.662>
a001b89c:	81 c7 e0 08 	ret 
a001b8a0:	91 e8 00 19 	restore  %g0, %i1, %o0
a001b8a4:	12 80 00 60 	bne  a001ba24 <LexAudioMuteTimerHandler.lto_priv.798+0x98>
a001b8a8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b8ac:	c2 00 61 18 	ld  [ %g1 + 0x118 ], %g1	! a1007518 <rexTransCtx.lto_priv.662+0x10>
a001b8b0:	c2 00 40 00 	ld  [ %g1 ], %g1
a001b8b4:	d4 08 60 01 	ldub  [ %g1 + 1 ], %o2
a001b8b8:	d6 08 60 02 	ldub  [ %g1 + 2 ], %o3
a001b8bc:	d2 08 40 00 	ldub  [ %g1 ], %o1
a001b8c0:	c2 08 60 03 	ldub  [ %g1 + 3 ], %g1
a001b8c4:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001b8c8:	b0 17 63 81 	or  %i5, 0x381, %i0	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001b8cc:	c2 2e 20 25 	stb  %g1, [ %i0 + 0x25 ]
a001b8d0:	82 10 20 01 	mov  1, %g1
a001b8d4:	d4 2e 20 22 	stb  %o2, [ %i0 + 0x22 ]
a001b8d8:	11 3e c1 c5 	sethi  %hi(0xfb071400), %o0
a001b8dc:	c2 2e 20 34 	stb  %g1, [ %i0 + 0x34 ]
a001b8e0:	94 0a a0 ff 	and  %o2, 0xff, %o2
a001b8e4:	d6 2e 20 24 	stb  %o3, [ %i0 + 0x24 ]
a001b8e8:	90 12 22 06 	or  %o0, 0x206, %o0
a001b8ec:	96 0a e0 ff 	and  %o3, 0xff, %o3
a001b8f0:	d2 2e 20 21 	stb  %o1, [ %i0 + 0x21 ]
a001b8f4:	7f ff 94 b4 	call  a0000bc4 <_ilog>
a001b8f8:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001b8fc:	7f ff a2 3a 	call  a00041e4 <bb_top_ApplyResetDpSource>
a001b900:	90 10 20 01 	mov  1, %o0
a001b904:	d2 0e 20 22 	ldub  [ %i0 + 0x22 ], %o1
a001b908:	7f ff a5 aa 	call  a0004fb0 <bb_top_dpConfigureDpTransceiverRexA7>
a001b90c:	d0 0e 20 21 	ldub  [ %i0 + 0x21 ], %o0
a001b910:	7f ff a6 6b 	call  a00052bc <bb_top_dpEnableDpSourceA7>
a001b914:	39 28 40 0a 	sethi  %hi(0xa1002800), %i4
a001b918:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001b91c:	c2 00 63 f0 	ld  [ %g1 + 0x3f0 ], %g1	! a1002bf0 <dpstreamConfigPtr>
a001b920:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a001b924:	80 a0 60 00 	cmp  %g1, 0
a001b928:	12 80 00 11 	bne  a001b96c <LexRexActiveEventGenerate.lto_priv.653+0x80>
a001b92c:	c2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %g1
a001b930:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a001b934:	86 10 a1 00 	or  %g2, 0x100, %g3
a001b938:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a001b93c:	15 3c 00 00 	sethi  %hi(0xf0000000), %o2
a001b940:	c8 00 60 9c 	ld  [ %g1 + 0x9c ], %g4
a001b944:	98 11 20 02 	or  %g4, 2, %o4
a001b948:	d8 20 60 9c 	st  %o4, [ %g1 + 0x9c ]
a001b94c:	17 20 00 00 	sethi  %hi(0x80000000), %o3
a001b950:	da 00 60 9c 	ld  [ %g1 + 0x9c ], %o5
a001b954:	9e 13 60 01 	or  %o5, 1, %o7
a001b958:	de 20 60 9c 	st  %o7, [ %g1 + 0x9c ]
a001b95c:	f2 00 60 04 	ld  [ %g1 + 4 ], %i1
a001b960:	ba 2e 40 0a 	andn  %i1, %o2, %i5
a001b964:	92 17 40 0b 	or  %i5, %o3, %o1
a001b968:	d2 20 60 04 	st  %o1, [ %g1 + 4 ]
a001b96c:	7f ff bb 4d 	call  a000a6a0 <DP_SetLaneCount>
a001b970:	d0 0e 20 22 	ldub  [ %i0 + 0x22 ], %o0
a001b974:	7f ff bb 34 	call  a000a644 <DP_SetMainLinkBandwidth>
a001b978:	d0 0e 20 21 	ldub  [ %i0 + 0x21 ], %o0
a001b97c:	7f ff bb 74 	call  a000a74c <DP_SetEnhancedFramingEnable>
a001b980:	d0 0e 20 24 	ldub  [ %i0 + 0x24 ], %o0
a001b984:	d0 07 23 e4 	ld  [ %i4 + 0x3e4 ], %o0
a001b988:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
a001b98c:	05 00 40 00 	sethi  %hi(0x1000000), %g2
a001b990:	82 28 40 02 	andn  %g1, %g2, %g1
a001b994:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
a001b998:	7f ff ee 46 	call  a00172b0 <DP_SourceEnableScrambler>
a001b99c:	90 10 20 00 	clr  %o0
a001b9a0:	c2 07 23 e4 	ld  [ %i4 + 0x3e4 ], %g1
a001b9a4:	f8 00 60 04 	ld  [ %g1 + 4 ], %i4
a001b9a8:	07 00 00 08 	sethi  %hi(0x2000), %g3
a001b9ac:	88 2f 00 03 	andn  %i4, %g3, %g4
a001b9b0:	c8 20 60 04 	st  %g4, [ %g1 + 4 ]
a001b9b4:	1b 00 00 30 	sethi  %hi(0xc000), %o5
a001b9b8:	d8 00 60 04 	ld  [ %g1 + 4 ], %o4
a001b9bc:	b2 2b 00 0d 	andn  %o4, %o5, %i1
a001b9c0:	f2 20 60 04 	st  %i1, [ %g1 + 4 ]
a001b9c4:	94 10 20 00 	clr  %o2
a001b9c8:	92 10 20 01 	mov  1, %o1
a001b9cc:	7f ff ee bc 	call  a00174bc <SubmitNativeAuxRead>
a001b9d0:	90 10 22 00 	mov  0x200, %o0
a001b9d4:	94 10 20 00 	clr  %o2
a001b9d8:	92 10 20 01 	mov  1, %o1
a001b9dc:	7f ff ee b8 	call  a00174bc <SubmitNativeAuxRead>
a001b9e0:	90 10 22 01 	mov  0x201, %o0
a001b9e4:	d4 0e 20 24 	ldub  [ %i0 + 0x24 ], %o2
a001b9e8:	d2 0e 20 22 	ldub  [ %i0 + 0x22 ], %o1
a001b9ec:	7f ff ef 3d 	call  a00176e0 <WriteLinkConfigurationParameters>
a001b9f0:	d0 0e 20 21 	ldub  [ %i0 + 0x21 ], %o0
a001b9f4:	d2 0e 20 22 	ldub  [ %i0 + 0x22 ], %o1
a001b9f8:	7f ff a6 4f 	call  a0005334 <bb_top_dpPreChargeMainLinkA7>
a001b9fc:	90 10 20 01 	mov  1, %o0
a001ba00:	7f ff 92 99 	call  a0000464 <LEON_TimerWaitMicroSec>
a001ba04:	90 10 20 14 	mov  0x14, %o0
a001ba08:	d2 0e 20 22 	ldub  [ %i0 + 0x22 ], %o1
a001ba0c:	90 10 20 00 	clr  %o0
a001ba10:	7f ff a6 49 	call  a0005334 <bb_top_dpPreChargeMainLinkA7>
a001ba14:	b2 10 20 01 	mov  1, %i1
a001ba18:	7f ff f0 32 	call  a0017ae0 <AUX_RexDriveSetupAndReadLaneStatus>
a001ba1c:	b0 10 00 19 	mov  %i1, %i0
a001ba20:	30 80 00 03 	b,a   a001ba2c <LexAudioMuteTimerHandler.lto_priv.798+0xa0>
a001ba24:	40 00 01 3c 	call  a001bf14 <AUX_RexLtCommonHandler>
a001ba28:	81 e8 00 00 	restore 
a001ba2c:	81 c7 e0 08 	ret 
a001ba30:	81 e8 00 00 	restore 

a001ba34 <RexLtClockRecoveryHandler.lto_priv.245>:
a001ba34:	9d e3 bf c8 	save  %sp, -56, %sp
a001ba38:	90 96 20 00 	orcc  %i0, 0, %o0
a001ba3c:	02 80 00 7f 	be  a001bc38 <LexPmIdlePendingHandler.lto_priv.228+0xd8>
a001ba40:	80 a2 20 04 	cmp  %o0, 4
a001ba44:	12 80 00 05 	bne  a001ba58 <DP_Lex_StartRexPowerDownTimer+0x18>
a001ba48:	82 0a 20 fd 	and  %o0, 0xfd, %g1
a001ba4c:	7f ff ef 77 	call  a0017828 <ReadAllLaneStatus>
a001ba50:	b0 10 00 19 	mov  %i1, %i0
a001ba54:	30 80 00 7a 	b,a   a001bc3c <LexPmIdlePendingHandler.lto_priv.228+0xdc>
a001ba58:	80 a0 60 05 	cmp  %g1, 5
a001ba5c:	22 80 00 77 	be,a   a001bc38 <LexPmIdlePendingHandler.lto_priv.228+0xd8>
a001ba60:	b2 10 20 02 	mov  2, %i1
a001ba64:	80 a2 20 06 	cmp  %o0, 6
a001ba68:	12 80 00 71 	bne  a001bc2c <LexPmIdlePendingHandler.lto_priv.228+0xcc>
a001ba6c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001ba70:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001ba74:	d2 08 60 35 	ldub  [ %g1 + 0x35 ], %o1
a001ba78:	80 a2 60 00 	cmp  %o1, 0
a001ba7c:	12 80 00 0a 	bne  a001baa4 <LexPmDisabledHandler.lto_priv.227>
a001ba80:	ba 10 00 01 	mov  %g1, %i5
a001ba84:	c4 08 60 32 	ldub  [ %g1 + 0x32 ], %g2
a001ba88:	80 a0 a0 09 	cmp  %g2, 9
a001ba8c:	38 80 00 07 	bgu,a   a001baa8 <LexPmDisabledHandler.lto_priv.227+0x4>
a001ba90:	d6 0f 60 38 	ldub  [ %i5 + 0x38 ], %o3
a001ba94:	c2 08 60 38 	ldub  [ %g1 + 0x38 ], %g1
a001ba98:	80 a0 60 04 	cmp  %g1, 4
a001ba9c:	08 80 00 5b 	bleu  a001bc08 <LexPmIdlePendingHandler.lto_priv.228+0xa8>
a001baa0:	01 00 00 00 	nop 
a001baa4:	d6 0f 60 38 	ldub  [ %i5 + 0x38 ], %o3
a001baa8:	d4 0f 60 32 	ldub  [ %i5 + 0x32 ], %o2
a001baac:	11 3e c1 cd 	sethi  %hi(0xfb073400), %o0
a001bab0:	7f ff 94 45 	call  a0000bc4 <_ilog>
a001bab4:	90 12 20 05 	or  %o0, 5, %o0	! fb073405 <curr_flash_pos+0x3a6169dd>
a001bab8:	d2 0f 60 21 	ldub  [ %i5 + 0x21 ], %o1
a001babc:	80 a2 60 0a 	cmp  %o1, 0xa
a001bac0:	02 80 00 2a 	be  a001bb68 <LexPmIdlePendingHandler.lto_priv.228+0x8>
a001bac4:	82 10 20 06 	mov  6, %g1
a001bac8:	18 80 00 07 	bgu  a001bae4 <LexPmDisabledHandler.lto_priv.227+0x40>
a001bacc:	80 a2 60 14 	cmp  %o1, 0x14
a001bad0:	80 a2 60 06 	cmp  %o1, 6
a001bad4:	02 80 00 0c 	be  a001bb04 <LexPmDisabledHandler.lto_priv.227+0x60>
a001bad8:	07 3e 01 cd 	sethi  %hi(0xf8073400), %g3
a001badc:	10 80 00 47 	b  a001bbf8 <LexPmIdlePendingHandler.lto_priv.228+0x98>
a001bae0:	1b 3e c1 c5 	sethi  %hi(0xfb071400), %o5
a001bae4:	02 80 00 25 	be  a001bb78 <LexPmIdlePendingHandler.lto_priv.228+0x18>
a001bae8:	80 a2 60 1e 	cmp  %o1, 0x1e
a001baec:	12 80 00 42 	bne  a001bbf4 <LexPmIdlePendingHandler.lto_priv.228+0x94>
a001baf0:	82 10 20 14 	mov  0x14, %g1
a001baf4:	94 10 20 14 	mov  0x14, %o2
a001baf8:	c2 2f 60 21 	stb  %g1, [ %i5 + 0x21 ]
a001bafc:	10 80 00 23 	b  a001bb88 <LexPmIdlePendingHandler.lto_priv.228+0x28>
a001bb00:	92 10 20 1e 	mov  0x1e, %o1
a001bb04:	7f ff 94 30 	call  a0000bc4 <_ilog>
a001bb08:	90 10 e3 05 	or  %g3, 0x305, %o0
a001bb0c:	d2 0f 60 22 	ldub  [ %i5 + 0x22 ], %o1
a001bb10:	80 a2 60 02 	cmp  %o1, 2
a001bb14:	02 80 00 04 	be  a001bb24 <LexPmDisabledHandler.lto_priv.227+0x80>
a001bb18:	80 a2 60 04 	cmp  %o1, 4
a001bb1c:	12 80 00 0e 	bne  a001bb54 <LexPmDisabledHandler.lto_priv.227+0xb0>
a001bb20:	09 3e 01 ce 	sethi  %hi(0xf8073800), %g4
a001bb24:	82 1a 60 04 	xor  %o1, 4, %g1
a001bb28:	80 a0 00 01 	cmp  %g0, %g1
a001bb2c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001bb30:	94 60 3f ff 	subx  %g0, -1, %o2
a001bb34:	c2 08 61 b1 	ldub  [ %g1 + 0x1b1 ], %g1
a001bb38:	96 02 a0 01 	add  %o2, 1, %o3
a001bb3c:	19 3e 81 cd 	sethi  %hi(0xfa073400), %o4
a001bb40:	d6 2f 60 22 	stb  %o3, [ %i5 + 0x22 ]
a001bb44:	94 0a e0 ff 	and  %o3, 0xff, %o2
a001bb48:	c2 2f 60 21 	stb  %g1, [ %i5 + 0x21 ]
a001bb4c:	10 80 00 11 	b  a001bb90 <LexPmIdlePendingHandler.lto_priv.228+0x30>
a001bb50:	90 13 22 05 	or  %o4, 0x205, %o0
a001bb54:	7f ff 94 1c 	call  a0000bc4 <_ilog>
a001bb58:	90 11 20 05 	or  %g4, 5, %o0
a001bb5c:	7f ff ef ec 	call  a0017b0c <TerminateLinkTrainingSequence>
a001bb60:	b0 10 00 19 	mov  %i1, %i0
a001bb64:	30 80 00 36 	b,a   a001bc3c <LexPmIdlePendingHandler.lto_priv.228+0xdc>
a001bb68:	94 10 20 06 	mov  6, %o2
a001bb6c:	c2 2f 60 21 	stb  %g1, [ %i5 + 0x21 ]
a001bb70:	10 80 00 06 	b  a001bb88 <LexPmIdlePendingHandler.lto_priv.228+0x28>
a001bb74:	92 10 20 0a 	mov  0xa, %o1
a001bb78:	82 10 20 0a 	mov  0xa, %g1
a001bb7c:	c2 2f 60 21 	stb  %g1, [ %i5 + 0x21 ]
a001bb80:	94 10 20 0a 	mov  0xa, %o2
a001bb84:	92 10 20 14 	mov  0x14, %o1
a001bb88:	1f 3e 81 cd 	sethi  %hi(0xfa073400), %o7
a001bb8c:	90 13 e1 05 	or  %o7, 0x105, %o0	! fa073505 <curr_flash_pos+0x39616add>
a001bb90:	7f ff 94 0d 	call  a0000bc4 <_ilog>
a001bb94:	b0 10 00 19 	mov  %i1, %i0
a001bb98:	94 10 20 15 	mov  0x15, %o2
a001bb9c:	c0 2f 60 35 	clrb  [ %i5 + 0x35 ]
a001bba0:	92 10 20 00 	clr  %o1
a001bba4:	c0 2f 60 36 	clrb  [ %i5 + 0x36 ]
a001bba8:	90 07 bf eb 	add  %fp, -21, %o0
a001bbac:	c0 2f 60 37 	clrb  [ %i5 + 0x37 ]
a001bbb0:	c0 2f 60 38 	clrb  [ %i5 + 0x38 ]
a001bbb4:	7f ff 92 55 	call  a0000508 <memset>
a001bbb8:	c0 2f 60 32 	clrb  [ %i5 + 0x32 ]
a001bbbc:	82 10 3f 80 	mov  -128, %g1
a001bbc0:	c2 2f bf eb 	stb  %g1, [ %fp + -21 ]
a001bbc4:	82 10 20 01 	mov  1, %g1
a001bbc8:	c2 2f bf ec 	stb  %g1, [ %fp + -20 ]
a001bbcc:	82 10 20 02 	mov  2, %g1
a001bbd0:	92 10 20 00 	clr  %o1
a001bbd4:	c2 2f bf ed 	stb  %g1, [ %fp + -19 ]
a001bbd8:	90 07 bf eb 	add  %fp, -21, %o0
a001bbdc:	82 10 20 05 	mov  5, %g1
a001bbe0:	7f ff ea 71 	call  a00165a4 <AUX_RexEnqueueLocalRequest>
a001bbe4:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a001bbe8:	7f ff ef 9d 	call  a0017a5c <AUX_RexStartCR>
a001bbec:	01 00 00 00 	nop 
a001bbf0:	30 80 00 13 	b,a   a001bc3c <LexPmIdlePendingHandler.lto_priv.228+0xdc>
a001bbf4:	1b 3e c1 c5 	sethi  %hi(0xfb071400), %o5
a001bbf8:	d6 0f 60 23 	ldub  [ %i5 + 0x23 ], %o3
a001bbfc:	d4 0f 60 22 	ldub  [ %i5 + 0x22 ], %o2
a001bc00:	7f ff c4 e4 	call  a000cf90 <_iassert>
a001bc04:	90 13 60 07 	or  %o5, 7, %o0
a001bc08:	7f ff ef e9 	call  a0017bac <AUX_RexVoltageAndPeSet>
a001bc0c:	31 28 40 1d 	sethi  %hi(0xa1007400), %i0
a001bc10:	d0 06 21 08 	ld  [ %i0 + 0x108 ], %o0	! a1007508 <rexTransCtx.lto_priv.662>
a001bc14:	7f ff 95 c1 	call  a0001318 <TIMING_TimerResetTimeout>
a001bc18:	92 10 20 01 	mov  1, %o1
a001bc1c:	7f ff 95 a9 	call  a00012c0 <TIMING_TimerStart>
a001bc20:	d0 06 21 08 	ld  [ %i0 + 0x108 ], %o0
a001bc24:	81 c7 e0 08 	ret 
a001bc28:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bc2c:	40 00 00 ba 	call  a001bf14 <AUX_RexLtCommonHandler>
a001bc30:	01 00 00 00 	nop 
a001bc34:	b2 10 00 08 	mov  %o0, %i1
a001bc38:	b0 10 00 19 	mov  %i1, %i0
a001bc3c:	81 c7 e0 08 	ret 
a001bc40:	81 e8 00 00 	restore 

a001bc44 <RexLtChannelEqHandler.lto_priv.246>:
a001bc44:	9d e3 bf e0 	save  %sp, -32, %sp
a001bc48:	82 96 20 00 	orcc  %i0, 0, %g1
a001bc4c:	12 80 00 16 	bne  a001bca4 <LexPmIdleHandler.lto_priv.229+0x54>
a001bc50:	80 a0 60 04 	cmp  %g1, 4
a001bc54:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001bc58:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001bc5c:	c0 28 60 3a 	clrb  [ %g1 + 0x3a ]
a001bc60:	b0 10 00 01 	mov  %g1, %i0
a001bc64:	f8 08 60 21 	ldub  [ %g1 + 0x21 ], %i4
a001bc68:	ba 07 3f fa 	add  %i4, -6, %i5
a001bc6c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a001bc70:	80 8f 60 fb 	btst  0xfb, %i5
a001bc74:	02 80 00 64 	be  a001be04 <LexPmLinkTrainingHandler.lto_priv.231+0x64>
a001bc78:	82 10 61 b0 	or  %g1, 0x1b0, %g1
a001bc7c:	92 0f 20 ff 	and  %i4, 0xff, %o1
a001bc80:	80 a2 60 14 	cmp  %o1, 0x14
a001bc84:	12 80 00 5d 	bne  a001bdf8 <LexPmLinkTrainingHandler.lto_priv.231+0x58>
a001bc88:	09 3e 81 c3 	sethi  %hi(0xfa070c00), %g4
a001bc8c:	d4 08 60 02 	ldub  [ %g1 + 2 ], %o2
a001bc90:	84 0a a0 40 	and  %o2, 0x40, %g2
a001bc94:	90 10 20 03 	mov  3, %o0
a001bc98:	80 a0 00 02 	cmp  %g0, %g2
a001bc9c:	10 80 00 5b 	b  a001be08 <LexPmLinkTrainingHandler.lto_priv.231+0x68>
a001bca0:	b8 42 3f ff 	addx  %o0, -1, %i4
a001bca4:	12 80 00 05 	bne  a001bcb8 <LexPmIdleHandler.lto_priv.229+0x68>
a001bca8:	80 a0 60 05 	cmp  %g1, 5
a001bcac:	7f ff ee df 	call  a0017828 <ReadAllLaneStatus>
a001bcb0:	b0 10 00 19 	mov  %i1, %i0
a001bcb4:	30 80 00 73 	b,a   a001be80 <LexPmLinkTrainingHandler.lto_priv.231+0xe0>
a001bcb8:	12 80 00 14 	bne  a001bd08 <LexPmIdleHandler.lto_priv.229+0xb8>
a001bcbc:	80 a0 60 06 	cmp  %g1, 6
a001bcc0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001bcc4:	82 10 63 81 	or  %g1, 0x381, %g1	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001bcc8:	d2 08 60 3a 	ldub  [ %g1 + 0x3a ], %o1
a001bccc:	9e 0a 60 ff 	and  %o1, 0xff, %o7
a001bcd0:	80 a3 e0 05 	cmp  %o7, 5
a001bcd4:	18 80 00 09 	bgu  a001bcf8 <LexPmIdleHandler.lto_priv.229+0xa8>
a001bcd8:	b6 02 60 01 	add  %o1, 1, %i3
a001bcdc:	7f ff ef b4 	call  a0017bac <AUX_RexVoltageAndPeSet>
a001bce0:	f6 28 60 3a 	stb  %i3, [ %g1 + 0x3a ]
a001bce4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bce8:	d0 00 61 08 	ld  [ %g1 + 0x108 ], %o0	! a1007508 <rexTransCtx.lto_priv.662>
a001bcec:	7f ff 95 75 	call  a00012c0 <TIMING_TimerStart>
a001bcf0:	b0 10 00 19 	mov  %i1, %i0
a001bcf4:	30 80 00 63 	b,a   a001be80 <LexPmLinkTrainingHandler.lto_priv.231+0xe0>
a001bcf8:	7f ff ee 73 	call  a00176c4 <RexLtStateSendEventWithNoData>
a001bcfc:	90 10 20 06 	mov  6, %o0
a001bd00:	81 c7 e0 08 	ret 
a001bd04:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bd08:	12 80 00 38 	bne  a001bde8 <LexPmLinkTrainingHandler.lto_priv.231+0x48>
a001bd0c:	80 a0 60 07 	cmp  %g1, 7
a001bd10:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001bd14:	b0 17 63 81 	or  %i5, 0x381, %i0	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001bd18:	d2 0e 20 22 	ldub  [ %i0 + 0x22 ], %o1
a001bd1c:	80 a2 60 02 	cmp  %o1, 2
a001bd20:	02 80 00 08 	be  a001bd40 <LexPmWaitForRexParamsHandler.lto_priv.230+0x8>
a001bd24:	80 a2 60 04 	cmp  %o1, 4
a001bd28:	02 80 00 06 	be  a001bd40 <LexPmWaitForRexParamsHandler.lto_priv.230+0x8>
a001bd2c:	80 a2 60 01 	cmp  %o1, 1
a001bd30:	32 80 00 24 	bne,a   a001bdc0 <LexPmLinkTrainingHandler.lto_priv.231+0x20>
a001bd34:	82 10 20 01 	mov  1, %g1
a001bd38:	10 80 00 0b 	b  a001bd64 <LexPmWaitForRexParamsHandler.lto_priv.230+0x2c>
a001bd3c:	d2 0e 20 21 	ldub  [ %i0 + 0x21 ], %o1
a001bd40:	82 1a 60 04 	xor  %o1, 4, %g1
a001bd44:	17 3e 81 cd 	sethi  %hi(0xfa073400), %o3
a001bd48:	80 a0 00 01 	cmp  %g0, %g1
a001bd4c:	90 12 e2 05 	or  %o3, 0x205, %o0
a001bd50:	86 60 3f ff 	subx  %g0, -1, %g3
a001bd54:	88 00 e0 01 	add  %g3, 1, %g4
a001bd58:	c8 2e 20 22 	stb  %g4, [ %i0 + 0x22 ]
a001bd5c:	10 80 00 16 	b  a001bdb4 <LexPmLinkTrainingHandler.lto_priv.231+0x14>
a001bd60:	94 09 20 ff 	and  %g4, 0xff, %o2
a001bd64:	80 a2 60 06 	cmp  %o1, 6
a001bd68:	12 80 00 06 	bne  a001bd80 <LexPmWaitForRexParamsHandler.lto_priv.230+0x48>
a001bd6c:	80 a2 60 1e 	cmp  %o1, 0x1e
a001bd70:	7f ff ef 67 	call  a0017b0c <TerminateLinkTrainingSequence>
a001bd74:	01 00 00 00 	nop 
a001bd78:	10 80 00 12 	b  a001bdc0 <LexPmLinkTrainingHandler.lto_priv.231+0x20>
a001bd7c:	82 10 20 00 	clr  %g1	! 0 <__lex_srodata_size>
a001bd80:	02 80 00 09 	be  a001bda4 <LexPmLinkTrainingHandler.lto_priv.231+0x4>
a001bd84:	84 10 20 14 	mov  0x14, %g2
a001bd88:	80 a2 60 14 	cmp  %o1, 0x14
a001bd8c:	02 80 00 06 	be  a001bda4 <LexPmLinkTrainingHandler.lto_priv.231+0x4>
a001bd90:	84 10 20 0a 	mov  0xa, %g2
a001bd94:	82 1a 60 0a 	xor  %o1, 0xa, %g1
a001bd98:	80 a0 00 01 	cmp  %g0, %g1
a001bd9c:	94 40 3f ff 	addx  %g0, -1, %o2
a001bda0:	84 0a a0 06 	and  %o2, 6, %g2
a001bda4:	c4 2e 20 21 	stb  %g2, [ %i0 + 0x21 ]
a001bda8:	11 3e 81 cd 	sethi  %hi(0xfa073400), %o0
a001bdac:	94 08 a0 1e 	and  %g2, 0x1e, %o2
a001bdb0:	90 12 21 05 	or  %o0, 0x105, %o0
a001bdb4:	7f ff 93 84 	call  a0000bc4 <_ilog>
a001bdb8:	01 00 00 00 	nop 
a001bdbc:	82 10 20 01 	mov  1, %g1	! 1 <__lex_srodata_size+0x1>
a001bdc0:	d2 0e 20 21 	ldub  [ %i0 + 0x21 ], %o1
a001bdc4:	80 a2 60 00 	cmp  %o1, 0
a001bdc8:	02 80 00 29 	be  a001be6c <LexPmLinkTrainingHandler.lto_priv.231+0xcc>
a001bdcc:	1b 3e c1 c5 	sethi  %hi(0xfb071400), %o5
a001bdd0:	d8 0e 20 22 	ldub  [ %i0 + 0x22 ], %o4
a001bdd4:	80 a3 20 00 	cmp  %o4, 0
a001bdd8:	12 80 00 1f 	bne  a001be54 <LexPmLinkTrainingHandler.lto_priv.231+0xb4>
a001bddc:	80 88 60 ff 	btst  0xff, %g1
a001bde0:	10 80 00 24 	b  a001be70 <LexPmLinkTrainingHandler.lto_priv.231+0xd0>
a001bde4:	d6 0e 20 23 	ldub  [ %i0 + 0x23 ], %o3
a001bde8:	02 80 00 25 	be  a001be7c <LexPmLinkTrainingHandler.lto_priv.231+0xdc>
a001bdec:	b2 10 20 03 	mov  3, %i1
a001bdf0:	40 00 00 49 	call  a001bf14 <AUX_RexLtCommonHandler>
a001bdf4:	81 e8 00 00 	restore 
a001bdf8:	94 10 24 3e 	mov  0x43e, %o2
a001bdfc:	7f ff c4 65 	call  a000cf90 <_iassert>
a001be00:	90 11 22 07 	or  %g4, 0x207, %o0
a001be04:	b8 10 20 02 	mov  2, %i4
a001be08:	c6 08 60 0e 	ldub  [ %g1 + 0xe ], %g3
a001be0c:	92 08 e0 7f 	and  %g3, 0x7f, %o1
a001be10:	80 a2 60 04 	cmp  %o1, 4
a001be14:	28 80 00 05 	bleu,a   a001be28 <LexPmLinkTrainingHandler.lto_priv.231+0x88>
a001be18:	37 28 40 1d 	sethi  %hi(0xa1007400), %i3
a001be1c:	33 3e 41 d5 	sethi  %hi(0xf9075400), %i1
a001be20:	7f ff c4 5c 	call  a000cf90 <_iassert>
a001be24:	90 16 62 07 	or  %i1, 0x207, %o0	! f9075607 <curr_flash_pos+0x38618bdf>
a001be28:	03 28 00 7d 	sethi  %hi(0xa001f400), %g1
a001be2c:	d0 06 e1 08 	ld  [ %i3 + 0x108 ], %o0
a001be30:	82 10 63 28 	or  %g1, 0x328, %g1
a001be34:	7f ff 95 39 	call  a0001318 <TIMING_TimerResetTimeout>
a001be38:	d2 08 40 09 	ldub  [ %g1 + %o1 ], %o1
a001be3c:	7f ff e9 20 	call  a00162bc <IssueTrainingPatternSetRequest.constprop.58>
a001be40:	90 0f 20 ff 	and  %i4, 0xff, %o0
a001be44:	7f ff e9 00 	call  a0016244 <IssueTrainingLaneXSetRequest.constprop.54>
a001be48:	d0 0e 20 22 	ldub  [ %i0 + 0x22 ], %o0
a001be4c:	10 bf ff a8 	b  a001bcec <LexPmIdleHandler.lto_priv.229+0x9c>
a001be50:	d0 06 e1 08 	ld  [ %i3 + 0x108 ], %o0
a001be54:	02 80 00 0a 	be  a001be7c <LexPmLinkTrainingHandler.lto_priv.231+0xdc>
a001be58:	b2 10 20 00 	clr  %i1
a001be5c:	7f ff ef 00 	call  a0017a5c <AUX_RexStartCR>
a001be60:	b2 10 20 01 	mov  1, %i1
a001be64:	81 c7 e0 08 	ret 
a001be68:	91 e8 00 19 	restore  %g0, %i1, %o0
a001be6c:	d6 0e 20 23 	ldub  [ %i0 + 0x23 ], %o3
a001be70:	d4 0e 20 22 	ldub  [ %i0 + 0x22 ], %o2
a001be74:	7f ff c4 47 	call  a000cf90 <_iassert>
a001be78:	90 13 60 07 	or  %o5, 7, %o0
a001be7c:	b0 10 00 19 	mov  %i1, %i0
a001be80:	81 c7 e0 08 	ret 
a001be84:	81 e8 00 00 	restore 

a001be88 <RexLtLinkTrainedHandler.lto_priv.247>:
a001be88:	9d e3 bf e0 	save  %sp, -32, %sp
a001be8c:	82 96 20 00 	orcc  %i0, 0, %g1
a001be90:	12 80 00 10 	bne  a001bed0 <RexLtLinkTrainedHandler.lto_priv.247+0x48>
a001be94:	80 a0 60 04 	cmp  %g1, 4
a001be98:	15 28 40 1b 	sethi  %hi(0xa1006c00), %o2
a001be9c:	84 12 a3 81 	or  %o2, 0x381, %g2	! a1006f81 <rexTransInitCtx.lto_priv.615>
a001bea0:	92 10 20 12 	mov  0x12, %o1
a001bea4:	94 00 a0 21 	add  %g2, 0x21, %o2
a001bea8:	c0 28 a0 3a 	clrb  [ %g2 + 0x3a ]
a001beac:	11 28 00 5c 	sethi  %hi(0xa0017000), %o0
a001beb0:	7f ff a8 0a 	call  a0005ed8 <CALLBACK_Run>
a001beb4:	90 12 22 e8 	or  %o0, 0x2e8, %o0	! a00172e8 <RexEventCallback.lto_priv.642>
a001beb8:	94 10 20 00 	clr  %o2
a001bebc:	92 10 20 00 	clr  %o1
a001bec0:	7f ff ed 94 	call  a0017510 <SubmitNativeAuxWrite>
a001bec4:	90 10 21 02 	mov  0x102, %o0
a001bec8:	81 c7 e0 08 	ret 
a001becc:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bed0:	12 80 00 05 	bne  a001bee4 <RexLtLinkTrainedHandler.lto_priv.247+0x5c>
a001bed4:	82 00 7f fb 	add  %g1, -5, %g1
a001bed8:	7f ff ee 54 	call  a0017828 <ReadAllLaneStatus>
a001bedc:	b0 10 00 19 	mov  %i1, %i0
a001bee0:	30 80 00 0b 	b,a   a001bf0c <LexPmLinkTrainedWaitMsaHandler.lto_priv.232+0x20>
a001bee4:	82 08 60 ff 	and  %g1, 0xff, %g1
a001bee8:	80 a0 60 01 	cmp  %g1, 1
a001beec:	18 80 00 06 	bgu  a001bf04 <LexPmLinkTrainedWaitMsaHandler.lto_priv.232+0x18>
a001bef0:	01 00 00 00 	nop 
a001bef4:	7f ff ed 6b 	call  a00174a0 <RexPmStateSendEventWithNoData>
a001bef8:	90 10 20 1c 	mov  0x1c, %o0	! 1c <fpga_golden_fw_address>
a001befc:	81 c7 e0 08 	ret 
a001bf00:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bf04:	40 00 00 04 	call  a001bf14 <AUX_RexLtCommonHandler>
a001bf08:	81 e8 00 00 	restore 
a001bf0c:	81 c7 e0 08 	ret 
a001bf10:	81 e8 00 00 	restore 

a001bf14 <AUX_RexLtCommonHandler>:
a001bf14:	9d e3 bf e0 	save  %sp, -32, %sp
a001bf18:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bf1c:	92 10 00 18 	mov  %i0, %o1
a001bf20:	80 a2 60 03 	cmp  %o1, 3
a001bf24:	02 80 00 0d 	be  a001bf58 <AUX_RexLtCommonHandler+0x44>
a001bf28:	f0 08 61 14 	ldub  [ %g1 + 0x114 ], %i0
a001bf2c:	80 a2 60 03 	cmp  %o1, 3
a001bf30:	0a 80 00 0b 	bcs  a001bf5c <AUX_RexLtCommonHandler+0x48>
a001bf34:	80 a2 60 04 	cmp  %o1, 4
a001bf38:	02 80 00 09 	be  a001bf5c <AUX_RexLtCommonHandler+0x48>
a001bf3c:	94 0e 20 ff 	and  %i0, 0xff, %o2
a001bf40:	11 3e 81 c7 	sethi  %hi(0xfa071c00), %o0
a001bf44:	7f ff 93 20 	call  a0000bc4 <_ilog>
a001bf48:	90 12 21 05 	or  %o0, 0x105, %o0	! fa071d05 <curr_flash_pos+0x396152dd>
a001bf4c:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a001bf50:	81 c7 e0 08 	ret 
a001bf54:	81 e8 00 00 	restore 
a001bf58:	b0 10 20 00 	clr  %i0
a001bf5c:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a001bf60:	81 c7 e0 08 	ret 
a001bf64:	81 e8 00 00 	restore 
a001bf68:	a0 01 c4 40 	unknown
a001bf6c:	a0 01 c4 48 	unknown
a001bf70:	a0 01 c4 b0 	unknown
a001bf74:	a0 01 c4 70 	unknown
a001bf78:	a0 01 c4 78 	unknown
a001bf7c:	a0 01 c4 5c 	unknown
a001bf80:	a0 01 c4 64 	unknown
a001bf84:	a0 01 c4 88 	unknown
a001bf88:	a0 01 c4 80 	unknown
a001bf8c:	a0 01 c4 90 	unknown
a001bf90:	a0 01 c4 98 	unknown
a001bf94:	a0 01 c5 1c 	unknown
a001bf98:	a0 01 c6 c4 	unknown
a001bf9c:	a0 01 c5 38 	unknown
a001bfa0:	a0 01 c5 64 	unknown
a001bfa4:	a0 01 c5 6c 	unknown
a001bfa8:	a0 01 c5 74 	unknown
a001bfac:	a0 01 c5 80 	unknown
a001bfb0:	a0 01 c5 b4 	unknown
a001bfb4:	a0 01 c5 e8 	unknown
a001bfb8:	a0 01 c6 44 	unknown
a001bfbc:	a0 01 c6 b0 	unknown
a001bfc0:	a0 01 c6 cc 	unknown
a001bfc4:	a0 01 c7 78 	unknown
a001bfc8:	a0 01 cb 30 	unknown
a001bfcc:	a0 01 ca e8 	unknown
a001bfd0:	a0 01 ca e8 	unknown
a001bfd4:	a0 01 cb 50 	unknown
a001bfd8:	a0 01 ca e8 	unknown
a001bfdc:	a0 01 cb 40 	unknown
a001bfe0:	a0 01 ca b4 	unknown
a001bfe4:	a0 01 ca e8 	unknown
a001bfe8:	a0 01 ca e8 	unknown
a001bfec:	a0 01 ca 70 	unknown
a001bff0:	a0 01 ca e8 	unknown
a001bff4:	a0 01 ca 80 	unknown
a001bff8:	a0 01 ca d8 	unknown
a001bffc:	a0 01 ca e8 	unknown
a001c000:	a0 01 ca e8 	unknown
a001c004:	a0 01 ca a4 	unknown
a001c008:	a0 01 ca c8 	unknown
a001c00c:	a0 01 cb 30 	unknown
a001c010:	a0 01 ca 48 	unknown
a001c014:	a0 01 ca 48 	unknown
a001c018:	a0 01 cb 50 	unknown
a001c01c:	a0 01 ca 48 	unknown
a001c020:	a0 01 cb 40 	unknown
a001c024:	a0 01 ca 48 	unknown
a001c028:	a0 01 ca 48 	unknown
a001c02c:	a0 01 ca 48 	unknown
a001c030:	a0 01 ca 70 	unknown
a001c034:	a0 01 ca 48 	unknown
a001c038:	a0 01 ca 48 	unknown
a001c03c:	a0 01 ca 48 	unknown
a001c040:	a0 01 ca a4 	unknown
a001c044:	a0 01 cb 30 	unknown
a001c048:	a0 01 ca 20 	unknown
a001c04c:	a0 01 ca 20 	unknown
a001c050:	a0 01 cb 50 	unknown
a001c054:	a0 01 ca 20 	unknown
a001c058:	a0 01 cb 40 	unknown
a001c05c:	a0 01 ca 20 	unknown
a001c060:	a0 01 ca 20 	unknown
a001c064:	a0 01 ca 20 	unknown
a001c068:	a0 01 ca 70 	unknown
a001c06c:	a0 01 ca 20 	unknown
a001c070:	a0 01 ca 20 	unknown
a001c074:	a0 01 ca d8 	unknown
a001c078:	a0 01 ca 20 	unknown
a001c07c:	a0 01 ca 20 	unknown
a001c080:	a0 01 ca 20 	unknown
a001c084:	a0 01 ca 20 	unknown
a001c088:	a0 01 ca a4 	unknown
a001c08c:	a0 01 cb 30 	unknown
a001c090:	a0 01 c9 f8 	unknown
a001c094:	a0 01 c9 f8 	unknown
a001c098:	a0 01 cb 50 	unknown
a001c09c:	a0 01 c9 f8 	unknown
a001c0a0:	a0 01 cb 40 	unknown
a001c0a4:	a0 01 ca b4 	unknown
a001c0a8:	a0 01 cb 70 	unknown
a001c0ac:	a0 01 c9 f8 	unknown
a001c0b0:	a0 01 ca 70 	unknown
a001c0b4:	a0 01 c9 b8 	unknown
a001c0b8:	a0 01 c9 f8 	unknown
a001c0bc:	a0 01 ca d8 	unknown
a001c0c0:	a0 01 c9 f8 	unknown
a001c0c4:	a0 01 c9 f8 	unknown
a001c0c8:	a0 01 c9 f8 	unknown
a001c0cc:	a0 01 ca c8 	unknown
a001c0d0:	a0 01 cb 30 	unknown
a001c0d4:	a0 01 c9 90 	unknown
a001c0d8:	a0 01 c9 90 	unknown
a001c0dc:	a0 01 cb 50 	unknown
a001c0e0:	a0 01 c9 90 	unknown
a001c0e4:	a0 01 cb 40 	unknown
a001c0e8:	a0 01 ca b4 	unknown
a001c0ec:	a0 01 c9 90 	unknown
a001c0f0:	a0 01 c9 78 	unknown
a001c0f4:	a0 01 ca 70 	unknown
a001c0f8:	a0 01 c9 90 	unknown
a001c0fc:	a0 01 c9 90 	unknown
a001c100:	a0 01 ca d8 	unknown
a001c104:	a0 01 c9 90 	unknown
a001c108:	a0 01 c9 90 	unknown
a001c10c:	a0 01 c9 90 	unknown
a001c110:	a0 01 ca c8 	unknown
a001c114:	a0 01 cb 30 	unknown
a001c118:	a0 01 c9 50 	unknown
a001c11c:	a0 01 c9 50 	unknown
a001c120:	a0 01 cb 50 	unknown
a001c124:	a0 01 c9 50 	unknown
a001c128:	a0 01 c9 40 	unknown
a001c12c:	a0 01 ca b4 	unknown
a001c130:	a0 01 c9 30 	unknown
a001c134:	a0 01 c9 50 	unknown
a001c138:	a0 01 ca 70 	unknown
a001c13c:	a0 01 c9 50 	unknown
a001c140:	a0 01 c9 50 	unknown
a001c144:	a0 01 ca d8 	unknown
a001c148:	a0 01 cb 30 	unknown
a001c14c:	a0 01 c9 08 	unknown
a001c150:	a0 01 c9 08 	unknown
a001c154:	a0 01 cb 50 	unknown
a001c158:	a0 01 c8 b0 	unknown
a001c15c:	a0 01 cb 70 	unknown
a001c160:	a0 01 ca b4 	unknown
a001c164:	a0 01 c8 c0 	unknown
a001c168:	a0 01 c9 08 	unknown
a001c16c:	a0 01 ca 70 	unknown
a001c170:	a0 01 c9 08 	unknown
a001c174:	a0 01 c9 08 	unknown
a001c178:	a0 01 c8 d4 	unknown
a001c17c:	a0 01 c7 e8 	unknown
a001c180:	a0 01 c8 30 	unknown
a001c184:	a0 01 c8 40 	unknown
a001c188:	a0 01 c8 90 	unknown
a001c18c:	a0 01 c9 10 	unknown
a001c190:	a0 01 c9 58 	unknown
a001c194:	a0 01 c9 98 	unknown
a001c198:	a0 01 ca f0 	unknown
a001c19c:	a0 01 ca 00 	unknown
a001c1a0:	a0 01 ca 28 	unknown
a001c1a4:	a0 01 ca 50 	unknown
a001c1a8:	a0 01 d1 74 	unknown
a001c1ac:	a0 01 d1 7c 	unknown
a001c1b0:	a0 01 d1 98 	unknown
a001c1b4:	a0 01 d1 90 	unknown
a001c1b8:	a0 01 d1 88 	unknown
a001c1bc:	a0 01 d1 90 	unknown

a001c1c0 <RexCypressHubInitComplete.lto_priv.832>:
a001c1c0:	90 10 20 05 	mov  5, %o0
a001c1c4:	82 13 c0 00 	mov  %o7, %g1
a001c1c8:	40 00 04 4e 	call  a001d300 <ULP_RexUsbControl>
a001c1cc:	9e 10 40 00 	mov  %g1, %o7

a001c1d0 <RexCommLinkEventHandler.lto_priv.830>:
a001c1d0:	9d e3 bf e0 	save  %sp, -32, %sp
a001c1d4:	80 a6 20 00 	cmp  %i0, 0
a001c1d8:	02 80 00 1b 	be  a001c244 <LexPmVideoWaitingForRexHandler.lto_priv.235+0xc>
a001c1dc:	01 00 00 00 	nop 
a001c1e0:	40 00 03 f8 	call  a001d1c0 <ULP_RexUsb2Enabled>
a001c1e4:	01 00 00 00 	nop 
a001c1e8:	80 a2 20 00 	cmp  %o0, 0
a001c1ec:	12 80 00 07 	bne  a001c208 <RexCommLinkEventHandler.lto_priv.830+0x38>
a001c1f0:	92 10 20 01 	mov  1, %o1
a001c1f4:	40 00 01 66 	call  a001c78c <ULP_RexUsb3Enabled>
a001c1f8:	01 00 00 00 	nop 
a001c1fc:	80 a2 20 00 	cmp  %o0, 0
a001c200:	02 80 00 0b 	be  a001c22c <RexCommLinkEventHandler.lto_priv.830+0x5c>
a001c204:	92 10 20 01 	mov  1, %o1
a001c208:	7f ff aa 63 	call  a0006b94 <CPU_COMM_sendSubType>
a001c20c:	90 10 20 03 	mov  3, %o0
a001c210:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001c214:	7f ff 94 2b 	call  a00012c0 <TIMING_TimerStart>
a001c218:	d0 00 61 40 	ld  [ %g1 + 0x140 ], %o0	! a1002140 <rexUlp.lto_priv.732+0x8>
a001c21c:	40 00 04 39 	call  a001d300 <ULP_RexUsbControl>
a001c220:	90 10 20 02 	mov  2, %o0
a001c224:	10 80 00 03 	b  a001c230 <RexCommLinkEventHandler.lto_priv.830+0x60>
a001c228:	90 10 20 00 	clr  %o0
a001c22c:	90 10 20 01 	mov  1, %o0
a001c230:	40 00 04 34 	call  a001d300 <ULP_RexUsbControl>
a001c234:	31 3e 07 8c 	sethi  %hi(0xf81e3000), %i0
a001c238:	b0 16 23 00 	or  %i0, 0x300, %i0	! f81e3300 <curr_flash_pos+0x377868d8>
a001c23c:	7f ff 92 62 	call  a0000bc4 <_ilog>
a001c240:	81 e8 00 00 	restore 
a001c244:	7f ff 92 60 	call  a0000bc4 <_ilog>
a001c248:	11 3e 07 8d 	sethi  %hi(0xf81e3400), %o0
a001c24c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001c250:	7f ff 94 2a 	call  a00012f8 <TIMING_TimerStop>
a001c254:	d0 00 61 40 	ld  [ %g1 + 0x140 ], %o0	! a1002140 <rexUlp.lto_priv.732+0x8>
a001c258:	40 00 04 2a 	call  a001d300 <ULP_RexUsbControl>
a001c25c:	90 10 20 03 	mov  3, %o0
a001c260:	40 00 00 3c 	call  a001c350 <ULP_RexUsb3Control>
a001c264:	90 10 20 03 	mov  3, %o0
a001c268:	40 00 03 90 	call  a001d0a8 <ULP_RexUsb2Control>
a001c26c:	90 10 20 03 	mov  3, %o0
a001c270:	7f ff be bf 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a001c274:	90 10 24 00 	mov  0x400, %o0
a001c278:	7f ff da 6e 	call  a0012c30 <UlpGeControl>
a001c27c:	90 10 20 00 	clr  %o0
a001c280:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c284:	c4 00 63 88 	ld  [ %g1 + 0x388 ], %g2	! a1006388 <bb_top_registers.lto_priv.173>
a001c288:	c6 00 a0 14 	ld  [ %g2 + 0x14 ], %g3
a001c28c:	03 00 01 00 	sethi  %hi(0x40000), %g1
a001c290:	82 10 c0 01 	or  %g3, %g1, %g1
a001c294:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a001c298:	81 c7 e0 08 	ret 
a001c29c:	81 e8 00 00 	restore 

a001c2a0 <RexConfigurationEventHandler.lto_priv.831>:
a001c2a0:	9d e3 bf d8 	save  %sp, -40, %sp
a001c2a4:	80 a6 20 16 	cmp  %i0, 0x16
a001c2a8:	12 80 00 0d 	bne  a001c2dc <RexConfigurationEventHandler.lto_priv.831+0x3c>
a001c2ac:	82 07 bf fe 	add  %fp, -2, %g1
a001c2b0:	c2 23 80 00 	st  %g1, [ %sp ]
a001c2b4:	7f ff d9 9e 	call  a001292c <ulp_GetUsbEnables>
a001c2b8:	01 00 00 00 	nop 
a001c2bc:	00 00 00 02 	unimp  0x2
a001c2c0:	d0 0f bf fe 	ldub  [ %fp + -2 ], %o0
a001c2c4:	40 00 03 79 	call  a001d0a8 <ULP_RexUsb2Control>
a001c2c8:	90 1a 20 01 	xor  %o0, 1, %o0
a001c2cc:	f0 0f bf ff 	ldub  [ %fp + -1 ], %i0
a001c2d0:	b0 1e 20 01 	xor  %i0, 1, %i0
a001c2d4:	40 00 00 1f 	call  a001c350 <ULP_RexUsb3Control>
a001c2d8:	81 e8 00 00 	restore 
a001c2dc:	81 c7 e0 08 	ret 
a001c2e0:	81 e8 00 00 	restore 

a001c2e4 <RexUlpVbusDelayTimeout.lto_priv.825>:
a001c2e4:	9d e3 bf e0 	save  %sp, -32, %sp
a001c2e8:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a001c2ec:	86 10 a1 38 	or  %g2, 0x138, %g3	! a1002138 <rexUlp.lto_priv.732>
a001c2f0:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
a001c2f4:	82 08 7f bf 	and  %g1, -65, %g1
a001c2f8:	c2 28 e0 01 	stb  %g1, [ %g3 + 1 ]
a001c2fc:	b0 10 20 07 	mov  7, %i0
a001c300:	d0 00 a1 38 	ld  [ %g2 + 0x138 ], %o0
a001c304:	89 32 20 17 	srl  %o0, 0x17, %g4
a001c308:	40 00 04 58 	call  a001d468 <UlpRexSetVbus>
a001c30c:	90 09 20 01 	and  %g4, 1, %o0
a001c310:	40 00 03 fc 	call  a001d300 <ULP_RexUsbControl>
a001c314:	81 e8 00 00 	restore 

a001c318 <UlpRexUsb2DevDisconnectHandler.lto_priv.828>:
a001c318:	11 3e 07 8c 	sethi  %hi(0xf81e3000), %o0
a001c31c:	82 13 c0 00 	mov  %o7, %g1
a001c320:	7f ff 92 29 	call  a0000bc4 <_ilog>
a001c324:	9e 10 40 00 	mov  %g1, %o7

a001c328 <UlpRexUsb2DevConnectHandler.lto_priv.829>:
a001c328:	11 3e 07 8c 	sethi  %hi(0xf81e3000), %o0
a001c32c:	90 12 21 00 	or  %o0, 0x100, %o0	! f81e3100 <curr_flash_pos+0x377866d8>
a001c330:	82 13 c0 00 	mov  %o7, %g1
a001c334:	7f ff 92 24 	call  a0000bc4 <_ilog>
a001c338:	9e 10 40 00 	mov  %g1, %o7

a001c33c <RexUlpComLinkSendTimeout.lto_priv.826>:
a001c33c:	92 10 20 01 	mov  1, %o1
a001c340:	90 10 20 03 	mov  3, %o0
a001c344:	82 13 c0 00 	mov  %o7, %g1
a001c348:	7f ff aa 13 	call  a0006b94 <CPU_COMM_sendSubType>
a001c34c:	9e 10 40 00 	mov  %g1, %o7

a001c350 <ULP_RexUsb3Control>:
a001c350:	9d e3 bf d8 	save  %sp, -40, %sp
a001c354:	11 28 40 08 	sethi  %hi(0xa1002000), %o0
a001c358:	92 10 00 18 	mov  %i0, %o1
a001c35c:	7f ff d9 86 	call  a0012974 <ULP_UsbSetControl>
a001c360:	90 12 21 45 	or  %o0, 0x145, %o0
a001c364:	80 a2 20 01 	cmp  %o0, 1
a001c368:	02 80 00 0d 	be  a001c39c <ULP_RexUsb3Control+0x4c>
a001c36c:	b8 10 00 08 	mov  %o0, %i4
a001c370:	80 a2 20 02 	cmp  %o0, 2
a001c374:	02 80 00 0d 	be  a001c3a8 <ULP_RexUsb3Control+0x58>
a001c378:	05 3e c7 8e 	sethi  %hi(0xfb1e3800), %g2
a001c37c:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
a001c380:	c2 08 60 20 	ldub  [ %g1 + 0x20 ], %g1	! a1003020 <gpioIrqHandler.lto_priv.539+0x78>
a001c384:	90 10 20 0f 	mov  0xf, %o0
a001c388:	c0 2f bf fe 	clrb  [ %fp + -2 ]
a001c38c:	92 07 bf fe 	add  %fp, -2, %o1
a001c390:	7f ff b6 c4 	call  a0009ea0 <GPIO_isrCfgWrite>
a001c394:	c2 2f bf ff 	stb  %g1, [ %fp + -1 ]
a001c398:	90 10 20 00 	clr  %o0
a001c39c:	40 00 01 00 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a001c3a0:	01 00 00 00 	nop 
a001c3a4:	05 3e c7 8e 	sethi  %hi(0xfb1e3800), %g2
a001c3a8:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001c3ac:	ba 17 61 44 	or  %i5, 0x144, %i5	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001c3b0:	d2 0f 60 01 	ldub  [ %i5 + 1 ], %o1
a001c3b4:	94 10 00 18 	mov  %i0, %o2
a001c3b8:	96 10 00 1c 	mov  %i4, %o3
a001c3bc:	7f ff 92 02 	call  a0000bc4 <_ilog>
a001c3c0:	90 10 a2 00 	or  %g2, 0x200, %o0
a001c3c4:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a001c3c8:	82 08 60 3f 	and  %g1, 0x3f, %g1
a001c3cc:	82 18 60 3f 	xor  %g1, 0x3f, %g1
a001c3d0:	80 a0 00 01 	cmp  %g0, %g1
a001c3d4:	b0 60 3f ff 	subx  %g0, -1, %i0
a001c3d8:	81 c7 e0 08 	ret 
a001c3dc:	81 e8 00 00 	restore 

a001c3e0 <ULP_RexUsb3RxCpuMessageHandler>:
a001c3e0:	9d e3 bf e0 	save  %sp, -32, %sp
a001c3e4:	80 a6 a0 00 	cmp  %i2, 0
a001c3e8:	02 80 00 06 	be  a001c400 <ULP_RexUsb3RxCpuMessageHandler+0x20>
a001c3ec:	92 10 00 18 	mov  %i0, %o1
a001c3f0:	05 3e 47 8a 	sethi  %hi(0xf91e2800), %g2
a001c3f4:	92 10 00 1a 	mov  %i2, %o1
a001c3f8:	7f ff c2 e6 	call  a000cf90 <_iassert>
a001c3fc:	90 10 a2 07 	or  %g2, 0x207, %o0
a001c400:	11 3e 47 8b 	sethi  %hi(0xf91e2c00), %o0
a001c404:	7f ff 91 f0 	call  a0000bc4 <_ilog>
a001c408:	90 12 22 00 	or  %o0, 0x200, %o0	! f91e2e00 <curr_flash_pos+0x387863d8>
a001c40c:	40 00 00 e0 	call  a001c78c <ULP_RexUsb3Enabled>
a001c410:	01 00 00 00 	nop 
a001c414:	80 a2 20 00 	cmp  %o0, 0
a001c418:	02 80 00 22 	be  a001c4a0 <ULP_RexUsb3RxCpuMessageHandler+0xc0>
a001c41c:	80 8e 20 fd 	btst  0xfd, %i0
a001c420:	80 a6 20 0a 	cmp  %i0, 0xa
a001c424:	18 80 00 23 	bgu  a001c4b0 <ULP_RexUsb3RxCpuMessageHandler+0xd0>
a001c428:	b1 2e 20 02 	sll  %i0, 2, %i0
a001c42c:	03 28 00 6f 	sethi  %hi(0xa001bc00), %g1
a001c430:	82 10 63 68 	or  %g1, 0x368, %g1	! a001bf68 <AUX_RexLtCommonHandler+0x54>
a001c434:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a001c438:	81 c0 40 00 	jmp  %g1
a001c43c:	01 00 00 00 	nop 
a001c440:	10 80 00 05 	b  a001c454 <ULP_RexUsb3RxCpuMessageHandler+0x74>
a001c444:	b0 10 20 03 	mov  3, %i0	! 3 <__lex_srodata_size+0x3>
a001c448:	90 10 20 02 	mov  2, %o0
a001c44c:	7f ff ff c1 	call  a001c350 <ULP_RexUsb3Control>
a001c450:	b0 10 20 04 	mov  4, %i0
a001c454:	7f ff ff bf 	call  a001c350 <ULP_RexUsb3Control>
a001c458:	81 e8 00 00 	restore 
a001c45c:	10 80 00 03 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c460:	b0 10 20 08 	mov  8, %i0
a001c464:	b0 10 20 09 	mov  9, %i0
a001c468:	40 00 00 cd 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a001c46c:	81 e8 00 00 	restore 
a001c470:	10 bf ff fe 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c474:	b0 10 20 02 	mov  2, %i0
a001c478:	10 bf ff fc 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c47c:	b0 10 20 03 	mov  3, %i0
a001c480:	10 bf ff fa 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c484:	b0 10 20 10 	mov  0x10, %i0
a001c488:	10 bf ff f8 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c48c:	b0 10 20 0c 	mov  0xc, %i0
a001c490:	10 bf ff f6 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c494:	b0 10 20 0a 	mov  0xa, %i0
a001c498:	10 bf ff f4 	b  a001c468 <ULP_RexUsb3RxCpuMessageHandler+0x88>
a001c49c:	b0 10 20 0b 	mov  0xb, %i0
a001c4a0:	02 80 00 04 	be  a001c4b0 <ULP_RexUsb3RxCpuMessageHandler+0xd0>
a001c4a4:	01 00 00 00 	nop 
a001c4a8:	40 00 03 e6 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001c4ac:	91 e8 20 02 	restore  %g0, 2, %o0
a001c4b0:	81 c7 e0 08 	ret 
a001c4b4:	81 e8 00 00 	restore 

a001c4b8 <ULP_RexUsb3ResetRxCpuMessageHandler>:
a001c4b8:	9d e3 bf e0 	save  %sp, -32, %sp
a001c4bc:	80 a6 a0 00 	cmp  %i2, 0
a001c4c0:	02 80 00 06 	be  a001c4d8 <ULP_RexUsb3ResetRxCpuMessageHandler+0x20>
a001c4c4:	92 10 00 18 	mov  %i0, %o1
a001c4c8:	1f 3e 47 8a 	sethi  %hi(0xf91e2800), %o7
a001c4cc:	90 13 e2 07 	or  %o7, 0x207, %o0	! f91e2a07 <curr_flash_pos+0x38785fdf>
a001c4d0:	7f ff c2 b0 	call  a000cf90 <_iassert>
a001c4d4:	92 10 00 1a 	mov  %i2, %o1
a001c4d8:	11 3e 47 8b 	sethi  %hi(0xf91e2c00), %o0
a001c4dc:	7f ff 91 ba 	call  a0000bc4 <_ilog>
a001c4e0:	90 12 23 00 	or  %o0, 0x300, %o0	! f91e2f00 <curr_flash_pos+0x387864d8>
a001c4e4:	40 00 00 aa 	call  a001c78c <ULP_RexUsb3Enabled>
a001c4e8:	01 00 00 00 	nop 
a001c4ec:	80 a2 20 00 	cmp  %o0, 0
a001c4f0:	12 80 00 04 	bne  a001c500 <ULP_RexUsb3ResetRxCpuMessageHandler+0x48>
a001c4f4:	80 a6 20 0c 	cmp  %i0, 0xc
a001c4f8:	10 80 00 a3 	b  a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c4fc:	b0 10 20 00 	clr  %i0
a001c500:	18 80 00 0c 	bgu  a001c530 <ULP_RexUsb3ResetRxCpuMessageHandler+0x78>
a001c504:	b1 2e 20 02 	sll  %i0, 2, %i0
a001c508:	03 28 00 6f 	sethi  %hi(0xa001bc00), %g1
a001c50c:	82 10 63 94 	or  %g1, 0x394, %g1	! a001bf94 <AUX_RexLtCommonHandler+0x80>
a001c510:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a001c514:	81 c0 40 00 	jmp  %g1
a001c518:	01 00 00 00 	nop 
a001c51c:	40 00 00 a0 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a001c520:	90 10 20 0c 	mov  0xc, %o0	! c <chip_date>
a001c524:	9a 10 20 01 	mov  1, %o5
a001c528:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001c52c:	da 28 61 58 	stb  %o5, [ %g1 + 0x158 ]	! a1002158 <rexUsb3Ulp.lto_priv.730+0x14>
a001c530:	81 c7 e0 08 	ret 
a001c534:	81 e8 00 00 	restore 
a001c538:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001c53c:	d8 08 61 44 	ldub  [ %g1 + 0x144 ], %o4	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001c540:	80 a3 20 05 	cmp  %o4, 5
a001c544:	12 80 00 04 	bne  a001c554 <ULP_RexUsb3ResetRxCpuMessageHandler+0x9c>
a001c548:	b8 10 00 01 	mov  %g1, %i4
a001c54c:	40 00 03 bd 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001c550:	90 10 20 04 	mov  4, %o0
a001c554:	82 17 21 44 	or  %i4, 0x144, %g1
a001c558:	c0 28 60 14 	clrb  [ %g1 + 0x14 ]
a001c55c:	81 c7 e0 08 	ret 
a001c560:	81 e8 00 00 	restore 
a001c564:	7f ff ff 7b 	call  a001c350 <ULP_RexUsb3Control>
a001c568:	90 10 20 0a 	mov  0xa, %o0
a001c56c:	10 80 00 86 	b  a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c570:	b0 10 20 02 	mov  2, %i0
a001c574:	40 00 01 a9 	call  a001cc18 <RexUsb3Disabled>
a001c578:	b0 10 20 03 	mov  3, %i0
a001c57c:	30 80 00 82 	b,a   a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c580:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001c584:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001c588:	d6 00 60 10 	ld  [ %g1 + 0x10 ], %o3
a001c58c:	92 0a e0 ff 	and  %o3, 0xff, %o1
a001c590:	31 3e 47 95 	sethi  %hi(0xf91e5400), %i0
a001c594:	7f ff 91 8c 	call  a0000bc4 <_ilog>
a001c598:	90 16 22 00 	or  %i0, 0x200, %o0	! f91e5600 <curr_flash_pos+0x38788bd8>
a001c59c:	7f ff d9 2b 	call  a0012a48 <UlpStatusChange>
a001c5a0:	90 10 20 00 	clr  %o0
a001c5a4:	90 10 20 02 	mov  2, %o0
a001c5a8:	7f ff c6 b0 	call  a000e068 <MCA_ChannelLinkDn>
a001c5ac:	b0 10 20 04 	mov  4, %i0
a001c5b0:	30 80 00 75 	b,a   a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c5b4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c5b8:	c8 00 63 88 	ld  [ %g1 + 0x388 ], %g4	! a1006388 <bb_top_registers.lto_priv.173>
a001c5bc:	c6 01 20 14 	ld  [ %g4 + 0x14 ], %g3
a001c5c0:	03 00 04 00 	sethi  %hi(0x100000), %g1
a001c5c4:	82 10 c0 01 	or  %g3, %g1, %g1
a001c5c8:	c2 21 20 14 	st  %g1, [ %g4 + 0x14 ]
a001c5cc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c5d0:	d4 00 63 68 	ld  [ %g1 + 0x368 ], %o2	! a1006368 <bb_top_registers.lto_priv.171>
a001c5d4:	c2 02 a0 54 	ld  [ %o2 + 0x54 ], %g1
a001c5d8:	82 08 7f ef 	and  %g1, -17, %g1
a001c5dc:	b0 10 20 05 	mov  5, %i0
a001c5e0:	c2 22 a0 54 	st  %g1, [ %o2 + 0x54 ]
a001c5e4:	30 80 00 68 	b,a   a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c5e8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c5ec:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a001c5f0:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a001c5f4:	15 00 08 00 	sethi  %hi(0x200000), %o2
a001c5f8:	96 11 00 0a 	or  %g4, %o2, %o3
a001c5fc:	d6 20 60 14 	st  %o3, [ %g1 + 0x14 ]
a001c600:	1b 28 40 18 	sethi  %hi(0xa1006000), %o5
a001c604:	f0 00 60 18 	ld  [ %g1 + 0x18 ], %i0
a001c608:	98 16 20 01 	or  %i0, 1, %o4
a001c60c:	d8 20 60 18 	st  %o4, [ %g1 + 0x18 ]
a001c610:	35 00 01 00 	sethi  %hi(0x40000), %i2
a001c614:	de 03 63 68 	ld  [ %o5 + 0x368 ], %o7
a001c618:	d0 03 e0 54 	ld  [ %o7 + 0x54 ], %o0
a001c61c:	b8 0a 3f fe 	and  %o0, -2, %i4
a001c620:	f8 23 e0 54 	st  %i4, [ %o7 + 0x54 ]
a001c624:	b0 10 20 06 	mov  6, %i0
a001c628:	f6 03 e0 54 	ld  [ %o7 + 0x54 ], %i3
a001c62c:	ba 2e c0 1a 	andn  %i3, %i2, %i5
a001c630:	fa 23 e0 54 	st  %i5, [ %o7 + 0x54 ]
a001c634:	c4 00 60 54 	ld  [ %g1 + 0x54 ], %g2
a001c638:	92 08 bf fd 	and  %g2, -3, %o1
a001c63c:	d2 20 60 54 	st  %o1, [ %g1 + 0x54 ]
a001c640:	30 80 00 51 	b,a   a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c644:	31 28 40 18 	sethi  %hi(0xa1006000), %i0
a001c648:	c2 06 23 88 	ld  [ %i0 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a001c64c:	d8 00 60 14 	ld  [ %g1 + 0x14 ], %o4
a001c650:	1b 00 01 00 	sethi  %hi(0x40000), %o5
a001c654:	9e 2b 00 0d 	andn  %o4, %o5, %o7
a001c658:	de 20 60 14 	st  %o7, [ %g1 + 0x14 ]
a001c65c:	d0 00 60 54 	ld  [ %g1 + 0x54 ], %o0
a001c660:	b8 12 20 02 	or  %o0, 2, %i4
a001c664:	f8 20 60 54 	st  %i4, [ %g1 + 0x54 ]
a001c668:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c66c:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a001c670:	f6 00 60 54 	ld  [ %g1 + 0x54 ], %i3
a001c674:	b4 16 e0 01 	or  %i3, 1, %i2
a001c678:	f4 20 60 54 	st  %i2, [ %g1 + 0x54 ]
a001c67c:	90 10 20 01 	mov  1, %o0
a001c680:	fa 00 60 54 	ld  [ %g1 + 0x54 ], %i5
a001c684:	84 17 60 10 	or  %i5, 0x10, %g2
a001c688:	c4 20 60 54 	st  %g2, [ %g1 + 0x54 ]
a001c68c:	7f ff d8 ef 	call  a0012a48 <UlpStatusChange>
a001c690:	01 00 00 00 	nop 
a001c694:	d2 06 23 88 	ld  [ %i0 + 0x388 ], %o1
a001c698:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
a001c69c:	07 00 04 00 	sethi  %hi(0x100000), %g3
a001c6a0:	b0 10 20 07 	mov  7, %i0
a001c6a4:	82 28 40 03 	andn  %g1, %g3, %g1
a001c6a8:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a001c6ac:	30 80 00 36 	b,a   a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c6b0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c6b4:	d6 00 63 88 	ld  [ %g1 + 0x388 ], %o3	! a1006388 <bb_top_registers.lto_priv.173>
a001c6b8:	c2 02 e0 18 	ld  [ %o3 + 0x18 ], %g1
a001c6bc:	82 08 7f fe 	and  %g1, -2, %g1
a001c6c0:	c2 22 e0 18 	st  %g1, [ %o3 + 0x18 ]
a001c6c4:	7f ff c5 9c 	call  a000dd34 <MCA_ChannelLinkUp>
a001c6c8:	91 e8 20 02 	restore  %g0, 2, %o0
a001c6cc:	7f ff 99 e7 	call  a0002e68 <LEON_TimerRead>
a001c6d0:	39 00 3f ff 	sethi  %hi(0xfffc00), %i4
a001c6d4:	ba 10 00 08 	mov  %o0, %i5
a001c6d8:	37 28 40 18 	sethi  %hi(0xa1006000), %i3
a001c6dc:	b4 17 23 ff 	or  %i4, 0x3ff, %i2
a001c6e0:	c2 06 e3 88 	ld  [ %i3 + 0x388 ], %g1
a001c6e4:	c2 00 60 1c 	ld  [ %g1 + 0x1c ], %g1
a001c6e8:	80 88 60 10 	btst  0x10, %g1
a001c6ec:	12 80 00 0f 	bne  a001c728 <LexPmDisablePendingHandler.lto_priv.238+0x58>
a001c6f0:	01 00 00 00 	nop 
a001c6f4:	7f ff 99 dd 	call  a0002e68 <LEON_TimerRead>
a001c6f8:	01 00 00 00 	nop 
a001c6fc:	80 a7 40 08 	cmp  %i5, %o0
a001c700:	1a 80 00 03 	bcc  a001c70c <LexPmDisablePendingHandler.lto_priv.238+0x3c>
a001c704:	82 10 00 1d 	mov  %i5, %g1
a001c708:	82 07 40 1a 	add  %i5, %i2, %g1
a001c70c:	82 20 40 08 	sub  %g1, %o0, %g1
a001c710:	80 a0 60 64 	cmp  %g1, 0x64
a001c714:	08 bf ff f4 	bleu  a001c6e4 <LexPmDisablePendingHandler.lto_priv.238+0x14>
a001c718:	c2 06 e3 88 	ld  [ %i3 + 0x388 ], %g1
a001c71c:	05 3e 07 8c 	sethi  %hi(0xf81e3000), %g2
a001c720:	7f ff 91 29 	call  a0000bc4 <_ilog>
a001c724:	90 10 a2 06 	or  %g2, 0x206, %o0	! f81e3206 <curr_flash_pos+0x377867de>
a001c728:	7f ff 99 d0 	call  a0002e68 <LEON_TimerRead>
a001c72c:	01 00 00 00 	nop 
a001c730:	80 a7 40 08 	cmp  %i5, %o0
a001c734:	1a 80 00 05 	bcc  a001c748 <LexPmDisablePendingHandler.lto_priv.238+0x78>
a001c738:	92 10 00 1d 	mov  %i5, %o1
a001c73c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a001c740:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a001c744:	92 07 40 01 	add  %i5, %g1, %o1
a001c748:	07 3e 47 94 	sethi  %hi(0xf91e5000), %g3
a001c74c:	92 22 40 08 	sub  %o1, %o0, %o1
a001c750:	7f ff 91 1d 	call  a0000bc4 <_ilog>
a001c754:	90 10 e2 06 	or  %g3, 0x206, %o0
a001c758:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001c75c:	c8 00 63 88 	ld  [ %g1 + 0x388 ], %g4	! a1006388 <bb_top_registers.lto_priv.173>
a001c760:	c2 01 20 14 	ld  [ %g4 + 0x14 ], %g1
a001c764:	15 00 08 00 	sethi  %hi(0x200000), %o2
a001c768:	b0 10 20 09 	mov  9, %i0
a001c76c:	82 28 40 0a 	andn  %g1, %o2, %g1
a001c770:	c2 21 20 14 	st  %g1, [ %g4 + 0x14 ]
a001c774:	30 80 00 04 	b,a   a001c784 <LexPmErrorHandler.lto_priv.239+0x14>
a001c778:	90 10 20 02 	mov  2, %o0
a001c77c:	7f ff c5 50 	call  a000dcbc <MCA_ChannelTxRxSetup>
a001c780:	b0 10 20 0a 	mov  0xa, %i0
a001c784:	40 00 03 34 	call  a001d454 <UlpSendCPUCommRexUsb3ResetMessage>
a001c788:	81 e8 00 00 	restore 

a001c78c <ULP_RexUsb3Enabled>:
a001c78c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001c790:	d0 08 61 45 	ldub  [ %g1 + 0x145 ], %o0	! a1002145 <rexUsb3Ulp.lto_priv.730+0x1>
a001c794:	81 c3 e0 08 	retl 
a001c798:	90 0a 20 01 	and  %o0, 1, %o0

a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>:
a001c79c:	92 10 00 08 	mov  %o0, %o1
a001c7a0:	94 10 20 00 	clr  %o2
a001c7a4:	11 28 00 71 	sethi  %hi(0xa001c400), %o0
a001c7a8:	90 12 23 b8 	or  %o0, 0x3b8, %o0	! a001c7b8 <ULP_RexUsb3StateCallback>
a001c7ac:	82 13 c0 00 	mov  %o7, %g1
a001c7b0:	7f ff a5 ca 	call  a0005ed8 <CALLBACK_Run>
a001c7b4:	9e 10 40 00 	mov  %g1, %o7

a001c7b8 <ULP_RexUsb3StateCallback>:
a001c7b8:	9d e3 bf e0 	save  %sp, -32, %sp
a001c7bc:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001c7c0:	f2 0f 61 44 	ldub  [ %i5 + 0x144 ], %i1	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001c7c4:	80 a6 60 0a 	cmp  %i1, 0xa
a001c7c8:	18 80 00 ea 	bgu  a001cb70 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x31c>
a001c7cc:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a001c7d0:	83 2e 60 02 	sll  %i1, 2, %g1
a001c7d4:	05 28 00 70 	sethi  %hi(0xa001c000), %g2
a001c7d8:	86 10 a1 7c 	or  %g2, 0x17c, %g3	! a001c17c <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0x90>
a001c7dc:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a001c7e0:	81 c0 40 00 	jmp  %g1
a001c7e4:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a001c7e8:	80 a6 20 10 	cmp  %i0, 0x10
a001c7ec:	18 80 00 dd 	bgu  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c7f0:	94 10 20 00 	clr  %o2
a001c7f4:	92 10 20 01 	mov  1, %o1
a001c7f8:	03 00 00 47 	sethi  %hi(0x11c00), %g1
a001c7fc:	95 2a 40 1a 	sll  %o1, %i2, %o2
a001c800:	82 10 63 0c 	or  %g1, 0x30c, %g1
a001c804:	80 8a 80 01 	btst  %o2, %g1
a001c808:	12 80 00 08 	bne  a001c828 <LexPmCommonHandler+0x5c>
a001c80c:	80 8a a0 02 	btst  2, %o2
a001c810:	02 80 00 d4 	be  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c814:	94 10 20 00 	clr  %o2
a001c818:	82 17 61 44 	or  %i5, 0x144, %g1
a001c81c:	d2 2f 61 44 	stb  %o1, [ %i5 + 0x144 ]
a001c820:	10 80 00 16 	b  a001c878 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x24>
a001c824:	d0 00 60 10 	ld  [ %g1 + 0x10 ], %o0
a001c828:	10 80 00 a4 	b  a001cab8 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x264>
a001c82c:	90 10 20 02 	mov  2, %o0
a001c830:	80 a6 20 00 	cmp  %i0, 0
a001c834:	12 80 00 cb 	bne  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c838:	94 10 20 01 	mov  1, %o2
a001c83c:	30 80 00 bd 	b,a   a001cb30 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2dc>
a001c840:	80 a6 20 02 	cmp  %i0, 2
a001c844:	02 80 00 07 	be  a001c860 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0xc>
a001c848:	80 a6 20 03 	cmp  %i0, 3
a001c84c:	02 80 00 0f 	be  a001c888 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x34>
a001c850:	80 a6 20 00 	cmp  %i0, 0
a001c854:	12 80 00 c3 	bne  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c858:	94 10 20 02 	mov  2, %o2
a001c85c:	30 80 00 b5 	b,a   a001cb30 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2dc>
a001c860:	40 00 00 d2 	call  a001cba8 <RexSetupUSB3>
a001c864:	01 00 00 00 	nop 
a001c868:	90 10 20 03 	mov  3, %o0	! 3 <__lex_srodata_size+0x3>
a001c86c:	82 17 61 44 	or  %i5, 0x144, %g1
a001c870:	d0 2f 61 44 	stb  %o0, [ %i5 + 0x144 ]
a001c874:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a001c878:	7f ff 92 92 	call  a00012c0 <TIMING_TimerStart>
a001c87c:	01 00 00 00 	nop 
a001c880:	10 80 00 bd 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001c884:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001c888:	10 80 00 8c 	b  a001cab8 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x264>
a001c88c:	90 10 20 03 	mov  3, %o0
a001c890:	80 a6 20 0c 	cmp  %i0, 0xc
a001c894:	18 80 00 1d 	bgu  a001c908 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0xb4>
a001c898:	85 2e 20 02 	sll  %i0, 2, %g2
a001c89c:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001c8a0:	82 10 61 48 	or  %g1, 0x148, %g1	! a001c148 <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0x5c>
a001c8a4:	c2 00 40 02 	ld  [ %g1 + %g2 ], %g1
a001c8a8:	81 c0 40 00 	jmp  %g1
a001c8ac:	01 00 00 00 	nop 
a001c8b0:	82 17 61 44 	or  %i5, 0x144, %g1
a001c8b4:	7f ff 92 91 	call  a00012f8 <TIMING_TimerStop>
a001c8b8:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a001c8bc:	30 80 00 7a 	b,a   a001caa4 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x250>
a001c8c0:	82 17 61 44 	or  %i5, 0x144, %g1
a001c8c4:	7f ff 92 8d 	call  a00012f8 <TIMING_TimerStop>
a001c8c8:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a001c8cc:	10 80 00 1a 	b  a001c934 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0xe0>
a001c8d0:	82 10 20 05 	mov  5, %g1
a001c8d4:	82 17 61 44 	or  %i5, 0x144, %g1
a001c8d8:	7f ff 92 88 	call  a00012f8 <TIMING_TimerStop>
a001c8dc:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a001c8e0:	82 10 20 09 	mov  9, %g1
a001c8e4:	c2 2f 61 44 	stb  %g1, [ %i5 + 0x144 ]
a001c8e8:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001c8ec:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001c8f0:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a001c8f4:	31 00 00 04 	sethi  %hi(0x1000), %i0
a001c8f8:	11 3e 07 91 	sethi  %hi(0xf81e4400), %o0
a001c8fc:	88 10 c0 18 	or  %g3, %i0, %g4
a001c900:	c8 20 60 08 	st  %g4, [ %g1 + 8 ]
a001c904:	30 80 00 39 	b,a   a001c9e8 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x194>
a001c908:	10 80 00 96 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c90c:	94 10 20 03 	mov  3, %o2
a001c910:	80 a6 20 0c 	cmp  %i0, 0xc
a001c914:	18 80 00 0f 	bgu  a001c950 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0xfc>
a001c918:	b7 2e 20 02 	sll  %i0, 2, %i3
a001c91c:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001c920:	82 10 61 14 	or  %g1, 0x114, %g1	! a001c114 <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0x28>
a001c924:	c2 00 40 1b 	ld  [ %g1 + %i3 ], %g1
a001c928:	81 c0 40 00 	jmp  %g1
a001c92c:	01 00 00 00 	nop 
a001c930:	82 10 20 05 	mov  5, %g1	! 5 <__lex_srodata_size+0x5>
a001c934:	90 10 20 04 	mov  4, %o0
a001c938:	10 80 00 60 	b  a001cab8 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x264>
a001c93c:	c2 2f 61 44 	stb  %g1, [ %i5 + 0x144 ]
a001c940:	40 00 02 c0 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001c944:	90 10 20 06 	mov  6, %o0
a001c948:	10 bf ff c9 	b  a001c86c <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x18>
a001c94c:	90 10 20 03 	mov  3, %o0
a001c950:	10 80 00 84 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c954:	94 10 20 04 	mov  4, %o2
a001c958:	80 a6 20 10 	cmp  %i0, 0x10
a001c95c:	18 80 00 0d 	bgu  a001c990 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x13c>
a001c960:	9f 2e 20 02 	sll  %i0, 2, %o7
a001c964:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001c968:	82 10 60 d0 	or  %g1, 0xd0, %g1	! a001c0d0 <LexPmLinkTrainedHandler.lto_priv.233+0xe8>
a001c96c:	c2 00 40 0f 	ld  [ %g1 + %o7 ], %g1
a001c970:	81 c0 40 00 	jmp  %g1
a001c974:	01 00 00 00 	nop 
a001c978:	82 10 20 06 	mov  6, %g1	! 6 <__lex_srodata_size+0x6>
a001c97c:	90 10 20 01 	mov  1, %o0
a001c980:	7f ff d8 9c 	call  a0012bf0 <ulp_StatMonPhyControl>
a001c984:	c2 2f 61 44 	stb  %g1, [ %i5 + 0x144 ]
a001c988:	10 80 00 7b 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001c98c:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001c990:	10 80 00 74 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c994:	94 10 20 05 	mov  5, %o2
a001c998:	80 a6 20 10 	cmp  %i0, 0x10
a001c99c:	18 80 00 17 	bgu  a001c9f8 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x1a4>
a001c9a0:	93 2e 20 02 	sll  %i0, 2, %o1
a001c9a4:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001c9a8:	82 10 60 8c 	or  %g1, 0x8c, %g1	! a001c08c <LexPmLinkTrainedHandler.lto_priv.233+0xa4>
a001c9ac:	c2 00 40 09 	ld  [ %g1 + %o1 ], %g1
a001c9b0:	81 c0 40 00 	jmp  %g1
a001c9b4:	01 00 00 00 	nop 
a001c9b8:	82 10 20 0a 	mov  0xa, %g1	! a <chip_version+0x2>
a001c9bc:	90 10 20 00 	clr  %o0
a001c9c0:	7f ff d8 8c 	call  a0012bf0 <ulp_StatMonPhyControl>
a001c9c4:	c2 2f 61 44 	stb  %g1, [ %i5 + 0x144 ]
a001c9c8:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001c9cc:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001c9d0:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a001c9d4:	17 00 00 40 	sethi  %hi(0x10000), %o3
a001c9d8:	98 12 80 0b 	or  %o2, %o3, %o4
a001c9dc:	d8 20 60 08 	st  %o4, [ %g1 + 8 ]
a001c9e0:	1b 3e 07 93 	sethi  %hi(0xf81e4c00), %o5
a001c9e4:	90 13 61 00 	or  %o5, 0x100, %o0	! f81e4d00 <curr_flash_pos+0x377882d8>
a001c9e8:	7f ff 90 77 	call  a0000bc4 <_ilog>
a001c9ec:	01 00 00 00 	nop 
a001c9f0:	10 80 00 61 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001c9f4:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001c9f8:	10 80 00 5a 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001c9fc:	94 10 20 06 	mov  6, %o2
a001ca00:	80 a6 20 11 	cmp  %i0, 0x11
a001ca04:	18 80 00 07 	bgu  a001ca20 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x1cc>
a001ca08:	91 2e 20 02 	sll  %i0, 2, %o0
a001ca0c:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001ca10:	82 10 60 44 	or  %g1, 0x44, %g1	! a001c044 <LexPmLinkTrainedHandler.lto_priv.233+0x5c>
a001ca14:	c2 00 40 08 	ld  [ %g1 + %o0 ], %g1
a001ca18:	81 c0 40 00 	jmp  %g1
a001ca1c:	01 00 00 00 	nop 
a001ca20:	10 80 00 50 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001ca24:	94 10 20 08 	mov  8, %o2	! 8 <chip_version>
a001ca28:	80 a6 20 0d 	cmp  %i0, 0xd
a001ca2c:	18 80 00 07 	bgu  a001ca48 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x1f4>
a001ca30:	89 2e 20 02 	sll  %i0, 2, %g4
a001ca34:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001ca38:	82 10 60 0c 	or  %g1, 0xc, %g1	! a001c00c <LexPmLinkTrainedHandler.lto_priv.233+0x24>
a001ca3c:	c2 00 40 04 	ld  [ %g1 + %g4 ], %g1
a001ca40:	81 c0 40 00 	jmp  %g1
a001ca44:	01 00 00 00 	nop 
a001ca48:	10 80 00 46 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001ca4c:	94 10 20 09 	mov  9, %o2	! 9 <chip_version+0x1>
a001ca50:	80 a6 20 10 	cmp  %i0, 0x10
a001ca54:	18 80 00 25 	bgu  a001cae8 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x294>
a001ca58:	97 2e 20 02 	sll  %i0, 2, %o3
a001ca5c:	03 28 00 6f 	sethi  %hi(0xa001bc00), %g1
a001ca60:	82 10 63 c8 	or  %g1, 0x3c8, %g1	! a001bfc8 <AUX_RexLtCommonHandler+0xb4>
a001ca64:	c2 00 40 0b 	ld  [ %g1 + %o3 ], %g1
a001ca68:	81 c0 40 00 	jmp  %g1
a001ca6c:	01 00 00 00 	nop 
a001ca70:	40 00 00 7f 	call  a001cc6c <RexUsb3Failed>
a001ca74:	01 00 00 00 	nop 
a001ca78:	10 80 00 3f 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001ca7c:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001ca80:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001ca84:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001ca88:	d8 00 60 08 	ld  [ %g1 + 8 ], %o4
a001ca8c:	1b 00 04 00 	sethi  %hi(0x100000), %o5
a001ca90:	9e 13 00 0d 	or  %o4, %o5, %o7
a001ca94:	de 20 60 08 	st  %o7, [ %g1 + 8 ]
a001ca98:	37 3e 07 93 	sethi  %hi(0xf81e4c00), %i3
a001ca9c:	7f ff 90 4a 	call  a0000bc4 <_ilog>
a001caa0:	90 16 e2 00 	or  %i3, 0x200, %o0	! f81e4e00 <curr_flash_pos+0x377883d8>
a001caa4:	40 00 00 b1 	call  a001cd68 <RexUsb3StartSetupPolling>
a001caa8:	01 00 00 00 	nop 
a001caac:	10 80 00 32 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cab0:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cab4:	90 10 20 07 	mov  7, %o0
a001cab8:	40 00 02 62 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001cabc:	01 00 00 00 	nop 
a001cac0:	10 80 00 2d 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cac4:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cac8:	40 00 00 e1 	call  a001ce4c <RexUsb3SetupHotResetState>
a001cacc:	01 00 00 00 	nop 
a001cad0:	10 80 00 29 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cad4:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cad8:	40 00 00 ef 	call  a001ce94 <RexUsb3SetupWarmResetState>
a001cadc:	01 00 00 00 	nop 
a001cae0:	10 80 00 25 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cae4:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cae8:	10 80 00 1e 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001caec:	94 10 20 0a 	mov  0xa, %o2
a001caf0:	80 a6 20 03 	cmp  %i0, 3
a001caf4:	02 80 00 17 	be  a001cb50 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2fc>
a001caf8:	01 00 00 00 	nop 
a001cafc:	18 80 00 07 	bgu  a001cb18 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2c4>
a001cb00:	80 a6 20 05 	cmp  %i0, 5
a001cb04:	80 a6 20 00 	cmp  %i0, 0
a001cb08:	02 80 00 0a 	be  a001cb30 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2dc>
a001cb0c:	94 10 20 07 	mov  7, %o2
a001cb10:	10 80 00 15 	b  a001cb64 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x310>
a001cb14:	05 3e 87 8a 	sethi  %hi(0xfa1e2800), %g2
a001cb18:	02 80 00 0a 	be  a001cb40 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2ec>
a001cb1c:	80 a6 20 09 	cmp  %i0, 9
a001cb20:	02 80 00 15 	be  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cb24:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cb28:	10 80 00 0e 	b  a001cb60 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x30c>
a001cb2c:	94 10 20 07 	mov  7, %o2
a001cb30:	40 00 00 3a 	call  a001cc18 <RexUsb3Disabled>
a001cb34:	01 00 00 00 	nop 
a001cb38:	10 80 00 0f 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cb3c:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cb40:	40 00 00 53 	call  a001cc8c <RexUsb3DeviceRemoved>
a001cb44:	01 00 00 00 	nop 
a001cb48:	10 80 00 0b 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cb4c:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cb50:	40 00 00 3d 	call  a001cc44 <RexUsb3Disconnected>
a001cb54:	01 00 00 00 	nop 
a001cb58:	10 80 00 07 	b  a001cb74 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x320>
a001cb5c:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cb60:	05 3e 87 8a 	sethi  %hi(0xfa1e2800), %g2
a001cb64:	92 10 00 1a 	mov  %i2, %o1
a001cb68:	7f ff 90 17 	call  a0000bc4 <_ilog>
a001cb6c:	90 10 a1 04 	or  %g2, 0x104, %o0
a001cb70:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cb74:	80 a6 40 01 	cmp  %i1, %g1
a001cb78:	02 80 00 08 	be  a001cb98 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x344>
a001cb7c:	f6 0f 61 44 	ldub  [ %i5 + 0x144 ], %i3
a001cb80:	40 00 00 d6 	call  a001ced8 <RexUsb3GetUsb3Status.lto_priv.837>
a001cb84:	01 00 00 00 	nop 
a001cb88:	92 10 00 08 	mov  %o0, %o1
a001cb8c:	7f ff a0 09 	call  a0004bb0 <EVENT_Trigger>
a001cb90:	90 10 20 03 	mov  3, %o0
a001cb94:	f6 0f 61 44 	ldub  [ %i5 + 0x144 ], %i3
a001cb98:	3b 3e c7 89 	sethi  %hi(0xfb1e2400), %i5
a001cb9c:	b0 17 63 00 	or  %i5, 0x300, %i0	! fb1e2700 <curr_flash_pos+0x3a785cd8>
a001cba0:	7f ff 90 09 	call  a0000bc4 <_ilog>
a001cba4:	81 e8 00 00 	restore 

a001cba8 <RexSetupUSB3>:
a001cba8:	9d e3 bf e0 	save  %sp, -32, %sp
a001cbac:	7f ff be 50 	call  a000c4ec <UlpHalEnableUlpInterrupts.constprop.101>
a001cbb0:	11 04 c0 3e 	sethi  %hi(0x1300f800), %o0
a001cbb4:	3b 20 00 14 	sethi  %hi(0x80005000), %i5
a001cbb8:	b0 17 61 00 	or  %i5, 0x100, %i0	! 80005100 <__load_start_lexsrodata+0x20005100>
a001cbbc:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001cbc0:	82 10 64 00 	or  %g1, 0x400, %g1
a001cbc4:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001cbc8:	11 3e 07 92 	sethi  %hi(0xf81e4800), %o0
a001cbcc:	7f ff 8f fe 	call  a0000bc4 <_ilog>
a001cbd0:	90 12 21 00 	or  %o0, 0x100, %o0	! f81e4900 <curr_flash_pos+0x37787ed8>
a001cbd4:	7f ff d5 50 	call  a0012114 <UlpVbusControl>
a001cbd8:	90 10 20 01 	mov  1, %o0
a001cbdc:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001cbe0:	82 10 60 01 	or  %g1, 1, %g1
a001cbe4:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001cbe8:	7f ff 8f f7 	call  a0000bc4 <_ilog>
a001cbec:	11 3e 07 90 	sethi  %hi(0xf81e4000), %o0
a001cbf0:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001cbf4:	05 00 00 08 	sethi  %hi(0x2000), %g2
a001cbf8:	82 28 40 02 	andn  %g1, %g2, %g1
a001cbfc:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001cc00:	07 3e 07 90 	sethi  %hi(0xf81e4000), %g3
a001cc04:	b0 10 20 01 	mov  1, %i0
a001cc08:	7f ff 8f ef 	call  a0000bc4 <_ilog>
a001cc0c:	90 10 e2 00 	or  %g3, 0x200, %o0
a001cc10:	7f ff d7 dc 	call  a0012b80 <ulp_StatMonCoreControl>
a001cc14:	81 e8 00 00 	restore 

a001cc18 <RexUsb3Disabled>:
a001cc18:	9d e3 bf e0 	save  %sp, -32, %sp
a001cc1c:	40 00 00 2a 	call  a001ccc4 <RexUsb3TurnOffUsb3>
a001cc20:	01 00 00 00 	nop 
a001cc24:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cc28:	90 10 20 02 	mov  2, %o0
a001cc2c:	ba 10 61 44 	or  %g1, 0x144, %i5
a001cc30:	40 00 02 04 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001cc34:	c0 28 61 44 	clrb  [ %g1 + 0x144 ]
a001cc38:	c0 2f 60 14 	clrb  [ %i5 + 0x14 ]
a001cc3c:	81 c7 e0 08 	ret 
a001cc40:	81 e8 00 00 	restore 

a001cc44 <RexUsb3Disconnected>:
a001cc44:	9d e3 bf e0 	save  %sp, -32, %sp
a001cc48:	40 00 00 1f 	call  a001ccc4 <RexUsb3TurnOffUsb3>
a001cc4c:	01 00 00 00 	nop 
a001cc50:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cc54:	84 10 61 44 	or  %g1, 0x144, %g2	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cc58:	f0 00 a0 10 	ld  [ %g2 + 0x10 ], %i0
a001cc5c:	86 10 20 01 	mov  1, %g3
a001cc60:	c6 28 61 44 	stb  %g3, [ %g1 + 0x144 ]
a001cc64:	7f ff 91 97 	call  a00012c0 <TIMING_TimerStart>
a001cc68:	81 e8 00 00 	restore 

a001cc6c <RexUsb3Failed>:
a001cc6c:	9d e3 bf e0 	save  %sp, -32, %sp
a001cc70:	40 00 00 15 	call  a001ccc4 <RexUsb3TurnOffUsb3>
a001cc74:	01 00 00 00 	nop 
a001cc78:	84 10 20 07 	mov  7, %g2	! 7 <__lex_srodata_size+0x7>
a001cc7c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cc80:	c4 28 61 44 	stb  %g2, [ %g1 + 0x144 ]	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cc84:	81 c7 e0 08 	ret 
a001cc88:	81 e8 00 00 	restore 

a001cc8c <RexUsb3DeviceRemoved>:
a001cc8c:	9d e3 bf e0 	save  %sp, -32, %sp
a001cc90:	40 00 00 0d 	call  a001ccc4 <RexUsb3TurnOffUsb3>
a001cc94:	01 00 00 00 	nop 
a001cc98:	7f ff ff c4 	call  a001cba8 <RexSetupUSB3>
a001cc9c:	01 00 00 00 	nop 
a001cca0:	40 00 01 e8 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001cca4:	90 10 20 06 	mov  6, %o0	! 6 <__lex_srodata_size+0x6>
a001cca8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ccac:	84 10 61 44 	or  %g1, 0x144, %g2	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001ccb0:	f0 00 a0 0c 	ld  [ %g2 + 0xc ], %i0
a001ccb4:	86 10 20 03 	mov  3, %g3
a001ccb8:	c6 28 61 44 	stb  %g3, [ %g1 + 0x144 ]
a001ccbc:	7f ff 91 81 	call  a00012c0 <TIMING_TimerStart>
a001ccc0:	81 e8 00 00 	restore 

a001ccc4 <RexUsb3TurnOffUsb3>:
a001ccc4:	9d e3 bf e0 	save  %sp, -32, %sp
a001ccc8:	7f ff be 17 	call  a000c524 <UlpHalDisableUlpInterrupts.constprop.102>
a001cccc:	11 04 c0 3e 	sethi  %hi(0x1300f800), %o0
a001ccd0:	7f ff d4 e7 	call  a001206c <ULP_controlTurnOffUSB3>
a001ccd4:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001ccd8:	b0 17 61 44 	or  %i5, 0x144, %i0	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001ccdc:	7f ff 91 87 	call  a00012f8 <TIMING_TimerStop>
a001cce0:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
a001cce4:	7f ff 91 85 	call  a00012f8 <TIMING_TimerStop>
a001cce8:	d0 06 20 0c 	ld  [ %i0 + 0xc ], %o0
a001ccec:	f0 06 20 10 	ld  [ %i0 + 0x10 ], %i0
a001ccf0:	7f ff 91 82 	call  a00012f8 <TIMING_TimerStop>
a001ccf4:	81 e8 00 00 	restore 

a001ccf8 <RexUsb3ReadyDelayTimeout.lto_priv.836>:
a001ccf8:	9d e3 bf e0 	save  %sp, -32, %sp
a001ccfc:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001cd00:	d2 0f 61 44 	ldub  [ %i5 + 0x144 ], %o1	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cd04:	7f ff 8f b0 	call  a0000bc4 <_ilog>
a001cd08:	11 3e 47 8a 	sethi  %hi(0xf91e2800), %o0
a001cd0c:	c2 0f 61 44 	ldub  [ %i5 + 0x144 ], %g1
a001cd10:	80 a0 60 01 	cmp  %g1, 1
a001cd14:	12 80 00 06 	bne  a001cd2c <RexUsb3ReadyDelayTimeout.lto_priv.836+0x34>
a001cd18:	01 00 00 00 	nop 
a001cd1c:	40 00 01 c9 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001cd20:	90 10 20 03 	mov  3, %o0	! 3 <__lex_srodata_size+0x3>
a001cd24:	82 10 20 02 	mov  2, %g1
a001cd28:	c2 2f 61 44 	stb  %g1, [ %i5 + 0x144 ]
a001cd2c:	81 c7 e0 08 	ret 
a001cd30:	81 e8 00 00 	restore 

a001cd34 <RexUsb3DeviceConnectTimeout.lto_priv.835>:
a001cd34:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001cd38:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001cd3c:	c2 00 60 c8 	ld  [ %g1 + 0xc8 ], %g1
a001cd40:	80 88 68 00 	btst  0x800, %g1
a001cd44:	02 80 00 06 	be  a001cd5c <RexUsb3DeviceConnectTimeout.lto_priv.835+0x28>
a001cd48:	90 10 20 06 	mov  6, %o0
a001cd4c:	90 10 20 04 	mov  4, %o0
a001cd50:	82 13 c0 00 	mov  %o7, %g1
a001cd54:	7f ff fe 92 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a001cd58:	9e 10 40 00 	mov  %g1, %o7
a001cd5c:	82 13 c0 00 	mov  %o7, %g1
a001cd60:	40 00 01 b8 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001cd64:	9e 10 40 00 	mov  %g1, %o7

a001cd68 <RexUsb3StartSetupPolling>:
a001cd68:	9d e3 bf e0 	save  %sp, -32, %sp
a001cd6c:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001cd70:	b8 17 61 44 	or  %i5, 0x144, %i4	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cd74:	7f ff 91 53 	call  a00012c0 <TIMING_TimerStart>
a001cd78:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a001cd7c:	7f ff 98 3b 	call  a0002e68 <LEON_TimerRead>
a001cd80:	01 00 00 00 	nop 
a001cd84:	82 10 20 04 	mov  4, %g1	! 4 <__lex_srodata_size+0x4>
a001cd88:	d0 27 20 08 	st  %o0, [ %i4 + 8 ]
a001cd8c:	c2 2f 61 44 	stb  %g1, [ %i5 + 0x144 ]
a001cd90:	81 c7 e0 08 	ret 
a001cd94:	81 e8 00 00 	restore 

a001cd98 <RexUsb3LtssmPoll.lto_priv.834>:
a001cd98:	9d e3 bf e0 	save  %sp, -32, %sp
a001cd9c:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a001cda0:	c2 0f 21 44 	ldub  [ %i4 + 0x144 ], %g1	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cda4:	80 a0 60 04 	cmp  %g1, 4
a001cda8:	12 80 00 27 	bne  a001ce44 <RexUsb3LtssmPoll.lto_priv.834+0xac>
a001cdac:	b0 17 21 44 	or  %i4, 0x144, %i0
a001cdb0:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001cdb4:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001cdb8:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
a001cdbc:	82 08 60 ff 	and  %g1, 0xff, %g1
a001cdc0:	80 a0 60 61 	cmp  %g1, 0x61
a001cdc4:	12 80 00 04 	bne  a001cdd4 <RexUsb3LtssmPoll.lto_priv.834+0x3c>
a001cdc8:	01 00 00 00 	nop 
a001cdcc:	7f ff fe 74 	call  a001c79c <ULP_RexUsb3StateMachineSendEvent.lto_priv.744>
a001cdd0:	91 e8 20 07 	restore  %g0, 7, %o0
a001cdd4:	7f ff 98 25 	call  a0002e68 <LEON_TimerRead>
a001cdd8:	fa 06 20 08 	ld  [ %i0 + 8 ], %i5
a001cddc:	80 a7 40 08 	cmp  %i5, %o0
a001cde0:	1a 80 00 05 	bcc  a001cdf4 <RexUsb3LtssmPoll.lto_priv.834+0x5c>
a001cde4:	82 10 00 1d 	mov  %i5, %g1
a001cde8:	05 00 3f ff 	sethi  %hi(0xfffc00), %g2
a001cdec:	86 10 a3 ff 	or  %g2, 0x3ff, %g3	! ffffff <__target_size+0xfa36d7>
a001cdf0:	82 07 40 03 	add  %i5, %g3, %g1
a001cdf4:	82 20 40 08 	sub  %g1, %o0, %g1
a001cdf8:	09 00 07 a1 	sethi  %hi(0x1e8400), %g4
a001cdfc:	90 11 20 80 	or  %g4, 0x80, %o0	! 1e8480 <__target_size+0x18bb58>
a001ce00:	80 a0 40 08 	cmp  %g1, %o0
a001ce04:	28 80 00 0e 	bleu,a   a001ce3c <RexUsb3LtssmPoll.lto_priv.834+0xa4>
a001ce08:	f0 06 20 04 	ld  [ %i0 + 4 ], %i0
a001ce0c:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001ce10:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001ce14:	d2 00 60 10 	ld  [ %g1 + 0x10 ], %o1
a001ce18:	15 3e 47 88 	sethi  %hi(0xf91e2000), %o2
a001ce1c:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001ce20:	90 12 a0 05 	or  %o2, 5, %o0
a001ce24:	7f ff 8f 68 	call  a0000bc4 <_ilog>
a001ce28:	b0 10 20 05 	mov  5, %i0
a001ce2c:	7f ff ff 90 	call  a001cc6c <RexUsb3Failed>
a001ce30:	01 00 00 00 	nop 
a001ce34:	40 00 01 83 	call  a001d440 <UlpSendCPUCommRexUsb3Message>
a001ce38:	81 e8 00 00 	restore 
a001ce3c:	7f ff 91 21 	call  a00012c0 <TIMING_TimerStart>
a001ce40:	81 e8 00 00 	restore 
a001ce44:	81 c7 e0 08 	ret 
a001ce48:	81 e8 00 00 	restore 

a001ce4c <RexUsb3SetupHotResetState>:
a001ce4c:	9d e3 bf e0 	save  %sp, -32, %sp
a001ce50:	84 10 20 08 	mov  8, %g2
a001ce54:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ce58:	c4 28 61 44 	stb  %g2, [ %g1 + 0x144 ]	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001ce5c:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001ce60:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001ce64:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a001ce68:	88 10 e0 80 	or  %g3, 0x80, %g4
a001ce6c:	c8 20 60 08 	st  %g4, [ %g1 + 8 ]
a001ce70:	15 3e 07 90 	sethi  %hi(0xf81e4000), %o2
a001ce74:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a001ce78:	92 12 21 00 	or  %o0, 0x100, %o1
a001ce7c:	d2 20 60 08 	st  %o1, [ %g1 + 8 ]
a001ce80:	90 12 a3 00 	or  %o2, 0x300, %o0
a001ce84:	7f ff 8f 50 	call  a0000bc4 <_ilog>
a001ce88:	b0 10 20 02 	mov  2, %i0
a001ce8c:	7f ff d6 ef 	call  a0012a48 <UlpStatusChange>
a001ce90:	81 e8 00 00 	restore 

a001ce94 <RexUsb3SetupWarmResetState>:
a001ce94:	9d e3 bf e0 	save  %sp, -32, %sp
a001ce98:	84 10 20 09 	mov  9, %g2
a001ce9c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cea0:	c4 28 61 44 	stb  %g2, [ %g1 + 0x144 ]	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cea4:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001cea8:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__load_start_lexsrodata+0x20005100>
a001ceac:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a001ceb0:	09 00 00 04 	sethi  %hi(0x1000), %g4
a001ceb4:	90 10 c0 04 	or  %g3, %g4, %o0
a001ceb8:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
a001cebc:	7f ff 8f 42 	call  a0000bc4 <_ilog>
a001cec0:	11 3e 07 91 	sethi  %hi(0xf81e4400), %o0
a001cec4:	90 10 20 00 	clr  %o0
a001cec8:	7f ff d7 4a 	call  a0012bf0 <ulp_StatMonPhyControl>
a001cecc:	b0 10 20 03 	mov  3, %i0
a001ced0:	7f ff d6 de 	call  a0012a48 <UlpStatusChange>
a001ced4:	81 e8 00 00 	restore 

a001ced8 <RexUsb3GetUsb3Status.lto_priv.837>:
a001ced8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cedc:	c2 08 61 44 	ldub  [ %g1 + 0x144 ], %g1	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cee0:	82 00 7f fa 	add  %g1, -6, %g1
a001cee4:	82 08 60 ff 	and  %g1, 0xff, %g1
a001cee8:	80 a0 60 04 	cmp  %g1, 4
a001ceec:	18 80 00 05 	bgu  a001cf00 <RexUsb3GetUsb3Status.lto_priv.837+0x28>
a001cef0:	90 10 20 00 	clr  %o0
a001cef4:	05 28 00 7d 	sethi  %hi(0xa001f400), %g2
a001cef8:	86 10 a3 20 	or  %g2, 0x320, %g3	! a001f720 <CSWTCH.21.lto_priv.731>
a001cefc:	d0 08 c0 01 	ldub  [ %g3 + %g1 ], %o0
a001cf00:	81 c3 e0 08 	retl 
a001cf04:	90 0a 20 ff 	and  %o0, 0xff, %o0

a001cf08 <UlpRexUsb3ChannelStatus.lto_priv.833>:
a001cf08:	9d e3 bf e0 	save  %sp, -32, %sp
a001cf0c:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001cf10:	ba 17 61 44 	or  %i5, 0x144, %i5	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001cf14:	d4 0f 60 14 	ldub  [ %i5 + 0x14 ], %o2
a001cf18:	92 10 00 18 	mov  %i0, %o1
a001cf1c:	11 3e 87 a3 	sethi  %hi(0xfa1e8c00), %o0
a001cf20:	7f ff 8f 29 	call  a0000bc4 <_ilog>
a001cf24:	90 12 22 01 	or  %o0, 0x201, %o0	! fa1e8e01 <curr_flash_pos+0x3978c3d9>
a001cf28:	c2 0f 60 14 	ldub  [ %i5 + 0x14 ], %g1
a001cf2c:	80 a0 60 00 	cmp  %g1, 0
a001cf30:	02 80 00 0b 	be  a001cf5c <UlpRexUsb3ChannelStatus.lto_priv.833+0x54>
a001cf34:	80 a6 20 01 	cmp  %i0, 1
a001cf38:	02 80 00 07 	be  a001cf54 <UlpRexUsb3ChannelStatus.lto_priv.833+0x4c>
a001cf3c:	01 00 00 00 	nop 
a001cf40:	80 a6 20 03 	cmp  %i0, 3
a001cf44:	02 80 00 46 	be  a001d05c <LexLtResetMainComponents.lto_priv.701+0x70>
a001cf48:	01 00 00 00 	nop 
a001cf4c:	7f ff c4 47 	call  a000e068 <MCA_ChannelLinkDn>
a001cf50:	91 e8 20 02 	restore  %g0, 2, %o0
a001cf54:	7f ff c3 5a 	call  a000dcbc <MCA_ChannelTxRxSetup>
a001cf58:	91 e8 20 02 	restore  %g0, 2, %o0
a001cf5c:	02 80 00 3c 	be  a001d04c <LexLtResetMainComponents.lto_priv.701+0x60>
a001cf60:	80 a6 20 03 	cmp  %i0, 3
a001cf64:	12 80 00 3c 	bne  a001d054 <LexLtResetMainComponents.lto_priv.701+0x68>
a001cf68:	01 00 00 00 	nop 
a001cf6c:	7f ff fc f9 	call  a001c350 <ULP_RexUsb3Control>
a001cf70:	90 10 20 08 	mov  8, %o0	! 8 <chip_version>
a001cf74:	7f ff fc f7 	call  a001c350 <ULP_RexUsb3Control>
a001cf78:	90 10 20 0b 	mov  0xb, %o0
a001cf7c:	7f ff d4 66 	call  a0012114 <UlpVbusControl>
a001cf80:	90 10 20 00 	clr  %o0
a001cf84:	05 20 00 14 	sethi  %hi(0x80005000), %g2
a001cf88:	b0 10 a1 00 	or  %g2, 0x100, %i0	! 80005100 <__load_start_lexsrodata+0x20005100>
a001cf8c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001cf90:	82 10 60 20 	or  %g1, 0x20, %g1
a001cf94:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001cf98:	07 3e 07 8f 	sethi  %hi(0xf81e3c00), %g3
a001cf9c:	7f ff 8f 0a 	call  a0000bc4 <_ilog>
a001cfa0:	90 10 e2 00 	or  %g3, 0x200, %o0	! f81e3e00 <curr_flash_pos+0x377873d8>
a001cfa4:	7f ff d6 b0 	call  a0012a64 <UlpHalSetupUlpCoreGuards>
a001cfa8:	01 00 00 00 	nop 
a001cfac:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001cfb0:	82 10 61 00 	or  %g1, 0x100, %g1
a001cfb4:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001cfb8:	11 3e 07 92 	sethi  %hi(0xf81e4800), %o0
a001cfbc:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001cfc0:	82 08 77 ff 	and  %g1, -2049, %g1
a001cfc4:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001cfc8:	7f ff 8e ff 	call  a0000bc4 <_ilog>
a001cfcc:	01 00 00 00 	nop 
a001cfd0:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001cfd4:	82 08 7b ff 	and  %g1, -1025, %g1
a001cfd8:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001cfdc:	09 3e 07 92 	sethi  %hi(0xf81e4800), %g4
a001cfe0:	7f ff 8e f9 	call  a0000bc4 <_ilog>
a001cfe4:	90 11 22 00 	or  %g4, 0x200, %o0	! f81e4a00 <curr_flash_pos+0x37787fd8>
a001cfe8:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001cfec:	82 10 60 10 	or  %g1, 0x10, %g1
a001cff0:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001cff4:	13 20 00 13 	sethi  %hi(0x80004c00), %o1
a001cff8:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001cffc:	82 10 60 20 	or  %g1, 0x20, %g1
a001d000:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d004:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d008:	82 10 60 40 	or  %g1, 0x40, %g1
a001d00c:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d010:	03 00 03 ff 	sethi  %hi(0xffc00), %g1
a001d014:	d4 02 60 04 	ld  [ %o1 + 4 ], %o2
a001d018:	82 10 63 f0 	or  %g1, 0x3f0, %g1
a001d01c:	82 12 80 01 	or  %o2, %g1, %g1
a001d020:	c2 22 60 04 	st  %g1, [ %o1 + 4 ]
a001d024:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
a001d028:	82 10 60 08 	or  %g1, 8, %g1
a001d02c:	c2 22 60 04 	st  %g1, [ %o1 + 4 ]
a001d030:	7f ff d6 a9 	call  a0012ad4 <UlpHalRxPartnerFifo>
a001d034:	01 00 00 00 	nop 
a001d038:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d03c:	82 10 60 80 	or  %g1, 0x80, %g1
a001d040:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d044:	7f ff bb 40 	call  a000bd44 <TOPLEVEL_setPollingMask>
a001d048:	91 e8 24 00 	restore  %g0, 0x400, %o0
a001d04c:	40 00 01 02 	call  a001d454 <UlpSendCPUCommRexUsb3ResetMessage>
a001d050:	91 e8 20 08 	restore  %g0, 8, %o0
a001d054:	7f ff fc bf 	call  a001c350 <ULP_RexUsb3Control>
a001d058:	91 e8 20 09 	restore  %g0, 9, %o0
a001d05c:	81 c7 e0 08 	ret 
a001d060:	81 e8 00 00 	restore 

a001d064 <ULP_RexUsb3OverCurrentIntHandler.lto_priv.838>:
a001d064:	11 28 00 74 	sethi  %hi(0xa001d000), %o0
a001d068:	94 10 20 00 	clr  %o2
a001d06c:	92 10 20 00 	clr  %o1
a001d070:	90 12 20 80 	or  %o0, 0x80, %o0
a001d074:	82 13 c0 00 	mov  %o7, %g1
a001d078:	7f ff a3 98 	call  a0005ed8 <CALLBACK_Run>
a001d07c:	9e 10 40 00 	mov  %g1, %o7

a001d080 <ULP_RexUsb3OverCurrentIntCallback>:
a001d080:	9d e3 bf e0 	save  %sp, -32, %sp
a001d084:	90 10 20 0f 	mov  0xf, %o0
a001d088:	7f ff 95 fe 	call  a0002880 <GpioRead>
a001d08c:	b2 10 20 00 	clr  %i1
a001d090:	80 a2 20 00 	cmp  %o0, 0
a001d094:	02 80 00 03 	be  a001d0a0 <ULP_RexUsb3OverCurrentIntCallback+0x20>
a001d098:	b0 10 20 25 	mov  0x25, %i0
a001d09c:	b0 10 20 26 	mov  0x26, %i0
a001d0a0:	7f ff 9e 19 	call  a0004904 <ILOG_istatus>
a001d0a4:	81 e8 00 00 	restore 

a001d0a8 <ULP_RexUsb2Control>:
a001d0a8:	9d e3 bf e0 	save  %sp, -32, %sp
a001d0ac:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
a001d0b0:	92 10 00 18 	mov  %i0, %o1
a001d0b4:	7f ff d6 30 	call  a0012974 <ULP_UsbSetControl>
a001d0b8:	90 12 23 74 	or  %o0, 0x374, %o0
a001d0bc:	80 a2 20 01 	cmp  %o0, 1
a001d0c0:	02 80 00 06 	be  a001d0d8 <ULP_RexUsb2Control+0x30>
a001d0c4:	b8 10 00 08 	mov  %o0, %i4
a001d0c8:	80 a2 20 02 	cmp  %o0, 2
a001d0cc:	02 80 00 05 	be  a001d0e0 <ULP_RexUsb2Control+0x38>
a001d0d0:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001d0d4:	90 10 20 00 	clr  %o0
a001d0d8:	40 00 00 3e 	call  a001d1d0 <ULP_RexUsb2StateMachineSendEvent.lto_priv.751>
a001d0dc:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001d0e0:	ba 17 63 73 	or  %i5, 0x373, %i5	! a1006f73 <rexUsb2Ulp.lto_priv.729>
a001d0e4:	d2 0f 60 01 	ldub  [ %i5 + 1 ], %o1
a001d0e8:	94 10 00 18 	mov  %i0, %o2
a001d0ec:	96 10 00 1c 	mov  %i4, %o3
a001d0f0:	7f ff 8e b5 	call  a0000bc4 <_ilog>
a001d0f4:	11 3e c7 8e 	sethi  %hi(0xfb1e3800), %o0
a001d0f8:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a001d0fc:	82 08 60 3f 	and  %g1, 0x3f, %g1
a001d100:	82 18 60 3f 	xor  %g1, 0x3f, %g1
a001d104:	80 a0 00 01 	cmp  %g0, %g1
a001d108:	b0 60 3f ff 	subx  %g0, -1, %i0
a001d10c:	81 c7 e0 08 	ret 
a001d110:	81 e8 00 00 	restore 

a001d114 <ULP_RexUsb2RxCpuMessageHandler>:
a001d114:	9d e3 bf e0 	save  %sp, -32, %sp
a001d118:	80 a6 a0 00 	cmp  %i2, 0
a001d11c:	02 80 00 06 	be  a001d134 <ULP_RexUsb2RxCpuMessageHandler+0x20>
a001d120:	92 10 00 18 	mov  %i0, %o1
a001d124:	05 3e 47 8a 	sethi  %hi(0xf91e2800), %g2
a001d128:	92 10 00 1a 	mov  %i2, %o1
a001d12c:	7f ff bf 99 	call  a000cf90 <_iassert>
a001d130:	90 10 a2 07 	or  %g2, 0x207, %o0
a001d134:	11 3e 47 8b 	sethi  %hi(0xf91e2c00), %o0
a001d138:	7f ff 8e a3 	call  a0000bc4 <_ilog>
a001d13c:	90 12 21 00 	or  %o0, 0x100, %o0	! f91e2d00 <curr_flash_pos+0x387862d8>
a001d140:	40 00 00 20 	call  a001d1c0 <ULP_RexUsb2Enabled>
a001d144:	01 00 00 00 	nop 
a001d148:	80 a2 20 00 	cmp  %o0, 0
a001d14c:	02 80 00 15 	be  a001d1a0 <ReInitiateLinkTraining+0x2c>
a001d150:	80 a6 20 00 	cmp  %i0, 0
a001d154:	80 a6 20 05 	cmp  %i0, 5
a001d158:	18 80 00 18 	bgu  a001d1b8 <ReInitiateLinkTraining+0x44>
a001d15c:	b1 2e 20 02 	sll  %i0, 2, %i0
a001d160:	03 28 00 70 	sethi  %hi(0xa001c000), %g1
a001d164:	82 10 61 a8 	or  %g1, 0x1a8, %g1	! a001c1a8 <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0xbc>
a001d168:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a001d16c:	81 c0 40 00 	jmp  %g1
a001d170:	01 00 00 00 	nop 
a001d174:	10 80 00 03 	b  a001d180 <ReInitiateLinkTraining+0xc>
a001d178:	b0 10 20 03 	mov  3, %i0	! 3 <__lex_srodata_size+0x3>
a001d17c:	b0 10 20 02 	mov  2, %i0
a001d180:	7f ff ff ca 	call  a001d0a8 <ULP_RexUsb2Control>
a001d184:	81 e8 00 00 	restore 
a001d188:	10 bf ff fe 	b  a001d180 <ReInitiateLinkTraining+0xc>
a001d18c:	b0 10 20 04 	mov  4, %i0
a001d190:	10 bf ff fc 	b  a001d180 <ReInitiateLinkTraining+0xc>
a001d194:	b0 10 20 05 	mov  5, %i0
a001d198:	40 00 00 0e 	call  a001d1d0 <ULP_RexUsb2StateMachineSendEvent.lto_priv.751>
a001d19c:	91 e8 20 02 	restore  %g0, 2, %o0
a001d1a0:	02 80 00 06 	be  a001d1b8 <ReInitiateLinkTraining+0x44>
a001d1a4:	80 a6 20 03 	cmp  %i0, 3
a001d1a8:	02 80 00 04 	be  a001d1b8 <ReInitiateLinkTraining+0x44>
a001d1ac:	b2 10 20 00 	clr  %i1
a001d1b0:	7f ff a6 79 	call  a0006b94 <CPU_COMM_sendSubType>
a001d1b4:	91 e8 20 04 	restore  %g0, 4, %o0
a001d1b8:	81 c7 e0 08 	ret 
a001d1bc:	81 e8 00 00 	restore 

a001d1c0 <ULP_RexUsb2Enabled>:
a001d1c0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001d1c4:	d0 08 63 74 	ldub  [ %g1 + 0x374 ], %o0	! a1006f74 <rexUsb2Ulp.lto_priv.729+0x1>
a001d1c8:	81 c3 e0 08 	retl 
a001d1cc:	90 0a 20 01 	and  %o0, 1, %o0

a001d1d0 <ULP_RexUsb2StateMachineSendEvent.lto_priv.751>:
a001d1d0:	92 10 00 08 	mov  %o0, %o1
a001d1d4:	94 10 20 00 	clr  %o2
a001d1d8:	11 28 00 74 	sethi  %hi(0xa001d000), %o0
a001d1dc:	90 12 21 ec 	or  %o0, 0x1ec, %o0	! a001d1ec <ULP_RexUsb2StateCallback>
a001d1e0:	82 13 c0 00 	mov  %o7, %g1
a001d1e4:	7f ff a3 3d 	call  a0005ed8 <CALLBACK_Run>
a001d1e8:	9e 10 40 00 	mov  %g1, %o7

a001d1ec <ULP_RexUsb2StateCallback>:
a001d1ec:	9d e3 bf e0 	save  %sp, -32, %sp
a001d1f0:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001d1f4:	f2 0f 63 73 	ldub  [ %i5 + 0x373 ], %i1	! a1006f73 <rexUsb2Ulp.lto_priv.729>
a001d1f8:	80 a6 60 01 	cmp  %i1, 1
a001d1fc:	02 80 00 15 	be  a001d250 <UlpSendCPUCommLexUsb3Message+0x10>
a001d200:	82 0e 20 ff 	and  %i0, 0xff, %g1
a001d204:	0a 80 00 06 	bcs  a001d21c <UlpLexRexUsbAllowed+0x2c>
a001d208:	80 a6 60 02 	cmp  %i1, 2
a001d20c:	12 80 00 25 	bne  a001d2a0 <LexCommLinkEventHandler.lto_priv.812+0x38>
a001d210:	f6 0f 63 73 	ldub  [ %i5 + 0x373 ], %i3
a001d214:	10 80 00 1e 	b  a001d28c <LexCommLinkEventHandler.lto_priv.812+0x24>
a001d218:	80 8e 20 ff 	btst  0xff, %i0
a001d21c:	80 a0 60 01 	cmp  %g1, 1
a001d220:	02 80 00 09 	be  a001d244 <UlpSendCPUCommLexUsb3Message+0x4>
a001d224:	80 a0 60 02 	cmp  %g1, 2
a001d228:	32 80 00 1e 	bne,a   a001d2a0 <LexCommLinkEventHandler.lto_priv.812+0x38>
a001d22c:	f6 0f 63 73 	ldub  [ %i5 + 0x373 ], %i3
a001d230:	92 10 20 03 	mov  3, %o1
a001d234:	7f ff a6 58 	call  a0006b94 <CPU_COMM_sendSubType>
a001d238:	90 10 20 04 	mov  4, %o0
a001d23c:	10 80 00 19 	b  a001d2a0 <LexCommLinkEventHandler.lto_priv.812+0x38>
a001d240:	f6 0f 63 73 	ldub  [ %i5 + 0x373 ], %i3
a001d244:	c2 2f 63 73 	stb  %g1, [ %i5 + 0x373 ]
a001d248:	10 80 00 0d 	b  a001d27c <LexCommLinkEventHandler.lto_priv.812+0x14>
a001d24c:	90 10 20 01 	mov  1, %o0
a001d250:	80 a0 60 02 	cmp  %g1, 2
a001d254:	02 80 00 08 	be  a001d274 <LexCommLinkEventHandler.lto_priv.812+0xc>
a001d258:	80 a0 60 03 	cmp  %g1, 3
a001d25c:	12 80 00 0c 	bne  a001d28c <LexCommLinkEventHandler.lto_priv.812+0x24>
a001d260:	80 a0 60 00 	cmp  %g1, 0
a001d264:	92 10 20 02 	mov  2, %o1
a001d268:	7f ff a6 4b 	call  a0006b94 <CPU_COMM_sendSubType>
a001d26c:	90 10 20 04 	mov  4, %o0
a001d270:	82 10 20 02 	mov  2, %g1
a001d274:	c2 2f 63 73 	stb  %g1, [ %i5 + 0x373 ]
a001d278:	90 10 20 00 	clr  %o0
a001d27c:	7f ff d3 a6 	call  a0012114 <UlpVbusControl>
a001d280:	01 00 00 00 	nop 
a001d284:	10 80 00 07 	b  a001d2a0 <LexCommLinkEventHandler.lto_priv.812+0x38>
a001d288:	f6 0f 63 73 	ldub  [ %i5 + 0x373 ], %i3
a001d28c:	12 80 00 05 	bne  a001d2a0 <LexCommLinkEventHandler.lto_priv.812+0x38>
a001d290:	f6 0f 63 73 	ldub  [ %i5 + 0x373 ], %i3
a001d294:	40 00 00 08 	call  a001d2b4 <UlpRexUsb2SetDisabledState>
a001d298:	01 00 00 00 	nop 
a001d29c:	f6 0f 63 73 	ldub  [ %i5 + 0x373 ], %i3
a001d2a0:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a001d2a4:	31 3e c7 89 	sethi  %hi(0xfb1e2400), %i0
a001d2a8:	b0 16 22 00 	or  %i0, 0x200, %i0	! fb1e2600 <curr_flash_pos+0x3a785bd8>
a001d2ac:	7f ff 8e 46 	call  a0000bc4 <_ilog>
a001d2b0:	81 e8 00 00 	restore 

a001d2b4 <UlpRexUsb2SetDisabledState>:
a001d2b4:	9d e3 bf e0 	save  %sp, -32, %sp
a001d2b8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001d2bc:	90 10 20 00 	clr  %o0
a001d2c0:	c0 28 63 73 	clrb  [ %g1 + 0x373 ]
a001d2c4:	7f ff d3 94 	call  a0012114 <UlpVbusControl>
a001d2c8:	b2 10 20 03 	mov  3, %i1
a001d2cc:	7f ff a6 32 	call  a0006b94 <CPU_COMM_sendSubType>
a001d2d0:	91 e8 20 04 	restore  %g0, 4, %o0
a001d2d4:	a0 01 d3 2c 	unknown
a001d2d8:	a0 01 d3 34 	unknown
a001d2dc:	a0 01 d3 3c 	unknown
a001d2e0:	a0 01 d3 44 	unknown
a001d2e4:	a0 01 d3 84 	unknown
a001d2e8:	a0 01 d3 7c 	unknown
a001d2ec:	a0 01 d3 74 	unknown
a001d2f0:	a0 01 d3 6c 	unknown
a001d2f4:	a0 01 d3 4c 	unknown
a001d2f8:	a0 01 d3 54 	unknown
a001d2fc:	a0 01 d3 5c 	unknown

a001d300 <ULP_RexUsbControl>:
a001d300:	9d e3 bf e0 	save  %sp, -32, %sp
a001d304:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001d308:	80 a6 20 0a 	cmp  %i0, 0xa
a001d30c:	18 80 00 20 	bgu  a001d38c <LexUlpUpdateSystem.lto_priv.733+0x1c>
a001d310:	f6 0f 61 38 	ldub  [ %i5 + 0x138 ], %i3
a001d314:	85 2e 20 02 	sll  %i0, 2, %g2
a001d318:	07 28 00 74 	sethi  %hi(0xa001d000), %g3
a001d31c:	82 10 e2 d4 	or  %g3, 0x2d4, %g1	! a001d2d4 <UlpRexUsb2SetDisabledState+0x20>
a001d320:	c2 00 40 02 	ld  [ %g1 + %g2 ], %g1
a001d324:	81 c0 40 00 	jmp  %g1
a001d328:	01 00 00 00 	nop 
a001d32c:	10 80 00 17 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d330:	82 16 e0 01 	or  %i3, 1, %g1
a001d334:	10 80 00 15 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d338:	82 0e ff fe 	and  %i3, -2, %g1
a001d33c:	10 80 00 13 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d340:	82 16 e0 02 	or  %i3, 2, %g1
a001d344:	10 80 00 11 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d348:	82 0e e0 3d 	and  %i3, 0x3d, %g1
a001d34c:	10 80 00 0f 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d350:	82 16 e0 40 	or  %i3, 0x40, %g1
a001d354:	10 80 00 0d 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d358:	82 0e ff bf 	and  %i3, -65, %g1
a001d35c:	88 0e ff bf 	and  %i3, -65, %g4
a001d360:	90 11 3f 80 	or  %g4, -128, %o0
a001d364:	10 80 00 0a 	b  a001d38c <LexUlpUpdateSystem.lto_priv.733+0x1c>
a001d368:	d0 2f 61 38 	stb  %o0, [ %i5 + 0x138 ]
a001d36c:	10 80 00 07 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d370:	82 16 e0 10 	or  %i3, 0x10, %g1
a001d374:	10 80 00 05 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d378:	82 0e ff ef 	and  %i3, -17, %g1
a001d37c:	10 80 00 03 	b  a001d388 <LexUlpUpdateSystem.lto_priv.733+0x18>
a001d380:	82 16 e0 20 	or  %i3, 0x20, %g1
a001d384:	82 0e ff df 	and  %i3, -33, %g1
a001d388:	c2 2f 61 38 	stb  %g1, [ %i5 + 0x138 ]
a001d38c:	d2 0f 61 38 	ldub  [ %i5 + 0x138 ], %o1
a001d390:	94 0a 60 33 	and  %o1, 0x33, %o2
a001d394:	80 a2 a0 33 	cmp  %o2, 0x33
a001d398:	02 80 00 04 	be  a001d3a8 <LexUlpUpdateSystem.lto_priv.733+0x38>
a001d39c:	92 10 20 02 	mov  2, %o1
a001d3a0:	10 80 00 0a 	b  a001d3c8 <LexUlpUpdateSystem.lto_priv.733+0x58>
a001d3a4:	b8 10 20 07 	mov  7, %i4
a001d3a8:	7f ff a5 fb 	call  a0006b94 <CPU_COMM_sendSubType>
a001d3ac:	90 10 20 03 	mov  3, %o0
a001d3b0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d3b4:	c2 08 61 38 	ldub  [ %g1 + 0x138 ], %g1	! a1002138 <rexUlp.lto_priv.732>
a001d3b8:	80 88 60 40 	btst  0x40, %g1
a001d3bc:	02 80 00 03 	be  a001d3c8 <LexUlpUpdateSystem.lto_priv.733+0x58>
a001d3c0:	b8 10 20 07 	mov  7, %i4
a001d3c4:	b8 10 20 06 	mov  6, %i4
a001d3c8:	82 1f 20 06 	xor  %i4, 6, %g1
a001d3cc:	19 3e c7 8d 	sethi  %hi(0xfb1e3400), %o4
a001d3d0:	80 a0 00 01 	cmp  %g0, %g1
a001d3d4:	d2 0f 61 38 	ldub  [ %i5 + 0x138 ], %o1
a001d3d8:	96 60 3f ff 	subx  %g0, -1, %o3
a001d3dc:	94 10 00 18 	mov  %i0, %o2
a001d3e0:	7f ff 8d f9 	call  a0000bc4 <_ilog>
a001d3e4:	90 13 23 00 	or  %o4, 0x300, %o0
a001d3e8:	c2 0f 61 38 	ldub  [ %i5 + 0x138 ], %g1
a001d3ec:	96 0e e0 ff 	and  %i3, 0xff, %o3
a001d3f0:	80 a2 c0 01 	cmp  %o3, %g1
a001d3f4:	02 80 00 11 	be  a001d438 <ULP_controlLexInitUSB3+0x14>
a001d3f8:	01 00 00 00 	nop 
a001d3fc:	7f ff fb d5 	call  a001c350 <ULP_RexUsb3Control>
a001d400:	90 10 00 1c 	mov  %i4, %o0
a001d404:	7f ff ff 29 	call  a001d0a8 <ULP_RexUsb2Control>
a001d408:	90 10 00 1c 	mov  %i4, %o0
a001d40c:	82 0e e0 33 	and  %i3, 0x33, %g1
a001d410:	80 a0 60 33 	cmp  %g1, 0x33
a001d414:	12 80 00 09 	bne  a001d438 <ULP_controlLexInitUSB3+0x14>
a001d418:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d41c:	c2 08 61 38 	ldub  [ %g1 + 0x138 ], %g1	! a1002138 <rexUlp.lto_priv.732>
a001d420:	82 08 60 33 	and  %g1, 0x33, %g1
a001d424:	80 a0 60 33 	cmp  %g1, 0x33
a001d428:	02 80 00 04 	be  a001d438 <ULP_controlLexInitUSB3+0x14>
a001d42c:	b2 10 20 03 	mov  3, %i1
a001d430:	7f ff a5 d9 	call  a0006b94 <CPU_COMM_sendSubType>
a001d434:	91 e8 20 03 	restore  %g0, 3, %o0
a001d438:	81 c7 e0 08 	ret 
a001d43c:	81 e8 00 00 	restore 

a001d440 <UlpSendCPUCommRexUsb3Message>:
a001d440:	92 10 00 08 	mov  %o0, %o1
a001d444:	90 10 20 05 	mov  5, %o0
a001d448:	82 13 c0 00 	mov  %o7, %g1
a001d44c:	7f ff a5 d2 	call  a0006b94 <CPU_COMM_sendSubType>
a001d450:	9e 10 40 00 	mov  %g1, %o7

a001d454 <UlpSendCPUCommRexUsb3ResetMessage>:
a001d454:	92 10 00 08 	mov  %o0, %o1
a001d458:	90 10 20 06 	mov  6, %o0
a001d45c:	82 13 c0 00 	mov  %o7, %g1
a001d460:	7f ff a5 cd 	call  a0006b94 <CPU_COMM_sendSubType>
a001d464:	9e 10 40 00 	mov  %g1, %o7

a001d468 <UlpRexSetVbus>:
a001d468:	9d e3 bf e0 	save  %sp, -32, %sp
a001d46c:	80 a6 20 00 	cmp  %i0, 0
a001d470:	12 80 00 11 	bne  a001d4b4 <UlpRexSetVbus+0x4c>
a001d474:	84 10 20 01 	mov  1, %g2
a001d478:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001d47c:	c2 08 63 73 	ldub  [ %g1 + 0x373 ], %g1	! a1006f73 <rexUsb2Ulp.lto_priv.729>
a001d480:	80 a0 60 01 	cmp  %g1, 1
a001d484:	02 80 00 0d 	be  a001d4b8 <UlpRexSetVbus+0x50>
a001d488:	37 28 40 08 	sethi  %hi(0xa1002000), %i3
a001d48c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d490:	c6 08 61 44 	ldub  [ %g1 + 0x144 ], %g3	! a1002144 <rexUsb3Ulp.lto_priv.730>
a001d494:	80 a0 e0 0a 	cmp  %g3, 0xa
a001d498:	18 80 00 08 	bgu  a001d4b8 <UlpRexSetVbus+0x50>
a001d49c:	84 10 20 00 	clr  %g2
a001d4a0:	82 10 20 01 	mov  1, %g1
a001d4a4:	83 28 40 03 	sll  %g1, %g3, %g1
a001d4a8:	82 08 67 78 	and  %g1, 0x778, %g1
a001d4ac:	80 a0 00 01 	cmp  %g0, %g1
a001d4b0:	84 40 20 00 	addx  %g0, 0, %g2
a001d4b4:	37 28 40 08 	sethi  %hi(0xa1002000), %i3
a001d4b8:	c8 06 e1 38 	ld  [ %i3 + 0x138 ], %g4	! a1002138 <rexUlp.lto_priv.732>
a001d4bc:	03 00 10 00 	sethi  %hi(0x400000), %g1
a001d4c0:	ba 08 a0 01 	and  %g2, 1, %i5
a001d4c4:	80 89 00 01 	btst  %g4, %g1
a001d4c8:	12 80 00 1d 	bne  a001d53c <UlpRexSetVbus+0xd4>
a001d4cc:	b8 16 e1 38 	or  %i3, 0x138, %i4
a001d4d0:	80 a0 a0 00 	cmp  %g2, 0
a001d4d4:	22 80 00 06 	be,a   a001d4ec <UlpRexSetVbus+0x84>
a001d4d8:	90 10 20 00 	clr  %o0
a001d4dc:	7f ff b2 1e 	call  a0009d54 <GpioSet>
a001d4e0:	90 10 20 0e 	mov  0xe, %o0
a001d4e4:	10 80 00 05 	b  a001d4f8 <UlpRexSetVbus+0x90>
a001d4e8:	90 10 20 21 	mov  0x21, %o0
a001d4ec:	7f ff b2 64 	call  a0009e7c <GPIO_dataWriteRMW>
a001d4f0:	13 00 00 10 	sethi  %hi(0x4000), %o1
a001d4f4:	90 10 20 22 	mov  0x22, %o0
a001d4f8:	03 3e 07 80 	sethi  %hi(0xf81e0000), %g1
a001d4fc:	93 2a 20 08 	sll  %o0, 8, %o1
a001d500:	7f ff 8d b1 	call  a0000bc4 <_ilog>
a001d504:	90 12 40 01 	or  %o1, %g1, %o0
a001d508:	c2 06 e1 38 	ld  [ %i3 + 0x138 ], %g1
a001d50c:	83 30 60 17 	srl  %g1, 0x17, %g1
a001d510:	80 88 60 01 	btst  1, %g1
a001d514:	02 80 00 0a 	be  a001d53c <UlpRexSetVbus+0xd4>
a001d518:	80 a7 60 00 	cmp  %i5, 0
a001d51c:	12 80 00 09 	bne  a001d540 <UlpRexSetVbus+0xd8>
a001d520:	c2 0f 20 01 	ldub  [ %i4 + 1 ], %g1
a001d524:	82 10 60 40 	or  %g1, 0x40, %g1
a001d528:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a001d52c:	7f ff 8f 65 	call  a00012c0 <TIMING_TimerStart>
a001d530:	c2 2f 20 01 	stb  %g1, [ %i4 + 1 ]
a001d534:	7f ff ff 73 	call  a001d300 <ULP_RexUsbControl>
a001d538:	90 10 20 06 	mov  6, %o0
a001d53c:	c2 0f 20 01 	ldub  [ %i4 + 1 ], %g1
a001d540:	95 2f 60 07 	sll  %i5, 7, %o2
a001d544:	82 08 60 7f 	and  %g1, 0x7f, %g1
a001d548:	96 10 40 0a 	or  %g1, %o2, %o3
a001d54c:	d6 2f 20 01 	stb  %o3, [ %i4 + 1 ]
a001d550:	81 c7 e0 08 	ret 
a001d554:	81 e8 00 00 	restore 

a001d558 <I2CD_dp130Enable>:
a001d558:	9d e3 bf e0 	save  %sp, -32, %sp
a001d55c:	90 10 20 0a 	mov  0xa, %o0
a001d560:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a001d564:	ba 17 62 38 	or  %i5, 0x238, %i5	! a1007238 <dp130Ctx.lto_priv.641>
a001d568:	7f ff b1 fb 	call  a0009d54 <GpioSet>
a001d56c:	f0 27 60 08 	st  %i0, [ %i5 + 8 ]
a001d570:	7f ff b1 f9 	call  a0009d54 <GpioSet>
a001d574:	90 10 20 09 	mov  9, %o0
a001d578:	f0 07 60 04 	ld  [ %i5 + 4 ], %i0
a001d57c:	7f ff 8f 51 	call  a00012c0 <TIMING_TimerStart>
a001d580:	81 e8 00 00 	restore 

a001d584 <I2CD_dp130GeneralReadHandler>:
a001d584:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001d588:	c0 28 62 38 	clrb  [ %g1 + 0x238 ]	! a1007238 <dp130Ctx.lto_priv.641>
a001d58c:	d2 0a 00 00 	ldub  [ %o0 ], %o1
a001d590:	11 3e 44 87 	sethi  %hi(0xf9121c00), %o0
a001d594:	90 12 21 06 	or  %o0, 0x106, %o0	! f9121d06 <curr_flash_pos+0x386c52de>
a001d598:	82 13 c0 00 	mov  %o7, %g1
a001d59c:	7f ff 8d 8a 	call  a0000bc4 <_ilog>
a001d5a0:	9e 10 40 00 	mov  %g1, %o7

a001d5a4 <DP130ResetWaitTimerHandler.lto_priv.758>:
a001d5a4:	9d e3 bf e0 	save  %sp, -32, %sp
a001d5a8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001d5ac:	c4 08 62 38 	ldub  [ %g1 + 0x238 ], %g2	! a1007238 <dp130Ctx.lto_priv.641>
a001d5b0:	80 a0 a0 00 	cmp  %g2, 0
a001d5b4:	02 80 00 06 	be  a001d5cc <DP130ResetWaitTimerHandler.lto_priv.758+0x28>
a001d5b8:	b2 10 62 38 	or  %g1, 0x238, %i1
a001d5bc:	17 3e 44 87 	sethi  %hi(0xf9121c00), %o3
a001d5c0:	92 10 23 60 	mov  0x360, %o1
a001d5c4:	7f ff be 73 	call  a000cf90 <_iassert>
a001d5c8:	90 12 e2 07 	or  %o3, 0x207, %o0
a001d5cc:	07 28 00 75 	sethi  %hi(0xa001d400), %g3
a001d5d0:	90 10 20 05 	mov  5, %o0
a001d5d4:	88 10 e2 0c 	or  %g3, 0x20c, %g4
a001d5d8:	d0 2e 60 14 	stb  %o0, [ %i1 + 0x14 ]
a001d5dc:	92 10 3f 80 	mov  -128, %o1
a001d5e0:	c8 26 60 10 	st  %g4, [ %i1 + 0x10 ]
a001d5e4:	94 10 20 02 	mov  2, %o2
a001d5e8:	d2 2e 60 15 	stb  %o1, [ %i1 + 0x15 ]
a001d5ec:	37 28 00 61 	sethi  %hi(0xa0018400), %i3
a001d5f0:	31 28 00 86 	sethi  %hi(0xa0021800), %i0
a001d5f4:	d4 28 62 38 	stb  %o2, [ %g1 + 0x238 ]
a001d5f8:	b6 16 e2 00 	or  %i3, 0x200, %i3
a001d5fc:	b4 10 20 02 	mov  2, %i2
a001d600:	b2 06 60 14 	add  %i1, 0x14, %i1
a001d604:	7f ff ab 83 	call  a0008410 <I2C_WriteAsync>
a001d608:	91 ee 23 78 	restore  %i0, 0x378, %o0

a001d60c <I2CD_dp130SetEqEnableHandler>:
a001d60c:	9d e3 bf e0 	save  %sp, -32, %sp
a001d610:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001d614:	82 10 62 38 	or  %g1, 0x238, %g1	! a1007238 <dp130Ctx.lto_priv.641>
a001d618:	f0 28 60 0c 	stb  %i0, [ %g1 + 0xc ]
a001d61c:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a001d620:	80 a0 60 00 	cmp  %g1, 0
a001d624:	02 80 00 04 	be  a001d634 <I2CD_dp130SetEqEnableHandler+0x28>
a001d628:	01 00 00 00 	nop 
a001d62c:	9f c0 40 00 	call  %g1
a001d630:	90 10 00 18 	mov  %i0, %o0
a001d634:	81 c7 e0 08 	ret 
a001d638:	81 e8 00 00 	restore 

Disassembly of section .lexftext:

a00161f8 <I2CD_linkTrainingPollForPllLock.constprop.154>:
a00161f8:	9d e3 bf e0 	save  %sp, -32, %sp
a00161fc:	39 28 40 1c 	sethi  %hi(0xa1007000), %i4
a0016200:	ba 17 22 20 	or  %i4, 0x220, %i5	! a1007220 <dp130ApiCtx>
a0016204:	d4 0f 60 11 	ldub  [ %i5 + 0x11 ], %o2
a0016208:	80 a2 a0 00 	cmp  %o2, 0
a001620c:	02 80 00 06 	be  a0016224 <I2CD_linkTrainingPollForPllLock.constprop.154+0x2c>
a0016210:	92 10 20 02 	mov  2, %o1
a0016214:	17 3e 84 86 	sethi  %hi(0xfa121800), %o3
a0016218:	92 10 21 f1 	mov  0x1f1, %o1
a001621c:	7f ff db 5d 	call  a000cf90 <_iassert>
a0016220:	90 12 e0 07 	or  %o3, 7, %o0
a0016224:	11 3e 44 86 	sethi  %hi(0xf9121800), %o0
a0016228:	7f ff aa 67 	call  a0000bc4 <_ilog>
a001622c:	90 12 22 01 	or  %o0, 0x201, %o0	! f9121a01 <curr_flash_pos+0x386c4fd9>
a0016230:	82 10 20 03 	mov  3, %g1
a0016234:	c2 2f 60 11 	stb  %g1, [ %i5 + 0x11 ]
a0016238:	03 28 00 62 	sethi  %hi(0xa0018800), %g1
a001623c:	82 10 63 d4 	or  %g1, 0x3d4, %g1	! a0018bd4 <RetimerLockCheckHandler.lto_priv.168>
a0016240:	c2 27 22 20 	st  %g1, [ %i4 + 0x220 ]
a0016244:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0016248:	86 10 20 01 	mov  1, %g3
a001624c:	84 10 62 3c 	or  %g1, 0x23c, %g2
a0016250:	c6 28 62 3c 	stb  %g3, [ %g1 + 0x23c ]
a0016254:	03 28 00 6c 	sethi  %hi(0xa001b000), %g1
a0016258:	82 10 60 bc 	or  %g1, 0xbc, %g1	! a001b0bc <_I2CD_linkTrainingPllPoll.lto_priv.167>
a001625c:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
a0016260:	03 28 40 1e 	sethi  %hi(0xa1007800), %g1
a0016264:	82 10 60 34 	or  %g1, 0x34, %g1	! a1007834 <__rex_lex_data_overlay_start>
a0016268:	c8 08 60 49 	ldub  [ %g1 + 0x49 ], %g4
a001626c:	d2 08 60 48 	ldub  [ %g1 + 0x48 ], %o1
a0016270:	f0 08 60 4a 	ldub  [ %g1 + 0x4a ], %i0
a0016274:	c0 2f 60 13 	clrb  [ %i5 + 0x13 ]
a0016278:	c8 28 a0 08 	stb  %g4, [ %g2 + 8 ]
a001627c:	d2 28 a0 0e 	stb  %o1, [ %g2 + 0xe ]
a0016280:	40 00 14 0e 	call  a001b2b8 <setPage.lto_priv.269>
a0016284:	81 e8 00 00 	restore 

a0016288 <AUX_GetHostConnectedInfo>:
a0016288:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001628c:	c2 00 62 c8 	ld  [ %g1 + 0x2c8 ], %g1	! a1002ec8 <aux.lto_priv.579>
a0016290:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a0016294:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0016298:	85 32 20 1f 	srl  %o0, 0x1f, %g2
a001629c:	83 30 60 1d 	srl  %g1, 0x1d, %g1
a00162a0:	82 08 60 01 	and  %g1, 1, %g1
a00162a4:	86 10 80 01 	or  %g2, %g1, %g3
a00162a8:	81 c3 e0 08 	retl 
a00162ac:	90 18 e0 01 	xor  %g3, 1, %o0

a00162b0 <AUX_LexISR>:
a00162b0:	9d e3 bf c8 	save  %sp, -56, %sp
a00162b4:	7f ff b2 ed 	call  a0002e68 <LEON_TimerRead>
a00162b8:	37 28 40 0b 	sethi  %hi(0xa1002c00), %i3
a00162bc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00162c0:	d0 20 62 d4 	st  %o0, [ %g1 + 0x2d4 ]	! a1002ed4 <enterTime.16141.lto_priv.575>
a00162c4:	07 00 00 c0 	sethi  %hi(0x30000), %g3
a00162c8:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a00162cc:	fa 00 60 44 	ld  [ %g1 + 0x44 ], %i5
a00162d0:	c4 00 60 40 	ld  [ %g1 + 0x40 ], %g2
a00162d4:	ba 0f 40 02 	and  %i5, %g2, %i5
a00162d8:	80 8f 40 03 	btst  %i5, %g3
a00162dc:	02 80 00 39 	be  a00163c0 <AUX_RexOverCurrentIntCallback+0x14>
a00162e0:	31 00 00 04 	sethi  %hi(0x1000), %i0
a00162e4:	c6 20 60 44 	st  %g3, [ %g1 + 0x44 ]
a00162e8:	7f ff ff e8 	call  a0016288 <AUX_GetHostConnectedInfo>
a00162ec:	ba 2f 40 03 	andn  %i5, %g3, %i5
a00162f0:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a00162f4:	f8 08 60 3e 	ldub  [ %g1 + 0x3e ], %i4
a00162f8:	f4 08 60 3a 	ldub  [ %g1 + 0x3a ], %i2
a00162fc:	c8 00 60 38 	ld  [ %g1 + 0x38 ], %g4
a0016300:	b2 10 00 08 	mov  %o0, %i1
a0016304:	90 11 20 10 	or  %g4, 0x10, %o0
a0016308:	d0 20 60 38 	st  %o0, [ %g1 + 0x38 ]
a001630c:	05 3e c2 08 	sethi  %hi(0xfb082000), %g2
a0016310:	d2 00 60 38 	ld  [ %g1 + 0x38 ], %o1
a0016314:	94 0a 7f ef 	and  %o1, -17, %o2
a0016318:	d4 20 60 38 	st  %o2, [ %g1 + 0x38 ]
a001631c:	b8 0f 20 ff 	and  %i4, 0xff, %i4
a0016320:	d6 00 60 3c 	ld  [ %g1 + 0x3c ], %o3
a0016324:	98 12 e0 10 	or  %o3, 0x10, %o4
a0016328:	d8 20 60 3c 	st  %o4, [ %g1 + 0x3c ]
a001632c:	b4 0e a0 ff 	and  %i2, 0xff, %i2
a0016330:	da 00 60 3c 	ld  [ %g1 + 0x3c ], %o5
a0016334:	b0 0b 7f ef 	and  %o5, -17, %i0
a0016338:	f0 20 60 3c 	st  %i0, [ %g1 + 0x3c ]
a001633c:	96 10 00 19 	mov  %i1, %o3
a0016340:	94 10 00 1c 	mov  %i4, %o2
a0016344:	92 10 00 1a 	mov  %i2, %o1
a0016348:	7f ff aa 1f 	call  a0000bc4 <_ilog>
a001634c:	90 10 a1 02 	or  %g2, 0x102, %o0
a0016350:	80 a6 80 1c 	cmp  %i2, %i4
a0016354:	82 40 20 00 	addx  %g0, 0, %g1
a0016358:	80 a6 40 01 	cmp  %i1, %g1
a001635c:	1a 80 00 11 	bcc  a00163a0 <AUX_RexOverCurrentIsrHandler.lto_priv.789+0x10>
a0016360:	80 a6 80 1c 	cmp  %i2, %i4
a0016364:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016368:	f2 00 60 00 	ld  [ %g1 ], %i1
a001636c:	c8 06 61 6c 	ld  [ %i1 + 0x16c ], %g4
a0016370:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016374:	d0 06 61 6c 	ld  [ %i1 + 0x16c ], %o0
a0016378:	c8 20 60 04 	st  %g4, [ %g1 + 4 ]
a001637c:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a0016380:	82 10 60 08 	or  %g1, 8, %g1	! 4000008 <__target_size+0x3fa36e0>
a0016384:	82 0a 00 01 	and  %o0, %g1, %g1
a0016388:	c2 26 61 6c 	st  %g1, [ %i1 + 0x16c ]
a001638c:	03 3e ff ff 	sethi  %hi(0xfbfffc00), %g1
a0016390:	82 10 63 f7 	or  %g1, 0x3f7, %g1	! fbfffff7 <curr_flash_pos+0x3b5a35cf>
a0016394:	c2 26 61 70 	st  %g1, [ %i1 + 0x170 ]
a0016398:	10 80 00 0a 	b  a00163c0 <AUX_RexOverCurrentIntCallback+0x14>
a001639c:	31 00 00 04 	sethi  %hi(0x1000), %i0
a00163a0:	08 80 00 08 	bleu  a00163c0 <AUX_RexOverCurrentIntCallback+0x14>
a00163a4:	31 00 00 04 	sethi  %hi(0x1000), %i0
a00163a8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00163ac:	1f 28 40 0b 	sethi  %hi(0xa1002c00), %o7
a00163b0:	c2 00 60 00 	ld  [ %g1 ], %g1
a00163b4:	c6 03 e0 04 	ld  [ %o7 + 4 ], %g3
a00163b8:	c6 20 61 6c 	st  %g3, [ %g1 + 0x16c ]
a00163bc:	31 00 00 04 	sethi  %hi(0x1000), %i0
a00163c0:	80 8f 40 18 	btst  %i5, %i0
a00163c4:	02 80 00 1b 	be  a0016430 <AUX_RexISR+0x4>
a00163c8:	80 8f 60 80 	btst  0x80, %i5
a00163cc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00163d0:	c2 00 62 d0 	ld  [ %g1 + 0x2d0 ], %g1	! a1002ed0 <auxLexIsrCtx.lto_priv.576>
a00163d4:	9f c0 40 00 	call  %g1
a00163d8:	90 10 00 18 	mov  %i0, %o0
a00163dc:	7f ff ff ab 	call  a0016288 <AUX_GetHostConnectedInfo>
a00163e0:	01 00 00 00 	nop 
a00163e4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00163e8:	80 a2 20 00 	cmp  %o0, 0
a00163ec:	12 80 00 0a 	bne  a0016414 <RexAuxSuperHandler.part.1.lto_priv.601+0x40>
a00163f0:	c0 20 60 04 	clr  [ %g1 + 4 ]
a00163f4:	13 00 00 ff 	sethi  %hi(0x3fc00), %o1
a00163f8:	03 3f ff 00 	sethi  %hi(0xfffc0000), %g1
a00163fc:	82 10 60 70 	or  %g1, 0x70, %g1	! fffc0070 <curr_flash_pos+0x3f563648>
a0016400:	90 12 63 8f 	or  %o1, 0x38f, %o0
a0016404:	7f ff b1 35 	call  a00028d8 <AUX_DisableAuxInterrupts>
a0016408:	ba 0f 40 01 	and  %i5, %g1, %i5
a001640c:	10 80 00 09 	b  a0016430 <AUX_RexISR+0x4>
a0016410:	80 8f 60 80 	btst  0x80, %i5
a0016414:	03 00 00 04 	sethi  %hi(0x1000), %g1
a0016418:	90 10 20 81 	mov  0x81, %o0
a001641c:	7f ff b1 27 	call  a00028b8 <AUX_EnableAuxInterrupts>
a0016420:	ba 2f 40 01 	andn  %i5, %g1, %i5
a0016424:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a0016428:	f0 20 60 44 	st  %i0, [ %g1 + 0x44 ]
a001642c:	80 8f 60 80 	btst  0x80, %i5
a0016430:	02 80 00 0a 	be  a0016458 <AUX_RexISR+0x2c>
a0016434:	80 8f 60 01 	btst  1, %i5
a0016438:	15 3e 02 05 	sethi  %hi(0xf8081400), %o2
a001643c:	7f ff a9 e2 	call  a0000bc4 <_ilog>
a0016440:	90 12 a3 05 	or  %o2, 0x305, %o0	! f8081705 <curr_flash_pos+0x37624cdd>
a0016444:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a0016448:	96 10 20 80 	mov  0x80, %o3
a001644c:	d6 20 60 44 	st  %o3, [ %g1 + 0x44 ]
a0016450:	ba 0f 7f 7f 	and  %i5, -129, %i5
a0016454:	80 8f 60 01 	btst  1, %i5
a0016458:	02 80 00 8a 	be  a0016680 <RexSendRequestDownstream>
a001645c:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a0016460:	d8 00 60 04 	ld  [ %g1 + 4 ], %o4
a0016464:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0016468:	39 3f ff 80 	sethi  %hi(0xfffe0000), %i4
a001646c:	b4 28 40 1c 	andn  %g1, %i4, %i2
a0016470:	9b 33 20 18 	srl  %o4, 0x18, %o5
a0016474:	03 00 00 15 	sethi  %hi(0x5400), %g1
a0016478:	b0 10 20 01 	mov  1, %i0
a001647c:	82 10 60 f6 	or  %g1, 0xf6, %g1
a0016480:	80 a6 80 01 	cmp  %i2, %g1
a0016484:	18 80 00 5b 	bgu  a00165f0 <AUX_RexEnqueueLocalRequest+0x4c>
a0016488:	b4 0b 60 0f 	and  %o5, 0xf, %i2
a001648c:	7f ff b2 77 	call  a0002e68 <LEON_TimerRead>
a0016490:	33 28 40 1c 	sethi  %hi(0xa1007000), %i1
a0016494:	7f ff b1 21 	call  a0002918 <AUX_LoadTransaction>
a0016498:	90 07 bf eb 	add  %fp, -21, %o0
a001649c:	d0 2f bf ff 	stb  %o0, [ %fp + -1 ]
a00164a0:	80 a2 20 ff 	cmp  %o0, 0xff
a00164a4:	02 80 00 4d 	be  a00165d8 <AUX_RexEnqueueLocalRequest+0x34>
a00164a8:	b8 16 61 68 	or  %i1, 0x168, %i4
a00164ac:	d4 0f 20 14 	ldub  [ %i4 + 0x14 ], %o2
a00164b0:	82 1a 00 0a 	xor  %o0, %o2, %g1
a00164b4:	80 a0 00 01 	cmp  %g0, %g1
a00164b8:	84 60 3f ff 	subx  %g0, -1, %g2
a00164bc:	80 a0 00 08 	cmp  %g0, %o0
a00164c0:	82 40 20 00 	addx  %g0, 0, %g1
a00164c4:	80 88 80 01 	btst  %g2, %g1
a00164c8:	02 80 00 09 	be  a00164ec <AUX_RexISR+0xc0>
a00164cc:	80 a2 a0 00 	cmp  %o2, 0
a00164d0:	02 80 00 08 	be  a00164f0 <AUX_RexISR+0xc4>
a00164d4:	92 07 bf eb 	add  %fp, -21, %o1
a00164d8:	7f ff b3 6b 	call  a0003284 <memeq>
a00164dc:	90 10 00 1c 	mov  %i4, %o0
a00164e0:	80 a2 20 00 	cmp  %o0, 0
a00164e4:	32 80 00 79 	bne,a   a00166c8 <RexRequestPendingHandler.lto_priv.205+0x28>
a00164e8:	c2 0f 20 15 	ldub  [ %i4 + 0x15 ], %g1
a00164ec:	92 07 bf eb 	add  %fp, -21, %o1
a00164f0:	94 10 20 15 	mov  0x15, %o2
a00164f4:	7f ff a7 ed 	call  a00004a8 <memcpy>
a00164f8:	90 16 61 68 	or  %i1, 0x168, %o0
a00164fc:	c6 0e 61 68 	ldub  [ %i1 + 0x168 ], %g3
a0016500:	89 30 e0 04 	srl  %g3, 4, %g4
a0016504:	82 09 20 0b 	and  %g4, 0xb, %g1
a0016508:	80 a0 60 03 	cmp  %g1, 3
a001650c:	02 80 00 05 	be  a0016520 <AUX_RexISR+0xf4>
a0016510:	92 09 20 ff 	and  %g4, 0xff, %o1
a0016514:	80 a2 60 09 	cmp  %o1, 9
a0016518:	08 80 00 06 	bleu  a0016530 <AUX_RexISR+0x104>
a001651c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016520:	33 3e 82 02 	sethi  %hi(0xfa080800), %i1
a0016524:	94 10 20 77 	mov  0x77, %o2
a0016528:	10 80 00 60 	b  a00166a8 <RexRequestPendingHandler.lto_priv.205+0x8>
a001652c:	90 16 61 07 	or  %i1, 0x107, %o0
a0016530:	1f 28 40 1c 	sethi  %hi(0xa1007000), %o7
a0016534:	c2 00 60 34 	ld  [ %g1 + 0x34 ], %g1
a0016538:	92 13 e1 7d 	or  %o7, 0x17d, %o1
a001653c:	9f c0 40 00 	call  %g1
a0016540:	90 02 7f eb 	add  %o1, -21, %o0
a0016544:	d0 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %o0
a0016548:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
a001654c:	31 3f ff 80 	sethi  %hi(0xfffe0000), %i0
a0016550:	92 28 40 18 	andn  %g1, %i0, %o1
a0016554:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
a0016558:	83 30 60 18 	srl  %g1, 0x18, %g1
a001655c:	82 08 60 0f 	and  %g1, 0xf, %g1
a0016560:	80 a6 80 01 	cmp  %i2, %g1
a0016564:	03 00 00 15 	sethi  %hi(0x5400), %g1
a0016568:	94 60 3f ff 	subx  %g0, -1, %o2
a001656c:	82 10 62 6d 	or  %g1, 0x26d, %g1
a0016570:	80 a0 40 09 	cmp  %g1, %o1
a0016574:	82 40 20 00 	addx  %g0, 0, %g1
a0016578:	80 a2 80 01 	cmp  %o2, %g1
a001657c:	08 80 00 13 	bleu  a00165c8 <AUX_RexEnqueueLocalRequest+0x24>
a0016580:	01 00 00 00 	nop 
a0016584:	c2 0f 20 15 	ldub  [ %i4 + 0x15 ], %g1
a0016588:	82 08 60 f0 	and  %g1, 0xf0, %g1
a001658c:	80 a0 60 f0 	cmp  %g1, 0xf0
a0016590:	02 80 00 0e 	be  a00165c8 <AUX_RexEnqueueLocalRequest+0x24>
a0016594:	33 28 40 1c 	sethi  %hi(0xa1007000), %i1
a0016598:	d2 0f 20 26 	ldub  [ %i4 + 0x26 ], %o1
a001659c:	7f ff b1 03 	call  a00029a8 <AUX_WriteTransaction>
a00165a0:	90 07 20 15 	add  %i4, 0x15, %o0
a00165a4:	c2 0e 61 68 	ldub  [ %i1 + 0x168 ], %g1
a00165a8:	82 10 7f f0 	or  %g1, -16, %g1
a00165ac:	c2 2e 61 68 	stb  %g1, [ %i1 + 0x168 ]
a00165b0:	b0 10 20 00 	clr  %i0
a00165b4:	c2 0f 20 15 	ldub  [ %i4 + 0x15 ], %g1
a00165b8:	82 10 7f f0 	or  %g1, -16, %g1
a00165bc:	c0 2f 20 27 	clrb  [ %i4 + 0x27 ]
a00165c0:	10 80 00 0c 	b  a00165f0 <AUX_RexEnqueueLocalRequest+0x4c>
a00165c4:	c2 2f 20 15 	stb  %g1, [ %i4 + 0x15 ]
a00165c8:	7f ff b2 28 	call  a0002e68 <LEON_TimerRead>
a00165cc:	b0 10 20 01 	mov  1, %i0
a00165d0:	10 80 00 09 	b  a00165f4 <AUX_RexEnqueueLocalRequest+0x50>
a00165d4:	82 10 20 01 	mov  1, %g1
a00165d8:	c2 0e 61 68 	ldub  [ %i1 + 0x168 ], %g1
a00165dc:	82 10 7f f0 	or  %g1, -16, %g1
a00165e0:	c2 2e 61 68 	stb  %g1, [ %i1 + 0x168 ]
a00165e4:	c2 0f 20 15 	ldub  [ %i4 + 0x15 ], %g1
a00165e8:	82 10 7f f0 	or  %g1, -16, %g1
a00165ec:	c2 2f 20 15 	stb  %g1, [ %i4 + 0x15 ]
a00165f0:	82 10 20 01 	mov  1, %g1
a00165f4:	80 a6 a0 07 	cmp  %i2, 7
a00165f8:	28 80 00 02 	bleu,a   a0016600 <AUX_RexEnqueueLocalRequest+0x5c>
a00165fc:	82 10 20 00 	clr  %g1
a0016600:	80 88 60 ff 	btst  0xff, %g1
a0016604:	02 80 00 1b 	be  a0016670 <RexAuxEventCallback+0x24>
a0016608:	80 8e 20 ff 	btst  0xff, %i0
a001660c:	02 80 00 19 	be  a0016670 <RexAuxEventCallback+0x24>
a0016610:	17 28 40 1c 	sethi  %hi(0xa1007000), %o3
a0016614:	b8 12 e1 68 	or  %o3, 0x168, %i4	! a1007168 <lexCtx.lto_priv.580>
a0016618:	c2 0f 20 27 	ldub  [ %i4 + 0x27 ], %g1
a001661c:	80 a0 60 00 	cmp  %g1, 0
a0016620:	12 80 00 15 	bne  a0016674 <RexAuxEventCallback+0x28>
a0016624:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a0016628:	19 3e 42 03 	sethi  %hi(0xf9080c00), %o4
a001662c:	92 10 00 1a 	mov  %i2, %o1
a0016630:	7f ff a9 65 	call  a0000bc4 <_ilog>
a0016634:	90 13 20 05 	or  %o4, 5, %o0
a0016638:	82 10 20 01 	mov  1, %g1
a001663c:	c2 2f 20 27 	stb  %g1, [ %i4 + 0x27 ]
a0016640:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0016644:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0016648:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
a001664c:	35 00 00 08 	sethi  %hi(0x2000), %i2
a0016650:	84 13 40 1a 	or  %o5, %i2, %g2
a0016654:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
a0016658:	07 00 00 08 	sethi  %hi(0x2000), %g3
a001665c:	c8 00 60 14 	ld  [ %g1 + 0x14 ], %g4
a0016660:	90 29 00 03 	andn  %g4, %g3, %o0
a0016664:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a0016668:	40 00 01 00 	call  a0016a68 <LexDoReset.lto_priv.592>
a001666c:	01 00 00 00 	nop 
a0016670:	c2 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %g1
a0016674:	b6 10 20 01 	mov  1, %i3
a0016678:	f6 20 60 44 	st  %i3, [ %g1 + 0x44 ]
a001667c:	ba 0f 7f fe 	and  %i5, -2, %i5
a0016680:	7f ff b1 fa 	call  a0002e68 <LEON_TimerRead>
a0016684:	01 00 00 00 	nop 
a0016688:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001668c:	80 a7 60 00 	cmp  %i5, 0
a0016690:	02 80 00 08 	be  a00166b0 <RexRequestPendingHandler.lto_priv.205+0x10>
a0016694:	d0 20 62 d8 	st  %o0, [ %g1 + 0x2d8 ]
a0016698:	1f 3e 82 06 	sethi  %hi(0xfa081800), %o7
a001669c:	94 10 00 1d 	mov  %i5, %o2
a00166a0:	92 10 20 98 	mov  0x98, %o1
a00166a4:	90 13 e0 07 	or  %o7, 7, %o0
a00166a8:	7f ff da 3a 	call  a000cf90 <_iassert>
a00166ac:	01 00 00 00 	nop 
a00166b0:	7f ff b1 ee 	call  a0002e68 <LEON_TimerRead>
a00166b4:	01 00 00 00 	nop 
a00166b8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00166bc:	d0 20 62 dc 	st  %o0, [ %g1 + 0x2dc ]	! a1002edc <postExitTime.16143.lto_priv.578>
a00166c0:	81 c7 e0 08 	ret 
a00166c4:	81 e8 00 00 	restore 
a00166c8:	82 08 60 f0 	and  %g1, 0xf0, %g1
a00166cc:	80 a0 60 f0 	cmp  %g1, 0xf0
a00166d0:	02 bf ff 88 	be  a00164f0 <AUX_RexISR+0xc4>
a00166d4:	92 07 bf eb 	add  %fp, -21, %o1
a00166d8:	10 bf ff 9c 	b  a0016548 <AUX_RexISR+0x11c>
a00166dc:	d0 06 e2 c8 	ld  [ %i3 + 0x2c8 ], %o0

a00166e0 <DP_LexClearAutoFrqDet>:
a00166e0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00166e4:	c0 28 61 67 	clrb  [ %g1 + 0x167 ]	! a1007167 <frqOutofRangCount.lto_priv.600>
a00166e8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00166ec:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a00166f0:	c2 00 a0 28 	ld  [ %g2 + 0x28 ], %g1
a00166f4:	07 20 00 00 	sethi  %hi(0x80000000), %g3
a00166f8:	82 28 40 03 	andn  %g1, %g3, %g1
a00166fc:	c2 20 a0 28 	st  %g1, [ %g2 + 0x28 ]
a0016700:	81 c3 e0 08 	retl 
a0016704:	01 00 00 00 	nop 

a0016708 <DP_EnableVideoStreamIrqOnly>:
a0016708:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001670c:	c4 00 60 00 	ld  [ %g1 ], %g2
a0016710:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a0016714:	82 10 60 01 	or  %g1, 1, %g1	! 40000001 <__target_size+0x3ffa36d9>
a0016718:	c2 20 a1 6c 	st  %g1, [ %g2 + 0x16c ]
a001671c:	81 c3 e0 08 	retl 
a0016720:	01 00 00 00 	nop 

a0016724 <DP_PrintLexStats>:
a0016724:	9d e3 bf e0 	save  %sp, -32, %sp
a0016728:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a001672c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016730:	d2 08 60 db 	ldub  [ %g1 + 0xdb ], %o1
a0016734:	11 3e 42 55 	sethi  %hi(0xf9095400), %o0
a0016738:	7f ff a9 23 	call  a0000bc4 <_ilog>
a001673c:	90 12 23 02 	or  %o0, 0x302, %o0	! f9095702 <curr_flash_pos+0x38638cda>
a0016740:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016744:	d2 08 60 df 	ldub  [ %g1 + 0xdf ], %o1
a0016748:	39 3e 42 56 	sethi  %hi(0xf9095800), %i4
a001674c:	7f ff a9 1e 	call  a0000bc4 <_ilog>
a0016750:	90 17 20 02 	or  %i4, 2, %o0	! f9095802 <curr_flash_pos+0x38638dda>
a0016754:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016758:	d2 08 60 e3 	ldub  [ %g1 + 0xe3 ], %o1
a001675c:	7f ff a9 1a 	call  a0000bc4 <_ilog>
a0016760:	90 17 21 02 	or  %i4, 0x102, %o0
a0016764:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016768:	d2 08 60 e7 	ldub  [ %g1 + 0xe7 ], %o1
a001676c:	7f ff a9 16 	call  a0000bc4 <_ilog>
a0016770:	90 17 22 02 	or  %i4, 0x202, %o0
a0016774:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016778:	d2 08 60 eb 	ldub  [ %g1 + 0xeb ], %o1
a001677c:	7f ff a9 12 	call  a0000bc4 <_ilog>
a0016780:	90 17 23 02 	or  %i4, 0x302, %o0
a0016784:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016788:	d2 08 60 f7 	ldub  [ %g1 + 0xf7 ], %o1
a001678c:	31 3e 42 57 	sethi  %hi(0xf9095c00), %i0
a0016790:	7f ff a9 0d 	call  a0000bc4 <_ilog>
a0016794:	90 16 20 02 	or  %i0, 2, %o0	! f9095c02 <curr_flash_pos+0x386391da>
a0016798:	c2 07 60 00 	ld  [ %i5 ], %g1
a001679c:	d2 08 60 fb 	ldub  [ %g1 + 0xfb ], %o1
a00167a0:	7f ff a9 09 	call  a0000bc4 <_ilog>
a00167a4:	90 16 21 02 	or  %i0, 0x102, %o0
a00167a8:	c2 07 60 00 	ld  [ %i5 ], %g1
a00167ac:	d2 08 60 ff 	ldub  [ %g1 + 0xff ], %o1
a00167b0:	7f ff a9 05 	call  a0000bc4 <_ilog>
a00167b4:	90 16 22 02 	or  %i0, 0x202, %o0
a00167b8:	c2 07 60 00 	ld  [ %i5 ], %g1
a00167bc:	d2 08 61 03 	ldub  [ %g1 + 0x103 ], %o1
a00167c0:	7f ff a9 01 	call  a0000bc4 <_ilog>
a00167c4:	90 16 23 02 	or  %i0, 0x302, %o0
a00167c8:	c2 07 60 00 	ld  [ %i5 ], %g1
a00167cc:	d2 08 61 07 	ldub  [ %g1 + 0x107 ], %o1
a00167d0:	33 3e 42 58 	sethi  %hi(0xf9096000), %i1
a00167d4:	7f ff a8 fc 	call  a0000bc4 <_ilog>
a00167d8:	90 16 60 02 	or  %i1, 2, %o0	! f9096002 <curr_flash_pos+0x386395da>
a00167dc:	c2 07 60 00 	ld  [ %i5 ], %g1
a00167e0:	d2 08 61 13 	ldub  [ %g1 + 0x113 ], %o1
a00167e4:	7f ff a8 f8 	call  a0000bc4 <_ilog>
a00167e8:	90 16 61 02 	or  %i1, 0x102, %o0
a00167ec:	c2 07 60 00 	ld  [ %i5 ], %g1
a00167f0:	d2 08 61 17 	ldub  [ %g1 + 0x117 ], %o1
a00167f4:	7f ff a8 f4 	call  a0000bc4 <_ilog>
a00167f8:	90 16 62 02 	or  %i1, 0x202, %o0
a00167fc:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016800:	d2 08 61 1b 	ldub  [ %g1 + 0x11b ], %o1
a0016804:	7f ff a8 f0 	call  a0000bc4 <_ilog>
a0016808:	90 16 63 02 	or  %i1, 0x302, %o0
a001680c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016810:	d2 08 61 1f 	ldub  [ %g1 + 0x11f ], %o1
a0016814:	39 3e 42 59 	sethi  %hi(0xf9096400), %i4
a0016818:	7f ff a8 eb 	call  a0000bc4 <_ilog>
a001681c:	90 17 20 02 	or  %i4, 2, %o0	! f9096402 <curr_flash_pos+0x386399da>
a0016820:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016824:	f2 08 61 23 	ldub  [ %g1 + 0x123 ], %i1
a0016828:	b0 17 21 02 	or  %i4, 0x102, %i0
a001682c:	7f ff a8 e6 	call  a0000bc4 <_ilog>
a0016830:	81 e8 00 00 	restore 

a0016834 <DP_PrintGtpStats>:
a0016834:	9d e3 bf e0 	save  %sp, -32, %sp
a0016838:	11 3e 02 5f 	sethi  %hi(0xf8097c00), %o0
a001683c:	7f ff a8 e2 	call  a0000bc4 <_ilog>
a0016840:	90 12 21 05 	or  %o0, 0x105, %o0	! f8097d05 <curr_flash_pos+0x3763b2dd>
a0016844:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0016848:	c2 07 60 00 	ld  [ %i5 ], %g1
a001684c:	d2 08 60 44 	ldub  [ %g1 + 0x44 ], %o1
a0016850:	39 3e 42 5f 	sethi  %hi(0xf9097c00), %i4
a0016854:	7f ff a8 dc 	call  a0000bc4 <_ilog>
a0016858:	90 17 22 02 	or  %i4, 0x202, %o0	! f9097e02 <curr_flash_pos+0x3863b3da>
a001685c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016860:	d2 08 60 47 	ldub  [ %g1 + 0x47 ], %o1
a0016864:	31 3e 42 60 	sethi  %hi(0xf9098000), %i0
a0016868:	7f ff a8 d7 	call  a0000bc4 <_ilog>
a001686c:	90 16 21 02 	or  %i0, 0x102, %o0	! f9098102 <curr_flash_pos+0x3863b6da>
a0016870:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016874:	d2 08 60 45 	ldub  [ %g1 + 0x45 ], %o1
a0016878:	7f ff a8 d3 	call  a0000bc4 <_ilog>
a001687c:	90 17 23 02 	or  %i4, 0x302, %o0
a0016880:	c2 07 60 00 	ld  [ %i5 ], %g1
a0016884:	f2 08 60 46 	ldub  [ %g1 + 0x46 ], %i1
a0016888:	b0 16 20 02 	or  %i0, 2, %i0
a001688c:	7f ff a8 ce 	call  a0000bc4 <_ilog>
a0016890:	81 e8 00 00 	restore 

a0016894 <ComputeEncoderPacketLength.lto_priv.684>:
a0016894:	9d e3 bf e0 	save  %sp, -32, %sp
a0016898:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a001689c:	b0 17 20 08 	or  %i4, 8, %i0	! a1002c08 <lexEncoderParams.lto_priv.599>
a00168a0:	d2 06 20 18 	ld  [ %i0 + 0x18 ], %o1
a00168a4:	83 32 60 15 	srl  %o1, 0x15, %g1
a00168a8:	11 3e 42 44 	sethi  %hi(0xf9091000), %o0
a00168ac:	92 08 60 7f 	and  %g1, 0x7f, %o1
a00168b0:	7f ff a8 c5 	call  a0000bc4 <_ilog>
a00168b4:	90 12 20 05 	or  %o0, 5, %o0
a00168b8:	c4 06 20 18 	ld  [ %i0 + 0x18 ], %g2
a00168bc:	87 30 a0 15 	srl  %g2, 0x15, %g3
a00168c0:	7f ff d0 0a 	call  a000a8e8 <mapColorCodeToBitsPerPixel>
a00168c4:	90 08 e0 7f 	and  %g3, 0x7f, %o0
a00168c8:	d0 26 20 24 	st  %o0, [ %i0 + 0x24 ]
a00168cc:	c2 0a 20 01 	ldub  [ %o0 + 1 ], %g1
a00168d0:	80 a0 60 1a 	cmp  %g1, 0x1a
a00168d4:	08 80 00 0a 	bleu  a00168fc <ComputeEncoderPacketLength.lto_priv.684+0x68>
a00168d8:	ba 10 20 08 	mov  8, %i5
a00168dc:	80 a0 60 23 	cmp  %g1, 0x23
a00168e0:	18 80 00 07 	bgu  a00168fc <ComputeEncoderPacketLength.lto_priv.684+0x68>
a00168e4:	ba 10 20 0c 	mov  0xc, %i5
a00168e8:	81 80 20 00 	wr  %g0, %y
a00168ec:	01 00 00 00 	nop 
a00168f0:	01 00 00 00 	nop 
a00168f4:	01 00 00 00 	nop 
a00168f8:	ba 70 60 03 	udiv  %g1, 3, %i5
a00168fc:	40 00 00 23 	call  a0016988 <DP_GetCompressionRatio.lto_priv.606>
a0016900:	fa 2e 20 28 	stb  %i5, [ %i0 + 0x28 ]
a0016904:	f6 16 20 14 	lduh  [ %i0 + 0x14 ], %i3
a0016908:	c2 16 20 0c 	lduh  [ %i0 + 0xc ], %g1
a001690c:	82 58 40 1b 	smul  %g1, %i3, %g1
a0016910:	89 2f 60 01 	sll  %i5, 1, %g4
a0016914:	94 01 00 1d 	add  %g4, %i5, %o2
a0016918:	96 0a a0 ff 	and  %o2, 0xff, %o3
a001691c:	98 58 40 0b 	smul  %g1, %o3, %o4
a0016920:	83 2b 20 01 	sll  %o4, 1, %g1
a0016924:	b1 2a 20 03 	sll  %o0, 3, %i0
a0016928:	9b 2b 20 03 	sll  %o4, 3, %o5
a001692c:	b8 00 40 0d 	add  %g1, %o5, %i4
a0016930:	81 80 20 00 	wr  %g0, %y
a0016934:	01 00 00 00 	nop 
a0016938:	01 00 00 00 	nop 
a001693c:	01 00 00 00 	nop 
a0016940:	82 77 00 18 	udiv  %i4, %i0, %g1
a0016944:	93 2e e0 03 	sll  %i3, 3, %o1
a0016948:	81 80 20 00 	wr  %g0, %y
a001694c:	01 00 00 00 	nop 
a0016950:	01 00 00 00 	nop 
a0016954:	01 00 00 00 	nop 
a0016958:	90 70 40 09 	udiv  %g1, %o1, %o0
a001695c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016960:	c6 00 60 00 	ld  [ %g1 ], %g3
a0016964:	c2 00 e0 4c 	ld  [ %g3 + 0x4c ], %g1
a0016968:	84 0a 2f ff 	and  %o0, 0xfff, %g2
a001696c:	bb 2a 20 10 	sll  %o0, 0x10, %i5
a0016970:	82 08 70 00 	and  %g1, -4096, %g1
a0016974:	b1 37 60 10 	srl  %i5, 0x10, %i0
a0016978:	82 10 40 02 	or  %g1, %g2, %g1
a001697c:	c2 20 e0 4c 	st  %g1, [ %g3 + 0x4c ]
a0016980:	81 c7 e0 08 	ret 
a0016984:	81 e8 00 00 	restore 

a0016988 <DP_GetCompressionRatio.lto_priv.606>:
a0016988:	9d e3 bf e0 	save  %sp, -32, %sp
a001698c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016990:	c2 00 63 f8 	ld  [ %g1 + 0x3f8 ], %g1	! a1002bf8 <dpConfigPtrStream.lto_priv.598>
a0016994:	d2 08 60 0f 	ldub  [ %g1 + 0xf ], %o1
a0016998:	80 a2 60 02 	cmp  %o1, 2
a001699c:	02 80 00 13 	be  a00169e8 <DP_GetCompressionRatio.lto_priv.606+0x60>
a00169a0:	b0 10 20 18 	mov  0x18, %i0
a00169a4:	18 80 00 07 	bgu  a00169c0 <DP_GetCompressionRatio.lto_priv.606+0x38>
a00169a8:	80 a2 60 04 	cmp  %o1, 4
a00169ac:	80 a2 60 00 	cmp  %o1, 0
a00169b0:	22 80 00 0e 	be,a   a00169e8 <DP_GetCompressionRatio.lto_priv.606+0x60>
a00169b4:	b0 10 20 28 	mov  0x28, %i0
a00169b8:	10 80 00 0a 	b  a00169e0 <DP_GetCompressionRatio.lto_priv.606+0x58>
a00169bc:	11 3e 42 6a 	sethi  %hi(0xf909a800), %o0
a00169c0:	02 80 00 06 	be  a00169d8 <DP_GetCompressionRatio.lto_priv.606+0x50>
a00169c4:	80 a2 60 06 	cmp  %o1, 6
a00169c8:	02 80 00 08 	be  a00169e8 <DP_GetCompressionRatio.lto_priv.606+0x60>
a00169cc:	b0 10 20 3c 	mov  0x3c, %i0
a00169d0:	10 80 00 04 	b  a00169e0 <DP_GetCompressionRatio.lto_priv.606+0x58>
a00169d4:	11 3e 42 6a 	sethi  %hi(0xf909a800), %o0
a00169d8:	10 80 00 04 	b  a00169e8 <DP_GetCompressionRatio.lto_priv.606+0x60>
a00169dc:	b0 10 20 28 	mov  0x28, %i0
a00169e0:	7f ff d9 6c 	call  a000cf90 <_iassert>
a00169e4:	90 12 20 07 	or  %o0, 7, %o0
a00169e8:	b0 0e 20 3c 	and  %i0, 0x3c, %i0
a00169ec:	81 c7 e0 08 	ret 
a00169f0:	81 e8 00 00 	restore 

a00169f4 <DP_SymbolErrCountLaneXY.part.0.lto_priv.607>:
a00169f4:	80 a2 20 01 	cmp  %o0, 1
a00169f8:	02 80 00 11 	be  a0016a3c <DeviceServiceIrqReplyHandler+0xc>
a00169fc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016a00:	0a 80 00 0b 	bcs  a0016a2c <MonitorIrqHandler.lto_priv.633+0x18>
a0016a04:	80 a2 20 02 	cmp  %o0, 2
a0016a08:	02 80 00 11 	be  a0016a4c <DeviceServiceIrqReplyHandler+0x1c>
a0016a0c:	80 a2 20 03 	cmp  %o0, 3
a0016a10:	32 80 00 13 	bne,a   a0016a5c <DeviceServiceIrqReplyHandler+0x2c>
a0016a14:	90 10 20 00 	clr  %o0
a0016a18:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016a1c:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016a20:	d0 08 60 38 	ldub  [ %g1 + 0x38 ], %o0
a0016a24:	81 c3 e0 08 	retl 
a0016a28:	90 0a 20 ff 	and  %o0, 0xff, %o0
a0016a2c:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016a30:	d0 08 60 3b 	ldub  [ %g1 + 0x3b ], %o0
a0016a34:	81 c3 e0 08 	retl 
a0016a38:	90 0a 20 ff 	and  %o0, 0xff, %o0
a0016a3c:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016a40:	d0 08 60 3a 	ldub  [ %g1 + 0x3a ], %o0
a0016a44:	81 c3 e0 08 	retl 
a0016a48:	90 0a 20 ff 	and  %o0, 0xff, %o0
a0016a4c:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016a50:	d0 08 60 39 	ldub  [ %g1 + 0x39 ], %o0
a0016a54:	81 c3 e0 08 	retl 
a0016a58:	90 0a 20 ff 	and  %o0, 0xff, %o0
a0016a5c:	90 0a 20 ff 	and  %o0, 0xff, %o0
a0016a60:	81 c3 e0 08 	retl 
a0016a64:	01 00 00 00 	nop 

a0016a68 <LexDoReset.lto_priv.592>:
a0016a68:	9d e3 bf e0 	save  %sp, -32, %sp
a0016a6c:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0016a70:	94 10 20 28 	mov  0x28, %o2
a0016a74:	92 10 20 00 	clr  %o1
a0016a78:	7f ff a6 a4 	call  a0000508 <memset>
a0016a7c:	90 17 61 68 	or  %i5, 0x168, %o0
a0016a80:	c2 0f 61 68 	ldub  [ %i5 + 0x168 ], %g1
a0016a84:	82 10 7f f0 	or  %g1, -16, %g1
a0016a88:	84 17 61 68 	or  %i5, 0x168, %g2
a0016a8c:	c2 2f 61 68 	stb  %g1, [ %i5 + 0x168 ]
a0016a90:	c2 08 a0 15 	ldub  [ %g2 + 0x15 ], %g1
a0016a94:	82 10 7f f0 	or  %g1, -16, %g1
a0016a98:	c2 28 a0 15 	stb  %g1, [ %g2 + 0x15 ]
a0016a9c:	81 c7 e0 08 	ret 
a0016aa0:	81 e8 00 00 	restore 

a0016aa4 <AUX_LexOverCurrentIsrHandler.lto_priv.790>:
a0016aa4:	11 28 00 5a 	sethi  %hi(0xa0016800), %o0
a0016aa8:	94 10 20 00 	clr  %o2
a0016aac:	92 10 20 00 	clr  %o1
a0016ab0:	90 12 22 c0 	or  %o0, 0x2c0, %o0
a0016ab4:	82 13 c0 00 	mov  %o7, %g1
a0016ab8:	7f ff bd 08 	call  a0005ed8 <CALLBACK_Run>
a0016abc:	9e 10 40 00 	mov  %g1, %o7

a0016ac0 <AUX_LexOverCurrentIntCallback>:
a0016ac0:	9d e3 bf e0 	save  %sp, -32, %sp
a0016ac4:	90 10 20 10 	mov  0x10, %o0
a0016ac8:	7f ff af 6e 	call  a0002880 <GpioRead>
a0016acc:	b2 10 20 00 	clr  %i1
a0016ad0:	80 a2 20 00 	cmp  %o0, 0
a0016ad4:	02 80 00 03 	be  a0016ae0 <RexReadLinkStatusIrqHandler+0x4>
a0016ad8:	b0 10 20 32 	mov  0x32, %i0
a0016adc:	b0 10 20 33 	mov  0x33, %i0
a0016ae0:	7f ff b7 89 	call  a0004904 <ILOG_istatus>
a0016ae4:	81 e8 00 00 	restore 

a0016ae8 <DP_LexDpISR>:
a0016ae8:	9d e3 bf e0 	save  %sp, -32, %sp
a0016aec:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a0016af0:	c2 07 20 00 	ld  [ %i4 ], %g1
a0016af4:	fa 00 61 70 	ld  [ %g1 + 0x170 ], %i5
a0016af8:	c4 00 61 6c 	ld  [ %g1 + 0x16c ], %g2
a0016afc:	c6 00 61 70 	ld  [ %g1 + 0x170 ], %g3
a0016b00:	c6 20 61 70 	st  %g3, [ %g1 + 0x170 ]
a0016b04:	ba 0f 40 02 	and  %i5, %g2, %i5
a0016b08:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a0016b0c:	80 8f 40 01 	btst  %i5, %g1
a0016b10:	02 80 00 06 	be  a0016b28 <DP_LexDpISR+0x40>
a0016b14:	35 10 00 00 	sethi  %hi(0x40000000), %i2
a0016b18:	11 3e 02 49 	sethi  %hi(0xf8092400), %o0
a0016b1c:	7f ff a8 2a 	call  a0000bc4 <_ilog>
a0016b20:	90 12 22 05 	or  %o0, 0x205, %o0	! f8092605 <curr_flash_pos+0x37635bdd>
a0016b24:	35 10 00 00 	sethi  %hi(0x40000000), %i2
a0016b28:	80 8f 40 1a 	btst  %i5, %i2
a0016b2c:	02 80 00 19 	be  a0016b90 <RexMonitorInfoEventHandler.lto_priv.631+0x50>
a0016b30:	80 a7 60 00 	cmp  %i5, 0
a0016b34:	c2 07 20 00 	ld  [ %i4 ], %g1
a0016b38:	f6 00 61 78 	ld  [ %g1 + 0x178 ], %i3
a0016b3c:	89 36 e0 1e 	srl  %i3, 0x1e, %g4
a0016b40:	15 3e 42 47 	sethi  %hi(0xf9091c00), %o2
a0016b44:	b6 09 20 01 	and  %g4, 1, %i3
a0016b48:	90 12 a0 05 	or  %o2, 5, %o0
a0016b4c:	7f ff a8 1e 	call  a0000bc4 <_ilog>
a0016b50:	92 10 00 1b 	mov  %i3, %o1
a0016b54:	80 a6 e0 00 	cmp  %i3, 0
a0016b58:	02 80 00 0a 	be  a0016b80 <RexMonitorInfoEventHandler.lto_priv.631+0x40>
a0016b5c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016b60:	7f ff fe ea 	call  a0016708 <DP_EnableVideoStreamIrqOnly>
a0016b64:	01 00 00 00 	nop 
a0016b68:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016b6c:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1	! a1002bfc <isrCallback.lto_priv.208>
a0016b70:	9f c0 40 00 	call  %g1
a0016b74:	90 10 00 1a 	mov  %i2, %o0
a0016b78:	10 80 00 06 	b  a0016b90 <RexMonitorInfoEventHandler.lto_priv.631+0x50>
a0016b7c:	80 a7 60 00 	cmp  %i5, 0
a0016b80:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016b84:	92 16 a0 07 	or  %i2, 7, %o1
a0016b88:	d2 20 61 6c 	st  %o1, [ %g1 + 0x16c ]
a0016b8c:	80 a7 60 00 	cmp  %i5, 0
a0016b90:	16 80 00 0d 	bge  a0016bc4 <RexUpdateMvid.lto_priv.621+0x10>
a0016b94:	80 8f 60 30 	btst  0x30, %i5
a0016b98:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016b9c:	c2 00 63 f8 	ld  [ %g1 + 0x3f8 ], %g1	! a1002bf8 <dpConfigPtrStream.lto_priv.598>
a0016ba0:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0016ba4:	80 a0 60 00 	cmp  %g1, 0
a0016ba8:	12 80 00 07 	bne  a0016bc4 <RexUpdateMvid.lto_priv.621+0x10>
a0016bac:	80 8f 60 30 	btst  0x30, %i5
a0016bb0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016bb4:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1	! a1002bfc <isrCallback.lto_priv.208>
a0016bb8:	9f c0 40 00 	call  %g1
a0016bbc:	11 20 00 00 	sethi  %hi(0x80000000), %o0
a0016bc0:	80 8f 60 30 	btst  0x30, %i5
a0016bc4:	02 80 00 1b 	be  a0016c30 <RexUpdateMvid.lto_priv.621+0x7c>
a0016bc8:	80 8f 60 01 	btst  1, %i5
a0016bcc:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016bd0:	c2 00 63 f8 	ld  [ %g1 + 0x3f8 ], %g1	! a1002bf8 <dpConfigPtrStream.lto_priv.598>
a0016bd4:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0016bd8:	80 a0 60 00 	cmp  %g1, 0
a0016bdc:	12 80 00 15 	bne  a0016c30 <RexUpdateMvid.lto_priv.621+0x7c>
a0016be0:	80 8f 60 01 	btst  1, %i5
a0016be4:	c2 07 20 00 	ld  [ %i4 ], %g1
a0016be8:	d6 08 61 47 	ldub  [ %g1 + 0x147 ], %o3
a0016bec:	19 3e 82 4a 	sethi  %hi(0xfa092800), %o4
a0016bf0:	d4 08 61 4b 	ldub  [ %g1 + 0x14b ], %o2
a0016bf4:	90 13 22 05 	or  %o4, 0x205, %o0
a0016bf8:	7f ff a7 f3 	call  a0000bc4 <_ilog>
a0016bfc:	92 0a e0 ff 	and  %o3, 0xff, %o1
a0016c00:	c2 07 20 00 	ld  [ %i4 ], %g1
a0016c04:	da 00 60 4c 	ld  [ %g1 + 0x4c ], %o5
a0016c08:	05 00 40 00 	sethi  %hi(0x1000000), %g2
a0016c0c:	86 2b 40 02 	andn  %o5, %g2, %g3
a0016c10:	c6 20 60 4c 	st  %g3, [ %g1 + 0x4c ]
a0016c14:	90 10 20 78 	mov  0x78, %o0
a0016c18:	d0 20 61 2c 	st  %o0, [ %g1 + 0x12c ]
a0016c1c:	09 00 40 00 	sethi  %hi(0x1000000), %g4
a0016c20:	f4 00 60 4c 	ld  [ %g1 + 0x4c ], %i2
a0016c24:	b6 16 80 04 	or  %i2, %g4, %i3
a0016c28:	f6 20 60 4c 	st  %i3, [ %g1 + 0x4c ]
a0016c2c:	80 8f 60 01 	btst  1, %i5
a0016c30:	02 80 00 0b 	be  a0016c5c <RexUpdateMvid.lto_priv.621+0xa8>
a0016c34:	80 8f 60 02 	btst  2, %i5
a0016c38:	de 07 20 00 	ld  [ %i4 ], %o7
a0016c3c:	03 10 3f c0 	sethi  %hi(0x40ff0000), %g1
a0016c40:	82 10 60 37 	or  %g1, 0x37, %g1	! 40ff0037 <__target_size+0x40f9370f>
a0016c44:	c2 23 e1 6c 	st  %g1, [ %o7 + 0x16c ]
a0016c48:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016c4c:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1	! a1002bfc <isrCallback.lto_priv.208>
a0016c50:	9f c0 40 00 	call  %g1
a0016c54:	90 10 20 01 	mov  1, %o0
a0016c58:	80 8f 60 02 	btst  2, %i5
a0016c5c:	02 80 00 09 	be  a0016c80 <RexUpdateMvid.lto_priv.621+0xcc>
a0016c60:	80 8f 60 04 	btst  4, %i5
a0016c64:	13 3e 02 46 	sethi  %hi(0xf8091800), %o1
a0016c68:	7f ff a7 d7 	call  a0000bc4 <_ilog>
a0016c6c:	90 12 62 05 	or  %o1, 0x205, %o0	! f8091a05 <curr_flash_pos+0x37634fdd>
a0016c70:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016c74:	90 10 20 02 	mov  2, %o0
a0016c78:	10 80 00 1e 	b  a0016cf0 <RexUpdateMvid.lto_priv.621+0x13c>
a0016c7c:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1
a0016c80:	22 80 00 09 	be,a   a0016ca4 <RexUpdateMvid.lto_priv.621+0xf0>
a0016c84:	03 00 03 c0 	sethi  %hi(0xf0000), %g1
a0016c88:	15 3e 02 46 	sethi  %hi(0xf8091800), %o2
a0016c8c:	7f ff a7 ce 	call  a0000bc4 <_ilog>
a0016c90:	90 12 a3 05 	or  %o2, 0x305, %o0	! f8091b05 <curr_flash_pos+0x376350dd>
a0016c94:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016c98:	90 10 20 04 	mov  4, %o0
a0016c9c:	10 80 00 15 	b  a0016cf0 <RexUpdateMvid.lto_priv.621+0x13c>
a0016ca0:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1
a0016ca4:	80 8f 40 01 	btst  %i5, %g1
a0016ca8:	22 80 00 0a 	be,a   a0016cd0 <RexUpdateMvid.lto_priv.621+0x11c>
a0016cac:	03 00 3c 00 	sethi  %hi(0xf00000), %g1
a0016cb0:	92 10 00 1d 	mov  %i5, %o1
a0016cb4:	3b 3e 42 48 	sethi  %hi(0xf9092000), %i5
a0016cb8:	7f ff a7 c3 	call  a0000bc4 <_ilog>
a0016cbc:	90 17 60 05 	or  %i5, 5, %o0	! f9092005 <curr_flash_pos+0x386355dd>
a0016cc0:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016cc4:	11 00 00 40 	sethi  %hi(0x10000), %o0
a0016cc8:	10 80 00 0a 	b  a0016cf0 <RexUpdateMvid.lto_priv.621+0x13c>
a0016ccc:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1
a0016cd0:	80 8f 40 01 	btst  %i5, %g1
a0016cd4:	02 80 00 0b 	be  a0016d00 <RexUpdateMvid.lto_priv.621+0x14c>
a0016cd8:	39 3e 02 48 	sethi  %hi(0xf8092000), %i4
a0016cdc:	7f ff a7 ba 	call  a0000bc4 <_ilog>
a0016ce0:	90 17 21 05 	or  %i4, 0x105, %o0	! f8092105 <curr_flash_pos+0x376356dd>
a0016ce4:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016ce8:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1	! a1002bfc <isrCallback.lto_priv.208>
a0016cec:	11 00 04 00 	sethi  %hi(0x100000), %o0
a0016cf0:	9f c0 40 00 	call  %g1
a0016cf4:	01 00 00 00 	nop 
a0016cf8:	7f ff fe 84 	call  a0016708 <DP_EnableVideoStreamIrqOnly>
a0016cfc:	81 e8 00 00 	restore 
a0016d00:	81 c7 e0 08 	ret 
a0016d04:	81 e8 00 00 	restore 

a0016d08 <DP_ResetEncoder>:
a0016d08:	9d e3 bf e0 	save  %sp, -32, %sp
a0016d0c:	11 3e 42 42 	sethi  %hi(0xf9090800), %o0
a0016d10:	92 10 00 18 	mov  %i0, %o1
a0016d14:	7f ff a7 ac 	call  a0000bc4 <_ilog>
a0016d18:	90 12 21 02 	or  %o0, 0x102, %o0
a0016d1c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0016d20:	c6 00 63 88 	ld  [ %g1 + 0x388 ], %g3	! a1006388 <bb_top_registers.lto_priv.173>
a0016d24:	c4 00 e0 14 	ld  [ %g3 + 0x14 ], %g2
a0016d28:	b0 0e 20 01 	and  %i0, 1, %i0
a0016d2c:	09 00 00 20 	sethi  %hi(0x8000), %g4
a0016d30:	83 2e 20 0f 	sll  %i0, 0xf, %g1
a0016d34:	92 28 80 04 	andn  %g2, %g4, %o1
a0016d38:	94 12 40 01 	or  %o1, %g1, %o2
a0016d3c:	d4 20 e0 14 	st  %o2, [ %g3 + 0x14 ]
a0016d40:	81 c7 e0 08 	ret 
a0016d44:	81 e8 00 00 	restore 

a0016d48 <DP_ResetSinkAndEncoder>:
a0016d48:	9d e3 bf e0 	save  %sp, -32, %sp
a0016d4c:	92 10 20 01 	mov  1, %o1
a0016d50:	11 3e 42 42 	sethi  %hi(0xf9090800), %o0
a0016d54:	7f ff a7 9c 	call  a0000bc4 <_ilog>
a0016d58:	90 12 20 02 	or  %o0, 2, %o0	! f9090802 <curr_flash_pos+0x38633dda>
a0016d5c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0016d60:	c4 00 63 88 	ld  [ %g1 + 0x388 ], %g2	! a1006388 <bb_top_registers.lto_priv.173>
a0016d64:	c6 00 a0 14 	ld  [ %g2 + 0x14 ], %g3
a0016d68:	03 00 00 10 	sethi  %hi(0x4000), %g1
a0016d6c:	82 10 c0 01 	or  %g3, %g1, %g1
a0016d70:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a0016d74:	7f ff ff e5 	call  a0016d08 <DP_ResetEncoder>
a0016d78:	91 e8 20 01 	restore  %g0, 1, %o0

a0016d7c <DP_EnableLaneAligner>:
a0016d7c:	92 1a 60 03 	xor  %o1, 3, %o1
a0016d80:	80 a0 00 09 	cmp  %g0, %o1
a0016d84:	82 60 3f ff 	subx  %g0, -1, %g1
a0016d88:	83 28 60 01 	sll  %g1, 1, %g1
a0016d8c:	90 0a 20 01 	and  %o0, 1, %o0
a0016d90:	84 10 40 08 	or  %g1, %o0, %g2
a0016d94:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016d98:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016d9c:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
a0016da0:	81 c3 e0 08 	retl 
a0016da4:	01 00 00 00 	nop 

a0016da8 <DP_GotLaneAlignment>:
a0016da8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016dac:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016db0:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
a0016db4:	80 88 a0 01 	btst  1, %g2
a0016db8:	02 80 00 06 	be  a0016dd0 <TestRequestReplyHandler+0x4>
a0016dbc:	90 10 20 00 	clr  %o0
a0016dc0:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a0016dc4:	87 32 20 01 	srl  %o0, 1, %g3
a0016dc8:	88 08 e0 01 	and  %g3, 1, %g4
a0016dcc:	90 19 20 01 	xor  %g4, 1, %o0
a0016dd0:	81 c3 e0 08 	retl 
a0016dd4:	01 00 00 00 	nop 

a0016dd8 <DP_EnableStreamEncoder>:
a0016dd8:	9d e3 bf e0 	save  %sp, -32, %sp
a0016ddc:	11 3e 02 42 	sethi  %hi(0xf8090800), %o0
a0016de0:	7f ff a7 79 	call  a0000bc4 <_ilog>
a0016de4:	90 12 22 02 	or  %o0, 0x202, %o0	! f8090a02 <curr_flash_pos+0x37633fda>
a0016de8:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016dec:	c2 00 63 f4 	ld  [ %g1 + 0x3f4 ], %g1	! a1002bf4 <tico_enc.lto_priv.602>
a0016df0:	84 10 20 01 	mov  1, %g2
a0016df4:	c4 20 60 38 	st  %g2, [ %g1 + 0x38 ]
a0016df8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016dfc:	c6 00 60 00 	ld  [ %g1 ], %g3
a0016e00:	c2 00 e0 50 	ld  [ %g3 + 0x50 ], %g1
a0016e04:	82 10 61 00 	or  %g1, 0x100, %g1
a0016e08:	c2 20 e0 50 	st  %g1, [ %g3 + 0x50 ]
a0016e0c:	81 c7 e0 08 	ret 
a0016e10:	81 e8 00 00 	restore 

a0016e14 <DP_ConfigureEncoderExtractor>:
a0016e14:	07 28 40 0b 	sethi  %hi(0xa1002c00), %g3
a0016e18:	da 00 e0 00 	ld  [ %g3 ], %o5
a0016e1c:	d8 03 60 b8 	ld  [ %o5 + 0xb8 ], %o4
a0016e20:	07 1f c0 00 	sethi  %hi(0x7f000000), %g3
a0016e24:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016e28:	98 0b 00 03 	and  %o4, %g3, %o4
a0016e2c:	82 10 60 08 	or  %g1, 8, %g1
a0016e30:	d8 23 60 b8 	st  %o4, [ %o5 + 0xb8 ]
a0016e34:	c4 10 60 14 	lduh  [ %g1 + 0x14 ], %g2
a0016e38:	da 10 60 1a 	lduh  [ %g1 + 0x1a ], %o5
a0016e3c:	d8 00 60 24 	ld  [ %g1 + 0x24 ], %o4
a0016e40:	c8 10 60 0c 	lduh  [ %g1 + 0xc ], %g4
a0016e44:	85 28 a0 10 	sll  %g2, 0x10, %g2
a0016e48:	85 30 a0 10 	srl  %g2, 0x10, %g2
a0016e4c:	86 5b 40 02 	smul  %o5, %g2, %g3
a0016e50:	da 08 60 28 	ldub  [ %g1 + 0x28 ], %o5
a0016e54:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0016e58:	c2 00 63 f4 	ld  [ %g1 + 0x3f4 ], %g1	! a1002bf4 <tico_enc.lto_priv.602>
a0016e5c:	d8 0b 20 02 	ldub  [ %o4 + 2 ], %o4
a0016e60:	89 29 20 10 	sll  %g4, 0x10, %g4
a0016e64:	89 31 20 10 	srl  %g4, 0x10, %g4
a0016e68:	c8 20 60 14 	st  %g4, [ %g1 + 0x14 ]
a0016e6c:	98 0b 20 0f 	and  %o4, 0xf, %o4
a0016e70:	c4 20 60 1c 	st  %g2, [ %g1 + 0x1c ]
a0016e74:	84 10 20 03 	mov  3, %g2
a0016e78:	c4 20 60 24 	st  %g2, [ %g1 + 0x24 ]
a0016e7c:	88 10 20 05 	mov  5, %g4
a0016e80:	d8 20 60 2c 	st  %o4, [ %g1 + 0x2c ]
a0016e84:	87 28 e0 03 	sll  %g3, 3, %g3
a0016e88:	c8 20 60 34 	st  %g4, [ %g1 + 0x34 ]
a0016e8c:	c8 20 60 3c 	st  %g4, [ %g1 + 0x3c ]
a0016e90:	c6 20 60 44 	st  %g3, [ %g1 + 0x44 ]
a0016e94:	86 0b 60 0f 	and  %o5, 0xf, %g3
a0016e98:	c6 20 60 48 	st  %g3, [ %g1 + 0x48 ]
a0016e9c:	9a 10 20 01 	mov  1, %o5
a0016ea0:	da 20 60 4c 	st  %o5, [ %g1 + 0x4c ]
a0016ea4:	81 c3 e0 08 	retl 
a0016ea8:	01 00 00 00 	nop 

a0016eac <DP_CheckLineErrorCnt>:
a0016eac:	9d e3 bf e0 	save  %sp, -32, %sp
a0016eb0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0016eb4:	c2 00 60 00 	ld  [ %g1 ], %g1
a0016eb8:	d4 08 60 3b 	ldub  [ %g1 + 0x3b ], %o2
a0016ebc:	d8 08 60 3a 	ldub  [ %g1 + 0x3a ], %o4
a0016ec0:	da 08 60 39 	ldub  [ %g1 + 0x39 ], %o5
a0016ec4:	de 08 60 38 	ldub  [ %g1 + 0x38 ], %o7
a0016ec8:	90 0a a0 ff 	and  %o2, 0xff, %o0
a0016ecc:	f2 08 60 3f 	ldub  [ %g1 + 0x3f ], %i1
a0016ed0:	92 0b 20 ff 	and  %o4, 0xff, %o1
a0016ed4:	f4 08 60 3e 	ldub  [ %g1 + 0x3e ], %i2
a0016ed8:	96 02 00 09 	add  %o0, %o1, %o3
a0016edc:	f6 08 60 3d 	ldub  [ %g1 + 0x3d ], %i3
a0016ee0:	94 0b 60 ff 	and  %o5, 0xff, %o2
a0016ee4:	c8 08 60 3c 	ldub  [ %g1 + 0x3c ], %g4
a0016ee8:	98 02 c0 0a 	add  %o3, %o2, %o4
a0016eec:	c4 08 60 47 	ldub  [ %g1 + 0x47 ], %g2
a0016ef0:	9a 0b e0 ff 	and  %o7, 0xff, %o5
a0016ef4:	f8 08 60 46 	ldub  [ %g1 + 0x46 ], %i4
a0016ef8:	9e 03 00 0d 	add  %o4, %o5, %o7
a0016efc:	fa 08 60 45 	ldub  [ %g1 + 0x45 ], %i5
a0016f00:	b2 0e 60 ff 	and  %i1, 0xff, %i1
a0016f04:	c6 08 60 44 	ldub  [ %g1 + 0x44 ], %g3
a0016f08:	90 03 c0 19 	add  %o7, %i1, %o0
a0016f0c:	b4 0e a0 ff 	and  %i2, 0xff, %i2
a0016f10:	b6 0e e0 ff 	and  %i3, 0xff, %i3
a0016f14:	92 02 00 1a 	add  %o0, %i2, %o1
a0016f18:	9e 08 a0 ff 	and  %g2, 0xff, %o7
a0016f1c:	c2 08 60 12 	ldub  [ %g1 + 0x12 ], %g1
a0016f20:	84 0f 20 ff 	and  %i4, 0xff, %g2
a0016f24:	b8 03 c0 02 	add  %o7, %g2, %i4
a0016f28:	96 02 40 1b 	add  %o1, %i3, %o3
a0016f2c:	88 09 20 ff 	and  %g4, 0xff, %g4
a0016f30:	ba 0f 60 ff 	and  %i5, 0xff, %i5
a0016f34:	94 02 c0 04 	add  %o3, %g4, %o2
a0016f38:	b2 07 00 1d 	add  %i4, %i5, %i1
a0016f3c:	99 2a a0 10 	sll  %o2, 0x10, %o4
a0016f40:	86 08 e0 ff 	and  %g3, 0xff, %g3
a0016f44:	9b 33 20 10 	srl  %o4, 0x10, %o5
a0016f48:	90 06 40 03 	add  %i1, %g3, %o0
a0016f4c:	b5 2a 20 10 	sll  %o0, 0x10, %i2
a0016f50:	93 36 a0 10 	srl  %i2, 0x10, %o1
a0016f54:	b6 03 40 09 	add  %o5, %o1, %i3
a0016f58:	b8 86 c0 01 	addcc  %i3, %g1, %i4
a0016f5c:	22 80 00 15 	be,a   a0016fb0 <TestRexXYLaneReplyHandler+0xb8>
a0016f60:	b0 10 20 00 	clr  %i0
a0016f64:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0016f68:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a0016f6c:	80 a0 60 00 	cmp  %g1, 0
a0016f70:	02 80 00 05 	be  a0016f84 <TestRexXYLaneReplyHandler+0x8c>
a0016f74:	80 a7 00 18 	cmp  %i4, %i0
a0016f78:	7f ff c0 ea 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a0016f7c:	90 10 20 10 	mov  0x10, %o0
a0016f80:	80 a7 00 18 	cmp  %i4, %i0
a0016f84:	28 80 00 0b 	bleu,a   a0016fb0 <TestRexXYLaneReplyHandler+0xb8>
a0016f88:	b0 10 20 00 	clr  %i0
a0016f8c:	17 3e 82 4a 	sethi  %hi(0xfa092800), %o3
a0016f90:	92 10 00 18 	mov  %i0, %o1
a0016f94:	94 10 00 1c 	mov  %i4, %o2
a0016f98:	90 12 e1 05 	or  %o3, 0x105, %o0
a0016f9c:	7f ff a7 0a 	call  a0000bc4 <_ilog>
a0016fa0:	b0 10 20 01 	mov  1, %i0
a0016fa4:	b0 0e 20 01 	and  %i0, 1, %i0
a0016fa8:	81 c7 e0 08 	ret 
a0016fac:	81 e8 00 00 	restore 
a0016fb0:	b0 0e 20 01 	and  %i0, 1, %i0
a0016fb4:	81 c7 e0 08 	ret 
a0016fb8:	81 e8 00 00 	restore 

a0016fbc <DP_LexIsMsaValid>:
a0016fbc:	9d e3 bf d8 	save  %sp, -40, %sp
a0016fc0:	07 28 40 0b 	sethi  %hi(0xa1002c00), %g3
a0016fc4:	c2 00 e0 00 	ld  [ %g3 ], %g1
a0016fc8:	e0 00 60 54 	ld  [ %g1 + 0x54 ], %l0
a0016fcc:	c8 00 60 58 	ld  [ %g1 + 0x58 ], %g4
a0016fd0:	f4 10 60 5c 	lduh  [ %g1 + 0x5c ], %i2
a0016fd4:	e2 10 60 64 	lduh  [ %g1 + 0x64 ], %l1
a0016fd8:	f6 00 60 6c 	ld  [ %g1 + 0x6c ], %i3
a0016fdc:	d2 10 60 60 	lduh  [ %g1 + 0x60 ], %o1
a0016fe0:	d6 10 60 68 	lduh  [ %g1 + 0x68 ], %o3
a0016fe4:	99 2a e0 10 	sll  %o3, 0x10, %o4
a0016fe8:	f8 00 60 60 	ld  [ %g1 + 0x60 ], %i4
a0016fec:	80 a0 00 0c 	cmp  %g0, %o4
a0016ff0:	ea 00 60 68 	ld  [ %g1 + 0x68 ], %l5
a0016ff4:	a4 40 20 00 	addx  %g0, 0, %l2
a0016ff8:	1b 00 00 1f 	sethi  %hi(0x7c00), %o5
a0016ffc:	9e 13 63 ff 	or  %o5, 0x3ff, %o7	! 7fff <__rex_ftext_size+0xbbb>
a0017000:	a8 0f 00 0f 	and  %i4, %o7, %l4
a0017004:	80 a0 00 14 	cmp  %g0, %l4
a0017008:	ac 0d 40 0f 	and  %l5, %o7, %l6
a001700c:	a8 40 20 00 	addx  %g0, 0, %l4
a0017010:	80 a0 00 16 	cmp  %g0, %l6
a0017014:	3b 00 3f ff 	sethi  %hi(0xfffc00), %i5
a0017018:	95 2a 60 10 	sll  %o1, 0x10, %o2
a001701c:	aa 40 20 00 	addx  %g0, 0, %l5
a0017020:	80 a0 00 0a 	cmp  %g0, %o2
a0017024:	84 17 63 ff 	or  %i5, 0x3ff, %g2
a0017028:	91 36 e0 01 	srl  %i3, 1, %o0
a001702c:	b8 40 20 00 	addx  %g0, 0, %i4
a0017030:	b6 0a 20 7f 	and  %o0, 0x7f, %i3
a0017034:	a0 0c 00 02 	and  %l0, %g2, %l0
a0017038:	ba 09 00 02 	and  %g4, %g2, %i5
a001703c:	80 a7 20 00 	cmp  %i4, 0
a0017040:	02 80 00 09 	be  a0017064 <Test80BitCustomReplyHandler+0x58>
a0017044:	a6 0e e0 ff 	and  %i3, 0xff, %l3
a0017048:	80 a4 a0 00 	cmp  %l2, 0
a001704c:	02 80 00 06 	be  a0017064 <Test80BitCustomReplyHandler+0x58>
a0017050:	ae 0d 00 15 	and  %l4, %l5, %l7
a0017054:	80 a0 00 1d 	cmp  %g0, %i5
a0017058:	84 40 20 00 	addx  %g0, 0, %g2
a001705c:	10 80 00 03 	b  a0017068 <Test80BitCustomReplyHandler+0x5c>
a0017060:	ac 08 80 17 	and  %g2, %l7, %l6
a0017064:	ac 10 20 00 	clr  %l6
a0017068:	ee 08 60 53 	ldub  [ %g1 + 0x53 ], %l7
a001706c:	80 a4 00 1d 	cmp  %l0, %i5
a0017070:	08 80 00 08 	bleu  a0017090 <DP_RexDpISR+0x10>
a0017074:	c2 00 e0 00 	ld  [ %g3 ], %g1
a0017078:	03 3e 02 68 	sethi  %hi(0xf809a000), %g1
a001707c:	c6 27 bf fc 	st  %g3, [ %fp + -4 ]
a0017080:	7f ff a6 d1 	call  a0000bc4 <_ilog>
a0017084:	90 10 61 05 	or  %g1, 0x105, %o0
a0017088:	c6 07 bf fc 	ld  [ %fp + -4 ], %g3
a001708c:	c2 00 e0 00 	ld  [ %g3 ], %g1
a0017090:	c8 00 60 6c 	ld  [ %g1 + 0x6c ], %g4
a0017094:	91 31 20 01 	srl  %g4, 1, %o0
a0017098:	7f ff ce 14 	call  a000a8e8 <mapColorCodeToBitsPerPixel>
a001709c:	90 0a 20 7f 	and  %o0, 0x7f, %o0
a00170a0:	80 a2 20 00 	cmp  %o0, 0
a00170a4:	02 80 00 0d 	be  a00170d8 <DP_RexDpISR+0x58>
a00170a8:	80 a5 a0 00 	cmp  %l6, 0
a00170ac:	c2 0a 20 02 	ldub  [ %o0 + 2 ], %g1
a00170b0:	80 a0 60 01 	cmp  %g1, 1
a00170b4:	12 80 00 09 	bne  a00170d8 <DP_RexDpISR+0x58>
a00170b8:	80 a5 a0 00 	cmp  %l6, 0
a00170bc:	92 10 00 1b 	mov  %i3, %o1
a00170c0:	2b 3e 42 46 	sethi  %hi(0xf9091800), %l5
a00170c4:	b0 10 20 01 	mov  1, %i0
a00170c8:	7f ff a6 bf 	call  a0000bc4 <_ilog>
a00170cc:	90 15 60 05 	or  %l5, 5, %o0
a00170d0:	81 c7 e0 08 	ret 
a00170d4:	81 e8 00 00 	restore 
a00170d8:	12 80 00 0e 	bne  a0017110 <DP_RexDpISR+0x90>
a00170dc:	99 2f 20 02 	sll  %i4, 2, %o4
a00170e0:	a1 2c a0 03 	sll  %l2, 3, %l0
a00170e4:	9a 14 00 0c 	or  %l0, %o4, %o5
a00170e8:	9e 13 40 15 	or  %o5, %l5, %o7
a00170ec:	94 10 00 1d 	mov  %i5, %o2
a00170f0:	a9 2d 20 01 	sll  %l4, 1, %l4
a00170f4:	3b 3e 82 44 	sethi  %hi(0xfa091000), %i5
a00170f8:	92 13 c0 14 	or  %o7, %l4, %o1
a00170fc:	90 17 62 05 	or  %i5, 0x205, %o0
a0017100:	7f ff a6 b1 	call  a0000bc4 <_ilog>
a0017104:	b0 10 20 04 	mov  4, %i0
a0017108:	81 c7 e0 08 	ret 
a001710c:	81 e8 00 00 	restore 
a0017110:	82 10 20 00 	clr  %g1
a0017114:	13 28 00 86 	sethi  %hi(0xa0021800), %o1
a0017118:	94 12 63 b7 	or  %o1, 0x3b7, %o2	! a0021bb7 <bppTable.lto_priv.596>
a001711c:	d6 0a 80 01 	ldub  [ %o2 + %g1 ], %o3
a0017120:	80 a4 c0 0b 	cmp  %l3, %o3
a0017124:	02 80 00 07 	be  a0017140 <DP_RexDpISR+0xc0>
a0017128:	82 00 60 04 	add  %g1, 4, %g1
a001712c:	80 a0 60 98 	cmp  %g1, 0x98
a0017130:	32 bf ff fc 	bne,a   a0017120 <DP_RexDpISR+0xa0>
a0017134:	d6 0a 80 01 	ldub  [ %o2 + %g1 ], %o3
a0017138:	10 80 00 06 	b  a0017150 <DP_RexDpISR+0xd0>
a001713c:	31 3e 82 44 	sethi  %hi(0xfa091000), %i0
a0017140:	80 8d e0 ff 	btst  0xff, %l7
a0017144:	32 80 00 09 	bne,a   a0017168 <DP_RexDpISR+0xe8>
a0017148:	b5 2e a0 10 	sll  %i2, 0x10, %i2
a001714c:	31 3e 82 44 	sethi  %hi(0xfa091000), %i0
a0017150:	94 0d e0 ff 	and  %l7, 0xff, %o2
a0017154:	92 10 00 1b 	mov  %i3, %o1
a0017158:	7f ff a6 9b 	call  a0000bc4 <_ilog>
a001715c:	90 16 21 05 	or  %i0, 0x105, %o0
a0017160:	81 c7 e0 08 	ret 
a0017164:	91 e8 20 05 	restore  %g0, 5, %o0
a0017168:	a3 2c 60 10 	sll  %l1, 0x10, %l1
a001716c:	b7 36 a0 10 	srl  %i2, 0x10, %i3
a0017170:	a7 34 60 10 	srl  %l1, 0x10, %l3
a0017174:	86 56 c0 13 	umul  %i3, %l3, %g3
a0017178:	85 40 00 00 	rd  %y, %g2
a001717c:	82 58 80 18 	smul  %g2, %i0, %g1
a0017180:	92 50 c0 18 	umul  %g3, %i0, %o1
a0017184:	91 40 00 00 	rd  %y, %o0
a0017188:	94 10 20 00 	clr  %o2
a001718c:	90 00 40 08 	add  %g1, %o0, %o0
a0017190:	7f ff d3 6c 	call  a000bf40 <__udivdi3>
a0017194:	96 10 23 e8 	mov  0x3e8, %o3
a0017198:	94 10 20 00 	clr  %o2
a001719c:	a4 10 00 09 	mov  %o1, %l2
a00171a0:	92 54 00 19 	umul  %l0, %i1, %o1
a00171a4:	91 40 00 00 	rd  %y, %o0
a00171a8:	7f ff d3 66 	call  a000bf40 <__udivdi3>
a00171ac:	96 10 00 1d 	mov  %i5, %o3
a00171b0:	94 10 00 09 	mov  %o1, %o2
a00171b4:	80 a4 80 09 	cmp  %l2, %o1
a00171b8:	08 80 00 03 	bleu  a00171c4 <DP_RexDpISR+0x144>
a00171bc:	96 22 40 12 	sub  %o1, %l2, %o3
a00171c0:	96 24 80 09 	sub  %l2, %o1, %o3
a00171c4:	03 00 26 25 	sethi  %hi(0x989400), %g1
a00171c8:	82 10 62 80 	or  %g1, 0x280, %g1	! 989680 <__target_size+0x92cd58>
a00171cc:	80 a2 c0 01 	cmp  %o3, %g1
a00171d0:	08 bf ff c0 	bleu  a00170d0 <DP_RexDpISR+0x50>
a00171d4:	b0 10 20 00 	clr  %i0
a00171d8:	33 3e c2 44 	sethi  %hi(0xfb091000), %i1
a00171dc:	92 10 00 12 	mov  %l2, %o1
a00171e0:	7f ff a6 79 	call  a0000bc4 <_ilog>
a00171e4:	90 16 63 05 	or  %i1, 0x305, %o0
a00171e8:	30 bf ff de 	b,a   a0017160 <DP_RexDpISR+0xe0>

a00171ec <DP_ResetErrorCnt>:
a00171ec:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00171f0:	c2 00 60 00 	ld  [ %g1 ], %g1
a00171f4:	c4 00 60 30 	ld  [ %g1 + 0x30 ], %g2
a00171f8:	86 08 bf fe 	and  %g2, -2, %g3
a00171fc:	c6 20 60 30 	st  %g3, [ %g1 + 0x30 ]
a0017200:	c8 00 60 30 	ld  [ %g1 + 0x30 ], %g4
a0017204:	84 11 20 01 	or  %g4, 1, %g2
a0017208:	c4 20 60 30 	st  %g2, [ %g1 + 0x30 ]
a001720c:	c6 00 60 34 	ld  [ %g1 + 0x34 ], %g3
a0017210:	88 08 ff fe 	and  %g3, -2, %g4
a0017214:	c8 20 60 34 	st  %g4, [ %g1 + 0x34 ]
a0017218:	c4 00 60 34 	ld  [ %g1 + 0x34 ], %g2
a001721c:	86 10 a0 01 	or  %g2, 1, %g3
a0017220:	c6 20 60 34 	st  %g3, [ %g1 + 0x34 ]
a0017224:	c8 00 60 40 	ld  [ %g1 + 0x40 ], %g4
a0017228:	84 11 20 02 	or  %g4, 2, %g2
a001722c:	c4 20 60 40 	st  %g2, [ %g1 + 0x40 ]
a0017230:	c6 00 60 40 	ld  [ %g1 + 0x40 ], %g3
a0017234:	88 08 ff fd 	and  %g3, -3, %g4
a0017238:	c8 20 60 40 	st  %g4, [ %g1 + 0x40 ]
a001723c:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
a0017240:	86 10 a0 02 	or  %g2, 2, %g3
a0017244:	c6 20 60 10 	st  %g3, [ %g1 + 0x10 ]
a0017248:	c8 00 60 10 	ld  [ %g1 + 0x10 ], %g4
a001724c:	84 09 3f fd 	and  %g4, -3, %g2
a0017250:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
a0017254:	81 c3 e0 08 	retl 
a0017258:	01 00 00 00 	nop 

a001725c <DP_SymbolErrCountLaneXY>:
a001725c:	80 a2 20 00 	cmp  %o0, 0
a0017260:	02 80 00 06 	be  a0017278 <DP_SymbolErrCountLaneXY+0x1c>
a0017264:	80 a2 60 01 	cmp  %o1, 1
a0017268:	90 10 00 09 	mov  %o1, %o0
a001726c:	82 13 c0 00 	mov  %o7, %g1
a0017270:	7f ff fd e1 	call  a00169f4 <DP_SymbolErrCountLaneXY.part.0.lto_priv.607>
a0017274:	9e 10 40 00 	mov  %g1, %o7
a0017278:	02 80 00 12 	be  a00172c0 <DP_SourceEnableScrambler+0x10>
a001727c:	80 a2 60 01 	cmp  %o1, 1
a0017280:	0a 80 00 0b 	bcs  a00172ac <DP_SymbolErrCountLaneXY+0x50>
a0017284:	80 a2 60 02 	cmp  %o1, 2
a0017288:	02 80 00 13 	be  a00172d4 <DP_SourceEnableScrambler+0x24>
a001728c:	80 a2 60 03 	cmp  %o1, 3
a0017290:	32 80 00 16 	bne,a   a00172e8 <RexEventCallback.lto_priv.642>
a0017294:	90 10 20 00 	clr  %o0
a0017298:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001729c:	c2 00 60 00 	ld  [ %g1 ], %g1
a00172a0:	d0 08 60 3c 	ldub  [ %g1 + 0x3c ], %o0
a00172a4:	81 c3 e0 08 	retl 
a00172a8:	90 0a 20 ff 	and  %o0, 0xff, %o0
a00172ac:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00172b0:	c2 00 60 00 	ld  [ %g1 ], %g1
a00172b4:	d0 08 60 3f 	ldub  [ %g1 + 0x3f ], %o0
a00172b8:	81 c3 e0 08 	retl 
a00172bc:	90 0a 20 ff 	and  %o0, 0xff, %o0
a00172c0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00172c4:	c2 00 60 00 	ld  [ %g1 ], %g1
a00172c8:	d0 08 60 3e 	ldub  [ %g1 + 0x3e ], %o0
a00172cc:	81 c3 e0 08 	retl 
a00172d0:	90 0a 20 ff 	and  %o0, 0xff, %o0
a00172d4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00172d8:	c2 00 60 00 	ld  [ %g1 ], %g1
a00172dc:	d0 08 60 3d 	ldub  [ %g1 + 0x3d ], %o0
a00172e0:	81 c3 e0 08 	retl 
a00172e4:	90 0a 20 ff 	and  %o0, 0xff, %o0
a00172e8:	90 0a 20 ff 	and  %o0, 0xff, %o0
a00172ec:	81 c3 e0 08 	retl 
a00172f0:	01 00 00 00 	nop 

a00172f4 <DP_LexCheckCxFifoOverflow>:
a00172f4:	9d e3 bf e0 	save  %sp, -32, %sp
a00172f8:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00172fc:	c6 00 60 00 	ld  [ %g1 ], %g3
a0017300:	c2 08 e0 db 	ldub  [ %g3 + 0xdb ], %g1
a0017304:	c4 08 e0 f7 	ldub  [ %g3 + 0xf7 ], %g2
a0017308:	d0 08 e1 13 	ldub  [ %g3 + 0x113 ], %o0
a001730c:	88 08 60 ff 	and  %g1, 0xff, %g4
a0017310:	82 08 a0 ff 	and  %g2, 0xff, %g1
a0017314:	82 01 00 01 	add  %g4, %g1, %g1
a0017318:	82 00 40 08 	add  %g1, %o0, %g1
a001731c:	83 28 60 10 	sll  %g1, 0x10, %g1
a0017320:	80 a0 60 00 	cmp  %g1, 0
a0017324:	02 80 00 0c 	be  a0017354 <RexLexActiveEventGenerate.lto_priv.630+0x50>
a0017328:	13 3e 02 47 	sethi  %hi(0xf8091c00), %o1
a001732c:	7f ff a6 26 	call  a0000bc4 <_ilog>
a0017330:	90 12 63 05 	or  %o1, 0x305, %o0	! f8091f05 <curr_flash_pos+0x376354dd>
a0017334:	7f ff fc fc 	call  a0016724 <DP_PrintLexStats>
a0017338:	01 00 00 00 	nop 
a001733c:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
a0017340:	c2 00 63 fc 	ld  [ %g1 + 0x3fc ], %g1	! a1002bfc <isrCallback.lto_priv.208>
a0017344:	9f c0 40 00 	call  %g1
a0017348:	90 10 20 04 	mov  4, %o0
a001734c:	7f ff fc ef 	call  a0016708 <DP_EnableVideoStreamIrqOnly>
a0017350:	81 e8 00 00 	restore 
a0017354:	81 c7 e0 08 	ret 
a0017358:	81 e8 00 00 	restore 

a001735c <DP_LexVideoInfo>:
a001735c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017360:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
a0017364:	f4 07 60 00 	ld  [ %i5 ], %i2
a0017368:	c2 06 a0 04 	ld  [ %i2 + 4 ], %g1
a001736c:	83 30 60 02 	srl  %g1, 2, %g1
a0017370:	82 88 60 03 	andcc  %g1, 3, %g1
a0017374:	02 80 00 0a 	be  a001739c <DP_LexVideoInfo+0x40>
a0017378:	b2 10 20 a2 	mov  0xa2, %i1
a001737c:	80 a0 60 01 	cmp  %g1, 1
a0017380:	02 80 00 07 	be  a001739c <DP_LexVideoInfo+0x40>
a0017384:	b2 10 21 0e 	mov  0x10e, %i1
a0017388:	82 18 60 02 	xor  %g1, 2, %g1
a001738c:	80 a0 00 01 	cmp  %g0, %g1
a0017390:	b8 40 3f ff 	addx  %g0, -1, %i4
a0017394:	84 0f 3e f2 	and  %i4, -270, %g2
a0017398:	b2 00 a3 2a 	add  %g2, 0x32a, %i1
a001739c:	d0 06 a0 6c 	ld  [ %i2 + 0x6c ], %o0
a00173a0:	87 32 20 01 	srl  %o0, 1, %g3
a00173a4:	7f ff cd 60 	call  a000a924 <DP_GetBpp>
a00173a8:	90 08 e0 7f 	and  %g3, 0x7f, %o0
a00173ac:	7f ff fd 77 	call  a0016988 <DP_GetCompressionRatio.lto_priv.606>
a00173b0:	b0 10 00 08 	mov  %o0, %i0
a00173b4:	d2 06 a0 04 	ld  [ %i2 + 4 ], %o1
a00173b8:	88 0a 60 03 	and  %o1, 3, %g4
a00173bc:	b6 10 00 08 	mov  %o0, %i3
a00173c0:	92 01 20 01 	add  %g4, 1, %o1
a00173c4:	35 3e 42 4e 	sethi  %hi(0xf9093800), %i2
a00173c8:	7f ff a5 ff 	call  a0000bc4 <_ilog>
a00173cc:	90 16 a1 02 	or  %i2, 0x102, %o0	! f9093902 <curr_flash_pos+0x38636eda>
a00173d0:	1b 3e 82 4e 	sethi  %hi(0xfa093800), %o5
a00173d4:	81 80 20 00 	wr  %g0, %y
a00173d8:	01 00 00 00 	nop 
a00173dc:	01 00 00 00 	nop 
a00173e0:	01 00 00 00 	nop 
a00173e4:	92 76 60 64 	udiv  %i1, 0x64, %o1
a00173e8:	95 2a 60 02 	sll  %o1, 2, %o2
a00173ec:	83 2a 60 04 	sll  %o1, 4, %g1
a00173f0:	82 02 80 01 	add  %o2, %g1, %g1
a00173f4:	97 28 60 02 	sll  %g1, 2, %o3
a00173f8:	98 00 40 0b 	add  %g1, %o3, %o4
a00173fc:	90 13 62 02 	or  %o5, 0x202, %o0
a0017400:	7f ff a5 f1 	call  a0000bc4 <_ilog>
a0017404:	94 26 40 0c 	sub  %i1, %o4, %o2
a0017408:	c2 07 60 00 	ld  [ %i5 ], %g1
a001740c:	f8 00 60 04 	ld  [ %g1 + 4 ], %i4
a0017410:	85 37 20 04 	srl  %i4, 4, %g2
a0017414:	90 16 a3 02 	or  %i2, 0x302, %o0
a0017418:	7f ff a5 eb 	call  a0000bc4 <_ilog>
a001741c:	92 08 a0 01 	and  %g2, 1, %o1
a0017420:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017424:	f2 00 60 54 	ld  [ %g1 + 0x54 ], %i1
a0017428:	11 00 3f ff 	sethi  %hi(0xfffc00), %o0
a001742c:	35 3e 42 4f 	sethi  %hi(0xf9093c00), %i2
a0017430:	b8 12 23 ff 	or  %o0, 0x3ff, %i4
a0017434:	90 16 a0 02 	or  %i2, 2, %o0
a0017438:	7f ff a5 e3 	call  a0000bc4 <_ilog>
a001743c:	92 0e 40 1c 	and  %i1, %i4, %o1
a0017440:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017444:	c6 00 60 58 	ld  [ %g1 + 0x58 ], %g3
a0017448:	92 08 c0 1c 	and  %g3, %i4, %o1
a001744c:	7f ff a5 de 	call  a0000bc4 <_ilog>
a0017450:	90 16 a1 02 	or  %i2, 0x102, %o0
a0017454:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017458:	d2 10 60 5c 	lduh  [ %g1 + 0x5c ], %o1
a001745c:	89 2a 60 10 	sll  %o1, 0x10, %g4
a0017460:	90 16 a2 02 	or  %i2, 0x202, %o0
a0017464:	7f ff a5 d8 	call  a0000bc4 <_ilog>
a0017468:	93 31 20 10 	srl  %g4, 0x10, %o1
a001746c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017470:	d4 10 60 5e 	lduh  [ %g1 + 0x5e ], %o2
a0017474:	97 2a a0 10 	sll  %o2, 0x10, %o3
a0017478:	90 16 a3 02 	or  %i2, 0x302, %o0
a001747c:	7f ff a5 d2 	call  a0000bc4 <_ilog>
a0017480:	93 32 e0 10 	srl  %o3, 0x10, %o1
a0017484:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017488:	d8 10 60 60 	lduh  [ %g1 + 0x60 ], %o4
a001748c:	9b 2b 20 10 	sll  %o4, 0x10, %o5
a0017490:	35 3e 42 50 	sethi  %hi(0xf9094000), %i2
a0017494:	93 33 60 10 	srl  %o5, 0x10, %o1
a0017498:	7f ff a5 cb 	call  a0000bc4 <_ilog>
a001749c:	90 16 a0 02 	or  %i2, 2, %o0
a00174a0:	c2 07 60 00 	ld  [ %i5 ], %g1
a00174a4:	c4 00 60 60 	ld  [ %g1 + 0x60 ], %g2
a00174a8:	b3 30 a0 0f 	srl  %g2, 0xf, %i1
a00174ac:	90 16 a1 02 	or  %i2, 0x102, %o0
a00174b0:	7f ff a5 c5 	call  a0000bc4 <_ilog>
a00174b4:	92 0e 60 01 	and  %i1, 1, %o1
a00174b8:	c2 07 60 00 	ld  [ %i5 ], %g1
a00174bc:	07 00 00 1f 	sethi  %hi(0x7c00), %g3
a00174c0:	d0 00 60 60 	ld  [ %g1 + 0x60 ], %o0
a00174c4:	b2 10 e3 ff 	or  %g3, 0x3ff, %i1
a00174c8:	92 0a 00 19 	and  %o0, %i1, %o1
a00174cc:	7f ff a5 be 	call  a0000bc4 <_ilog>
a00174d0:	90 16 a2 02 	or  %i2, 0x202, %o0
a00174d4:	c2 07 60 00 	ld  [ %i5 ], %g1
a00174d8:	d2 10 60 64 	lduh  [ %g1 + 0x64 ], %o1
a00174dc:	89 2a 60 10 	sll  %o1, 0x10, %g4
a00174e0:	90 16 a3 02 	or  %i2, 0x302, %o0
a00174e4:	7f ff a5 b8 	call  a0000bc4 <_ilog>
a00174e8:	93 31 20 10 	srl  %g4, 0x10, %o1
a00174ec:	c2 07 60 00 	ld  [ %i5 ], %g1
a00174f0:	d4 10 60 66 	lduh  [ %g1 + 0x66 ], %o2
a00174f4:	97 2a a0 10 	sll  %o2, 0x10, %o3
a00174f8:	35 3e 42 51 	sethi  %hi(0xf9094400), %i2
a00174fc:	93 32 e0 10 	srl  %o3, 0x10, %o1
a0017500:	7f ff a5 b1 	call  a0000bc4 <_ilog>
a0017504:	90 16 a0 02 	or  %i2, 2, %o0
a0017508:	c2 07 60 00 	ld  [ %i5 ], %g1
a001750c:	d8 10 60 68 	lduh  [ %g1 + 0x68 ], %o4
a0017510:	9b 2b 20 10 	sll  %o4, 0x10, %o5
a0017514:	90 16 a1 02 	or  %i2, 0x102, %o0
a0017518:	7f ff a5 ab 	call  a0000bc4 <_ilog>
a001751c:	93 33 60 10 	srl  %o5, 0x10, %o1
a0017520:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017524:	c4 00 60 68 	ld  [ %g1 + 0x68 ], %g2
a0017528:	91 30 a0 0f 	srl  %g2, 0xf, %o0
a001752c:	92 0a 20 01 	and  %o0, 1, %o1
a0017530:	7f ff a5 a5 	call  a0000bc4 <_ilog>
a0017534:	90 16 a2 02 	or  %i2, 0x202, %o0
a0017538:	c2 07 60 00 	ld  [ %i5 ], %g1
a001753c:	c6 00 60 68 	ld  [ %g1 + 0x68 ], %g3
a0017540:	92 08 c0 19 	and  %g3, %i1, %o1
a0017544:	7f ff a5 a0 	call  a0000bc4 <_ilog>
a0017548:	90 16 a3 02 	or  %i2, 0x302, %o0
a001754c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017550:	f2 00 60 6c 	ld  [ %g1 + 0x6c ], %i1
a0017554:	35 3e 42 52 	sethi  %hi(0xf9094800), %i2
a0017558:	93 36 60 0b 	srl  %i1, 0xb, %o1
a001755c:	90 16 a0 02 	or  %i2, 2, %o0
a0017560:	7f ff a5 99 	call  a0000bc4 <_ilog>
a0017564:	92 0a 60 01 	and  %o1, 1, %o1
a0017568:	c2 07 60 00 	ld  [ %i5 ], %g1
a001756c:	c8 00 60 6c 	ld  [ %g1 + 0x6c ], %g4
a0017570:	95 31 20 09 	srl  %g4, 9, %o2
a0017574:	90 16 a1 02 	or  %i2, 0x102, %o0
a0017578:	7f ff a5 93 	call  a0000bc4 <_ilog>
a001757c:	92 0a a0 03 	and  %o2, 3, %o1
a0017580:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017584:	d6 00 60 6c 	ld  [ %g1 + 0x6c ], %o3
a0017588:	99 32 e0 08 	srl  %o3, 8, %o4
a001758c:	90 16 a2 02 	or  %i2, 0x202, %o0
a0017590:	7f ff a5 8d 	call  a0000bc4 <_ilog>
a0017594:	92 0b 20 01 	and  %o4, 1, %o1
a0017598:	c2 07 60 00 	ld  [ %i5 ], %g1
a001759c:	da 00 60 6c 	ld  [ %g1 + 0x6c ], %o5
a00175a0:	92 0b 60 01 	and  %o5, 1, %o1
a00175a4:	7f ff a5 88 	call  a0000bc4 <_ilog>
a00175a8:	90 16 a3 02 	or  %i2, 0x302, %o0
a00175ac:	c2 07 60 00 	ld  [ %i5 ], %g1
a00175b0:	c4 00 60 4c 	ld  [ %g1 + 0x4c ], %g2
a00175b4:	92 08 af ff 	and  %g2, 0xfff, %o1
a00175b8:	33 3e 42 53 	sethi  %hi(0xf9094c00), %i1
a00175bc:	7f ff a5 82 	call  a0000bc4 <_ilog>
a00175c0:	90 16 60 02 	or  %i1, 2, %o0	! f9094c02 <curr_flash_pos+0x386381da>
a00175c4:	c2 07 60 00 	ld  [ %i5 ], %g1
a00175c8:	d0 00 60 6c 	ld  [ %g1 + 0x6c ], %o0
a00175cc:	87 32 20 01 	srl  %o0, 1, %g3
a00175d0:	94 10 00 18 	mov  %i0, %o2
a00175d4:	92 08 e0 7f 	and  %g3, 0x7f, %o1
a00175d8:	31 3e 82 53 	sethi  %hi(0xfa094c00), %i0
a00175dc:	7f ff a5 7a 	call  a0000bc4 <_ilog>
a00175e0:	90 16 21 02 	or  %i0, 0x102, %o0	! fa094d02 <curr_flash_pos+0x396382da>
a00175e4:	c2 07 60 00 	ld  [ %i5 ], %g1
a00175e8:	d2 00 60 20 	ld  [ %g1 + 0x20 ], %o1
a00175ec:	92 0a 40 1c 	and  %o1, %i4, %o1
a00175f0:	7f ff a5 75 	call  a0000bc4 <_ilog>
a00175f4:	90 16 62 02 	or  %i1, 0x202, %o0
a00175f8:	c2 07 60 00 	ld  [ %i5 ], %g1
a00175fc:	d2 00 60 1c 	ld  [ %g1 + 0x1c ], %o1
a0017600:	7f ff a5 71 	call  a0000bc4 <_ilog>
a0017604:	90 16 63 02 	or  %i1, 0x302, %o0
a0017608:	c2 07 60 00 	ld  [ %i5 ], %g1
a001760c:	d2 00 60 18 	ld  [ %g1 + 0x18 ], %o1
a0017610:	35 3e 42 54 	sethi  %hi(0xf9095000), %i2
a0017614:	7f ff a5 6c 	call  a0000bc4 <_ilog>
a0017618:	90 16 a0 02 	or  %i2, 2, %o0	! f9095002 <curr_flash_pos+0x386385da>
a001761c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017620:	d2 00 60 14 	ld  [ %g1 + 0x14 ], %o1
a0017624:	7f ff a5 68 	call  a0000bc4 <_ilog>
a0017628:	90 16 a1 02 	or  %i2, 0x102, %o0
a001762c:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017630:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0017634:	83 30 60 01 	srl  %g1, 1, %g1
a0017638:	82 08 60 01 	and  %g1, 1, %g1
a001763c:	88 10 20 03 	mov  3, %g4
a0017640:	80 a0 00 01 	cmp  %g0, %g1
a0017644:	82 60 3f ff 	subx  %g0, -1, %g1
a0017648:	90 16 a2 02 	or  %i2, 0x202, %o0
a001764c:	7f ff a5 5e 	call  a0000bc4 <_ilog>
a0017650:	92 21 00 01 	sub  %g4, %g1, %o1
a0017654:	c2 07 60 00 	ld  [ %i5 ], %g1
a0017658:	d2 08 60 53 	ldub  [ %g1 + 0x53 ], %o1
a001765c:	7f ff a5 5a 	call  a0000bc4 <_ilog>
a0017660:	90 16 a3 02 	or  %i2, 0x302, %o0
a0017664:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0017668:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001766c:	fa 00 60 44 	ld  [ %g1 + 0x44 ], %i5
a0017670:	d6 08 60 48 	ldub  [ %g1 + 0x48 ], %o3
a0017674:	19 3e 42 55 	sethi  %hi(0xf9095400), %o4
a0017678:	b8 0f 40 1c 	and  %i5, %i4, %i4
a001767c:	95 2f 20 08 	sll  %i4, 8, %o2
a0017680:	90 13 20 02 	or  %o4, 2, %o0
a0017684:	7f ff a5 50 	call  a0000bc4 <_ilog>
a0017688:	92 12 c0 0a 	or  %o3, %o2, %o1
a001768c:	81 80 20 00 	wr  %g0, %y
a0017690:	01 00 00 00 	nop 
a0017694:	01 00 00 00 	nop 
a0017698:	01 00 00 00 	nop 
a001769c:	9a 76 e0 0a 	udiv  %i3, 0xa, %o5
a00176a0:	85 2b 60 01 	sll  %o5, 1, %g2
a00176a4:	83 2b 60 03 	sll  %o5, 3, %g1
a00176a8:	92 0b 60 ff 	and  %o5, 0xff, %o1
a00176ac:	b2 00 80 01 	add  %g2, %g1, %i1
a00176b0:	11 3e 82 55 	sethi  %hi(0xfa095400), %o0
a00176b4:	b6 26 c0 19 	sub  %i3, %i1, %i3
a00176b8:	90 12 21 02 	or  %o0, 0x102, %o0
a00176bc:	7f ff a5 42 	call  a0000bc4 <_ilog>
a00176c0:	94 0e e0 ff 	and  %i3, 0xff, %o2
a00176c4:	7f ff b1 68 	call  a0003c64 <UART_WaitForTx>
a00176c8:	81 e8 00 00 	restore 

a00176cc <LexEventCallback.lto_priv.652>:
a00176cc:	94 10 00 09 	mov  %o1, %o2
a00176d0:	92 0a 20 ff 	and  %o0, 0xff, %o1
a00176d4:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a00176d8:	90 12 21 74 	or  %o0, 0x174, %o0	! a1007574 <lexPmContext.lto_priv.349+0x58>
a00176dc:	82 13 c0 00 	mov  %o7, %g1
a00176e0:	7f ff b4 46 	call  a00047f8 <UTILSM_PostEvent>
a00176e4:	9e 10 40 00 	mov  %g1, %o7

a00176e8 <LexSendLexPmStatus.lto_priv.655>:
a00176e8:	9d e3 bf d0 	save  %sp, -48, %sp
a00176ec:	94 10 20 0c 	mov  0xc, %o2
a00176f0:	90 07 bf f4 	add  %fp, -12, %o0
a00176f4:	13 28 00 83 	sethi  %hi(0xa0020c00), %o1
a00176f8:	7f ff a3 6c 	call  a00004a8 <memcpy>
a00176fc:	92 12 60 50 	or  %o1, 0x50, %o1	! a0020c50 <uartFifoDefinitions.lto_priv.280+0x44>
a0017700:	40 00 02 0d 	call  a0017f34 <LexSendCpuMessageToRex>
a0017704:	90 07 bf f4 	add  %fp, -12, %o0
a0017708:	81 c7 e0 08 	ret 
a001770c:	81 e8 00 00 	restore 

a0017710 <LexValidateAndSendMaud.lto_priv.658>:
a0017710:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0017714:	c2 00 60 00 	ld  [ %g1 ], %g1
a0017718:	c4 08 60 9a 	ldub  [ %g1 + 0x9a ], %g2
a001771c:	80 a0 a0 00 	cmp  %g2, 0
a0017720:	22 80 00 08 	be,a   a0017740 <LexValidateAndSendMaud.lto_priv.658+0x30>
a0017724:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0017728:	d0 08 60 99 	ldub  [ %g1 + 0x99 ], %o0	! a1007499 <topIrqHandlers.lto_priv.892+0x51>
a001772c:	87 32 20 04 	srl  %o0, 4, %g3
a0017730:	90 08 e0 01 	and  %g3, 1, %o0
a0017734:	82 13 c0 00 	mov  %o7, %g1
a0017738:	40 00 00 06 	call  a0017750 <LexSendLexAudioStatus.lto_priv.661>
a001773c:	9e 10 40 00 	mov  %g1, %o7
a0017740:	d0 00 61 20 	ld  [ %g1 + 0x120 ], %o0
a0017744:	82 13 c0 00 	mov  %o7, %g1
a0017748:	7f ff a6 de 	call  a00012c0 <TIMING_TimerStart>
a001774c:	9e 10 40 00 	mov  %g1, %o7

a0017750 <LexSendLexAudioStatus.lto_priv.661>:
a0017750:	9d e3 bf d0 	save  %sp, -48, %sp
a0017754:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0017758:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001775c:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a0017760:	80 a0 60 00 	cmp  %g1, 0
a0017764:	12 80 00 0f 	bne  a00177a0 <AdjustVoltageSwingAndPreEmphasisLane0_1+0x20>
a0017768:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001776c:	c2 00 60 00 	ld  [ %g1 ], %g1
a0017770:	c4 08 60 9a 	ldub  [ %g1 + 0x9a ], %g2
a0017774:	90 10 20 02 	mov  2, %o0
a0017778:	86 10 20 0e 	mov  0xe, %g3
a001777c:	88 07 bf f0 	add  %fp, -16, %g4
a0017780:	c2 08 60 9a 	ldub  [ %g1 + 0x9a ], %g1
a0017784:	d0 37 bf fc 	sth  %o0, [ %fp + -4 ]
a0017788:	90 07 bf f4 	add  %fp, -12, %o0
a001778c:	f0 2f bf f0 	stb  %i0, [ %fp + -16 ]
a0017790:	c4 2f bf f1 	stb  %g2, [ %fp + -15 ]
a0017794:	c6 2f bf f4 	stb  %g3, [ %fp + -12 ]
a0017798:	40 00 01 e7 	call  a0017f34 <LexSendCpuMessageToRex>
a001779c:	c8 27 bf f8 	st  %g4, [ %fp + -8 ]
a00177a0:	81 c7 e0 08 	ret 
a00177a4:	81 e8 00 00 	restore 

a00177a8 <LexPmMcaErrorCallback.lto_priv.796>:
a00177a8:	80 a2 20 02 	cmp  %o0, 2
a00177ac:	18 80 00 05 	bgu  a00177c0 <LexPmMcaErrorCallback.lto_priv.796+0x18>
a00177b0:	90 10 20 15 	mov  0x15, %o0
a00177b4:	82 13 c0 00 	mov  %o7, %g1
a00177b8:	40 00 01 db 	call  a0017f24 <LexPmStateSendEventWithNoData>
a00177bc:	9e 10 40 00 	mov  %g1, %o7
a00177c0:	81 c3 e0 08 	retl 
a00177c4:	01 00 00 00 	nop 

a00177c8 <LexPmHostConnectMsgHandler.lto_priv.660>:
a00177c8:	9d e3 bf e0 	save  %sp, -32, %sp
a00177cc:	11 3e 41 d0 	sethi  %hi(0xf9074000), %o0
a00177d0:	92 10 00 18 	mov  %i0, %o1
a00177d4:	7f ff a4 fc 	call  a0000bc4 <_ilog>
a00177d8:	90 12 21 02 	or  %o0, 0x102, %o0
a00177dc:	82 0e 20 01 	and  %i0, 1, %g1
a00177e0:	07 28 40 1d 	sethi  %hi(0xa1007400), %g3
a00177e4:	85 28 60 06 	sll  %g1, 6, %g2
a00177e8:	88 10 e1 1c 	or  %g3, 0x11c, %g4
a00177ec:	c2 09 20 54 	ldub  [ %g4 + 0x54 ], %g1
a00177f0:	82 08 7f bf 	and  %g1, -65, %g1
a00177f4:	82 10 40 02 	or  %g1, %g2, %g1
a00177f8:	7f ff ff bc 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a00177fc:	c2 29 20 54 	stb  %g1, [ %g4 + 0x54 ]
a0017800:	40 00 10 90 	call  a001ba40 <DP_Lex_StartRexPowerDownTimer>
a0017804:	01 00 00 00 	nop 
a0017808:	80 a0 00 18 	cmp  %g0, %i0
a001780c:	b0 10 20 09 	mov  9, %i0
a0017810:	92 66 20 00 	subx  %i0, 0, %o1
a0017814:	b0 0a 60 ff 	and  %o1, 0xff, %i0
a0017818:	40 00 01 c3 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001781c:	81 e8 00 00 	restore 

a0017820 <LexPmMcaEventHandler.lto_priv.795>:
a0017820:	9d e3 bf e0 	save  %sp, -32, %sp
a0017824:	11 3e 41 d7 	sethi  %hi(0xf9075c00), %o0
a0017828:	92 10 00 18 	mov  %i0, %o1
a001782c:	7f ff a4 e6 	call  a0000bc4 <_ilog>
a0017830:	90 12 20 02 	or  %o0, 2, %o0
a0017834:	80 a6 20 01 	cmp  %i0, 1
a0017838:	02 80 00 0a 	be  a0017860 <RexLaneXYStatusReadReplyHandler+0x1c>
a001783c:	01 00 00 00 	nop 
a0017840:	0a 80 00 0a 	bcs  a0017868 <RexLaneXYStatusReadReplyHandler+0x24>
a0017844:	80 a6 20 02 	cmp  %i0, 2
a0017848:	02 80 00 08 	be  a0017868 <RexLaneXYStatusReadReplyHandler+0x24>
a001784c:	80 a6 20 03 	cmp  %i0, 3
a0017850:	02 80 00 0c 	be  a0017880 <RexLaneXYStatusReadReplyHandler+0x3c>
a0017854:	b0 10 20 04 	mov  4, %i0
a0017858:	81 c7 e0 08 	ret 
a001785c:	81 e8 00 00 	restore 
a0017860:	7f ff d9 17 	call  a000dcbc <MCA_ChannelTxRxSetup>
a0017864:	81 e8 00 00 	restore 
a0017868:	03 3e 01 d8 	sethi  %hi(0xf8076000), %g1
a001786c:	7f ff a4 d6 	call  a0000bc4 <_ilog>
a0017870:	90 10 63 05 	or  %g1, 0x305, %o0	! f8076305 <curr_flash_pos+0x376198dd>
a0017874:	90 10 20 01 	mov  1, %o0
a0017878:	7f ff d9 fc 	call  a000e068 <MCA_ChannelLinkDn>
a001787c:	b0 10 20 05 	mov  5, %i0
a0017880:	40 00 01 a9 	call  a0017f24 <LexPmStateSendEventWithNoData>
a0017884:	81 e8 00 00 	restore 

a0017888 <LexLinkAndStreamParamChanged.lto_priv.657>:
a0017888:	9d e3 bf e0 	save  %sp, -32, %sp
a001788c:	c2 0e 20 05 	ldub  [ %i0 + 5 ], %g1
a0017890:	c4 0e 20 04 	ldub  [ %i0 + 4 ], %g2
a0017894:	83 28 60 10 	sll  %g1, 0x10, %g1
a0017898:	d0 0e 20 07 	ldub  [ %i0 + 7 ], %o0
a001789c:	87 28 a0 18 	sll  %g2, 0x18, %g3
a00178a0:	88 10 40 03 	or  %g1, %g3, %g4
a00178a4:	c2 0e 20 06 	ldub  [ %i0 + 6 ], %g1
a00178a8:	83 28 60 08 	sll  %g1, 8, %g1
a00178ac:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a00178b0:	82 10 40 04 	or  %g1, %g4, %g1
a00178b4:	b8 17 21 1c 	or  %i4, 0x11c, %i4
a00178b8:	82 12 00 01 	or  %o0, %g1, %g1
a00178bc:	c2 27 20 28 	st  %g1, [ %i4 + 0x28 ]
a00178c0:	92 07 20 24 	add  %i4, 0x24, %o1
a00178c4:	90 10 00 18 	mov  %i0, %o0
a00178c8:	7f ff ae 6f 	call  a0003284 <memeq>
a00178cc:	94 10 20 25 	mov  0x25, %o2
a00178d0:	ba 10 00 18 	mov  %i0, %i5
a00178d4:	92 1a 20 01 	xor  %o0, 1, %o1
a00178d8:	b0 8a 60 ff 	andcc  %o1, 0xff, %i0
a00178dc:	02 80 00 05 	be  a00178f0 <LexLinkAndStreamParamChanged.lto_priv.657+0x68>
a00178e0:	94 10 20 25 	mov  0x25, %o2
a00178e4:	92 10 00 1d 	mov  %i5, %o1
a00178e8:	7f ff a2 f0 	call  a00004a8 <memcpy>
a00178ec:	90 07 20 24 	add  %i4, 0x24, %o0
a00178f0:	81 c7 e0 08 	ret 
a00178f4:	81 e8 00 00 	restore 

a00178f8 <LexCheckLinkQuality.lto_priv.799>:
a00178f8:	9d e3 bf e0 	save  %sp, -32, %sp
a00178fc:	7f ff fd 6c 	call  a0016eac <DP_CheckLineErrorCnt>
a0017900:	90 10 20 20 	mov  0x20, %o0
a0017904:	80 a2 20 00 	cmp  %o0, 0
a0017908:	02 80 00 08 	be  a0017928 <LexCheckLinkQuality.lto_priv.799+0x30>
a001790c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0017910:	7f ff a6 7a 	call  a00012f8 <TIMING_TimerStop>
a0017914:	d0 00 61 24 	ld  [ %g1 + 0x124 ], %o0	! a1007524 <lexPmContext.lto_priv.349+0x8>
a0017918:	40 00 09 2d 	call  a0019dcc <AUX_MakeSettingUnsupported>
a001791c:	01 00 00 00 	nop 
a0017920:	40 00 01 81 	call  a0017f24 <LexPmStateSendEventWithNoData>
a0017924:	90 10 20 1b 	mov  0x1b, %o0	! 1b <asic_current_fw_address+0x3>
a0017928:	7f ff fe 31 	call  a00171ec <DP_ResetErrorCnt>
a001792c:	81 e8 00 00 	restore 

a0017930 <LexSetRexPowerDownTimerHandler.lto_priv.800>:
a0017930:	9d e3 bf d0 	save  %sp, -48, %sp
a0017934:	82 10 20 02 	mov  2, %g1
a0017938:	c2 2f bf f3 	stb  %g1, [ %fp + -13 ]
a001793c:	82 10 20 0f 	mov  0xf, %g1
a0017940:	c2 2f bf f4 	stb  %g1, [ %fp + -12 ]
a0017944:	82 07 bf f3 	add  %fp, -13, %g1
a0017948:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a001794c:	82 10 20 01 	mov  1, %g1
a0017950:	90 07 bf f4 	add  %fp, -12, %o0
a0017954:	40 00 01 78 	call  a0017f34 <LexSendCpuMessageToRex>
a0017958:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
a001795c:	81 c7 e0 08 	ret 
a0017960:	81 e8 00 00 	restore 

a0017964 <LexidlePatternCntRstTimerHandler.lto_priv.801>:
a0017964:	9d e3 bf e0 	save  %sp, -32, %sp
a0017968:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001796c:	c2 00 60 00 	ld  [ %g1 ], %g1
a0017970:	c4 08 60 99 	ldub  [ %g1 + 0x99 ], %g2
a0017974:	80 88 a0 08 	btst  8, %g2
a0017978:	22 80 00 0a 	be,a   a00179a0 <LexidlePatternCntRstTimerHandler.lto_priv.801+0x3c>
a001797c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0017980:	c2 08 60 be 	ldub  [ %g1 + 0xbe ], %g1	! a10074be <topIrqHandlers.lto_priv.892+0x76>
a0017984:	80 a0 60 00 	cmp  %g1, 0
a0017988:	12 80 00 0a 	bne  a00179b0 <LexidlePatternCntRstTimerHandler.lto_priv.801+0x4c>
a001798c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0017990:	7f ff a6 5a 	call  a00012f8 <TIMING_TimerStop>
a0017994:	d0 00 61 34 	ld  [ %g1 + 0x134 ], %o0	! a1007534 <lexPmContext.lto_priv.349+0x18>
a0017998:	40 00 01 63 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001799c:	91 e8 20 19 	restore  %g0, 0x19, %o0
a00179a0:	7f ff a6 56 	call  a00012f8 <TIMING_TimerStop>
a00179a4:	d0 00 61 34 	ld  [ %g1 + 0x134 ], %o0
a00179a8:	40 00 09 6e 	call  a0019f60 <DP_LEX_resetStreamExtractor>
a00179ac:	81 e8 00 00 	restore 
a00179b0:	81 c7 e0 08 	ret 
a00179b4:	81 e8 00 00 	restore 

a00179b8 <LexWrongMsaNeedRetrainHandler.lto_priv.656>:
a00179b8:	9d e3 bf d0 	save  %sp, -48, %sp
a00179bc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00179c0:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a00179c4:	c4 08 60 69 	ldub  [ %g1 + 0x69 ], %g2
a00179c8:	88 00 a0 01 	add  %g2, 1, %g4
a00179cc:	c8 28 60 69 	stb  %g4, [ %g1 + 0x69 ]
a00179d0:	90 09 20 ff 	and  %g4, 0xff, %o0
a00179d4:	c6 00 60 64 	ld  [ %g1 + 0x64 ], %g3
a00179d8:	80 a2 20 04 	cmp  %o0, 4
a00179dc:	18 80 00 ca 	bgu  a0017d04 <SendBlackVideoToMonitor+0x4>
a00179e0:	94 10 20 0c 	mov  0xc, %o2
a00179e4:	d2 08 c0 00 	ldub  [ %g3 ], %o1
a00179e8:	80 a2 60 01 	cmp  %o1, 1
a00179ec:	12 80 00 1f 	bne  a0017a68 <AUX_RexStartCR+0xc>
a00179f0:	80 a2 60 02 	cmp  %o1, 2
a00179f4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00179f8:	e6 00 61 00 	ld  [ %g1 + 0x100 ], %l3	! a1007500 <edidBlock0.lto_priv.644>
a00179fc:	f0 0c e0 18 	ldub  [ %l3 + 0x18 ], %i0
a0017a00:	b2 0e 3f ef 	and  %i0, -17, %i1
a0017a04:	f2 2c e0 18 	stb  %i1, [ %l3 + 0x18 ]
a0017a08:	ba 10 00 01 	mov  %g1, %i5
a0017a0c:	f6 0c e0 7e 	ldub  [ %l3 + 0x7e ], %i3
a0017a10:	80 a6 e0 00 	cmp  %i3, 0
a0017a14:	02 80 00 0a 	be  a0017a3c <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x84>
a0017a18:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a0017a1c:	c2 07 21 04 	ld  [ %i4 + 0x104 ], %g1	! a1007504 <edidBlock1.lto_priv.645>
a0017a20:	c6 08 40 00 	ldub  [ %g1 ], %g3
a0017a24:	80 a0 e0 01 	cmp  %g3, 1
a0017a28:	28 80 00 06 	bleu,a   a0017a40 <LexWrongMsaNeedRetrainHandler.lto_priv.656+0x88>
a0017a2c:	11 3e 01 dd 	sethi  %hi(0xf8077400), %o0
a0017a30:	c8 08 60 03 	ldub  [ %g1 + 3 ], %g4
a0017a34:	84 09 3f ef 	and  %g4, -17, %g2
a0017a38:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
a0017a3c:	11 3e 01 dd 	sethi  %hi(0xf8077400), %o0
a0017a40:	7f ff a4 61 	call  a0000bc4 <_ilog>
a0017a44:	90 12 22 02 	or  %o0, 0x202, %o0	! f8077602 <curr_flash_pos+0x3761abda>
a0017a48:	7f ff cb f4 	call  a000aa18 <LexLoadEdidPnPid.lto_priv.648>
a0017a4c:	01 00 00 00 	nop 
a0017a50:	e8 07 61 00 	ld  [ %i5 + 0x100 ], %l4
a0017a54:	7f ff ac 35 	call  a0002b28 <UpdateEdidChecksumByte>
a0017a58:	90 10 00 14 	mov  %l4, %o0
a0017a5c:	e4 07 21 04 	ld  [ %i4 + 0x104 ], %l2
a0017a60:	10 80 00 a2 	b  a0017ce8 <SendVideoToMonitor+0xa0>
a0017a64:	d0 2d 20 7f 	stb  %o0, [ %l4 + 0x7f ]
a0017a68:	12 80 00 0d 	bne  a0017a9c <AUX_RexStartCR+0x40>
a0017a6c:	80 a2 60 03 	cmp  %o1, 3
a0017a70:	23 28 40 1d 	sethi  %hi(0xa1007400), %l1
a0017a74:	c2 04 61 00 	ld  [ %l1 + 0x100 ], %g1	! a1007500 <edidBlock0.lto_priv.644>
a0017a78:	9a 10 3f a5 	mov  -91, %o5
a0017a7c:	1f 3e 01 dd 	sethi  %hi(0xf8077400), %o7
a0017a80:	90 13 e3 02 	or  %o7, 0x302, %o0	! f8077702 <curr_flash_pos+0x3761acda>
a0017a84:	7f ff a4 50 	call  a0000bc4 <_ilog>
a0017a88:	da 28 60 14 	stb  %o5, [ %g1 + 0x14 ]
a0017a8c:	7f ff cb e3 	call  a000aa18 <LexLoadEdidPnPid.lto_priv.648>
a0017a90:	01 00 00 00 	nop 
a0017a94:	10 80 00 90 	b  a0017cd4 <SendVideoToMonitor+0x8c>
a0017a98:	e0 04 61 00 	ld  [ %l1 + 0x100 ], %l0
a0017a9c:	12 80 00 97 	bne  a0017cf8 <SendVideoToMonitor+0xb0>
a0017aa0:	92 10 20 01 	mov  1, %o1
a0017aa4:	f8 10 60 34 	lduh  [ %g1 + 0x34 ], %i4
a0017aa8:	37 28 40 1d 	sethi  %hi(0xa1007400), %i3
a0017aac:	d4 06 e1 00 	ld  [ %i3 + 0x100 ], %o2	! a1007500 <edidBlock0.lto_priv.644>
a0017ab0:	a1 2f 20 10 	sll  %i4, 0x10, %l0
a0017ab4:	9e 02 a0 26 	add  %o2, 0x26, %o7
a0017ab8:	82 10 20 00 	clr  %g1
a0017abc:	93 34 20 10 	srl  %l0, 0x10, %o1
a0017ac0:	d6 0b c0 00 	ldub  [ %o7 ], %o3
a0017ac4:	99 2a e0 03 	sll  %o3, 3, %o4
a0017ac8:	9a 03 20 f8 	add  %o4, 0xf8, %o5
a0017acc:	80 a2 40 0d 	cmp  %o1, %o5
a0017ad0:	32 80 00 19 	bne,a   a0017b34 <TerminateLinkTrainingSequence+0x28>
a0017ad4:	82 00 60 01 	inc  %g1
a0017ad8:	82 00 60 10 	add  %g1, 0x10, %g1
a0017adc:	83 28 60 01 	sll  %g1, 1, %g1
a0017ae0:	82 02 80 01 	add  %o2, %g1, %g1
a0017ae4:	e4 08 60 07 	ldub  [ %g1 + 7 ], %l2
a0017ae8:	a2 10 20 01 	mov  1, %l1
a0017aec:	a6 0c bf c0 	and  %l2, -64, %l3
a0017af0:	e2 28 60 06 	stb  %l1, [ %g1 + 6 ]
a0017af4:	a8 14 e0 01 	or  %l3, 1, %l4
a0017af8:	e8 28 60 07 	stb  %l4, [ %g1 + 7 ]
a0017afc:	31 3e 41 f4 	sethi  %hi(0xf907d000), %i0
a0017b00:	7f ff a4 31 	call  a0000bc4 <_ilog>
a0017b04:	90 16 23 05 	or  %i0, 0x305, %o0	! f907d305 <curr_flash_pos+0x386208dd>
a0017b08:	3b 3e 41 f5 	sethi  %hi(0xf907d400), %i5
a0017b0c:	b9 34 20 10 	srl  %l0, 0x10, %i4
a0017b10:	07 3e 41 f4 	sethi  %hi(0xf907d000), %g3
a0017b14:	b4 10 20 00 	clr  %i2
a0017b18:	b2 07 bf f4 	add  %fp, -12, %i1
a0017b1c:	a2 17 61 05 	or  %i5, 0x105, %l1
a0017b20:	a4 10 20 01 	mov  1, %l2
a0017b24:	a0 10 e3 05 	or  %g3, 0x305, %l0
a0017b28:	a6 10 20 10 	mov  0x10, %l3
a0017b2c:	10 80 00 07 	b  a0017b48 <GetLaneStatusResult+0xc>
a0017b30:	b0 17 60 05 	or  %i5, 5, %i0
a0017b34:	80 a0 60 08 	cmp  %g1, 8
a0017b38:	12 bf ff e2 	bne  a0017ac0 <AUX_RexStartCR+0x64>
a0017b3c:	9e 03 e0 02 	add  %o7, 2, %o7
a0017b40:	10 bf ff f3 	b  a0017b0c <TerminateLinkTrainingSequence>
a0017b44:	3b 3e 41 f5 	sethi  %hi(0xf907d400), %i5
a0017b48:	83 2e a0 04 	sll  %i2, 4, %g1
a0017b4c:	c8 06 e1 00 	ld  [ %i3 + 0x100 ], %g4
a0017b50:	85 2e a0 01 	sll  %i2, 1, %g2
a0017b54:	a8 00 80 01 	add  %g2, %g1, %l4
a0017b58:	82 01 00 14 	add  %g4, %l4, %g1
a0017b5c:	d0 10 60 48 	lduh  [ %g1 + 0x48 ], %o0
a0017b60:	80 a2 20 00 	cmp  %o0, 0
a0017b64:	22 80 00 15 	be,a   a0017bb8 <AUX_RexVoltageAndPeSet+0xc>
a0017b68:	c2 08 60 4b 	ldub  [ %g1 + 0x4b ], %g1
a0017b6c:	c2 08 60 4c 	ldub  [ %g1 + 0x4c ], %g1
a0017b70:	92 08 60 f0 	and  %g1, 0xf0, %o1
a0017b74:	82 08 60 ff 	and  %g1, 0xff, %g1
a0017b78:	95 2a 60 08 	sll  %o1, 8, %o2
a0017b7c:	82 10 40 0a 	or  %g1, %o2, %g1
a0017b80:	80 a7 00 01 	cmp  %i4, %g1
a0017b84:	32 80 00 4e 	bne,a   a0017cbc <SendVideoToMonitor+0x74>
a0017b88:	b4 06 a0 01 	inc  %i2
a0017b8c:	82 05 20 48 	add  %l4, 0x48, %g1
a0017b90:	92 10 20 00 	clr  %o1
a0017b94:	94 10 20 12 	mov  0x12, %o2
a0017b98:	7f ff a2 5c 	call  a0000508 <memset>
a0017b9c:	90 01 00 01 	add  %g4, %g1, %o0
a0017ba0:	d6 06 e1 00 	ld  [ %i3 + 0x100 ], %o3
a0017ba4:	98 02 c0 14 	add  %o3, %l4, %o4
a0017ba8:	92 10 00 1c 	mov  %i4, %o1
a0017bac:	e6 2b 20 4b 	stb  %l3, [ %o4 + 0x4b ]
a0017bb0:	10 80 00 1e 	b  a0017c28 <AUX_RexVoltageAndPeSet+0x7c>
a0017bb4:	90 10 00 18 	mov  %i0, %o0
a0017bb8:	80 a0 60 f8 	cmp  %g1, 0xf8
a0017bbc:	02 80 00 1f 	be  a0017c38 <AUX_RexVoltageAndPeSet+0x8c>
a0017bc0:	80 a0 60 fa 	cmp  %g1, 0xfa
a0017bc4:	32 80 00 3e 	bne,a   a0017cbc <SendVideoToMonitor+0x74>
a0017bc8:	b4 06 a0 01 	inc  %i2
a0017bcc:	92 01 00 14 	add  %g4, %l4, %o1
a0017bd0:	94 10 20 0c 	mov  0xc, %o2
a0017bd4:	92 02 60 4d 	add  %o1, 0x4d, %o1
a0017bd8:	7f ff a2 34 	call  a00004a8 <memcpy>
a0017bdc:	90 10 00 19 	mov  %i1, %o0
a0017be0:	98 10 20 00 	clr  %o4
a0017be4:	95 2b 20 01 	sll  %o4, 1, %o2
a0017be8:	d6 0e 40 0a 	ldub  [ %i1 + %o2 ], %o3
a0017bec:	82 10 00 0c 	mov  %o4, %g1
a0017bf0:	9b 2a e0 03 	sll  %o3, 3, %o5
a0017bf4:	9e 03 60 f8 	add  %o5, 0xf8, %o7
a0017bf8:	80 a7 00 0f 	cmp  %i4, %o7
a0017bfc:	12 bf ff fa 	bne  a0017be4 <AUX_RexVoltageAndPeSet+0x38>
a0017c00:	98 03 20 01 	inc  %o4
a0017c04:	83 28 60 01 	sll  %g1, 1, %g1
a0017c08:	82 07 80 01 	add  %fp, %g1, %g1
a0017c0c:	fa 08 7f f5 	ldub  [ %g1 + -11 ], %i5
a0017c10:	86 0f 7f c0 	and  %i5, -64, %g3
a0017c14:	e4 28 7f f4 	stb  %l2, [ %g1 + -12 ]
a0017c18:	88 10 e0 01 	or  %g3, 1, %g4
a0017c1c:	c8 28 7f f5 	stb  %g4, [ %g1 + -11 ]
a0017c20:	92 10 00 1c 	mov  %i4, %o1
a0017c24:	90 10 00 10 	mov  %l0, %o0
a0017c28:	7f ff a3 e7 	call  a0000bc4 <_ilog>
a0017c2c:	b4 06 a0 01 	inc  %i2
a0017c30:	10 80 00 24 	b  a0017cc0 <SendVideoToMonitor+0x78>
a0017c34:	80 a6 a0 03 	cmp  %i2, 3
a0017c38:	84 01 00 14 	add  %g4, %l4, %g2
a0017c3c:	94 10 20 0c 	mov  0xc, %o2
a0017c40:	92 00 a0 4d 	add  %g2, 0x4d, %o1
a0017c44:	90 10 00 19 	mov  %i1, %o0
a0017c48:	7f ff a2 18 	call  a00004a8 <memcpy>
a0017c4c:	a8 10 00 19 	mov  %i1, %l4
a0017c50:	ba 10 20 00 	clr  %i5
a0017c54:	83 2f 60 01 	sll  %i5, 1, %g1
a0017c58:	d0 0d 00 00 	ldub  [ %l4 ], %o0
a0017c5c:	82 00 40 1d 	add  %g1, %i5, %g1
a0017c60:	82 07 80 01 	add  %fp, %g1, %g1
a0017c64:	c2 08 7f f5 	ldub  [ %g1 + -11 ], %g1
a0017c68:	83 30 60 04 	srl  %g1, 4, %g1
a0017c6c:	83 28 60 08 	sll  %g1, 8, %g1
a0017c70:	82 10 40 08 	or  %g1, %o0, %g1
a0017c74:	82 00 60 01 	inc  %g1
a0017c78:	83 28 60 11 	sll  %g1, 0x11, %g1
a0017c7c:	83 30 60 10 	srl  %g1, 0x10, %g1
a0017c80:	80 a7 00 01 	cmp  %i4, %g1
a0017c84:	32 80 00 0a 	bne,a   a0017cac <SendVideoToMonitor+0x64>
a0017c88:	ba 07 60 01 	inc  %i5
a0017c8c:	92 10 20 00 	clr  %o1
a0017c90:	94 10 20 03 	mov  3, %o2
a0017c94:	7f ff a2 1d 	call  a0000508 <memset>
a0017c98:	90 10 00 14 	mov  %l4, %o0
a0017c9c:	92 10 00 1c 	mov  %i4, %o1
a0017ca0:	7f ff a3 c9 	call  a0000bc4 <_ilog>
a0017ca4:	90 10 00 11 	mov  %l1, %o0
a0017ca8:	ba 07 60 01 	inc  %i5
a0017cac:	80 a7 60 04 	cmp  %i5, 4
a0017cb0:	12 bf ff e9 	bne  a0017c54 <SendVideoToMonitor+0xc>
a0017cb4:	a8 05 20 03 	add  %l4, 3, %l4
a0017cb8:	b4 06 a0 01 	inc  %i2
a0017cbc:	80 a6 a0 03 	cmp  %i2, 3
a0017cc0:	12 bf ff a3 	bne  a0017b4c <GetLaneStatusResult+0x10>
a0017cc4:	83 2e a0 04 	sll  %i2, 4, %g1
a0017cc8:	7f ff cb 54 	call  a000aa18 <LexLoadEdidPnPid.lto_priv.648>
a0017ccc:	01 00 00 00 	nop 
a0017cd0:	e0 06 e1 00 	ld  [ %i3 + 0x100 ], %l0
a0017cd4:	7f ff ab 95 	call  a0002b28 <UpdateEdidChecksumByte>
a0017cd8:	90 10 00 10 	mov  %l0, %o0
a0017cdc:	d0 2c 20 7f 	stb  %o0, [ %l0 + 0x7f ]
a0017ce0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0017ce4:	e4 00 61 04 	ld  [ %g1 + 0x104 ], %l2	! a1007504 <edidBlock1.lto_priv.645>
a0017ce8:	7f ff ab 90 	call  a0002b28 <UpdateEdidChecksumByte>
a0017cec:	90 10 00 12 	mov  %l2, %o0
a0017cf0:	d0 2c a0 7f 	stb  %o0, [ %l2 + 0x7f ]
a0017cf4:	92 10 20 01 	mov  1, %o1
a0017cf8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0017cfc:	d2 28 61 56 	stb  %o1, [ %g1 + 0x156 ]	! a1007156 <lexPmInitContext.lto_priv.643+0x192>
a0017d00:	94 10 20 04 	mov  4, %o2
a0017d04:	b0 0a a0 0c 	and  %o2, 0xc, %i0
a0017d08:	81 c7 e0 08 	ret 
a0017d0c:	81 e8 00 00 	restore 

a0017d10 <LexMsaWaitTimerHandler.lto_priv.802>:
a0017d10:	9d e3 bf e0 	save  %sp, -32, %sp
a0017d14:	11 3e 01 dc 	sethi  %hi(0xf8077000), %o0
a0017d18:	7f ff a3 ab 	call  a0000bc4 <_ilog>
a0017d1c:	90 12 20 05 	or  %o0, 5, %o0	! f8077005 <curr_flash_pos+0x3761a5dd>
a0017d20:	40 00 08 90 	call  a0019f60 <DP_LEX_resetStreamExtractor>
a0017d24:	81 e8 00 00 	restore 

a0017d28 <LexTps1WaitTimerHandler.lto_priv.803>:
a0017d28:	9d e3 bf e0 	save  %sp, -32, %sp
a0017d2c:	11 3e 02 04 	sethi  %hi(0xf8081000), %o0
a0017d30:	7f ff a3 a5 	call  a0000bc4 <_ilog>
a0017d34:	90 12 22 02 	or  %o0, 0x202, %o0	! f8081202 <curr_flash_pos+0x376247da>
a0017d38:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0017d3c:	c4 00 62 c4 	ld  [ %g1 + 0x2c4 ], %g2	! a1002ec4 <hpd.lto_priv.623>
a0017d40:	c2 00 a0 20 	ld  [ %g2 + 0x20 ], %g1
a0017d44:	82 10 60 02 	or  %g1, 2, %g1
a0017d48:	c2 20 a0 20 	st  %g1, [ %g2 + 0x20 ]
a0017d4c:	81 c7 e0 08 	ret 
a0017d50:	81 e8 00 00 	restore 

a0017d54 <DPCD_DpcdRegisterWrite>:
a0017d54:	9d e3 bf e0 	save  %sp, -32, %sp
a0017d58:	40 00 01 bf 	call  a0018454 <DPCD_GetDpcdRegister>
a0017d5c:	90 10 00 18 	mov  %i0, %o0
a0017d60:	80 a2 20 00 	cmp  %o0, 0
a0017d64:	22 80 00 0a 	be,a   a0017d8c <DPCD_DpcdRegisterWrite+0x38>
a0017d68:	11 3e 41 d9 	sethi  %hi(0xf9076400), %o0
a0017d6c:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1	! f9076404 <curr_flash_pos+0x386199dc>
a0017d70:	80 a0 60 00 	cmp  %g1, 0
a0017d74:	06 80 00 04 	bl  a0017d84 <DPCD_DpcdRegisterWrite+0x30>
a0017d78:	80 a6 a0 00 	cmp  %i2, 0
a0017d7c:	32 80 00 04 	bne,a   a0017d8c <DPCD_DpcdRegisterWrite+0x38>
a0017d80:	11 3e 41 d9 	sethi  %hi(0xf9076400), %o0
a0017d84:	40 00 00 41 	call  a0017e88 <DPCD_DefaultWriteHandler.lto_priv.241>
a0017d88:	91 e8 00 08 	restore  %g0, %o0, %o0
a0017d8c:	92 10 00 18 	mov  %i0, %o1
a0017d90:	7f ff d4 80 	call  a000cf90 <_iassert>
a0017d94:	90 12 23 07 	or  %o0, 0x307, %o0
a0017d98:	01 00 00 00 	nop 

a0017d9c <DPCD_DpcdRegisterRead>:
a0017d9c:	9d e3 bf e0 	save  %sp, -32, %sp
a0017da0:	90 10 00 18 	mov  %i0, %o0
a0017da4:	40 00 01 ac 	call  a0018454 <DPCD_GetDpcdRegister>
a0017da8:	b0 10 20 00 	clr  %i0
a0017dac:	80 a2 20 00 	cmp  %o0, 0
a0017db0:	32 80 00 02 	bne,a   a0017db8 <DPCD_DpcdRegisterRead+0x1c>
a0017db4:	f0 0a 20 05 	ldub  [ %o0 + 5 ], %i0
a0017db8:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a0017dbc:	81 c7 e0 08 	ret 
a0017dc0:	81 e8 00 00 	restore 

a0017dc4 <LexUpdateFlashSettings>:
a0017dc4:	9d e3 bf e0 	save  %sp, -32, %sp
a0017dc8:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a0017dcc:	c2 07 21 dc 	ld  [ %i4 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a0017dd0:	c2 08 60 0a 	ldub  [ %g1 + 0xa ], %g1
a0017dd4:	3b 28 40 1e 	sethi  %hi(0xa1007800), %i5
a0017dd8:	92 88 60 ff 	andcc  %g1, 0xff, %o1
a0017ddc:	02 80 00 06 	be  a0017df4 <LexUpdateFlashSettings+0x30>
a0017de0:	b0 17 60 c8 	or  %i5, 0xc8, %i0
a0017de4:	c2 2e 20 25 	stb  %g1, [ %i0 + 0x25 ]
a0017de8:	11 3e 41 e4 	sethi  %hi(0xf9079000), %o0
a0017dec:	7f ff a3 76 	call  a0000bc4 <_ilog>
a0017df0:	90 12 20 02 	or  %o0, 2, %o0	! f9079002 <curr_flash_pos+0x3861c5da>
a0017df4:	c2 0e 20 25 	ldub  [ %i0 + 0x25 ], %g1
a0017df8:	82 10 7f c0 	or  %g1, -64, %g1
a0017dfc:	c2 2e 20 25 	stb  %g1, [ %i0 + 0x25 ]
a0017e00:	c2 07 21 dc 	ld  [ %i4 + 0x1dc ], %g1
a0017e04:	c2 08 60 0b 	ldub  [ %g1 + 0xb ], %g1
a0017e08:	92 88 60 ff 	andcc  %g1, 0xff, %o1
a0017e0c:	02 80 00 07 	be  a0017e28 <LexUpdateFlashSettings+0x64>
a0017e10:	c6 07 21 dc 	ld  [ %i4 + 0x1dc ], %g3
a0017e14:	c2 2e 20 15 	stb  %g1, [ %i0 + 0x15 ]
a0017e18:	05 3e 41 e4 	sethi  %hi(0xf9079000), %g2
a0017e1c:	7f ff a3 6a 	call  a0000bc4 <_ilog>
a0017e20:	90 10 a1 02 	or  %g2, 0x102, %o0	! f9079102 <curr_flash_pos+0x3861c6da>
a0017e24:	c6 07 21 dc 	ld  [ %i4 + 0x1dc ], %g3
a0017e28:	c2 08 e0 06 	ldub  [ %g3 + 6 ], %g1
a0017e2c:	80 a0 60 01 	cmp  %g1, 1
a0017e30:	12 80 00 05 	bne  a0017e44 <LexUpdateFlashSettings+0x80>
a0017e34:	80 a0 60 00 	cmp  %g1, 0
a0017e38:	c2 0e 20 36 	ldub  [ %i0 + 0x36 ], %g1
a0017e3c:	10 80 00 06 	b  a0017e54 <LexUpdateFlashSettings+0x90>
a0017e40:	82 10 60 01 	or  %g1, 1, %g1
a0017e44:	12 80 00 06 	bne  a0017e5c <LexUpdateFlashSettings+0x98>
a0017e48:	09 3e 41 cf 	sethi  %hi(0xf9073c00), %g4
a0017e4c:	c2 0e 20 36 	ldub  [ %i0 + 0x36 ], %g1
a0017e50:	82 08 7f fe 	and  %g1, -2, %g1
a0017e54:	c2 2e 20 35 	stb  %g1, [ %i0 + 0x35 ]
a0017e58:	09 3e 41 cf 	sethi  %hi(0xf9073c00), %g4
a0017e5c:	c2 0e 20 45 	ldub  [ %i0 + 0x45 ], %g1
a0017e60:	82 08 60 1f 	and  %g1, 0x1f, %g1
a0017e64:	c2 2e 20 45 	stb  %g1, [ %i0 + 0x45 ]
a0017e68:	b0 11 20 06 	or  %g4, 6, %i0
a0017e6c:	f2 08 e0 06 	ldub  [ %g3 + 6 ], %i1
a0017e70:	7f ff a3 55 	call  a0000bc4 <_ilog>
a0017e74:	81 e8 00 00 	restore 

a0017e78 <DPCD_DefaultReadHandler.lto_priv.240>:
a0017e78:	c2 0a 20 05 	ldub  [ %o0 + 5 ], %g1
a0017e7c:	c2 2a 40 00 	stb  %g1, [ %o1 ]
a0017e80:	81 c3 e0 08 	retl 
a0017e84:	90 10 20 00 	clr  %o0

a0017e88 <DPCD_DefaultWriteHandler.lto_priv.241>:
a0017e88:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
a0017e8c:	83 30 60 1e 	srl  %g1, 0x1e, %g1
a0017e90:	80 88 60 01 	btst  1, %g1
a0017e94:	02 80 00 06 	be  a0017eac <DPCD_DefaultWriteHandler.lto_priv.241+0x24>
a0017e98:	80 a2 a0 00 	cmp  %o2, 0
a0017e9c:	02 80 00 04 	be  a0017eac <DPCD_DefaultWriteHandler.lto_priv.241+0x24>
a0017ea0:	01 00 00 00 	nop 
a0017ea4:	c2 0a 20 05 	ldub  [ %o0 + 5 ], %g1
a0017ea8:	92 28 40 09 	andn  %g1, %o1, %o1
a0017eac:	81 c3 e0 08 	retl 
a0017eb0:	d2 2a 20 05 	stb  %o1, [ %o0 + 5 ]

a0017eb4 <LexIsrHandler>:
a0017eb4:	9d e3 bf e0 	save  %sp, -32, %sp
a0017eb8:	03 00 00 04 	sethi  %hi(0x1000), %g1
a0017ebc:	80 a6 00 01 	cmp  %i0, %g1
a0017ec0:	12 80 00 10 	bne  a0017f00 <LexIsrHandler+0x4c>
a0017ec4:	01 00 00 00 	nop 
a0017ec8:	7f ff f8 f0 	call  a0016288 <AUX_GetHostConnectedInfo>
a0017ecc:	01 00 00 00 	nop 
a0017ed0:	80 a2 20 00 	cmp  %o0, 0
a0017ed4:	02 80 00 04 	be  a0017ee4 <LexIsrHandler+0x30>
a0017ed8:	92 10 20 00 	clr  %o1
a0017edc:	10 80 00 03 	b  a0017ee8 <LexIsrHandler+0x34>
a0017ee0:	90 10 20 2a 	mov  0x2a, %o0
a0017ee4:	90 10 20 2b 	mov  0x2b, %o0
a0017ee8:	7f ff b2 87 	call  a0004904 <ILOG_istatus>
a0017eec:	01 00 00 00 	nop 
a0017ef0:	7f ff f8 e6 	call  a0016288 <AUX_GetHostConnectedInfo>
a0017ef4:	01 00 00 00 	nop 
a0017ef8:	7f ff fe 34 	call  a00177c8 <LexPmHostConnectMsgHandler.lto_priv.660>
a0017efc:	91 e8 00 08 	restore  %g0, %o0, %o0
a0017f00:	81 c7 e0 08 	ret 
a0017f04:	81 e8 00 00 	restore 

a0017f08 <LexPmStateSendEventWithData>:
a0017f08:	94 10 00 09 	mov  %o1, %o2
a0017f0c:	92 10 00 08 	mov  %o0, %o1
a0017f10:	11 28 00 5d 	sethi  %hi(0xa0017400), %o0
a0017f14:	90 12 22 cc 	or  %o0, 0x2cc, %o0	! a00176cc <LexEventCallback.lto_priv.652>
a0017f18:	82 13 c0 00 	mov  %o7, %g1
a0017f1c:	7f ff b7 ef 	call  a0005ed8 <CALLBACK_Run>
a0017f20:	9e 10 40 00 	mov  %g1, %o7

a0017f24 <LexPmStateSendEventWithNoData>:
a0017f24:	92 10 20 00 	clr  %o1
a0017f28:	82 13 c0 00 	mov  %o7, %g1
a0017f2c:	7f ff ff f7 	call  a0017f08 <LexPmStateSendEventWithData>
a0017f30:	9e 10 40 00 	mov  %g1, %o7

a0017f34 <LexSendCpuMessageToRex>:
a0017f34:	d6 12 20 08 	lduh  [ %o0 + 8 ], %o3
a0017f38:	d4 02 20 04 	ld  [ %o0 + 4 ], %o2
a0017f3c:	d2 0a 00 00 	ldub  [ %o0 ], %o1
a0017f40:	90 10 20 02 	mov  2, %o0
a0017f44:	82 13 c0 00 	mov  %o7, %g1
a0017f48:	7f ff bb 18 	call  a0006ba8 <CPU_COMM_sendMessage>
a0017f4c:	9e 10 40 00 	mov  %g1, %o7

a0017f50 <LexLocalMccsRead>:
a0017f50:	9d e3 bf e0 	save  %sp, -32, %sp
a0017f54:	80 a6 a0 01 	cmp  %i2, 1
a0017f58:	12 80 00 5b 	bne  a00180c4 <LexLocalMccsRead+0x174>
a0017f5c:	b8 10 00 19 	mov  %i1, %i4
a0017f60:	1f 28 40 08 	sethi  %hi(0xa1002000), %o7
a0017f64:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0017f68:	ba 13 e1 a0 	or  %o7, 0x1a0, %i5
a0017f6c:	c2 00 62 50 	ld  [ %g1 + 0x250 ], %g1
a0017f70:	d2 17 60 38 	lduh  [ %i5 + 0x38 ], %o1
a0017f74:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
a0017f78:	b3 2a 60 10 	sll  %o1, 0x10, %i1
a0017f7c:	87 36 60 10 	srl  %i1, 0x10, %g3
a0017f80:	80 a0 40 03 	cmp  %g1, %g3
a0017f84:	b6 40 20 00 	addx  %g0, 0, %i3
a0017f88:	f6 2a 23 c3 	stb  %i3, [ %o0 + 0x3c3 ]
a0017f8c:	88 20 40 03 	sub  %g1, %g3, %g4
a0017f90:	96 10 3f a3 	mov  -93, %o3
a0017f94:	80 a1 20 20 	cmp  %g4, 0x20
a0017f98:	18 80 00 05 	bgu  a0017fac <LexLocalMccsRead+0x5c>
a0017f9c:	b4 10 00 08 	mov  %o0, %i2
a0017fa0:	82 00 60 03 	add  %g1, 3, %g1
a0017fa4:	82 20 40 09 	sub  %g1, %o1, %g1
a0017fa8:	96 10 7f 80 	or  %g1, -128, %o3
a0017fac:	9b 36 60 18 	srl  %i1, 0x18, %o5
a0017fb0:	19 28 40 1c 	sethi  %hi(0xa1007000), %o4
a0017fb4:	94 10 20 05 	mov  5, %o2
a0017fb8:	b6 13 22 58 	or  %o4, 0x258, %i3
a0017fbc:	90 10 00 1c 	mov  %i4, %o0
a0017fc0:	d6 2e e0 01 	stb  %o3, [ %i3 + 1 ]
a0017fc4:	33 28 40 08 	sethi  %hi(0xa1002000), %i1
a0017fc8:	da 2e e0 03 	stb  %o5, [ %i3 + 3 ]
a0017fcc:	d2 2e e0 04 	stb  %o1, [ %i3 + 4 ]
a0017fd0:	7f ff a1 36 	call  a00004a8 <memcpy>
a0017fd4:	92 10 00 1b 	mov  %i3, %o1
a0017fd8:	94 10 20 05 	mov  5, %o2
a0017fdc:	92 10 00 1b 	mov  %i3, %o1
a0017fe0:	7f ff a1 32 	call  a00004a8 <memcpy>
a0017fe4:	90 16 61 ac 	or  %i1, 0x1ac, %o0
a0017fe8:	c2 0e a3 c3 	ldub  [ %i2 + 0x3c3 ], %g1
a0017fec:	80 a0 60 00 	cmp  %g1, 0
a0017ff0:	22 80 00 0c 	be,a   a0018020 <LexLocalMccsRead+0xd0>
a0017ff4:	c4 0e e0 01 	ldub  [ %i3 + 1 ], %g2
a0017ff8:	82 10 3f 83 	mov  -125, %g1
a0017ffc:	c2 2f 20 01 	stb  %g1, [ %i4 + 1 ]
a0018000:	92 10 20 05 	mov  5, %o1
a0018004:	c2 2e e0 01 	stb  %g1, [ %i3 + 1 ]
a0018008:	7f ff ca 78 	call  a000a9e8 <UpdateMccsReplyChecksumByte>
a001800c:	90 16 61 ac 	or  %i1, 0x1ac, %o0
a0018010:	c2 0f 60 11 	ldub  [ %i5 + 0x11 ], %g1
a0018014:	c2 2f 20 05 	stb  %g1, [ %i4 + 5 ]
a0018018:	81 c7 e0 08 	ret 
a001801c:	81 e8 00 00 	restore 
a0018020:	94 08 a0 7f 	and  %g2, 0x7f, %o2
a0018024:	35 28 40 1b 	sethi  %hi(0xa1006c00), %i2
a0018028:	9e 02 a0 02 	add  %o2, 2, %o7
a001802c:	de 2e a3 c2 	stb  %o7, [ %i2 + 0x3c2 ]
a0018030:	11 28 40 00 	sethi  %hi(0xa1000000), %o0
a0018034:	86 0b e0 ff 	and  %o7, 0xff, %g3
a0018038:	b6 12 21 b8 	or  %o0, 0x1b8, %i3
a001803c:	d2 17 60 38 	lduh  [ %i5 + 0x38 ], %o1
a0018040:	80 a0 e0 0f 	cmp  %g3, 0xf
a0018044:	18 80 00 18 	bgu  a00180a4 <LexLocalMccsRead+0x154>
a0018048:	90 07 20 05 	add  %i4, 5, %o0
a001804c:	94 00 ff fc 	add  %g3, -4, %o2
a0018050:	7f ff a1 16 	call  a00004a8 <memcpy>
a0018054:	92 06 c0 09 	add  %i3, %o1, %o1
a0018058:	d6 17 60 38 	lduh  [ %i5 + 0x38 ], %o3
a001805c:	c8 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %g4
a0018060:	92 06 c0 0b 	add  %i3, %o3, %o1
a0018064:	94 01 3f fc 	add  %g4, -4, %o2
a0018068:	7f ff a1 10 	call  a00004a8 <memcpy>
a001806c:	90 07 60 11 	add  %i5, 0x11, %o0
a0018070:	c2 07 60 34 	ld  [ %i5 + 0x34 ], %g1
a0018074:	d2 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %o1
a0018078:	82 00 60 01 	inc  %g1
a001807c:	82 00 40 09 	add  %g1, %o1, %g1
a0018080:	90 16 61 ac 	or  %i1, 0x1ac, %o0
a0018084:	7f ff ca 59 	call  a000a9e8 <UpdateMccsReplyChecksumByte>
a0018088:	c2 27 60 34 	st  %g1, [ %i5 + 0x34 ]
a001808c:	c2 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %g1
a0018090:	ba 07 40 01 	add  %i5, %g1, %i5
a0018094:	d8 0f 60 0c 	ldub  [ %i5 + 0xc ], %o4
a0018098:	d8 2f 00 01 	stb  %o4, [ %i4 + %g1 ]
a001809c:	81 c7 e0 08 	ret 
a00180a0:	81 e8 00 00 	restore 
a00180a4:	94 10 20 0b 	mov  0xb, %o2
a00180a8:	7f ff a1 00 	call  a00004a8 <memcpy>
a00180ac:	92 06 c0 09 	add  %i3, %o1, %o1
a00180b0:	f8 17 60 38 	lduh  [ %i5 + 0x38 ], %i4
a00180b4:	94 10 20 0b 	mov  0xb, %o2
a00180b8:	92 06 c0 1c 	add  %i3, %i4, %o1
a00180bc:	10 80 00 39 	b  a00181a0 <LexLocalMccsRead+0x250>
a00180c0:	90 07 60 11 	add  %i5, 0x11, %o0
a00180c4:	80 a6 a0 02 	cmp  %i2, 2
a00180c8:	12 80 00 3d 	bne  a00181bc <LexLocalMccsRead+0x26c>
a00180cc:	80 a6 a0 03 	cmp  %i2, 3
a00180d0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00180d4:	c2 08 63 c3 	ldub  [ %g1 + 0x3c3 ], %g1	! a1006fc3 <endFrame>
a00180d8:	80 a0 60 00 	cmp  %g1, 0
a00180dc:	12 bf ff cf 	bne  a0018018 <LexLocalMccsRead+0xc8>
a00180e0:	15 28 40 08 	sethi  %hi(0xa1002000), %o2
a00180e4:	13 28 40 00 	sethi  %hi(0xa1000000), %o1
a00180e8:	ba 12 a1 a0 	or  %o2, 0x1a0, %i5
a00180ec:	35 28 40 1b 	sethi  %hi(0xa1006c00), %i2
a00180f0:	c6 17 60 38 	lduh  [ %i5 + 0x38 ], %g3
a00180f4:	c2 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %g1
a00180f8:	82 00 7f f0 	add  %g1, -16, %g1
a00180fc:	b6 12 61 b8 	or  %o1, 0x1b8, %i3
a0018100:	82 08 60 ff 	and  %g1, 0xff, %g1
a0018104:	88 00 e0 0b 	add  %g3, 0xb, %g4
a0018108:	80 a0 60 0f 	cmp  %g1, 0xf
a001810c:	b2 07 60 0c 	add  %i5, 0xc, %i1
a0018110:	94 10 00 18 	mov  %i0, %o2
a0018114:	92 06 c0 04 	add  %i3, %g4, %o1
a0018118:	18 80 00 1a 	bgu  a0018180 <LexLocalMccsRead+0x230>
a001811c:	90 10 00 1c 	mov  %i4, %o0
a0018120:	7f ff a0 e2 	call  a00004a8 <memcpy>
a0018124:	01 00 00 00 	nop 
a0018128:	da 17 60 38 	lduh  [ %i5 + 0x38 ], %o5
a001812c:	f0 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %i0
a0018130:	84 03 60 0b 	add  %o5, 0xb, %g2
a0018134:	c2 07 60 34 	ld  [ %i5 + 0x34 ], %g1
a0018138:	94 06 3f f0 	add  %i0, -16, %o2
a001813c:	92 06 c0 02 	add  %i3, %g2, %o1
a0018140:	7f ff a0 da 	call  a00004a8 <memcpy>
a0018144:	90 06 40 01 	add  %i1, %g1, %o0
a0018148:	c2 07 60 34 	ld  [ %i5 + 0x34 ], %g1
a001814c:	d2 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %o1
a0018150:	82 00 7f f1 	add  %g1, -15, %g1
a0018154:	82 00 40 09 	add  %g1, %o1, %g1
a0018158:	90 10 00 19 	mov  %i1, %o0
a001815c:	7f ff ca 23 	call  a000a9e8 <UpdateMccsReplyChecksumByte>
a0018160:	c2 27 60 34 	st  %g1, [ %i5 + 0x34 ]
a0018164:	f4 0e a3 c2 	ldub  [ %i2 + 0x3c2 ], %i2
a0018168:	94 07 40 1a 	add  %i5, %i2, %o2
a001816c:	c2 0a a0 0c 	ldub  [ %o2 + 0xc ], %g1
a0018170:	b8 07 00 1a 	add  %i4, %i2, %i4
a0018174:	c2 2f 3f f0 	stb  %g1, [ %i4 + -16 ]
a0018178:	81 c7 e0 08 	ret 
a001817c:	81 e8 00 00 	restore 
a0018180:	7f ff a0 ca 	call  a00004a8 <memcpy>
a0018184:	01 00 00 00 	nop 
a0018188:	d0 17 60 38 	lduh  [ %i5 + 0x38 ], %o0
a001818c:	d8 07 60 34 	ld  [ %i5 + 0x34 ], %o4
a0018190:	96 02 20 0b 	add  %o0, 0xb, %o3
a0018194:	94 10 00 18 	mov  %i0, %o2
a0018198:	92 06 c0 0b 	add  %i3, %o3, %o1
a001819c:	90 06 40 0c 	add  %i1, %o4, %o0
a00181a0:	7f ff a0 c2 	call  a00004a8 <memcpy>
a00181a4:	01 00 00 00 	nop 
a00181a8:	c2 07 60 34 	ld  [ %i5 + 0x34 ], %g1
a00181ac:	b0 00 40 18 	add  %g1, %i0, %i0
a00181b0:	f0 27 60 34 	st  %i0, [ %i5 + 0x34 ]
a00181b4:	81 c7 e0 08 	ret 
a00181b8:	81 e8 00 00 	restore 
a00181bc:	12 bf ff 97 	bne  a0018018 <LexLocalMccsRead+0xc8>
a00181c0:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a00181c4:	c2 0f 63 c3 	ldub  [ %i5 + 0x3c3 ], %g1	! a1006fc3 <endFrame>
a00181c8:	80 a0 60 00 	cmp  %g1, 0
a00181cc:	02 80 00 0a 	be  a00181f4 <LexLocalMccsRead+0x2a4>
a00181d0:	37 28 40 1b 	sethi  %hi(0xa1006c00), %i3
a00181d4:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a00181d8:	94 10 20 06 	mov  6, %o2
a00181dc:	92 10 a1 ac 	or  %g2, 0x1ac, %o1
a00181e0:	7f ff a0 b2 	call  a00004a8 <memcpy>
a00181e4:	90 10 00 19 	mov  %i1, %o0
a00181e8:	c0 2f 63 c3 	clrb  [ %i5 + 0x3c3 ]
a00181ec:	81 c7 e0 08 	ret 
a00181f0:	81 e8 00 00 	restore 
a00181f4:	d4 0e e3 c2 	ldub  [ %i3 + 0x3c2 ], %o2
a00181f8:	80 a2 a0 1f 	cmp  %o2, 0x1f
a00181fc:	18 80 00 07 	bgu  a0018218 <LexLocalMccsRead+0x2c8>
a0018200:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a0018204:	1f 28 40 08 	sethi  %hi(0xa1002000), %o7
a0018208:	b4 10 20 06 	mov  6, %i2
a001820c:	b2 13 e1 ac 	or  %o7, 0x1ac, %i1
a0018210:	7f ff a0 a6 	call  a00004a8 <memcpy>
a0018214:	91 e8 00 1c 	restore  %g0, %i4, %o0
a0018218:	ba 10 a1 a0 	or  %g2, 0x1a0, %i5
a001821c:	d2 17 60 38 	lduh  [ %i5 + 0x38 ], %o1
a0018220:	86 02 60 1b 	add  %o1, 0x1b, %g3
a0018224:	94 02 bf e0 	add  %o2, -32, %o2
a0018228:	90 10 00 19 	mov  %i1, %o0
a001822c:	35 28 40 00 	sethi  %hi(0xa1000000), %i2
a0018230:	b0 16 a1 b8 	or  %i2, 0x1b8, %i0	! a10001b8 <mccs_monitor>
a0018234:	7f ff a0 9d 	call  a00004a8 <memcpy>
a0018238:	92 06 00 03 	add  %i0, %g3, %o1
a001823c:	d0 17 60 38 	lduh  [ %i5 + 0x38 ], %o0
a0018240:	c8 0e e3 c2 	ldub  [ %i3 + 0x3c2 ], %g4
a0018244:	96 02 20 1b 	add  %o0, 0x1b, %o3
a0018248:	d8 07 60 34 	ld  [ %i5 + 0x34 ], %o4
a001824c:	92 06 00 0b 	add  %i0, %o3, %o1
a0018250:	b2 07 60 0c 	add  %i5, 0xc, %i1
a0018254:	94 01 3f e0 	add  %g4, -32, %o2
a0018258:	7f ff a0 94 	call  a00004a8 <memcpy>
a001825c:	90 06 40 0c 	add  %i1, %o4, %o0
a0018260:	c2 07 60 34 	ld  [ %i5 + 0x34 ], %g1
a0018264:	d2 0e e3 c2 	ldub  [ %i3 + 0x3c2 ], %o1
a0018268:	82 00 7f e0 	add  %g1, -32, %g1
a001826c:	82 00 40 09 	add  %g1, %o1, %g1
a0018270:	90 10 00 19 	mov  %i1, %o0
a0018274:	7f ff c9 dd 	call  a000a9e8 <UpdateMccsReplyChecksumByte>
a0018278:	c2 27 60 34 	st  %g1, [ %i5 + 0x34 ]
a001827c:	da 0e e3 c2 	ldub  [ %i3 + 0x3c2 ], %o5
a0018280:	b6 07 40 0d 	add  %i5, %o5, %i3
a0018284:	c2 0e e0 0c 	ldub  [ %i3 + 0xc ], %g1
a0018288:	b8 07 00 0d 	add  %i4, %o5, %i4
a001828c:	c2 2f 3f e0 	stb  %g1, [ %i4 + -32 ]
a0018290:	81 c7 e0 08 	ret 
a0018294:	81 e8 00 00 	restore 

a0018298 <LexLocalVcpRead>:
a0018298:	9d e3 bf e0 	save  %sp, -32, %sp
a001829c:	b0 10 00 19 	mov  %i1, %i0
a00182a0:	33 28 40 1c 	sethi  %hi(0xa1007000), %i1
a00182a4:	b2 16 62 60 	or  %i1, 0x260, %i1	! a1007260 <vcpTableGetReply>
a00182a8:	f4 2e 60 04 	stb  %i2, [ %i1 + 4 ]
a00182ac:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00182b0:	f6 00 62 54 	ld  [ %g1 + 0x254 ], %i3	! a1002254 <localVcpTableSize>
a00182b4:	84 10 20 00 	clr  %g2
a00182b8:	39 28 40 1a 	sethi  %hi(0xa1006800), %i4
a00182bc:	82 08 a0 ff 	and  %g2, 0xff, %g1
a00182c0:	80 a0 40 1b 	cmp  %g1, %i3
a00182c4:	1a 80 00 09 	bcc  a00182e8 <LexLocalVcpRead+0x50>
a00182c8:	ba 17 21 da 	or  %i4, 0x1da, %i5
a00182cc:	87 28 60 01 	sll  %g1, 1, %g3
a00182d0:	89 28 60 03 	sll  %g1, 3, %g4
a00182d4:	90 21 00 03 	sub  %g4, %g3, %o0
a00182d8:	d2 0f 40 08 	ldub  [ %i5 + %o0 ], %o1
a00182dc:	80 a2 40 1a 	cmp  %o1, %i2
a00182e0:	32 bf ff f7 	bne,a   a00182bc <LexLocalVcpRead+0x24>
a00182e4:	84 00 a0 01 	inc  %g2
a00182e8:	80 a6 a0 52 	cmp  %i2, 0x52
a00182ec:	12 80 00 12 	bne  a0018334 <LexLocalVcpRead+0x9c>
a00182f0:	93 28 60 01 	sll  %g1, 1, %o1
a00182f4:	15 28 40 1b 	sethi  %hi(0xa1006c00), %o2
a00182f8:	d6 0a a3 7e 	ldub  [ %o2 + 0x37e ], %o3	! a1006f7e <activeControlFifoIdx>
a00182fc:	b6 0a e0 ff 	and  %o3, 0xff, %i3
a0018300:	39 28 40 00 	sethi  %hi(0xa1000000), %i4
a0018304:	86 17 20 18 	or  %i4, 0x18, %g3	! a1000018 <activeControlFifo>
a0018308:	c8 08 c0 1b 	ldub  [ %g3 + %i3 ], %g4
a001830c:	99 28 60 01 	sll  %g1, 1, %o4
a0018310:	9b 28 60 03 	sll  %g1, 3, %o5
a0018314:	9e 23 40 0c 	sub  %o5, %o4, %o7
a0018318:	b4 07 40 0f 	add  %i5, %o7, %i2
a001831c:	80 a6 e0 00 	cmp  %i3, 0
a0018320:	02 80 00 05 	be  a0018334 <LexLocalVcpRead+0x9c>
a0018324:	c8 36 a0 04 	sth  %g4, [ %i2 + 4 ]
a0018328:	90 02 ff ff 	add  %o3, -1, %o0
a001832c:	d0 2a a3 7e 	stb  %o0, [ %o2 + 0x37e ]
a0018330:	93 28 60 01 	sll  %g1, 1, %o1
a0018334:	83 28 60 03 	sll  %g1, 3, %g1
a0018338:	82 20 40 09 	sub  %g1, %o1, %g1
a001833c:	82 07 40 01 	add  %i5, %g1, %g1
a0018340:	fa 10 60 02 	lduh  [ %g1 + 2 ], %i5
a0018344:	c2 10 60 04 	lduh  [ %g1 + 4 ], %g1
a0018348:	95 30 60 08 	srl  %g1, 8, %o2
a001834c:	85 37 60 08 	srl  %i5, 8, %g2
a0018350:	d4 2e 60 08 	stb  %o2, [ %i1 + 8 ]
a0018354:	92 10 20 0a 	mov  0xa, %o1
a0018358:	c4 2e 60 06 	stb  %g2, [ %i1 + 6 ]
a001835c:	90 10 00 19 	mov  %i1, %o0
a0018360:	c2 2e 60 09 	stb  %g1, [ %i1 + 9 ]
a0018364:	b4 10 20 0b 	mov  0xb, %i2
a0018368:	7f ff c9 a0 	call  a000a9e8 <UpdateMccsReplyChecksumByte>
a001836c:	fa 2e 60 07 	stb  %i5, [ %i1 + 7 ]
a0018370:	17 28 40 08 	sethi  %hi(0xa1002000), %o3
a0018374:	94 10 20 0b 	mov  0xb, %o2
a0018378:	92 10 00 19 	mov  %i1, %o1
a001837c:	7f ff a0 4b 	call  a00004a8 <memcpy>
a0018380:	90 12 e1 ac 	or  %o3, 0x1ac, %o0
a0018384:	7f ff a0 49 	call  a00004a8 <memcpy>
a0018388:	81 e8 00 00 	restore 

a001838c <SaveVcpCacheToVcpTable>:
a001838c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018390:	d8 00 62 54 	ld  [ %g1 + 0x254 ], %o4	! a1002254 <localVcpTableSize>
a0018394:	84 10 20 00 	clr  %g2
a0018398:	17 28 40 1a 	sethi  %hi(0xa1006800), %o3
a001839c:	82 08 a0 ff 	and  %g2, 0xff, %g1
a00183a0:	80 a0 40 0c 	cmp  %g1, %o4
a00183a4:	1a 80 00 09 	bcc  a00183c8 <SaveVcpCacheToVcpTable+0x3c>
a00183a8:	86 12 e1 da 	or  %o3, 0x1da, %g3
a00183ac:	9b 28 60 03 	sll  %g1, 3, %o5
a00183b0:	89 28 60 01 	sll  %g1, 1, %g4
a00183b4:	88 23 40 04 	sub  %o5, %g4, %g4
a00183b8:	da 08 c0 04 	ldub  [ %g3 + %g4 ], %o5
a00183bc:	80 a3 40 08 	cmp  %o5, %o0
a00183c0:	32 bf ff f7 	bne,a   a001839c <SaveVcpCacheToVcpTable+0x10>
a00183c4:	84 00 a0 01 	inc  %g2
a00183c8:	80 a2 20 02 	cmp  %o0, 2
a00183cc:	91 28 60 01 	sll  %g1, 1, %o0
a00183d0:	12 80 00 07 	bne  a00183ec <SaveVcpCacheToVcpTable+0x60>
a00183d4:	83 28 60 03 	sll  %g1, 3, %g1
a00183d8:	80 a2 60 01 	cmp  %o1, 1
a00183dc:	02 80 00 08 	be  a00183fc <SaveVcpCacheToVcpTable+0x70>
a00183e0:	82 20 40 08 	sub  %g1, %o0, %g1
a00183e4:	10 80 00 04 	b  a00183f4 <SaveVcpCacheToVcpTable+0x68>
a00183e8:	82 00 c0 01 	add  %g3, %g1, %g1
a00183ec:	82 20 40 08 	sub  %g1, %o0, %g1
a00183f0:	82 00 c0 01 	add  %g3, %g1, %g1
a00183f4:	81 c3 e0 08 	retl 
a00183f8:	d2 30 60 04 	sth  %o1, [ %g1 + 4 ]
a00183fc:	82 00 c0 01 	add  %g3, %g1, %g1
a0018400:	92 10 20 01 	mov  1, %o1
a0018404:	d2 30 60 04 	sth  %o1, [ %g1 + 4 ]
a0018408:	82 10 20 00 	clr  %g1
a001840c:	96 08 60 ff 	and  %g1, 0xff, %o3
a0018410:	80 a3 00 0b 	cmp  %o4, %o3
a0018414:	08 80 00 08 	bleu  a0018434 <SaveVcpCacheToVcpTable+0xa8>
a0018418:	89 2a e0 01 	sll  %o3, 1, %g4
a001841c:	9b 2a e0 03 	sll  %o3, 3, %o5
a0018420:	84 23 40 04 	sub  %o5, %g4, %g2
a0018424:	d0 08 c0 02 	ldub  [ %g3 + %g2 ], %o0
a0018428:	80 a2 20 52 	cmp  %o0, 0x52
a001842c:	12 bf ff f8 	bne  a001840c <SaveVcpCacheToVcpTable+0x80>
a0018430:	82 00 60 01 	inc  %g1
a0018434:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0018438:	c0 28 63 7e 	clrb  [ %g1 + 0x37e ]	! a1006f7e <activeControlFifoIdx>
a001843c:	83 2a e0 01 	sll  %o3, 1, %g1
a0018440:	93 2a e0 03 	sll  %o3, 3, %o1
a0018444:	96 22 40 01 	sub  %o1, %g1, %o3
a0018448:	82 00 c0 0b 	add  %g3, %o3, %g1
a001844c:	81 c3 e0 08 	retl 
a0018450:	c0 30 60 04 	clrh  [ %g1 + 4 ]

a0018454 <DPCD_GetDpcdRegister>:
a0018454:	86 10 20 3f 	mov  0x3f, %g3
a0018458:	88 10 20 00 	clr  %g4
a001845c:	17 28 40 1e 	sethi  %hi(0xa1007800), %o3
a0018460:	84 08 e0 ff 	and  %g3, 0xff, %g2
a0018464:	82 09 20 ff 	and  %g4, 0xff, %g1
a0018468:	82 00 40 02 	add  %g1, %g2, %g1
a001846c:	84 12 e0 c8 	or  %o3, 0xc8, %g2
a0018470:	83 38 60 01 	sra  %g1, 1, %g1
a0018474:	9b 28 60 04 	sll  %g1, 4, %o5
a0018478:	d8 00 80 0d 	ld  [ %g2 + %o5 ], %o4
a001847c:	80 a3 00 08 	cmp  %o4, %o0
a0018480:	1a 80 00 04 	bcc  a0018490 <DPCD_GetDpcdRegister+0x3c>
a0018484:	01 00 00 00 	nop 
a0018488:	10 80 00 06 	b  a00184a0 <DPCD_GetDpcdRegister+0x4c>
a001848c:	88 00 60 01 	add  %g1, 1, %g4
a0018490:	18 80 00 04 	bgu  a00184a0 <DPCD_GetDpcdRegister+0x4c>
a0018494:	86 00 7f ff 	add  %g1, -1, %g3
a0018498:	81 c3 e0 08 	retl 
a001849c:	90 03 40 02 	add  %o5, %g2, %o0
a00184a0:	82 09 20 ff 	and  %g4, 0xff, %g1
a00184a4:	84 08 e0 ff 	and  %g3, 0xff, %g2
a00184a8:	80 a0 40 02 	cmp  %g1, %g2
a00184ac:	08 bf ff f0 	bleu  a001846c <DPCD_GetDpcdRegister+0x18>
a00184b0:	82 00 40 02 	add  %g1, %g2, %g1
a00184b4:	81 c3 e0 08 	retl 
a00184b8:	90 10 20 00 	clr  %o0
a00184bc:	a0 01 85 d0 	unknown
a00184c0:	a0 01 85 d0 	unknown
a00184c4:	a0 01 85 d0 	unknown
a00184c8:	a0 01 85 c4 	unknown
a00184cc:	a0 01 85 d0 	unknown
a00184d0:	a0 01 85 98 	unknown
a00184d4:	a0 01 85 d0 	unknown
a00184d8:	a0 01 85 d0 	unknown
a00184dc:	a0 01 85 d0 	unknown
a00184e0:	a0 01 85 d0 	unknown
a00184e4:	a0 01 85 d0 	unknown
a00184e8:	a0 01 85 d0 	unknown
a00184ec:	a0 01 85 d0 	unknown
a00184f0:	a0 01 85 d0 	unknown
a00184f4:	a0 01 85 d0 	unknown
a00184f8:	a0 01 85 d0 	unknown
a00184fc:	a0 01 85 d0 	unknown
a0018500:	a0 01 85 48 	unknown
a0018504:	a0 01 85 40 	unknown
a0018508:	a0 01 85 d0 	unknown
a001850c:	a0 01 85 80 	unknown

a0018510 <AUX_LexLtCommonHandler.lto_priv.699>:
a0018510:	9d e3 bf e0 	save  %sp, -32, %sp
a0018514:	13 28 40 1d 	sethi  %hi(0xa1007400), %o1
a0018518:	80 a6 20 14 	cmp  %i0, 0x14
a001851c:	84 12 60 cc 	or  %o1, 0xcc, %g2
a0018520:	18 80 00 2c 	bgu  a00185d0 <RexUlpCpuMsgEventHandler.lto_priv.827+0xb4>
a0018524:	fa 08 a0 28 	ldub  [ %g2 + 0x28 ], %i5
a0018528:	b1 2e 20 02 	sll  %i0, 2, %i0
a001852c:	03 28 00 61 	sethi  %hi(0xa0018400), %g1
a0018530:	82 10 60 bc 	or  %g1, 0xbc, %g1	! a00184bc <DPCD_GetDpcdRegister+0x68>
a0018534:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a0018538:	81 c0 40 00 	jmp  %g1
a001853c:	01 00 00 00 	nop 
a0018540:	10 80 00 24 	b  a00185d0 <RexUlpCpuMsgEventHandler.lto_priv.827+0xb4>
a0018544:	ba 10 20 02 	mov  2, %i5	! 2 <__lex_srodata_size+0x2>
a0018548:	82 07 7f fa 	add  %i5, -6, %g1
a001854c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0018550:	80 a0 60 07 	cmp  %g1, 7
a0018554:	18 80 00 09 	bgu  a0018578 <RexUlpCpuMsgEventHandler.lto_priv.827+0x5c>
a0018558:	94 0f 60 ff 	and  %i5, 0xff, %o2
a001855c:	82 10 20 02 	mov  2, %g1
a0018560:	92 00 a0 18 	add  %g2, 0x18, %o1
a0018564:	c2 28 a0 18 	stb  %g1, [ %g2 + 0x18 ]
a0018568:	7f ff fe 68 	call  a0017f08 <LexPmStateSendEventWithData>
a001856c:	90 10 20 10 	mov  0x10, %o0
a0018570:	10 80 00 18 	b  a00185d0 <RexUlpCpuMsgEventHandler.lto_priv.827+0xb4>
a0018574:	ba 10 20 00 	clr  %i5
a0018578:	10 80 00 0d 	b  a00185ac <RexUlpCpuMsgEventHandler.lto_priv.827+0x90>
a001857c:	92 10 20 11 	mov  0x11, %o1
a0018580:	94 0f 60 ff 	and  %i5, 0xff, %o2
a0018584:	80 a2 a0 04 	cmp  %o2, 4
a0018588:	18 80 00 11 	bgu  a00185cc <RexUlpCpuMsgEventHandler.lto_priv.827+0xb0>
a001858c:	92 10 20 14 	mov  0x14, %o1
a0018590:	10 80 00 08 	b  a00185b0 <RexUlpCpuMsgEventHandler.lto_priv.827+0x94>
a0018594:	11 3e 81 c7 	sethi  %hi(0xfa071c00), %o0
a0018598:	94 0f 60 ff 	and  %i5, 0xff, %o2
a001859c:	80 a2 a0 06 	cmp  %o2, 6
a00185a0:	38 80 00 0c 	bgu,a   a00185d0 <RexUlpCpuMsgEventHandler.lto_priv.827+0xb4>
a00185a4:	ba 10 20 06 	mov  6, %i5
a00185a8:	92 10 20 05 	mov  5, %o1
a00185ac:	11 3e 81 c7 	sethi  %hi(0xfa071c00), %o0
a00185b0:	7f ff a1 85 	call  a0000bc4 <_ilog>
a00185b4:	90 12 21 05 	or  %o0, 0x105, %o0	! fa071d05 <curr_flash_pos+0x396152dd>
a00185b8:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a00185bc:	81 c7 e0 08 	ret 
a00185c0:	81 e8 00 00 	restore 
a00185c4:	10 80 00 03 	b  a00185d0 <RexUlpCpuMsgEventHandler.lto_priv.827+0xb4>
a00185c8:	ba 10 20 00 	clr  %i5
a00185cc:	ba 10 20 04 	mov  4, %i5
a00185d0:	b0 0f 60 ff 	and  %i5, 0xff, %i0
a00185d4:	81 c7 e0 08 	ret 
a00185d8:	81 e8 00 00 	restore 

a00185dc <LexEdidReadHandler.lto_priv.264>:
a00185dc:	9d e3 bf d8 	save  %sp, -40, %sp
a00185e0:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a00185e4:	82 08 60 0f 	and  %g1, 0xf, %g1
a00185e8:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a00185ec:	82 06 a0 01 	add  %i2, 1, %g1
a00185f0:	c2 2e 60 11 	stb  %g1, [ %i1 + 0x11 ]
a00185f4:	94 10 20 03 	mov  3, %o2
a00185f8:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
a00185fc:	90 07 bf f8 	add  %fp, -8, %o0
a0018600:	7f ff 9f aa 	call  a00004a8 <memcpy>
a0018604:	92 12 60 68 	or  %o1, 0x68, %o1
a0018608:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a001860c:	c8 0e 20 01 	ldub  [ %i0 + 1 ], %g4
a0018610:	d6 0e 20 02 	ldub  [ %i0 + 2 ], %o3
a0018614:	84 08 60 0f 	and  %g1, 0xf, %g2
a0018618:	91 29 20 08 	sll  %g4, 8, %o0
a001861c:	87 28 a0 10 	sll  %g2, 0x10, %g3
a0018620:	94 12 00 03 	or  %o0, %g3, %o2
a0018624:	98 12 c0 0a 	or  %o3, %o2, %o4
a0018628:	80 a3 20 50 	cmp  %o4, 0x50
a001862c:	12 80 00 22 	bne  a00186b4 <DP_RexVideoInfo+0x6c>
a0018630:	80 a3 20 37 	cmp  %o4, 0x37
a0018634:	15 28 40 08 	sethi  %hi(0xa1002000), %o2
a0018638:	ba 12 a1 e4 	or  %o2, 0x1e4, %i5	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001863c:	d8 17 60 66 	lduh  [ %i5 + 0x66 ], %o4
a0018640:	82 06 80 0c 	add  %i2, %o4, %g1
a0018644:	80 a0 61 80 	cmp  %g1, 0x180
a0018648:	14 80 00 0a 	bg  a0018670 <DP_RexVideoInfo+0x28>
a001864c:	b2 06 60 01 	inc  %i1
a0018650:	03 28 40 00 	sethi  %hi(0xa1000000), %g1
a0018654:	82 10 60 28 	or  %g1, 0x28, %g1	! a1000028 <edid_monitor>
a0018658:	94 10 00 1a 	mov  %i2, %o2
a001865c:	92 00 40 0c 	add  %g1, %o4, %o1
a0018660:	7f ff 9f 92 	call  a00004a8 <memcpy>
a0018664:	90 10 00 19 	mov  %i1, %o0
a0018668:	10 80 00 0a 	b  a0018690 <DP_RexVideoInfo+0x48>
a001866c:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018670:	1b 3e 01 db 	sethi  %hi(0xf8076c00), %o5
a0018674:	7f ff a1 54 	call  a0000bc4 <_ilog>
a0018678:	90 13 61 05 	or  %o5, 0x105, %o0	! f8076d05 <curr_flash_pos+0x3761a2dd>
a001867c:	94 10 00 1a 	mov  %i2, %o2
a0018680:	92 10 20 00 	clr  %o1
a0018684:	7f ff 9f a1 	call  a0000508 <memset>
a0018688:	90 10 00 19 	mov  %i1, %o0
a001868c:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018690:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0018694:	80 a0 60 50 	cmp  %g1, 0x50
a0018698:	32 80 00 05 	bne,a   a00186ac <DP_RexVideoInfo+0x64>
a001869c:	c0 37 60 66 	clrh  [ %i5 + 0x66 ]
a00186a0:	c2 17 60 66 	lduh  [ %i5 + 0x66 ], %g1
a00186a4:	9e 06 80 01 	add  %i2, %g1, %o7
a00186a8:	de 37 60 66 	sth  %o7, [ %i5 + 0x66 ]
a00186ac:	81 c7 e0 08 	ret 
a00186b0:	81 e8 00 00 	restore 
a00186b4:	32 80 00 80 	bne,a   a00188b4 <DP_RexVideoInfo+0x26c>
a00186b8:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a00186bc:	1b 28 40 08 	sethi  %hi(0xa1002000), %o5
a00186c0:	de 03 61 dc 	ld  [ %o5 + 0x1dc ], %o7	! a10021dc <dpConfigPtr>
a00186c4:	fa 0b e0 03 	ldub  [ %o7 + 3 ], %i5
a00186c8:	80 a7 60 00 	cmp  %i5, 0
a00186cc:	02 80 00 79 	be  a00188b0 <DP_RexVideoInfo+0x268>
a00186d0:	13 28 40 08 	sethi  %hi(0xa1002000), %o1
a00186d4:	ba 12 61 a0 	or  %o1, 0x1a0, %i5	! a10021a0 <mccsRequestContext>
a00186d8:	c4 0f 60 3a 	ldub  [ %i5 + 0x3a ], %g2
a00186dc:	80 a0 a0 00 	cmp  %g2, 0
a00186e0:	22 80 00 61 	be,a   a0018864 <DP_RexVideoInfo+0x21c>
a00186e4:	82 08 60 b0 	and  %g1, 0xb0, %g1
a00186e8:	c6 0a 61 a0 	ldub  [ %o1 + 0x1a0 ], %g3
a00186ec:	80 a0 e0 07 	cmp  %g3, 7
a00186f0:	02 80 00 35 	be  a00187c4 <DP_RexVideoInfo+0x17c>
a00186f4:	17 28 40 01 	sethi  %hi(0xa1000400), %o3
a00186f8:	18 80 00 07 	bgu  a0018714 <DP_RexVideoInfo+0xcc>
a00186fc:	80 a0 e0 f1 	cmp  %g3, 0xf1
a0018700:	80 a0 e0 01 	cmp  %g3, 1
a0018704:	22 80 00 1e 	be,a   a001877c <DP_RexVideoInfo+0x134>
a0018708:	82 08 60 f0 	and  %g1, 0xf0, %g1
a001870c:	10 80 00 34 	b  a00187dc <DP_RexVideoInfo+0x194>
a0018710:	82 08 60 b0 	and  %g1, 0xb0, %g1
a0018714:	02 80 00 40 	be  a0018814 <DP_RexVideoInfo+0x1cc>
a0018718:	80 a0 e0 f3 	cmp  %g3, 0xf3
a001871c:	32 80 00 30 	bne,a   a00187dc <DP_RexVideoInfo+0x194>
a0018720:	82 08 60 b0 	and  %g1, 0xb0, %g1
a0018724:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0018728:	80 a0 60 50 	cmp  %g1, 0x50
a001872c:	12 80 00 0e 	bne  a0018764 <DP_RexVideoInfo+0x11c>
a0018730:	80 a6 a0 00 	cmp  %i2, 0
a0018734:	80 a6 a0 01 	cmp  %i2, 1
a0018738:	08 80 00 37 	bleu  a0018814 <DP_RexVideoInfo+0x1cc>
a001873c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0018740:	c8 08 63 7f 	ldub  [ %g1 + 0x37f ], %g4	! a1006f7f <mccsFrameCount>
a0018744:	90 01 20 01 	add  %g4, 1, %o0
a0018748:	92 06 60 01 	add  %i1, 1, %o1
a001874c:	d0 28 63 7f 	stb  %o0, [ %g1 + 0x37f ]
a0018750:	94 0a 20 ff 	and  %o0, 0xff, %o2
a0018754:	7f ff fd ff 	call  a0017f50 <LexLocalMccsRead>
a0018758:	90 10 00 1a 	mov  %i2, %o0
a001875c:	10 80 00 2f 	b  a0018818 <DP_RexVideoInfo+0x1d0>
a0018760:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018764:	02 80 00 2c 	be  a0018814 <DP_RexVideoInfo+0x1cc>
a0018768:	80 a0 60 10 	cmp  %g1, 0x10
a001876c:	32 80 00 2b 	bne,a   a0018818 <DP_RexVideoInfo+0x1d0>
a0018770:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018774:	10 bf ff f3 	b  a0018740 <DP_RexVideoInfo+0xf8>
a0018778:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001877c:	80 a0 60 50 	cmp  %g1, 0x50
a0018780:	12 80 00 0b 	bne  a00187ac <DP_RexVideoInfo+0x164>
a0018784:	80 a6 a0 00 	cmp  %i2, 0
a0018788:	80 a6 a0 01 	cmp  %i2, 1
a001878c:	08 80 00 22 	bleu  a0018814 <DP_RexVideoInfo+0x1cc>
a0018790:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0018794:	d4 08 63 80 	ldub  [ %g1 + 0x380 ], %o2	! a1006f80 <vcpOpcode>
a0018798:	92 06 60 01 	add  %i1, 1, %o1
a001879c:	7f ff fe bf 	call  a0018298 <LexLocalVcpRead>
a00187a0:	90 10 00 1a 	mov  %i2, %o0
a00187a4:	10 80 00 1d 	b  a0018818 <DP_RexVideoInfo+0x1d0>
a00187a8:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a00187ac:	02 80 00 1a 	be  a0018814 <DP_RexVideoInfo+0x1cc>
a00187b0:	80 a0 60 10 	cmp  %g1, 0x10
a00187b4:	32 80 00 19 	bne,a   a0018818 <DP_RexVideoInfo+0x1d0>
a00187b8:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a00187bc:	10 bf ff f6 	b  a0018794 <DP_RexVideoInfo+0x14c>
a00187c0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a00187c4:	94 10 20 09 	mov  9, %o2
a00187c8:	92 12 e0 10 	or  %o3, 0x10, %o1
a00187cc:	7f ff 9f 37 	call  a00004a8 <memcpy>
a00187d0:	90 06 60 01 	add  %i1, 1, %o0
a00187d4:	10 80 00 11 	b  a0018818 <DP_RexVideoInfo+0x1d0>
a00187d8:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a00187dc:	80 a0 60 10 	cmp  %g1, 0x10
a00187e0:	12 80 00 0d 	bne  a0018814 <DP_RexVideoInfo+0x1cc>
a00187e4:	80 a6 a0 01 	cmp  %i2, 1
a00187e8:	18 80 00 03 	bgu  a00187f4 <DP_RexVideoInfo+0x1ac>
a00187ec:	82 10 20 01 	mov  1, %g1
a00187f0:	82 10 20 00 	clr  %g1
a00187f4:	80 88 60 ff 	btst  0xff, %g1
a00187f8:	02 80 00 07 	be  a0018814 <DP_RexVideoInfo+0x1cc>
a00187fc:	94 10 20 03 	mov  3, %o2
a0018800:	92 07 bf f8 	add  %fp, -8, %o1
a0018804:	7f ff 9f 29 	call  a00004a8 <memcpy>
a0018808:	90 06 60 01 	add  %i1, 1, %o0
a001880c:	82 10 20 04 	mov  4, %g1
a0018810:	c2 2e 60 11 	stb  %g1, [ %i1 + 0x11 ]
a0018814:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018818:	82 08 60 f0 	and  %g1, 0xf0, %g1
a001881c:	80 a0 60 10 	cmp  %g1, 0x10
a0018820:	12 bf ff a3 	bne  a00186ac <DP_RexVideoInfo+0x64>
a0018824:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a0018828:	94 10 20 06 	mov  6, %o2
a001882c:	c0 28 63 7f 	clrb  [ %g1 + 0x37f ]
a0018830:	92 10 20 00 	clr  %o1
a0018834:	31 28 40 08 	sethi  %hi(0xa1002000), %i0
a0018838:	7f ff 9f 34 	call  a0000508 <memset>
a001883c:	90 16 21 a1 	or  %i0, 0x1a1, %o0	! a10021a1 <mccsRequestContext+0x1>
a0018840:	94 10 20 26 	mov  0x26, %o2
a0018844:	92 10 20 00 	clr  %o1
a0018848:	33 28 40 08 	sethi  %hi(0xa1002000), %i1
a001884c:	7f ff 9f 2f 	call  a0000508 <memset>
a0018850:	90 16 61 ac 	or  %i1, 0x1ac, %o0	! a10021ac <mccsRequestContext+0xc>
a0018854:	c0 27 60 08 	clr  [ %i5 + 8 ]
a0018858:	c0 27 60 34 	clr  [ %i5 + 0x34 ]
a001885c:	81 c7 e0 08 	ret 
a0018860:	81 e8 00 00 	restore 
a0018864:	80 a0 60 10 	cmp  %g1, 0x10
a0018868:	12 bf ff eb 	bne  a0018814 <DP_RexVideoInfo+0x1cc>
a001886c:	80 a6 a0 01 	cmp  %i2, 1
a0018870:	18 80 00 03 	bgu  a001887c <DP_RexVideoInfo+0x234>
a0018874:	82 10 20 01 	mov  1, %g1
a0018878:	82 10 20 00 	clr  %g1
a001887c:	80 88 60 ff 	btst  0xff, %g1
a0018880:	22 bf ff e6 	be,a   a0018818 <DP_RexVideoInfo+0x1d0>
a0018884:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018888:	35 28 40 1b 	sethi  %hi(0xa1006c00), %i2
a001888c:	c2 0e a3 7f 	ldub  [ %i2 + 0x37f ], %g1	! a1006f7f <mccsFrameCount>
a0018890:	82 00 60 01 	inc  %g1
a0018894:	c2 2e a3 7f 	stb  %g1, [ %i2 + 0x37f ]
a0018898:	82 08 60 ff 	and  %g1, 0xff, %g1
a001889c:	80 a0 60 01 	cmp  %g1, 1
a00188a0:	32 bf ff de 	bne,a   a0018818 <DP_RexVideoInfo+0x1d0>
a00188a4:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a00188a8:	10 bf ff d6 	b  a0018800 <DP_RexVideoInfo+0x1b8>
a00188ac:	94 10 20 03 	mov  3, %o2
a00188b0:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a00188b4:	82 08 60 0f 	and  %g1, 0xf, %g1
a00188b8:	82 10 60 40 	or  %g1, 0x40, %g1
a00188bc:	c0 2e 60 01 	clrb  [ %i1 + 1 ]
a00188c0:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a00188c4:	82 10 20 02 	mov  2, %g1
a00188c8:	c2 2e 60 11 	stb  %g1, [ %i1 + 0x11 ]
a00188cc:	81 c7 e0 08 	ret 
a00188d0:	81 e8 00 00 	restore 

a00188d4 <LexEdidWriteHandler.lto_priv.263>:
a00188d4:	9d e3 bf d0 	save  %sp, -48, %sp
a00188d8:	c6 0e 00 00 	ldub  [ %i0 ], %g3
a00188dc:	82 08 e0 0f 	and  %g3, 0xf, %g1
a00188e0:	c8 0e 20 02 	ldub  [ %i0 + 2 ], %g4
a00188e4:	85 28 60 10 	sll  %g1, 0x10, %g2
a00188e8:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a00188ec:	83 28 60 08 	sll  %g1, 8, %g1
a00188f0:	82 10 40 02 	or  %g1, %g2, %g1
a00188f4:	82 11 00 01 	or  %g4, %g1, %g1
a00188f8:	80 a0 60 50 	cmp  %g1, 0x50
a00188fc:	12 80 00 12 	bne  a0018944 <LexEdidWriteHandler.lto_priv.263+0x70>
a0018900:	80 a0 60 37 	cmp  %g1, 0x37
a0018904:	80 a6 a0 00 	cmp  %i2, 0
a0018908:	22 80 00 07 	be,a   a0018924 <LexEdidWriteHandler.lto_priv.263+0x50>
a001890c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018910:	86 08 e0 f0 	and  %g3, 0xf0, %g3
a0018914:	80 a0 e0 00 	cmp  %g3, 0
a0018918:	12 80 00 05 	bne  a001892c <LexEdidWriteHandler.lto_priv.263+0x58>
a001891c:	80 a6 a0 01 	cmp  %i2, 1
a0018920:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018924:	10 80 00 80 	b  a0018b24 <LexEdidWriteHandler.lto_priv.263+0x250>
a0018928:	c0 30 62 4a 	clrh  [ %g1 + 0x24a ]	! a100224a <lexTransInitCtx.lto_priv.597+0x66>
a001892c:	32 80 00 78 	bne,a   a0018b0c <LexEdidWriteHandler.lto_priv.263+0x238>
a0018930:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018934:	c4 0e 20 04 	ldub  [ %i0 + 4 ], %g2
a0018938:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001893c:	10 80 00 7a 	b  a0018b24 <LexEdidWriteHandler.lto_priv.263+0x250>
a0018940:	c4 30 62 4a 	sth  %g2, [ %g1 + 0x24a ]	! a100224a <lexTransInitCtx.lto_priv.597+0x66>
a0018944:	32 80 00 72 	bne,a   a0018b0c <LexEdidWriteHandler.lto_priv.263+0x238>
a0018948:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001894c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018950:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a0018954:	c2 08 60 03 	ldub  [ %g1 + 3 ], %g1
a0018958:	80 a0 60 00 	cmp  %g1, 0
a001895c:	22 80 00 6c 	be,a   a0018b0c <LexEdidWriteHandler.lto_priv.263+0x238>
a0018960:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018964:	90 08 e0 b0 	and  %g3, 0xb0, %o0
a0018968:	80 a2 20 00 	cmp  %o0, 0
a001896c:	32 80 00 68 	bne,a   a0018b0c <LexEdidWriteHandler.lto_priv.263+0x238>
a0018970:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018974:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a0018978:	80 a6 a0 00 	cmp  %i2, 0
a001897c:	02 80 00 52 	be  a0018ac4 <LexEdidWriteHandler.lto_priv.263+0x1f0>
a0018980:	ba 17 61 a0 	or  %i5, 0x1a0, %i5
a0018984:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a0018988:	80 a0 60 01 	cmp  %g1, 1
a001898c:	08 80 00 0f 	bleu  a00189c8 <LexEdidWriteHandler.lto_priv.263+0xf4>
a0018990:	82 06 80 01 	add  %i2, %g1, %g1
a0018994:	80 a0 60 06 	cmp  %g1, 6
a0018998:	08 80 00 0d 	bleu  a00189cc <LexEdidWriteHandler.lto_priv.263+0xf8>
a001899c:	b6 07 60 01 	add  %i5, 1, %i3
a00189a0:	94 10 20 06 	mov  6, %o2
a00189a4:	92 10 20 00 	clr  %o1
a00189a8:	7f ff 9e d8 	call  a0000508 <memset>
a00189ac:	90 07 60 01 	add  %i5, 1, %o0
a00189b0:	94 10 20 26 	mov  0x26, %o2
a00189b4:	92 10 20 00 	clr  %o1
a00189b8:	7f ff 9e d4 	call  a0000508 <memset>
a00189bc:	90 07 60 0c 	add  %i5, 0xc, %o0
a00189c0:	c0 27 60 08 	clr  [ %i5 + 8 ]
a00189c4:	c0 27 60 34 	clr  [ %i5 + 0x34 ]
a00189c8:	b6 07 60 01 	add  %i5, 1, %i3
a00189cc:	d6 07 60 08 	ld  [ %i5 + 8 ], %o3
a00189d0:	94 10 00 1a 	mov  %i2, %o2
a00189d4:	92 06 20 04 	add  %i0, 4, %o1
a00189d8:	7f ff 9e b4 	call  a00004a8 <memcpy>
a00189dc:	90 06 c0 0b 	add  %i3, %o3, %o0
a00189e0:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
a00189e4:	82 00 40 1a 	add  %g1, %i2, %g1
a00189e8:	80 a6 a0 01 	cmp  %i2, 1
a00189ec:	08 80 00 4e 	bleu  a0018b24 <LexEdidWriteHandler.lto_priv.263+0x250>
a00189f0:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
a00189f4:	f8 0f 60 03 	ldub  [ %i5 + 3 ], %i4
a00189f8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00189fc:	b4 0f 20 ff 	and  %i4, 0xff, %i2
a0018a00:	80 a6 a0 03 	cmp  %i2, 3
a0018a04:	02 80 00 1e 	be  a0018a7c <LexEdidWriteHandler.lto_priv.263+0x1a8>
a0018a08:	f8 28 61 a0 	stb  %i4, [ %g1 + 0x1a0 ]
a0018a0c:	80 a6 a0 03 	cmp  %i2, 3
a0018a10:	18 80 00 07 	bgu  a0018a2c <LexEdidWriteHandler.lto_priv.263+0x158>
a0018a14:	80 a6 a0 0c 	cmp  %i2, 0xc
a0018a18:	80 a6 a0 01 	cmp  %i2, 1
a0018a1c:	22 80 00 0e 	be,a   a0018a54 <LexEdidWriteHandler.lto_priv.263+0x180>
a0018a20:	c2 0f 60 04 	ldub  [ %i5 + 4 ], %g1
a0018a24:	10 80 00 41 	b  a0018b28 <LexEdidWriteHandler.lto_priv.263+0x254>
a0018a28:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018a2c:	02 80 00 33 	be  a0018af8 <LexEdidWriteHandler.lto_priv.263+0x224>
a0018a30:	80 a6 a0 f3 	cmp  %i2, 0xf3
a0018a34:	32 80 00 3d 	bne,a   a0018b28 <LexEdidWriteHandler.lto_priv.263+0x254>
a0018a38:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018a3c:	c2 0f 60 04 	ldub  [ %i5 + 4 ], %g1
a0018a40:	95 28 60 08 	sll  %g1, 8, %o2
a0018a44:	c2 0f 60 05 	ldub  [ %i5 + 5 ], %g1
a0018a48:	82 12 80 01 	or  %o2, %g1, %g1
a0018a4c:	10 80 00 36 	b  a0018b24 <LexEdidWriteHandler.lto_priv.263+0x250>
a0018a50:	c2 37 60 38 	sth  %g1, [ %i5 + 0x38 ]
a0018a54:	13 28 40 1b 	sethi  %hi(0xa1006c00), %o1
a0018a58:	c2 2a 63 80 	stb  %g1, [ %o1 + 0x380 ]	! a1006f80 <vcpOpcode>
a0018a5c:	82 08 60 ff 	and  %g1, 0xff, %g1
a0018a60:	80 a0 60 02 	cmp  %g1, 2
a0018a64:	02 80 00 26 	be  a0018afc <LexEdidWriteHandler.lto_priv.263+0x228>
a0018a68:	92 10 20 08 	mov  8, %o1
a0018a6c:	80 a0 60 00 	cmp  %g1, 0
a0018a70:	12 80 00 2d 	bne  a0018b24 <LexEdidWriteHandler.lto_priv.263+0x250>
a0018a74:	92 10 20 09 	mov  9, %o1
a0018a78:	30 80 00 21 	b,a   a0018afc <LexEdidWriteHandler.lto_priv.263+0x228>
a0018a7c:	c2 0f 60 05 	ldub  [ %i5 + 5 ], %g1
a0018a80:	83 28 60 08 	sll  %g1, 8, %g1
a0018a84:	d8 0f 60 06 	ldub  [ %i5 + 6 ], %o4
a0018a88:	d0 0f 60 04 	ldub  [ %i5 + 4 ], %o0
a0018a8c:	7f ff fe 40 	call  a001838c <SaveVcpCacheToVcpTable>
a0018a90:	92 13 00 01 	or  %o4, %g1, %o1
a0018a94:	da 07 60 08 	ld  [ %i5 + 8 ], %o5
a0018a98:	82 0b 60 ff 	and  %o5, 0xff, %g1
a0018a9c:	f4 2f bf f4 	stb  %i2, [ %fp + -12 ]
a0018aa0:	90 07 bf f4 	add  %fp, -12, %o0
a0018aa4:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
a0018aa8:	7f ff fd 23 	call  a0017f34 <LexSendCpuMessageToRex>
a0018aac:	f6 27 bf f8 	st  %i3, [ %fp + -8 ]
a0018ab0:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a0018ab4:	82 08 60 f0 	and  %g1, 0xf0, %g1
a0018ab8:	80 a0 60 00 	cmp  %g1, 0
a0018abc:	32 80 00 1b 	bne,a   a0018b28 <LexEdidWriteHandler.lto_priv.263+0x254>
a0018ac0:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018ac4:	1f 28 40 08 	sethi  %hi(0xa1002000), %o7
a0018ac8:	94 10 20 06 	mov  6, %o2
a0018acc:	90 13 e1 a1 	or  %o7, 0x1a1, %o0
a0018ad0:	7f ff 9e 8e 	call  a0000508 <memset>
a0018ad4:	92 10 20 00 	clr  %o1
a0018ad8:	94 10 20 26 	mov  0x26, %o2
a0018adc:	92 10 20 00 	clr  %o1
a0018ae0:	31 28 40 08 	sethi  %hi(0xa1002000), %i0
a0018ae4:	7f ff 9e 89 	call  a0000508 <memset>
a0018ae8:	90 16 21 ac 	or  %i0, 0x1ac, %o0	! a10021ac <mccsRequestContext+0xc>
a0018aec:	c0 27 60 08 	clr  [ %i5 + 8 ]
a0018af0:	10 80 00 0d 	b  a0018b24 <LexEdidWriteHandler.lto_priv.263+0x250>
a0018af4:	c0 27 60 34 	clr  [ %i5 + 0x34 ]
a0018af8:	92 10 20 06 	mov  6, %o1
a0018afc:	7f ff b8 26 	call  a0006b94 <CPU_COMM_sendSubType>
a0018b00:	90 10 20 02 	mov  2, %o0
a0018b04:	10 80 00 09 	b  a0018b28 <LexEdidWriteHandler.lto_priv.263+0x254>
a0018b08:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018b0c:	82 08 60 0f 	and  %g1, 0xf, %g1
a0018b10:	82 10 60 40 	or  %g1, 0x40, %g1
a0018b14:	c0 2e 60 01 	clrb  [ %i1 + 1 ]
a0018b18:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a0018b1c:	10 80 00 06 	b  a0018b34 <LexEdidWriteHandler.lto_priv.263+0x260>
a0018b20:	82 10 20 02 	mov  2, %g1
a0018b24:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0018b28:	82 08 60 0f 	and  %g1, 0xf, %g1
a0018b2c:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a0018b30:	82 10 20 01 	mov  1, %g1
a0018b34:	c2 2e 60 11 	stb  %g1, [ %i1 + 0x11 ]
a0018b38:	81 c7 e0 08 	ret 
a0018b3c:	81 e8 00 00 	restore 

a0018b40 <AUX_LexLinkTrainingTimeoutHandler.lto_priv.804>:
a0018b40:	9d e3 bf e0 	save  %sp, -32, %sp
a0018b44:	11 3e 01 d3 	sethi  %hi(0xf8074c00), %o0
a0018b48:	7f ff a0 1f 	call  a0000bc4 <_ilog>
a0018b4c:	90 12 21 02 	or  %o0, 0x102, %o0	! f8074d02 <curr_flash_pos+0x376182da>
a0018b50:	40 00 07 d7 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018b54:	90 10 20 11 	mov  0x11, %o0
a0018b58:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0018b5c:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a0018b60:	80 a0 60 00 	cmp  %g1, 0
a0018b64:	02 80 00 04 	be  a0018b74 <AUX_LexLinkTrainingTimeoutHandler.lto_priv.804+0x34>
a0018b68:	01 00 00 00 	nop 
a0018b6c:	7f ff b9 ed 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a0018b70:	91 e8 20 04 	restore  %g0, 4, %o0
a0018b74:	81 c7 e0 08 	ret 
a0018b78:	81 e8 00 00 	restore 

a0018b7c <RetimerReinitDoneHandler>:
a0018b7c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018b80:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a0018b84:	c4 08 60 20 	ldub  [ %g1 + 0x20 ], %g2
a0018b88:	86 10 a0 04 	or  %g2, 4, %g3
a0018b8c:	90 10 20 04 	mov  4, %o0
a0018b90:	c6 28 60 20 	stb  %g3, [ %g1 + 0x20 ]
a0018b94:	82 13 c0 00 	mov  %o7, %g1
a0018b98:	40 00 07 c5 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018b9c:	9e 10 40 00 	mov  %g1, %o7

a0018ba0 <RetimerCRPhaseDoneHandler.lto_priv.688>:
a0018ba0:	90 10 20 06 	mov  6, %o0
a0018ba4:	82 13 c0 00 	mov  %o7, %g1
a0018ba8:	40 00 07 c1 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018bac:	9e 10 40 00 	mov  %g1, %o7

a0018bb0 <RetimerPllModeChangeHandler>:
a0018bb0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0018bb4:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a0018bb8:	c4 08 60 20 	ldub  [ %g1 + 0x20 ], %g2
a0018bbc:	86 10 a0 20 	or  %g2, 0x20, %g3
a0018bc0:	90 10 20 08 	mov  8, %o0
a0018bc4:	c6 28 60 20 	stb  %g3, [ %g1 + 0x20 ]
a0018bc8:	82 13 c0 00 	mov  %o7, %g1
a0018bcc:	40 00 07 b8 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018bd0:	9e 10 40 00 	mov  %g1, %o7

a0018bd4 <RetimerLockCheckHandler.lto_priv.168>:
a0018bd4:	9d e3 bf d0 	save  %sp, -48, %sp
a0018bd8:	82 0e 20 01 	and  %i0, 1, %g1
a0018bdc:	07 28 40 08 	sethi  %hi(0xa1002000), %g3
a0018be0:	85 28 60 06 	sll  %g1, 6, %g2
a0018be4:	88 10 e1 e4 	or  %g3, 0x1e4, %g4
a0018be8:	c2 09 20 20 	ldub  [ %g4 + 0x20 ], %g1
a0018bec:	82 08 7f bf 	and  %g1, -65, %g1
a0018bf0:	82 10 40 02 	or  %g1, %g2, %g1
a0018bf4:	c2 29 20 20 	stb  %g1, [ %g4 + 0x20 ]
a0018bf8:	80 a6 20 00 	cmp  %i0, 0
a0018bfc:	02 80 00 31 	be  a0018cc0 <TimingReplyHandler+0x40>
a0018c00:	90 10 20 09 	mov  9, %o0
a0018c04:	92 10 20 03 	mov  3, %o1
a0018c08:	11 3e 44 86 	sethi  %hi(0xf9121800), %o0
a0018c0c:	7f ff 9f ee 	call  a0000bc4 <_ilog>
a0018c10:	90 12 22 01 	or  %o0, 0x201, %o0	! f9121a01 <curr_flash_pos+0x386c4fd9>
a0018c14:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0018c18:	b0 17 62 20 	or  %i5, 0x220, %i0	! a1007220 <dp130ApiCtx>
a0018c1c:	d2 0e 20 17 	ldub  [ %i0 + 0x17 ], %o1
a0018c20:	80 a2 60 14 	cmp  %o1, 0x14
a0018c24:	02 80 00 07 	be  a0018c40 <RexDdcciRetryTimerHandler.lto_priv.780+0x20>
a0018c28:	82 10 20 2b 	mov  0x2b, %g1
a0018c2c:	94 1a 60 0a 	xor  %o1, 0xa, %o2
a0018c30:	80 a0 00 0a 	cmp  %g0, %o2
a0018c34:	82 40 3f ff 	addx  %g0, -1, %g1
a0018c38:	82 08 60 08 	and  %g1, 8, %g1
a0018c3c:	82 00 60 1f 	add  %g1, 0x1f, %g1
a0018c40:	c2 2e 20 18 	stb  %g1, [ %i0 + 0x18 ]
a0018c44:	94 10 20 0c 	mov  0xc, %o2
a0018c48:	c2 0e 20 15 	ldub  [ %i0 + 0x15 ], %g1
a0018c4c:	97 28 60 04 	sll  %g1, 4, %o3
a0018c50:	c2 0e 20 19 	ldub  [ %i0 + 0x19 ], %g1
a0018c54:	82 08 60 08 	and  %g1, 8, %g1
a0018c58:	82 10 40 0b 	or  %g1, %o3, %g1
a0018c5c:	82 10 60 01 	or  %g1, 1, %g1
a0018c60:	92 10 20 00 	clr  %o1
a0018c64:	c2 2e 20 19 	stb  %g1, [ %i0 + 0x19 ]
a0018c68:	7f ff 9e 28 	call  a0000508 <memset>
a0018c6c:	90 07 bf f4 	add  %fp, -12, %o0
a0018c70:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a0018c74:	82 10 62 b8 	or  %g1, 0x2b8, %g1	! a0021eb8 <changePllMode.lto_priv.667>
a0018c78:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a0018c7c:	03 28 00 62 	sethi  %hi(0xa0018800), %g1
a0018c80:	82 10 63 b0 	or  %g1, 0x3b0, %g1	! a0018bb0 <RetimerPllModeChangeHandler>
a0018c84:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a0018c88:	82 10 20 07 	mov  7, %g1
a0018c8c:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a0018c90:	82 10 20 04 	mov  4, %g1
a0018c94:	90 07 bf f4 	add  %fp, -12, %o0
a0018c98:	40 00 09 3a 	call  a001b180 <I2CD_DP159SetConfiguration.lto_priv.683>
a0018c9c:	c2 2e 20 11 	stb  %g1, [ %i0 + 0x11 ]
a0018ca0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0018ca4:	82 10 60 cc 	or  %g1, 0xcc, %g1	! a10074cc <lexTransCtx.lto_priv.665>
a0018ca8:	90 10 00 19 	mov  %i1, %o0
a0018cac:	f2 28 60 30 	stb  %i1, [ %g1 + 0x30 ]
a0018cb0:	92 10 00 1a 	mov  %i2, %o1
a0018cb4:	40 00 0a 2a 	call  a001b55c <bb_top_dpInitConfigureDpTransceiverLexA7>
a0018cb8:	f4 28 60 31 	stb  %i2, [ %g1 + 0x31 ]
a0018cbc:	90 10 20 07 	mov  7, %o0
a0018cc0:	40 00 07 7b 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018cc4:	01 00 00 00 	nop 
a0018cc8:	81 c7 e0 08 	ret 
a0018ccc:	81 e8 00 00 	restore 

a0018cd0 <TransceiverConfigCallback.lto_priv.687>:
a0018cd0:	82 0a 20 01 	and  %o0, 1, %g1
a0018cd4:	07 28 40 08 	sethi  %hi(0xa1002000), %g3
a0018cd8:	85 28 60 04 	sll  %g1, 4, %g2
a0018cdc:	88 10 e1 e4 	or  %g3, 0x1e4, %g4
a0018ce0:	c2 09 20 20 	ldub  [ %g4 + 0x20 ], %g1
a0018ce4:	82 08 7f ef 	and  %g1, -17, %g1
a0018ce8:	82 10 40 02 	or  %g1, %g2, %g1
a0018cec:	80 a2 20 00 	cmp  %o0, 0
a0018cf0:	02 80 00 04 	be  a0018d00 <TransceiverConfigCallback.lto_priv.687+0x30>
a0018cf4:	c2 29 20 20 	stb  %g1, [ %g4 + 0x20 ]
a0018cf8:	10 80 00 03 	b  a0018d04 <TransceiverConfigCallback.lto_priv.687+0x34>
a0018cfc:	90 10 20 0a 	mov  0xa, %o0
a0018d00:	90 10 20 09 	mov  9, %o0
a0018d04:	82 13 c0 00 	mov  %o7, %g1
a0018d08:	40 00 07 69 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018d0c:	9e 10 40 00 	mov  %g1, %o7

a0018d10 <LexDpFrqHandler>:
a0018d10:	9d e3 bf e0 	save  %sp, -32, %sp
a0018d14:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0018d18:	b0 17 60 cc 	or  %i5, 0xcc, %i0	! a10074cc <lexTransCtx.lto_priv.665>
a0018d1c:	7f ff c6 36 	call  a000a5f4 <DP_GetRtlValueFromBandwidth>
a0018d20:	d0 0e 20 30 	ldub  [ %i0 + 0x30 ], %o0
a0018d24:	b8 10 00 08 	mov  %o0, %i4
a0018d28:	7f ff d1 4b 	call  a000d254 <bb_top_a7_getNominalGcmFrequencyDetected>
a0018d2c:	90 10 20 01 	mov  1, %o0
a0018d30:	85 2f 20 02 	sll  %i4, 2, %g2
a0018d34:	03 28 00 80 	sethi  %hi(0xa0020000), %g1
a0018d38:	82 10 63 c0 	or  %g1, 0x3c0, %g1	! a00203c0 <sscFrqThreshold.lto_priv.666>
a0018d3c:	c2 00 40 02 	ld  [ %g1 + %g2 ], %g1
a0018d40:	80 a0 40 08 	cmp  %g1, %o0
a0018d44:	d4 0e 20 30 	ldub  [ %i0 + 0x30 ], %o2
a0018d48:	ba 60 3f ff 	subx  %g0, -1, %i5
a0018d4c:	92 10 00 08 	mov  %o0, %o1
a0018d50:	96 10 00 1d 	mov  %i5, %o3
a0018d54:	11 3e c1 d7 	sethi  %hi(0xfb075c00), %o0
a0018d58:	7f ff 9f 9b 	call  a0000bc4 <_ilog>
a0018d5c:	90 12 21 02 	or  %o0, 0x102, %o0	! fb075d02 <curr_flash_pos+0x3a6192da>
a0018d60:	fa 2e 20 1e 	stb  %i5, [ %i0 + 0x1e ]
a0018d64:	40 00 07 52 	call  a001aaac <LexLtStateSendEventWithNoData>
a0018d68:	91 e8 20 0f 	restore  %g0, 0xf, %o0

a0018d6c <AUX_LexEnableStreamExtractor.lto_priv.805>:
a0018d6c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0018d70:	c2 00 60 00 	ld  [ %g1 ], %g1
a0018d74:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a0018d78:	86 10 a0 40 	or  %g2, 0x40, %g3
a0018d7c:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a0018d80:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a0018d84:	84 11 20 80 	or  %g4, 0x80, %g2
a0018d88:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
a0018d8c:	81 c3 e0 08 	retl 
a0018d90:	01 00 00 00 	nop 

a0018d94 <AUX_LexFpsCalculateHandler.lto_priv.806>:
a0018d94:	9d e3 bf b8 	save  %sp, -72, %sp
a0018d98:	37 28 40 0b 	sethi  %hi(0xa1002c00), %i3
a0018d9c:	c2 06 e0 00 	ld  [ %i3 ], %g1
a0018da0:	fa 00 60 74 	ld  [ %g1 + 0x74 ], %i5
a0018da4:	c4 00 60 74 	ld  [ %g1 + 0x74 ], %g2
a0018da8:	86 08 bf fe 	and  %g2, -2, %g3
a0018dac:	c6 20 60 74 	st  %g3, [ %g1 + 0x74 ]
a0018db0:	b1 37 60 08 	srl  %i5, 8, %i0
a0018db4:	80 a6 20 00 	cmp  %i0, 0
a0018db8:	02 80 00 1f 	be  a0018e34 <RexSendMccsCapabilities.lto_priv.636+0x10>
a0018dbc:	96 10 00 18 	mov  %i0, %o3
a0018dc0:	94 10 20 00 	clr  %o2
a0018dc4:	90 10 20 11 	mov  0x11, %o0
a0018dc8:	13 1d 96 4b 	sethi  %hi(0x76592c00), %o1
a0018dcc:	7f ff cc 5d 	call  a000bf40 <__udivdi3>
a0018dd0:	92 12 62 00 	or  %o1, 0x200, %o1	! 76592e00 <__rex_lex_ahbram_overlay_start+0x16592e00>
a0018dd4:	11 3e 81 da 	sethi  %hi(0xfa076800), %o0
a0018dd8:	94 10 00 09 	mov  %o1, %o2
a0018ddc:	b4 10 00 09 	mov  %o1, %i2
a0018de0:	90 12 22 02 	or  %o0, 0x202, %o0
a0018de4:	7f ff 9f 78 	call  a0000bc4 <_ilog>
a0018de8:	92 10 00 18 	mov  %i0, %o1
a0018dec:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a0018df0:	b8 17 20 cc 	or  %i4, 0xcc, %i4	! a10074cc <lexTransCtx.lto_priv.665>
a0018df4:	d2 0f 20 1e 	ldub  [ %i4 + 0x1e ], %o1
a0018df8:	7f ff c7 3f 	call  a000aaf4 <Aux_GetSymbolClock>
a0018dfc:	d0 0f 20 1a 	ldub  [ %i4 + 0x1a ], %o0
a0018e00:	92 10 00 08 	mov  %o0, %o1
a0018e04:	7f ff f8 6e 	call  a0016fbc <DP_LexIsMsaValid>
a0018e08:	90 10 00 1a 	mov  %i2, %o0
a0018e0c:	80 a2 20 01 	cmp  %o0, 1
a0018e10:	02 80 01 00 	be  a0019210 <ReadEdidBlock.lto_priv.626+0x9c>
a0018e14:	d0 2f 20 19 	stb  %o0, [ %i4 + 0x19 ]
a0018e18:	80 a2 20 01 	cmp  %o0, 1
a0018e1c:	0a 80 00 08 	bcs  a0018e3c <RexSendMccsCapabilities.lto_priv.636+0x18>
a0018e20:	80 a2 20 04 	cmp  %o0, 4
a0018e24:	02 80 00 fb 	be  a0019210 <ReadEdidBlock.lto_priv.626+0x9c>
a0018e28:	80 a2 20 05 	cmp  %o0, 5
a0018e2c:	02 80 01 00 	be  a001922c <RexPmCommLinkEventHandler.lto_priv.771+0xc>
a0018e30:	01 00 00 00 	nop 
a0018e34:	81 c7 e0 08 	ret 
a0018e38:	81 e8 00 00 	restore 
a0018e3c:	c2 06 e0 00 	ld  [ %i3 ], %g1
a0018e40:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a0018e44:	17 28 40 0b 	sethi  %hi(0xa1002c00), %o3
a0018e48:	80 a1 20 00 	cmp  %g4, 0
a0018e4c:	15 00 3f ff 	sethi  %hi(0xfffc00), %o2
a0018e50:	16 80 00 53 	bge  a0018f9c <RexMccsEventHandler.lto_priv.624+0x4c>
a0018e54:	ba 12 e0 08 	or  %o3, 8, %i5
a0018e58:	f0 00 60 78 	ld  [ %g1 + 0x78 ], %i0
a0018e5c:	90 12 a3 ff 	or  %o2, 0x3ff, %o0
a0018e60:	d2 00 60 7c 	ld  [ %g1 + 0x7c ], %o1
a0018e64:	84 0e 00 08 	and  %i0, %o0, %g2
a0018e68:	c6 10 60 80 	lduh  [ %g1 + 0x80 ], %g3
a0018e6c:	c4 22 e0 08 	st  %g2, [ %o3 + 8 ]
a0018e70:	9a 0a 40 08 	and  %o1, %o0, %o5
a0018e74:	c8 10 60 82 	lduh  [ %g1 + 0x82 ], %g4
a0018e78:	d6 10 60 84 	lduh  [ %g1 + 0x84 ], %o3
a0018e7c:	d6 37 60 0c 	sth  %o3, [ %i5 + 0xc ]
a0018e80:	19 00 00 20 	sethi  %hi(0x8000), %o4
a0018e84:	d4 00 60 84 	ld  [ %g1 + 0x84 ], %o2
a0018e88:	f0 07 60 0c 	ld  [ %i5 + 0xc ], %i0
a0018e8c:	9e 0a 80 0c 	and  %o2, %o4, %o7
a0018e90:	33 3f ff df 	sethi  %hi(0xffff7c00), %i1
a0018e94:	90 16 63 ff 	or  %i1, 0x3ff, %o0	! ffff7fff <curr_flash_pos+0x3f59b5d7>
a0018e98:	84 0e 00 08 	and  %i0, %o0, %g2
a0018e9c:	92 10 80 0f 	or  %g2, %o7, %o1
a0018ea0:	d2 27 60 0c 	st  %o1, [ %i5 + 0xc ]
a0018ea4:	15 3f ff e0 	sethi  %hi(0xffff8000), %o2
a0018ea8:	da 27 60 04 	st  %o5, [ %i5 + 4 ]
a0018eac:	98 0a 40 0a 	and  %o1, %o2, %o4
a0018eb0:	da 00 60 84 	ld  [ %g1 + 0x84 ], %o5
a0018eb4:	c6 37 60 08 	sth  %g3, [ %i5 + 8 ]
a0018eb8:	07 00 00 1f 	sethi  %hi(0x7c00), %g3
a0018ebc:	c8 37 60 0a 	sth  %g4, [ %i5 + 0xa ]
a0018ec0:	96 10 e3 ff 	or  %g3, 0x3ff, %o3
a0018ec4:	88 0b 40 0b 	and  %o5, %o3, %g4
a0018ec8:	9e 13 00 04 	or  %o4, %g4, %o7
a0018ecc:	de 27 60 0c 	st  %o7, [ %i5 + 0xc ]
a0018ed0:	1b 00 00 20 	sethi  %hi(0x8000), %o5
a0018ed4:	f0 10 60 88 	lduh  [ %g1 + 0x88 ], %i0
a0018ed8:	f2 10 60 8a 	lduh  [ %g1 + 0x8a ], %i1
a0018edc:	c4 10 60 8c 	lduh  [ %g1 + 0x8c ], %g2
a0018ee0:	c4 37 60 14 	sth  %g2, [ %i5 + 0x14 ]
a0018ee4:	d2 00 60 8c 	ld  [ %g1 + 0x8c ], %o1
a0018ee8:	c6 07 60 14 	ld  [ %i5 + 0x14 ], %g3
a0018eec:	88 0a 40 0d 	and  %o1, %o5, %g4
a0018ef0:	90 08 c0 08 	and  %g3, %o0, %o0
a0018ef4:	98 12 00 04 	or  %o0, %g4, %o4
a0018ef8:	d8 27 60 14 	st  %o4, [ %i5 + 0x14 ]
a0018efc:	94 0b 00 0a 	and  %o4, %o2, %o2
a0018f00:	de 00 60 8c 	ld  [ %g1 + 0x8c ], %o7
a0018f04:	f0 37 60 10 	sth  %i0, [ %i5 + 0x10 ]
a0018f08:	b0 0b c0 0b 	and  %o7, %o3, %i0
a0018f0c:	f2 37 60 12 	sth  %i1, [ %i5 + 0x12 ]
a0018f10:	b2 12 80 18 	or  %o2, %i0, %i1
a0018f14:	f2 27 60 14 	st  %i1, [ %i5 + 0x14 ]
a0018f18:	33 1f ff d8 	sethi  %hi(0x7fff6000), %i1
a0018f1c:	c4 00 60 90 	ld  [ %g1 + 0x90 ], %g2
a0018f20:	c8 17 60 18 	lduh  [ %i5 + 0x18 ], %g4
a0018f24:	93 30 a0 0b 	srl  %g2, 0xb, %o1
a0018f28:	96 09 00 0b 	and  %g4, %o3, %o3
a0018f2c:	9a 0a 60 01 	and  %o1, 1, %o5
a0018f30:	87 2b 60 0f 	sll  %o5, 0xf, %g3
a0018f34:	90 12 c0 03 	or  %o3, %g3, %o0
a0018f38:	d0 37 60 18 	sth  %o0, [ %i5 + 0x18 ]
a0018f3c:	84 2a 00 19 	andn  %o0, %i1, %g2
a0018f40:	d8 00 60 90 	ld  [ %g1 + 0x90 ], %o4
a0018f44:	9f 33 20 09 	srl  %o4, 9, %o7
a0018f48:	b0 0b e0 03 	and  %o7, 3, %i0
a0018f4c:	95 2e 20 0d 	sll  %i0, 0xd, %o2
a0018f50:	92 10 80 0a 	or  %g2, %o2, %o1
a0018f54:	d2 37 60 18 	sth  %o1, [ %i5 + 0x18 ]
a0018f58:	11 1f ff c4 	sethi  %hi(0x7fff1000), %o0
a0018f5c:	da 00 60 90 	ld  [ %g1 + 0x90 ], %o5
a0018f60:	87 33 60 08 	srl  %o5, 8, %g3
a0018f64:	98 2a 40 08 	andn  %o1, %o0, %o4
a0018f68:	88 08 e0 01 	and  %g3, 1, %g4
a0018f6c:	97 29 20 0c 	sll  %g4, 0xc, %o3
a0018f70:	9e 13 00 0b 	or  %o4, %o3, %o7
a0018f74:	de 37 60 18 	sth  %o7, [ %i5 + 0x18 ]
a0018f78:	84 0b f0 1f 	and  %o7, -4065, %g2
a0018f7c:	f0 00 60 90 	ld  [ %g1 + 0x90 ], %i0
a0018f80:	95 2e 20 04 	sll  %i0, 4, %o2
a0018f84:	b2 0a af e0 	and  %o2, 0xfe0, %i1
a0018f88:	b2 10 80 19 	or  %g2, %i1, %i1
a0018f8c:	f2 37 60 18 	sth  %i1, [ %i5 + 0x18 ]
a0018f90:	c2 00 60 90 	ld  [ %g1 + 0x90 ], %g1
a0018f94:	10 80 00 52 	b  a00190dc <SendVcpRequest.lto_priv.628+0x28>
a0018f98:	92 0e 7f ef 	and  %i1, -17, %o1
a0018f9c:	d8 00 60 54 	ld  [ %g1 + 0x54 ], %o4
a0018fa0:	f2 00 60 58 	ld  [ %g1 + 0x58 ], %i1
a0018fa4:	c4 10 60 5c 	lduh  [ %g1 + 0x5c ], %g2
a0018fa8:	c6 10 60 5e 	lduh  [ %g1 + 0x5e ], %g3
a0018fac:	d2 10 60 60 	lduh  [ %g1 + 0x60 ], %o1
a0018fb0:	d2 37 60 0c 	sth  %o1, [ %i5 + 0xc ]
a0018fb4:	9a 12 a3 ff 	or  %o2, 0x3ff, %o5
a0018fb8:	9e 0b 00 0d 	and  %o4, %o5, %o7
a0018fbc:	de 22 e0 08 	st  %o7, [ %o3 + 8 ]
a0018fc0:	b0 0e 40 0d 	and  %i1, %o5, %i0
a0018fc4:	d0 00 60 60 	ld  [ %g1 + 0x60 ], %o0
a0018fc8:	d6 07 60 0c 	ld  [ %i5 + 0xc ], %o3
a0018fcc:	09 00 00 20 	sethi  %hi(0x8000), %g4
a0018fd0:	19 3f ff df 	sethi  %hi(0xffff7c00), %o4
a0018fd4:	94 0a 00 04 	and  %o0, %g4, %o2
a0018fd8:	9a 13 23 ff 	or  %o4, 0x3ff, %o5
a0018fdc:	9e 0a c0 0d 	and  %o3, %o5, %o7
a0018fe0:	b2 13 c0 0a 	or  %o7, %o2, %i1
a0018fe4:	f2 27 60 0c 	st  %i1, [ %i5 + 0xc ]
a0018fe8:	15 3f ff e0 	sethi  %hi(0xffff8000), %o2
a0018fec:	f0 27 60 04 	st  %i0, [ %i5 + 4 ]
a0018ff0:	f0 00 60 60 	ld  [ %g1 + 0x60 ], %i0
a0018ff4:	c4 37 60 08 	sth  %g2, [ %i5 + 8 ]
a0018ff8:	05 00 00 1f 	sethi  %hi(0x7c00), %g2
a0018ffc:	c6 37 60 0a 	sth  %g3, [ %i5 + 0xa ]
a0019000:	92 10 a3 ff 	or  %g2, 0x3ff, %o1
a0019004:	86 0e 40 0a 	and  %i1, %o2, %g3
a0019008:	90 0e 00 09 	and  %i0, %o1, %o0
a001900c:	88 10 c0 08 	or  %g3, %o0, %g4
a0019010:	c8 27 60 0c 	st  %g4, [ %i5 + 0xc ]
a0019014:	31 00 00 20 	sethi  %hi(0x8000), %i0
a0019018:	d6 10 60 64 	lduh  [ %g1 + 0x64 ], %o3
a001901c:	d8 10 60 66 	lduh  [ %g1 + 0x66 ], %o4
a0019020:	de 10 60 68 	lduh  [ %g1 + 0x68 ], %o7
a0019024:	de 37 60 14 	sth  %o7, [ %i5 + 0x14 ]
a0019028:	f2 00 60 68 	ld  [ %g1 + 0x68 ], %i1
a001902c:	d0 07 60 14 	ld  [ %i5 + 0x14 ], %o0
a0019030:	84 0e 40 18 	and  %i1, %i0, %g2
a0019034:	9a 0a 00 0d 	and  %o0, %o5, %o5
a0019038:	86 13 40 02 	or  %o5, %g2, %g3
a001903c:	c6 27 60 14 	st  %g3, [ %i5 + 0x14 ]
a0019040:	94 08 c0 0a 	and  %g3, %o2, %o2
a0019044:	c8 00 60 68 	ld  [ %g1 + 0x68 ], %g4
a0019048:	d6 37 60 10 	sth  %o3, [ %i5 + 0x10 ]
a001904c:	96 09 00 09 	and  %g4, %o1, %o3
a0019050:	d8 37 60 12 	sth  %o4, [ %i5 + 0x12 ]
a0019054:	98 12 80 0b 	or  %o2, %o3, %o4
a0019058:	d8 27 60 14 	st  %o4, [ %i5 + 0x14 ]
a001905c:	19 1f ff d8 	sethi  %hi(0x7fff6000), %o4
a0019060:	de 00 60 6c 	ld  [ %g1 + 0x6c ], %o7
a0019064:	c4 17 60 18 	lduh  [ %i5 + 0x18 ], %g2
a0019068:	b3 33 e0 0b 	srl  %o7, 0xb, %i1
a001906c:	92 08 80 09 	and  %g2, %o1, %o1
a0019070:	b0 0e 60 01 	and  %i1, 1, %i0
a0019074:	91 2e 20 0f 	sll  %i0, 0xf, %o0
a0019078:	9a 12 40 08 	or  %o1, %o0, %o5
a001907c:	da 37 60 18 	sth  %o5, [ %i5 + 0x18 ]
a0019080:	9e 2b 40 0c 	andn  %o5, %o4, %o7
a0019084:	c6 00 60 6c 	ld  [ %g1 + 0x6c ], %g3
a0019088:	89 30 e0 09 	srl  %g3, 9, %g4
a001908c:	96 09 20 03 	and  %g4, 3, %o3
a0019090:	95 2a e0 0d 	sll  %o3, 0xd, %o2
a0019094:	b2 13 c0 0a 	or  %o7, %o2, %i1
a0019098:	f2 37 60 18 	sth  %i1, [ %i5 + 0x18 ]
a001909c:	1b 1f ff c4 	sethi  %hi(0x7fff1000), %o5
a00190a0:	f0 00 60 6c 	ld  [ %g1 + 0x6c ], %i0
a00190a4:	86 2e 40 0d 	andn  %i1, %o5, %g3
a00190a8:	91 36 20 08 	srl  %i0, 8, %o0
a00190ac:	84 0a 20 01 	and  %o0, 1, %g2
a00190b0:	93 28 a0 0c 	sll  %g2, 0xc, %o1
a00190b4:	88 10 c0 09 	or  %g3, %o1, %g4
a00190b8:	c8 37 60 18 	sth  %g4, [ %i5 + 0x18 ]
a00190bc:	9e 09 30 1f 	and  %g4, -4065, %o7
a00190c0:	d6 00 60 6c 	ld  [ %g1 + 0x6c ], %o3
a00190c4:	95 2a e0 04 	sll  %o3, 4, %o2
a00190c8:	98 0a af e0 	and  %o2, 0xfe0, %o4
a00190cc:	b2 13 c0 0c 	or  %o7, %o4, %i1
a00190d0:	f2 37 60 18 	sth  %i1, [ %i5 + 0x18 ]
a00190d4:	c2 00 60 6c 	ld  [ %g1 + 0x6c ], %g1
a00190d8:	92 0e 7f ef 	and  %i1, -17, %o1
a00190dc:	82 08 60 01 	and  %g1, 1, %g1
a00190e0:	83 28 60 04 	sll  %g1, 4, %g1
a00190e4:	9a 12 40 01 	or  %o1, %g1, %o5
a00190e8:	7f ff f5 eb 	call  a0016894 <ComputeEncoderPacketLength.lto_priv.684>
a00190ec:	da 37 60 18 	sth  %o5, [ %i5 + 0x18 ]
a00190f0:	d0 37 60 1a 	sth  %o0, [ %i5 + 0x1a ]
a00190f4:	92 10 00 1d 	mov  %i5, %o1
a00190f8:	c2 06 e0 00 	ld  [ %i3 ], %g1
a00190fc:	c2 08 60 53 	ldub  [ %g1 + 0x53 ], %g1
a0019100:	c2 2f 60 1c 	stb  %g1, [ %i5 + 0x1c ]
a0019104:	94 10 20 21 	mov  0x21, %o2
a0019108:	7f ff 9c e8 	call  a00004a8 <memcpy>
a001910c:	90 07 bf df 	add  %fp, -33, %o0
a0019110:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a0019114:	c2 0f 61 9c 	ldub  [ %i5 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a0019118:	80 a0 60 00 	cmp  %g1, 0
a001911c:	02 80 00 1e 	be  a0019194 <ReadEdidBlock.lto_priv.626+0x20>
a0019120:	c6 06 e0 00 	ld  [ %i3 ], %g3
a0019124:	c2 10 e0 60 	lduh  [ %g3 + 0x60 ], %g1
a0019128:	83 28 60 10 	sll  %g1, 0x10, %g1
a001912c:	83 30 60 10 	srl  %g1, 0x10, %g1
a0019130:	80 a0 62 80 	cmp  %g1, 0x280
a0019134:	22 80 00 0b 	be,a   a0019160 <ResetNewControlValue+0x40>
a0019138:	f6 06 e0 00 	ld  [ %i3 ], %i3
a001913c:	c2 10 e0 68 	lduh  [ %g3 + 0x68 ], %g1
a0019140:	83 28 60 10 	sll  %g1, 0x10, %g1
a0019144:	83 30 60 10 	srl  %g1, 0x10, %g1
a0019148:	80 a0 61 e0 	cmp  %g1, 0x1e0
a001914c:	22 80 00 05 	be,a   a0019160 <ResetNewControlValue+0x40>
a0019150:	f6 06 e0 00 	ld  [ %i3 ], %i3
a0019154:	7f ff b8 73 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a0019158:	90 10 20 20 	mov  0x20, %o0
a001915c:	f6 06 e0 00 	ld  [ %i3 ], %i3
a0019160:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
a0019164:	82 08 60 03 	and  %g1, 3, %g1
a0019168:	80 a0 60 03 	cmp  %g1, 3
a001916c:	02 80 00 0b 	be  a0019198 <ReadEdidBlock.lto_priv.626+0x24>
a0019170:	09 28 40 08 	sethi  %hi(0xa1002000), %g4
a0019174:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
a0019178:	83 30 60 02 	srl  %g1, 2, %g1
a001917c:	82 08 60 03 	and  %g1, 3, %g1
a0019180:	80 a0 60 02 	cmp  %g1, 2
a0019184:	02 80 00 06 	be  a001919c <ReadEdidBlock.lto_priv.626+0x28>
a0019188:	94 10 20 21 	mov  0x21, %o2
a001918c:	7f ff b8 65 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a0019190:	90 10 20 02 	mov  2, %o0
a0019194:	09 28 40 08 	sethi  %hi(0xa1002000), %g4
a0019198:	94 10 20 21 	mov  0x21, %o2
a001919c:	92 07 bf df 	add  %fp, -33, %o1
a00191a0:	7f ff 9c c2 	call  a00004a8 <memcpy>
a00191a4:	90 11 22 0c 	or  %g4, 0x20c, %o0
a00191a8:	d6 0f 20 1a 	ldub  [ %i4 + 0x1a ], %o3
a00191ac:	91 36 a0 18 	srl  %i2, 0x18, %o0
a00191b0:	99 36 a0 10 	srl  %i2, 0x10, %o4
a00191b4:	f8 0f 20 1b 	ldub  [ %i4 + 0x1b ], %i4
a00191b8:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a00191bc:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a00191c0:	b1 36 a0 08 	srl  %i2, 8, %i0
a00191c4:	f4 28 60 48 	stb  %i2, [ %g1 + 0x48 ]
a00191c8:	b4 00 60 24 	add  %g1, 0x24, %i2
a00191cc:	d6 28 60 24 	stb  %o3, [ %g1 + 0x24 ]
a00191d0:	f8 28 60 25 	stb  %i4, [ %g1 + 0x25 ]
a00191d4:	d0 28 60 45 	stb  %o0, [ %g1 + 0x45 ]
a00191d8:	d8 28 60 46 	stb  %o4, [ %g1 + 0x46 ]
a00191dc:	f0 28 60 47 	stb  %i0, [ %g1 + 0x47 ]
a00191e0:	7f ff f8 5f 	call  a001735c <DP_LexVideoInfo>
a00191e4:	f4 20 60 4c 	st  %i2, [ %g1 + 0x4c ]
a00191e8:	c2 0f 61 9c 	ldub  [ %i5 + 0x19c ], %g1
a00191ec:	80 a0 60 00 	cmp  %g1, 0
a00191f0:	02 80 00 05 	be  a0019204 <ReadEdidBlock.lto_priv.626+0x90>
a00191f4:	1f 28 40 08 	sethi  %hi(0xa1002000), %o7
a00191f8:	7f ff b8 3d 	call  a00072ec <TEST_PrintTestVariables>
a00191fc:	01 00 00 00 	nop 
a0019200:	1f 28 40 08 	sethi  %hi(0xa1002000), %o7
a0019204:	90 10 20 0d 	mov  0xd, %o0
a0019208:	10 80 00 05 	b  a001921c <ReadEdidBlock.lto_priv.626+0xa8>
a001920c:	92 13 e2 30 	or  %o7, 0x230, %o1
a0019210:	15 28 40 1d 	sethi  %hi(0xa1007400), %o2
a0019214:	90 10 20 0e 	mov  0xe, %o0
a0019218:	92 12 a0 e5 	or  %o2, 0xe5, %o1
a001921c:	7f ff fb 3b 	call  a0017f08 <LexPmStateSendEventWithData>
a0019220:	01 00 00 00 	nop 
a0019224:	81 c7 e0 08 	ret 
a0019228:	81 e8 00 00 	restore 
a001922c:	40 00 08 b4 	call  a001b4fc <AUX_LexAttemptErrorRecovery.constprop.62>
a0019230:	01 00 00 00 	nop 
a0019234:	81 c7 e0 08 	ret 
a0019238:	81 e8 00 00 	restore 

a001923c <AUX_LexHpdDownTime.lto_priv.807>:
a001923c:	90 10 20 15 	mov  0x15, %o0
a0019240:	82 13 c0 00 	mov  %o7, %g1
a0019244:	40 00 06 1a 	call  a001aaac <LexLtStateSendEventWithNoData>
a0019248:	9e 10 40 00 	mov  %g1, %o7

a001924c <AUX_LexHasCR.lto_priv.698>:
a001924c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0019250:	c2 00 63 6c 	ld  [ %g1 + 0x36c ], %g1	! a100636c <gtp.lto_priv.288>
a0019254:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a0019258:	80 88 61 00 	btst  0x100, %g1
a001925c:	02 80 00 06 	be  a0019274 <AUX_LexHasCR.lto_priv.698+0x28>
a0019260:	90 10 20 00 	clr  %o0
a0019264:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019268:	d0 00 62 04 	ld  [ %g1 + 0x204 ], %o0	! a1002204 <lexTransInitCtx.lto_priv.597+0x20>
a001926c:	85 32 20 1e 	srl  %o0, 0x1e, %g2
a0019270:	90 08 a0 01 	and  %g2, 1, %o0
a0019274:	81 c3 e0 08 	retl 
a0019278:	01 00 00 00 	nop 

a001927c <AUX_LexStartChannelEQ.lto_priv.700>:
a001927c:	9d e3 bf d0 	save  %sp, -48, %sp
a0019280:	94 10 20 0c 	mov  0xc, %o2
a0019284:	92 10 20 00 	clr  %o1
a0019288:	7f ff 9c a0 	call  a0000508 <memset>
a001928c:	90 07 bf f4 	add  %fp, -12, %o0
a0019290:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a0019294:	82 10 62 f0 	or  %g1, 0x2f0, %g1	! a0021ef0 <resetRxLane.lto_priv.664>
a0019298:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a001929c:	82 10 20 02 	mov  2, %g1
a00192a0:	84 10 20 07 	mov  7, %g2
a00192a4:	90 07 bf f4 	add  %fp, -12, %o0
a00192a8:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a00192ac:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00192b0:	40 00 07 b4 	call  a001b180 <I2CD_DP159SetConfiguration.lto_priv.683>
a00192b4:	c4 28 62 31 	stb  %g2, [ %g1 + 0x231 ]	! a1007231 <dp130ApiCtx+0x11>
a00192b8:	7f ff f5 0a 	call  a00166e0 <DP_LexClearAutoFrqDet>
a00192bc:	01 00 00 00 	nop 
a00192c0:	c2 17 bf f4 	lduh  [ %fp + -12 ], %g1
a00192c4:	82 10 7f fc 	or  %g1, -4, %g1
a00192c8:	c2 37 bf f4 	sth  %g1, [ %fp + -12 ]
a00192cc:	82 10 20 01 	mov  1, %g1
a00192d0:	13 28 00 63 	sethi  %hi(0xa0018c00), %o1
a00192d4:	c2 2f bf f6 	stb  %g1, [ %fp + -10 ]
a00192d8:	92 12 61 10 	or  %o1, 0x110, %o1
a00192dc:	7f ff b0 35 	call  a00053b0 <bb_top_a7_getDpFreq>
a00192e0:	90 07 bf f4 	add  %fp, -12, %o0
a00192e4:	81 c7 e0 08 	ret 
a00192e8:	81 e8 00 00 	restore 

a00192ec <LexLinkBwSetWriteHandler>:
a00192ec:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00192f0:	81 c3 e0 08 	retl 
a00192f4:	d2 28 60 e6 	stb  %o1, [ %g1 + 0xe6 ]	! a10074e6 <lexTransCtx.lto_priv.665+0x1a>

a00192f8 <LexLaneCountSetWriteHandler>:
a00192f8:	84 0a 60 1f 	and  %o1, 0x1f, %g2
a00192fc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019300:	93 32 60 07 	srl  %o1, 7, %o1
a0019304:	82 10 60 cc 	or  %g1, 0xcc, %g1
a0019308:	c4 28 60 1b 	stb  %g2, [ %g1 + 0x1b ]
a001930c:	81 c3 e0 08 	retl 
a0019310:	d2 28 60 1d 	stb  %o1, [ %g1 + 0x1d ]

a0019314 <LexTrPatternSetWriteHandler>:
a0019314:	9d e3 bf d0 	save  %sp, -48, %sp
a0019318:	7f ff ab c3 	call  a0004224 <bb_top_IsDeviceLex>
a001931c:	01 00 00 00 	nop 
a0019320:	80 a2 20 00 	cmp  %o0, 0
a0019324:	02 80 00 06 	be  a001933c <RexVideoStartTimerHandler.lto_priv.782+0x14>
a0019328:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001932c:	c4 00 60 00 	ld  [ %g1 ], %g2
a0019330:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a0019334:	82 10 60 20 	or  %g1, 0x20, %g1
a0019338:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
a001933c:	92 10 00 19 	mov  %i1, %o1
a0019340:	94 10 20 01 	mov  1, %o2
a0019344:	7f ff fa 84 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a0019348:	90 10 21 02 	mov  0x102, %o0
a001934c:	82 0e 60 03 	and  %i1, 3, %g1
a0019350:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0019354:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a0019358:	ba 17 60 cc 	or  %i5, 0xcc, %i5
a001935c:	b8 17 21 e4 	or  %i4, 0x1e4, %i4
a0019360:	c2 2f 60 1c 	stb  %g1, [ %i5 + 0x1c ]
a0019364:	b3 36 60 06 	srl  %i1, 6, %i1
a0019368:	94 10 20 05 	mov  5, %o2
a001936c:	f2 2f 20 05 	stb  %i1, [ %i4 + 5 ]
a0019370:	92 07 60 1a 	add  %i5, 0x1a, %o1
a0019374:	7f ff a7 c4 	call  a0003284 <memeq>
a0019378:	90 10 00 1c 	mov  %i4, %o0
a001937c:	80 a2 20 00 	cmp  %o0, 0
a0019380:	12 80 00 40 	bne  a0019480 <RexSinkCountHandler+0x18>
a0019384:	94 10 20 05 	mov  5, %o2
a0019388:	92 07 60 1a 	add  %i5, 0x1a, %o1
a001938c:	7f ff 9c 47 	call  a00004a8 <memcpy>
a0019390:	90 10 00 1c 	mov  %i4, %o0
a0019394:	d0 0f 60 1c 	ldub  [ %i5 + 0x1c ], %o0
a0019398:	80 a2 20 00 	cmp  %o0, 0
a001939c:	12 80 00 08 	bne  a00193bc <RexResetCountTimerHandler.lto_priv.787+0x7c>
a00193a0:	82 10 20 00 	clr  %g1
a00193a4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a00193a8:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a00193ac:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
a00193b0:	83 30 60 0e 	srl  %g1, 0xe, %g1
a00193b4:	82 08 60 01 	and  %g1, 1, %g1
a00193b8:	82 18 60 01 	xor  %g1, 1, %g1
a00193bc:	07 28 40 0b 	sethi  %hi(0xa1002c00), %g3
a00193c0:	c8 00 e0 00 	ld  [ %g3 ], %g4
a00193c4:	d2 01 20 48 	ld  [ %g4 + 0x48 ], %o1
a00193c8:	94 0a 7f fe 	and  %o1, -2, %o2
a00193cc:	82 12 80 01 	or  %o2, %g1, %g1
a00193d0:	c2 21 20 48 	st  %g1, [ %g4 + 0x48 ]
a00193d4:	80 a2 20 01 	cmp  %o0, 1
a00193d8:	22 80 00 1b 	be,a   a0019444 <RexPowerSetAndSinkCount.lto_priv.638+0x4>
a00193dc:	c2 0f 60 28 	ldub  [ %i5 + 0x28 ], %g1
a00193e0:	0a 80 00 26 	bcs  a0019478 <RexSinkCountHandler+0x10>
a00193e4:	80 a2 20 03 	cmp  %o0, 3
a00193e8:	18 80 00 24 	bgu  a0019478 <RexSinkCountHandler+0x10>
a00193ec:	17 3e 44 86 	sethi  %hi(0xf9121800), %o3
a00193f0:	92 10 20 04 	mov  4, %o1
a00193f4:	7f ff 9d f4 	call  a0000bc4 <_ilog>
a00193f8:	90 12 e2 01 	or  %o3, 0x201, %o0
a00193fc:	94 10 20 0c 	mov  0xc, %o2
a0019400:	92 10 20 00 	clr  %o1
a0019404:	7f ff 9c 41 	call  a0000508 <memset>
a0019408:	90 07 bf f4 	add  %fp, -12, %o0
a001940c:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a0019410:	82 10 63 00 	or  %g1, 0x300, %g1	! a0021f00 <tps23IrqSteps.lto_priv.692>
a0019414:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a0019418:	03 28 00 74 	sethi  %hi(0xa001d000), %g1
a001941c:	82 10 61 4c 	or  %g1, 0x14c, %g1	! a001d14c <linkTrainingTPS23callback.lto_priv.691>
a0019420:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a0019424:	82 10 20 02 	mov  2, %g1
a0019428:	98 10 20 06 	mov  6, %o4
a001942c:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a0019430:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0019434:	90 07 bf f4 	add  %fp, -12, %o0
a0019438:	40 00 07 52 	call  a001b180 <I2CD_DP159SetConfiguration.lto_priv.683>
a001943c:	d8 28 62 31 	stb  %o4, [ %g1 + 0x231 ]
a0019440:	30 80 00 0e 	b,a   a0019478 <RexSinkCountHandler+0x10>
a0019444:	80 a0 60 0d 	cmp  %g1, 0xd
a0019448:	12 80 00 04 	bne  a0019458 <RexPowerSetAndSinkCount.lto_priv.638+0x18>
a001944c:	01 00 00 00 	nop 
a0019450:	40 00 02 5f 	call  a0019dcc <AUX_MakeSettingUnsupported>
a0019454:	01 00 00 00 	nop 
a0019458:	40 00 05 95 	call  a001aaac <LexLtStateSendEventWithNoData>
a001945c:	90 10 20 05 	mov  5, %o0	! 5 <__lex_srodata_size+0x5>
a0019460:	1b 3e c1 d3 	sethi  %hi(0xfb074c00), %o5
a0019464:	d6 0f 60 1d 	ldub  [ %i5 + 0x1d ], %o3
a0019468:	d4 0f 60 1b 	ldub  [ %i5 + 0x1b ], %o2
a001946c:	d2 0f 60 1a 	ldub  [ %i5 + 0x1a ], %o1
a0019470:	7f ff 9d d5 	call  a0000bc4 <_ilog>
a0019474:	90 13 62 02 	or  %o5, 0x202, %o0
a0019478:	7f ff c4 ca 	call  a000a7a0 <DP_SetTrainingPatternSequence>
a001947c:	d0 0f 60 1c 	ldub  [ %i5 + 0x1c ], %o0
a0019480:	81 c7 e0 08 	ret 
a0019484:	81 e8 00 00 	restore 

a0019488 <LexTrLaneXSetWriteHandler>:
a0019488:	9d e3 bf e0 	save  %sp, -32, %sp
a001948c:	fa 06 00 00 	ld  [ %i0 ], %i5
a0019490:	82 07 7f fd 	add  %i5, -3, %g1
a0019494:	84 0e 60 03 	and  %i1, 3, %g2
a0019498:	b0 08 60 ff 	and  %g1, 0xff, %i0
a001949c:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a00194a0:	b3 36 60 03 	srl  %i1, 3, %i1
a00194a4:	ba 17 21 e4 	or  %i4, 0x1e4, %i5
a00194a8:	86 0e 60 03 	and  %i1, 3, %g3
a00194ac:	82 07 40 18 	add  %i5, %i0, %g1
a00194b0:	f6 08 60 18 	ldub  [ %g1 + 0x18 ], %i3
a00194b4:	c4 28 60 14 	stb  %g2, [ %g1 + 0x14 ]
a00194b8:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a00194bc:	c6 28 60 18 	stb  %g3, [ %g1 + 0x18 ]
a00194c0:	90 11 20 cc 	or  %g4, 0xcc, %o0
a00194c4:	c2 0a 20 1b 	ldub  [ %o0 + 0x1b ], %g1
a00194c8:	80 a0 60 02 	cmp  %g1, 2
a00194cc:	18 80 00 07 	bgu  a00194e8 <LexTrLaneXSetWriteHandler+0x60>
a00194d0:	b4 10 00 08 	mov  %o0, %i2
a00194d4:	94 06 20 01 	add  %i0, 1, %o2
a00194d8:	82 1a 80 01 	xor  %o2, %g1, %g1
a00194dc:	80 a0 00 01 	cmp  %g0, %g1
a00194e0:	10 80 00 09 	b  a0019504 <RexSendBlackVideo.lto_priv.635+0x14>
a00194e4:	82 60 3f ff 	subx  %g0, -1, %g1
a00194e8:	82 18 60 04 	xor  %g1, 4, %g1
a00194ec:	80 a0 00 01 	cmp  %g0, %g1
a00194f0:	82 1e 20 03 	xor  %i0, 3, %g1
a00194f4:	92 60 3f ff 	subx  %g0, -1, %o1
a00194f8:	80 a0 00 01 	cmp  %g0, %g1
a00194fc:	82 60 3f ff 	subx  %g0, -1, %g1
a0019500:	82 0a 40 01 	and  %o1, %g1, %g1
a0019504:	80 a0 60 00 	cmp  %g1, 0
a0019508:	02 80 00 20 	be  a0019588 <RexUpdateAUXandDpStreamParams.lto_priv.637+0x68>
a001950c:	01 00 00 00 	nop 
a0019510:	c2 0f 60 09 	ldub  [ %i5 + 9 ], %g1
a0019514:	80 a0 60 00 	cmp  %g1, 0
a0019518:	02 80 00 11 	be  a001955c <RexUpdateAUXandDpStreamParams.lto_priv.637+0x3c>
a001951c:	98 07 40 18 	add  %i5, %i0, %o4
a0019520:	c0 2f 60 09 	clrb  [ %i5 + 9 ]
a0019524:	c2 0e a0 28 	ldub  [ %i2 + 0x28 ], %g1
a0019528:	80 a0 60 07 	cmp  %g1, 7
a001952c:	12 80 00 06 	bne  a0019544 <RexUpdateAUXandDpStreamParams.lto_priv.637+0x24>
a0019530:	80 a0 60 08 	cmp  %g1, 8
a0019534:	7f ff f3 31 	call  a00161f8 <I2CD_linkTrainingPollForPllLock.constprop.154>
a0019538:	01 00 00 00 	nop 
a001953c:	10 80 00 08 	b  a001955c <RexUpdateAUXandDpStreamParams.lto_priv.637+0x3c>
a0019540:	98 07 40 18 	add  %i5, %i0, %o4
a0019544:	12 80 00 06 	bne  a001955c <RexUpdateAUXandDpStreamParams.lto_priv.637+0x3c>
a0019548:	98 07 40 18 	add  %i5, %i0, %o4
a001954c:	17 28 00 63 	sethi  %hi(0xa0018c00), %o3
a0019550:	40 00 08 2a 	call  a001b5f8 <bb_top_dpConfigureDpTransceiverLexA7>
a0019554:	90 12 e0 d0 	or  %o3, 0xd0, %o0	! a0018cd0 <TransceiverConfigCallback.lto_priv.687>
a0019558:	98 07 40 18 	add  %i5, %i0, %o4
a001955c:	c2 0b 20 18 	ldub  [ %o4 + 0x18 ], %g1
a0019560:	9a 0e e0 ff 	and  %i3, 0xff, %o5
a0019564:	80 a3 40 01 	cmp  %o5, %g1
a0019568:	02 80 00 08 	be  a0019588 <RexUpdateAUXandDpStreamParams.lto_priv.637+0x68>
a001956c:	01 00 00 00 	nop 
a0019570:	d2 0e a0 1c 	ldub  [ %i2 + 0x1c ], %o1
a0019574:	7f ff f6 02 	call  a0016d7c <DP_EnableLaneAligner>
a0019578:	90 10 20 00 	clr  %o0
a001957c:	f2 0e a0 1c 	ldub  [ %i2 + 0x1c ], %i1
a0019580:	7f ff f5 ff 	call  a0016d7c <DP_EnableLaneAligner>
a0019584:	91 e8 20 01 	restore  %g0, 1, %o0
a0019588:	81 c7 e0 08 	ret 
a001958c:	81 e8 00 00 	restore 

a0019590 <LexPowerSaveWriteHandler>:
a0019590:	9d e3 bf e0 	save  %sp, -32, %sp
a0019594:	94 10 20 01 	mov  1, %o2
a0019598:	92 10 00 19 	mov  %i1, %o1
a001959c:	7f ff f9 ee 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a00195a0:	90 10 26 00 	mov  0x600, %o0
a00195a4:	40 00 09 27 	call  a001ba40 <DP_Lex_StartRexPowerDownTimer>
a00195a8:	81 e8 00 00 	restore 

a00195ac <LexLinkBwSetReadHandler>:
a00195ac:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00195b0:	c4 08 60 e6 	ldub  [ %g1 + 0xe6 ], %g2	! a10074e6 <lexTransCtx.lto_priv.665+0x1a>
a00195b4:	80 88 a0 ff 	btst  0xff, %g2
a00195b8:	02 80 00 03 	be  a00195c4 <LexLinkBwSetReadHandler+0x18>
a00195bc:	82 10 20 06 	mov  6, %g1
a00195c0:	82 10 00 02 	mov  %g2, %g1
a00195c4:	c2 2a 40 00 	stb  %g1, [ %o1 ]
a00195c8:	81 c3 e0 08 	retl 
a00195cc:	90 10 20 00 	clr  %o0

a00195d0 <LexLaneCountSetReadHandler>:
a00195d0:	9d e3 bf e0 	save  %sp, -32, %sp
a00195d4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00195d8:	82 10 60 cc 	or  %g1, 0xcc, %g1	! a10074cc <lexTransCtx.lto_priv.665>
a00195dc:	d0 08 60 1b 	ldub  [ %g1 + 0x1b ], %o0
a00195e0:	80 8a 20 ff 	btst  0xff, %o0
a00195e4:	12 80 00 05 	bne  a00195f8 <LexLaneCountSetReadHandler+0x28>
a00195e8:	ba 10 00 01 	mov  %g1, %i5
a00195ec:	7f ff f9 ec 	call  a0017d9c <DPCD_DpcdRegisterRead>
a00195f0:	90 10 20 02 	mov  2, %o0
a00195f4:	90 0a 20 1f 	and  %o0, 0x1f, %o0
a00195f8:	d0 2e 40 00 	stb  %o0, [ %i1 ]
a00195fc:	c2 0f 60 1d 	ldub  [ %i5 + 0x1d ], %g1
a0019600:	83 28 60 07 	sll  %g1, 7, %g1
a0019604:	84 10 40 08 	or  %g1, %o0, %g2
a0019608:	c4 2e 40 00 	stb  %g2, [ %i1 ]
a001960c:	81 c7 e0 08 	ret 
a0019610:	91 e8 20 00 	restore  %g0, 0, %o0

a0019614 <LexTrLaneXSetReadHandler>:
a0019614:	c2 02 00 00 	ld  [ %o0 ], %g1
a0019618:	82 00 7f fd 	add  %g1, -3, %g1
a001961c:	84 08 60 ff 	and  %g1, 0xff, %g2
a0019620:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019624:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a0019628:	82 00 40 02 	add  %g1, %g2, %g1
a001962c:	c6 08 60 18 	ldub  [ %g1 + 0x18 ], %g3
a0019630:	c2 08 60 14 	ldub  [ %g1 + 0x14 ], %g1
a0019634:	89 28 e0 03 	sll  %g3, 3, %g4
a0019638:	90 10 20 00 	clr  %o0
a001963c:	82 11 00 01 	or  %g4, %g1, %g1
a0019640:	81 c3 e0 08 	retl 
a0019644:	c2 2a 40 00 	stb  %g1, [ %o1 ]

a0019648 <LexLaneXYStatusReadHandler>:
a0019648:	9d e3 bf e0 	save  %sp, -32, %sp
a001964c:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0019650:	b4 17 60 cc 	or  %i5, 0xcc, %i2	! a10074cc <lexTransCtx.lto_priv.665>
a0019654:	c2 0e a0 28 	ldub  [ %i2 + 0x28 ], %g1
a0019658:	80 a0 60 05 	cmp  %g1, 5
a001965c:	18 80 00 04 	bgu  a001966c <LexLaneXYStatusReadHandler+0x24>
a0019660:	80 a0 60 09 	cmp  %g1, 9
a0019664:	10 80 00 59 	b  a00197c8 <LexLaneXYStatusReadHandler+0x180>
a0019668:	c0 2e 40 00 	clrb  [ %i1 ]
a001966c:	21 28 40 08 	sethi  %hi(0xa1002000), %l0
a0019670:	a0 14 21 e4 	or  %l0, 0x1e4, %l0	! a10021e4 <lexTransInitCtx.lto_priv.597>
a0019674:	c4 0c 20 09 	ldub  [ %l0 + 9 ], %g2
a0019678:	82 40 20 00 	addx  %g0, 0, %g1
a001967c:	80 a0 80 01 	cmp  %g2, %g1
a0019680:	1a 80 00 0b 	bcc  a00196ac <LexLaneXYStatusReadHandler+0x64>
a0019684:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0019688:	c2 00 62 c8 	ld  [ %g1 + 0x2c8 ], %g1	! a1002ec8 <aux.lto_priv.579>
a001968c:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0019690:	83 30 60 18 	srl  %g1, 0x18, %g1
a0019694:	82 08 60 0f 	and  %g1, 0xf, %g1
a0019698:	80 a0 60 03 	cmp  %g1, 3
a001969c:	08 80 00 4c 	bleu  a00197cc <LexLaneXYStatusReadHandler+0x184>
a00196a0:	b0 10 20 01 	mov  1, %i0
a00196a4:	10 80 00 49 	b  a00197c8 <LexLaneXYStatusReadHandler+0x180>
a00196a8:	c0 2e 40 00 	clrb  [ %i1 ]
a00196ac:	7f ff fe e8 	call  a001924c <AUX_LexHasCR.lto_priv.698>
a00196b0:	b8 10 20 00 	clr  %i4
a00196b4:	80 a2 20 00 	cmp  %o0, 0
a00196b8:	02 80 00 08 	be  a00196d8 <LexLaneXYStatusReadHandler+0x90>
a00196bc:	01 00 00 00 	nop 
a00196c0:	c2 0e a0 28 	ldub  [ %i2 + 0x28 ], %g1
a00196c4:	80 a0 60 09 	cmp  %g1, 9
a00196c8:	18 80 00 03 	bgu  a00196d4 <LexLaneXYStatusReadHandler+0x8c>
a00196cc:	86 10 20 01 	mov  1, %g3
a00196d0:	86 10 20 00 	clr  %g3
a00196d4:	b8 10 00 03 	mov  %g3, %i4
a00196d8:	40 00 08 0d 	call  a001b70c <bb_top_dpGotSymbolLockA7>
a00196dc:	d0 0e a0 1b 	ldub  [ %i2 + 0x1b ], %o0
a00196e0:	80 a2 20 00 	cmp  %o0, 0
a00196e4:	02 80 00 06 	be  a00196fc <LexLaneXYStatusReadHandler+0xb4>
a00196e8:	92 10 20 00 	clr  %o1
a00196ec:	c2 0e a0 1c 	ldub  [ %i2 + 0x1c ], %g1
a00196f0:	82 18 60 01 	xor  %g1, 1, %g1
a00196f4:	80 a0 00 01 	cmp  %g0, %g1
a00196f8:	92 40 20 00 	addx  %g0, 0, %o1
a00196fc:	f6 0e a0 1b 	ldub  [ %i2 + 0x1b ], %i3
a0019700:	80 a6 e0 02 	cmp  %i3, 2
a0019704:	18 80 00 04 	bgu  a0019714 <LexLaneXYStatusReadHandler+0xcc>
a0019708:	c8 06 00 00 	ld  [ %i0 ], %g4
a001970c:	10 80 00 06 	b  a0019724 <LexLaneXYStatusReadHandler+0xdc>
a0019710:	82 19 22 02 	xor  %g4, 0x202, %g1
a0019714:	80 a6 e0 04 	cmp  %i3, 4
a0019718:	12 80 00 05 	bne  a001972c <LexLaneXYStatusReadHandler+0xe4>
a001971c:	90 10 20 00 	clr  %o0
a0019720:	82 19 22 03 	xor  %g4, 0x203, %g1
a0019724:	80 a0 00 01 	cmp  %g0, %g1
a0019728:	90 60 3f ff 	subx  %g0, -1, %o0
a001972c:	83 2a 60 01 	sll  %o1, 1, %g1
a0019730:	95 2a 60 02 	sll  %o1, 2, %o2
a0019734:	80 a1 22 02 	cmp  %g4, 0x202
a0019738:	82 10 40 0a 	or  %g1, %o2, %g1
a001973c:	12 80 00 06 	bne  a0019754 <LexLaneXYStatusReadHandler+0x10c>
a0019740:	82 10 40 1c 	or  %g1, %i4, %g1
a0019744:	80 a6 e0 01 	cmp  %i3, 1
a0019748:	18 80 00 0a 	bgu  a0019770 <LexLaneXYStatusReadHandler+0x128>
a001974c:	97 28 60 18 	sll  %g1, 0x18, %o3
a0019750:	30 80 00 0b 	b,a   a001977c <LexLaneXYStatusReadHandler+0x134>
a0019754:	80 a1 22 03 	cmp  %g4, 0x203
a0019758:	12 80 00 09 	bne  a001977c <LexLaneXYStatusReadHandler+0x134>
a001975c:	80 a6 e0 01 	cmp  %i3, 1
a0019760:	80 a6 e0 04 	cmp  %i3, 4
a0019764:	12 80 00 0b 	bne  a0019790 <LexLaneXYStatusReadHandler+0x148>
a0019768:	b0 10 20 00 	clr  %i0
a001976c:	97 28 60 18 	sll  %g1, 0x18, %o3
a0019770:	99 3a e0 14 	sra  %o3, 0x14, %o4
a0019774:	10 80 00 07 	b  a0019790 <LexLaneXYStatusReadHandler+0x148>
a0019778:	b0 10 40 0c 	or  %g1, %o4, %i0
a001977c:	12 80 00 04 	bne  a001978c <LexLaneXYStatusReadHandler+0x144>
a0019780:	80 a1 22 02 	cmp  %g4, 0x202
a0019784:	02 80 00 03 	be  a0019790 <LexLaneXYStatusReadHandler+0x148>
a0019788:	b0 10 00 01 	mov  %g1, %i0
a001978c:	b0 10 20 00 	clr  %i0
a0019790:	da 0c 20 1c 	ldub  [ %l0 + 0x1c ], %o5
a0019794:	82 0e 20 ff 	and  %i0, 0xff, %g1
a0019798:	80 a3 40 01 	cmp  %o5, %g1
a001979c:	02 80 00 04 	be  a00197ac <LexLaneXYStatusReadHandler+0x164>
a00197a0:	82 10 20 01 	mov  1, %g1
a00197a4:	f0 2c 20 1c 	stb  %i0, [ %l0 + 0x1c ]
a00197a8:	c2 2c 20 1d 	stb  %g1, [ %l0 + 0x1d ]
a00197ac:	9e 0f 00 09 	and  %i4, %o1, %o7
a00197b0:	80 8a 00 0f 	btst  %o0, %o7
a00197b4:	22 80 00 05 	be,a   a00197c8 <LexLaneXYStatusReadHandler+0x180>
a00197b8:	f0 2e 40 00 	stb  %i0, [ %i1 ]
a00197bc:	40 00 04 bc 	call  a001aaac <LexLtStateSendEventWithNoData>
a00197c0:	90 10 20 0e 	mov  0xe, %o0
a00197c4:	f0 2e 40 00 	stb  %i0, [ %i1 ]
a00197c8:	b0 10 20 00 	clr  %i0
a00197cc:	81 c7 e0 08 	ret 
a00197d0:	81 e8 00 00 	restore 

a00197d4 <LexLaneAlignReadHandler>:
a00197d4:	9d e3 bf e0 	save  %sp, -32, %sp
a00197d8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a00197dc:	c2 08 60 f4 	ldub  [ %g1 + 0xf4 ], %g1	! a10074f4 <lexTransCtx.lto_priv.665+0x28>
a00197e0:	84 00 7f fa 	add  %g1, -6, %g2
a00197e4:	86 08 a0 ff 	and  %g2, 0xff, %g3
a00197e8:	80 a0 e0 02 	cmp  %g3, 2
a00197ec:	18 80 00 11 	bgu  a0019830 <RexDP130InitCallback.lto_priv.640+0x1c>
a00197f0:	82 08 60 ff 	and  %g1, 0xff, %g1
a00197f4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a00197f8:	c2 00 62 c8 	ld  [ %g1 + 0x2c8 ], %g1	! a1002ec8 <aux.lto_priv.579>
a00197fc:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0019800:	83 30 60 18 	srl  %g1, 0x18, %g1
a0019804:	82 08 60 0f 	and  %g1, 0xf, %g1
a0019808:	80 a0 60 03 	cmp  %g1, 3
a001980c:	18 80 00 06 	bgu  a0019824 <RexDP130InitCallback.lto_priv.640+0x10>
a0019810:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019814:	c2 08 61 ed 	ldub  [ %g1 + 0x1ed ], %g1	! a10021ed <lexTransInitCtx.lto_priv.597+0x9>
a0019818:	80 a0 60 00 	cmp  %g1, 0
a001981c:	02 80 00 3e 	be  a0019914 <EdidReplyHandler+0xb0>
a0019820:	b0 10 20 01 	mov  1, %i0
a0019824:	c0 2e 40 00 	clrb  [ %i1 ]
a0019828:	81 c7 e0 08 	ret 
a001982c:	91 e8 20 00 	restore  %g0, 0, %o0
a0019830:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a0019834:	80 a0 60 0d 	cmp  %g1, 0xd
a0019838:	12 80 00 20 	bne  a00198b8 <EdidReplyHandler+0x54>
a001983c:	ba 17 61 e4 	or  %i5, 0x1e4, %i5
a0019840:	d0 0f 60 18 	ldub  [ %i5 + 0x18 ], %o0
a0019844:	80 a2 20 02 	cmp  %o0, 2
a0019848:	02 80 00 0d 	be  a001987c <EdidReplyHandler+0x18>
a001984c:	c2 0f 60 14 	ldub  [ %i5 + 0x14 ], %g1
a0019850:	92 08 60 ff 	and  %g1, 0xff, %o1
a0019854:	17 28 40 1d 	sethi  %hi(0xa1007400), %o3
a0019858:	89 2a 60 01 	sll  %o1, 1, %g4
a001985c:	98 12 e3 69 	or  %o3, 0x369, %o4
a0019860:	94 01 00 09 	add  %g4, %o1, %o2
a0019864:	9a 03 00 0a 	add  %o4, %o2, %o5
a0019868:	9e 03 40 08 	add  %o5, %o0, %o7
a001986c:	f0 0b e0 01 	ldub  [ %o7 + 1 ], %i0
a0019870:	80 a6 20 00 	cmp  %i0, 0
a0019874:	02 80 00 30 	be  a0019934 <EdidReplyHandler+0xd0>
a0019878:	80 a2 20 02 	cmp  %o0, 2
a001987c:	12 80 00 28 	bne  a001991c <EdidReplyHandler+0xb8>
a0019880:	82 08 60 ff 	and  %g1, 0xff, %g1
a0019884:	80 a0 60 02 	cmp  %g1, 2
a0019888:	02 80 00 25 	be  a001991c <EdidReplyHandler+0xb8>
a001988c:	82 00 60 01 	inc  %g1
a0019890:	05 28 40 1d 	sethi  %hi(0xa1007400), %g2
a0019894:	b9 28 60 01 	sll  %g1, 1, %i4
a0019898:	86 10 a3 69 	or  %g2, 0x369, %g3
a001989c:	82 07 00 01 	add  %i4, %g1, %g1
a00198a0:	c2 08 c0 01 	ldub  [ %g3 + %g1 ], %g1
a00198a4:	80 a0 60 00 	cmp  %g1, 0
a00198a8:	02 80 00 23 	be  a0019934 <EdidReplyHandler+0xd0>
a00198ac:	82 10 20 01 	mov  1, %g1
a00198b0:	10 80 00 1d 	b  a0019924 <EdidReplyHandler+0xc0>
a00198b4:	90 10 20 0b 	mov  0xb, %o0
a00198b8:	80 a0 60 0e 	cmp  %g1, 0xe
a00198bc:	02 80 00 04 	be  a00198cc <EdidReplyHandler+0x68>
a00198c0:	01 00 00 00 	nop 
a00198c4:	10 80 00 04 	b  a00198d4 <EdidReplyHandler+0x70>
a00198c8:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a00198cc:	7f ff f5 37 	call  a0016da8 <DP_GotLaneAlignment>
a00198d0:	01 00 00 00 	nop 
a00198d4:	d0 2e 40 00 	stb  %o0, [ %i1 ]
a00198d8:	c2 0f 60 1d 	ldub  [ %i5 + 0x1d ], %g1
a00198dc:	80 a0 60 00 	cmp  %g1, 0
a00198e0:	22 80 00 06 	be,a   a00198f8 <EdidReplyHandler+0x94>
a00198e4:	c2 0f 60 1e 	ldub  [ %i5 + 0x1e ], %g1
a00198e8:	92 12 3f 80 	or  %o0, -128, %o1
a00198ec:	d2 2e 40 00 	stb  %o1, [ %i1 ]
a00198f0:	c0 2f 60 1d 	clrb  [ %i5 + 0x1d ]
a00198f4:	c2 0f 60 1e 	ldub  [ %i5 + 0x1e ], %g1
a00198f8:	80 a0 60 00 	cmp  %g1, 0
a00198fc:	02 80 00 06 	be  a0019914 <EdidReplyHandler+0xb0>
a0019900:	b0 10 20 00 	clr  %i0
a0019904:	7f ff f9 26 	call  a0017d9c <DPCD_DpcdRegisterRead>
a0019908:	90 10 22 04 	mov  0x204, %o0
a001990c:	d0 2e 40 00 	stb  %o0, [ %i1 ]
a0019910:	c0 2f 60 1e 	clrb  [ %i5 + 0x1e ]
a0019914:	81 c7 e0 08 	ret 
a0019918:	81 e8 00 00 	restore 
a001991c:	82 10 20 01 	mov  1, %g1
a0019920:	90 10 20 0b 	mov  0xb, %o0
a0019924:	40 00 04 62 	call  a001aaac <LexLtStateSendEventWithNoData>
a0019928:	c2 2f 60 1d 	stb  %g1, [ %i5 + 0x1d ]
a001992c:	10 bf ff ea 	b  a00198d4 <EdidReplyHandler+0x70>
a0019930:	90 10 20 00 	clr  %o0
a0019934:	7f ff f5 1d 	call  a0016da8 <DP_GotLaneAlignment>
a0019938:	01 00 00 00 	nop 
a001993c:	b0 92 20 00 	orcc  %o0, 0, %i0
a0019940:	22 80 00 24 	be,a   a00199d0 <EdidReplyHandler+0x16c>
a0019944:	d4 0f 60 18 	ldub  [ %i5 + 0x18 ], %o2
a0019948:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
a001994c:	80 a0 60 00 	cmp  %g1, 0
a0019950:	12 80 00 04 	bne  a0019960 <EdidReplyHandler+0xfc>
a0019954:	82 10 20 01 	mov  1, %g1
a0019958:	10 80 00 38 	b  a0019a38 <EdidReplyHandler+0x1d4>
a001995c:	c2 2f 60 08 	stb  %g1, [ %i5 + 8 ]
a0019960:	7f ff f5 53 	call  a0016eac <DP_CheckLineErrorCnt>
a0019964:	90 10 20 00 	clr  %o0
a0019968:	80 a2 20 00 	cmp  %o0, 0
a001996c:	12 80 00 19 	bne  a00199d0 <EdidReplyHandler+0x16c>
a0019970:	d4 0f 60 18 	ldub  [ %i5 + 0x18 ], %o2
a0019974:	09 3e 81 dc 	sethi  %hi(0xfa077000), %g4
a0019978:	d2 0f 60 14 	ldub  [ %i5 + 0x14 ], %o1
a001997c:	c0 2f 60 08 	clrb  [ %i5 + 8 ]
a0019980:	7f ff 9c 91 	call  a0000bc4 <_ilog>
a0019984:	90 11 21 05 	or  %g4, 0x105, %o0
a0019988:	c2 0f 60 18 	ldub  [ %i5 + 0x18 ], %g1
a001998c:	80 a0 60 01 	cmp  %g1, 1
a0019990:	12 80 00 06 	bne  a00199a8 <EdidReplyHandler+0x144>
a0019994:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a0019998:	c2 0f 60 14 	ldub  [ %i5 + 0x14 ], %g1
a001999c:	80 a0 60 02 	cmp  %g1, 2
a00199a0:	02 80 00 08 	be  a00199c0 <EdidReplyHandler+0x15c>
a00199a4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a00199a8:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a00199ac:	80 a0 60 00 	cmp  %g1, 0
a00199b0:	02 80 00 04 	be  a00199c0 <EdidReplyHandler+0x15c>
a00199b4:	01 00 00 00 	nop 
a00199b8:	7f ff b6 5a 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a00199bc:	90 10 20 08 	mov  8, %o0	! 8 <chip_version>
a00199c0:	40 00 04 3b 	call  a001aaac <LexLtStateSendEventWithNoData>
a00199c4:	90 10 20 10 	mov  0x10, %o0
a00199c8:	10 bf ff c3 	b  a00198d4 <EdidReplyHandler+0x70>
a00199cc:	90 10 20 01 	mov  1, %o0
a00199d0:	d2 0f 60 14 	ldub  [ %i5 + 0x14 ], %o1
a00199d4:	96 10 00 18 	mov  %i0, %o3
a00199d8:	11 3e c1 ec 	sethi  %hi(0xfb07b000), %o0
a00199dc:	7f ff 9c 7a 	call  a0000bc4 <_ilog>
a00199e0:	90 12 20 05 	or  %o0, 5, %o0	! fb07b005 <curr_flash_pos+0x3a61e5dd>
a00199e4:	c2 0f 60 1f 	ldub  [ %i5 + 0x1f ], %g1
a00199e8:	82 00 60 01 	inc  %g1
a00199ec:	c2 2f 60 1f 	stb  %g1, [ %i5 + 0x1f ]
a00199f0:	82 08 60 ff 	and  %g1, 0xff, %g1
a00199f4:	80 a0 60 02 	cmp  %g1, 2
a00199f8:	08 80 00 10 	bleu  a0019a38 <EdidReplyHandler+0x1d4>
a00199fc:	01 00 00 00 	nop 
a0019a00:	c2 0f 60 18 	ldub  [ %i5 + 0x18 ], %g1
a0019a04:	80 a0 60 00 	cmp  %g1, 0
a0019a08:	22 bf ff b3 	be,a   a00198d4 <EdidReplyHandler+0x70>
a0019a0c:	90 10 20 00 	clr  %o0
a0019a10:	40 00 00 ef 	call  a0019dcc <AUX_MakeSettingUnsupported>
a0019a14:	01 00 00 00 	nop 
a0019a18:	c2 0f 60 18 	ldub  [ %i5 + 0x18 ], %g1
a0019a1c:	82 00 7f ff 	add  %g1, -1, %g1
a0019a20:	c0 2f 60 08 	clrb  [ %i5 + 8 ]
a0019a24:	c2 2f 60 0b 	stb  %g1, [ %i5 + 0xb ]
a0019a28:	82 10 20 01 	mov  1, %g1
a0019a2c:	c0 2f 60 1f 	clrb  [ %i5 + 0x1f ]
a0019a30:	10 bf ff a5 	b  a00198c4 <EdidReplyHandler+0x60>
a0019a34:	c2 2f 60 1d 	stb  %g1, [ %i5 + 0x1d ]
a0019a38:	7f ff f5 ed 	call  a00171ec <DP_ResetErrorCnt>
a0019a3c:	b0 10 20 01 	mov  1, %i0
a0019a40:	81 c7 e0 08 	ret 
a0019a44:	81 e8 00 00 	restore 

a0019a48 <LexSinkStatusReadHandler>:
a0019a48:	9d e3 bf e0 	save  %sp, -32, %sp
a0019a4c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a0019a50:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a0019a54:	c2 00 60 14 	ld  [ %g1 + 0x14 ], %g1
a0019a58:	83 30 60 0e 	srl  %g1, 0xe, %g1
a0019a5c:	80 88 60 01 	btst  1, %g1
a0019a60:	12 80 00 04 	bne  a0019a70 <LexSinkStatusReadHandler+0x28>
a0019a64:	90 10 20 00 	clr  %o0
a0019a68:	7f ff f4 d0 	call  a0016da8 <DP_GotLaneAlignment>
a0019a6c:	01 00 00 00 	nop 
a0019a70:	d0 2e 40 00 	stb  %o0, [ %i1 ]
a0019a74:	81 c7 e0 08 	ret 
a0019a78:	91 e8 20 00 	restore  %g0, 0, %o0

a0019a7c <LexAdjustLaneXYReadHandler>:
a0019a7c:	9d e3 bf e0 	save  %sp, -32, %sp
a0019a80:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a0019a84:	ba 17 61 e4 	or  %i5, 0x1e4, %i5	! a10021e4 <lexTransInitCtx.lto_priv.597>
a0019a88:	c2 0f 60 09 	ldub  [ %i5 + 9 ], %g1
a0019a8c:	37 28 40 1d 	sethi  %hi(0xa1007400), %i3
a0019a90:	80 a0 60 00 	cmp  %g1, 0
a0019a94:	12 80 00 12 	bne  a0019adc <LexAdjustLaneXYReadHandler+0x60>
a0019a98:	b6 16 e0 cc 	or  %i3, 0xcc, %i3
a0019a9c:	c2 0e e0 28 	ldub  [ %i3 + 0x28 ], %g1
a0019aa0:	82 00 7f fa 	add  %g1, -6, %g1
a0019aa4:	82 08 60 ff 	and  %g1, 0xff, %g1
a0019aa8:	80 a0 60 02 	cmp  %g1, 2
a0019aac:	38 80 00 0d 	bgu,a   a0019ae0 <LexAdjustLaneXYReadHandler+0x64>
a0019ab0:	c2 06 00 00 	ld  [ %i0 ], %g1
a0019ab4:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0019ab8:	c2 00 62 c8 	ld  [ %g1 + 0x2c8 ], %g1	! a1002ec8 <aux.lto_priv.579>
a0019abc:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a0019ac0:	83 30 60 18 	srl  %g1, 0x18, %g1
a0019ac4:	82 08 60 0f 	and  %g1, 0xf, %g1
a0019ac8:	80 a0 60 03 	cmp  %g1, 3
a0019acc:	08 80 00 7d 	bleu  a0019cc0 <RexPmWaitRedriverInitHandler.lto_priv.215+0x24>
a0019ad0:	b0 10 20 01 	mov  1, %i0
a0019ad4:	10 80 00 7a 	b  a0019cbc <RexPmWaitRedriverInitHandler.lto_priv.215+0x20>
a0019ad8:	c0 2e 40 00 	clrb  [ %i1 ]
a0019adc:	c2 06 00 00 	ld  [ %i0 ], %g1
a0019ae0:	82 18 62 06 	xor  %g1, 0x206, %g1
a0019ae4:	80 a0 00 01 	cmp  %g0, %g1
a0019ae8:	c2 0e e0 1c 	ldub  [ %i3 + 0x1c ], %g1
a0019aec:	b8 40 20 00 	addx  %g0, 0, %i4
a0019af0:	80 a0 60 00 	cmp  %g1, 0
a0019af4:	b9 2f 20 01 	sll  %i4, 1, %i4
a0019af8:	02 80 00 4a 	be  a0019c20 <LexAdjustLaneXYReadHandler+0x1a4>
a0019afc:	b4 07 20 01 	add  %i4, 1, %i2
a0019b00:	c2 0e e0 28 	ldub  [ %i3 + 0x28 ], %g1
a0019b04:	84 00 7f fa 	add  %g1, -6, %g2
a0019b08:	86 08 a0 ff 	and  %g2, 0xff, %g3
a0019b0c:	80 a0 e0 03 	cmp  %g3, 3
a0019b10:	38 80 00 39 	bgu,a   a0019bf4 <LexAdjustLaneXYReadHandler+0x178>
a0019b14:	82 00 7f f5 	add  %g1, -11, %g1
a0019b18:	c2 0f 60 07 	ldub  [ %i5 + 7 ], %g1
a0019b1c:	80 a0 60 00 	cmp  %g1, 0
a0019b20:	90 0f 20 ff 	and  %i4, 0xff, %o0
a0019b24:	02 80 00 09 	be  a0019b48 <LexAdjustLaneXYReadHandler+0xcc>
a0019b28:	82 0e a0 ff 	and  %i2, 0xff, %g1
a0019b2c:	c6 0f 60 06 	ldub  [ %i5 + 6 ], %g3
a0019b30:	82 07 40 01 	add  %i5, %g1, %g1
a0019b34:	88 07 40 08 	add  %i5, %o0, %g4
a0019b38:	c6 29 20 0c 	stb  %g3, [ %g4 + 0xc ]
a0019b3c:	c6 28 60 0c 	stb  %g3, [ %g1 + 0xc ]
a0019b40:	10 80 00 14 	b  a0019b90 <LexAdjustLaneXYReadHandler+0x114>
a0019b44:	82 10 20 01 	mov  1, %g1
a0019b48:	d2 0f 60 0a 	ldub  [ %i5 + 0xa ], %o1
a0019b4c:	95 2a 60 01 	sll  %o1, 1, %o2
a0019b50:	17 28 00 86 	sethi  %hi(0xa0021800), %o3
a0019b54:	98 12 e3 80 	or  %o3, 0x380, %o4	! a0021b80 <currentVSPairs.lto_priv.668>
a0019b58:	da 0b 00 0a 	ldub  [ %o4 + %o2 ], %o5
a0019b5c:	82 07 40 01 	add  %i5, %g1, %g1
a0019b60:	9e 07 40 08 	add  %i5, %o0, %o7
a0019b64:	da 2b e0 0c 	stb  %o5, [ %o7 + 0xc ]
a0019b68:	7f ff fd b9 	call  a001924c <AUX_LexHasCR.lto_priv.698>
a0019b6c:	da 28 60 0c 	stb  %o5, [ %g1 + 0xc ]
a0019b70:	80 a2 20 00 	cmp  %o0, 0
a0019b74:	02 80 00 06 	be  a0019b8c <LexAdjustLaneXYReadHandler+0x110>
a0019b78:	82 10 20 00 	clr  %g1
a0019b7c:	40 00 0d 63 	call  a001d108 <LexAdvertiseNextVsAvailable.lto_priv.697>
a0019b80:	01 00 00 00 	nop 
a0019b84:	84 1a 20 01 	xor  %o0, 1, %g2
a0019b88:	82 08 a0 ff 	and  %g2, 0xff, %g1
a0019b8c:	82 08 60 01 	and  %g1, 1, %g1
a0019b90:	d0 0e e0 1b 	ldub  [ %i3 + 0x1b ], %o0
a0019b94:	92 0a 20 ff 	and  %o0, 0xff, %o1
a0019b98:	80 a2 60 04 	cmp  %o1, 4
a0019b9c:	12 80 00 06 	bne  a0019bb4 <LexAdjustLaneXYReadHandler+0x138>
a0019ba0:	96 02 3f ff 	add  %o0, -1, %o3
a0019ba4:	d4 06 00 00 	ld  [ %i0 ], %o2
a0019ba8:	80 a2 a2 07 	cmp  %o2, 0x207
a0019bac:	02 80 00 0b 	be  a0019bd8 <LexAdjustLaneXYReadHandler+0x15c>
a0019bb0:	80 88 60 ff 	btst  0xff, %g1
a0019bb4:	98 0a e0 ff 	and  %o3, 0xff, %o4
a0019bb8:	80 a3 20 01 	cmp  %o4, 1
a0019bbc:	38 80 00 1a 	bgu,a   a0019c24 <LexAdjustLaneXYReadHandler+0x1a8>
a0019bc0:	c2 0e e0 1b 	ldub  [ %i3 + 0x1b ], %g1
a0019bc4:	da 06 00 00 	ld  [ %i0 ], %o5
a0019bc8:	80 a3 62 06 	cmp  %o5, 0x206
a0019bcc:	32 80 00 16 	bne,a   a0019c24 <LexAdjustLaneXYReadHandler+0x1a8>
a0019bd0:	c2 0e e0 1b 	ldub  [ %i3 + 0x1b ], %g1
a0019bd4:	80 88 60 ff 	btst  0xff, %g1
a0019bd8:	12 80 00 03 	bne  a0019be4 <LexAdjustLaneXYReadHandler+0x168>
a0019bdc:	90 10 20 0c 	mov  0xc, %o0
a0019be0:	90 10 20 0b 	mov  0xb, %o0
a0019be4:	40 00 03 b2 	call  a001aaac <LexLtStateSendEventWithNoData>
a0019be8:	01 00 00 00 	nop 
a0019bec:	10 80 00 0e 	b  a0019c24 <LexAdjustLaneXYReadHandler+0x1a8>
a0019bf0:	c2 0e e0 1b 	ldub  [ %i3 + 0x1b ], %g1
a0019bf4:	82 08 60 ff 	and  %g1, 0xff, %g1
a0019bf8:	80 a0 60 02 	cmp  %g1, 2
a0019bfc:	38 80 00 0a 	bgu,a   a0019c24 <LexAdjustLaneXYReadHandler+0x1a8>
a0019c00:	c2 0e e0 1b 	ldub  [ %i3 + 0x1b ], %g1
a0019c04:	c8 0f 60 0b 	ldub  [ %i5 + 0xb ], %g4
a0019c08:	82 0f 20 ff 	and  %i4, 0xff, %g1
a0019c0c:	82 07 40 01 	add  %i5, %g1, %g1
a0019c10:	c8 28 60 10 	stb  %g4, [ %g1 + 0x10 ]
a0019c14:	82 0e a0 ff 	and  %i2, 0xff, %g1
a0019c18:	82 07 40 01 	add  %i5, %g1, %g1
a0019c1c:	c8 28 60 10 	stb  %g4, [ %g1 + 0x10 ]
a0019c20:	c2 0e e0 1b 	ldub  [ %i3 + 0x1b ], %g1
a0019c24:	80 a0 60 04 	cmp  %g1, 4
a0019c28:	02 80 00 08 	be  a0019c48 <LexAdjustLaneXYReadHandler+0x1cc>
a0019c2c:	80 a0 60 02 	cmp  %g1, 2
a0019c30:	12 80 00 14 	bne  a0019c80 <LexAdjustLaneXYReadHandler+0x204>
a0019c34:	80 a0 60 01 	cmp  %g1, 1
a0019c38:	c2 06 00 00 	ld  [ %i0 ], %g1
a0019c3c:	80 a0 62 06 	cmp  %g1, 0x206
a0019c40:	12 80 00 1c 	bne  a0019cb0 <RexPmWaitRedriverInitHandler.lto_priv.215+0x14>
a0019c44:	b6 10 20 00 	clr  %i3
a0019c48:	9e 0f 20 ff 	and  %i4, 0xff, %o7
a0019c4c:	84 07 40 0f 	add  %i5, %o7, %g2
a0019c50:	c2 08 a0 0c 	ldub  [ %g2 + 0xc ], %g1
a0019c54:	c6 08 a0 10 	ldub  [ %g2 + 0x10 ], %g3
a0019c58:	b4 0e a0 ff 	and  %i2, 0xff, %i2
a0019c5c:	89 28 e0 02 	sll  %g3, 2, %g4
a0019c60:	92 07 40 1a 	add  %i5, %i2, %o1
a0019c64:	90 11 00 01 	or  %g4, %g1, %o0
a0019c68:	c2 0a 60 0c 	ldub  [ %o1 + 0xc ], %g1
a0019c6c:	83 28 60 04 	sll  %g1, 4, %g1
a0019c70:	b8 12 00 01 	or  %o0, %g1, %i4
a0019c74:	c2 0a 60 10 	ldub  [ %o1 + 0x10 ], %g1
a0019c78:	10 80 00 0d 	b  a0019cac <RexPmWaitRedriverInitHandler.lto_priv.215+0x10>
a0019c7c:	83 28 60 06 	sll  %g1, 6, %g1
a0019c80:	12 80 00 0c 	bne  a0019cb0 <RexPmWaitRedriverInitHandler.lto_priv.215+0x14>
a0019c84:	b6 10 20 00 	clr  %i3
a0019c88:	c2 06 00 00 	ld  [ %i0 ], %g1
a0019c8c:	80 a0 62 06 	cmp  %g1, 0x206
a0019c90:	12 80 00 08 	bne  a0019cb0 <RexPmWaitRedriverInitHandler.lto_priv.215+0x14>
a0019c94:	01 00 00 00 	nop 
a0019c98:	b0 0f 20 ff 	and  %i4, 0xff, %i0
a0019c9c:	ba 07 40 18 	add  %i5, %i0, %i5
a0019ca0:	f6 0f 60 10 	ldub  [ %i5 + 0x10 ], %i3
a0019ca4:	c2 0f 60 0c 	ldub  [ %i5 + 0xc ], %g1
a0019ca8:	b9 2e e0 02 	sll  %i3, 2, %i4
a0019cac:	b6 17 00 01 	or  %i4, %g1, %i3
a0019cb0:	7f ff f5 4f 	call  a00171ec <DP_ResetErrorCnt>
a0019cb4:	01 00 00 00 	nop 
a0019cb8:	f6 2e 40 00 	stb  %i3, [ %i1 ]
a0019cbc:	b0 10 20 00 	clr  %i0
a0019cc0:	81 c7 e0 08 	ret 
a0019cc4:	81 e8 00 00 	restore 

a0019cc8 <LEXSymErrCntLaneXYReadHandler>:
a0019cc8:	9d e3 bf e0 	save  %sp, -32, %sp
a0019ccc:	07 28 40 1d 	sethi  %hi(0xa1007400), %g3
a0019cd0:	c2 06 00 00 	ld  [ %i0 ], %g1
a0019cd4:	c8 08 e0 f4 	ldub  [ %g3 + 0xf4 ], %g4
a0019cd8:	b6 08 60 01 	and  %g1, 1, %i3
a0019cdc:	80 a1 20 09 	cmp  %g4, 9
a0019ce0:	08 80 00 03 	bleu  a0019cec <LEXSymErrCntLaneXYReadHandler+0x24>
a0019ce4:	84 10 20 01 	mov  1, %g2
a0019ce8:	84 10 20 00 	clr  %g2
a0019cec:	80 88 a0 ff 	btst  0xff, %g2
a0019cf0:	02 80 00 08 	be  a0019d10 <LEXSymErrCntLaneXYReadHandler+0x48>
a0019cf4:	80 a6 e0 00 	cmp  %i3, 0
a0019cf8:	02 80 00 07 	be  a0019d14 <LEXSymErrCntLaneXYReadHandler+0x4c>
a0019cfc:	90 00 7d f0 	add  %g1, -528, %o0
a0019d00:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a0019d04:	82 08 60 7f 	and  %g1, 0x7f, %g1
a0019d08:	10 80 00 2f 	b  a0019dc4 <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x80>
a0019d0c:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a0019d10:	90 00 7d f0 	add  %g1, -528, %o0
a0019d14:	80 a2 20 01 	cmp  %o0, 1
a0019d18:	08 80 00 0a 	bleu  a0019d40 <LEXSymErrCntLaneXYReadHandler+0x78>
a0019d1c:	96 10 20 00 	clr  %o3
a0019d20:	94 00 7d ee 	add  %g1, -530, %o2
a0019d24:	80 a2 a0 01 	cmp  %o2, 1
a0019d28:	08 80 00 06 	bleu  a0019d40 <LEXSymErrCntLaneXYReadHandler+0x78>
a0019d2c:	96 10 20 01 	mov  1, %o3
a0019d30:	82 00 7d ec 	add  %g1, -532, %g1
a0019d34:	92 10 20 03 	mov  3, %o1
a0019d38:	80 a0 60 02 	cmp  %g1, 2
a0019d3c:	96 62 60 00 	subx  %o1, 0, %o3
a0019d40:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019d44:	c2 08 61 e9 	ldub  [ %g1 + 0x1e9 ], %g1	! a10021e9 <lexTransInitCtx.lto_priv.597+0x5>
a0019d48:	80 a0 60 01 	cmp  %g1, 1
a0019d4c:	02 80 00 14 	be  a0019d9c <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x58>
a0019d50:	01 00 00 00 	nop 
a0019d54:	0a 80 00 09 	bcs  a0019d78 <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x34>
a0019d58:	80 a0 60 02 	cmp  %g1, 2
a0019d5c:	32 80 00 14 	bne,a   a0019dac <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x68>
a0019d60:	90 10 20 00 	clr  %o0
a0019d64:	92 0a e0 ff 	and  %o3, 0xff, %o1
a0019d68:	7f ff f5 3d 	call  a001725c <DP_SymbolErrCountLaneXY>
a0019d6c:	90 10 20 00 	clr  %o0
a0019d70:	10 80 00 10 	b  a0019db0 <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x6c>
a0019d74:	80 a6 e0 00 	cmp  %i3, 0
a0019d78:	b8 0a e0 ff 	and  %o3, 0xff, %i4
a0019d7c:	7f ff f3 1e 	call  a00169f4 <DP_SymbolErrCountLaneXY.part.0.lto_priv.607>
a0019d80:	90 10 00 1c 	mov  %i4, %o0
a0019d84:	92 10 00 1c 	mov  %i4, %o1
a0019d88:	ba 10 00 08 	mov  %o0, %i5
a0019d8c:	7f ff f5 34 	call  a001725c <DP_SymbolErrCountLaneXY>
a0019d90:	90 10 20 00 	clr  %o0
a0019d94:	10 80 00 06 	b  a0019dac <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x68>
a0019d98:	90 07 40 08 	add  %i5, %o0, %o0
a0019d9c:	7f ff f3 16 	call  a00169f4 <DP_SymbolErrCountLaneXY.part.0.lto_priv.607>
a0019da0:	90 0a e0 ff 	and  %o3, 0xff, %o0
a0019da4:	10 80 00 03 	b  a0019db0 <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x6c>
a0019da8:	80 a6 e0 00 	cmp  %i3, 0
a0019dac:	80 a6 e0 00 	cmp  %i3, 0
a0019db0:	22 80 00 05 	be,a   a0019dc4 <RexPmLinkTrainedNoVideoHandler.lto_priv.217+0x80>
a0019db4:	d0 2e 40 00 	stb  %o0, [ %i1 ]
a0019db8:	99 32 20 08 	srl  %o0, 8, %o4
a0019dbc:	90 13 3f 80 	or  %o4, -128, %o0
a0019dc0:	d0 2e 40 00 	stb  %o0, [ %i1 ]
a0019dc4:	81 c7 e0 08 	ret 
a0019dc8:	91 e8 20 00 	restore  %g0, 0, %o0

a0019dcc <AUX_MakeSettingUnsupported>:
a0019dcc:	9d e3 bf e0 	save  %sp, -32, %sp
a0019dd0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a0019dd4:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a0019dd8:	f6 08 60 14 	ldub  [ %g1 + 0x14 ], %i3
a0019ddc:	f8 08 60 18 	ldub  [ %g1 + 0x18 ], %i4
a0019de0:	92 0e e0 ff 	and  %i3, 0xff, %o1
a0019de4:	35 28 40 1d 	sethi  %hi(0xa1007400), %i2
a0019de8:	83 2a 60 01 	sll  %o1, 1, %g1
a0019dec:	ba 16 a3 69 	or  %i2, 0x369, %i5
a0019df0:	82 00 40 09 	add  %g1, %o1, %g1
a0019df4:	82 07 40 01 	add  %i5, %g1, %g1
a0019df8:	94 0f 20 ff 	and  %i4, 0xff, %o2
a0019dfc:	11 3e 81 ec 	sethi  %hi(0xfa07b000), %o0
a0019e00:	c0 28 40 0a 	clrb  [ %g1 + %o2 ]
a0019e04:	7f ff 9b 70 	call  a0000bc4 <_ilog>
a0019e08:	90 12 22 05 	or  %o0, 0x205, %o0
a0019e0c:	05 3e c1 ec 	sethi  %hi(0xfb07b000), %g2
a0019e10:	d6 0f 60 02 	ldub  [ %i5 + 2 ], %o3
a0019e14:	d4 0f 60 01 	ldub  [ %i5 + 1 ], %o2
a0019e18:	d2 0e a3 69 	ldub  [ %i2 + 0x369 ], %o1
a0019e1c:	7f ff 9b 6a 	call  a0000bc4 <_ilog>
a0019e20:	90 10 a3 02 	or  %g2, 0x302, %o0
a0019e24:	d6 0f 60 05 	ldub  [ %i5 + 5 ], %o3
a0019e28:	d4 0f 60 04 	ldub  [ %i5 + 4 ], %o2
a0019e2c:	d2 0f 60 03 	ldub  [ %i5 + 3 ], %o1
a0019e30:	31 3e c1 ed 	sethi  %hi(0xfb07b400), %i0
a0019e34:	7f ff 9b 64 	call  a0000bc4 <_ilog>
a0019e38:	90 16 20 02 	or  %i0, 2, %o0	! fb07b402 <curr_flash_pos+0x3a61e9da>
a0019e3c:	d6 0f 60 08 	ldub  [ %i5 + 8 ], %o3
a0019e40:	d4 0f 60 07 	ldub  [ %i5 + 7 ], %o2
a0019e44:	d2 0f 60 06 	ldub  [ %i5 + 6 ], %o1
a0019e48:	7f ff 9b 5f 	call  a0000bc4 <_ilog>
a0019e4c:	90 16 21 02 	or  %i0, 0x102, %o0
a0019e50:	86 16 c0 1c 	or  %i3, %i4, %g3
a0019e54:	80 88 e0 ff 	btst  0xff, %g3
a0019e58:	12 80 00 06 	bne  a0019e70 <AUX_MakeSettingUnsupported+0xa4>
a0019e5c:	90 10 20 15 	mov  0x15, %o0
a0019e60:	7f ff f8 31 	call  a0017f24 <LexPmStateSendEventWithNoData>
a0019e64:	b0 10 20 03 	mov  3, %i0
a0019e68:	40 00 03 11 	call  a001aaac <LexLtStateSendEventWithNoData>
a0019e6c:	81 e8 00 00 	restore 
a0019e70:	81 c7 e0 08 	ret 
a0019e74:	81 e8 00 00 	restore 

a0019e78 <DP_LEX_ClearErrCounter>:
a0019e78:	9d e3 bf d8 	save  %sp, -40, %sp
a0019e7c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0019e80:	f8 00 60 00 	ld  [ %g1 ], %i4
a0019e84:	fa 07 20 6c 	ld  [ %i4 + 0x6c ], %i5
a0019e88:	85 37 60 01 	srl  %i5, 1, %g2
a0019e8c:	ba 08 a0 7f 	and  %g2, 0x7f, %i5
a0019e90:	7f ff c2 a5 	call  a000a924 <DP_GetBpp>
a0019e94:	90 10 00 1d 	mov  %i5, %o0
a0019e98:	d4 17 20 60 	lduh  [ %i4 + 0x60 ], %o2
a0019e9c:	07 28 40 08 	sethi  %hi(0xa1002000), %g3
a0019ea0:	d6 17 20 68 	lduh  [ %i4 + 0x68 ], %o3
a0019ea4:	b8 10 e1 e4 	or  %g3, 0x1e4, %i4
a0019ea8:	da 0f 20 48 	ldub  [ %i4 + 0x48 ], %o5
a0019eac:	c2 07 20 44 	ld  [ %i4 + 0x44 ], %g1
a0019eb0:	83 28 60 08 	sll  %g1, 8, %g1
a0019eb4:	82 13 40 01 	or  %o5, %g1, %g1
a0019eb8:	81 80 20 00 	wr  %g0, %y
a0019ebc:	01 00 00 00 	nop 
a0019ec0:	01 00 00 00 	nop 
a0019ec4:	01 00 00 00 	nop 
a0019ec8:	88 70 63 e8 	udiv  %g1, 0x3e8, %g4
a0019ecc:	93 29 20 02 	sll  %g4, 2, %o1
a0019ed0:	99 29 20 07 	sll  %g4, 7, %o4
a0019ed4:	81 80 20 00 	wr  %g0, %y
a0019ed8:	01 00 00 00 	nop 
a0019edc:	01 00 00 00 	nop 
a0019ee0:	01 00 00 00 	nop 
a0019ee4:	90 72 20 03 	udiv  %o0, 3, %o0
a0019ee8:	84 23 00 09 	sub  %o4, %o1, %g2
a0019eec:	bb 2f 60 01 	sll  %i5, 1, %i5
a0019ef0:	92 0a 20 ff 	and  %o0, 0xff, %o1
a0019ef4:	fa 23 a0 20 	st  %i5, [ %sp + 0x20 ]
a0019ef8:	86 00 80 04 	add  %g2, %g4, %g3
a0019efc:	d2 23 a0 1c 	st  %o1, [ %sp + 0x1c ]
a0019f00:	9b 28 e0 03 	sll  %g3, 3, %o5
a0019f04:	19 00 00 3f 	sethi  %hi(0xfc00), %o4
a0019f08:	82 20 40 0d 	sub  %g1, %o5, %g1
a0019f0c:	84 13 23 ff 	or  %o4, 0x3ff, %g2
a0019f10:	81 80 20 00 	wr  %g0, %y
a0019f14:	01 00 00 00 	nop 
a0019f18:	01 00 00 00 	nop 
a0019f1c:	01 00 00 00 	nop 
a0019f20:	9a 70 60 0a 	udiv  %g1, 0xa, %o5
a0019f24:	97 2a e0 10 	sll  %o3, 0x10, %o3
a0019f28:	95 2a a0 10 	sll  %o2, 0x10, %o2
a0019f2c:	98 09 00 02 	and  %g4, %g2, %o4
a0019f30:	97 32 e0 10 	srl  %o3, 0x10, %o3
a0019f34:	95 32 a0 10 	srl  %o2, 0x10, %o2
a0019f38:	92 10 20 06 	mov  6, %o1
a0019f3c:	7f ff aa 72 	call  a0004904 <ILOG_istatus>
a0019f40:	90 10 20 31 	mov  0x31, %o0
a0019f44:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a0019f48:	c0 2f 20 69 	clrb  [ %i4 + 0x69 ]
a0019f4c:	c0 2f 20 6a 	clrb  [ %i4 + 0x6a ]
a0019f50:	c0 2f 20 68 	clrb  [ %i4 + 0x68 ]
a0019f54:	c0 28 61 85 	clrb  [ %g1 + 0x185 ]
a0019f58:	81 c7 e0 08 	ret 
a0019f5c:	81 e8 00 00 	restore 

a0019f60 <DP_LEX_resetStreamExtractor>:
a0019f60:	9d e3 bf e0 	save  %sp, -32, %sp
a0019f64:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a0019f68:	b0 17 60 cc 	or  %i5, 0xcc, %i0	! a10074cc <lexTransCtx.lto_priv.665>
a0019f6c:	7f ff 9c e3 	call  a00012f8 <TIMING_TimerStop>
a0019f70:	d0 06 20 08 	ld  [ %i0 + 8 ], %o0
a0019f74:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a0019f78:	c2 00 60 00 	ld  [ %g1 ], %g1
a0019f7c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
a0019f80:	86 08 bf 7f 	and  %g2, -129, %g3
a0019f84:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a0019f88:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a0019f8c:	90 09 3f bf 	and  %g4, -65, %o0
a0019f90:	d0 20 60 04 	st  %o0, [ %g1 + 4 ]
a0019f94:	f0 06 20 04 	ld  [ %i0 + 4 ], %i0
a0019f98:	7f ff 9c ca 	call  a00012c0 <TIMING_TimerStart>
a0019f9c:	81 e8 00 00 	restore 

a0019fa0 <LexLtEventCallback.lto_priv.703>:
a0019fa0:	94 10 00 09 	mov  %o1, %o2
a0019fa4:	92 0a 20 ff 	and  %o0, 0xff, %o1
a0019fa8:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a0019fac:	90 12 20 ec 	or  %o0, 0xec, %o0	! a10074ec <lexTransCtx.lto_priv.665+0x20>
a0019fb0:	82 13 c0 00 	mov  %o7, %g1
a0019fb4:	7f ff aa 11 	call  a00047f8 <UTILSM_PostEvent>
a0019fb8:	9e 10 40 00 	mov  %g1, %o7

a0019fbc <LexLtDisablePendingHandler.lto_priv.248>:
a0019fbc:	9d e3 bf e0 	save  %sp, -32, %sp
a0019fc0:	80 a6 20 00 	cmp  %i0, 0
a0019fc4:	12 80 00 39 	bne  a001a0a8 <RexPmWaitHostVideoHandler.lto_priv.219+0x48>
a0019fc8:	80 a6 20 15 	cmp  %i0, 0x15
a0019fcc:	17 28 40 08 	sethi  %hi(0xa1002000), %o3
a0019fd0:	94 10 20 6c 	mov  0x6c, %o2
a0019fd4:	92 10 20 00 	clr  %o1
a0019fd8:	7f ff 99 4c 	call  a0000508 <memset>
a0019fdc:	90 12 e1 e4 	or  %o3, 0x1e4, %o0
a0019fe0:	03 28 40 1e 	sethi  %hi(0xa1007800), %g1
a0019fe4:	84 10 20 00 	clr  %g2
a0019fe8:	82 10 60 c8 	or  %g1, 0xc8, %g1
a0019fec:	94 10 00 01 	mov  %g1, %o2
a0019ff0:	99 28 a0 04 	sll  %g2, 4, %o4
a0019ff4:	9a 02 80 0c 	add  %o2, %o4, %o5
a0019ff8:	de 03 60 04 	ld  [ %o5 + 4 ], %o7
a0019ffc:	b1 33 e0 1d 	srl  %o7, 0x1d, %i0
a001a000:	80 8e 20 01 	btst  1, %i0
a001a004:	12 80 00 04 	bne  a001a014 <LexLtDisablePendingHandler.lto_priv.248+0x58>
a001a008:	84 00 a0 01 	inc  %g2
a001a00c:	fa 08 60 06 	ldub  [ %g1 + 6 ], %i5
a001a010:	fa 28 60 05 	stb  %i5, [ %g1 + 5 ]
a001a014:	80 a0 a0 40 	cmp  %g2, 0x40
a001a018:	12 bf ff f6 	bne  a0019ff0 <LexLtDisablePendingHandler.lto_priv.248+0x34>
a001a01c:	82 00 60 10 	add  %g1, 0x10, %g1
a001a020:	07 28 40 1d 	sethi  %hi(0xa1007400), %g3
a001a024:	09 3e 02 05 	sethi  %hi(0xf8081400), %g4
a001a028:	b0 10 e0 cc 	or  %g3, 0xcc, %i0
a001a02c:	90 11 20 02 	or  %g4, 2, %o0
a001a030:	c0 2e 20 1b 	clrb  [ %i0 + 0x1b ]
a001a034:	c0 2e 20 1a 	clrb  [ %i0 + 0x1a ]
a001a038:	c0 2e 20 1d 	clrb  [ %i0 + 0x1d ]
a001a03c:	c0 2e 20 1e 	clrb  [ %i0 + 0x1e ]
a001a040:	7f ff 9a e1 	call  a0000bc4 <_ilog>
a001a044:	c0 2e 20 1c 	clrb  [ %i0 + 0x1c ]
a001a048:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001a04c:	d0 00 62 c4 	ld  [ %g1 + 0x2c4 ], %o0	! a1002ec4 <hpd.lto_priv.623>
a001a050:	c2 02 20 20 	ld  [ %o0 + 0x20 ], %g1
a001a054:	82 10 60 08 	or  %g1, 8, %g1
a001a058:	c2 22 20 20 	st  %g1, [ %o0 + 0x20 ]
a001a05c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001a060:	d2 00 63 88 	ld  [ %g1 + 0x388 ], %o1	! a1006388 <bb_top_registers.lto_priv.173>
a001a064:	d6 02 60 14 	ld  [ %o1 + 0x14 ], %o3
a001a068:	03 00 00 08 	sethi  %hi(0x2000), %g1
a001a06c:	82 12 c0 01 	or  %o3, %g1, %g1
a001a070:	c2 22 60 14 	st  %g1, [ %o1 + 0x14 ]
a001a074:	7f ff 9c 93 	call  a00012c0 <TIMING_TimerStart>
a001a078:	d0 06 20 0c 	ld  [ %i0 + 0xc ], %o0
a001a07c:	40 00 0b dc 	call  a001cfec <LexLtResetMainComponents.lto_priv.701>
a001a080:	01 00 00 00 	nop 
a001a084:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a088:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001a08c:	c2 08 40 00 	ldub  [ %g1 ], %g1
a001a090:	80 a0 60 00 	cmp  %g1, 0
a001a094:	02 80 00 1f 	be  a001a110 <RexPmWaitHostVideoHandler.lto_priv.219+0xb0>
a001a098:	b0 10 00 19 	mov  %i1, %i0
a001a09c:	7f ff f7 4a 	call  a0017dc4 <LexUpdateFlashSettings>
a001a0a0:	01 00 00 00 	nop 
a001a0a4:	30 80 00 1b 	b,a   a001a110 <RexPmWaitHostVideoHandler.lto_priv.219+0xb0>
a001a0a8:	12 80 00 13 	bne  a001a0f4 <RexPmWaitHostVideoHandler.lto_priv.219+0x94>
a001a0ac:	80 a6 20 02 	cmp  %i0, 2
a001a0b0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a0b4:	c2 00 62 04 	ld  [ %g1 + 0x204 ], %g1	! a1002204 <lexTransInitCtx.lto_priv.597+0x20>
a001a0b8:	83 30 60 1a 	srl  %g1, 0x1a, %g1
a001a0bc:	80 88 60 01 	btst  1, %g1
a001a0c0:	12 80 00 05 	bne  a001a0d4 <RexPmWaitHostVideoHandler.lto_priv.219+0x74>
a001a0c4:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001a0c8:	13 3e 01 db 	sethi  %hi(0xf8076c00), %o1
a001a0cc:	7f ff cb b1 	call  a000cf90 <_iassert>
a001a0d0:	90 12 60 07 	or  %o1, 7, %o0	! f8076c07 <curr_flash_pos+0x3761a1df>
a001a0d4:	c8 00 63 88 	ld  [ %g1 + 0x388 ], %g4
a001a0d8:	c2 01 20 14 	ld  [ %g4 + 0x14 ], %g1
a001a0dc:	11 00 00 08 	sethi  %hi(0x2000), %o0
a001a0e0:	b2 10 20 01 	mov  1, %i1
a001a0e4:	82 28 40 08 	andn  %g1, %o0, %g1
a001a0e8:	c2 21 20 14 	st  %g1, [ %g4 + 0x14 ]
a001a0ec:	81 c7 e0 08 	ret 
a001a0f0:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a0f4:	12 80 00 07 	bne  a001a110 <RexPmWaitHostVideoHandler.lto_priv.219+0xb0>
a001a0f8:	b0 10 00 19 	mov  %i1, %i0
a001a0fc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a100:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001a104:	c4 08 60 20 	ldub  [ %g1 + 0x20 ], %g2
a001a108:	86 10 a0 08 	or  %g2, 8, %g3
a001a10c:	c6 28 60 20 	stb  %g3, [ %g1 + 0x20 ]
a001a110:	81 c7 e0 08 	ret 
a001a114:	81 e8 00 00 	restore 

a001a118 <LexLtDisabledHandler.lto_priv.249>:
a001a118:	80 a2 20 00 	cmp  %o0, 0
a001a11c:	12 80 00 0a 	bne  a001a144 <LexLtDisabledHandler.lto_priv.249+0x2c>
a001a120:	80 a2 20 02 	cmp  %o0, 2
a001a124:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a128:	c4 00 62 04 	ld  [ %g1 + 0x204 ], %g2	! a1002204 <lexTransInitCtx.lto_priv.597+0x20>
a001a12c:	03 02 00 00 	sethi  %hi(0x8000000), %g1
a001a130:	80 88 80 01 	btst  %g2, %g1
a001a134:	32 80 00 07 	bne,a   a001a150 <LexLtDisabledHandler.lto_priv.249+0x38>
a001a138:	92 10 20 05 	mov  5, %o1
a001a13c:	81 c3 e0 08 	retl 
a001a140:	90 10 00 09 	mov  %o1, %o0
a001a144:	32 80 00 04 	bne,a   a001a154 <RexPmVideoFlowingHandler.lto_priv.220>
a001a148:	90 10 00 09 	mov  %o1, %o0
a001a14c:	92 10 20 05 	mov  5, %o1
a001a150:	90 10 00 09 	mov  %o1, %o0
a001a154:	81 c3 e0 08 	retl 
a001a158:	01 00 00 00 	nop 

a001a15c <LexLtPoweredDownHandler.lto_priv.250>:
a001a15c:	9d e3 bf e0 	save  %sp, -32, %sp
a001a160:	80 a6 20 13 	cmp  %i0, 0x13
a001a164:	12 80 00 13 	bne  a001a1b0 <LexLtPoweredDownHandler.lto_priv.250+0x54>
a001a168:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001a16c:	c2 00 63 6c 	ld  [ %g1 + 0x36c ], %g1	! a100636c <gtp.lto_priv.288>
a001a170:	fa 00 60 08 	ld  [ %g1 + 8 ], %i5
a001a174:	85 37 60 08 	srl  %i5, 8, %g2
a001a178:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a17c:	d0 08 60 e7 	ldub  [ %g1 + 0xe7 ], %o0	! a10074e7 <lexTransCtx.lto_priv.665+0x1b>
a001a180:	40 00 05 63 	call  a001b70c <bb_top_dpGotSymbolLockA7>
a001a184:	ba 08 a0 01 	and  %g2, 1, %i5
a001a188:	7f ff f3 08 	call  a0016da8 <DP_GotLaneAlignment>
a001a18c:	b8 10 00 08 	mov  %o0, %i4
a001a190:	90 0a 00 1c 	and  %o0, %i4, %o0
a001a194:	80 8a 20 ff 	btst  0xff, %o0
a001a198:	02 80 00 04 	be  a001a1a8 <LexLtPoweredDownHandler.lto_priv.250+0x4c>
a001a19c:	80 a7 60 00 	cmp  %i5, 0
a001a1a0:	12 80 00 06 	bne  a001a1b8 <LexLtPoweredDownHandler.lto_priv.250+0x5c>
a001a1a4:	b0 10 20 0e 	mov  0xe, %i0
a001a1a8:	10 80 00 04 	b  a001a1b8 <LexLtPoweredDownHandler.lto_priv.250+0x5c>
a001a1ac:	b0 10 20 03 	mov  3, %i0
a001a1b0:	7f ff f8 d8 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a1b4:	81 e8 00 00 	restore 
a001a1b8:	b0 0e 20 0f 	and  %i0, 0xf, %i0
a001a1bc:	81 c7 e0 08 	ret 
a001a1c0:	81 e8 00 00 	restore 

a001a1c4 <LexLtPowerUpHandler.lto_priv.251>:
a001a1c4:	9d e3 bf e0 	save  %sp, -32, %sp
a001a1c8:	82 96 20 00 	orcc  %i0, 0, %g1
a001a1cc:	12 80 00 05 	bne  a001a1e0 <LexLtPowerUpHandler.lto_priv.251+0x1c>
a001a1d0:	80 a0 60 04 	cmp  %g1, 4
a001a1d4:	40 00 0b 86 	call  a001cfec <LexLtResetMainComponents.lto_priv.701>
a001a1d8:	b0 10 00 19 	mov  %i1, %i0
a001a1dc:	30 80 00 06 	b,a   a001a1f4 <LexLtPowerUpHandler.lto_priv.251+0x30>
a001a1e0:	02 80 00 04 	be  a001a1f0 <LexLtPowerUpHandler.lto_priv.251+0x2c>
a001a1e4:	b2 10 20 04 	mov  4, %i1
a001a1e8:	7f ff f8 ca 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a1ec:	81 e8 00 00 	restore 
a001a1f0:	b0 10 00 19 	mov  %i1, %i0
a001a1f4:	81 c7 e0 08 	ret 
a001a1f8:	81 e8 00 00 	restore 

a001a1fc <LexLtWaitRetrainHandler.lto_priv.252>:
a001a1fc:	9d e3 bf e0 	save  %sp, -32, %sp
a001a200:	82 96 20 00 	orcc  %i0, 0, %g1
a001a204:	02 80 00 04 	be  a001a214 <LexLtWaitRetrainHandler.lto_priv.252+0x18>
a001a208:	80 a0 60 14 	cmp  %g1, 0x14
a001a20c:	12 80 00 07 	bne  a001a228 <LexLtWaitRetrainHandler.lto_priv.252+0x2c>
a001a210:	80 a0 60 05 	cmp  %g1, 5
a001a214:	40 00 0b d8 	call  a001d174 <ReInitiateLinkTraining>
a001a218:	b0 10 00 19 	mov  %i1, %i0
a001a21c:	7f ff f7 42 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001a220:	90 10 20 19 	mov  0x19, %o0
a001a224:	30 80 00 0a 	b,a   a001a24c <LexLtWaitRetrainHandler.lto_priv.252+0x50>
a001a228:	12 80 00 06 	bne  a001a240 <LexLtWaitRetrainHandler.lto_priv.252+0x44>
a001a22c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a230:	7f ff 9c 32 	call  a00012f8 <TIMING_TimerStop>
a001a234:	d0 00 60 dc 	ld  [ %g1 + 0xdc ], %o0	! a10074dc <lexTransCtx.lto_priv.665+0x10>
a001a238:	10 80 00 04 	b  a001a248 <LexLtWaitRetrainHandler.lto_priv.252+0x4c>
a001a23c:	b2 10 20 06 	mov  6, %i1
a001a240:	7f ff f8 b4 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a244:	81 e8 00 00 	restore 
a001a248:	b0 10 00 19 	mov  %i1, %i0
a001a24c:	81 c7 e0 08 	ret 
a001a250:	81 e8 00 00 	restore 

a001a254 <LexLtWaitTps1Handler.lto_priv.253>:
a001a254:	9d e3 bf e0 	save  %sp, -32, %sp
a001a258:	82 96 20 00 	orcc  %i0, 0, %g1
a001a25c:	12 80 00 0c 	bne  a001a28c <LexLtWaitTps1Handler.lto_priv.253+0x38>
a001a260:	80 a0 60 05 	cmp  %g1, 5
a001a264:	11 3e 02 04 	sethi  %hi(0xf8081000), %o0
a001a268:	7f ff 9a 57 	call  a0000bc4 <_ilog>
a001a26c:	90 12 23 02 	or  %o0, 0x302, %o0	! f8081302 <curr_flash_pos+0x376248da>
a001a270:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001a274:	c4 00 62 c4 	ld  [ %g1 + 0x2c4 ], %g2	! a1002ec4 <hpd.lto_priv.623>
a001a278:	c2 00 a0 20 	ld  [ %g2 + 0x20 ], %g1
a001a27c:	82 10 60 04 	or  %g1, 4, %g1
a001a280:	c2 20 a0 20 	st  %g1, [ %g2 + 0x20 ]
a001a284:	81 c7 e0 08 	ret 
a001a288:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a28c:	02 80 00 04 	be  a001a29c <LexLtWaitTps1Handler.lto_priv.253+0x48>
a001a290:	b2 10 20 06 	mov  6, %i1
a001a294:	7f ff f8 9f 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a298:	81 e8 00 00 	restore 
a001a29c:	b0 10 00 19 	mov  %i1, %i0
a001a2a0:	81 c7 e0 08 	ret 
a001a2a4:	81 e8 00 00 	restore 

a001a2a8 <LexLtRetimerCrHandler.lto_priv.254>:
a001a2a8:	9d e3 bf d0 	save  %sp, -48, %sp
a001a2ac:	80 a6 20 00 	cmp  %i0, 0
a001a2b0:	02 80 00 04 	be  a001a2c0 <LexLtRetimerCrHandler.lto_priv.254+0x18>
a001a2b4:	80 a6 20 05 	cmp  %i0, 5
a001a2b8:	12 80 00 6a 	bne  a001a460 <LexLtRetimerCrHandler.lto_priv.254+0x1b8>
a001a2bc:	80 a6 20 06 	cmp  %i0, 6
a001a2c0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a2c4:	7f ff 9c 0d 	call  a00012f8 <TIMING_TimerStop>
a001a2c8:	d0 00 61 3c 	ld  [ %g1 + 0x13c ], %o0	! a100753c <lexPmContext.lto_priv.349+0x20>
a001a2cc:	7f ff f2 9f 	call  a0016d48 <DP_ResetSinkAndEncoder>
a001a2d0:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a001a2d4:	7f ff f7 14 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001a2d8:	90 10 20 0c 	mov  0xc, %o0
a001a2dc:	7f ff f1 01 	call  a00166e0 <DP_LexClearAutoFrqDet>
a001a2e0:	b0 17 62 20 	or  %i5, 0x220, %i0
a001a2e4:	c2 0e 20 11 	ldub  [ %i0 + 0x11 ], %g1
a001a2e8:	80 a0 60 01 	cmp  %g1, 1
a001a2ec:	12 80 00 07 	bne  a001a308 <LexLtRetimerCrHandler.lto_priv.254+0x60>
a001a2f0:	80 a0 60 02 	cmp  %g1, 2
a001a2f4:	33 3e 84 86 	sethi  %hi(0xfa121800), %i1
a001a2f8:	94 10 20 01 	mov  1, %o2
a001a2fc:	92 10 21 b5 	mov  0x1b5, %o1
a001a300:	7f ff cb 24 	call  a000cf90 <_iassert>
a001a304:	90 16 60 07 	or  %i1, 7, %o0
a001a308:	02 80 00 3b 	be  a001a3f4 <LexLtRetimerCrHandler.lto_priv.254+0x14c>
a001a30c:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a001a310:	82 17 20 cc 	or  %i4, 0xcc, %g1	! a10074cc <lexTransCtx.lto_priv.665>
a001a314:	c4 08 60 1b 	ldub  [ %g1 + 0x1b ], %g2
a001a318:	c2 08 60 1a 	ldub  [ %g1 + 0x1a ], %g1
a001a31c:	c2 2e 20 16 	stb  %g1, [ %i0 + 0x16 ]
a001a320:	88 08 a0 ff 	and  %g2, 0xff, %g4
a001a324:	c4 2e 20 14 	stb  %g2, [ %i0 + 0x14 ]
a001a328:	80 a1 20 01 	cmp  %g4, 1
a001a32c:	02 80 00 07 	be  a001a348 <LexLtRetimerCrHandler.lto_priv.254+0xa0>
a001a330:	94 10 3f e1 	mov  -31, %o2
a001a334:	86 19 20 02 	xor  %g4, 2, %g3
a001a338:	80 a0 00 03 	cmp  %g0, %g3
a001a33c:	90 40 3f ff 	addx  %g0, -1, %o0
a001a340:	92 0a 20 b4 	and  %o0, 0xb4, %o1
a001a344:	94 02 60 0f 	add  %o1, 0xf, %o2
a001a348:	96 08 60 ff 	and  %g1, 0xff, %o3
a001a34c:	80 a2 e0 06 	cmp  %o3, 6
a001a350:	02 80 00 07 	be  a001a36c <LexLtRetimerCrHandler.lto_priv.254+0xc4>
a001a354:	d4 2e 20 15 	stb  %o2, [ %i0 + 0x15 ]
a001a358:	80 a2 e0 0a 	cmp  %o3, 0xa
a001a35c:	02 80 00 04 	be  a001a36c <LexLtRetimerCrHandler.lto_priv.254+0xc4>
a001a360:	80 a2 e0 14 	cmp  %o3, 0x14
a001a364:	32 80 00 02 	bne,a   a001a36c <LexLtRetimerCrHandler.lto_priv.254+0xc4>
a001a368:	82 10 3f ff 	mov  -1, %g1
a001a36c:	c2 2e 20 17 	stb  %g1, [ %i0 + 0x17 ]
a001a370:	98 08 60 ff 	and  %g1, 0xff, %o4
a001a374:	80 a3 20 14 	cmp  %o4, 0x14
a001a378:	02 80 00 06 	be  a001a390 <LexLtRetimerCrHandler.lto_priv.254+0xe8>
a001a37c:	82 10 20 00 	clr  %g1
a001a380:	82 1b 20 0a 	xor  %o4, 0xa, %g1
a001a384:	80 a0 00 01 	cmp  %g0, %g1
a001a388:	82 10 20 02 	mov  2, %g1
a001a38c:	82 40 7f ff 	addx  %g1, -1, %g1
a001a390:	1b 28 40 1c 	sethi  %hi(0xa1007000), %o5
a001a394:	1f 3e 44 86 	sethi  %hi(0xf9121800), %o7
a001a398:	82 08 60 03 	and  %g1, 3, %g1
a001a39c:	83 28 60 04 	sll  %g1, 4, %g1
a001a3a0:	82 10 60 08 	or  %g1, 8, %g1
a001a3a4:	90 13 e2 01 	or  %o7, 0x201, %o0
a001a3a8:	c2 2b 62 51 	stb  %g1, [ %o5 + 0x251 ]
a001a3ac:	7f ff 9a 06 	call  a0000bc4 <_ilog>
a001a3b0:	92 10 20 01 	mov  1, %o1
a001a3b4:	94 10 20 0c 	mov  0xc, %o2
a001a3b8:	92 10 20 00 	clr  %o1
a001a3bc:	7f ff 98 53 	call  a0000508 <memset>
a001a3c0:	90 07 bf f4 	add  %fp, -12, %o0
a001a3c4:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a001a3c8:	82 10 62 98 	or  %g1, 0x298, %g1	! a0021e98 <crPhaseSteps.lto_priv.690>
a001a3cc:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a001a3d0:	03 28 00 62 	sethi  %hi(0xa0018800), %g1
a001a3d4:	82 10 63 a0 	or  %g1, 0x3a0, %g1	! a0018ba0 <RetimerCRPhaseDoneHandler.lto_priv.688>
a001a3d8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a001a3dc:	82 10 20 04 	mov  4, %g1
a001a3e0:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a001a3e4:	82 10 20 02 	mov  2, %g1
a001a3e8:	90 07 bf f4 	add  %fp, -12, %o0
a001a3ec:	40 00 03 65 	call  a001b180 <I2CD_DP159SetConfiguration.lto_priv.683>
a001a3f0:	c2 2e 20 11 	stb  %g1, [ %i0 + 0x11 ]
a001a3f4:	7f ff 9b b3 	call  a00012c0 <TIMING_TimerStart>
a001a3f8:	d0 07 20 cc 	ld  [ %i4 + 0xcc ], %o0
a001a3fc:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001a400:	b0 17 61 e4 	or  %i5, 0x1e4, %i0	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001a404:	f8 06 20 20 	ld  [ %i0 + 0x20 ], %i4
a001a408:	85 37 20 1a 	srl  %i4, 0x1a, %g2
a001a40c:	94 10 20 25 	mov  0x25, %o2
a001a410:	ba 08 a0 01 	and  %g2, 1, %i5
a001a414:	92 10 20 00 	clr  %o1
a001a418:	7f ff 98 3c 	call  a0000508 <memset>
a001a41c:	90 06 20 24 	add  %i0, 0x24, %o0
a001a420:	94 10 20 1a 	mov  0x1a, %o2
a001a424:	92 10 20 00 	clr  %o1
a001a428:	7f ff 98 38 	call  a0000508 <memset>
a001a42c:	90 06 20 06 	add  %i0, 6, %o0
a001a430:	82 10 3f ff 	mov  -1, %g1
a001a434:	94 10 20 04 	mov  4, %o2
a001a438:	c2 2e 20 06 	stb  %g1, [ %i0 + 6 ]
a001a43c:	92 10 20 00 	clr  %o1
a001a440:	7f ff 98 32 	call  a0000508 <memset>
a001a444:	90 06 20 20 	add  %i0, 0x20, %o0
a001a448:	c2 0e 20 20 	ldub  [ %i0 + 0x20 ], %g1
a001a44c:	89 2f 60 02 	sll  %i5, 2, %g4
a001a450:	82 08 7f fb 	and  %g1, -5, %g1
a001a454:	86 10 40 04 	or  %g1, %g4, %g3
a001a458:	10 80 00 07 	b  a001a474 <LexLtRetimerCrHandler.lto_priv.254+0x1cc>
a001a45c:	c6 2e 20 20 	stb  %g3, [ %i0 + 0x20 ]
a001a460:	02 80 00 05 	be  a001a474 <LexLtRetimerCrHandler.lto_priv.254+0x1cc>
a001a464:	b2 10 20 07 	mov  7, %i1
a001a468:	7f ff f8 2a 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a46c:	90 10 00 18 	mov  %i0, %o0
a001a470:	b2 10 00 08 	mov  %o0, %i1
a001a474:	81 c7 e0 08 	ret 
a001a478:	91 e8 00 19 	restore  %g0, %i1, %o0

a001a47c <LexLtCheckRetimerLockHandler.lto_priv.255>:
a001a47c:	9d e3 bf e0 	save  %sp, -32, %sp
a001a480:	82 96 20 00 	orcc  %i0, 0, %g1
a001a484:	12 80 00 05 	bne  a001a498 <LexLtCheckRetimerLockHandler.lto_priv.255+0x1c>
a001a488:	80 a0 60 07 	cmp  %g1, 7
a001a48c:	7f ff ef 5b 	call  a00161f8 <I2CD_linkTrainingPollForPllLock.constprop.154>
a001a490:	b0 10 00 19 	mov  %i1, %i0
a001a494:	30 80 00 1b 	b,a   a001a500 <RexPmIdlePendingHandler.lto_priv.221+0x3c>
a001a498:	02 80 00 18 	be  a001a4f8 <RexPmIdlePendingHandler.lto_priv.221+0x34>
a001a49c:	80 a0 60 09 	cmp  %g1, 9
a001a4a0:	12 80 00 14 	bne  a001a4f0 <RexPmIdlePendingHandler.lto_priv.221+0x2c>
a001a4a4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a4a8:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001a4ac:	c4 08 60 14 	ldub  [ %g1 + 0x14 ], %g2
a001a4b0:	80 a0 a0 02 	cmp  %g2, 2
a001a4b4:	12 80 00 0b 	bne  a001a4e0 <RexPmIdlePendingHandler.lto_priv.221+0x1c>
a001a4b8:	86 10 20 01 	mov  1, %g3
a001a4bc:	13 28 40 1d 	sethi  %hi(0xa1007400), %o1
a001a4c0:	88 12 60 cc 	or  %o1, 0xcc, %g4	! a10074cc <lexTransCtx.lto_priv.665>
a001a4c4:	90 10 20 10 	mov  0x10, %o0
a001a4c8:	c0 29 20 18 	clrb  [ %g4 + 0x18 ]
a001a4cc:	92 01 20 18 	add  %g4, 0x18, %o1
a001a4d0:	7f ff f6 8e 	call  a0017f08 <LexPmStateSendEventWithData>
a001a4d4:	b2 10 20 00 	clr  %i1
a001a4d8:	81 c7 e0 08 	ret 
a001a4dc:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a4e0:	40 00 01 2a 	call  a001a988 <LexLtVsAdvertiseAlgorithm>
a001a4e4:	c6 28 60 09 	stb  %g3, [ %g1 + 9 ]
a001a4e8:	81 c7 e0 08 	ret 
a001a4ec:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a4f0:	7f ff f8 08 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a4f4:	81 e8 00 00 	restore 
a001a4f8:	b2 10 20 08 	mov  8, %i1
a001a4fc:	b0 10 00 19 	mov  %i1, %i0
a001a500:	81 c7 e0 08 	ret 
a001a504:	81 e8 00 00 	restore 

a001a508 <LexLtGtpSetupHandler.lto_priv.256>:
a001a508:	9d e3 bf e0 	save  %sp, -32, %sp
a001a50c:	82 96 20 00 	orcc  %i0, 0, %g1
a001a510:	12 80 00 07 	bne  a001a52c <LexLtGtpSetupHandler.lto_priv.256+0x24>
a001a514:	80 a0 60 0a 	cmp  %g1, 0xa
a001a518:	15 28 00 63 	sethi  %hi(0xa0018c00), %o2
a001a51c:	40 00 04 37 	call  a001b5f8 <bb_top_dpConfigureDpTransceiverLexA7>
a001a520:	90 12 a0 d0 	or  %o2, 0xd0, %o0	! a0018cd0 <TransceiverConfigCallback.lto_priv.687>
a001a524:	81 c7 e0 08 	ret 
a001a528:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a52c:	12 80 00 06 	bne  a001a544 <LexLtGtpSetupHandler.lto_priv.256+0x3c>
a001a530:	80 a0 60 08 	cmp  %g1, 8
a001a534:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a538:	d0 00 62 04 	ld  [ %g1 + 0x204 ], %o0	! a1002204 <lexTransInitCtx.lto_priv.597+0x20>
a001a53c:	10 80 00 07 	b  a001a558 <RexPmDisablePendingHandler.lto_priv.222+0x10>
a001a540:	03 08 00 00 	sethi  %hi(0x20000000), %g1
a001a544:	12 80 00 0a 	bne  a001a56c <RexPmDisablePendingHandler.lto_priv.222+0x24>
a001a548:	80 a0 60 09 	cmp  %g1, 9
a001a54c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a550:	d0 00 62 04 	ld  [ %g1 + 0x204 ], %o0	! a1002204 <lexTransInitCtx.lto_priv.597+0x20>
a001a554:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a001a558:	80 8a 00 01 	btst  %o0, %g1
a001a55c:	32 80 00 1b 	bne,a   a001a5c8 <RexPmDisablePendingHandler.lto_priv.222+0x80>
a001a560:	b2 10 20 09 	mov  9, %i1
a001a564:	81 c7 e0 08 	ret 
a001a568:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a56c:	12 80 00 15 	bne  a001a5c0 <RexPmDisablePendingHandler.lto_priv.222+0x78>
a001a570:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001a574:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001a578:	c4 08 60 14 	ldub  [ %g1 + 0x14 ], %g2
a001a57c:	80 a0 a0 02 	cmp  %g2, 2
a001a580:	12 80 00 0c 	bne  a001a5b0 <RexPmDisablePendingHandler.lto_priv.222+0x68>
a001a584:	86 10 20 01 	mov  1, %g3
a001a588:	13 28 40 1d 	sethi  %hi(0xa1007400), %o1
a001a58c:	82 10 20 01 	mov  1, %g1
a001a590:	88 12 60 cc 	or  %o1, 0xcc, %g4
a001a594:	90 10 20 10 	mov  0x10, %o0
a001a598:	c2 29 20 18 	stb  %g1, [ %g4 + 0x18 ]
a001a59c:	92 01 20 18 	add  %g4, 0x18, %o1
a001a5a0:	7f ff f6 5a 	call  a0017f08 <LexPmStateSendEventWithData>
a001a5a4:	b2 10 20 00 	clr  %i1
a001a5a8:	81 c7 e0 08 	ret 
a001a5ac:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a5b0:	40 00 00 f6 	call  a001a988 <LexLtVsAdvertiseAlgorithm>
a001a5b4:	c6 28 60 09 	stb  %g3, [ %g1 + 9 ]
a001a5b8:	81 c7 e0 08 	ret 
a001a5bc:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a5c0:	7f ff f7 d4 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a5c4:	81 e8 00 00 	restore 
a001a5c8:	b0 10 00 19 	mov  %i1, %i0
a001a5cc:	81 c7 e0 08 	ret 
a001a5d0:	81 e8 00 00 	restore 

a001a5d4 <LexLtVsAdvertiseHandler.lto_priv.257>:
a001a5d4:	9d e3 bf e0 	save  %sp, -32, %sp
a001a5d8:	82 96 20 00 	orcc  %i0, 0, %g1
a001a5dc:	12 80 00 05 	bne  a001a5f0 <LexLtVsAdvertiseHandler.lto_priv.257+0x1c>
a001a5e0:	80 a0 60 0b 	cmp  %g1, 0xb
a001a5e4:	40 00 00 e9 	call  a001a988 <LexLtVsAdvertiseAlgorithm>
a001a5e8:	b0 10 00 19 	mov  %i1, %i0
a001a5ec:	30 80 00 08 	b,a   a001a60c <RexPmComplianceHandler.lto_priv.223+0x14>
a001a5f0:	02 bf ff fd 	be  a001a5e4 <LexLtVsAdvertiseHandler.lto_priv.257+0x10>
a001a5f4:	80 a0 60 0c 	cmp  %g1, 0xc
a001a5f8:	02 80 00 04 	be  a001a608 <RexPmComplianceHandler.lto_priv.223+0x10>
a001a5fc:	b2 10 20 0a 	mov  0xa, %i1
a001a600:	7f ff f7 c4 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a604:	81 e8 00 00 	restore 
a001a608:	b0 10 00 19 	mov  %i1, %i0
a001a60c:	81 c7 e0 08 	ret 
a001a610:	81 e8 00 00 	restore 

a001a614 <LexLtWaitTps23Handler.lto_priv.258>:
a001a614:	9d e3 bf e0 	save  %sp, -32, %sp
a001a618:	82 96 20 00 	orcc  %i0, 0, %g1
a001a61c:	12 80 00 0d 	bne  a001a650 <LexLtWaitTps23Handler.lto_priv.258+0x3c>
a001a620:	80 a0 60 0d 	cmp  %g1, 0xd
a001a624:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a628:	c2 08 60 e8 	ldub  [ %g1 + 0xe8 ], %g1	! a10074e8 <lexTransCtx.lto_priv.665+0x1c>
a001a62c:	82 00 7f fe 	add  %g1, -2, %g1
a001a630:	82 08 60 ff 	and  %g1, 0xff, %g1
a001a634:	80 a0 60 01 	cmp  %g1, 1
a001a638:	38 80 00 0a 	bgu,a   a001a660 <LexLtWaitTps23Handler.lto_priv.258+0x4c>
a001a63c:	b0 10 00 19 	mov  %i1, %i0
a001a640:	7f ff fb 0f 	call  a001927c <AUX_LexStartChannelEQ.lto_priv.700>
a001a644:	b2 10 20 0b 	mov  0xb, %i1
a001a648:	81 c7 e0 08 	ret 
a001a64c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a650:	02 bf ff fc 	be  a001a640 <LexLtWaitTps23Handler.lto_priv.258+0x2c>
a001a654:	01 00 00 00 	nop 
a001a658:	7f ff f7 ae 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a65c:	81 e8 00 00 	restore 
a001a660:	81 c7 e0 08 	ret 
a001a664:	81 e8 00 00 	restore 

a001a668 <LexLtCheckGtpFrqHandler.lto_priv.259>:
a001a668:	80 a2 20 0f 	cmp  %o0, 0xf
a001a66c:	02 80 00 05 	be  a001a680 <RexPmErrorHandler.lto_priv.224+0x4>
a001a670:	01 00 00 00 	nop 
a001a674:	82 13 c0 00 	mov  %o7, %g1
a001a678:	7f ff f7 a6 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a67c:	9e 10 40 00 	mov  %g1, %o7
a001a680:	81 c3 e0 08 	retl 
a001a684:	90 10 20 0c 	mov  0xc, %o0

a001a688 <LexLtWaitSymbolLockHandler.lto_priv.260>:
a001a688:	80 a2 20 0e 	cmp  %o0, 0xe
a001a68c:	02 80 00 05 	be  a001a6a0 <LexLtWaitSymbolLockHandler.lto_priv.260+0x18>
a001a690:	01 00 00 00 	nop 
a001a694:	82 13 c0 00 	mov  %o7, %g1
a001a698:	7f ff f7 9e 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a69c:	9e 10 40 00 	mov  %g1, %o7
a001a6a0:	81 c3 e0 08 	retl 
a001a6a4:	90 10 20 0d 	mov  0xd, %o0

a001a6a8 <LexLtPeAdvertiseHandler.lto_priv.261>:
a001a6a8:	9d e3 bf e0 	save  %sp, -32, %sp
a001a6ac:	80 a6 20 00 	cmp  %i0, 0
a001a6b0:	12 80 00 61 	bne  a001a834 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0xd8>
a001a6b4:	80 a6 20 10 	cmp  %i0, 0x10
a001a6b8:	92 10 20 00 	clr  %o1
a001a6bc:	11 3e 42 42 	sethi  %hi(0xf9090800), %o0
a001a6c0:	7f ff 99 41 	call  a0000bc4 <_ilog>
a001a6c4:	90 12 20 02 	or  %o0, 2, %o0	! f9090802 <curr_flash_pos+0x38633dda>
a001a6c8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001a6cc:	c2 00 63 6c 	ld  [ %g1 + 0x36c ], %g1	! a100636c <gtp.lto_priv.288>
a001a6d0:	c2 00 60 08 	ld  [ %g1 + 8 ], %g1
a001a6d4:	80 88 61 00 	btst  0x100, %g1
a001a6d8:	12 80 00 05 	bne  a001a6ec <RexPmCommonHandler.lto_priv.646+0x20>
a001a6dc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001a6e0:	33 3e 09 43 	sethi  %hi(0xf8250c00), %i1
a001a6e4:	7f ff ca 2b 	call  a000cf90 <_iassert>
a001a6e8:	90 16 60 07 	or  %i1, 7, %o0	! f8250c07 <curr_flash_pos+0x377f41df>
a001a6ec:	c8 00 63 88 	ld  [ %g1 + 0x388 ], %g4
a001a6f0:	c2 01 20 14 	ld  [ %g4 + 0x14 ], %g1
a001a6f4:	13 00 00 10 	sethi  %hi(0x4000), %o1
a001a6f8:	82 28 40 09 	andn  %g1, %o1, %g1
a001a6fc:	c2 21 20 14 	st  %g1, [ %g4 + 0x14 ]
a001a700:	31 28 40 0b 	sethi  %hi(0xa1002c00), %i0
a001a704:	fa 06 20 00 	ld  [ %i0 ], %i5
a001a708:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a001a70c:	82 10 60 07 	or  %g1, 7, %g1	! 40000007 <__target_size+0x3ffa36df>
a001a710:	c2 27 61 6c 	st  %g1, [ %i5 + 0x16c ]
a001a714:	15 28 40 1d 	sethi  %hi(0xa1007400), %o2
a001a718:	b6 12 a0 cc 	or  %o2, 0xcc, %i3	! a10074cc <lexTransCtx.lto_priv.665>
a001a71c:	7f ff bf e1 	call  a000a6a0 <DP_SetLaneCount>
a001a720:	d0 0e e0 1b 	ldub  [ %i3 + 0x1b ], %o0
a001a724:	7f ff bf c8 	call  a000a644 <DP_SetMainLinkBandwidth>
a001a728:	d0 0e e0 1a 	ldub  [ %i3 + 0x1a ], %o0
a001a72c:	7f ff c0 08 	call  a000a74c <DP_SetEnhancedFramingEnable>
a001a730:	d0 0e e0 1d 	ldub  [ %i3 + 0x1d ], %o0
a001a734:	c2 06 20 00 	ld  [ %i0 ], %g1
a001a738:	d6 00 60 04 	ld  [ %g1 + 4 ], %o3
a001a73c:	98 0a ff 7f 	and  %o3, -129, %o4
a001a740:	d8 20 60 04 	st  %o4, [ %g1 + 4 ]
a001a744:	90 10 20 01 	mov  1, %o0
a001a748:	da 00 60 04 	ld  [ %g1 + 4 ], %o5
a001a74c:	b8 0b 7f bf 	and  %o5, -65, %i4
a001a750:	f8 20 60 04 	st  %i4, [ %g1 + 4 ]
a001a754:	3b 28 00 81 	sethi  %hi(0xa0020400), %i5
a001a758:	7f ff f1 89 	call  a0016d7c <DP_EnableLaneAligner>
a001a75c:	d2 0e e0 1c 	ldub  [ %i3 + 0x1c ], %o1
a001a760:	c4 06 20 00 	ld  [ %i0 ], %g2
a001a764:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
a001a768:	82 08 60 0c 	and  %g1, 0xc, %g1
a001a76c:	94 17 60 44 	or  %i5, 0x44, %o2
a001a770:	07 28 00 81 	sethi  %hi(0xa0020400), %g3
a001a774:	d6 02 80 01 	ld  [ %o2 + %g1 ], %o3
a001a778:	90 10 e0 50 	or  %g3, 0x50, %o0
a001a77c:	c8 02 00 01 	ld  [ %o0 + %g1 ], %g4
a001a780:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a784:	c2 00 62 34 	ld  [ %g1 + 0x234 ], %g1	! a1007634 <bb_top_registers.lto_priv.172>
a001a788:	f6 00 60 24 	ld  [ %g1 + 0x24 ], %i3
a001a78c:	98 16 e0 02 	or  %i3, 2, %o4
a001a790:	d8 20 60 24 	st  %o4, [ %g1 + 0x24 ]
a001a794:	39 20 00 00 	sethi  %hi(0x80000000), %i4
a001a798:	da 00 60 28 	ld  [ %g1 + 0x28 ], %o5
a001a79c:	86 13 40 1c 	or  %o5, %i4, %g3
a001a7a0:	c6 20 60 28 	st  %g3, [ %g1 + 0x28 ]
a001a7a4:	13 00 00 0f 	sethi  %hi(0x3c00), %o1
a001a7a8:	b0 12 63 ff 	or  %o1, 0x3ff, %i0	! 3fff <__flashcode_size+0x44f>
a001a7ac:	90 09 00 18 	and  %g4, %i0, %o0
a001a7b0:	c8 00 60 28 	ld  [ %g1 + 0x28 ], %g4
a001a7b4:	93 2a 20 10 	sll  %o0, 0x10, %o1
a001a7b8:	3b 0f ff c0 	sethi  %hi(0x3fff0000), %i5
a001a7bc:	94 29 00 1d 	andn  %g4, %i5, %o2
a001a7c0:	b6 12 80 09 	or  %o2, %o1, %i3
a001a7c4:	f6 20 60 28 	st  %i3, [ %g1 + 0x28 ]
a001a7c8:	b0 0a c0 18 	and  %o3, %i0, %i0
a001a7cc:	d6 00 60 28 	ld  [ %g1 + 0x28 ], %o3
a001a7d0:	19 3f ff f0 	sethi  %hi(0xffffc000), %o4
a001a7d4:	9a 0a c0 0c 	and  %o3, %o4, %o5
a001a7d8:	b8 13 40 18 	or  %o5, %i0, %i4
a001a7dc:	f8 20 60 28 	st  %i4, [ %g1 + 0x28 ]
a001a7e0:	07 00 01 00 	sethi  %hi(0x40000), %g3
a001a7e4:	d0 00 60 2c 	ld  [ %g1 + 0x2c ], %o0
a001a7e8:	92 12 00 03 	or  %o0, %g3, %o1
a001a7ec:	d2 20 60 2c 	st  %o1, [ %g1 + 0x2c ]
a001a7f0:	c8 00 60 24 	ld  [ %g1 + 0x24 ], %g4
a001a7f4:	ba 11 20 01 	or  %g4, 1, %i5
a001a7f8:	fa 20 60 24 	st  %i5, [ %g1 + 0x24 ]
a001a7fc:	c2 00 a0 10 	ld  [ %g2 + 0x10 ], %g1
a001a800:	82 10 60 01 	or  %g1, 1, %g1
a001a804:	c2 20 a0 10 	st  %g1, [ %g2 + 0x10 ]
a001a808:	c2 00 a0 40 	ld  [ %g2 + 0x40 ], %g1
a001a80c:	82 10 60 01 	or  %g1, 1, %g1
a001a810:	c2 20 a0 40 	st  %g1, [ %g2 + 0x40 ]
a001a814:	c2 00 a0 30 	ld  [ %g2 + 0x30 ], %g1
a001a818:	82 10 60 01 	or  %g1, 1, %g1
a001a81c:	c2 20 a0 30 	st  %g1, [ %g2 + 0x30 ]
a001a820:	c2 00 a0 34 	ld  [ %g2 + 0x34 ], %g1
a001a824:	82 10 60 01 	or  %g1, 1, %g1
a001a828:	c2 20 a0 34 	st  %g1, [ %g2 + 0x34 ]
a001a82c:	81 c7 e0 08 	ret 
a001a830:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a834:	02 80 00 2a 	be  a001a8dc <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x180>
a001a838:	80 a6 20 0b 	cmp  %i0, 0xb
a001a83c:	12 80 00 1d 	bne  a001a8b0 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x154>
a001a840:	80 a6 20 01 	cmp  %i0, 1
a001a844:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a848:	c2 08 60 e8 	ldub  [ %g1 + 0xe8 ], %g1	! a10074e8 <lexTransCtx.lto_priv.665+0x1c>
a001a84c:	80 a0 60 00 	cmp  %g1, 0
a001a850:	02 80 00 2c 	be  a001a900 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x1a4>
a001a854:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a001a858:	90 10 a1 e4 	or  %g2, 0x1e4, %o0	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001a85c:	c2 0a 20 0b 	ldub  [ %o0 + 0xb ], %g1
a001a860:	88 08 60 ff 	and  %g1, 0xff, %g4
a001a864:	80 a1 20 02 	cmp  %g4, 2
a001a868:	02 80 00 26 	be  a001a900 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x1a4>
a001a86c:	c6 0a 20 0a 	ldub  [ %o0 + 0xa ], %g3
a001a870:	93 28 e0 01 	sll  %g3, 1, %o1
a001a874:	3b 28 00 86 	sethi  %hi(0xa0021800), %i5
a001a878:	94 17 63 80 	or  %i5, 0x380, %o2	! a0021b80 <currentVSPairs.lto_priv.668>
a001a87c:	d6 0a 80 09 	ldub  [ %o2 + %o1 ], %o3
a001a880:	99 2a e0 01 	sll  %o3, 1, %o4
a001a884:	1f 28 40 1d 	sethi  %hi(0xa1007400), %o7
a001a888:	9a 03 00 0b 	add  %o4, %o3, %o5
a001a88c:	b0 13 e3 69 	or  %o7, 0x369, %i0
a001a890:	b6 06 00 0d 	add  %i0, %o5, %i3
a001a894:	b8 06 c0 04 	add  %i3, %g4, %i4
a001a898:	c4 0f 20 01 	ldub  [ %i4 + 1 ], %g2
a001a89c:	80 a0 a0 00 	cmp  %g2, 0
a001a8a0:	32 80 00 11 	bne,a   a001a8e4 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x188>
a001a8a4:	82 00 60 01 	inc  %g1
a001a8a8:	81 c7 e0 08 	ret 
a001a8ac:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a8b0:	12 80 00 09 	bne  a001a8d4 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x178>
a001a8b4:	80 a6 60 0e 	cmp  %i1, 0xe
a001a8b8:	02 80 00 07 	be  a001a8d4 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x178>
a001a8bc:	80 a6 60 02 	cmp  %i1, 2
a001a8c0:	02 80 00 05 	be  a001a8d4 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x178>
a001a8c4:	01 00 00 00 	nop 
a001a8c8:	7f ff f1 20 	call  a0016d48 <DP_ResetSinkAndEncoder>
a001a8cc:	b0 10 00 19 	mov  %i1, %i0
a001a8d0:	30 80 00 0d 	b,a   a001a904 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x1a8>
a001a8d4:	7f ff f7 0f 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a8d8:	81 e8 00 00 	restore 
a001a8dc:	10 80 00 09 	b  a001a900 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x1a4>
a001a8e0:	b2 10 20 0e 	mov  0xe, %i1
a001a8e4:	c2 2a 20 0b 	stb  %g1, [ %o0 + 0xb ]
a001a8e8:	82 08 60 ff 	and  %g1, 0xff, %g1
a001a8ec:	c6 0a 20 10 	ldub  [ %o0 + 0x10 ], %g3
a001a8f0:	80 a0 40 03 	cmp  %g1, %g3
a001a8f4:	02 80 00 03 	be  a001a900 <RexPmCpuMsgReceivedEventHandler.lto_priv.773+0x1a4>
a001a8f8:	82 10 20 01 	mov  1, %g1
a001a8fc:	c2 2a 20 1d 	stb  %g1, [ %o0 + 0x1d ]
a001a900:	b0 10 00 19 	mov  %i1, %i0
a001a904:	81 c7 e0 08 	ret 
a001a908:	81 e8 00 00 	restore 

a001a90c <LexLtLinkTrainedHandler.lto_priv.262>:
a001a90c:	9d e3 bf e0 	save  %sp, -32, %sp
a001a910:	80 a6 20 00 	cmp  %i0, 0
a001a914:	12 80 00 10 	bne  a001a954 <LexLtLinkTrainedHandler.lto_priv.262+0x48>
a001a918:	80 a6 20 01 	cmp  %i0, 1
a001a91c:	7f ff f5 82 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001a920:	90 10 20 0f 	mov  0xf, %o0
a001a924:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a928:	d0 00 60 cc 	ld  [ %g1 + 0xcc ], %o0	! a10074cc <lexTransCtx.lto_priv.665>
a001a92c:	7f ff 9a 73 	call  a00012f8 <TIMING_TimerStop>
a001a930:	ba 10 60 cc 	or  %g1, 0xcc, %i5
a001a934:	d6 0f 60 1d 	ldub  [ %i5 + 0x1d ], %o3
a001a938:	d4 0f 60 1b 	ldub  [ %i5 + 0x1b ], %o2
a001a93c:	d2 0f 60 1a 	ldub  [ %i5 + 0x1a ], %o1
a001a940:	11 3e c1 d3 	sethi  %hi(0xfb074c00), %o0
a001a944:	7f ff 98 a0 	call  a0000bc4 <_ilog>
a001a948:	90 12 22 02 	or  %o0, 0x202, %o0	! fb074e02 <curr_flash_pos+0x3a6183da>
a001a94c:	81 c7 e0 08 	ret 
a001a950:	91 e8 00 19 	restore  %g0, %i1, %o0
a001a954:	12 80 00 09 	bne  a001a978 <LexLtLinkTrainedHandler.lto_priv.262+0x6c>
a001a958:	80 a6 60 02 	cmp  %i1, 2
a001a95c:	02 80 00 07 	be  a001a978 <LexLtLinkTrainedHandler.lto_priv.262+0x6c>
a001a960:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a964:	7f ff 9a 65 	call  a00012f8 <TIMING_TimerStop>
a001a968:	d0 00 60 d4 	ld  [ %g1 + 0xd4 ], %o0	! a10074d4 <lexTransCtx.lto_priv.665+0x8>
a001a96c:	7f ff f0 f7 	call  a0016d48 <DP_ResetSinkAndEncoder>
a001a970:	b0 10 00 19 	mov  %i1, %i0
a001a974:	30 80 00 03 	b,a   a001a980 <LexLtLinkTrainedHandler.lto_priv.262+0x74>
a001a978:	7f ff f6 e6 	call  a0018510 <AUX_LexLtCommonHandler.lto_priv.699>
a001a97c:	81 e8 00 00 	restore 
a001a980:	81 c7 e0 08 	ret 
a001a984:	81 e8 00 00 	restore 

a001a988 <LexLtVsAdvertiseAlgorithm>:
a001a988:	9d e3 bf e0 	save  %sp, -32, %sp
a001a98c:	7f ff fa 30 	call  a001924c <AUX_LexHasCR.lto_priv.698>
a001a990:	01 00 00 00 	nop 
a001a994:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001a998:	c2 08 60 e8 	ldub  [ %g1 + 0xe8 ], %g1	! a10074e8 <lexTransCtx.lto_priv.665+0x1c>
a001a99c:	80 a0 60 00 	cmp  %g1, 0
a001a9a0:	02 80 00 2f 	be  a001aa5c <LexLtVsAdvertiseAlgorithm+0xd4>
a001a9a4:	01 00 00 00 	nop 
a001a9a8:	7f ff fa 29 	call  a001924c <AUX_LexHasCR.lto_priv.698>
a001a9ac:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001a9b0:	80 a2 20 00 	cmp  %o0, 0
a001a9b4:	02 80 00 18 	be  a001aa14 <LexLtVsAdvertiseAlgorithm+0x8c>
a001a9b8:	ba 17 61 e4 	or  %i5, 0x1e4, %i5
a001a9bc:	c2 0f 60 14 	ldub  [ %i5 + 0x14 ], %g1
a001a9c0:	40 00 09 d2 	call  a001d108 <LexAdvertiseNextVsAvailable.lto_priv.697>
a001a9c4:	c2 2f 60 06 	stb  %g1, [ %i5 + 6 ]
a001a9c8:	07 28 00 86 	sethi  %hi(0xa0021800), %g3
a001a9cc:	80 a2 20 00 	cmp  %o0, 0
a001a9d0:	02 80 00 07 	be  a001a9ec <LexLtVsAdvertiseAlgorithm+0x64>
a001a9d4:	88 10 e3 80 	or  %g3, 0x380, %g4
a001a9d8:	c2 0f 60 0a 	ldub  [ %i5 + 0xa ], %g1
a001a9dc:	83 28 60 01 	sll  %g1, 1, %g1
a001a9e0:	82 01 00 01 	add  %g4, %g1, %g1
a001a9e4:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
a001a9e8:	c2 2f 60 0a 	stb  %g1, [ %i5 + 0xa ]
a001a9ec:	c2 0f 60 0a 	ldub  [ %i5 + 0xa ], %g1
a001a9f0:	83 28 60 01 	sll  %g1, 1, %g1
a001a9f4:	d0 0f 60 0c 	ldub  [ %i5 + 0xc ], %o0
a001a9f8:	c2 09 00 01 	ldub  [ %g4 + %g1 ], %g1
a001a9fc:	80 a2 00 01 	cmp  %o0, %g1
a001aa00:	02 80 00 03 	be  a001aa0c <LexLtVsAdvertiseAlgorithm+0x84>
a001aa04:	82 10 20 01 	mov  1, %g1
a001aa08:	c2 2f 60 1d 	stb  %g1, [ %i5 + 0x1d ]
a001aa0c:	81 c7 e0 08 	ret 
a001aa10:	81 e8 00 00 	restore 
a001aa14:	c2 0f 60 06 	ldub  [ %i5 + 6 ], %g1
a001aa18:	80 a0 60 ff 	cmp  %g1, 0xff
a001aa1c:	02 80 00 05 	be  a001aa30 <LexLtVsAdvertiseAlgorithm+0xa8>
a001aa20:	82 10 20 01 	mov  1, %g1
a001aa24:	c2 2f 60 07 	stb  %g1, [ %i5 + 7 ]
a001aa28:	81 c7 e0 08 	ret 
a001aa2c:	81 e8 00 00 	restore 
a001aa30:	40 00 09 b6 	call  a001d108 <LexAdvertiseNextVsAvailable.lto_priv.697>
a001aa34:	01 00 00 00 	nop 
a001aa38:	80 a2 20 00 	cmp  %o0, 0
a001aa3c:	02 80 00 08 	be  a001aa5c <LexLtVsAdvertiseAlgorithm+0xd4>
a001aa40:	01 00 00 00 	nop 
a001aa44:	c2 0f 60 0a 	ldub  [ %i5 + 0xa ], %g1
a001aa48:	84 08 60 ff 	and  %g1, 0xff, %g2
a001aa4c:	80 a0 a0 08 	cmp  %g2, 8
a001aa50:	18 bf ff ef 	bgu  a001aa0c <LexLtVsAdvertiseAlgorithm+0x84>
a001aa54:	82 00 60 01 	inc  %g1
a001aa58:	c2 2f 60 0a 	stb  %g1, [ %i5 + 0xa ]
a001aa5c:	81 c7 e0 08 	ret 
a001aa60:	81 e8 00 00 	restore 

a001aa64 <DP_AUX_LexErrorRecovery>:
a001aa64:	9d e3 bf e0 	save  %sp, -32, %sp
a001aa68:	80 a6 20 00 	cmp  %i0, 0
a001aa6c:	12 80 00 04 	bne  a001aa7c <DP_AUX_LexErrorRecovery+0x18>
a001aa70:	80 a6 20 01 	cmp  %i0, 1
a001aa74:	7f ff fd 3b 	call  a0019f60 <DP_LEX_resetStreamExtractor>
a001aa78:	81 e8 00 00 	restore 
a001aa7c:	12 80 00 0a 	bne  a001aaa4 <DP_AUX_LexErrorRecovery+0x40>
a001aa80:	01 00 00 00 	nop 
a001aa84:	7f ff f0 a1 	call  a0016d08 <DP_ResetEncoder>
a001aa88:	90 10 20 01 	mov  1, %o0	! 1 <__lex_srodata_size+0x1>
a001aa8c:	7f ff f0 9f 	call  a0016d08 <DP_ResetEncoder>
a001aa90:	90 10 20 00 	clr  %o0
a001aa94:	7f ff f0 e0 	call  a0016e14 <DP_ConfigureEncoderExtractor>
a001aa98:	01 00 00 00 	nop 
a001aa9c:	7f ff f0 cf 	call  a0016dd8 <DP_EnableStreamEncoder>
a001aaa0:	81 e8 00 00 	restore 
a001aaa4:	81 c7 e0 08 	ret 
a001aaa8:	81 e8 00 00 	restore 

a001aaac <LexLtStateSendEventWithNoData>:
a001aaac:	92 10 00 08 	mov  %o0, %o1
a001aab0:	94 10 20 00 	clr  %o2
a001aab4:	11 28 00 67 	sethi  %hi(0xa0019c00), %o0
a001aab8:	90 12 23 a0 	or  %o0, 0x3a0, %o0	! a0019fa0 <LexLtEventCallback.lto_priv.703>
a001aabc:	82 13 c0 00 	mov  %o7, %g1
a001aac0:	7f ff ad 06 	call  a0005ed8 <CALLBACK_Run>
a001aac4:	9e 10 40 00 	mov  %g1, %o7

a001aac8 <LexAuxHandleRequest>:
a001aac8:	9d e3 bf e0 	save  %sp, -32, %sp
a001aacc:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a001aad0:	ba 08 60 ff 	and  %g1, 0xff, %i5
a001aad4:	85 37 60 04 	srl  %i5, 4, %g2
a001aad8:	80 a0 a0 06 	cmp  %g2, 6
a001aadc:	24 80 00 6a 	ble,a   a001ac84 <ReadMccsCap.lto_priv.622+0x64>
a001aae0:	c6 0e 20 14 	ldub  [ %i0 + 0x14 ], %g3
a001aae4:	a0 0f 60 0f 	and  %i5, 0xf, %l0
a001aae8:	e2 0e 20 01 	ldub  [ %i0 + 1 ], %l1
a001aaec:	83 2c 20 10 	sll  %l0, 0x10, %g1
a001aaf0:	a5 2c 60 08 	sll  %l1, 8, %l2
a001aaf4:	b4 14 80 01 	or  %l2, %g1, %i2
a001aaf8:	c2 0e 20 02 	ldub  [ %i0 + 2 ], %g1
a001aafc:	ba 10 40 1a 	or  %g1, %i2, %i5
a001ab00:	7f ff f6 55 	call  a0018454 <DPCD_GetDpcdRegister>
a001ab04:	90 10 00 1d 	mov  %i5, %o0
a001ab08:	f6 0e 20 03 	ldub  [ %i0 + 3 ], %i3
a001ab0c:	84 06 e0 01 	add  %i3, 1, %g2
a001ab10:	b8 10 00 08 	mov  %o0, %i4
a001ab14:	a0 06 60 01 	add  %i1, 1, %l0
a001ab18:	b6 10 20 00 	clr  %i3
a001ab1c:	b4 08 a0 ff 	and  %g2, 0xff, %i2
a001ab20:	23 20 00 00 	sethi  %hi(0x80000000), %l1
a001ab24:	82 0e e0 ff 	and  %i3, 0xff, %g1
a001ab28:	80 a6 80 01 	cmp  %i2, %g1
a001ab2c:	08 80 00 39 	bleu  a001ac10 <AuxReplyCapHandler.lto_priv.616+0xd0>
a001ab30:	a4 10 00 1b 	mov  %i3, %l2
a001ab34:	c2 0e 00 00 	ldub  [ %i0 ], %g1
a001ab38:	82 08 60 f0 	and  %g1, 0xf0, %g1
a001ab3c:	80 a0 60 80 	cmp  %g1, 0x80
a001ab40:	12 80 00 15 	bne  a001ab94 <AuxReplyCapHandler.lto_priv.616+0x54>
a001ab44:	80 a0 60 90 	cmp  %g1, 0x90
a001ab48:	80 a7 20 00 	cmp  %i4, 0
a001ab4c:	32 80 00 04 	bne,a   a001ab5c <AuxReplyCapHandler.lto_priv.616+0x1c>
a001ab50:	c2 07 00 00 	ld  [ %i4 ], %g1
a001ab54:	10 80 00 30 	b  a001ac14 <AuxReplyCapHandler.lto_priv.616+0xd4>
a001ab58:	82 10 20 00 	clr  %g1
a001ab5c:	80 a0 40 1d 	cmp  %g1, %i5
a001ab60:	12 80 00 2d 	bne  a001ac14 <AuxReplyCapHandler.lto_priv.616+0xd4>
a001ab64:	82 10 20 00 	clr  %g1
a001ab68:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a001ab6c:	80 88 40 11 	btst  %g1, %l1
a001ab70:	02 bf ff f9 	be  a001ab54 <AuxReplyCapHandler.lto_priv.616+0x14>
a001ab74:	88 06 00 1b 	add  %i0, %i3, %g4
a001ab78:	c2 07 20 0c 	ld  [ %i4 + 0xc ], %g1
a001ab7c:	d2 09 20 04 	ldub  [ %g4 + 4 ], %o1
a001ab80:	94 10 20 01 	mov  1, %o2
a001ab84:	9f c0 40 00 	call  %g1
a001ab88:	90 10 00 1c 	mov  %i4, %o0
a001ab8c:	10 80 00 1a 	b  a001abf4 <AuxReplyCapHandler.lto_priv.616+0xb4>
a001ab90:	c2 07 00 00 	ld  [ %i4 ], %g1
a001ab94:	12 80 00 12 	bne  a001abdc <AuxReplyCapHandler.lto_priv.616+0x9c>
a001ab98:	80 a7 20 00 	cmp  %i4, 0
a001ab9c:	22 80 00 10 	be,a   a001abdc <AuxReplyCapHandler.lto_priv.616+0x9c>
a001aba0:	c0 2c 00 00 	clrb  [ %l0 ]
a001aba4:	c2 07 00 00 	ld  [ %i4 ], %g1
a001aba8:	80 a0 40 1d 	cmp  %g1, %i5
a001abac:	32 80 00 0b 	bne,a   a001abd8 <AuxReplyCapHandler.lto_priv.616+0x98>
a001abb0:	c0 2c 00 00 	clrb  [ %l0 ]
a001abb4:	c2 07 20 08 	ld  [ %i4 + 8 ], %g1
a001abb8:	92 10 00 10 	mov  %l0, %o1
a001abbc:	9f c0 40 00 	call  %g1
a001abc0:	90 10 00 1c 	mov  %i4, %o0
a001abc4:	80 a2 20 01 	cmp  %o0, 1
a001abc8:	32 80 00 0b 	bne,a   a001abf4 <AuxReplyCapHandler.lto_priv.616+0xb4>
a001abcc:	c2 07 00 00 	ld  [ %i4 ], %g1
a001abd0:	10 80 00 11 	b  a001ac14 <AuxReplyCapHandler.lto_priv.616+0xd4>
a001abd4:	82 10 20 00 	clr  %g1
a001abd8:	80 a7 20 00 	cmp  %i4, 0
a001abdc:	32 80 00 06 	bne,a   a001abf4 <AuxReplyCapHandler.lto_priv.616+0xb4>
a001abe0:	c2 07 00 00 	ld  [ %i4 ], %g1
a001abe4:	7f ff f6 1c 	call  a0018454 <DPCD_GetDpcdRegister>
a001abe8:	90 07 60 01 	add  %i5, 1, %o0
a001abec:	10 80 00 05 	b  a001ac00 <AuxReplyCapHandler.lto_priv.616+0xc0>
a001abf0:	b8 10 00 08 	mov  %o0, %i4
a001abf4:	80 a0 40 1d 	cmp  %g1, %i5
a001abf8:	22 80 00 02 	be,a   a001ac00 <AuxReplyCapHandler.lto_priv.616+0xc0>
a001abfc:	b8 07 20 10 	add  %i4, 0x10, %i4
a001ac00:	b6 06 e0 01 	inc  %i3
a001ac04:	ba 07 60 01 	inc  %i5
a001ac08:	10 bf ff c7 	b  a001ab24 <LexAuxHandleRequest+0x5c>
a001ac0c:	a0 04 20 01 	inc  %l0
a001ac10:	82 10 20 01 	mov  1, %g1
a001ac14:	f8 0e 00 00 	ldub  [ %i0 ], %i4
a001ac18:	ba 0f 20 f0 	and  %i4, 0xf0, %i5
a001ac1c:	80 a7 60 80 	cmp  %i5, 0x80
a001ac20:	12 80 00 0f 	bne  a001ac5c <ReadMccsCap.lto_priv.622+0x3c>
a001ac24:	80 a0 60 00 	cmp  %g1, 0
a001ac28:	02 80 00 05 	be  a001ac3c <ReadMccsCap.lto_priv.622+0x1c>
a001ac2c:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001ac30:	86 10 20 01 	mov  1, %g3
a001ac34:	10 80 00 10 	b  a001ac74 <ReadMccsCap.lto_priv.622+0x54>
a001ac38:	c6 2e 60 11 	stb  %g3, [ %i1 + 0x11 ]
a001ac3c:	b0 10 20 02 	mov  2, %i0
a001ac40:	82 08 60 0f 	and  %g1, 0xf, %g1
a001ac44:	f0 2e 60 11 	stb  %i0, [ %i1 + 0x11 ]
a001ac48:	82 10 60 10 	or  %g1, 0x10, %g1
a001ac4c:	e4 2e 60 01 	stb  %l2, [ %i1 + 1 ]
a001ac50:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a001ac54:	81 c7 e0 08 	ret 
a001ac58:	81 e8 00 00 	restore 
a001ac5c:	02 80 00 2f 	be  a001ad18 <MccsReplyHandler.lto_priv.620+0x8c>
a001ac60:	01 00 00 00 	nop 
a001ac64:	c2 0e 20 03 	ldub  [ %i0 + 3 ], %g1
a001ac68:	82 00 60 02 	add  %g1, 2, %g1
a001ac6c:	c2 2e 60 11 	stb  %g1, [ %i1 + 0x11 ]
a001ac70:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001ac74:	82 08 60 0f 	and  %g1, 0xf, %g1
a001ac78:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a001ac7c:	81 c7 e0 08 	ret 
a001ac80:	81 e8 00 00 	restore 
a001ac84:	80 a0 e0 03 	cmp  %g3, 3
a001ac88:	02 80 00 04 	be  a001ac98 <MccsReplyHandler.lto_priv.620+0xc>
a001ac8c:	88 10 20 00 	clr  %g4
a001ac90:	d4 0e 20 03 	ldub  [ %i0 + 3 ], %o2
a001ac94:	88 02 a0 01 	add  %o2, 1, %g4
a001ac98:	91 28 a0 02 	sll  %g2, 2, %o0
a001ac9c:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
a001aca0:	96 12 63 68 	or  %o1, 0x368, %o3	! a0020368 <Aux_I2C_Handlers.lto_priv.702>
a001aca4:	d8 02 c0 08 	ld  [ %o3 + %o0 ], %o4
a001aca8:	80 a3 20 00 	cmp  %o4, 0
a001acac:	02 bf ff ea 	be  a001ac54 <ReadMccsCap.lto_priv.622+0x34>
a001acb0:	82 08 60 0f 	and  %g1, 0xf, %g1
a001acb4:	de 0e 20 02 	ldub  [ %i0 + 2 ], %o7
a001acb8:	9b 28 60 10 	sll  %g1, 0x10, %o5
a001acbc:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
a001acc0:	83 28 60 08 	sll  %g1, 8, %g1
a001acc4:	82 10 40 0d 	or  %g1, %o5, %g1
a001acc8:	82 13 c0 01 	or  %o7, %g1, %g1
a001accc:	80 a0 60 50 	cmp  %g1, 0x50
a001acd0:	02 80 00 04 	be  a001ace0 <MccsReplyHandler.lto_priv.620+0x54>
a001acd4:	80 a0 60 37 	cmp  %g1, 0x37
a001acd8:	32 80 00 08 	bne,a   a001acf8 <MccsReplyHandler.lto_priv.620+0x6c>
a001acdc:	c2 0e 40 00 	ldub  [ %i1 ], %g1
a001ace0:	94 09 20 ff 	and  %g4, 0xff, %o2
a001ace4:	92 10 00 19 	mov  %i1, %o1
a001ace8:	9f c3 00 00 	call  %o4
a001acec:	90 10 00 18 	mov  %i0, %o0
a001acf0:	81 c7 e0 08 	ret 
a001acf4:	81 e8 00 00 	restore 
a001acf8:	82 08 60 0f 	and  %g1, 0xf, %g1
a001acfc:	82 10 60 40 	or  %g1, 0x40, %g1
a001ad00:	c0 2e 60 01 	clrb  [ %i1 + 1 ]
a001ad04:	c2 2e 40 00 	stb  %g1, [ %i1 ]
a001ad08:	82 10 20 02 	mov  2, %g1
a001ad0c:	c2 2e 60 11 	stb  %g1, [ %i1 + 0x11 ]
a001ad10:	81 c7 e0 08 	ret 
a001ad14:	81 e8 00 00 	restore 
a001ad18:	81 c7 e0 08 	ret 
a001ad1c:	81 e8 00 00 	restore 

a001ad20 <AUX_DpLexIsrEventHandler>:
a001ad20:	9d e3 bf e0 	save  %sp, -32, %sp
a001ad24:	11 3e 41 d6 	sethi  %hi(0xf9075800), %o0
a001ad28:	92 10 00 18 	mov  %i0, %o1
a001ad2c:	7f ff 97 a6 	call  a0000bc4 <_ilog>
a001ad30:	90 12 21 02 	or  %o0, 0x102, %o0
a001ad34:	03 00 00 40 	sethi  %hi(0x10000), %g1
a001ad38:	80 a6 00 01 	cmp  %i0, %g1
a001ad3c:	02 80 00 39 	be  a001ae20 <AUX_DpLexIsrEventHandler+0x100>
a001ad40:	15 28 40 08 	sethi  %hi(0xa1002000), %o2
a001ad44:	18 80 00 19 	bgu  a001ada8 <AUX_DpLexIsrEventHandler+0x88>
a001ad48:	80 a6 20 02 	cmp  %i0, 2
a001ad4c:	02 80 00 24 	be  a001addc <AUX_DpLexIsrEventHandler+0xbc>
a001ad50:	80 a6 20 04 	cmp  %i0, 4
a001ad54:	02 80 00 31 	be  a001ae18 <AUX_DpLexIsrEventHandler+0xf8>
a001ad58:	80 a6 20 01 	cmp  %i0, 1
a001ad5c:	12 80 00 11 	bne  a001ada0 <AUX_DpLexIsrEventHandler+0x80>
a001ad60:	39 28 40 0b 	sethi  %hi(0xa1002c00), %i4
a001ad64:	c4 07 20 00 	ld  [ %i4 ], %g2
a001ad68:	c2 00 a0 74 	ld  [ %g2 + 0x74 ], %g1
a001ad6c:	82 08 7f fe 	and  %g1, -2, %g1
a001ad70:	c2 20 a0 74 	st  %g1, [ %g2 + 0x74 ]
a001ad74:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001ad78:	a0 17 60 cc 	or  %i5, 0xcc, %l0	! a10074cc <lexTransCtx.lto_priv.665>
a001ad7c:	7f ff 99 51 	call  a00012c0 <TIMING_TimerStart>
a001ad80:	d0 04 20 08 	ld  [ %l0 + 8 ], %o0
a001ad84:	c6 07 20 00 	ld  [ %i4 ], %g3
a001ad88:	c2 00 e0 74 	ld  [ %g3 + 0x74 ], %g1
a001ad8c:	82 10 60 01 	or  %g1, 1, %g1
a001ad90:	c2 20 e0 74 	st  %g1, [ %g3 + 0x74 ]
a001ad94:	7f ff a0 35 	call  a0002e68 <LEON_TimerRead>
a001ad98:	01 00 00 00 	nop 
a001ad9c:	d0 24 20 14 	st  %o0, [ %l0 + 0x14 ]
a001ada0:	81 c7 e0 08 	ret 
a001ada4:	81 e8 00 00 	restore 
a001ada8:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a001adac:	80 a6 00 01 	cmp  %i0, %g1
a001adb0:	02 80 00 b7 	be  a001b08c <AUX_DpLexIsrEventHandler+0x36c>
a001adb4:	03 20 00 00 	sethi  %hi(0x80000000), %g1
a001adb8:	80 a6 00 01 	cmp  %i0, %g1
a001adbc:	22 80 00 b5 	be,a   a001b090 <AUX_DpLexIsrEventHandler+0x370>
a001adc0:	b0 10 20 16 	mov  0x16, %i0
a001adc4:	03 00 04 00 	sethi  %hi(0x100000), %g1
a001adc8:	80 a6 00 01 	cmp  %i0, %g1
a001adcc:	12 bf ff f5 	bne  a001ada0 <AUX_DpLexIsrEventHandler+0x80>
a001add0:	15 28 40 08 	sethi  %hi(0xa1002000), %o2
a001add4:	10 80 00 14 	b  a001ae24 <AUX_DpLexIsrEventHandler+0x104>
a001add8:	a4 12 a1 e4 	or  %o2, 0x1e4, %l2	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001addc:	09 28 40 08 	sethi  %hi(0xa1002000), %g4
a001ade0:	a2 11 21 e4 	or  %g4, 0x1e4, %l1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001ade4:	c2 0c 60 6a 	ldub  [ %l1 + 0x6a ], %g1
a001ade8:	92 08 60 ff 	and  %g1, 0xff, %o1
a001adec:	80 a2 60 04 	cmp  %o1, 4
a001adf0:	08 80 00 07 	bleu  a001ae0c <AUX_DpLexIsrEventHandler+0xec>
a001adf4:	82 00 60 01 	inc  %g1
a001adf8:	40 00 01 c1 	call  a001b4fc <AUX_LexAttemptErrorRecovery.constprop.62>
a001adfc:	01 00 00 00 	nop 
a001ae00:	c0 2c 60 6a 	clrb  [ %l1 + 0x6a ]
a001ae04:	81 c7 e0 08 	ret 
a001ae08:	81 e8 00 00 	restore 
a001ae0c:	c2 2c 60 6a 	stb  %g1, [ %l1 + 0x6a ]
a001ae10:	81 c7 e0 08 	ret 
a001ae14:	81 e8 00 00 	restore 
a001ae18:	40 00 01 b9 	call  a001b4fc <AUX_LexAttemptErrorRecovery.constprop.62>
a001ae1c:	81 e8 00 00 	restore 
a001ae20:	a4 12 a1 e4 	or  %o2, 0x1e4, %l2
a001ae24:	c2 0c a0 68 	ldub  [ %l2 + 0x68 ], %g1
a001ae28:	94 08 60 ff 	and  %g1, 0xff, %o2
a001ae2c:	80 a2 a0 04 	cmp  %o2, 4
a001ae30:	28 80 00 08 	bleu,a   a001ae50 <AUX_DpLexIsrEventHandler+0x130>
a001ae34:	f4 04 a0 44 	ld  [ %l2 + 0x44 ], %i2
a001ae38:	d2 0c a0 69 	ldub  [ %l2 + 0x69 ], %o1
a001ae3c:	33 3e 81 e9 	sethi  %hi(0xfa07a400), %i1
a001ae40:	b0 10 20 15 	mov  0x15, %i0
a001ae44:	7f ff 97 60 	call  a0000bc4 <_ilog>
a001ae48:	90 16 62 05 	or  %i1, 0x205, %o0
a001ae4c:	30 80 00 91 	b,a   a001b090 <AUX_DpLexIsrEventHandler+0x370>
a001ae50:	82 00 60 01 	inc  %g1
a001ae54:	d6 0c a0 48 	ldub  [ %l2 + 0x48 ], %o3
a001ae58:	c2 2c a0 68 	stb  %g1, [ %l2 + 0x68 ]
a001ae5c:	33 28 40 1d 	sethi  %hi(0xa1007400), %i1
a001ae60:	83 2e a0 08 	sll  %i2, 8, %g1
a001ae64:	b2 16 60 cc 	or  %i1, 0xcc, %i1
a001ae68:	d2 0e 60 1e 	ldub  [ %i1 + 0x1e ], %o1
a001ae6c:	d0 0e 60 1a 	ldub  [ %i1 + 0x1a ], %o0
a001ae70:	7f ff bf 21 	call  a000aaf4 <Aux_GetSymbolClock>
a001ae74:	b4 12 c0 01 	or  %o3, %g1, %i2
a001ae78:	92 10 00 08 	mov  %o0, %o1
a001ae7c:	7f ff f0 50 	call  a0016fbc <DP_LexIsMsaValid>
a001ae80:	90 10 00 1a 	mov  %i2, %o0
a001ae84:	80 a2 20 00 	cmp  %o0, 0
a001ae88:	12 80 00 82 	bne  a001b090 <AUX_DpLexIsrEventHandler+0x370>
a001ae8c:	b0 10 20 17 	mov  0x17, %i0
a001ae90:	d4 0c a0 68 	ldub  [ %l2 + 0x68 ], %o2
a001ae94:	19 3e 81 e9 	sethi  %hi(0xfa07a400), %o4
a001ae98:	d2 0c a0 69 	ldub  [ %l2 + 0x69 ], %o1
a001ae9c:	7f ff 97 4a 	call  a0000bc4 <_ilog>
a001aea0:	90 13 22 05 	or  %o4, 0x205, %o0
a001aea4:	d2 0e 60 1e 	ldub  [ %i1 + 0x1e ], %o1
a001aea8:	7f ff bf 13 	call  a000aaf4 <Aux_GetSymbolClock>
a001aeac:	d0 0e 60 1a 	ldub  [ %i1 + 0x1a ], %o0
a001aeb0:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001aeb4:	f8 00 60 00 	ld  [ %g1 ], %i4
a001aeb8:	f0 17 20 60 	lduh  [ %i4 + 0x60 ], %i0
a001aebc:	da 07 20 6c 	ld  [ %i4 + 0x6c ], %o5
a001aec0:	b7 33 60 01 	srl  %o5, 1, %i3
a001aec4:	a6 10 00 08 	mov  %o0, %l3
a001aec8:	7f ff be 97 	call  a000a924 <DP_GetBpp>
a001aecc:	90 0e e0 7f 	and  %i3, 0x7f, %o0
a001aed0:	ba 10 00 08 	mov  %o0, %i5
a001aed4:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a001aed8:	d4 17 20 5c 	lduh  [ %i4 + 0x5c ], %o2
a001aedc:	c8 17 20 64 	lduh  [ %i4 + 0x64 ], %g4
a001aee0:	c2 17 20 60 	lduh  [ %i4 + 0x60 ], %g1
a001aee4:	f6 0f 20 53 	ldub  [ %i4 + 0x53 ], %i3
a001aee8:	a4 0a 20 03 	and  %o0, 3, %l2
a001aeec:	80 a6 e0 00 	cmp  %i3, 0
a001aef0:	02 80 00 4f 	be  a001b02c <AUX_DpLexIsrEventHandler+0x30c>
a001aef4:	a2 10 20 00 	clr  %l1
a001aef8:	84 10 20 00 	clr  %g2
a001aefc:	83 28 60 10 	sll  %g1, 0x10, %g1
a001af00:	83 30 60 10 	srl  %g1, 0x10, %g1
a001af04:	87 28 a0 05 	sll  %g2, 5, %g3
a001af08:	a1 28 60 02 	sll  %g1, 2, %l0
a001af0c:	9f 34 20 1b 	srl  %l0, 0x1b, %o7
a001af10:	a3 2c 20 05 	sll  %l0, 5, %l1
a001af14:	92 13 c0 03 	or  %o7, %g3, %o1
a001af18:	96 a4 40 10 	subcc  %l1, %l0, %o3
a001af1c:	98 62 40 02 	subx  %o1, %g2, %o4
a001af20:	9a 82 c0 01 	addcc  %o3, %g1, %o5
a001af24:	90 43 20 00 	addx  %o4, 0, %o0
a001af28:	83 33 60 1d 	srl  %o5, 0x1d, %g1
a001af2c:	85 2a 20 03 	sll  %o0, 3, %g2
a001af30:	82 10 40 02 	or  %g1, %g2, %g1
a001af34:	82 58 40 13 	smul  %g1, %l3, %g1
a001af38:	a1 2b 60 03 	sll  %o5, 3, %l0
a001af3c:	92 54 00 13 	umul  %l0, %l3, %o1
a001af40:	91 40 00 00 	rd  %y, %o0
a001af44:	a7 29 20 10 	sll  %g4, 0x10, %l3
a001af48:	90 00 40 08 	add  %g1, %o0, %o0
a001af4c:	89 34 e0 10 	srl  %l3, 0x10, %g4
a001af50:	86 51 00 1a 	umul  %g4, %i2, %g3
a001af54:	85 40 00 00 	rd  %y, %g2
a001af58:	b5 2a a0 10 	sll  %o2, 0x10, %i2
a001af5c:	95 36 a0 10 	srl  %i2, 0x10, %o2
a001af60:	82 58 80 0a 	smul  %g2, %o2, %g1
a001af64:	96 50 c0 0a 	umul  %g3, %o2, %o3
a001af68:	95 40 00 00 	rd  %y, %o2
a001af6c:	7f ff c3 f5 	call  a000bf40 <__udivdi3>
a001af70:	94 00 40 0a 	add  %g1, %o2, %o2
a001af74:	81 80 20 00 	wr  %g0, %y
a001af78:	01 00 00 00 	nop 
a001af7c:	01 00 00 00 	nop 
a001af80:	01 00 00 00 	nop 
a001af84:	82 72 40 1b 	udiv  %o1, %i3, %g1
a001af88:	86 58 40 1b 	smul  %g1, %i3, %g3
a001af8c:	80 a2 40 03 	cmp  %o1, %g3
a001af90:	02 80 00 03 	be  a001af9c <AUX_DpLexIsrEventHandler+0x27c>
a001af94:	a2 00 7f ff 	add  %g1, -1, %l1
a001af98:	a2 10 00 01 	mov  %g1, %l1
a001af9c:	b1 2e 20 10 	sll  %i0, 0x10, %i0
a001afa0:	a4 04 a0 01 	inc  %l2
a001afa4:	9f 36 20 10 	srl  %i0, 0x10, %o7
a001afa8:	97 2c a0 03 	sll  %l2, 3, %o3
a001afac:	ba 5b c0 1d 	smul  %o7, %i5, %i5
a001afb0:	98 04 60 01 	add  %l1, 1, %o4
a001afb4:	87 3f 60 1f 	sra  %i5, 0x1f, %g3
a001afb8:	81 80 e0 00 	wr  %g3, %y
a001afbc:	01 00 00 00 	nop 
a001afc0:	01 00 00 00 	nop 
a001afc4:	01 00 00 00 	nop 
a001afc8:	82 7f 40 0b 	sdiv  %i5, %o3, %g1
a001afcc:	b6 5e c0 11 	smul  %i3, %l1, %i3
a001afd0:	81 80 20 00 	wr  %g0, %y
a001afd4:	01 00 00 00 	nop 
a001afd8:	01 00 00 00 	nop 
a001afdc:	01 00 00 00 	nop 
a001afe0:	9a 70 40 0c 	udiv  %g1, %o4, %o5
a001afe4:	92 22 40 1b 	sub  %o1, %i3, %o1
a001afe8:	80 a3 40 09 	cmp  %o5, %o1
a001afec:	38 80 00 02 	bgu,a   a001aff4 <AUX_DpLexIsrEventHandler+0x2d4>
a001aff0:	9a 10 00 09 	mov  %o1, %o5
a001aff4:	11 00 00 3f 	sethi  %hi(0xfc00), %o0
a001aff8:	84 12 23 ff 	or  %o0, 0x3ff, %g2	! ffff <__pgmbb_size+0x4ebb>
a001affc:	a0 0b 40 02 	and  %o5, %g2, %l0
a001b000:	a6 20 40 10 	sub  %g1, %l0, %l3
a001b004:	81 80 20 00 	wr  %g0, %y
a001b008:	01 00 00 00 	nop 
a001b00c:	01 00 00 00 	nop 
a001b010:	01 00 00 00 	nop 
a001b014:	88 74 c0 11 	udiv  %l3, %l1, %g4
a001b018:	82 59 00 11 	smul  %g4, %l1, %g1
a001b01c:	80 a4 c0 01 	cmp  %l3, %g1
a001b020:	12 80 00 03 	bne  a001b02c <AUX_DpLexIsrEventHandler+0x30c>
a001b024:	a2 10 00 04 	mov  %g4, %l1
a001b028:	a2 01 3f ff 	add  %g4, -1, %l1
a001b02c:	f8 07 20 6c 	ld  [ %i4 + 0x6c ], %i4
a001b030:	b5 37 20 01 	srl  %i4, 1, %i2
a001b034:	7f ff be 3c 	call  a000a924 <DP_GetBpp>
a001b038:	90 0e a0 7f 	and  %i2, 0x7f, %o0
a001b03c:	80 a2 20 1e 	cmp  %o0, 0x1e
a001b040:	32 80 00 07 	bne,a   a001b05c <AUX_DpLexIsrEventHandler+0x33c>
a001b044:	82 04 7f fc 	add  %l1, -4, %g1
a001b048:	07 3e 01 de 	sethi  %hi(0xf8077800), %g3
a001b04c:	7f ff 96 de 	call  a0000bc4 <_ilog>
a001b050:	90 10 e0 05 	or  %g3, 5, %o0	! f8077805 <curr_flash_pos+0x3761addd>
a001b054:	10 80 00 0a 	b  a001b07c <AUX_DpLexIsrEventHandler+0x35c>
a001b058:	82 10 20 02 	mov  2, %g1
a001b05c:	82 08 60 ff 	and  %g1, 0xff, %g1
a001b060:	80 a0 60 3a 	cmp  %g1, 0x3a
a001b064:	08 bf ff 4f 	bleu  a001ada0 <AUX_DpLexIsrEventHandler+0x80>
a001b068:	15 3e 41 de 	sethi  %hi(0xf9077800), %o2
a001b06c:	92 0c 60 ff 	and  %l1, 0xff, %o1
a001b070:	7f ff 96 d5 	call  a0000bc4 <_ilog>
a001b074:	90 12 a1 05 	or  %o2, 0x105, %o0
a001b078:	82 10 20 03 	mov  3, %g1
a001b07c:	c2 2e 60 19 	stb  %g1, [ %i1 + 0x19 ]
a001b080:	b0 10 20 0e 	mov  0xe, %i0
a001b084:	7f ff f3 a1 	call  a0017f08 <LexPmStateSendEventWithData>
a001b088:	93 ee 60 19 	restore  %i1, 0x19, %o1
a001b08c:	b0 10 20 14 	mov  0x14, %i0
a001b090:	7f ff f3 a5 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001b094:	81 e8 00 00 	restore 

a001b098 <LexSetupHotResetWait>:
a001b098:	9d e3 bf e0 	save  %sp, -32, %sp
a001b09c:	84 10 20 07 	mov  7, %g2
a001b0a0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001b0a4:	90 10 20 08 	mov  8, %o0
a001b0a8:	c4 28 60 e0 	stb  %g2, [ %g1 + 0xe0 ]
a001b0ac:	40 00 08 65 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001b0b0:	b0 10 20 02 	mov  2, %i0
a001b0b4:	7f ff de 65 	call  a0012a48 <UlpStatusChange>
a001b0b8:	81 e8 00 00 	restore 

a001b0bc <_I2CD_linkTrainingPllPoll.lto_priv.167>:
a001b0bc:	9d e3 bf e0 	save  %sp, -32, %sp
a001b0c0:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
a001b0c4:	82 10 e2 20 	or  %g3, 0x220, %g1	! a1007220 <dp130ApiCtx>
a001b0c8:	f4 08 60 11 	ldub  [ %g1 + 0x11 ], %i2
a001b0cc:	80 a6 a0 03 	cmp  %i2, 3
a001b0d0:	32 80 00 29 	bne,a   a001b174 <RexPmDisabledHandler.lto_priv.212+0x38>
a001b0d4:	31 3e 84 86 	sethi  %hi(0xfa121800), %i0
a001b0d8:	c4 0e 00 00 	ldub  [ %i0 ], %g2
a001b0dc:	80 88 a0 40 	btst  0x40, %g2
a001b0e0:	12 80 00 1e 	bne  a001b158 <RexPmDisabledHandler.lto_priv.212+0x1c>
a001b0e4:	c8 00 e2 20 	ld  [ %g3 + 0x220 ], %g4
a001b0e8:	d0 08 60 13 	ldub  [ %g1 + 0x13 ], %o0
a001b0ec:	92 0a 20 ff 	and  %o0, 0xff, %o1
a001b0f0:	80 a2 60 02 	cmp  %o1, 2
a001b0f4:	38 80 00 14 	bgu,a   a001b144 <RexPmDisabledHandler.lto_priv.212+0x8>
a001b0f8:	c0 28 60 11 	clrb  [ %g1 + 0x11 ]
a001b0fc:	94 02 20 01 	add  %o0, 1, %o2
a001b100:	d4 28 60 13 	stb  %o2, [ %g1 + 0x13 ]
a001b104:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b108:	98 10 20 01 	mov  1, %o4
a001b10c:	96 10 62 3c 	or  %g1, 0x23c, %o3
a001b110:	d8 28 62 3c 	stb  %o4, [ %g1 + 0x23c ]
a001b114:	03 28 00 6c 	sethi  %hi(0xa001b000), %g1
a001b118:	82 10 60 bc 	or  %g1, 0xbc, %g1	! a001b0bc <_I2CD_linkTrainingPllPoll.lto_priv.167>
a001b11c:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
a001b120:	03 28 40 1e 	sethi  %hi(0xa1007800), %g1
a001b124:	82 10 60 34 	or  %g1, 0x34, %g1	! a1007834 <__rex_lex_data_overlay_start>
a001b128:	da 08 60 49 	ldub  [ %g1 + 0x49 ], %o5
a001b12c:	de 08 60 48 	ldub  [ %g1 + 0x48 ], %o7
a001b130:	f0 08 60 4a 	ldub  [ %g1 + 0x4a ], %i0
a001b134:	da 2a e0 08 	stb  %o5, [ %o3 + 8 ]
a001b138:	de 2a e0 0e 	stb  %o7, [ %o3 + 0xe ]
a001b13c:	40 00 00 5f 	call  a001b2b8 <setPage.lto_priv.269>
a001b140:	81 e8 00 00 	restore 
a001b144:	90 10 20 00 	clr  %o0
a001b148:	c8 00 e2 20 	ld  [ %g3 + 0x220 ], %g4
a001b14c:	d4 08 60 14 	ldub  [ %g1 + 0x14 ], %o2
a001b150:	10 80 00 05 	b  a001b164 <RexPmDisabledHandler.lto_priv.212+0x28>
a001b154:	d2 08 60 16 	ldub  [ %g1 + 0x16 ], %o1
a001b158:	d4 08 60 14 	ldub  [ %g1 + 0x14 ], %o2
a001b15c:	d2 08 60 16 	ldub  [ %g1 + 0x16 ], %o1
a001b160:	90 10 20 01 	mov  1, %o0
a001b164:	9f c1 00 00 	call  %g4
a001b168:	01 00 00 00 	nop 
a001b16c:	81 c7 e0 08 	ret 
a001b170:	81 e8 00 00 	restore 
a001b174:	b0 16 21 02 	or  %i0, 0x102, %i0
a001b178:	7f ff 96 93 	call  a0000bc4 <_ilog>
a001b17c:	93 e8 20 03 	restore  %g0, 3, %o1

a001b180 <I2CD_DP159SetConfiguration.lto_priv.683>:
a001b180:	9d e3 bf e0 	save  %sp, -32, %sp
a001b184:	94 10 20 0c 	mov  0xc, %o2
a001b188:	92 10 00 18 	mov  %i0, %o1
a001b18c:	11 28 40 1c 	sethi  %hi(0xa1007000), %o0
a001b190:	7f ff 94 c6 	call  a00004a8 <memcpy>
a001b194:	90 12 22 24 	or  %o0, 0x224, %o0	! a1007224 <dp130ApiCtx+0x4>
a001b198:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b19c:	c2 08 62 30 	ldub  [ %g1 + 0x230 ], %g1	! a1007230 <dp130ApiCtx+0x10>
a001b1a0:	80 a0 60 00 	cmp  %g1, 0
a001b1a4:	12 80 00 04 	bne  a001b1b4 <I2CD_DP159SetConfiguration.lto_priv.683+0x34>
a001b1a8:	01 00 00 00 	nop 
a001b1ac:	40 00 00 04 	call  a001b1bc <I2CD_DP159RunConfiguration>
a001b1b0:	81 e8 00 00 	restore 
a001b1b4:	81 c7 e0 08 	ret 
a001b1b8:	81 e8 00 00 	restore 

a001b1bc <I2CD_DP159RunConfiguration>:
a001b1bc:	9d e3 bf e0 	save  %sp, -32, %sp
a001b1c0:	82 10 20 01 	mov  1, %g1
a001b1c4:	3b 28 40 1c 	sethi  %hi(0xa1007000), %i5
a001b1c8:	ba 17 62 20 	or  %i5, 0x220, %i5	! a1007220 <dp130ApiCtx>
a001b1cc:	c2 2f 60 10 	stb  %g1, [ %i5 + 0x10 ]
a001b1d0:	c6 07 60 04 	ld  [ %i5 + 4 ], %g3
a001b1d4:	c2 0f 60 0d 	ldub  [ %i5 + 0xd ], %g1
a001b1d8:	c8 0f 60 0c 	ldub  [ %i5 + 0xc ], %g4
a001b1dc:	85 28 60 03 	sll  %g1, 3, %g2
a001b1e0:	90 01 3f ff 	add  %g4, -1, %o0
a001b1e4:	b8 00 c0 02 	add  %g3, %g2, %i4
a001b1e8:	80 a0 40 08 	cmp  %g1, %o0
a001b1ec:	d6 0f 20 05 	ldub  [ %i4 + 5 ], %o3
a001b1f0:	16 80 00 0c 	bge  a001b220 <I2CD_DP159RunConfiguration+0x64>
a001b1f4:	d2 0f 20 04 	ldub  [ %i4 + 4 ], %o1
a001b1f8:	d0 00 c0 02 	ld  [ %g3 + %g2 ], %o0
a001b1fc:	15 28 00 6c 	sethi  %hi(0xa001b000), %o2
a001b200:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001b204:	40 00 00 0f 	call  a001b240 <I2CD_setDp159>
a001b208:	94 12 a1 bc 	or  %o2, 0x1bc, %o2
a001b20c:	c2 0f 60 0d 	ldub  [ %i5 + 0xd ], %g1
a001b210:	82 00 60 01 	inc  %g1
a001b214:	c2 2f 60 0d 	stb  %g1, [ %i5 + 0xd ]
a001b218:	81 c7 e0 08 	ret 
a001b21c:	81 e8 00 00 	restore 
a001b220:	d4 07 60 08 	ld  [ %i5 + 8 ], %o2
a001b224:	d0 00 c0 02 	ld  [ %g3 + %g2 ], %o0
a001b228:	40 00 00 06 	call  a001b240 <I2CD_setDp159>
a001b22c:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001b230:	c0 2f 60 10 	clrb  [ %i5 + 0x10 ]
a001b234:	c0 2f 60 11 	clrb  [ %i5 + 0x11 ]
a001b238:	81 c7 e0 08 	ret 
a001b23c:	81 e8 00 00 	restore 

a001b240 <I2CD_setDp159>:
a001b240:	9d e3 bf e0 	save  %sp, -32, %sp
a001b244:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b248:	c4 08 62 3c 	ldub  [ %g1 + 0x23c ], %g2	! a100723c <_DP159.lto_priv.894>
a001b24c:	80 a0 a0 02 	cmp  %g2, 2
a001b250:	12 80 00 07 	bne  a001b26c <I2CD_setDp159+0x2c>
a001b254:	90 10 62 3c 	or  %g1, 0x23c, %o0
a001b258:	17 3e 84 85 	sethi  %hi(0xfa121400), %o3
a001b25c:	94 10 20 b0 	mov  0xb0, %o2
a001b260:	92 10 20 02 	mov  2, %o1
a001b264:	7f ff c7 4b 	call  a000cf90 <_iassert>
a001b268:	90 12 e0 07 	or  %o3, 7, %o0
a001b26c:	86 10 20 02 	mov  2, %g3
a001b270:	c6 28 62 3c 	stb  %g3, [ %g1 + 0x23c ]
a001b274:	82 06 e0 01 	add  %i3, 1, %g1
a001b278:	c2 2a 20 08 	stb  %g1, [ %o0 + 8 ]
a001b27c:	83 2e 60 01 	sll  %i1, 1, %g1
a001b280:	f4 22 20 04 	st  %i2, [ %o0 + 4 ]
a001b284:	b2 00 40 19 	add  %g1, %i1, %i1
a001b288:	3b 28 40 1e 	sethi  %hi(0xa1007800), %i5
a001b28c:	b4 17 60 34 	or  %i5, 0x34, %i2	! a1007834 <__rex_lex_data_overlay_start>
a001b290:	c2 0e 80 19 	ldub  [ %i2 + %i1 ], %g1
a001b294:	c2 2a 20 0e 	stb  %g1, [ %o0 + 0xe ]
a001b298:	92 10 00 18 	mov  %i0, %o1
a001b29c:	94 10 00 1b 	mov  %i3, %o2
a001b2a0:	7f ff 94 82 	call  a00004a8 <memcpy>
a001b2a4:	90 02 20 0f 	add  %o0, 0xf, %o0
a001b2a8:	88 06 80 19 	add  %i2, %i1, %g4
a001b2ac:	f0 09 20 02 	ldub  [ %g4 + 2 ], %i0
a001b2b0:	40 00 00 02 	call  a001b2b8 <setPage.lto_priv.269>
a001b2b4:	81 e8 00 00 	restore 

a001b2b8 <setPage.lto_priv.269>:
a001b2b8:	9d e3 bf e0 	save  %sp, -32, %sp
a001b2bc:	05 28 40 1b 	sethi  %hi(0xa1006c00), %g2
a001b2c0:	c6 08 a3 6d 	ldub  [ %g2 + 0x36d ], %g3	! a1006f6d <currentRegPage.lto_priv.760>
a001b2c4:	88 18 c0 18 	xor  %g3, %i0, %g4
a001b2c8:	80 a0 00 04 	cmp  %g0, %g4
a001b2cc:	82 10 00 18 	mov  %i0, %g1
a001b2d0:	b0 40 20 00 	addx  %g0, 0, %i0
a001b2d4:	80 a0 c0 01 	cmp  %g3, %g1
a001b2d8:	02 80 00 10 	be  a001b318 <RexPmMonitorInfoHandler.lto_priv.214>
a001b2dc:	13 28 40 1c 	sethi  %hi(0xa1007000), %o1
a001b2e0:	94 10 3f ff 	mov  -1, %o2
a001b2e4:	90 12 62 3c 	or  %o1, 0x23c, %o0
a001b2e8:	19 28 00 86 	sethi  %hi(0xa0021800), %o4
a001b2ec:	d4 2a 20 12 	stb  %o2, [ %o0 + 0x12 ]
a001b2f0:	92 02 20 12 	add  %o0, 0x12, %o1
a001b2f4:	c2 2a 20 13 	stb  %g1, [ %o0 + 0x13 ]
a001b2f8:	17 28 00 6c 	sethi  %hi(0xa001b000), %o3
a001b2fc:	c2 28 a3 6d 	stb  %g1, [ %g2 + 0x36d ]
a001b300:	96 12 e3 28 	or  %o3, 0x328, %o3
a001b304:	94 10 20 02 	mov  2, %o2
a001b308:	7f ff b4 42 	call  a0008410 <I2C_WriteAsync>
a001b30c:	90 13 23 7b 	or  %o4, 0x37b, %o0
a001b310:	81 c7 e0 08 	ret 
a001b314:	81 e8 00 00 	restore 
a001b318:	40 00 00 07 	call  a001b334 <performTransaction>
a001b31c:	01 00 00 00 	nop 
a001b320:	81 c7 e0 08 	ret 
a001b324:	81 e8 00 00 	restore 

a001b328 <_DP159_setPageCallback>:
a001b328:	82 13 c0 00 	mov  %o7, %g1
a001b32c:	40 00 00 02 	call  a001b334 <performTransaction>
a001b330:	9e 10 40 00 	mov  %g1, %o7

a001b334 <performTransaction>:
a001b334:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b338:	92 10 62 3c 	or  %g1, 0x23c, %o1	! a100723c <_DP159.lto_priv.894>
a001b33c:	c2 08 62 3c 	ldub  [ %g1 + 0x23c ], %g1
a001b340:	80 a0 60 01 	cmp  %g1, 1
a001b344:	12 80 00 0c 	bne  a001b374 <performTransaction+0x40>
a001b348:	80 a0 60 02 	cmp  %g1, 2
a001b34c:	d6 0a 60 08 	ldub  [ %o1 + 8 ], %o3
a001b350:	19 28 00 6d 	sethi  %hi(0xa001b400), %o4
a001b354:	05 28 00 86 	sethi  %hi(0xa0021800), %g2
a001b358:	98 13 20 28 	or  %o4, 0x28, %o4
a001b35c:	94 10 20 01 	mov  1, %o2
a001b360:	92 02 60 0e 	add  %o1, 0xe, %o1
a001b364:	90 10 a3 7b 	or  %g2, 0x37b, %o0
a001b368:	82 13 c0 00 	mov  %o7, %g1
a001b36c:	7f ff b4 34 	call  a000843c <I2C_WriteReadAsync>
a001b370:	9e 10 40 00 	mov  %g1, %o7
a001b374:	12 80 00 0a 	bne  a001b39c <performTransaction+0x68>
a001b378:	17 28 00 6c 	sethi  %hi(0xa001b000), %o3
a001b37c:	d4 0a 60 08 	ldub  [ %o1 + 8 ], %o2
a001b380:	11 28 00 86 	sethi  %hi(0xa0021800), %o0
a001b384:	96 12 e3 a4 	or  %o3, 0x3a4, %o3
a001b388:	92 02 60 0e 	add  %o1, 0xe, %o1
a001b38c:	90 12 23 7b 	or  %o0, 0x37b, %o0
a001b390:	82 13 c0 00 	mov  %o7, %g1
a001b394:	7f ff b4 1f 	call  a0008410 <I2C_WriteAsync>
a001b398:	9e 10 40 00 	mov  %g1, %o7
a001b39c:	81 c3 e0 08 	retl 
a001b3a0:	01 00 00 00 	nop 

a001b3a4 <_I2CD_dp159WriteCompleteHandler>:
a001b3a4:	9d e3 bf e0 	save  %sp, -32, %sp
a001b3a8:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
a001b3ac:	80 a6 20 00 	cmp  %i0, 0
a001b3b0:	02 80 00 0c 	be  a001b3e0 <_I2CD_dp159WriteCompleteHandler+0x3c>
a001b3b4:	82 10 a2 3c 	or  %g2, 0x23c, %g1
a001b3b8:	c0 28 60 0d 	clrb  [ %g1 + 0xd ]
a001b3bc:	c0 28 a2 3c 	clrb  [ %g2 + 0x23c ]
a001b3c0:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
a001b3c4:	80 a0 60 00 	cmp  %g1, 0
a001b3c8:	02 80 00 16 	be  a001b420 <_I2CD_dp159WriteCompleteHandler+0x7c>
a001b3cc:	01 00 00 00 	nop 
a001b3d0:	9f c0 40 00 	call  %g1
a001b3d4:	01 00 00 00 	nop 
a001b3d8:	81 c7 e0 08 	ret 
a001b3dc:	81 e8 00 00 	restore 
a001b3e0:	d2 08 60 0d 	ldub  [ %g1 + 0xd ], %o1
a001b3e4:	86 0a 60 ff 	and  %o1, 0xff, %g3
a001b3e8:	80 a0 e0 05 	cmp  %g3, 5
a001b3ec:	18 80 00 0a 	bgu  a001b414 <_I2CD_dp159WriteCompleteHandler+0x70>
a001b3f0:	31 3e 04 85 	sethi  %hi(0xf8121400), %i0
a001b3f4:	88 02 60 01 	add  %o1, 1, %g4
a001b3f8:	11 3e 44 8a 	sethi  %hi(0xf9122800), %o0
a001b3fc:	c8 28 60 0d 	stb  %g4, [ %g1 + 0xd ]
a001b400:	92 09 20 ff 	and  %g4, 0xff, %o1
a001b404:	7f ff 95 f0 	call  a0000bc4 <_ilog>
a001b408:	90 12 21 04 	or  %o0, 0x104, %o0
a001b40c:	7f ff ff ca 	call  a001b334 <performTransaction>
a001b410:	81 e8 00 00 	restore 
a001b414:	b0 16 21 07 	or  %i0, 0x107, %i0
a001b418:	7f ff 95 eb 	call  a0000bc4 <_ilog>
a001b41c:	81 e8 00 00 	restore 
a001b420:	81 c7 e0 08 	ret 
a001b424:	81 e8 00 00 	restore 

a001b428 <_I2CD_dp159ReadCompleteHandler>:
a001b428:	9d e3 bf e0 	save  %sp, -32, %sp
a001b42c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b430:	c4 08 62 3c 	ldub  [ %g1 + 0x23c ], %g2	! a100723c <_DP159.lto_priv.894>
a001b434:	80 a0 a0 01 	cmp  %g2, 1
a001b438:	12 80 00 2f 	bne  a001b4f4 <RexPmLinkTrainingHandler.lto_priv.216+0xb0>
a001b43c:	ba 10 62 3c 	or  %g1, 0x23c, %i5
a001b440:	80 a6 20 00 	cmp  %i0, 0
a001b444:	22 80 00 1a 	be,a   a001b4ac <RexPmLinkTrainingHandler.lto_priv.216+0x68>
a001b448:	c2 0f 60 0c 	ldub  [ %i5 + 0xc ], %g1
a001b44c:	d2 0f 60 08 	ldub  [ %i5 + 8 ], %o1
a001b450:	80 a2 40 19 	cmp  %o1, %i1
a001b454:	32 80 00 16 	bne,a   a001b4ac <RexPmLinkTrainingHandler.lto_priv.216+0x68>
a001b458:	c2 0f 60 0c 	ldub  [ %i5 + 0xc ], %g1
a001b45c:	80 a2 60 03 	cmp  %o1, 3
a001b460:	12 80 00 08 	bne  a001b480 <RexPmLinkTrainingHandler.lto_priv.216+0x3c>
a001b464:	c0 2f 60 0c 	clrb  [ %i5 + 0xc ]
a001b468:	d6 0f 60 0e 	ldub  [ %i5 + 0xe ], %o3
a001b46c:	d8 0f 60 10 	ldub  [ %i5 + 0x10 ], %o4
a001b470:	d6 2f 60 11 	stb  %o3, [ %i5 + 0x11 ]
a001b474:	d8 2f 60 0e 	stb  %o4, [ %i5 + 0xe ]
a001b478:	10 80 00 0a 	b  a001b4a0 <RexPmLinkTrainingHandler.lto_priv.216+0x5c>
a001b47c:	d6 2f 60 10 	stb  %o3, [ %i5 + 0x10 ]
a001b480:	80 a2 60 02 	cmp  %o1, 2
a001b484:	32 80 00 08 	bne,a   a001b4a4 <RexPmLinkTrainingHandler.lto_priv.216+0x60>
a001b488:	c0 28 62 3c 	clrb  [ %g1 + 0x23c ]
a001b48c:	c8 0f 60 0e 	ldub  [ %i5 + 0xe ], %g4
a001b490:	d4 0f 60 0f 	ldub  [ %i5 + 0xf ], %o2
a001b494:	c8 2f 60 11 	stb  %g4, [ %i5 + 0x11 ]
a001b498:	d4 2f 60 0e 	stb  %o2, [ %i5 + 0xe ]
a001b49c:	c8 2f 60 0f 	stb  %g4, [ %i5 + 0xf ]
a001b4a0:	c0 28 62 3c 	clrb  [ %g1 + 0x23c ]
a001b4a4:	10 80 00 12 	b  a001b4ec <RexPmLinkTrainingHandler.lto_priv.216+0xa8>
a001b4a8:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a001b4ac:	92 08 60 ff 	and  %g1, 0xff, %o1
a001b4b0:	80 a2 60 05 	cmp  %o1, 5
a001b4b4:	38 80 00 0a 	bgu,a   a001b4dc <RexPmLinkTrainingHandler.lto_priv.216+0x98>
a001b4b8:	11 3e 44 8a 	sethi  %hi(0xf9122800), %o0
a001b4bc:	07 3e 44 8a 	sethi  %hi(0xf9122800), %g3
a001b4c0:	92 00 60 01 	add  %g1, 1, %o1
a001b4c4:	90 10 e0 04 	or  %g3, 4, %o0
a001b4c8:	d2 2f 60 0c 	stb  %o1, [ %i5 + 0xc ]
a001b4cc:	7f ff 95 be 	call  a0000bc4 <_ilog>
a001b4d0:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001b4d4:	7f ff ff 98 	call  a001b334 <performTransaction>
a001b4d8:	81 e8 00 00 	restore 
a001b4dc:	7f ff 95 ba 	call  a0000bc4 <_ilog>
a001b4e0:	90 12 20 04 	or  %o0, 4, %o0
a001b4e4:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
a001b4e8:	92 10 00 19 	mov  %i1, %o1
a001b4ec:	9f c0 40 00 	call  %g1
a001b4f0:	90 10 00 18 	mov  %i0, %o0
a001b4f4:	81 c7 e0 08 	ret 
a001b4f8:	81 e8 00 00 	restore 

a001b4fc <AUX_LexAttemptErrorRecovery.constprop.62>:
a001b4fc:	9d e3 bf e0 	save  %sp, -32, %sp
a001b500:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001b504:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001b508:	c4 08 60 69 	ldub  [ %g1 + 0x69 ], %g2
a001b50c:	92 08 a0 ff 	and  %g2, 0xff, %o1
a001b510:	80 a2 60 04 	cmp  %o1, 4
a001b514:	08 80 00 0a 	bleu  a001b53c <AUX_LexAttemptErrorRecovery.constprop.62+0x40>
a001b518:	d4 08 60 68 	ldub  [ %g1 + 0x68 ], %o2
a001b51c:	07 3e 81 e9 	sethi  %hi(0xfa07a400), %g3
a001b520:	7f ff 95 a9 	call  a0000bc4 <_ilog>
a001b524:	90 10 e2 05 	or  %g3, 0x205, %o0	! fa07a605 <curr_flash_pos+0x3961dbdd>
a001b528:	88 10 20 04 	mov  4, %g4
a001b52c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b530:	c8 28 60 e5 	stb  %g4, [ %g1 + 0xe5 ]	! a10074e5 <lexTransCtx.lto_priv.665+0x19>
a001b534:	7f ff f2 7c 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001b538:	91 e8 20 0e 	restore  %g0, 0xe, %o0
a001b53c:	92 00 a0 01 	add  %g2, 1, %o1
a001b540:	11 3e 81 e9 	sethi  %hi(0xfa07a400), %o0
a001b544:	d2 28 60 69 	stb  %o1, [ %g1 + 0x69 ]
a001b548:	90 12 22 05 	or  %o0, 0x205, %o0
a001b54c:	7f ff 95 9e 	call  a0000bc4 <_ilog>
a001b550:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001b554:	7f ff fa 83 	call  a0019f60 <DP_LEX_resetStreamExtractor>
a001b558:	81 e8 00 00 	restore 

a001b55c <bb_top_dpInitConfigureDpTransceiverLexA7>:
a001b55c:	9d e3 bf e0 	save  %sp, -32, %sp
a001b560:	82 06 3f fa 	add  %i0, -6, %g1
a001b564:	80 88 60 fb 	btst  0xfb, %g1
a001b568:	02 80 00 05 	be  a001b57c <bb_top_dpInitConfigureDpTransceiverLexA7+0x20>
a001b56c:	80 a6 20 14 	cmp  %i0, 0x14
a001b570:	94 10 21 38 	mov  0x138, %o2
a001b574:	12 80 00 07 	bne  a001b590 <bb_top_dpInitConfigureDpTransceiverLexA7+0x34>
a001b578:	92 10 00 18 	mov  %i0, %o1
a001b57c:	80 a6 60 00 	cmp  %i1, 0
a001b580:	12 80 00 07 	bne  a001b59c <bb_top_dpInitConfigureDpTransceiverLexA7+0x40>
a001b584:	05 28 40 18 	sethi  %hi(0xa1006000), %g2
a001b588:	94 10 21 3a 	mov  0x13a, %o2
a001b58c:	92 10 20 00 	clr  %o1
a001b590:	17 3e 89 42 	sethi  %hi(0xfa250800), %o3
a001b594:	7f ff c6 7f 	call  a000cf90 <_iassert>
a001b598:	90 12 e1 07 	or  %o3, 0x107, %o0	! fa250907 <curr_flash_pos+0x397f3edf>
a001b59c:	82 10 a3 70 	or  %g2, 0x370, %g1
a001b5a0:	f0 28 a3 70 	stb  %i0, [ %g2 + 0x370 ]
a001b5a4:	80 a6 60 02 	cmp  %i1, 2
a001b5a8:	f2 28 60 01 	stb  %i1, [ %g1 + 1 ]
a001b5ac:	02 80 00 0b 	be  a001b5d8 <bb_top_dpInitConfigureDpTransceiverLexA7+0x7c>
a001b5b0:	c0 20 60 04 	clr  [ %g1 + 4 ]
a001b5b4:	80 a6 60 04 	cmp  %i1, 4
a001b5b8:	02 80 00 06 	be  a001b5d0 <bb_top_dpInitConfigureDpTransceiverLexA7+0x74>
a001b5bc:	80 a6 60 01 	cmp  %i1, 1
a001b5c0:	12 80 00 0c 	bne  a001b5f0 <bb_top_dpInitConfigureDpTransceiverLexA7+0x94>
a001b5c4:	01 00 00 00 	nop 
a001b5c8:	10 80 00 08 	b  a001b5e8 <bb_top_dpInitConfigureDpTransceiverLexA7+0x8c>
a001b5cc:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a001b5d0:	86 10 20 06 	mov  6, %g3
a001b5d4:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
a001b5d8:	c8 00 60 04 	ld  [ %g1 + 4 ], %g4
a001b5dc:	90 11 20 01 	or  %g4, 1, %o0
a001b5e0:	d0 20 60 04 	st  %o0, [ %g1 + 4 ]
a001b5e4:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
a001b5e8:	94 12 60 08 	or  %o1, 8, %o2
a001b5ec:	d4 20 60 04 	st  %o2, [ %g1 + 4 ]
a001b5f0:	81 c7 e0 08 	ret 
a001b5f4:	81 e8 00 00 	restore 

a001b5f8 <bb_top_dpConfigureDpTransceiverLexA7>:
a001b5f8:	9d e3 bf d8 	save  %sp, -40, %sp
a001b5fc:	3b 28 40 18 	sethi  %hi(0xa1006000), %i5
a001b600:	b8 17 63 70 	or  %i5, 0x370, %i4	! a1006370 <bbTopDpCtx.lto_priv.291>
a001b604:	f0 27 20 10 	st  %i0, [ %i4 + 0x10 ]
a001b608:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001b60c:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a001b610:	c2 00 a1 3c 	ld  [ %g2 + 0x13c ], %g1
a001b614:	82 10 60 01 	or  %g1, 1, %g1
a001b618:	c2 20 a1 3c 	st  %g1, [ %g2 + 0x13c ]
a001b61c:	7f ff a7 95 	call  a0005470 <configureDpTransceiverCommonA7>
a001b620:	01 00 00 00 	nop 
a001b624:	c2 0f 63 70 	ldub  [ %i5 + 0x370 ], %g1
a001b628:	86 00 7f fa 	add  %g1, -6, %g3
a001b62c:	80 88 e0 fb 	btst  0xfb, %g3
a001b630:	02 80 00 08 	be  a001b650 <bb_top_dpConfigureDpTransceiverLexA7+0x58>
a001b634:	11 00 00 08 	sethi  %hi(0x2000), %o0
a001b638:	82 08 60 ff 	and  %g1, 0xff, %g1
a001b63c:	82 18 60 14 	xor  %g1, 0x14, %g1
a001b640:	80 a0 00 01 	cmp  %g0, %g1
a001b644:	92 40 3f ff 	addx  %g0, -1, %o1
a001b648:	88 0a 62 00 	and  %o1, 0x200, %g4
a001b64c:	90 01 3e 00 	add  %g4, -512, %o0
a001b650:	1b 00 00 0f 	sethi  %hi(0x3c00), %o5
a001b654:	82 10 20 10 	mov  0x10, %g1
a001b658:	94 12 20 82 	or  %o0, 0x82, %o2
a001b65c:	99 2a a0 10 	sll  %o2, 0x10, %o4
a001b660:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
a001b664:	94 13 62 bf 	or  %o5, 0x2bf, %o2
a001b668:	93 33 20 10 	srl  %o4, 0x10, %o1
a001b66c:	96 07 bf fc 	add  %fp, -4, %o3
a001b670:	7f ff a3 3d 	call  a0004364 <bb_top_drpReadModWrite>
a001b674:	90 10 20 04 	mov  4, %o0
a001b678:	d6 0f 63 70 	ldub  [ %i5 + 0x370 ], %o3
a001b67c:	f0 07 20 04 	ld  [ %i4 + 4 ], %i0
a001b680:	b2 0a e0 ff 	and  %o3, 0xff, %i1
a001b684:	82 1e 60 14 	xor  %i1, 0x14, %g1
a001b688:	80 a0 00 01 	cmp  %g0, %g1
a001b68c:	96 07 bf fc 	add  %fp, -4, %o3
a001b690:	92 40 20 00 	addx  %g0, 0, %o1
a001b694:	94 10 20 07 	mov  7, %o2
a001b698:	90 10 20 88 	mov  0x88, %o0
a001b69c:	7f ff a3 32 	call  a0004364 <bb_top_drpReadModWrite>
a001b6a0:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
a001b6a4:	96 07 bf fc 	add  %fp, -4, %o3
a001b6a8:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
a001b6ac:	15 00 00 0e 	sethi  %hi(0x3800), %o2
a001b6b0:	13 00 00 0a 	sethi  %hi(0x2800), %o1
a001b6b4:	7f ff a3 2c 	call  a0004364 <bb_top_drpReadModWrite>
a001b6b8:	90 10 20 11 	mov  0x11, %o0
a001b6bc:	80 a6 60 14 	cmp  %i1, 0x14
a001b6c0:	02 80 00 07 	be  a001b6dc <bb_top_dpConfigureDpTransceiverLexA7+0xe4>
a001b6c4:	b8 10 22 c0 	mov  0x2c0, %i4
a001b6c8:	9e 1e 60 0a 	xor  %i1, 0xa, %o7
a001b6cc:	80 a0 00 0f 	cmp  %g0, %o7
a001b6d0:	b4 40 3f ff 	addx  %g0, -1, %i2
a001b6d4:	ba 0e a0 80 	and  %i2, 0x80, %i5
a001b6d8:	b8 07 61 00 	add  %i5, 0x100, %i4
a001b6dc:	85 2f 20 10 	sll  %i4, 0x10, %g2
a001b6e0:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
a001b6e4:	96 07 bf fc 	add  %fp, -4, %o3
a001b6e8:	94 10 27 c0 	mov  0x7c0, %o2
a001b6ec:	93 30 a0 10 	srl  %g2, 0x10, %o1
a001b6f0:	7f ff a3 1d 	call  a0004364 <bb_top_drpReadModWrite>
a001b6f4:	90 10 20 11 	mov  0x11, %o0
a001b6f8:	07 28 00 15 	sethi  %hi(0xa0005400), %g3
a001b6fc:	b4 10 20 00 	clr  %i2
a001b700:	b2 10 20 00 	clr  %i1
a001b704:	7f ff a9 f5 	call  a0005ed8 <CALLBACK_Run>
a001b708:	91 e8 e1 60 	restore  %g3, 0x160, %o0

a001b70c <bb_top_dpGotSymbolLockA7>:
a001b70c:	9d e3 bf e0 	save  %sp, -32, %sp
a001b710:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001b714:	c2 00 63 6c 	ld  [ %g1 + 0x36c ], %g1	! a100636c <gtp.lto_priv.288>
a001b718:	d2 00 60 10 	ld  [ %g1 + 0x10 ], %o1
a001b71c:	80 a6 20 00 	cmp  %i0, 0
a001b720:	22 80 00 14 	be,a   a001b770 <bb_top_dpGotSymbolLockA7+0x64>
a001b724:	82 10 20 01 	mov  1, %g1
a001b728:	80 8a 60 08 	btst  8, %o1
a001b72c:	02 80 00 11 	be  a001b770 <bb_top_dpGotSymbolLockA7+0x64>
a001b730:	82 10 20 00 	clr  %g1
a001b734:	80 a6 20 01 	cmp  %i0, 1
a001b738:	08 80 00 17 	bleu  a001b794 <bb_top_dpGotSymbolLockA7+0x88>
a001b73c:	80 8a 60 01 	btst  1, %o1
a001b740:	02 80 00 0d 	be  a001b774 <bb_top_dpGotSymbolLockA7+0x68>
a001b744:	80 a0 60 00 	cmp  %g1, 0
a001b748:	80 a6 20 02 	cmp  %i0, 2
a001b74c:	02 80 00 12 	be  a001b794 <bb_top_dpGotSymbolLockA7+0x88>
a001b750:	80 8a 60 04 	btst  4, %o1
a001b754:	02 80 00 08 	be  a001b774 <bb_top_dpGotSymbolLockA7+0x68>
a001b758:	80 a0 60 00 	cmp  %g1, 0
a001b75c:	80 a6 20 03 	cmp  %i0, 3
a001b760:	02 80 00 04 	be  a001b770 <bb_top_dpGotSymbolLockA7+0x64>
a001b764:	82 10 20 01 	mov  1, %g1
a001b768:	83 32 60 01 	srl  %o1, 1, %g1
a001b76c:	82 08 60 01 	and  %g1, 1, %g1
a001b770:	80 a0 60 00 	cmp  %g1, 0
a001b774:	12 80 00 05 	bne  a001b788 <bb_top_dpGotSymbolLockA7+0x7c>
a001b778:	b0 08 60 01 	and  %g1, 1, %i0
a001b77c:	11 3e 49 4a 	sethi  %hi(0xf9252800), %o0
a001b780:	7f ff 95 11 	call  a0000bc4 <_ilog>
a001b784:	90 12 20 02 	or  %o0, 2, %o0	! f9252802 <curr_flash_pos+0x387f5dda>
a001b788:	b0 0e 20 ff 	and  %i0, 0xff, %i0
a001b78c:	81 c7 e0 08 	ret 
a001b790:	81 e8 00 00 	restore 
a001b794:	10 bf ff f7 	b  a001b770 <bb_top_dpGotSymbolLockA7+0x64>
a001b798:	82 10 20 01 	mov  1, %g1

a001b79c <SendLinkAndStreamParameters.lto_priv.659>:
a001b79c:	9d e3 bf d0 	save  %sp, -48, %sp
a001b7a0:	94 10 20 0c 	mov  0xc, %o2
a001b7a4:	90 07 bf f4 	add  %fp, -12, %o0
a001b7a8:	13 28 00 83 	sethi  %hi(0xa0020c00), %o1
a001b7ac:	7f ff 93 3f 	call  a00004a8 <memcpy>
a001b7b0:	92 12 60 44 	or  %o1, 0x44, %o1	! a0020c44 <uartFifoDefinitions.lto_priv.280+0x38>
a001b7b4:	7f ff f1 e0 	call  a0017f34 <LexSendCpuMessageToRex>
a001b7b8:	90 07 bf f4 	add  %fp, -12, %o0
a001b7bc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b7c0:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001b7c4:	c4 08 60 4c 	ldub  [ %g1 + 0x4c ], %g2
a001b7c8:	86 08 bf f7 	and  %g2, -9, %g3
a001b7cc:	11 3e 01 ca 	sethi  %hi(0xf8072800), %o0
a001b7d0:	c6 28 60 4c 	stb  %g3, [ %g1 + 0x4c ]
a001b7d4:	7f ff 94 fc 	call  a0000bc4 <_ilog>
a001b7d8:	90 12 20 06 	or  %o0, 6, %o0
a001b7dc:	81 c7 e0 08 	ret 
a001b7e0:	81 e8 00 00 	restore 

a001b7e4 <LexPmCommLinkEventHandler.lto_priv.792>:
a001b7e4:	9d e3 bf e0 	save  %sp, -32, %sp
a001b7e8:	80 a6 20 00 	cmp  %i0, 0
a001b7ec:	02 80 00 06 	be  a001b804 <LexPmCommLinkEventHandler.lto_priv.792+0x20>
a001b7f0:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a001b7f4:	7f ff ef bd 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001b7f8:	01 00 00 00 	nop 
a001b7fc:	10 80 00 07 	b  a001b818 <LexPmCommLinkEventHandler.lto_priv.792+0x34>
a001b800:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b804:	94 10 20 04 	mov  4, %o2
a001b808:	92 10 20 00 	clr  %o1
a001b80c:	7f ff 93 3f 	call  a0000508 <memset>
a001b810:	90 12 21 6c 	or  %o0, 0x16c, %o0
a001b814:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b818:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001b81c:	c4 08 60 4c 	ldub  [ %g1 + 0x4c ], %g2
a001b820:	b1 2e 20 07 	sll  %i0, 7, %i0
a001b824:	86 08 a0 7f 	and  %g2, 0x7f, %g3
a001b828:	88 10 c0 18 	or  %g3, %i0, %g4
a001b82c:	c8 28 60 4c 	stb  %g4, [ %g1 + 0x4c ]
a001b830:	40 00 00 2f 	call  a001b8ec <LexRexActiveEventGenerate.lto_priv.653>
a001b834:	81 e8 00 00 	restore 

a001b838 <LexPmConfigurationEventHandler.lto_priv.793>:
a001b838:	9d e3 bf e0 	save  %sp, -32, %sp
a001b83c:	80 a6 20 16 	cmp  %i0, 0x16
a001b840:	12 80 00 1b 	bne  a001b8ac <LexPmConfigurationEventHandler.lto_priv.793+0x74>
a001b844:	01 00 00 00 	nop 
a001b848:	7f ff bc 9d 	call  a000aabc <AUX_getDPFeature>
a001b84c:	01 00 00 00 	nop 
a001b850:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b854:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001b858:	c4 00 60 54 	ld  [ %g1 + 0x54 ], %g2
a001b85c:	87 30 a0 1f 	srl  %g2, 0x1f, %g3
a001b860:	80 a2 00 03 	cmp  %o0, %g3
a001b864:	02 80 00 08 	be  a001b884 <LexPmConfigurationEventHandler.lto_priv.793+0x4c>
a001b868:	ba 10 00 08 	mov  %o0, %i5
a001b86c:	89 2a 20 07 	sll  %o0, 7, %g4
a001b870:	d0 08 60 54 	ldub  [ %g1 + 0x54 ], %o0
a001b874:	92 0a 20 7f 	and  %o0, 0x7f, %o1
a001b878:	94 12 40 04 	or  %o1, %g4, %o2
a001b87c:	7f ff ef 9b 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001b880:	d4 28 60 54 	stb  %o2, [ %g1 + 0x54 ]
a001b884:	17 3e 41 d0 	sethi  %hi(0xf9074000), %o3
a001b888:	b0 10 20 03 	mov  3, %i0
a001b88c:	92 10 00 1d 	mov  %i5, %o1
a001b890:	7f ff 94 cd 	call  a0000bc4 <_ilog>
a001b894:	90 12 e3 02 	or  %o3, 0x302, %o0
a001b898:	80 a0 00 1d 	cmp  %g0, %i5
a001b89c:	98 66 20 00 	subx  %i0, 0, %o4
a001b8a0:	b0 0b 20 ff 	and  %o4, 0xff, %i0
a001b8a4:	7f ff f1 a0 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001b8a8:	81 e8 00 00 	restore 
a001b8ac:	81 c7 e0 08 	ret 
a001b8b0:	81 e8 00 00 	restore 

a001b8b4 <LexPendingTimerHandler.lto_priv.797>:
a001b8b4:	90 10 20 11 	mov  0x11, %o0
a001b8b8:	82 13 c0 00 	mov  %o7, %g1
a001b8bc:	7f ff f1 9a 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001b8c0:	9e 10 40 00 	mov  %g1, %o7

a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>:
a001b8c4:	92 10 00 08 	mov  %o0, %o1
a001b8c8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b8cc:	d0 28 61 54 	stb  %o0, [ %g1 + 0x154 ]	! a1007154 <lexPmInitContext.lto_priv.643+0x190>
a001b8d0:	90 10 20 04 	mov  4, %o0
a001b8d4:	82 13 c0 00 	mov  %o7, %g1
a001b8d8:	7f ff a4 b6 	call  a0004bb0 <EVENT_Trigger>
a001b8dc:	9e 10 40 00 	mov  %g1, %o7

a001b8e0 <LexPmGetVideoStatus.lto_priv.791>:
a001b8e0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001b8e4:	81 c3 e0 08 	retl 
a001b8e8:	d0 08 61 54 	ldub  [ %g1 + 0x154 ], %o0	! a1007154 <lexPmInitContext.lto_priv.643+0x190>

a001b8ec <LexRexActiveEventGenerate.lto_priv.653>:
a001b8ec:	9d e3 bf e0 	save  %sp, -32, %sp
a001b8f0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001b8f4:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001b8f8:	c6 00 60 4c 	ld  [ %g1 + 0x4c ], %g3
a001b8fc:	80 a0 e0 00 	cmp  %g3, 0
a001b900:	16 80 00 07 	bge  a001b91c <LexRexActiveEventGenerate.lto_priv.653+0x30>
a001b904:	92 10 20 00 	clr  %o1
a001b908:	c8 00 60 50 	ld  [ %g1 + 0x50 ], %g4
a001b90c:	05 30 00 00 	sethi  %hi(0xc0000000), %g2
a001b910:	90 28 80 04 	andn  %g2, %g4, %o0
a001b914:	80 a0 00 08 	cmp  %g0, %o0
a001b918:	92 60 3f ff 	subx  %g0, -1, %o1
a001b91c:	d6 00 60 4c 	ld  [ %g1 + 0x4c ], %o3
a001b920:	94 0a 60 01 	and  %o1, 1, %o2
a001b924:	99 32 e0 1e 	srl  %o3, 0x1e, %o4
a001b928:	b0 0a a0 ff 	and  %o2, 0xff, %i0
a001b92c:	9a 0b 20 01 	and  %o4, 1, %o5
a001b930:	80 a6 00 0d 	cmp  %i0, %o5
a001b934:	02 80 00 14 	be  a001b984 <LexRexActiveEventGenerate.lto_priv.653+0x98>
a001b938:	9f 2a a0 06 	sll  %o2, 6, %o7
a001b93c:	c6 08 60 4c 	ldub  [ %g1 + 0x4c ], %g3
a001b940:	88 08 ff bf 	and  %g3, -65, %g4
a001b944:	84 11 00 0f 	or  %g4, %o7, %g2
a001b948:	c4 28 60 4c 	stb  %g2, [ %g1 + 0x4c ]
a001b94c:	19 3e c1 d8 	sethi  %hi(0xfb076000), %o4
a001b950:	d0 00 60 50 	ld  [ %g1 + 0x50 ], %o0
a001b954:	95 32 20 1e 	srl  %o0, 0x1e, %o2
a001b958:	c2 00 60 4c 	ld  [ %g1 + 0x4c ], %g1
a001b95c:	93 30 60 1f 	srl  %g1, 0x1f, %o1
a001b960:	96 0a a0 01 	and  %o2, 1, %o3
a001b964:	95 32 20 1f 	srl  %o0, 0x1f, %o2
a001b968:	7f ff 94 97 	call  a0000bc4 <_ilog>
a001b96c:	90 13 22 02 	or  %o4, 0x202, %o0
a001b970:	82 10 20 07 	mov  7, %g1
a001b974:	92 20 40 18 	sub  %g1, %i0, %o1
a001b978:	b0 0a 60 ff 	and  %o1, 0xff, %i0
a001b97c:	7f ff f1 6a 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001b980:	81 e8 00 00 	restore 
a001b984:	81 c7 e0 08 	ret 
a001b988:	81 e8 00 00 	restore 

a001b98c <LexAudioMuteTimerHandler.lto_priv.798>:
a001b98c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001b990:	c2 00 60 00 	ld  [ %g1 ], %g1
a001b994:	d0 08 60 99 	ldub  [ %g1 + 0x99 ], %o0
a001b998:	85 32 20 04 	srl  %o0, 4, %g2
a001b99c:	90 08 a0 01 	and  %g2, 1, %o0
a001b9a0:	82 13 c0 00 	mov  %o7, %g1
a001b9a4:	7f ff ef 6b 	call  a0017750 <LexSendLexAudioStatus.lto_priv.661>
a001b9a8:	9e 10 40 00 	mov  %g1, %o7
a001b9ac:	a0 01 cb 40 	unknown
a001b9b0:	a0 01 cb bc 	unknown
a001b9b4:	a0 01 cb 4c 	unknown
a001b9b8:	a0 01 cb bc 	unknown
a001b9bc:	a0 01 cb ac 	unknown
a001b9c0:	a0 01 cb bc 	unknown
a001b9c4:	a0 01 cb 58 	unknown
a001b9c8:	a0 01 cb bc 	unknown
a001b9cc:	a0 01 cb 64 	unknown
a001b9d0:	a0 01 cb bc 	unknown
a001b9d4:	a0 01 cb 70 	unknown
a001b9d8:	a0 01 ca 04 	unknown
a001b9dc:	a0 01 ca 10 	unknown
a001b9e0:	a0 01 ca 20 	unknown
a001b9e4:	a0 01 ca 30 	unknown
a001b9e8:	a0 01 ca 40 	unknown
a001b9ec:	a0 01 ca 50 	unknown
a001b9f0:	a0 01 ca 70 	unknown
a001b9f4:	a0 01 ca 60 	unknown
a001b9f8:	a0 01 ca 80 	unknown
a001b9fc:	a0 01 ca 90 	unknown
a001ba00:	a0 01 ca a0 	unknown
a001ba04:	a0 01 ca b0 	unknown
a001ba08:	a0 01 ca c0 	unknown
a001ba0c:	a0 01 ca d0 	unknown
a001ba10:	a0 01 ca e0 	unknown
a001ba14:	a0 01 ca f0 	unknown
a001ba18:	a0 01 cf e4 	unknown
a001ba1c:	a0 01 c8 7c 	unknown
a001ba20:	a0 01 cc 30 	unknown
a001ba24:	a0 01 cf 2c 	unknown
a001ba28:	a0 01 cf 78 	unknown
a001ba2c:	a0 01 cf 90 	unknown
a001ba30:	a0 01 ce bc 	unknown
a001ba34:	a0 01 cc 10 	unknown
a001ba38:	a0 01 ce b4 	unknown
a001ba3c:	a0 01 ce 94 	unknown

a001ba40 <DP_Lex_StartRexPowerDownTimer>:
a001ba40:	9d e3 bf e0 	save  %sp, -32, %sp
a001ba44:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ba48:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001ba4c:	c2 08 60 0e 	ldub  [ %g1 + 0xe ], %g1
a001ba50:	80 a0 60 00 	cmp  %g1, 0
a001ba54:	02 80 00 12 	be  a001ba9c <DP_Lex_StartRexPowerDownTimer+0x5c>
a001ba58:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001ba5c:	b0 17 61 1c 	or  %i5, 0x11c, %i0	! a100751c <lexPmContext.lto_priv.349>
a001ba60:	c4 06 20 54 	ld  [ %i0 + 0x54 ], %g2
a001ba64:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a001ba68:	80 88 80 01 	btst  %g2, %g1
a001ba6c:	02 80 00 07 	be  a001ba88 <DP_Lex_StartRexPowerDownTimer+0x48>
a001ba70:	b8 10 00 18 	mov  %i0, %i4
a001ba74:	7f ff f0 ca 	call  a0017d9c <DPCD_DpcdRegisterRead>
a001ba78:	90 10 26 00 	mov  0x600, %o0
a001ba7c:	80 a2 20 02 	cmp  %o0, 2
a001ba80:	32 80 00 05 	bne,a   a001ba94 <DP_Lex_StartRexPowerDownTimer+0x54>
a001ba84:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
a001ba88:	f0 07 20 0c 	ld  [ %i4 + 0xc ], %i0
a001ba8c:	7f ff 96 0d 	call  a00012c0 <TIMING_TimerStart>
a001ba90:	81 e8 00 00 	restore 
a001ba94:	7f ff 96 19 	call  a00012f8 <TIMING_TimerStop>
a001ba98:	81 e8 00 00 	restore 
a001ba9c:	81 c7 e0 08 	ret 
a001baa0:	81 e8 00 00 	restore 

a001baa4 <LexPmDisabledHandler.lto_priv.227>:
a001baa4:	9d e3 bf e0 	save  %sp, -32, %sp
a001baa8:	80 a6 20 00 	cmp  %i0, 0
a001baac:	12 80 00 16 	bne  a001bb04 <LexPmDisabledHandler.lto_priv.227+0x60>
a001bab0:	80 a6 20 02 	cmp  %i0, 2
a001bab4:	7f ff c0 ae 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a001bab8:	90 10 20 30 	mov  0x30, %o0
a001babc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001bac0:	7f ff 9b 86 	call  a00028d8 <AUX_DisableAuxInterrupts>
a001bac4:	d0 00 62 cc 	ld  [ %g1 + 0x2cc ], %o0	! a1002ecc <auxInterrupts.lto_priv.639>
a001bac8:	7f ff eb e8 	call  a0016a68 <LexDoReset.lto_priv.592>
a001bacc:	b0 10 00 19 	mov  %i1, %i0
a001bad0:	7f ff fb f7 	call  a001aaac <LexLtStateSendEventWithNoData>
a001bad4:	90 10 20 03 	mov  3, %o0
a001bad8:	7f ff ef 1e 	call  a0017750 <LexSendLexAudioStatus.lto_priv.661>
a001badc:	90 10 20 01 	mov  1, %o0
a001bae0:	7f ff ff 79 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001bae4:	90 10 20 00 	clr  %o0
a001bae8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001baec:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001baf0:	c0 28 60 68 	clrb  [ %g1 + 0x68 ]
a001baf4:	c0 28 60 69 	clrb  [ %g1 + 0x69 ]
a001baf8:	c0 28 60 6a 	clrb  [ %g1 + 0x6a ]
a001bafc:	81 c7 e0 08 	ret 
a001bb00:	81 e8 00 00 	restore 
a001bb04:	32 80 00 15 	bne,a   a001bb58 <LexPmDisabledHandler.lto_priv.227+0xb4>
a001bb08:	b0 10 00 19 	mov  %i1, %i0
a001bb0c:	7f ff bb ec 	call  a000aabc <AUX_getDPFeature>
a001bb10:	01 00 00 00 	nop 
a001bb14:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bb18:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001bb1c:	c4 00 60 54 	ld  [ %g1 + 0x54 ], %g2
a001bb20:	87 30 a0 1f 	srl  %g2, 0x1f, %g3
a001bb24:	80 a2 00 03 	cmp  %o0, %g3
a001bb28:	02 80 00 08 	be  a001bb48 <LexPmDisabledHandler.lto_priv.227+0xa4>
a001bb2c:	ba 10 00 08 	mov  %o0, %i5
a001bb30:	89 2a 20 07 	sll  %o0, 7, %g4
a001bb34:	d0 08 60 54 	ldub  [ %g1 + 0x54 ], %o0
a001bb38:	92 0a 20 7f 	and  %o0, 0x7f, %o1
a001bb3c:	94 12 40 04 	or  %o1, %g4, %o2
a001bb40:	7f ff ee ea 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001bb44:	d4 28 60 54 	stb  %o2, [ %g1 + 0x54 ]
a001bb48:	80 a7 60 00 	cmp  %i5, 0
a001bb4c:	32 80 00 02 	bne,a   a001bb54 <LexPmDisabledHandler.lto_priv.227+0xb0>
a001bb50:	b2 10 20 01 	mov  1, %i1
a001bb54:	b0 10 00 19 	mov  %i1, %i0
a001bb58:	81 c7 e0 08 	ret 
a001bb5c:	81 e8 00 00 	restore 

a001bb60 <LexPmIdlePendingHandler.lto_priv.228>:
a001bb60:	9d e3 bf e0 	save  %sp, -32, %sp
a001bb64:	80 a6 20 00 	cmp  %i0, 0
a001bb68:	12 80 00 2f 	bne  a001bc24 <LexPmIdlePendingHandler.lto_priv.228+0xc4>
a001bb6c:	b8 10 00 19 	mov  %i1, %i4
a001bb70:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bb74:	d0 00 61 1c 	ld  [ %g1 + 0x11c ], %o0	! a100751c <lexPmContext.lto_priv.349>
a001bb78:	7f ff 95 d2 	call  a00012c0 <TIMING_TimerStart>
a001bb7c:	ba 10 61 1c 	or  %g1, 0x11c, %i5
a001bb80:	94 10 21 93 	mov  0x193, %o2
a001bb84:	92 10 20 00 	clr  %o1
a001bb88:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
a001bb8c:	7f ff 92 5f 	call  a0000508 <memset>
a001bb90:	90 12 23 c4 	or  %o0, 0x3c4, %o0	! a1006fc4 <lexPmInitContext.lto_priv.643>
a001bb94:	c4 0f 60 54 	ldub  [ %i5 + 0x54 ], %g2
a001bb98:	c2 0f 60 4c 	ldub  [ %i5 + 0x4c ], %g1
a001bb9c:	86 08 bf bf 	and  %g2, -65, %g3
a001bba0:	82 08 7f db 	and  %g1, -37, %g1
a001bba4:	c6 2f 60 54 	stb  %g3, [ %i5 + 0x54 ]
a001bba8:	c2 2f 60 4c 	stb  %g1, [ %i5 + 0x4c ]
a001bbac:	7f ff ee cf 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001bbb0:	c0 2f 60 6a 	clrb  [ %i5 + 0x6a ]
a001bbb4:	7f ff c0 64 	call  a000bd44 <TOPLEVEL_setPollingMask>
a001bbb8:	90 10 20 30 	mov  0x30, %o0
a001bbbc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001bbc0:	7f ff 9b 3e 	call  a00028b8 <AUX_EnableAuxInterrupts>
a001bbc4:	d0 00 62 cc 	ld  [ %g1 + 0x2cc ], %o0	! a1002ecc <auxInterrupts.lto_priv.639>
a001bbc8:	7f ff fb b9 	call  a001aaac <LexLtStateSendEventWithNoData>
a001bbcc:	90 10 20 03 	mov  3, %o0
a001bbd0:	92 10 20 01 	mov  1, %o1
a001bbd4:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a001bbd8:	82 11 23 69 	or  %g4, 0x369, %g1	! a1007769 <availableVsPeCombination.lto_priv.650>
a001bbdc:	d2 29 23 69 	stb  %o1, [ %g4 + 0x369 ]
a001bbe0:	90 10 20 00 	clr  %o0
a001bbe4:	d2 28 60 01 	stb  %o1, [ %g1 + 1 ]
a001bbe8:	d2 28 60 02 	stb  %o1, [ %g1 + 2 ]
a001bbec:	d2 28 60 03 	stb  %o1, [ %g1 + 3 ]
a001bbf0:	d2 28 60 04 	stb  %o1, [ %g1 + 4 ]
a001bbf4:	d2 28 60 05 	stb  %o1, [ %g1 + 5 ]
a001bbf8:	d2 28 60 06 	stb  %o1, [ %g1 + 6 ]
a001bbfc:	d2 28 60 07 	stb  %o1, [ %g1 + 7 ]
a001bc00:	7f ff ff 31 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001bc04:	c0 28 60 08 	clrb  [ %g1 + 8 ]
a001bc08:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001bc0c:	c2 08 62 32 	ldub  [ %g1 + 0x232 ], %g1	! a1007232 <dp130ApiCtx+0x12>
a001bc10:	80 a0 60 00 	cmp  %g1, 0
a001bc14:	22 80 00 0c 	be,a   a001bc44 <RexLtChannelEqHandler.lto_priv.246>
a001bc18:	b8 10 20 0c 	mov  0xc, %i4
a001bc1c:	81 c7 e0 08 	ret 
a001bc20:	91 e8 00 1c 	restore  %g0, %i4, %o0
a001bc24:	80 a6 20 11 	cmp  %i0, 0x11
a001bc28:	02 80 00 06 	be  a001bc40 <LexPmIdlePendingHandler.lto_priv.228+0xe0>
a001bc2c:	80 a6 20 03 	cmp  %i0, 3
a001bc30:	02 80 00 05 	be  a001bc44 <RexLtChannelEqHandler.lto_priv.246>
a001bc34:	b8 10 20 0b 	mov  0xb, %i4
a001bc38:	40 00 02 e5 	call  a001c7cc <LexPmCommonHandler>
a001bc3c:	81 e8 00 00 	restore 
a001bc40:	b8 10 20 02 	mov  2, %i4
a001bc44:	b0 10 00 1c 	mov  %i4, %i0
a001bc48:	81 c7 e0 08 	ret 
a001bc4c:	81 e8 00 00 	restore 

a001bc50 <LexPmIdleHandler.lto_priv.229>:
a001bc50:	9d e3 bf e0 	save  %sp, -32, %sp
a001bc54:	80 a6 20 00 	cmp  %i0, 0
a001bc58:	12 80 00 09 	bne  a001bc7c <LexPmIdleHandler.lto_priv.229+0x2c>
a001bc5c:	80 a6 20 08 	cmp  %i0, 8
a001bc60:	7f ff e9 8a 	call  a0016288 <AUX_GetHostConnectedInfo>
a001bc64:	b0 10 00 19 	mov  %i1, %i0
a001bc68:	7f ff ee d8 	call  a00177c8 <LexPmHostConnectMsgHandler.lto_priv.660>
a001bc6c:	01 00 00 00 	nop 
a001bc70:	7f ff ff 15 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001bc74:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a001bc78:	30 80 00 2e 	b,a   a001bd30 <LexPmIdleHandler.lto_priv.229+0xe0>
a001bc7c:	12 80 00 1b 	bne  a001bce8 <LexPmIdleHandler.lto_priv.229+0x98>
a001bc80:	80 a6 20 06 	cmp  %i0, 6
a001bc84:	7f ff ad a7 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a001bc88:	90 10 20 01 	mov  1, %o0
a001bc8c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bc90:	c2 00 61 68 	ld  [ %g1 + 0x168 ], %g1	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001bc94:	07 04 00 00 	sethi  %hi(0x10000000), %g3
a001bc98:	80 88 40 03 	btst  %g1, %g3
a001bc9c:	02 80 00 06 	be  a001bcb4 <LexPmIdleHandler.lto_priv.229+0x64>
a001bca0:	92 10 20 01 	mov  1, %o1
a001bca4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001bca8:	b2 10 20 04 	mov  4, %i1
a001bcac:	10 80 00 20 	b  a001bd2c <LexPmIdleHandler.lto_priv.229+0xdc>
a001bcb0:	d2 28 61 56 	stb  %o1, [ %g1 + 0x156 ]
a001bcb4:	09 10 00 00 	sethi  %hi(0x40000000), %g4
a001bcb8:	80 88 40 04 	btst  %g1, %g4
a001bcbc:	22 80 00 1d 	be,a   a001bd30 <LexPmIdleHandler.lto_priv.229+0xe0>
a001bcc0:	b0 10 00 19 	mov  %i1, %i0
a001bcc4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001bcc8:	94 10 22 64 	mov  0x264, %o2
a001bccc:	c0 28 61 da 	clrb  [ %g1 + 0x1da ]
a001bcd0:	92 10 20 00 	clr  %o1
a001bcd4:	11 28 40 08 	sethi  %hi(0xa1002000), %o0
a001bcd8:	7f ff 92 0c 	call  a0000508 <memset>
a001bcdc:	90 12 22 58 	or  %o0, 0x258, %o0	! a1002258 <mccsCache.lto_priv.225>
a001bce0:	10 80 00 13 	b  a001bd2c <LexPmIdleHandler.lto_priv.229+0xdc>
a001bce4:	b2 10 20 03 	mov  3, %i1
a001bce8:	12 80 00 0a 	bne  a001bd10 <LexPmIdleHandler.lto_priv.229+0xc0>
a001bcec:	80 a6 20 03 	cmp  %i0, 3
a001bcf0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bcf4:	c4 00 61 70 	ld  [ %g1 + 0x170 ], %g2	! a1007570 <lexPmContext.lto_priv.349+0x54>
a001bcf8:	03 10 00 00 	sethi  %hi(0x40000000), %g1
a001bcfc:	80 88 80 01 	btst  %g2, %g1
a001bd00:	32 80 00 0b 	bne,a   a001bd2c <LexPmIdleHandler.lto_priv.229+0xdc>
a001bd04:	b2 10 20 03 	mov  3, %i1
a001bd08:	81 c7 e0 08 	ret 
a001bd0c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bd10:	22 80 00 07 	be,a   a001bd2c <LexPmIdleHandler.lto_priv.229+0xdc>
a001bd14:	b2 10 20 0b 	mov  0xb, %i1
a001bd18:	80 a6 20 1a 	cmp  %i0, 0x1a
a001bd1c:	22 80 00 04 	be,a   a001bd2c <LexPmIdleHandler.lto_priv.229+0xdc>
a001bd20:	b2 10 20 01 	mov  1, %i1
a001bd24:	81 c7 e0 08 	ret 
a001bd28:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bd2c:	b0 10 00 19 	mov  %i1, %i0
a001bd30:	81 c7 e0 08 	ret 
a001bd34:	81 e8 00 00 	restore 

a001bd38 <LexPmWaitForRexParamsHandler.lto_priv.230>:
a001bd38:	9d e3 bf e0 	save  %sp, -32, %sp
a001bd3c:	80 a6 20 00 	cmp  %i0, 0
a001bd40:	12 80 00 09 	bne  a001bd64 <LexPmWaitForRexParamsHandler.lto_priv.230+0x2c>
a001bd44:	ba 10 00 19 	mov  %i1, %i5
a001bd48:	7f ff fe df 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001bd4c:	90 10 20 00 	clr  %o0
a001bd50:	92 10 20 10 	mov  0x10, %o1
a001bd54:	7f ff ab 90 	call  a0006b94 <CPU_COMM_sendSubType>
a001bd58:	90 10 20 02 	mov  2, %o0
a001bd5c:	81 c7 e0 08 	ret 
a001bd60:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001bd64:	80 a6 20 0a 	cmp  %i0, 0xa
a001bd68:	12 80 00 07 	bne  a001bd84 <LexPmWaitForRexParamsHandler.lto_priv.230+0x4c>
a001bd6c:	80 a6 20 07 	cmp  %i0, 7
a001bd70:	84 10 20 01 	mov  1, %g2
a001bd74:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001bd78:	ba 10 20 04 	mov  4, %i5
a001bd7c:	10 80 00 06 	b  a001bd94 <LexPmWaitForRexParamsHandler.lto_priv.230+0x5c>
a001bd80:	c4 28 61 56 	stb  %g2, [ %g1 + 0x156 ]
a001bd84:	02 80 00 04 	be  a001bd94 <LexPmWaitForRexParamsHandler.lto_priv.230+0x5c>
a001bd88:	ba 10 20 01 	mov  1, %i5
a001bd8c:	40 00 02 90 	call  a001c7cc <LexPmCommonHandler>
a001bd90:	81 e8 00 00 	restore 
a001bd94:	b0 10 00 1d 	mov  %i5, %i0
a001bd98:	81 c7 e0 08 	ret 
a001bd9c:	81 e8 00 00 	restore 

a001bda0 <LexPmLinkTrainingHandler.lto_priv.231>:
a001bda0:	9d e3 bf e0 	save  %sp, -32, %sp
a001bda4:	80 a6 20 00 	cmp  %i0, 0
a001bda8:	12 80 00 17 	bne  a001be04 <LexPmLinkTrainingHandler.lto_priv.231+0x64>
a001bdac:	80 a6 20 01 	cmp  %i0, 1
a001bdb0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001bdb4:	82 10 63 c4 	or  %g1, 0x3c4, %g1	! a1006fc4 <lexPmInitContext.lto_priv.643>
a001bdb8:	d2 08 61 92 	ldub  [ %g1 + 0x192 ], %o1
a001bdbc:	80 a2 60 00 	cmp  %o1, 0
a001bdc0:	02 80 00 0b 	be  a001bdec <LexPmLinkTrainingHandler.lto_priv.231+0x4c>
a001bdc4:	17 28 40 1d 	sethi  %hi(0xa1007400), %o3
a001bdc8:	c0 28 61 92 	clrb  [ %g1 + 0x192 ]
a001bdcc:	94 10 20 21 	mov  0x21, %o2
a001bdd0:	92 10 20 00 	clr  %o1
a001bdd4:	7f ff 91 cd 	call  a0000508 <memset>
a001bdd8:	90 12 e1 44 	or  %o3, 0x144, %o0
a001bddc:	7f ff fb 34 	call  a001aaac <LexLtStateSendEventWithNoData>
a001bde0:	90 10 20 03 	mov  3, %o0
a001bde4:	7f ff fb 32 	call  a001aaac <LexLtStateSendEventWithNoData>
a001bde8:	90 10 20 02 	mov  2, %o0
a001bdec:	7f ff fe b6 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001bdf0:	90 10 20 00 	clr  %o0
a001bdf4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bdf8:	7f ff 95 32 	call  a00012c0 <TIMING_TimerStart>
a001bdfc:	d0 00 61 3c 	ld  [ %g1 + 0x13c ], %o0	! a100753c <lexPmContext.lto_priv.349+0x20>
a001be00:	30 80 00 36 	b,a   a001bed8 <RexLtLinkTrainedHandler.lto_priv.247+0x50>
a001be04:	12 80 00 07 	bne  a001be20 <LexPmLinkTrainingHandler.lto_priv.231+0x80>
a001be08:	80 a6 20 0f 	cmp  %i0, 0xf
a001be0c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001be10:	7f ff 95 3a 	call  a00012f8 <TIMING_TimerStop>
a001be14:	d0 00 61 3c 	ld  [ %g1 + 0x13c ], %o0	! a100753c <lexPmContext.lto_priv.349+0x20>
a001be18:	81 c7 e0 08 	ret 
a001be1c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001be20:	12 80 00 05 	bne  a001be34 <LexPmLinkTrainingHandler.lto_priv.231+0x94>
a001be24:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001be28:	b2 10 20 05 	mov  5, %i1
a001be2c:	10 80 00 2d 	b  a001bee0 <RexLtLinkTrainedHandler.lto_priv.247+0x58>
a001be30:	c0 28 61 84 	clrb  [ %g1 + 0x184 ]
a001be34:	80 a6 20 10 	cmp  %i0, 0x10
a001be38:	12 80 00 1a 	bne  a001bea0 <RexLtLinkTrainedHandler.lto_priv.247+0x18>
a001be3c:	80 a6 20 0a 	cmp  %i0, 0xa
a001be40:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001be44:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a001be48:	80 a0 60 00 	cmp  %g1, 0
a001be4c:	02 80 00 05 	be  a001be60 <LexPmLinkTrainingHandler.lto_priv.231+0xc0>
a001be50:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001be54:	7f ff ad 33 	call  a0007320 <TEST_SetErrorState.part.0.lto_priv.608>
a001be58:	90 10 20 04 	mov  4, %o0
a001be5c:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001be60:	b0 17 61 1c 	or  %i5, 0x11c, %i0	! a100751c <lexPmContext.lto_priv.349>
a001be64:	c2 06 20 64 	ld  [ %i0 + 0x64 ], %g1
a001be68:	d2 08 40 00 	ldub  [ %g1 ], %o1
a001be6c:	07 3e 81 d2 	sethi  %hi(0xfa074800), %g3
a001be70:	d4 0e 20 68 	ldub  [ %i0 + 0x68 ], %o2
a001be74:	7f ff 93 54 	call  a0000bc4 <_ilog>
a001be78:	90 10 e1 05 	or  %g3, 0x105, %o0
a001be7c:	c2 0e 20 68 	ldub  [ %i0 + 0x68 ], %g1
a001be80:	82 00 60 01 	inc  %g1
a001be84:	c2 2e 20 68 	stb  %g1, [ %i0 + 0x68 ]
a001be88:	82 08 60 ff 	and  %g1, 0xff, %g1
a001be8c:	80 a0 60 05 	cmp  %g1, 5
a001be90:	b2 60 20 00 	subx  %g0, 0, %i1
a001be94:	88 0e 7f f5 	and  %i1, -11, %g4
a001be98:	10 80 00 12 	b  a001bee0 <RexLtLinkTrainedHandler.lto_priv.247+0x58>
a001be9c:	b2 01 20 0c 	add  %g4, 0xc, %i1
a001bea0:	12 80 00 0e 	bne  a001bed8 <RexLtLinkTrainedHandler.lto_priv.247+0x50>
a001bea4:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
a001bea8:	7f ff 9b 12 	call  a0002af0 <RexEdidChanged>
a001beac:	90 12 23 d4 	or  %o0, 0x3d4, %o0	! a1006fd4 <lexPmInitContext.lto_priv.643+0x10>
a001beb0:	80 a2 20 00 	cmp  %o0, 0
a001beb4:	22 80 00 0c 	be,a   a001bee4 <RexLtLinkTrainedHandler.lto_priv.247+0x5c>
a001beb8:	b0 10 00 19 	mov  %i1, %i0
a001bebc:	84 10 20 01 	mov  1, %g2
a001bec0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001bec4:	90 10 20 00 	clr  %o0
a001bec8:	7f ff f0 17 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001becc:	c4 28 61 56 	stb  %g2, [ %g1 + 0x156 ]
a001bed0:	81 c7 e0 08 	ret 
a001bed4:	91 e8 00 19 	restore  %g0, %i1, %o0
a001bed8:	40 00 02 3d 	call  a001c7cc <LexPmCommonHandler>
a001bedc:	81 e8 00 00 	restore 
a001bee0:	b0 10 00 19 	mov  %i1, %i0
a001bee4:	81 c7 e0 08 	ret 
a001bee8:	81 e8 00 00 	restore 

a001beec <LexPmLinkTrainedWaitMsaHandler.lto_priv.232>:
a001beec:	9d e3 bf e0 	save  %sp, -32, %sp
a001bef0:	80 a6 20 00 	cmp  %i0, 0
a001bef4:	12 80 00 17 	bne  a001bf50 <AUX_RexLtCommonHandler+0x3c>
a001bef8:	ba 10 00 19 	mov  %i1, %i5
a001befc:	7f ff fe 72 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001bf00:	90 10 20 03 	mov  3, %o0
a001bf04:	7f ff f8 17 	call  a0019f60 <DP_LEX_resetStreamExtractor>
a001bf08:	01 00 00 00 	nop 
a001bf0c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bf10:	7f ff 94 ec 	call  a00012c0 <TIMING_TimerStart>
a001bf14:	d0 00 61 38 	ld  [ %g1 + 0x138 ], %o0	! a1007538 <lexPmContext.lto_priv.349+0x1c>
a001bf18:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001bf1c:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001bf20:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a001bf24:	80 a0 60 00 	cmp  %g1, 0
a001bf28:	32 80 00 2e 	bne,a   a001bfe0 <AUX_RexLtCommonHandler+0xcc>
a001bf2c:	b0 10 00 1d 	mov  %i5, %i0
a001bf30:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001bf34:	c8 00 60 00 	ld  [ %g1 ], %g4
a001bf38:	d0 01 20 4c 	ld  [ %g4 + 0x4c ], %o0
a001bf3c:	03 00 40 00 	sethi  %hi(0x1000000), %g1
a001bf40:	82 12 00 01 	or  %o0, %g1, %g1
a001bf44:	c2 21 20 4c 	st  %g1, [ %g4 + 0x4c ]
a001bf48:	81 c7 e0 08 	ret 
a001bf4c:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001bf50:	80 a6 20 01 	cmp  %i0, 1
a001bf54:	12 80 00 07 	bne  a001bf70 <AUX_RexLtCommonHandler+0x5c>
a001bf58:	80 a6 20 0c 	cmp  %i0, 0xc
a001bf5c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bf60:	7f ff 94 e6 	call  a00012f8 <TIMING_TimerStop>
a001bf64:	d0 00 61 38 	ld  [ %g1 + 0x138 ], %o0	! a1007538 <lexPmContext.lto_priv.349+0x1c>
a001bf68:	81 c7 e0 08 	ret 
a001bf6c:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001bf70:	02 80 00 1a 	be  a001bfd8 <AUX_RexLtCommonHandler+0xc4>
a001bf74:	80 a6 20 0d 	cmp  %i0, 0xd
a001bf78:	12 80 00 08 	bne  a001bf98 <AUX_RexLtCommonHandler+0x84>
a001bf7c:	80 a6 20 0e 	cmp  %i0, 0xe
a001bf80:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bf84:	c2 00 61 80 	ld  [ %g1 + 0x180 ], %g1	! a1007580 <lexPmContext.lto_priv.349+0x64>
a001bf88:	7f ff ee 40 	call  a0017888 <LexLinkAndStreamParamChanged.lto_priv.657>
a001bf8c:	d0 00 40 00 	ld  [ %g1 ], %o0
a001bf90:	10 80 00 13 	b  a001bfdc <AUX_RexLtCommonHandler+0xc8>
a001bf94:	ba 10 20 06 	mov  6, %i5
a001bf98:	12 80 00 04 	bne  a001bfa8 <AUX_RexLtCommonHandler+0x94>
a001bf9c:	80 a6 20 0a 	cmp  %i0, 0xa
a001bfa0:	7f ff ee 86 	call  a00179b8 <LexWrongMsaNeedRetrainHandler.lto_priv.656>
a001bfa4:	81 e8 00 00 	restore 
a001bfa8:	12 80 00 0a 	bne  a001bfd0 <AUX_RexLtCommonHandler+0xbc>
a001bfac:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001bfb0:	c4 00 61 68 	ld  [ %g1 + 0x168 ], %g2	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001bfb4:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a001bfb8:	80 88 80 01 	btst  %g2, %g1
a001bfbc:	02 80 00 08 	be  a001bfdc <AUX_RexLtCommonHandler+0xc8>
a001bfc0:	86 10 20 01 	mov  1, %g3
a001bfc4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001bfc8:	10 80 00 04 	b  a001bfd8 <AUX_RexLtCommonHandler+0xc4>
a001bfcc:	c6 28 61 56 	stb  %g3, [ %g1 + 0x156 ]	! a1007156 <lexPmInitContext.lto_priv.643+0x192>
a001bfd0:	40 00 01 ff 	call  a001c7cc <LexPmCommonHandler>
a001bfd4:	81 e8 00 00 	restore 
a001bfd8:	ba 10 20 04 	mov  4, %i5
a001bfdc:	b0 10 00 1d 	mov  %i5, %i0
a001bfe0:	81 c7 e0 08 	ret 
a001bfe4:	81 e8 00 00 	restore 

a001bfe8 <LexPmLinkTrainedHandler.lto_priv.233>:
a001bfe8:	9d e3 bf e0 	save  %sp, -32, %sp
a001bfec:	80 a6 20 00 	cmp  %i0, 0
a001bff0:	12 80 00 1d 	bne  a001c064 <LexPmLinkTrainedHandler.lto_priv.233+0x7c>
a001bff4:	ba 10 00 19 	mov  %i1, %i5
a001bff8:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001bffc:	c2 08 61 9c 	ldub  [ %g1 + 0x19c ], %g1	! a100719c <enableDiagnostic.lto_priv.346>
a001c000:	80 a0 60 00 	cmp  %g1, 0
a001c004:	02 80 00 0a 	be  a001c02c <LexPmLinkTrainedHandler.lto_priv.233+0x44>
a001c008:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c00c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001c010:	d0 08 61 9d 	ldub  [ %g1 + 0x19d ], %o0	! a100719d <errorState.lto_priv.347>
a001c014:	80 a2 20 01 	cmp  %o0, 1
a001c018:	38 80 00 05 	bgu,a   a001c02c <LexPmLinkTrainedHandler.lto_priv.233+0x44>
a001c01c:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c020:	7f ff ac b3 	call  a00072ec <TEST_PrintTestVariables>
a001c024:	c0 28 61 9d 	clrb  [ %g1 + 0x19d ]	! a100759d <rexPmContext.lto_priv.348+0x15>
a001c028:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c02c:	c2 00 61 68 	ld  [ %g1 + 0x168 ], %g1	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001c030:	13 12 00 00 	sethi  %hi(0x48000000), %o1
a001c034:	94 08 40 09 	and  %g1, %o1, %o2
a001c038:	80 a2 80 09 	cmp  %o2, %o1
a001c03c:	12 80 00 05 	bne  a001c050 <LexPmLinkTrainedHandler.lto_priv.233+0x68>
a001c040:	17 04 00 00 	sethi  %hi(0x10000000), %o3
a001c044:	7f ff fd d6 	call  a001b79c <SendLinkAndStreamParameters.lto_priv.659>
a001c048:	b0 10 00 1d 	mov  %i5, %i0
a001c04c:	30 80 00 26 	b,a   a001c0e4 <LexPmLinkTrainedHandler.lto_priv.233+0xfc>
a001c050:	80 88 40 0b 	btst  %g1, %o3
a001c054:	32 80 00 23 	bne,a   a001c0e0 <LexPmLinkTrainedHandler.lto_priv.233+0xf8>
a001c058:	ba 10 20 09 	mov  9, %i5
a001c05c:	81 c7 e0 08 	ret 
a001c060:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001c064:	80 a6 20 06 	cmp  %i0, 6
a001c068:	12 80 00 09 	bne  a001c08c <LexPmLinkTrainedHandler.lto_priv.233+0xa4>
a001c06c:	80 a6 20 0b 	cmp  %i0, 0xb
a001c070:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c074:	c8 00 61 68 	ld  [ %g1 + 0x168 ], %g4	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001c078:	03 02 00 00 	sethi  %hi(0x8000000), %g1
a001c07c:	80 89 00 01 	btst  %g4, %g1
a001c080:	22 80 00 19 	be,a   a001c0e4 <LexPmLinkTrainedHandler.lto_priv.233+0xfc>
a001c084:	b0 10 00 1d 	mov  %i5, %i0
a001c088:	30 bf ff ef 	b,a   a001c044 <LexPmLinkTrainedHandler.lto_priv.233+0x5c>
a001c08c:	02 bf ff ee 	be  a001c044 <LexPmLinkTrainedHandler.lto_priv.233+0x5c>
a001c090:	80 a6 20 18 	cmp  %i0, 0x18
a001c094:	02 80 00 10 	be  a001c0d4 <LexPmLinkTrainedHandler.lto_priv.233+0xec>
a001c098:	80 a6 20 0c 	cmp  %i0, 0xc
a001c09c:	02 80 00 10 	be  a001c0dc <LexPmLinkTrainedHandler.lto_priv.233+0xf4>
a001c0a0:	80 a6 20 0a 	cmp  %i0, 0xa
a001c0a4:	12 80 00 0a 	bne  a001c0cc <LexPmLinkTrainedHandler.lto_priv.233+0xe4>
a001c0a8:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c0ac:	c4 00 61 68 	ld  [ %g1 + 0x168 ], %g2	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001c0b0:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a001c0b4:	80 88 80 01 	btst  %g2, %g1
a001c0b8:	02 bf ff e3 	be  a001c044 <LexPmLinkTrainedHandler.lto_priv.233+0x5c>
a001c0bc:	86 10 20 01 	mov  1, %g3
a001c0c0:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001c0c4:	10 80 00 06 	b  a001c0dc <LexPmLinkTrainedHandler.lto_priv.233+0xf4>
a001c0c8:	c6 28 61 56 	stb  %g3, [ %g1 + 0x156 ]	! a1007156 <lexPmInitContext.lto_priv.643+0x192>
a001c0cc:	40 00 01 c0 	call  a001c7cc <LexPmCommonHandler>
a001c0d0:	81 e8 00 00 	restore 
a001c0d4:	10 80 00 03 	b  a001c0e0 <LexPmLinkTrainedHandler.lto_priv.233+0xf8>
a001c0d8:	ba 10 20 07 	mov  7, %i5
a001c0dc:	ba 10 20 04 	mov  4, %i5
a001c0e0:	b0 10 00 1d 	mov  %i5, %i0
a001c0e4:	81 c7 e0 08 	ret 
a001c0e8:	81 e8 00 00 	restore 

a001c0ec <LexPmLinkTrainedWaitMcaHandler.lto_priv.234>:
a001c0ec:	9d e3 bf e0 	save  %sp, -32, %sp
a001c0f0:	80 a6 20 00 	cmp  %i0, 0
a001c0f4:	12 80 00 10 	bne  a001c134 <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0x48>
a001c0f8:	80 a6 20 01 	cmp  %i0, 1
a001c0fc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c100:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001c104:	c8 08 60 4c 	ldub  [ %g1 + 0x4c ], %g4
a001c108:	d2 08 60 50 	ldub  [ %g1 + 0x50 ], %o1
a001c10c:	90 09 3f df 	and  %g4, -33, %o0
a001c110:	94 0a 7f df 	and  %o1, -33, %o2
a001c114:	d0 28 60 4c 	stb  %o0, [ %g1 + 0x4c ]
a001c118:	90 10 20 01 	mov  1, %o0
a001c11c:	7f ff c7 06 	call  a000dd34 <MCA_ChannelLinkUp>
a001c120:	d4 28 60 50 	stb  %o2, [ %g1 + 0x50 ]
a001c124:	7f ff fd e8 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001c128:	90 10 20 03 	mov  3, %o0
a001c12c:	81 c7 e0 08 	ret 
a001c130:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c134:	12 80 00 09 	bne  a001c158 <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0x6c>
a001c138:	80 a6 20 04 	cmp  %i0, 4
a001c13c:	80 a6 60 08 	cmp  %i1, 8
a001c140:	22 80 00 3c 	be,a   a001c230 <RexCommLinkEventHandler.lto_priv.830+0x60>
a001c144:	b0 10 00 19 	mov  %i1, %i0
a001c148:	7f ff c7 c8 	call  a000e068 <MCA_ChannelLinkDn>
a001c14c:	90 10 20 01 	mov  1, %o0
a001c150:	81 c7 e0 08 	ret 
a001c154:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c158:	02 80 00 30 	be  a001c218 <RexCommLinkEventHandler.lto_priv.830+0x48>
a001c15c:	80 a6 20 07 	cmp  %i0, 7
a001c160:	02 80 00 30 	be  a001c220 <RexCommLinkEventHandler.lto_priv.830+0x50>
a001c164:	80 a6 20 05 	cmp  %i0, 5
a001c168:	12 80 00 06 	bne  a001c180 <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0x94>
a001c16c:	80 a6 20 0c 	cmp  %i0, 0xc
a001c170:	7f ff c6 f1 	call  a000dd34 <MCA_ChannelLinkUp>
a001c174:	90 10 20 01 	mov  1, %o0
a001c178:	81 c7 e0 08 	ret 
a001c17c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c180:	02 80 00 2a 	be  a001c228 <RexCommLinkEventHandler.lto_priv.830+0x58>
a001c184:	80 a6 20 0b 	cmp  %i0, 0xb
a001c188:	12 80 00 05 	bne  a001c19c <LexPmLinkTrainedWaitMcaHandler.lto_priv.234+0xb0>
a001c18c:	80 a6 20 0d 	cmp  %i0, 0xd
a001c190:	7f ff fd 83 	call  a001b79c <SendLinkAndStreamParameters.lto_priv.659>
a001c194:	b0 10 00 19 	mov  %i1, %i0
a001c198:	30 80 00 26 	b,a   a001c230 <RexCommLinkEventHandler.lto_priv.830+0x60>
a001c19c:	12 80 00 0e 	bne  a001c1d4 <RexCommLinkEventHandler.lto_priv.830+0x4>
a001c1a0:	80 a6 20 0a 	cmp  %i0, 0xa
a001c1a4:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001c1a8:	b0 17 61 1c 	or  %i5, 0x11c, %i0	! a100751c <lexPmContext.lto_priv.349>
a001c1ac:	c2 06 20 64 	ld  [ %i0 + 0x64 ], %g1
a001c1b0:	7f ff ed b6 	call  a0017888 <LexLinkAndStreamParamChanged.lto_priv.657>
a001c1b4:	d0 00 40 00 	ld  [ %g1 ], %o0
a001c1b8:	80 a2 20 00 	cmp  %o0, 0
a001c1bc:	22 80 00 1d 	be,a   a001c230 <RexCommLinkEventHandler.lto_priv.830+0x60>
a001c1c0:	b0 10 00 19 	mov  %i1, %i0
a001c1c4:	c2 0e 20 4c 	ldub  [ %i0 + 0x4c ], %g1
a001c1c8:	82 10 60 08 	or  %g1, 8, %g1
a001c1cc:	10 80 00 15 	b  a001c220 <RexCommLinkEventHandler.lto_priv.830+0x50>
a001c1d0:	c2 2e 20 4c 	stb  %g1, [ %i0 + 0x4c ]
a001c1d4:	12 80 00 0b 	bne  a001c200 <RexCommLinkEventHandler.lto_priv.830+0x30>
a001c1d8:	80 a6 20 0e 	cmp  %i0, 0xe
a001c1dc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c1e0:	c4 00 61 68 	ld  [ %g1 + 0x168 ], %g2	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001c1e4:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a001c1e8:	80 88 80 01 	btst  %g2, %g1
a001c1ec:	02 80 00 10 	be  a001c22c <RexCommLinkEventHandler.lto_priv.830+0x5c>
a001c1f0:	86 10 20 01 	mov  1, %g3
a001c1f4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001c1f8:	10 80 00 0c 	b  a001c228 <RexCommLinkEventHandler.lto_priv.830+0x58>
a001c1fc:	c6 28 61 56 	stb  %g3, [ %g1 + 0x156 ]	! a1007156 <lexPmInitContext.lto_priv.643+0x192>
a001c200:	12 80 00 04 	bne  a001c210 <RexCommLinkEventHandler.lto_priv.830+0x40>
a001c204:	01 00 00 00 	nop 
a001c208:	7f ff ed ec 	call  a00179b8 <LexWrongMsaNeedRetrainHandler.lto_priv.656>
a001c20c:	81 e8 00 00 	restore 
a001c210:	40 00 01 6f 	call  a001c7cc <LexPmCommonHandler>
a001c214:	81 e8 00 00 	restore 
a001c218:	10 80 00 05 	b  a001c22c <RexCommLinkEventHandler.lto_priv.830+0x5c>
a001c21c:	b2 10 20 08 	mov  8, %i1
a001c220:	10 80 00 03 	b  a001c22c <RexCommLinkEventHandler.lto_priv.830+0x5c>
a001c224:	b2 10 20 06 	mov  6, %i1
a001c228:	b2 10 20 04 	mov  4, %i1
a001c22c:	b0 10 00 19 	mov  %i1, %i0
a001c230:	81 c7 e0 08 	ret 
a001c234:	81 e8 00 00 	restore 

a001c238 <LexPmVideoWaitingForRexHandler.lto_priv.235>:
a001c238:	9d e3 bf e0 	save  %sp, -32, %sp
a001c23c:	80 a6 20 00 	cmp  %i0, 0
a001c240:	12 80 00 0c 	bne  a001c270 <LexPmVideoWaitingForRexHandler.lto_priv.235+0x38>
a001c244:	ba 10 00 19 	mov  %i1, %i5
a001c248:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c24c:	c6 00 61 6c 	ld  [ %g1 + 0x16c ], %g3	! a100756c <lexPmContext.lto_priv.349+0x50>
a001c250:	03 08 00 00 	sethi  %hi(0x20000000), %g1
a001c254:	80 88 c0 01 	btst  %g3, %g1
a001c258:	32 80 00 02 	bne,a   a001c260 <LexPmVideoWaitingForRexHandler.lto_priv.235+0x28>
a001c25c:	ba 10 20 09 	mov  9, %i5
a001c260:	7f ff fd 99 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001c264:	90 10 20 03 	mov  3, %o0
a001c268:	81 c7 e0 08 	ret 
a001c26c:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001c270:	80 a6 20 01 	cmp  %i0, 1
a001c274:	12 80 00 09 	bne  a001c298 <LexPmVideoWaitingForRexHandler.lto_priv.235+0x60>
a001c278:	84 0e 20 fd 	and  %i0, 0xfd, %g2
a001c27c:	80 a6 60 09 	cmp  %i1, 9
a001c280:	22 80 00 25 	be,a   a001c314 <RexUlpVbusDelayTimeout.lto_priv.825+0x30>
a001c284:	b0 10 00 1d 	mov  %i5, %i0
a001c288:	7f ff c7 78 	call  a000e068 <MCA_ChannelLinkDn>
a001c28c:	90 10 20 01 	mov  1, %o0
a001c290:	81 c7 e0 08 	ret 
a001c294:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001c298:	80 a0 a0 05 	cmp  %g2, 5
a001c29c:	22 80 00 1d 	be,a   a001c310 <RexUlpVbusDelayTimeout.lto_priv.825+0x2c>
a001c2a0:	ba 10 20 05 	mov  5, %i5
a001c2a4:	80 a6 20 0c 	cmp  %i0, 0xc
a001c2a8:	22 80 00 1a 	be,a   a001c310 <RexUlpVbusDelayTimeout.lto_priv.825+0x2c>
a001c2ac:	ba 10 20 04 	mov  4, %i5
a001c2b0:	80 a6 20 0d 	cmp  %i0, 0xd
a001c2b4:	12 80 00 0f 	bne  a001c2f0 <RexUlpVbusDelayTimeout.lto_priv.825+0xc>
a001c2b8:	80 a6 20 0e 	cmp  %i0, 0xe
a001c2bc:	39 28 40 1d 	sethi  %hi(0xa1007400), %i4
a001c2c0:	b0 17 21 1c 	or  %i4, 0x11c, %i0	! a100751c <lexPmContext.lto_priv.349>
a001c2c4:	c2 06 20 64 	ld  [ %i0 + 0x64 ], %g1
a001c2c8:	7f ff ed 70 	call  a0017888 <LexLinkAndStreamParamChanged.lto_priv.657>
a001c2cc:	d0 00 40 00 	ld  [ %g1 ], %o0
a001c2d0:	80 a2 20 00 	cmp  %o0, 0
a001c2d4:	22 80 00 10 	be,a   a001c314 <RexUlpVbusDelayTimeout.lto_priv.825+0x30>
a001c2d8:	b0 10 00 1d 	mov  %i5, %i0
a001c2dc:	c2 0e 20 4c 	ldub  [ %i0 + 0x4c ], %g1
a001c2e0:	82 10 60 08 	or  %g1, 8, %g1
a001c2e4:	ba 10 20 06 	mov  6, %i5
a001c2e8:	10 80 00 0a 	b  a001c310 <RexUlpVbusDelayTimeout.lto_priv.825+0x2c>
a001c2ec:	c2 2e 20 4c 	stb  %g1, [ %i0 + 0x4c ]
a001c2f0:	12 80 00 04 	bne  a001c300 <RexUlpVbusDelayTimeout.lto_priv.825+0x1c>
a001c2f4:	80 a6 20 12 	cmp  %i0, 0x12
a001c2f8:	7f ff ed b0 	call  a00179b8 <LexWrongMsaNeedRetrainHandler.lto_priv.656>
a001c2fc:	81 e8 00 00 	restore 
a001c300:	02 80 00 04 	be  a001c310 <RexUlpVbusDelayTimeout.lto_priv.825+0x2c>
a001c304:	ba 10 20 09 	mov  9, %i5
a001c308:	40 00 01 31 	call  a001c7cc <LexPmCommonHandler>
a001c30c:	81 e8 00 00 	restore 
a001c310:	b0 10 00 1d 	mov  %i5, %i0
a001c314:	81 c7 e0 08 	ret 
a001c318:	81 e8 00 00 	restore 

a001c31c <LexPmVideoFlowingHandler.lto_priv.236>:
a001c31c:	9d e3 bf e0 	save  %sp, -32, %sp
a001c320:	80 a6 20 00 	cmp  %i0, 0
a001c324:	12 80 00 3e 	bne  a001c41c <ULP_RexUsb3RxCpuMessageHandler+0x3c>
a001c328:	80 a6 20 01 	cmp  %i0, 1
a001c32c:	31 28 40 0b 	sethi  %hi(0xa1002c00), %i0
a001c330:	c2 06 20 00 	ld  [ %i0 ], %g1
a001c334:	07 00 00 40 	sethi  %hi(0x10000), %g3
a001c338:	88 10 e2 04 	or  %g3, 0x204, %g4	! 10204 <__pgmbb_size+0x50c0>
a001c33c:	c8 20 60 cc 	st  %g4, [ %g1 + 0xcc ]
a001c340:	19 3e c2 47 	sethi  %hi(0xfb091c00), %o4
a001c344:	d0 08 60 db 	ldub  [ %g1 + 0xdb ], %o0
a001c348:	d2 08 60 f7 	ldub  [ %g1 + 0xf7 ], %o1
a001c34c:	d6 08 61 13 	ldub  [ %g1 + 0x113 ], %o3
a001c350:	94 0a 60 ff 	and  %o1, 0xff, %o2
a001c354:	92 0a 20 ff 	and  %o0, 0xff, %o1
a001c358:	7f ff 92 1b 	call  a0000bc4 <_ilog>
a001c35c:	90 13 22 02 	or  %o4, 0x202, %o0
a001c360:	7f ff ea 6a 	call  a0016d08 <DP_ResetEncoder>
a001c364:	90 10 20 01 	mov  1, %o0
a001c368:	7f ff ea 68 	call  a0016d08 <DP_ResetEncoder>
a001c36c:	90 10 20 00 	clr  %o0
a001c370:	7f ff ea a9 	call  a0016e14 <DP_ConfigureEncoderExtractor>
a001c374:	01 00 00 00 	nop 
a001c378:	7f ff ea 98 	call  a0016dd8 <DP_EnableStreamEncoder>
a001c37c:	01 00 00 00 	nop 
a001c380:	15 28 40 1d 	sethi  %hi(0xa1007400), %o2
a001c384:	b8 12 a1 1c 	or  %o2, 0x11c, %i4	! a100751c <lexPmContext.lto_priv.349>
a001c388:	d6 07 20 4c 	ld  [ %i4 + 0x4c ], %o3
a001c38c:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a001c390:	80 8a c0 01 	btst  %o3, %g1
a001c394:	32 80 00 08 	bne,a   a001c3b4 <ULP_RexUsb3Control+0x64>
a001c398:	c2 0f 20 54 	ldub  [ %i4 + 0x54 ], %g1
a001c39c:	da 06 20 00 	ld  [ %i0 ], %o5
a001c3a0:	c2 03 60 4c 	ld  [ %o5 + 0x4c ], %g1
a001c3a4:	1f 00 00 40 	sethi  %hi(0x10000), %o7
a001c3a8:	82 28 40 0f 	andn  %g1, %o7, %g1
a001c3ac:	c2 23 60 4c 	st  %g1, [ %o5 + 0x4c ]
a001c3b0:	c2 0f 20 54 	ldub  [ %i4 + 0x54 ], %g1
a001c3b4:	82 10 60 20 	or  %g1, 0x20, %g1
a001c3b8:	7f ff ec cc 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001c3bc:	c2 2f 20 54 	stb  %g1, [ %i4 + 0x54 ]
a001c3c0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001c3c4:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001c3c8:	c2 08 60 04 	ldub  [ %g1 + 4 ], %g1
a001c3cc:	80 a0 60 00 	cmp  %g1, 0
a001c3d0:	12 80 00 08 	bne  a001c3f0 <ULP_RexUsb3RxCpuMessageHandler+0x10>
a001c3d4:	c4 06 20 00 	ld  [ %i0 ], %g2
a001c3d8:	fa 00 a1 6c 	ld  [ %g2 + 0x16c ], %i5
a001c3dc:	03 20 00 00 	sethi  %hi(0x80000000), %g1
a001c3e0:	82 17 40 01 	or  %i5, %g1, %g1
a001c3e4:	c2 20 a1 6c 	st  %g1, [ %g2 + 0x16c ]
a001c3e8:	7f ff ec ca 	call  a0017710 <LexValidateAndSendMaud.lto_priv.658>
a001c3ec:	01 00 00 00 	nop 
a001c3f0:	7f ff fd 35 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001c3f4:	90 10 20 01 	mov  1, %o0	! 1 <__lex_srodata_size+0x1>
a001c3f8:	7f ff eb 7d 	call  a00171ec <DP_ResetErrorCnt>
a001c3fc:	b0 10 00 19 	mov  %i1, %i0
a001c400:	7f ff 93 b0 	call  a00012c0 <TIMING_TimerStart>
a001c404:	d0 07 20 08 	ld  [ %i4 + 8 ], %o0
a001c408:	7f ff 93 ae 	call  a00012c0 <TIMING_TimerStart>
a001c40c:	d0 07 20 10 	ld  [ %i4 + 0x10 ], %o0
a001c410:	7f ff 93 ac 	call  a00012c0 <TIMING_TimerStart>
a001c414:	d0 07 20 14 	ld  [ %i4 + 0x14 ], %o0
a001c418:	30 80 00 5b 	b,a   a001c584 <ULP_RexUsb3ResetRxCpuMessageHandler+0xcc>
a001c41c:	12 80 00 1e 	bne  a001c494 <ULP_RexUsb3RxCpuMessageHandler+0xb4>
a001c420:	82 0e 20 fd 	and  %i0, 0xfd, %g1
a001c424:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001c428:	c2 00 60 00 	ld  [ %g1 ], %g1
a001c42c:	d4 00 60 4c 	ld  [ %g1 + 0x4c ], %o2
a001c430:	17 00 00 40 	sethi  %hi(0x10000), %o3
a001c434:	98 12 80 0b 	or  %o2, %o3, %o4
a001c438:	d8 20 60 4c 	st  %o4, [ %g1 + 0x4c ]
a001c43c:	1f 00 00 80 	sethi  %hi(0x20000), %o7
a001c440:	da 00 60 4c 	ld  [ %g1 + 0x4c ], %o5
a001c444:	b8 13 40 0f 	or  %o5, %o7, %i4
a001c448:	f8 20 60 4c 	st  %i4, [ %g1 + 0x4c ]
a001c44c:	7f ff c7 07 	call  a000e068 <MCA_ChannelLinkDn>
a001c450:	90 10 20 01 	mov  1, %o0
a001c454:	7f ff ea 2d 	call  a0016d08 <DP_ResetEncoder>
a001c458:	90 10 20 01 	mov  1, %o0
a001c45c:	05 28 40 1d 	sethi  %hi(0xa1007400), %g2
a001c460:	ba 10 a1 1c 	or  %g2, 0x11c, %i5	! a100751c <lexPmContext.lto_priv.349>
a001c464:	c2 0f 60 54 	ldub  [ %i5 + 0x54 ], %g1
a001c468:	82 08 7f df 	and  %g1, -33, %g1
a001c46c:	7f ff ec 9f 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001c470:	c2 2f 60 54 	stb  %g1, [ %i5 + 0x54 ]
a001c474:	7f ff 93 a1 	call  a00012f8 <TIMING_TimerStop>
a001c478:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
a001c47c:	7f ff 93 9f 	call  a00012f8 <TIMING_TimerStop>
a001c480:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
a001c484:	7f ff 93 9d 	call  a00012f8 <TIMING_TimerStop>
a001c488:	d0 07 60 14 	ld  [ %i5 + 0x14 ], %o0
a001c48c:	81 c7 e0 08 	ret 
a001c490:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c494:	80 a0 60 05 	cmp  %g1, 5
a001c498:	22 80 00 3a 	be,a   a001c580 <ULP_RexUsb3ResetRxCpuMessageHandler+0xc8>
a001c49c:	b2 10 20 05 	mov  5, %i1
a001c4a0:	80 a6 20 0c 	cmp  %i0, 0xc
a001c4a4:	02 80 00 36 	be  a001c57c <ULP_RexUsb3ResetRxCpuMessageHandler+0xc4>
a001c4a8:	80 a6 20 0d 	cmp  %i0, 0xd
a001c4ac:	12 80 00 0e 	bne  a001c4e4 <ULP_RexUsb3ResetRxCpuMessageHandler+0x2c>
a001c4b0:	80 a6 20 0e 	cmp  %i0, 0xe
a001c4b4:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001c4b8:	b0 17 61 1c 	or  %i5, 0x11c, %i0	! a100751c <lexPmContext.lto_priv.349>
a001c4bc:	c2 06 20 64 	ld  [ %i0 + 0x64 ], %g1
a001c4c0:	7f ff ec f2 	call  a0017888 <LexLinkAndStreamParamChanged.lto_priv.657>
a001c4c4:	d0 00 40 00 	ld  [ %g1 ], %o0
a001c4c8:	80 a2 20 00 	cmp  %o0, 0
a001c4cc:	22 80 00 2e 	be,a   a001c584 <ULP_RexUsb3ResetRxCpuMessageHandler+0xcc>
a001c4d0:	b0 10 00 19 	mov  %i1, %i0
a001c4d4:	c2 0e 20 4c 	ldub  [ %i0 + 0x4c ], %g1
a001c4d8:	82 10 60 08 	or  %g1, 8, %g1
a001c4dc:	10 80 00 26 	b  a001c574 <ULP_RexUsb3ResetRxCpuMessageHandler+0xbc>
a001c4e0:	c2 2e 20 4c 	stb  %g1, [ %i0 + 0x4c ]
a001c4e4:	12 80 00 04 	bne  a001c4f4 <ULP_RexUsb3ResetRxCpuMessageHandler+0x3c>
a001c4e8:	80 a6 20 13 	cmp  %i0, 0x13
a001c4ec:	7f ff ed 33 	call  a00179b8 <LexWrongMsaNeedRetrainHandler.lto_priv.656>
a001c4f0:	81 e8 00 00 	restore 
a001c4f4:	12 80 00 0b 	bne  a001c520 <ULP_RexUsb3ResetRxCpuMessageHandler+0x68>
a001c4f8:	80 a6 20 14 	cmp  %i0, 0x14
a001c4fc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c500:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001c504:	c6 08 60 4c 	ldub  [ %g1 + 0x4c ], %g3
a001c508:	d0 08 60 50 	ldub  [ %g1 + 0x50 ], %o0
a001c50c:	88 08 ff df 	and  %g3, -33, %g4
a001c510:	92 0a 3f df 	and  %o0, -33, %o1
a001c514:	c8 28 60 4c 	stb  %g4, [ %g1 + 0x4c ]
a001c518:	10 80 00 17 	b  a001c574 <ULP_RexUsb3ResetRxCpuMessageHandler+0xbc>
a001c51c:	d2 28 60 50 	stb  %o1, [ %g1 + 0x50 ]
a001c520:	02 80 00 04 	be  a001c530 <ULP_RexUsb3ResetRxCpuMessageHandler+0x78>
a001c524:	80 a6 20 17 	cmp  %i0, 0x17
a001c528:	12 80 00 0a 	bne  a001c550 <ULP_RexUsb3ResetRxCpuMessageHandler+0x98>
a001c52c:	80 a6 20 16 	cmp  %i0, 0x16
a001c530:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c534:	c4 00 61 68 	ld  [ %g1 + 0x168 ], %g2	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001c538:	03 04 00 00 	sethi  %hi(0x10000000), %g1
a001c53c:	80 88 80 01 	btst  %g2, %g1
a001c540:	22 80 00 10 	be,a   a001c580 <ULP_RexUsb3ResetRxCpuMessageHandler+0xc8>
a001c544:	b2 10 20 0a 	mov  0xa, %i1
a001c548:	81 c7 e0 08 	ret 
a001c54c:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c550:	12 80 00 05 	bne  a001c564 <ULP_RexUsb3ResetRxCpuMessageHandler+0xac>
a001c554:	80 a6 20 19 	cmp  %i0, 0x19
a001c558:	7f ff ec 6e 	call  a0017710 <LexValidateAndSendMaud.lto_priv.658>
a001c55c:	b0 10 00 19 	mov  %i1, %i0
a001c560:	30 80 00 09 	b,a   a001c584 <ULP_RexUsb3ResetRxCpuMessageHandler+0xcc>
a001c564:	22 80 00 07 	be,a   a001c580 <ULP_RexUsb3ResetRxCpuMessageHandler+0xc8>
a001c568:	b2 10 20 04 	mov  4, %i1
a001c56c:	40 00 00 98 	call  a001c7cc <LexPmCommonHandler>
a001c570:	81 e8 00 00 	restore 
a001c574:	10 80 00 03 	b  a001c580 <ULP_RexUsb3ResetRxCpuMessageHandler+0xc8>
a001c578:	b2 10 20 05 	mov  5, %i1
a001c57c:	b2 10 20 04 	mov  4, %i1
a001c580:	b0 10 00 19 	mov  %i1, %i0
a001c584:	81 c7 e0 08 	ret 
a001c588:	81 e8 00 00 	restore 

a001c58c <LexPmNoVideoHandler.lto_priv.237>:
a001c58c:	9d e3 bf e0 	save  %sp, -32, %sp
a001c590:	80 a6 20 00 	cmp  %i0, 0
a001c594:	12 80 00 11 	bne  a001c5d8 <LexPmNoVideoHandler.lto_priv.237+0x4c>
a001c598:	ba 10 00 19 	mov  %i1, %i5
a001c59c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001c5a0:	c8 00 60 00 	ld  [ %g1 ], %g4
a001c5a4:	03 3e ff ff 	sethi  %hi(0xfbfffc00), %g1
a001c5a8:	82 10 63 f7 	or  %g1, 0x3f7, %g1	! fbfffff7 <curr_flash_pos+0x3b5a35cf>
a001c5ac:	c2 21 21 70 	st  %g1, [ %g4 + 0x170 ]
a001c5b0:	7f ff e8 56 	call  a0016708 <DP_EnableVideoStreamIrqOnly>
a001c5b4:	b0 10 00 1d 	mov  %i5, %i0
a001c5b8:	48 28 31 ed 	call  c0a28d6c <DP_STREAM_LexResetIdlePatternCnt>
a001c5bc:	01 00 00 00 	nop 
a001c5c0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c5c4:	7f ff 93 3f 	call  a00012c0 <TIMING_TimerStart>
a001c5c8:	d0 00 61 34 	ld  [ %g1 + 0x134 ], %o0	! a1007534 <lexPmContext.lto_priv.349+0x18>
a001c5cc:	7f ff fc be 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001c5d0:	90 10 20 00 	clr  %o0
a001c5d4:	30 80 00 3d 	b,a   a001c6c8 <LexPmNoVideoHandler.lto_priv.237+0x13c>
a001c5d8:	80 a6 20 01 	cmp  %i0, 1
a001c5dc:	12 80 00 07 	bne  a001c5f8 <LexPmNoVideoHandler.lto_priv.237+0x6c>
a001c5e0:	80 a6 20 03 	cmp  %i0, 3
a001c5e4:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c5e8:	7f ff 93 44 	call  a00012f8 <TIMING_TimerStop>
a001c5ec:	d0 00 61 34 	ld  [ %g1 + 0x134 ], %o0	! a1007534 <lexPmContext.lto_priv.349+0x18>
a001c5f0:	81 c7 e0 08 	ret 
a001c5f4:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001c5f8:	02 80 00 30 	be  a001c6b8 <LexPmNoVideoHandler.lto_priv.237+0x12c>
a001c5fc:	80 a6 20 09 	cmp  %i0, 9
a001c600:	12 80 00 08 	bne  a001c620 <LexPmNoVideoHandler.lto_priv.237+0x94>
a001c604:	80 a6 20 19 	cmp  %i0, 0x19
a001c608:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c60c:	ba 10 20 01 	mov  1, %i5
a001c610:	82 10 61 1c 	or  %g1, 0x11c, %g1
a001c614:	c0 28 60 68 	clrb  [ %g1 + 0x68 ]
a001c618:	10 80 00 2b 	b  a001c6c4 <LexPmNoVideoHandler.lto_priv.237+0x138>
a001c61c:	c0 28 60 69 	clrb  [ %g1 + 0x69 ]
a001c620:	12 80 00 06 	bne  a001c638 <LexPmNoVideoHandler.lto_priv.237+0xac>
a001c624:	80 a6 20 0c 	cmp  %i0, 0xc
a001c628:	86 10 20 01 	mov  1, %g3
a001c62c:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
a001c630:	10 80 00 24 	b  a001c6c0 <LexPmNoVideoHandler.lto_priv.237+0x134>
a001c634:	c6 28 61 56 	stb  %g3, [ %g1 + 0x156 ]	! a1007156 <lexPmInitContext.lto_priv.643+0x192>
a001c638:	02 80 00 22 	be  a001c6c0 <LexPmNoVideoHandler.lto_priv.237+0x134>
a001c63c:	80 a6 20 0a 	cmp  %i0, 0xa
a001c640:	12 80 00 0a 	bne  a001c668 <LexPmNoVideoHandler.lto_priv.237+0xdc>
a001c644:	80 a6 20 0d 	cmp  %i0, 0xd
a001c648:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c64c:	c4 00 61 68 	ld  [ %g1 + 0x168 ], %g2	! a1007568 <lexPmContext.lto_priv.349+0x4c>
a001c650:	03 01 00 00 	sethi  %hi(0x4000000), %g1
a001c654:	80 88 80 01 	btst  %g2, %g1
a001c658:	12 bf ff f5 	bne  a001c62c <LexPmNoVideoHandler.lto_priv.237+0xa0>
a001c65c:	86 10 20 01 	mov  1, %g3
a001c660:	81 c7 e0 08 	ret 
a001c664:	91 e8 00 1d 	restore  %g0, %i5, %o0
a001c668:	12 80 00 0e 	bne  a001c6a0 <LexPmNoVideoHandler.lto_priv.237+0x114>
a001c66c:	80 a6 20 0e 	cmp  %i0, 0xe
a001c670:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
a001c674:	b0 17 61 1c 	or  %i5, 0x11c, %i0	! a100751c <lexPmContext.lto_priv.349>
a001c678:	c2 06 20 64 	ld  [ %i0 + 0x64 ], %g1
a001c67c:	d2 00 40 00 	ld  [ %g1 ], %o1
a001c680:	94 10 20 25 	mov  0x25, %o2
a001c684:	7f ff 8f 89 	call  a00004a8 <memcpy>
a001c688:	90 06 20 24 	add  %i0, 0x24, %o0
a001c68c:	c2 0e 20 4c 	ldub  [ %i0 + 0x4c ], %g1
a001c690:	82 10 60 08 	or  %g1, 8, %g1
a001c694:	ba 10 20 06 	mov  6, %i5
a001c698:	10 80 00 0b 	b  a001c6c4 <LexPmNoVideoHandler.lto_priv.237+0x138>
a001c69c:	c2 2e 20 4c 	stb  %g1, [ %i0 + 0x4c ]
a001c6a0:	12 80 00 04 	bne  a001c6b0 <LexPmNoVideoHandler.lto_priv.237+0x124>
a001c6a4:	01 00 00 00 	nop 
a001c6a8:	7f ff ec c4 	call  a00179b8 <LexWrongMsaNeedRetrainHandler.lto_priv.656>
a001c6ac:	81 e8 00 00 	restore 
a001c6b0:	40 00 00 47 	call  a001c7cc <LexPmCommonHandler>
a001c6b4:	81 e8 00 00 	restore 
a001c6b8:	10 80 00 03 	b  a001c6c4 <LexPmNoVideoHandler.lto_priv.237+0x138>
a001c6bc:	ba 10 20 0b 	mov  0xb, %i5
a001c6c0:	ba 10 20 04 	mov  4, %i5
a001c6c4:	b0 10 00 1d 	mov  %i5, %i0
a001c6c8:	81 c7 e0 08 	ret 
a001c6cc:	81 e8 00 00 	restore 

a001c6d0 <LexPmDisablePendingHandler.lto_priv.238>:
a001c6d0:	9d e3 bf e0 	save  %sp, -32, %sp
a001c6d4:	80 a6 20 00 	cmp  %i0, 0
a001c6d8:	12 80 00 0b 	bne  a001c704 <LexPmDisablePendingHandler.lto_priv.238+0x34>
a001c6dc:	80 a6 20 02 	cmp  %i0, 2
a001c6e0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c6e4:	7f ff 92 f7 	call  a00012c0 <TIMING_TimerStart>
a001c6e8:	d0 00 61 1c 	ld  [ %g1 + 0x11c ], %o0	! a100751c <lexPmContext.lto_priv.349>
a001c6ec:	7f ff f8 f0 	call  a001aaac <LexLtStateSendEventWithNoData>
a001c6f0:	90 10 20 03 	mov  3, %o0
a001c6f4:	7f ff fc 74 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001c6f8:	90 10 20 00 	clr  %o0
a001c6fc:	81 c7 e0 08 	ret 
a001c700:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c704:	12 80 00 16 	bne  a001c75c <LexPmDisablePendingHandler.lto_priv.238+0x8c>
a001c708:	80 a6 20 11 	cmp  %i0, 0x11
a001c70c:	7f ff b8 ec 	call  a000aabc <AUX_getDPFeature>
a001c710:	01 00 00 00 	nop 
a001c714:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c718:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001c71c:	c4 00 60 54 	ld  [ %g1 + 0x54 ], %g2
a001c720:	87 30 a0 1f 	srl  %g2, 0x1f, %g3
a001c724:	80 a2 00 03 	cmp  %o0, %g3
a001c728:	02 80 00 08 	be  a001c748 <LexPmDisablePendingHandler.lto_priv.238+0x78>
a001c72c:	ba 10 00 08 	mov  %o0, %i5
a001c730:	89 2a 20 07 	sll  %o0, 7, %g4
a001c734:	d0 08 60 54 	ldub  [ %g1 + 0x54 ], %o0
a001c738:	92 0a 20 7f 	and  %o0, 0x7f, %o1
a001c73c:	94 12 40 04 	or  %o1, %g4, %o2
a001c740:	7f ff eb ea 	call  a00176e8 <LexSendLexPmStatus.lto_priv.655>
a001c744:	d4 28 60 54 	stb  %o2, [ %g1 + 0x54 ]
a001c748:	80 a7 60 00 	cmp  %i5, 0
a001c74c:	32 80 00 06 	bne,a   a001c764 <LexPmDisablePendingHandler.lto_priv.238+0x94>
a001c750:	b2 10 20 01 	mov  1, %i1
a001c754:	81 c7 e0 08 	ret 
a001c758:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c75c:	22 80 00 02 	be,a   a001c764 <LexPmDisablePendingHandler.lto_priv.238+0x94>
a001c760:	b2 10 20 00 	clr  %i1
a001c764:	b0 10 00 19 	mov  %i1, %i0
a001c768:	81 c7 e0 08 	ret 
a001c76c:	81 e8 00 00 	restore 

a001c770 <LexPmErrorHandler.lto_priv.239>:
a001c770:	9d e3 bf e0 	save  %sp, -32, %sp
a001c774:	80 a6 20 00 	cmp  %i0, 0
a001c778:	12 80 00 08 	bne  a001c798 <ULP_RexUsb3Enabled+0xc>
a001c77c:	80 a6 20 09 	cmp  %i0, 9
a001c780:	7f ff fc 51 	call  a001b8c4 <LexPmUpdateVideoStatus.lto_priv.654>
a001c784:	90 10 20 02 	mov  2, %o0
a001c788:	7f ff f8 c9 	call  a001aaac <LexLtStateSendEventWithNoData>
a001c78c:	90 10 20 03 	mov  3, %o0
a001c790:	81 c7 e0 08 	ret 
a001c794:	91 e8 00 19 	restore  %g0, %i1, %o0
a001c798:	12 80 00 08 	bne  a001c7b8 <ULP_RexUsb3StateCallback>
a001c79c:	80 a6 20 03 	cmp  %i0, 3
a001c7a0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c7a4:	b2 10 20 01 	mov  1, %i1
a001c7a8:	82 10 61 1c 	or  %g1, 0x11c, %g1
a001c7ac:	c0 28 60 68 	clrb  [ %g1 + 0x68 ]
a001c7b0:	10 80 00 04 	b  a001c7c0 <ULP_RexUsb3StateCallback+0x8>
a001c7b4:	c0 28 60 69 	clrb  [ %g1 + 0x69 ]
a001c7b8:	22 80 00 02 	be,a   a001c7c0 <ULP_RexUsb3StateCallback+0x8>
a001c7bc:	b2 10 20 0b 	mov  0xb, %i1
a001c7c0:	b0 10 00 19 	mov  %i1, %i0
a001c7c4:	81 c7 e0 08 	ret 
a001c7c8:	81 e8 00 00 	restore 

a001c7cc <LexPmCommonHandler>:
a001c7cc:	9d e3 bf e0 	save  %sp, -32, %sp
a001c7d0:	80 a6 20 03 	cmp  %i0, 3
a001c7d4:	02 80 00 15 	be  a001c828 <LexPmCommonHandler+0x5c>
a001c7d8:	92 10 00 18 	mov  %i0, %o1
a001c7dc:	80 a6 20 03 	cmp  %i0, 3
a001c7e0:	18 80 00 07 	bgu  a001c7fc <LexPmCommonHandler+0x30>
a001c7e4:	80 a6 20 15 	cmp  %i0, 0x15
a001c7e8:	80 a6 20 01 	cmp  %i0, 1
a001c7ec:	08 80 00 18 	bleu  a001c84c <LexPmCommonHandler+0x80>
a001c7f0:	11 3e 81 c6 	sethi  %hi(0xfa071800), %o0
a001c7f4:	10 80 00 14 	b  a001c844 <LexPmCommonHandler+0x78>
a001c7f8:	94 10 00 19 	mov  %i1, %o2
a001c7fc:	02 80 00 0d 	be  a001c830 <LexPmCommonHandler+0x64>
a001c800:	80 a6 20 1a 	cmp  %i0, 0x1a
a001c804:	02 80 00 0d 	be  a001c838 <LexPmCommonHandler+0x6c>
a001c808:	80 a6 20 09 	cmp  %i0, 9
a001c80c:	12 80 00 0d 	bne  a001c840 <LexPmCommonHandler+0x74>
a001c810:	11 3e 81 c6 	sethi  %hi(0xfa071800), %o0
a001c814:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001c818:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001c81c:	c0 28 60 68 	clrb  [ %g1 + 0x68 ]
a001c820:	10 80 00 06 	b  a001c838 <LexPmCommonHandler+0x6c>
a001c824:	c0 28 60 69 	clrb  [ %g1 + 0x69 ]
a001c828:	10 80 00 09 	b  a001c84c <LexPmCommonHandler+0x80>
a001c82c:	b2 10 20 0b 	mov  0xb, %i1
a001c830:	10 80 00 07 	b  a001c84c <LexPmCommonHandler+0x80>
a001c834:	b2 10 20 0c 	mov  0xc, %i1
a001c838:	10 80 00 05 	b  a001c84c <LexPmCommonHandler+0x80>
a001c83c:	b2 10 20 01 	mov  1, %i1
a001c840:	94 10 00 19 	mov  %i1, %o2
a001c844:	7f ff 90 e0 	call  a0000bc4 <_ilog>
a001c848:	90 12 22 04 	or  %o0, 0x204, %o0
a001c84c:	81 c7 e0 08 	ret 
a001c850:	91 e8 00 19 	restore  %g0, %i1, %o0

a001c854 <LexPmCpuMsgReceivedEventHandler.lto_priv.794>:
a001c854:	9d e3 bf e0 	save  %sp, -32, %sp
a001c858:	80 a6 20 09 	cmp  %i0, 9
a001c85c:	18 80 01 dd 	bgu  a001cfd0 <UlpRexUsb3ChannelStatus.lto_priv.833+0xc8>
a001c860:	92 10 00 19 	mov  %i1, %o1
a001c864:	b1 2e 20 02 	sll  %i0, 2, %i0
a001c868:	03 28 00 6e 	sethi  %hi(0xa001b800), %g1
a001c86c:	82 10 62 18 	or  %g1, 0x218, %g1	! a001ba18 <LexAudioMuteTimerHandler.lto_priv.798+0x8c>
a001c870:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a001c874:	81 c0 40 00 	jmp  %g1
a001c878:	01 00 00 00 	nop 
a001c87c:	94 10 00 1a 	mov  %i2, %o2
a001c880:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001c884:	7f ff 8f 09 	call  a00004a8 <memcpy>
a001c888:	90 17 63 c4 	or  %i5, 0x3c4, %o0	! a1006fc4 <lexPmInitContext.lto_priv.643>
a001c88c:	82 10 20 01 	mov  1, %g1
a001c890:	07 28 40 1d 	sethi  %hi(0xa1007400), %g3
a001c894:	b8 10 e1 1c 	or  %g3, 0x11c, %i4	! a100751c <lexPmContext.lto_priv.349>
a001c898:	c2 2f 20 6a 	stb  %g1, [ %i4 + 0x6a ]
a001c89c:	c2 0f 20 4c 	ldub  [ %i4 + 0x4c ], %g1
a001c8a0:	82 10 60 08 	or  %g1, 8, %g1
a001c8a4:	c2 2f 20 4c 	stb  %g1, [ %i4 + 0x4c ]
a001c8a8:	82 17 63 c4 	or  %i5, 0x3c4, %g1
a001c8ac:	c8 08 60 01 	ldub  [ %g1 + 1 ], %g4
a001c8b0:	d0 08 60 02 	ldub  [ %g1 + 2 ], %o0
a001c8b4:	a0 01 3f fa 	add  %g4, -6, %l0
a001c8b8:	92 0a 20 0f 	and  %o0, 0xf, %o1
a001c8bc:	80 8c 20 fb 	btst  0xfb, %l0
a001c8c0:	b4 10 00 01 	mov  %g1, %i2
a001c8c4:	02 80 00 0a 	be  a001c8ec <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x98>
a001c8c8:	b2 09 20 ff 	and  %g4, 0xff, %i1
a001c8cc:	80 a6 60 14 	cmp  %i1, 0x14
a001c8d0:	02 80 00 08 	be  a001c8f0 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x9c>
a001c8d4:	82 02 7f ff 	add  %o1, -1, %g1
a001c8d8:	31 3e 81 c3 	sethi  %hi(0xfa070c00), %i0
a001c8dc:	94 10 21 3c 	mov  0x13c, %o2
a001c8e0:	92 10 00 19 	mov  %i1, %o1
a001c8e4:	7f ff c1 ab 	call  a000cf90 <_iassert>
a001c8e8:	90 16 22 07 	or  %i0, 0x207, %o0
a001c8ec:	82 02 7f ff 	add  %o1, -1, %g1
a001c8f0:	82 08 60 ff 	and  %g1, 0xff, %g1
a001c8f4:	80 a0 60 01 	cmp  %g1, 1
a001c8f8:	08 80 00 03 	bleu  a001c904 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0xb0>
a001c8fc:	b6 10 20 01 	mov  1, %i3
a001c900:	b6 10 20 00 	clr  %i3
a001c904:	80 8e e0 ff 	btst  0xff, %i3
a001c908:	12 80 00 06 	bne  a001c920 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0xcc>
a001c90c:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001c910:	23 3e 41 c4 	sethi  %hi(0xf9071000), %l1
a001c914:	80 a2 60 04 	cmp  %o1, 4
a001c918:	12 80 01 b1 	bne  a001cfdc <UlpRexUsb3ChannelStatus.lto_priv.833+0xd4>
a001c91c:	90 14 60 07 	or  %l1, 7, %o0
a001c920:	03 28 40 1e 	sethi  %hi(0xa1007800), %g1
a001c924:	a0 10 60 c8 	or  %g1, 0xc8, %l0	! a10078c8 <dpcdRegisters.lto_priv.649>
a001c928:	c2 0c 20 25 	ldub  [ %l0 + 0x25 ], %g1
a001c92c:	82 08 60 0f 	and  %g1, 0xf, %g1
a001c930:	d6 0c 20 15 	ldub  [ %l0 + 0x15 ], %o3
a001c934:	94 1a 40 01 	xor  %o1, %g1, %o2
a001c938:	80 a0 00 0a 	cmp  %g0, %o2
a001c93c:	9a 1a c0 19 	xor  %o3, %i1, %o5
a001c940:	98 40 20 00 	addx  %g0, 0, %o4
a001c944:	1f 3e 41 db 	sethi  %hi(0xf9076c00), %o7
a001c948:	80 a0 00 0d 	cmp  %g0, %o5
a001c94c:	82 40 20 00 	addx  %g0, 0, %g1
a001c950:	90 13 e3 02 	or  %o7, 0x302, %o0
a001c954:	b6 13 00 01 	or  %o4, %g1, %i3
a001c958:	7f ff 90 9b 	call  a0000bc4 <_ilog>
a001c95c:	92 10 00 1b 	mov  %i3, %o1
a001c960:	82 10 00 10 	mov  %l0, %g1
a001c964:	84 10 20 00 	clr  %g2
a001c968:	c8 00 40 00 	ld  [ %g1 ], %g4
a001c96c:	80 a1 20 0f 	cmp  %g4, 0xf
a001c970:	18 80 00 0c 	bgu  a001c9a0 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x14c>
a001c974:	87 28 a0 04 	sll  %g2, 4, %g3
a001c978:	90 04 00 03 	add  %l0, %g3, %o0
a001c97c:	d2 02 20 04 	ld  [ %o0 + 4 ], %o1
a001c980:	99 32 60 1d 	srl  %o1, 0x1d, %o4
a001c984:	80 8b 20 01 	btst  1, %o4
a001c988:	02 80 00 04 	be  a001c998 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x144>
a001c98c:	84 00 a0 01 	inc  %g2
a001c990:	d4 0e 80 04 	ldub  [ %i2 + %g4 ], %o2
a001c994:	d4 28 60 05 	stb  %o2, [ %g1 + 5 ]
a001c998:	10 bf ff f4 	b  a001c968 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x114>
a001c99c:	82 00 60 10 	add  %g1, 0x10, %g1
a001c9a0:	7f ff ed 09 	call  a0017dc4 <LexUpdateFlashSettings>
a001c9a4:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001c9a8:	7f ff 98 52 	call  a0002af0 <RexEdidChanged>
a001c9ac:	90 17 63 d4 	or  %i5, 0x3d4, %o0	! a1006fd4 <lexPmInitContext.lto_priv.643+0x10>
a001c9b0:	b4 92 20 00 	orcc  %o0, 0, %i2
a001c9b4:	02 80 00 8c 	be  a001cbe4 <RexSetupUSB3+0x3c>
a001c9b8:	82 16 80 1b 	or  %i2, %i3, %g1
a001c9bc:	05 28 40 1b 	sethi  %hi(0xa1006c00), %g2
a001c9c0:	07 28 40 00 	sethi  %hi(0xa1000000), %g3
a001c9c4:	94 10 20 0a 	mov  0xa, %o2
a001c9c8:	92 10 a3 dc 	or  %g2, 0x3dc, %o1
a001c9cc:	7f ff 8e b7 	call  a00004a8 <memcpy>
a001c9d0:	90 10 e1 a8 	or  %g3, 0x1a8, %o0
a001c9d4:	11 28 40 08 	sethi  %hi(0xa1002000), %o0
a001c9d8:	c2 02 21 dc 	ld  [ %o0 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
a001c9dc:	c2 08 60 0c 	ldub  [ %g1 + 0xc ], %g1
a001c9e0:	80 a0 60 0f 	cmp  %g1, 0xf
a001c9e4:	18 80 00 48 	bgu  a001cb04 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2b0>
a001c9e8:	a0 10 00 08 	mov  %o0, %l0
a001c9ec:	83 28 60 02 	sll  %g1, 2, %g1
a001c9f0:	13 28 00 6e 	sethi  %hi(0xa001b800), %o1
a001c9f4:	b2 12 61 d8 	or  %o1, 0x1d8, %i1	! a001b9d8 <LexAudioMuteTimerHandler.lto_priv.798+0x4c>
a001c9f8:	c2 06 40 01 	ld  [ %i1 + %g1 ], %g1
a001c9fc:	81 c0 40 00 	jmp  %g1
a001ca00:	31 28 40 00 	sethi  %hi(0xa1000000), %i0
a001ca04:	94 10 21 80 	mov  0x180, %o2
a001ca08:	10 80 00 3d 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca0c:	92 17 63 d4 	or  %i5, 0x3d4, %o1
a001ca10:	23 30 28 ca 	sethi  %hi(0xc0a32800), %l1
a001ca14:	94 10 21 00 	mov  0x100, %o2
a001ca18:	10 80 00 39 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca1c:	92 14 63 c0 	or  %l1, 0x3c0, %o1
a001ca20:	03 30 28 cb 	sethi  %hi(0xc0a32c00), %g1
a001ca24:	94 10 21 00 	mov  0x100, %o2
a001ca28:	10 80 00 35 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca2c:	92 10 60 c0 	or  %g1, 0xc0, %o1
a001ca30:	33 30 28 cb 	sethi  %hi(0xc0a32c00), %i1
a001ca34:	94 10 21 00 	mov  0x100, %o2
a001ca38:	10 80 00 31 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca3c:	92 16 61 c0 	or  %i1, 0x1c0, %o1
a001ca40:	13 30 28 cb 	sethi  %hi(0xc0a32c00), %o1
a001ca44:	94 10 21 00 	mov  0x100, %o2
a001ca48:	10 80 00 2d 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca4c:	92 12 62 c0 	or  %o1, 0x2c0, %o1
a001ca50:	11 30 28 cb 	sethi  %hi(0xc0a32c00), %o0
a001ca54:	94 10 21 00 	mov  0x100, %o2
a001ca58:	10 80 00 29 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca5c:	92 12 23 c0 	or  %o0, 0x3c0, %o1
a001ca60:	05 30 28 cc 	sethi  %hi(0xc0a33000), %g2
a001ca64:	94 10 21 00 	mov  0x100, %o2
a001ca68:	10 80 00 25 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca6c:	92 10 a1 c0 	or  %g2, 0x1c0, %o1
a001ca70:	07 30 28 cc 	sethi  %hi(0xc0a33000), %g3
a001ca74:	94 10 21 00 	mov  0x100, %o2
a001ca78:	10 80 00 21 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca7c:	92 10 e0 c0 	or  %g3, 0xc0, %o1
a001ca80:	3b 30 28 cc 	sethi  %hi(0xc0a33000), %i5
a001ca84:	94 10 21 00 	mov  0x100, %o2
a001ca88:	10 80 00 1d 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca8c:	92 17 62 c0 	or  %i5, 0x2c0, %o1
a001ca90:	09 30 28 cc 	sethi  %hi(0xc0a33000), %g4
a001ca94:	94 10 21 00 	mov  0x100, %o2
a001ca98:	10 80 00 19 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001ca9c:	92 11 23 c0 	or  %g4, 0x3c0, %o1
a001caa0:	1f 30 28 cd 	sethi  %hi(0xc0a33400), %o7
a001caa4:	94 10 21 00 	mov  0x100, %o2
a001caa8:	10 80 00 15 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001caac:	92 13 e0 c0 	or  %o7, 0xc0, %o1
a001cab0:	1b 30 28 cd 	sethi  %hi(0xc0a33400), %o5
a001cab4:	94 10 21 00 	mov  0x100, %o2
a001cab8:	10 80 00 11 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001cabc:	92 13 61 c0 	or  %o5, 0x1c0, %o1
a001cac0:	17 30 28 cd 	sethi  %hi(0xc0a33400), %o3
a001cac4:	94 10 21 00 	mov  0x100, %o2
a001cac8:	10 80 00 0d 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001cacc:	92 12 e2 c0 	or  %o3, 0x2c0, %o1
a001cad0:	19 30 28 cd 	sethi  %hi(0xc0a33400), %o4
a001cad4:	94 10 21 00 	mov  0x100, %o2
a001cad8:	10 80 00 09 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001cadc:	92 13 23 c0 	or  %o4, 0x3c0, %o1
a001cae0:	23 30 28 ce 	sethi  %hi(0xc0a33800), %l1
a001cae4:	94 10 21 00 	mov  0x100, %o2
a001cae8:	10 80 00 05 	b  a001cafc <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x2a8>
a001caec:	92 14 60 c0 	or  %l1, 0xc0, %o1
a001caf0:	19 30 28 ce 	sethi  %hi(0xc0a33800), %o4
a001caf4:	94 10 21 00 	mov  0x100, %o2
a001caf8:	92 13 21 c0 	or  %o4, 0x1c0, %o1
a001cafc:	7f ff 8e 6b 	call  a00004a8 <memcpy>
a001cb00:	90 16 20 28 	or  %i0, 0x28, %o0
a001cb04:	c2 04 21 dc 	ld  [ %l0 + 0x1dc ], %g1
a001cb08:	d4 08 60 0d 	ldub  [ %g1 + 0xd ], %o2
a001cb0c:	80 8a a0 ff 	btst  0xff, %o2
a001cb10:	02 80 00 1b 	be  a001cb7c <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x328>
a001cb14:	21 28 40 1d 	sethi  %hi(0xa1007400), %l0
a001cb18:	9a 02 bf fa 	add  %o2, -6, %o5
a001cb1c:	9e 0b 60 ff 	and  %o5, 0xff, %o7
a001cb20:	80 a3 e0 0a 	cmp  %o7, 0xa
a001cb24:	18 80 00 26 	bgu  a001cbbc <RexSetupUSB3+0x14>
a001cb28:	89 2b e0 02 	sll  %o7, 2, %g4
a001cb2c:	03 28 00 6e 	sethi  %hi(0xa001b800), %g1
a001cb30:	82 10 61 ac 	or  %g1, 0x1ac, %g1	! a001b9ac <LexAudioMuteTimerHandler.lto_priv.798+0x20>
a001cb34:	c2 00 40 04 	ld  [ %g1 + %g4 ], %g1
a001cb38:	81 c0 40 00 	jmp  %g1
a001cb3c:	01 00 00 00 	nop 
a001cb40:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cb44:	10 80 00 1c 	b  a001cbb4 <RexSetupUSB3+0xc>
a001cb48:	ba 10 3f 95 	mov  -107, %i5
a001cb4c:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cb50:	10 80 00 19 	b  a001cbb4 <RexSetupUSB3+0xc>
a001cb54:	ba 10 3f a5 	mov  -91, %i5
a001cb58:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cb5c:	10 80 00 16 	b  a001cbb4 <RexSetupUSB3+0xc>
a001cb60:	ba 10 3f c5 	mov  -59, %i5
a001cb64:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cb68:	10 80 00 13 	b  a001cbb4 <RexSetupUSB3+0xc>
a001cb6c:	ba 10 3f d5 	mov  -43, %i5
a001cb70:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cb74:	10 80 00 10 	b  a001cbb4 <RexSetupUSB3+0xc>
a001cb78:	ba 10 3f f5 	mov  -11, %i5
a001cb7c:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cb80:	f0 08 60 14 	ldub  [ %g1 + 0x14 ], %i0
a001cb84:	82 0e 20 ef 	and  %i0, 0xef, %g1
a001cb88:	80 a0 60 c5 	cmp  %g1, 0xc5
a001cb8c:	02 80 00 05 	be  a001cba0 <LexPmCpuMsgReceivedEventHandler.lto_priv.794+0x34c>
a001cb90:	92 0e 20 ff 	and  %i0, 0xff, %o1
a001cb94:	80 a2 60 f5 	cmp  %o1, 0xf5
a001cb98:	12 80 00 0a 	bne  a001cbc0 <RexSetupUSB3+0x18>
a001cb9c:	f2 04 21 00 	ld  [ %l0 + 0x100 ], %i1
a001cba0:	17 3e 41 de 	sethi  %hi(0xf9077800), %o3
a001cba4:	7f ff 90 08 	call  a0000bc4 <_ilog>
a001cba8:	90 12 e2 02 	or  %o3, 0x202, %o0	! f9077a02 <curr_flash_pos+0x3861afda>
a001cbac:	c2 04 21 00 	ld  [ %l0 + 0x100 ], %g1
a001cbb0:	ba 10 3f b5 	mov  -75, %i5
a001cbb4:	7f ff b7 99 	call  a000aa18 <LexLoadEdidPnPid.lto_priv.648>
a001cbb8:	fa 28 60 14 	stb  %i5, [ %g1 + 0x14 ]
a001cbbc:	f2 04 21 00 	ld  [ %l0 + 0x100 ], %i1
a001cbc0:	7f ff 97 da 	call  a0002b28 <UpdateEdidChecksumByte>
a001cbc4:	90 10 00 19 	mov  %i1, %o0
a001cbc8:	d0 2e 60 7f 	stb  %o0, [ %i1 + 0x7f ]
a001cbcc:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001cbd0:	e2 00 61 04 	ld  [ %g1 + 0x104 ], %l1	! a1007504 <edidBlock1.lto_priv.645>
a001cbd4:	7f ff 97 d5 	call  a0002b28 <UpdateEdidChecksumByte>
a001cbd8:	90 10 00 11 	mov  %l1, %o0
a001cbdc:	d0 2c 60 7f 	stb  %o0, [ %l1 + 0x7f ]
a001cbe0:	82 16 80 1b 	or  %i2, %i3, %g1
a001cbe4:	82 08 60 01 	and  %g1, 1, %g1
a001cbe8:	b7 28 60 02 	sll  %g1, 2, %i3
a001cbec:	c2 0f 20 4c 	ldub  [ %i4 + 0x4c ], %g1
a001cbf0:	82 08 7f fb 	and  %g1, -5, %g1
a001cbf4:	82 10 40 1b 	or  %g1, %i3, %g1
a001cbf8:	92 10 20 00 	clr  %o1
a001cbfc:	c2 2f 20 4c 	stb  %g1, [ %i4 + 0x4c ]
a001cc00:	90 10 20 02 	mov  2, %o0
a001cc04:	7f ff a7 e4 	call  a0006b94 <CPU_COMM_sendSubType>
a001cc08:	b0 10 20 0a 	mov  0xa, %i0
a001cc0c:	30 80 00 07 	b,a   a001cc28 <RexUsb3Disabled+0x10>
a001cc10:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001cc14:	82 10 61 1c 	or  %g1, 0x11c, %g1	! a100751c <lexPmContext.lto_priv.349>
a001cc18:	c4 08 60 4c 	ldub  [ %g1 + 0x4c ], %g2
a001cc1c:	86 10 a0 08 	or  %g2, 8, %g3
a001cc20:	c6 28 60 4c 	stb  %g3, [ %g1 + 0x4c ]
a001cc24:	b0 10 20 0b 	mov  0xb, %i0
a001cc28:	7f ff ec bf 	call  a0017f24 <LexPmStateSendEventWithNoData>
a001cc2c:	81 e8 00 00 	restore 
a001cc30:	94 10 00 1a 	mov  %i2, %o2
a001cc34:	21 28 40 08 	sethi  %hi(0xa1002000), %l0
a001cc38:	7f ff 8e 1c 	call  a00004a8 <memcpy>
a001cc3c:	90 14 22 58 	or  %l0, 0x258, %o0	! a1002258 <mccsCache.lto_priv.225>
a001cc40:	86 14 22 58 	or  %l0, 0x258, %g3
a001cc44:	f6 00 e0 08 	ld  [ %g3 + 8 ], %i3
a001cc48:	23 28 40 00 	sethi  %hi(0xa1000000), %l1
a001cc4c:	94 10 00 1b 	mov  %i3, %o2
a001cc50:	92 00 e0 0c 	add  %g3, 0xc, %o1
a001cc54:	90 14 61 b8 	or  %l1, 0x1b8, %o0
a001cc58:	7f ff 8e 14 	call  a00004a8 <memcpy>
a001cc5c:	35 28 40 08 	sethi  %hi(0xa1002000), %i2
a001cc60:	f6 26 a2 50 	st  %i3, [ %i2 + 0x250 ]	! a1002250 <mccsMonitorSize>
a001cc64:	b2 10 20 00 	clr  %i1
a001cc68:	80 a6 e0 3f 	cmp  %i3, 0x3f
a001cc6c:	18 80 00 0c 	bgu  a001cc9c <RexUsb3DeviceRemoved+0x10>
a001cc70:	b8 10 00 11 	mov  %l1, %i4
a001cc74:	05 3e c1 f1 	sethi  %hi(0xfb07c400), %g2
a001cc78:	94 10 20 00 	clr  %o2
a001cc7c:	92 10 20 00 	clr  %o1
a001cc80:	90 10 a2 02 	or  %g2, 0x202, %o0
a001cc84:	7f ff 8f d0 	call  a0000bc4 <_ilog>
a001cc88:	96 10 20 4b 	mov  0x4b, %o3
a001cc8c:	94 10 22 58 	mov  0x258, %o2
a001cc90:	92 10 20 00 	clr  %o1
a001cc94:	10 80 00 18 	b  a001ccf4 <RexUsb3TurnOffUsb3+0x30>
a001cc98:	90 14 61 b8 	or  %l1, 0x1b8, %o0
a001cc9c:	90 14 61 b8 	or  %l1, 0x1b8, %o0
a001cca0:	83 2e 60 10 	sll  %i1, 0x10, %g1
a001cca4:	83 30 60 10 	srl  %g1, 0x10, %g1
a001cca8:	c8 0a 00 01 	ldub  [ %o0 + %g1 ], %g4
a001ccac:	80 a1 20 76 	cmp  %g4, 0x76
a001ccb0:	02 80 00 14 	be  a001cd00 <RexUsb3ReadyDelayTimeout.lto_priv.836+0x8>
a001ccb4:	b0 10 00 08 	mov  %o0, %i0
a001ccb8:	96 06 60 01 	add  %i1, 1, %o3
a001ccbc:	9b 2a e0 10 	sll  %o3, 0x10, %o5
a001ccc0:	93 33 60 10 	srl  %o5, 0x10, %o1
a001ccc4:	80 a6 c0 09 	cmp  %i3, %o1
a001ccc8:	18 bf ff f6 	bgu  a001cca0 <RexUsb3DeviceRemoved+0x14>
a001cccc:	b2 10 00 0b 	mov  %o3, %i1
a001ccd0:	96 10 20 57 	mov  0x57, %o3
a001ccd4:	94 10 20 00 	clr  %o2
a001ccd8:	1f 3e c1 f1 	sethi  %hi(0xfb07c400), %o7
a001ccdc:	90 13 e2 02 	or  %o7, 0x202, %o0	! fb07c602 <curr_flash_pos+0x3a61fbda>
a001cce0:	7f ff 8f b9 	call  a0000bc4 <_ilog>
a001cce4:	01 00 00 00 	nop 
a001cce8:	94 10 22 58 	mov  0x258, %o2	! 258 <ROM_uartBoot+0x34>
a001ccec:	92 10 20 00 	clr  %o1
a001ccf0:	90 17 21 b8 	or  %i4, 0x1b8, %o0
a001ccf4:	7f ff 8e 05 	call  a0000508 <memset>
a001ccf8:	b2 10 20 02 	mov  2, %i1
a001ccfc:	30 80 00 b3 	b,a   a001cfc8 <UlpRexUsb3ChannelStatus.lto_priv.833+0xc0>
a001cd00:	82 02 00 01 	add  %o0, %g1, %g1
a001cd04:	d2 08 60 01 	ldub  [ %g1 + 1 ], %o1
a001cd08:	80 a2 60 63 	cmp  %o1, 0x63
a001cd0c:	12 bf ff ec 	bne  a001ccbc <RexUsb3DeviceRemoved+0x30>
a001cd10:	96 06 60 01 	add  %i1, 1, %o3
a001cd14:	c2 08 60 02 	ldub  [ %g1 + 2 ], %g1
a001cd18:	80 a0 60 70 	cmp  %g1, 0x70
a001cd1c:	12 bf ff e9 	bne  a001ccc0 <RexUsb3DeviceRemoved+0x34>
a001cd20:	9b 2a e0 10 	sll  %o3, 0x10, %o5
a001cd24:	83 2e 60 10 	sll  %i1, 0x10, %g1
a001cd28:	83 30 60 10 	srl  %g1, 0x10, %g1
a001cd2c:	c2 0e 00 01 	ldub  [ %i0 + %g1 ], %g1
a001cd30:	80 a0 60 28 	cmp  %g1, 0x28
a001cd34:	02 80 00 10 	be  a001cd74 <RexUsb3StartSetupPolling+0xc>
a001cd38:	a2 06 60 01 	add  %i1, 1, %l1
a001cd3c:	95 2c 60 10 	sll  %l1, 0x10, %o2
a001cd40:	93 32 a0 10 	srl  %o2, 0x10, %o1
a001cd44:	80 a6 c0 09 	cmp  %i3, %o1
a001cd48:	18 bf ff f7 	bgu  a001cd24 <RexUsb3ReadyDelayTimeout.lto_priv.836+0x2c>
a001cd4c:	b2 10 00 11 	mov  %l1, %i1
a001cd50:	19 3e c1 f1 	sethi  %hi(0xfb07c400), %o4
a001cd54:	94 10 20 00 	clr  %o2
a001cd58:	90 13 22 02 	or  %o4, 0x202, %o0
a001cd5c:	7f ff 8f 9a 	call  a0000bc4 <_ilog>
a001cd60:	96 10 20 62 	mov  0x62, %o3
a001cd64:	94 10 22 58 	mov  0x258, %o2
a001cd68:	92 10 20 00 	clr  %o1
a001cd6c:	10 bf ff e2 	b  a001ccf4 <RexUsb3TurnOffUsb3+0x30>
a001cd70:	90 10 00 18 	mov  %i0, %o0
a001cd74:	ba 10 20 00 	clr  %i5
a001cd78:	a0 10 20 00 	clr  %l0
a001cd7c:	23 28 40 1a 	sethi  %hi(0xa1006800), %l1
a001cd80:	83 2e 60 10 	sll  %i1, 0x10, %g1
a001cd84:	83 30 60 10 	srl  %g1, 0x10, %g1
a001cd88:	d4 0e 00 01 	ldub  [ %i0 + %g1 ], %o2
a001cd8c:	96 02 bf d8 	add  %o2, -40, %o3
a001cd90:	98 0a e0 ff 	and  %o3, 0xff, %o4
a001cd94:	80 a3 20 01 	cmp  %o4, 1
a001cd98:	18 80 00 03 	bgu  a001cda4 <RexUsb3LtssmPoll.lto_priv.834+0xc>
a001cd9c:	9a 10 20 01 	mov  1, %o5
a001cda0:	9a 10 20 00 	clr  %o5
a001cda4:	80 8b 60 ff 	btst  0xff, %o5
a001cda8:	02 80 00 19 	be  a001ce0c <RexUsb3LtssmPoll.lto_priv.834+0x74>
a001cdac:	90 0a a0 ff 	and  %o2, 0xff, %o0
a001cdb0:	80 a2 20 20 	cmp  %o0, 0x20
a001cdb4:	02 80 00 16 	be  a001ce0c <RexUsb3LtssmPoll.lto_priv.834+0x74>
a001cdb8:	9e 0c 20 ff 	and  %l0, 0xff, %o7
a001cdbc:	80 a3 e0 01 	cmp  %o7, 1
a001cdc0:	38 80 00 1c 	bgu,a   a001ce30 <RexUsb3LtssmPoll.lto_priv.834+0x98>
a001cdc4:	82 06 60 01 	add  %i1, 1, %g1
a001cdc8:	82 06 00 01 	add  %i0, %g1, %g1
a001cdcc:	7f ff b6 ee 	call  a000a984 <vcpToHex>
a001cdd0:	d2 08 60 01 	ldub  [ %g1 + 1 ], %o1
a001cdd4:	80 a2 20 0d 	cmp  %o0, 0xd
a001cdd8:	02 80 00 0b 	be  a001ce04 <RexUsb3LtssmPoll.lto_priv.834+0x6c>
a001cddc:	82 07 60 01 	add  %i5, 1, %g1
a001cde0:	85 2f 60 01 	sll  %i5, 1, %g2
a001cde4:	88 14 61 da 	or  %l1, 0x1da, %g4
a001cde8:	bb 2f 60 03 	sll  %i5, 3, %i5
a001cdec:	86 27 40 02 	sub  %i5, %g2, %g3
a001cdf0:	d0 29 00 03 	stb  %o0, [ %g4 + %g3 ]
a001cdf4:	90 08 60 ff 	and  %g1, 0xff, %o0
a001cdf8:	80 a2 20 3f 	cmp  %o0, 0x3f
a001cdfc:	18 80 00 17 	bgu  a001ce58 <RexUsb3SetupHotResetState+0xc>
a001ce00:	ba 08 60 ff 	and  %g1, 0xff, %i5
a001ce04:	10 80 00 0a 	b  a001ce2c <RexUsb3LtssmPoll.lto_priv.834+0x94>
a001ce08:	b2 06 60 01 	inc  %i1
a001ce0c:	80 a2 20 28 	cmp  %o0, 0x28
a001ce10:	12 80 00 04 	bne  a001ce20 <RexUsb3LtssmPoll.lto_priv.834+0x88>
a001ce14:	92 1a 20 29 	xor  %o0, 0x29, %o1
a001ce18:	10 80 00 05 	b  a001ce2c <RexUsb3LtssmPoll.lto_priv.834+0x94>
a001ce1c:	a0 04 20 01 	inc  %l0
a001ce20:	80 a0 00 09 	cmp  %g0, %o1
a001ce24:	82 60 3f ff 	subx  %g0, -1, %g1
a001ce28:	a0 24 00 01 	sub  %l0, %g1, %l0
a001ce2c:	82 06 60 01 	add  %i1, 1, %g1
a001ce30:	b2 10 00 01 	mov  %g1, %i1
a001ce34:	83 28 60 10 	sll  %g1, 0x10, %g1
a001ce38:	83 30 60 10 	srl  %g1, 0x10, %g1
a001ce3c:	80 a6 c0 01 	cmp  %i3, %g1
a001ce40:	08 80 00 06 	bleu  a001ce58 <RexUsb3SetupHotResetState+0xc>
a001ce44:	80 8c 20 ff 	btst  0xff, %l0
a001ce48:	32 bf ff cf 	bne,a   a001cd84 <RexUsb3StartSetupPolling+0x1c>
a001ce4c:	83 2e 60 10 	sll  %i1, 0x10, %g1
a001ce50:	10 80 00 0a 	b  a001ce78 <RexUsb3SetupHotResetState+0x2c>
a001ce54:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ce58:	80 8c 20 ff 	btst  0xff, %l0
a001ce5c:	02 80 00 06 	be  a001ce74 <RexUsb3SetupHotResetState+0x28>
a001ce60:	96 10 20 8c 	mov  0x8c, %o3
a001ce64:	b5 2e 60 10 	sll  %i1, 0x10, %i2
a001ce68:	94 0f 60 ff 	and  %i5, 0xff, %o2
a001ce6c:	10 bf ff 9b 	b  a001ccd8 <RexUsb3TurnOffUsb3+0x14>
a001ce70:	93 36 a0 10 	srl  %i2, 0x10, %o1
a001ce74:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ce78:	d2 06 a2 50 	ld  [ %i2 + 0x250 ], %o1
a001ce7c:	37 3e 41 e6 	sethi  %hi(0xf9079800), %i3
a001ce80:	fa 20 62 54 	st  %i5, [ %g1 + 0x254 ]
a001ce84:	7f ff 8f 50 	call  a0000bc4 <_ilog>
a001ce88:	90 16 e3 02 	or  %i3, 0x302, %o0
a001ce8c:	10 80 00 4f 	b  a001cfc8 <UlpRexUsb3ChannelStatus.lto_priv.833+0xc0>
a001ce90:	b2 10 20 02 	mov  2, %i1
a001ce94:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001ce98:	f0 00 60 00 	ld  [ %g1 ], %i0
a001ce9c:	c2 06 20 4c 	ld  [ %i0 + 0x4c ], %g1
a001cea0:	17 00 00 80 	sethi  %hi(0x20000), %o3
a001cea4:	82 28 40 0b 	andn  %g1, %o3, %g1
a001cea8:	c2 26 20 4c 	st  %g1, [ %i0 + 0x4c ]
a001ceac:	81 c7 e0 08 	ret 
a001ceb0:	81 e8 00 00 	restore 
a001ceb4:	10 bf ff 5d 	b  a001cc28 <RexUsb3Disabled+0x10>
a001ceb8:	b0 10 20 18 	mov  0x18, %i0
a001cebc:	94 10 00 1a 	mov  %i2, %o2
a001cec0:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a001cec4:	7f ff 8d 79 	call  a00004a8 <memcpy>
a001cec8:	90 12 21 6c 	or  %o0, 0x16c, %o0	! a100756c <lexPmContext.lto_priv.349+0x50>
a001cecc:	7f ff fa 88 	call  a001b8ec <LexRexActiveEventGenerate.lto_priv.653>
a001ced0:	01 00 00 00 	nop 
a001ced4:	09 28 40 1d 	sethi  %hi(0xa1007400), %g4
a001ced8:	92 11 21 1c 	or  %g4, 0x11c, %o1	! a100751c <lexPmContext.lto_priv.349>
a001cedc:	c2 02 60 50 	ld  [ %o1 + 0x50 ], %g1
a001cee0:	d4 02 60 4c 	ld  [ %o1 + 0x4c ], %o2
a001cee4:	83 30 60 1d 	srl  %g1, 0x1d, %g1
a001cee8:	97 32 a0 1d 	srl  %o2, 0x1d, %o3
a001ceec:	82 08 60 01 	and  %g1, 1, %g1
a001cef0:	98 0a e0 01 	and  %o3, 1, %o4
a001cef4:	80 a0 40 0c 	cmp  %g1, %o4
a001cef8:	02 bf ff ed 	be  a001ceac <RexUsb3SetupWarmResetState+0x18>
a001cefc:	83 28 60 05 	sll  %g1, 5, %g1
a001cf00:	da 0a 60 4c 	ldub  [ %o1 + 0x4c ], %o5
a001cf04:	9e 0b 7f df 	and  %o5, -33, %o7
a001cf08:	82 13 c0 01 	or  %o7, %g1, %g1
a001cf0c:	c2 2a 60 4c 	stb  %g1, [ %o1 + 0x4c ]
a001cf10:	a0 10 20 13 	mov  0x13, %l0
a001cf14:	c2 02 60 4c 	ld  [ %o1 + 0x4c ], %g1
a001cf18:	83 30 60 1d 	srl  %g1, 0x1d, %g1
a001cf1c:	82 08 60 01 	and  %g1, 1, %g1
a001cf20:	a2 24 00 01 	sub  %l0, %g1, %l1
a001cf24:	10 bf ff 41 	b  a001cc28 <RexUsb3Disabled+0x10>
a001cf28:	b0 0c 60 ff 	and  %l1, 0xff, %i0
a001cf2c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cf30:	94 10 00 1a 	mov  %i2, %o2
a001cf34:	ba 10 20 01 	mov  1, %i5
a001cf38:	31 28 40 1a 	sethi  %hi(0xa1006800), %i0
a001cf3c:	fa 28 61 da 	stb  %i5, [ %g1 + 0x1da ]
a001cf40:	7f ff 8d 5a 	call  a00004a8 <memcpy>
a001cf44:	90 16 21 da 	or  %i0, 0x1da, %o0
a001cf48:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001cf4c:	05 3e 41 e7 	sethi  %hi(0xf9079c00), %g2
a001cf50:	81 80 20 00 	wr  %g0, %y
a001cf54:	01 00 00 00 	nop 
a001cf58:	01 00 00 00 	nop 
a001cf5c:	01 00 00 00 	nop 
a001cf60:	92 76 a0 06 	udiv  %i2, 6, %o1
a001cf64:	90 10 a0 02 	or  %g2, 2, %o0
a001cf68:	d2 20 62 54 	st  %o1, [ %g1 + 0x254 ]
a001cf6c:	7f ff 8f 16 	call  a0000bc4 <_ilog>
a001cf70:	b2 10 20 07 	mov  7, %i1
a001cf74:	30 80 00 15 	b,a   a001cfc8 <UlpRexUsb3ChannelStatus.lto_priv.833+0xc0>
a001cf78:	94 10 00 1a 	mov  %i2, %o2
a001cf7c:	39 28 40 01 	sethi  %hi(0xa1000400), %i4
a001cf80:	b2 10 20 04 	mov  4, %i1
a001cf84:	7f ff 8d 49 	call  a00004a8 <memcpy>
a001cf88:	90 17 20 10 	or  %i4, 0x10, %o0
a001cf8c:	30 80 00 0f 	b,a   a001cfc8 <UlpRexUsb3ChannelStatus.lto_priv.833+0xc0>
a001cf90:	94 10 00 1a 	mov  %i2, %o2
a001cf94:	33 28 40 00 	sethi  %hi(0xa1000000), %i1
a001cf98:	7f ff 8d 44 	call  a00004a8 <memcpy>
a001cf9c:	90 16 60 18 	or  %i1, 0x18, %o0	! a1000018 <activeControlFifo>
a001cfa0:	37 3e 01 f0 	sethi  %hi(0xf807c000), %i3
a001cfa4:	7f ff 8f 08 	call  a0000bc4 <_ilog>
a001cfa8:	90 16 e1 02 	or  %i3, 0x102, %o0	! f807c102 <curr_flash_pos+0x3761f6da>
a001cfac:	92 10 20 02 	mov  2, %o1
a001cfb0:	7f ff ec f7 	call  a001838c <SaveVcpCacheToVcpTable>
a001cfb4:	90 10 20 02 	mov  2, %o0
a001cfb8:	b4 06 bf ff 	add  %i2, -1, %i2
a001cfbc:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001cfc0:	f4 28 63 7e 	stb  %i2, [ %g1 + 0x37e ]	! a1006f7e <activeControlFifoIdx>
a001cfc4:	b2 10 20 05 	mov  5, %i1
a001cfc8:	7f ff a6 f3 	call  a0006b94 <CPU_COMM_sendSubType>
a001cfcc:	91 e8 20 02 	restore  %g0, 2, %o0
a001cfd0:	1b 3e 41 c0 	sethi  %hi(0xf9070000), %o5
a001cfd4:	92 10 00 18 	mov  %i0, %o1
a001cfd8:	90 13 62 07 	or  %o5, 0x207, %o0
a001cfdc:	7f ff bf ed 	call  a000cf90 <_iassert>
a001cfe0:	01 00 00 00 	nop 
a001cfe4:	81 c7 e0 08 	ret 
a001cfe8:	81 e8 00 00 	restore 

a001cfec <LexLtResetMainComponents.lto_priv.701>:
a001cfec:	9d e3 bf d0 	save  %sp, -48, %sp
a001cff0:	7f ff e7 56 	call  a0016d48 <DP_ResetSinkAndEncoder>
a001cff4:	01 00 00 00 	nop 
a001cff8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001cffc:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a001d000:	c4 00 61 3c 	ld  [ %g1 + 0x13c ], %g2
a001d004:	86 10 a0 01 	or  %g2, 1, %g3
a001d008:	c6 20 61 3c 	st  %g3, [ %g1 + 0x13c ]
a001d00c:	19 00 00 0c 	sethi  %hi(0x3000), %o4
a001d010:	c8 00 61 60 	ld  [ %g1 + 0x160 ], %g4
a001d014:	90 11 23 00 	or  %g4, 0x300, %o0
a001d018:	d0 20 61 60 	st  %o0, [ %g1 + 0x160 ]
a001d01c:	05 00 00 30 	sethi  %hi(0xc000), %g2
a001d020:	d2 00 61 60 	ld  [ %g1 + 0x160 ], %o1
a001d024:	94 12 6c 00 	or  %o1, 0xc00, %o2
a001d028:	d4 20 61 60 	st  %o2, [ %g1 + 0x160 ]
a001d02c:	d6 00 61 60 	ld  [ %g1 + 0x160 ], %o3
a001d030:	9a 12 c0 0c 	or  %o3, %o4, %o5
a001d034:	da 20 61 60 	st  %o5, [ %g1 + 0x160 ]
a001d038:	fa 00 61 60 	ld  [ %g1 + 0x160 ], %i5
a001d03c:	86 17 40 02 	or  %i5, %g2, %g3
a001d040:	c6 20 61 60 	st  %g3, [ %g1 + 0x160 ]
a001d044:	c8 00 61 0c 	ld  [ %g1 + 0x10c ], %g4
a001d048:	90 11 20 02 	or  %g4, 2, %o0
a001d04c:	d0 20 61 0c 	st  %o0, [ %g1 + 0x10c ]
a001d050:	d2 00 61 0c 	ld  [ %g1 + 0x10c ], %o1
a001d054:	94 12 60 01 	or  %o1, 1, %o2
a001d058:	d4 20 61 0c 	st  %o2, [ %g1 + 0x10c ]
a001d05c:	d6 00 61 3c 	ld  [ %g1 + 0x13c ], %o3
a001d060:	98 0a ff fe 	and  %o3, -2, %o4
a001d064:	d8 20 61 3c 	st  %o4, [ %g1 + 0x13c ]
a001d068:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001d06c:	9a 10 60 cc 	or  %g1, 0xcc, %o5	! a10074cc <lexTransCtx.lto_priv.665>
a001d070:	d0 00 60 cc 	ld  [ %g1 + 0xcc ], %o0
a001d074:	7f ff 90 a1 	call  a00012f8 <TIMING_TimerStop>
a001d078:	c0 2b 60 1c 	clrb  [ %o5 + 0x1c ]
a001d07c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001d080:	c0 20 63 80 	clr  [ %g1 + 0x380 ]	! a1006380 <bbTopDpCtx.lto_priv.291+0x10>
a001d084:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d088:	82 10 61 e4 	or  %g1, 0x1e4, %g1	! a10021e4 <lexTransInitCtx.lto_priv.597>
a001d08c:	fa 08 60 20 	ldub  [ %g1 + 0x20 ], %i5
a001d090:	84 0f 7f fb 	and  %i5, -5, %g2
a001d094:	7f ff e5 93 	call  a00166e0 <DP_LexClearAutoFrqDet>
a001d098:	c4 28 60 20 	stb  %g2, [ %g1 + 0x20 ]
a001d09c:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
a001d0a0:	ba 10 e2 20 	or  %g3, 0x220, %i5	! a1007220 <dp130ApiCtx>
a001d0a4:	c2 0f 60 11 	ldub  [ %i5 + 0x11 ], %g1
a001d0a8:	80 a0 60 01 	cmp  %g1, 1
a001d0ac:	02 80 00 15 	be  a001d100 <ULP_RexUsb2Control+0x58>
a001d0b0:	1f 3e 04 85 	sethi  %hi(0xf8121400), %o7
a001d0b4:	90 13 e3 06 	or  %o7, 0x306, %o0	! f8121706 <curr_flash_pos+0x376c4cde>
a001d0b8:	7f ff 8e c3 	call  a0000bc4 <_ilog>
a001d0bc:	01 00 00 00 	nop 
a001d0c0:	94 10 20 0c 	mov  0xc, %o2	! c <chip_date>
a001d0c4:	92 10 20 00 	clr  %o1
a001d0c8:	7f ff 8d 10 	call  a0000508 <memset>
a001d0cc:	90 07 bf f4 	add  %fp, -12, %o0
a001d0d0:	03 28 00 87 	sethi  %hi(0xa0021c00), %g1
a001d0d4:	82 10 62 48 	or  %g1, 0x248, %g1	! a0021e48 <reInitSteps.lto_priv.669>
a001d0d8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
a001d0dc:	03 28 00 62 	sethi  %hi(0xa0018800), %g1
a001d0e0:	82 10 63 7c 	or  %g1, 0x37c, %g1	! a0018b7c <RetimerReinitDoneHandler>
a001d0e4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
a001d0e8:	82 10 20 0a 	mov  0xa, %g1
a001d0ec:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
a001d0f0:	82 10 20 01 	mov  1, %g1
a001d0f4:	90 07 bf f4 	add  %fp, -12, %o0
a001d0f8:	7f ff f8 22 	call  a001b180 <I2CD_DP159SetConfiguration.lto_priv.683>
a001d0fc:	c2 2f 60 11 	stb  %g1, [ %i5 + 0x11 ]
a001d100:	81 c7 e0 08 	ret 
a001d104:	81 e8 00 00 	restore 

a001d108 <LexAdvertiseNextVsAvailable.lto_priv.697>:
a001d108:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d10c:	c2 08 61 ee 	ldub  [ %g1 + 0x1ee ], %g1	! a10021ee <lexTransInitCtx.lto_priv.597+0xa>
a001d110:	83 28 60 01 	sll  %g1, 1, %g1
a001d114:	05 28 00 86 	sethi  %hi(0xa0021800), %g2
a001d118:	86 10 a3 80 	or  %g2, 0x380, %g3	! a0021b80 <currentVSPairs.lto_priv.668>
a001d11c:	c2 08 c0 01 	ldub  [ %g3 + %g1 ], %g1
a001d120:	80 a0 60 02 	cmp  %g1, 2
a001d124:	02 80 00 08 	be  a001d144 <ULP_RexUsb2RxCpuMessageHandler+0x30>
a001d128:	86 10 20 00 	clr  %g3
a001d12c:	82 00 60 01 	inc  %g1
a001d130:	11 28 40 1d 	sethi  %hi(0xa1007400), %o0
a001d134:	89 28 60 01 	sll  %g1, 1, %g4
a001d138:	84 12 23 69 	or  %o0, 0x369, %g2
a001d13c:	82 01 00 01 	add  %g4, %g1, %g1
a001d140:	c6 08 80 01 	ldub  [ %g2 + %g1 ], %g3
a001d144:	81 c3 e0 08 	retl 
a001d148:	90 08 e0 ff 	and  %g3, 0xff, %o0

a001d14c <linkTrainingTPS23callback.lto_priv.691>:
a001d14c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d150:	90 10 20 0d 	mov  0xd, %o0
a001d154:	c0 28 61 ef 	clrb  [ %g1 + 0x1ef ]
a001d158:	82 13 c0 00 	mov  %o7, %g1
a001d15c:	7f ff f6 54 	call  a001aaac <LexLtStateSendEventWithNoData>
a001d160:	9e 10 40 00 	mov  %g1, %o7

a001d164 <AUX_LexTps1TimeoutHandler.lto_priv.808>:
a001d164:	90 10 20 03 	mov  3, %o0
a001d168:	82 13 c0 00 	mov  %o7, %g1
a001d16c:	7f ff f6 50 	call  a001aaac <LexLtStateSendEventWithNoData>
a001d170:	9e 10 40 00 	mov  %g1, %o7

a001d174 <ReInitiateLinkTraining>:
a001d174:	9d e3 bf e0 	save  %sp, -32, %sp
a001d178:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d17c:	84 10 20 01 	mov  1, %g2
a001d180:	90 10 22 04 	mov  0x204, %o0
a001d184:	7f ff eb 06 	call  a0017d9c <DPCD_DpcdRegisterRead>
a001d188:	c4 28 62 02 	stb  %g2, [ %g1 + 0x202 ]
a001d18c:	94 10 20 00 	clr  %o2
a001d190:	92 0a 20 7e 	and  %o0, 0x7e, %o1
a001d194:	90 10 22 04 	mov  0x204, %o0
a001d198:	7f ff ea ef 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a001d19c:	92 12 60 80 	or  %o1, 0x80, %o1
a001d1a0:	3b 00 00 08 	sethi  %hi(0x2000), %i5
a001d1a4:	7f ff ea fe 	call  a0017d9c <DPCD_DpcdRegisterRead>
a001d1a8:	90 17 60 0e 	or  %i5, 0xe, %o0	! 200e <__ge_flshwtr_size+0xad6>
a001d1ac:	86 0a 20 7e 	and  %o0, 0x7e, %g3
a001d1b0:	94 10 20 00 	clr  %o2
a001d1b4:	92 10 e0 80 	or  %g3, 0x80, %o1
a001d1b8:	7f ff ea e7 	call  a0017d54 <DPCD_DpcdRegisterWrite>
a001d1bc:	90 17 60 0e 	or  %i5, 0xe, %o0
a001d1c0:	11 3e 02 04 	sethi  %hi(0xf8081000), %o0
a001d1c4:	7f ff 8e 80 	call  a0000bc4 <_ilog>
a001d1c8:	90 12 22 02 	or  %o0, 0x202, %o0	! f8081202 <curr_flash_pos+0x376247da>
a001d1cc:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
a001d1d0:	c8 00 62 c4 	ld  [ %g1 + 0x2c4 ], %g4	! a1002ec4 <hpd.lto_priv.623>
a001d1d4:	c2 01 20 20 	ld  [ %g4 + 0x20 ], %g1
a001d1d8:	82 10 60 02 	or  %g1, 2, %g1
a001d1dc:	c2 21 20 20 	st  %g1, [ %g4 + 0x20 ]
a001d1e0:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
a001d1e4:	f0 00 60 dc 	ld  [ %g1 + 0xdc ], %i0	! a10074dc <lexTransCtx.lto_priv.665+0x10>
a001d1e8:	7f ff 90 36 	call  a00012c0 <TIMING_TimerStart>
a001d1ec:	81 e8 00 00 	restore 

a001d1f0 <UlpLexRexUsbAllowed>:
a001d1f0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d1f4:	84 10 61 5c 	or  %g1, 0x15c, %g2	! a100215c <lexUlp.lto_priv.724>
a001d1f8:	c2 08 61 5c 	ldub  [ %g1 + 0x15c ], %g1
a001d1fc:	86 08 60 48 	and  %g1, 0x48, %g3
a001d200:	80 a0 e0 00 	cmp  %g3, 0
a001d204:	12 80 00 08 	bne  a001d224 <UlpLexRexUsbAllowed+0x34>
a001d208:	80 88 60 01 	btst  1, %g1
a001d20c:	02 80 00 06 	be  a001d224 <UlpLexRexUsbAllowed+0x34>
a001d210:	01 00 00 00 	nop 
a001d214:	d0 00 a0 04 	ld  [ %g2 + 4 ], %o0
a001d218:	82 13 c0 00 	mov  %o7, %g1
a001d21c:	7f ff 90 29 	call  a00012c0 <TIMING_TimerStart>
a001d220:	9e 10 40 00 	mov  %g1, %o7
a001d224:	81 c3 e0 08 	retl 
a001d228:	01 00 00 00 	nop 

a001d22c <UlpSendCPUCommLexUsb2Message>:
a001d22c:	92 10 00 08 	mov  %o0, %o1
a001d230:	90 10 20 04 	mov  4, %o0
a001d234:	82 13 c0 00 	mov  %o7, %g1
a001d238:	7f ff a6 57 	call  a0006b94 <CPU_COMM_sendSubType>
a001d23c:	9e 10 40 00 	mov  %g1, %o7

a001d240 <UlpSendCPUCommLexUsb3Message>:
a001d240:	92 10 00 08 	mov  %o0, %o1
a001d244:	90 10 20 05 	mov  5, %o0
a001d248:	82 13 c0 00 	mov  %o7, %g1
a001d24c:	7f ff a6 52 	call  a0006b94 <CPU_COMM_sendSubType>
a001d250:	9e 10 40 00 	mov  %g1, %o7

a001d254 <UlpSendCPUCommLexUsb3ResetMessage>:
a001d254:	92 10 00 08 	mov  %o0, %o1
a001d258:	90 10 20 06 	mov  6, %o0
a001d25c:	82 13 c0 00 	mov  %o7, %g1
a001d260:	7f ff a6 4d 	call  a0006b94 <CPU_COMM_sendSubType>
a001d264:	9e 10 40 00 	mov  %g1, %o7

a001d268 <LexCommLinkEventHandler.lto_priv.812>:
a001d268:	9d e3 bf e0 	save  %sp, -32, %sp
a001d26c:	7f ff 9e 84 	call  a0004c7c <EVENT_GetEventInfo>
a001d270:	90 10 20 01 	mov  1, %o0
a001d274:	80 a2 20 00 	cmp  %o0, 0
a001d278:	02 80 00 0e 	be  a001d2b0 <LexCommLinkEventHandler.lto_priv.812+0x48>
a001d27c:	11 3e 07 86 	sethi  %hi(0xf81e1800), %o0
a001d280:	7f ff 8e 51 	call  a0000bc4 <_ilog>
a001d284:	01 00 00 00 	nop 
a001d288:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001d28c:	c2 08 63 72 	ldub  [ %g1 + 0x372 ], %g1	! a1006f72 <lexUsb2Ulp.lto_priv.723+0x1>
a001d290:	80 88 60 01 	btst  1, %g1
a001d294:	02 80 00 1d 	be  a001d308 <ULP_RexUsbControl+0x8>
a001d298:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d29c:	90 10 20 00 	clr  %o0
a001d2a0:	40 00 00 cd 	call  a001d5d4 <ULP_LexUsbControl>
a001d2a4:	b0 10 20 02 	mov  2, %i0
a001d2a8:	40 00 00 cb 	call  a001d5d4 <ULP_LexUsbControl>
a001d2ac:	81 e8 00 00 	restore 
a001d2b0:	7f ff 8e 45 	call  a0000bc4 <_ilog>
a001d2b4:	90 12 21 00 	or  %o0, 0x100, %o0
a001d2b8:	40 00 00 c7 	call  a001d5d4 <ULP_LexUsbControl>
a001d2bc:	90 10 20 03 	mov  3, %o0
a001d2c0:	40 00 00 c5 	call  a001d5d4 <ULP_LexUsbControl>
a001d2c4:	90 10 20 01 	mov  1, %o0
a001d2c8:	40 00 01 9a 	call  a001d930 <ULP_LexUsb2Control>
a001d2cc:	90 10 20 03 	mov  3, %o0
a001d2d0:	40 00 06 b2 	call  a001ed98 <ULP_LexUsb3Control>
a001d2d4:	90 10 20 03 	mov  3, %o0
a001d2d8:	7f ff ba a5 	call  a000bd6c <TOPLEVEL_clearPollingMask>
a001d2dc:	90 10 24 00 	mov  0x400, %o0
a001d2e0:	7f ff d6 54 	call  a0012c30 <UlpGeControl>
a001d2e4:	90 10 20 00 	clr  %o0
a001d2e8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001d2ec:	c4 00 63 88 	ld  [ %g1 + 0x388 ], %g2	! a1006388 <bb_top_registers.lto_priv.173>
a001d2f0:	c6 00 a0 14 	ld  [ %g2 + 0x14 ], %g3
a001d2f4:	03 00 01 00 	sethi  %hi(0x40000), %g1
a001d2f8:	82 10 c0 01 	or  %g3, %g1, %g1
a001d2fc:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a001d300:	40 00 02 bf 	call  a001ddfc <UlpLexUsb3ResetStateMachineSendEvent.lto_priv.728>
a001d304:	91 e8 20 01 	restore  %g0, 1, %o0
a001d308:	c2 08 60 e1 	ldub  [ %g1 + 0xe1 ], %g1
a001d30c:	80 88 60 01 	btst  1, %g1
a001d310:	12 bf ff e4 	bne  a001d2a0 <LexCommLinkEventHandler.lto_priv.812+0x38>
a001d314:	90 10 20 00 	clr  %o0
a001d318:	81 c7 e0 08 	ret 
a001d31c:	81 e8 00 00 	restore 

a001d320 <LexConfigurationEventHandler.lto_priv.813>:
a001d320:	9d e3 bf d8 	save  %sp, -40, %sp
a001d324:	80 a6 20 16 	cmp  %i0, 0x16
a001d328:	12 80 00 0d 	bne  a001d35c <LexConfigurationEventHandler.lto_priv.813+0x3c>
a001d32c:	82 07 bf fe 	add  %fp, -2, %g1
a001d330:	c2 23 80 00 	st  %g1, [ %sp ]
a001d334:	7f ff d5 7e 	call  a001292c <ulp_GetUsbEnables>
a001d338:	01 00 00 00 	nop 
a001d33c:	00 00 00 02 	unimp  0x2
a001d340:	d0 0f bf fe 	ldub  [ %fp + -2 ], %o0
a001d344:	40 00 01 7b 	call  a001d930 <ULP_LexUsb2Control>
a001d348:	90 1a 20 01 	xor  %o0, 1, %o0
a001d34c:	f0 0f bf ff 	ldub  [ %fp + -1 ], %i0
a001d350:	b0 1e 20 01 	xor  %i0, 1, %i0
a001d354:	40 00 06 91 	call  a001ed98 <ULP_LexUsb3Control>
a001d358:	81 e8 00 00 	restore 
a001d35c:	81 c7 e0 08 	ret 
a001d360:	81 e8 00 00 	restore 

a001d364 <LexIamAliveTimeout.lto_priv.810>:
a001d364:	82 13 c0 00 	mov  %o7, %g1
a001d368:	40 00 00 02 	call  a001d370 <LexUlpUpdateSystem.lto_priv.733>
a001d36c:	9e 10 40 00 	mov  %g1, %o7

a001d370 <LexUlpUpdateSystem.lto_priv.733>:
a001d370:	9d e3 bf e0 	save  %sp, -32, %sp
a001d374:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001d378:	c2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %g1	! a100215c <lexUlp.lto_priv.724>
a001d37c:	84 08 60 07 	and  %g1, 7, %g2
a001d380:	80 a0 a0 07 	cmp  %g2, 7
a001d384:	12 80 00 1f 	bne  a001d400 <LexUlpUpdateSystem.lto_priv.733+0x90>
a001d388:	b8 17 61 5c 	or  %i5, 0x15c, %i4
a001d38c:	80 88 60 08 	btst  8, %g1
a001d390:	02 80 00 0e 	be  a001d3c8 <LexUlpUpdateSystem.lto_priv.733+0x58>
a001d394:	83 28 60 18 	sll  %g1, 0x18, %g1
a001d398:	80 a0 60 00 	cmp  %g1, 0
a001d39c:	06 80 00 10 	bl  a001d3dc <LexUlpUpdateSystem.lto_priv.733+0x6c>
a001d3a0:	92 10 20 01 	mov  1, %o1
a001d3a4:	7f ff a5 fc 	call  a0006b94 <CPU_COMM_sendSubType>
a001d3a8:	90 10 20 03 	mov  3, %o0
a001d3ac:	c2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %g1
a001d3b0:	82 10 7f 80 	or  %g1, -128, %g1
a001d3b4:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a001d3b8:	7f ff 8f d0 	call  a00012f8 <TIMING_TimerStop>
a001d3bc:	c2 2f 61 5c 	stb  %g1, [ %i5 + 0x15c ]
a001d3c0:	10 80 00 08 	b  a001d3e0 <LexUlpUpdateSystem.lto_priv.733+0x70>
a001d3c4:	90 10 20 01 	mov  1, %o0
a001d3c8:	92 10 20 01 	mov  1, %o1
a001d3cc:	7f ff a5 f2 	call  a0006b94 <CPU_COMM_sendSubType>
a001d3d0:	90 10 20 03 	mov  3, %o0
a001d3d4:	10 80 00 0c 	b  a001d404 <LexUlpUpdateSystem.lto_priv.733+0x94>
a001d3d8:	90 10 20 00 	clr  %o0
a001d3dc:	90 10 20 01 	mov  1, %o0
a001d3e0:	40 00 05 62 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001d3e4:	b4 10 20 01 	mov  1, %i2
a001d3e8:	f2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %i1
a001d3ec:	31 3e 87 8d 	sethi  %hi(0xfa1e3400), %i0
a001d3f0:	b4 0e a0 01 	and  %i2, 1, %i2
a001d3f4:	b0 16 22 00 	or  %i0, 0x200, %i0
a001d3f8:	7f ff 8d f3 	call  a0000bc4 <_ilog>
a001d3fc:	81 e8 00 00 	restore 
a001d400:	90 10 20 00 	clr  %o0
a001d404:	40 00 05 59 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001d408:	b4 10 20 00 	clr  %i2
a001d40c:	10 bf ff f8 	b  a001d3ec <LexUlpUpdateSystem.lto_priv.733+0x7c>
a001d410:	f2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %i1

a001d414 <LexCypressHubInitComplete.lto_priv.814>:
a001d414:	90 10 20 05 	mov  5, %o0
a001d418:	82 13 c0 00 	mov  %o7, %g1
a001d41c:	40 00 00 6e 	call  a001d5d4 <ULP_LexUsbControl>
a001d420:	9e 10 40 00 	mov  %g1, %o7

a001d424 <ULP_controlLexInitUSB3>:
a001d424:	9d e3 bf e0 	save  %sp, -32, %sp
a001d428:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001d42c:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2	! a1006368 <bb_top_registers.lto_priv.171>
a001d430:	c2 00 a0 54 	ld  [ %g2 + 0x54 ], %g1
a001d434:	82 10 61 00 	or  %g1, 0x100, %g1
a001d438:	c2 20 a0 54 	st  %g1, [ %g2 + 0x54 ]
a001d43c:	7f ff d3 36 	call  a0012114 <UlpVbusControl>
a001d440:	90 10 20 00 	clr  %o0
a001d444:	39 20 00 13 	sethi  %hi(0x80004c00), %i4
a001d448:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1	! 80004c04 <__rex_lex_ahbram_overlay_start+0x20004c04>
a001d44c:	82 10 60 01 	or  %g1, 1, %g1
a001d450:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a001d454:	3b 20 00 14 	sethi  %hi(0x80005000), %i5
a001d458:	b0 17 61 00 	or  %i5, 0x100, %i0	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001d45c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001d460:	82 10 60 20 	or  %g1, 0x20, %g1
a001d464:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d468:	11 3e 07 8f 	sethi  %hi(0xf81e3c00), %o0
a001d46c:	7f ff 8d d6 	call  a0000bc4 <_ilog>
a001d470:	90 12 22 00 	or  %o0, 0x200, %o0	! f81e3e00 <curr_flash_pos+0x377873d8>
a001d474:	7f ff d5 7c 	call  a0012a64 <UlpHalSetupUlpCoreGuards>
a001d478:	01 00 00 00 	nop 
a001d47c:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d480:	82 10 61 00 	or  %g1, 0x100, %g1
a001d484:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d488:	11 3e 07 92 	sethi  %hi(0xf81e4800), %o0
a001d48c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001d490:	82 08 77 ff 	and  %g1, -2049, %g1
a001d494:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d498:	7f ff 8d cb 	call  a0000bc4 <_ilog>
a001d49c:	01 00 00 00 	nop 
a001d4a0:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001d4a4:	82 08 7b ff 	and  %g1, -1025, %g1
a001d4a8:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d4ac:	07 3e 07 92 	sethi  %hi(0xf81e4800), %g3
a001d4b0:	7f ff 8d c5 	call  a0000bc4 <_ilog>
a001d4b4:	90 10 e2 00 	or  %g3, 0x200, %o0	! f81e4a00 <curr_flash_pos+0x37787fd8>
a001d4b8:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d4bc:	82 10 60 10 	or  %g1, 0x10, %g1
a001d4c0:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d4c4:	13 00 08 00 	sethi  %hi(0x200000), %o1
a001d4c8:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d4cc:	82 10 60 20 	or  %g1, 0x20, %g1
a001d4d0:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d4d4:	03 00 02 00 	sethi  %hi(0x80000), %g1
a001d4d8:	c8 06 20 08 	ld  [ %i0 + 8 ], %g4
a001d4dc:	82 11 00 01 	or  %g4, %g1, %g1
a001d4e0:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d4e4:	15 3e 07 91 	sethi  %hi(0xf81e4400), %o2
a001d4e8:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d4ec:	82 10 60 40 	or  %g1, 0x40, %g1
a001d4f0:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d4f4:	90 12 a2 00 	or  %o2, 0x200, %o0
a001d4f8:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001d4fc:	82 28 40 09 	andn  %g1, %o1, %g1
a001d500:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d504:	7f ff 8d b0 	call  a0000bc4 <_ilog>
a001d508:	01 00 00 00 	nop 
a001d50c:	d6 06 20 08 	ld  [ %i0 + 8 ], %o3
a001d510:	03 00 00 08 	sethi  %hi(0x2000), %g1
a001d514:	82 12 c0 01 	or  %o3, %g1, %g1
a001d518:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d51c:	19 3e 07 90 	sethi  %hi(0xf81e4000), %o4
a001d520:	7f ff 8d a9 	call  a0000bc4 <_ilog>
a001d524:	90 13 21 00 	or  %o4, 0x100, %o0	! f81e4100 <curr_flash_pos+0x377876d8>
a001d528:	da 07 20 04 	ld  [ %i4 + 4 ], %o5
a001d52c:	03 00 03 ff 	sethi  %hi(0xffc00), %g1
a001d530:	82 10 63 f0 	or  %g1, 0x3f0, %g1	! ffff0 <__target_size+0xa36c8>
a001d534:	82 13 40 01 	or  %o5, %g1, %g1
a001d538:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a001d53c:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
a001d540:	82 10 60 08 	or  %g1, 8, %g1
a001d544:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
a001d548:	7f ff d5 63 	call  a0012ad4 <UlpHalRxPartnerFifo>
a001d54c:	01 00 00 00 	nop 
a001d550:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
a001d554:	82 10 60 80 	or  %g1, 0x80, %g1
a001d558:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
a001d55c:	7f ff b9 fa 	call  a000bd44 <TOPLEVEL_setPollingMask>
a001d560:	91 e8 24 00 	restore  %g0, 0x400, %o0

a001d564 <ULP_controlLexBringUpUSB3>:
a001d564:	9d e3 bf e0 	save  %sp, -32, %sp
a001d568:	3b 20 00 14 	sethi  %hi(0x80005000), %i5
a001d56c:	b0 17 61 00 	or  %i5, 0x100, %i0	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001d570:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001d574:	82 10 60 01 	or  %g1, 1, %g1
a001d578:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d57c:	7f ff 8d 92 	call  a0000bc4 <_ilog>
a001d580:	11 3e 07 90 	sethi  %hi(0xf81e4000), %o0
a001d584:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
a001d588:	03 00 02 00 	sethi  %hi(0x80000), %g1
a001d58c:	82 10 80 01 	or  %g2, %g1, %g1
a001d590:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001d594:	7f ff bb d6 	call  a000c4ec <UlpHalEnableUlpInterrupts.constprop.101>
a001d598:	11 04 d2 7e 	sethi  %hi(0x1349f800), %o0
a001d59c:	90 10 20 01 	mov  1, %o0
a001d5a0:	7f ff d2 dd 	call  a0012114 <UlpVbusControl>
a001d5a4:	b0 10 20 01 	mov  1, %i0
a001d5a8:	7f ff d5 76 	call  a0012b80 <ulp_StatMonCoreControl>
a001d5ac:	81 e8 00 00 	restore 
a001d5b0:	a0 01 d6 04 	unknown
a001d5b4:	a0 01 d6 0c 	unknown
a001d5b8:	a0 01 d6 14 	unknown
a001d5bc:	a0 01 d6 1c 	unknown
a001d5c0:	a0 01 d6 6c 	unknown
a001d5c4:	a0 01 d6 64 	unknown
a001d5c8:	a0 01 d6 30 	unknown
a001d5cc:	a0 01 d6 38 	unknown
a001d5d0:	a0 01 d6 40 	unknown

a001d5d4 <ULP_LexUsbControl>:
a001d5d4:	9d e3 bf e0 	save  %sp, -32, %sp
a001d5d8:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001d5dc:	b4 10 00 18 	mov  %i0, %i2
a001d5e0:	80 a6 20 08 	cmp  %i0, 8
a001d5e4:	18 80 00 24 	bgu  a001d674 <I2CD_dp130SetEqEnableHandler+0x68>
a001d5e8:	f8 0f 61 5c 	ldub  [ %i5 + 0x15c ], %i4
a001d5ec:	83 2e 20 02 	sll  %i0, 2, %g1
a001d5f0:	05 28 00 75 	sethi  %hi(0xa001d400), %g2
a001d5f4:	86 10 a1 b0 	or  %g2, 0x1b0, %g3	! a001d5b0 <DP130ResetWaitTimerHandler.lto_priv.758+0xc>
a001d5f8:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a001d5fc:	81 c0 40 00 	jmp  %g1
a001d600:	01 00 00 00 	nop 
a001d604:	10 80 00 1b 	b  a001d670 <I2CD_dp130SetEqEnableHandler+0x64>
a001d608:	82 17 20 01 	or  %i4, 1, %g1
a001d60c:	10 80 00 19 	b  a001d670 <I2CD_dp130SetEqEnableHandler+0x64>
a001d610:	82 0f 3f fe 	and  %i4, -2, %g1
a001d614:	10 80 00 17 	b  a001d670 <I2CD_dp130SetEqEnableHandler+0x64>
a001d618:	82 17 20 02 	or  %i4, 2, %g1
a001d61c:	82 17 61 5c 	or  %i5, 0x15c, %g1
a001d620:	88 0f 20 35 	and  %i4, 0x35, %g4
a001d624:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001d628:	10 80 00 0b 	b  a001d654 <I2CD_dp130SetEqEnableHandler+0x48>
a001d62c:	c8 2f 61 5c 	stb  %g4, [ %i5 + 0x15c ]
a001d630:	10 80 00 10 	b  a001d670 <I2CD_dp130SetEqEnableHandler+0x64>
a001d634:	82 17 20 08 	or  %i4, 8, %g1
a001d638:	10 80 00 0e 	b  a001d670 <I2CD_dp130SetEqEnableHandler+0x64>
a001d63c:	82 0f 3f f7 	and  %i4, -9, %g1
a001d640:	82 0f 3f f7 	and  %i4, -9, %g1
a001d644:	82 10 60 40 	or  %g1, 0x40, %g1
a001d648:	c2 2f 61 5c 	stb  %g1, [ %i5 + 0x15c ]
a001d64c:	90 17 61 5c 	or  %i5, 0x15c, %o0
a001d650:	d0 02 20 04 	ld  [ %o0 + 4 ], %o0
a001d654:	7f ff 8f 29 	call  a00012f8 <TIMING_TimerStop>
a001d658:	01 00 00 00 	nop 
a001d65c:	10 80 00 07 	b  a001d678 <I2CD_dp130SetEqEnableHandler+0x6c>
a001d660:	82 0f 20 ff 	and  %i4, 0xff, %g1
a001d664:	10 80 00 03 	b  a001d670 <I2CD_dp130SetEqEnableHandler+0x64>
a001d668:	82 17 20 04 	or  %i4, 4, %g1
a001d66c:	82 0f 3f fb 	and  %i4, -5, %g1
a001d670:	c2 2f 61 5c 	stb  %g1, [ %i5 + 0x15c ]
a001d674:	82 0f 20 ff 	and  %i4, 0xff, %g1
a001d678:	d2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %o1
a001d67c:	80 a0 40 09 	cmp  %g1, %o1
a001d680:	02 80 00 11 	be  a001d6c4 <I2CD_dp130SetEqEnableHandler+0xb8>
a001d684:	f2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %i1
a001d688:	7f ff ff 3a 	call  a001d370 <LexUlpUpdateSystem.lto_priv.733>
a001d68c:	01 00 00 00 	nop 
a001d690:	94 0f 20 07 	and  %i4, 7, %o2
a001d694:	80 a2 a0 07 	cmp  %o2, 7
a001d698:	12 80 00 0b 	bne  a001d6c4 <I2CD_dp130SetEqEnableHandler+0xb8>
a001d69c:	f2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %i1
a001d6a0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d6a4:	c2 08 61 5c 	ldub  [ %g1 + 0x15c ], %g1	! a100215c <lexUlp.lto_priv.724>
a001d6a8:	82 08 60 07 	and  %g1, 7, %g1
a001d6ac:	80 a0 60 07 	cmp  %g1, 7
a001d6b0:	02 80 00 05 	be  a001d6c4 <I2CD_dp130SetEqEnableHandler+0xb8>
a001d6b4:	92 10 20 02 	mov  2, %o1
a001d6b8:	7f ff a5 37 	call  a0006b94 <CPU_COMM_sendSubType>
a001d6bc:	90 10 20 03 	mov  3, %o0
a001d6c0:	f2 0f 61 5c 	ldub  [ %i5 + 0x15c ], %i1
a001d6c4:	31 3e 87 8d 	sethi  %hi(0xfa1e3400), %i0
a001d6c8:	b0 16 21 00 	or  %i0, 0x100, %i0	! fa1e3500 <curr_flash_pos+0x39786ad8>
a001d6cc:	7f ff 8d 3e 	call  a0000bc4 <_ilog>
a001d6d0:	81 e8 00 00 	restore 
a001d6d4:	a0 01 db dc 	unknown
a001d6d8:	a0 01 db ac 	unknown
a001d6dc:	a0 01 db ac 	unknown
a001d6e0:	a0 01 db 44 	unknown
a001d6e4:	a0 01 db 80 	unknown
a001d6e8:	a0 01 db dc 	unknown
a001d6ec:	a0 01 db 90 	unknown
a001d6f0:	a0 01 dd 7c 	unknown
a001d6f4:	a0 01 dd 84 	unknown
a001d6f8:	a0 01 dd 8c 	unknown
a001d6fc:	a0 01 dd 94 	unknown
a001d700:	a0 01 dd 9c 	unknown
a001d704:	a0 01 dd a4 	unknown
a001d708:	a0 01 dd ac 	unknown
a001d70c:	a0 01 dd b4 	unknown
a001d710:	a0 01 dd bc 	unknown
a001d714:	a0 01 dd c4 	unknown
a001d718:	a0 01 dd cc 	unknown
a001d71c:	a0 01 e1 c8 	add  %g7, 0x1c8, %l0
a001d720:	a0 01 e1 c8 	add  %g7, 0x1c8, %l0
a001d724:	a0 01 e1 d8 	add  %g7, 0x1d8, %l0
a001d728:	a0 01 e2 5c 	add  %g7, 0x25c, %l0
a001d72c:	a0 01 e1 e8 	add  %g7, 0x1e8, %l0
a001d730:	a0 01 e2 5c 	add  %g7, 0x25c, %l0
a001d734:	a0 01 e1 f8 	add  %g7, 0x1f8, %l0
a001d738:	a0 01 e2 5c 	add  %g7, 0x25c, %l0
a001d73c:	a0 01 e2 08 	add  %g7, 0x208, %l0
a001d740:	a0 01 e2 5c 	add  %g7, 0x25c, %l0
a001d744:	a0 01 e2 18 	add  %g7, 0x218, %l0
a001d748:	a0 01 e2 5c 	add  %g7, 0x25c, %l0
a001d74c:	a0 01 e2 28 	add  %g7, 0x228, %l0
a001d750:	a0 01 e2 5c 	add  %g7, 0x25c, %l0
a001d754:	a0 01 e2 38 	add  %g7, 0x238, %l0
a001d758:	a0 01 de b0 	unknown
a001d75c:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d760:	a0 01 de e0 	unknown
a001d764:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d768:	a0 01 df 34 	unknown
a001d76c:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d770:	a0 01 df 78 	unknown
a001d774:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d778:	a0 01 df e4 	unknown
a001d77c:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d780:	a0 01 e0 68 	add  %g7, 0x68, %l0
a001d784:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d788:	a0 01 e0 9c 	add  %g7, 0x9c, %l0
a001d78c:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d790:	a0 01 e1 58 	add  %g7, 0x158, %l0
a001d794:	a0 01 e1 7c 	add  %g7, 0x17c, %l0
a001d798:	a0 01 e1 6c 	add  %g7, 0x16c, %l0
a001d79c:	a0 01 de 48 	unknown
a001d7a0:	a0 01 de 64 	unknown
a001d7a4:	a0 01 de 88 	unknown
a001d7a8:	a0 01 de 88 	unknown
a001d7ac:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7b0:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7b4:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7b8:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7bc:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7c0:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7c4:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7c8:	a0 01 e1 a0 	add  %g7, 0x1a0, %l0
a001d7cc:	a0 01 e3 b4 	add  %g7, 0x3b4, %l0
a001d7d0:	a0 01 e3 c4 	add  %g7, 0x3c4, %l0
a001d7d4:	a0 01 e3 e0 	add  %g7, 0x3e0, %l0
a001d7d8:	a0 01 e4 14 	add  %g7, 0x414, %l0
a001d7dc:	a0 01 e4 70 	add  %g7, 0x470, %l0
a001d7e0:	a0 01 e4 e8 	add  %g7, 0x4e8, %l0
a001d7e4:	a0 01 e5 04 	add  %g7, 0x504, %l0
a001d7e8:	a0 01 e5 4c 	add  %g7, 0x54c, %l0

a001d7ec <LexUsb3GetUsb3Status.lto_priv.750>:
a001d7ec:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d7f0:	c4 08 60 e0 	ldub  [ %g1 + 0xe0 ], %g2	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001d7f4:	80 a0 a0 0b 	cmp  %g2, 0xb
a001d7f8:	18 80 00 0e 	bgu  a001d830 <LexUsb3GetUsb3Status.lto_priv.750+0x44>
a001d7fc:	86 10 20 00 	clr  %g3
a001d800:	82 10 20 01 	mov  1, %g1
a001d804:	83 28 40 02 	sll  %g1, %g2, %g1
a001d808:	80 88 69 b8 	btst  0x9b8, %g1
a001d80c:	12 80 00 09 	bne  a001d830 <LexUsb3GetUsb3Status.lto_priv.750+0x44>
a001d810:	86 10 20 01 	mov  1, %g3
a001d814:	80 88 60 40 	btst  0x40, %g1
a001d818:	12 80 00 06 	bne  a001d830 <LexUsb3GetUsb3Status.lto_priv.750+0x44>
a001d81c:	86 10 20 05 	mov  5, %g3
a001d820:	82 08 66 00 	and  %g1, 0x600, %g1
a001d824:	80 a0 00 01 	cmp  %g0, %g1
a001d828:	90 40 20 00 	addx  %g0, 0, %o0
a001d82c:	87 2a 20 02 	sll  %o0, 2, %g3
a001d830:	81 c3 e0 08 	retl 
a001d834:	90 08 e0 05 	and  %g3, 5, %o0

a001d838 <LexUsb3SnoopTimeout.lto_priv.816>:
a001d838:	9d e3 bf e0 	save  %sp, -32, %sp
a001d83c:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001d840:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001d844:	d2 00 60 c8 	ld  [ %g1 + 0xc8 ], %o1
a001d848:	85 32 60 0b 	srl  %o1, 0xb, %g2
a001d84c:	d4 00 60 10 	ld  [ %g1 + 0x10 ], %o2
a001d850:	94 0a a0 ff 	and  %o2, 0xff, %o2
a001d854:	92 08 a0 01 	and  %g2, 1, %o1
a001d858:	11 3e 87 82 	sethi  %hi(0xfa1e0800), %o0
a001d85c:	b0 10 20 0a 	mov  0xa, %i0
a001d860:	7f ff 8c d9 	call  a0000bc4 <_ilog>
a001d864:	90 12 21 01 	or  %o0, 0x101, %o0
a001d868:	40 00 05 9c 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001d86c:	81 e8 00 00 	restore 

a001d870 <LexUsb3WarmResetCountClear.lto_priv.817>:
a001d870:	9d e3 bf e0 	save  %sp, -32, %sp
a001d874:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001d878:	ba 17 60 e0 	or  %i5, 0xe0, %i5	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001d87c:	d2 0f 60 11 	ldub  [ %i5 + 0x11 ], %o1
a001d880:	11 3e 47 85 	sethi  %hi(0xf91e1400), %o0
a001d884:	7f ff 8c d0 	call  a0000bc4 <_ilog>
a001d888:	90 12 21 01 	or  %o0, 0x101, %o0	! f91e1501 <curr_flash_pos+0x38784ad9>
a001d88c:	c0 2f 60 11 	clrb  [ %i5 + 0x11 ]
a001d890:	81 c7 e0 08 	ret 
a001d894:	81 e8 00 00 	restore 

a001d898 <LexUsb3InactiveCountClear.lto_priv.819>:
a001d898:	9d e3 bf e0 	save  %sp, -32, %sp
a001d89c:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001d8a0:	ba 17 60 e0 	or  %i5, 0xe0, %i5	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001d8a4:	d2 0f 60 20 	ldub  [ %i5 + 0x20 ], %o1
a001d8a8:	11 3e 47 85 	sethi  %hi(0xf91e1400), %o0
a001d8ac:	7f ff 8c c6 	call  a0000bc4 <_ilog>
a001d8b0:	90 12 21 01 	or  %o0, 0x101, %o0	! f91e1501 <curr_flash_pos+0x38784ad9>
a001d8b4:	c0 2f 60 20 	clrb  [ %i5 + 0x20 ]
a001d8b8:	81 c7 e0 08 	ret 
a001d8bc:	81 e8 00 00 	restore 

a001d8c0 <LexUsb3InactiveTimeout.lto_priv.818>:
a001d8c0:	9d e3 bf e0 	save  %sp, -32, %sp
a001d8c4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001d8c8:	d2 08 60 f0 	ldub  [ %g1 + 0xf0 ], %o1	! a10020f0 <lexUsb3Ulp.lto_priv.722+0x10>
a001d8cc:	11 3e 47 85 	sethi  %hi(0xf91e1400), %o0
a001d8d0:	7f ff 8c bd 	call  a0000bc4 <_ilog>
a001d8d4:	90 12 20 01 	or  %o0, 1, %o0	! f91e1401 <curr_flash_pos+0x387849d9>
a001d8d8:	40 00 07 3f 	call  a001f5d4 <LexUsb3FailureRecovery.lto_priv.745>
a001d8dc:	81 e8 00 00 	restore 

a001d8e0 <UlpLexUsb2Status>:
a001d8e0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001d8e4:	84 10 63 71 	or  %g1, 0x371, %g2	! a1006f71 <lexUsb2Ulp.lto_priv.723>
a001d8e8:	c2 08 63 71 	ldub  [ %g1 + 0x371 ], %g1
a001d8ec:	80 a0 60 02 	cmp  %g1, 2
a001d8f0:	02 80 00 0e 	be  a001d928 <UlpLexUsb2Status+0x48>
a001d8f4:	86 10 20 01 	mov  1, %g3
a001d8f8:	80 a0 60 03 	cmp  %g1, 3
a001d8fc:	02 80 00 0b 	be  a001d928 <UlpLexUsb2Status+0x48>
a001d900:	86 10 20 02 	mov  2, %g3
a001d904:	80 a0 60 01 	cmp  %g1, 1
a001d908:	02 80 00 08 	be  a001d928 <UlpLexUsb2Status+0x48>
a001d90c:	86 10 20 00 	clr  %g3
a001d910:	c2 08 a0 01 	ldub  [ %g2 + 1 ], %g1
a001d914:	82 08 60 03 	and  %g1, 3, %g1
a001d918:	90 10 20 04 	mov  4, %o0
a001d91c:	82 18 60 03 	xor  %g1, 3, %g1
a001d920:	80 a0 00 01 	cmp  %g0, %g1
a001d924:	86 42 3f ff 	addx  %o0, -1, %g3
a001d928:	81 c3 e0 08 	retl 
a001d92c:	90 08 e0 ff 	and  %g3, 0xff, %o0

a001d930 <ULP_LexUsb2Control>:
a001d930:	9d e3 bf e0 	save  %sp, -32, %sp
a001d934:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
a001d938:	92 10 00 18 	mov  %i0, %o1
a001d93c:	7f ff d4 0e 	call  a0012974 <ULP_UsbSetControl>
a001d940:	90 12 23 72 	or  %o0, 0x372, %o0
a001d944:	80 a2 20 01 	cmp  %o0, 1
a001d948:	02 80 00 06 	be  a001d960 <ULP_LexUsb2Control+0x30>
a001d94c:	b8 10 00 08 	mov  %o0, %i4
a001d950:	80 a2 20 02 	cmp  %o0, 2
a001d954:	02 80 00 06 	be  a001d96c <ULP_LexUsb2Control+0x3c>
a001d958:	03 3e c7 8e 	sethi  %hi(0xfb1e3800), %g1
a001d95c:	90 10 20 00 	clr  %o0
a001d960:	40 00 00 42 	call  a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>
a001d964:	01 00 00 00 	nop 
a001d968:	03 3e c7 8e 	sethi  %hi(0xfb1e3800), %g1
a001d96c:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001d970:	ba 17 63 71 	or  %i5, 0x371, %i5	! a1006f71 <lexUsb2Ulp.lto_priv.723>
a001d974:	d2 0f 60 01 	ldub  [ %i5 + 1 ], %o1
a001d978:	94 10 00 18 	mov  %i0, %o2
a001d97c:	90 10 61 00 	or  %g1, 0x100, %o0
a001d980:	7f ff 8c 91 	call  a0000bc4 <_ilog>
a001d984:	96 10 00 1c 	mov  %i4, %o3
a001d988:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a001d98c:	82 08 60 3f 	and  %g1, 0x3f, %g1
a001d990:	82 18 60 3f 	xor  %g1, 0x3f, %g1
a001d994:	80 a0 00 01 	cmp  %g0, %g1
a001d998:	b0 60 3f ff 	subx  %g0, -1, %i0
a001d99c:	81 c7 e0 08 	ret 
a001d9a0:	81 e8 00 00 	restore 

a001d9a4 <ULP_LexUsb2RxCpuMessageHandler>:
a001d9a4:	9d e3 bf e0 	save  %sp, -32, %sp
a001d9a8:	80 a6 a0 00 	cmp  %i2, 0
a001d9ac:	02 80 00 06 	be  a001d9c4 <ULP_LexUsb2RxCpuMessageHandler+0x20>
a001d9b0:	92 10 00 18 	mov  %i0, %o1
a001d9b4:	05 3e 47 85 	sethi  %hi(0xf91e1400), %g2
a001d9b8:	92 10 00 1a 	mov  %i2, %o1
a001d9bc:	7f ff bd 75 	call  a000cf90 <_iassert>
a001d9c0:	90 10 a3 07 	or  %g2, 0x307, %o0
a001d9c4:	11 3e 47 86 	sethi  %hi(0xf91e1800), %o0
a001d9c8:	7f ff 8c 7f 	call  a0000bc4 <_ilog>
a001d9cc:	90 12 23 00 	or  %o0, 0x300, %o0	! f91e1b00 <curr_flash_pos+0x387850d8>
a001d9d0:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001d9d4:	c2 08 63 72 	ldub  [ %g1 + 0x372 ], %g1	! a1006f72 <lexUsb2Ulp.lto_priv.723+0x1>
a001d9d8:	80 88 60 01 	btst  1, %g1
a001d9dc:	02 80 00 1b 	be  a001da48 <ULP_LexUsb2RxCpuMessageHandler+0xa4>
a001d9e0:	80 a6 20 00 	cmp  %i0, 0
a001d9e4:	80 a6 20 01 	cmp  %i0, 1
a001d9e8:	12 80 00 0a 	bne  a001da10 <ULP_LexUsb2RxCpuMessageHandler+0x6c>
a001d9ec:	01 00 00 00 	nop 
a001d9f0:	7f ff ff d0 	call  a001d930 <ULP_LexUsb2Control>
a001d9f4:	90 10 20 02 	mov  2, %o0	! 2 <__lex_srodata_size+0x2>
a001d9f8:	7f ff ff ce 	call  a001d930 <ULP_LexUsb2Control>
a001d9fc:	90 10 20 04 	mov  4, %o0
a001da00:	7f ff fd fc 	call  a001d1f0 <UlpLexRexUsbAllowed>
a001da04:	01 00 00 00 	nop 
a001da08:	7f ff d4 8a 	call  a0012c30 <UlpGeControl>
a001da0c:	81 e8 00 00 	restore 
a001da10:	3a 80 00 06 	bcc,a   a001da28 <ULP_LexUsb2RxCpuMessageHandler+0x84>
a001da14:	80 a6 20 02 	cmp  %i0, 2
a001da18:	90 10 20 03 	mov  3, %o0
a001da1c:	7f ff ff c5 	call  a001d930 <ULP_LexUsb2Control>
a001da20:	b0 10 20 00 	clr  %i0
a001da24:	30 bf ff f9 	b,a   a001da08 <ULP_LexUsb2RxCpuMessageHandler+0x64>
a001da28:	12 80 00 04 	bne  a001da38 <ULP_LexUsb2RxCpuMessageHandler+0x94>
a001da2c:	80 a6 20 03 	cmp  %i0, 3
a001da30:	10 80 00 04 	b  a001da40 <ULP_LexUsb2RxCpuMessageHandler+0x9c>
a001da34:	b0 10 20 04 	mov  4, %i0
a001da38:	12 80 00 0a 	bne  a001da60 <ULP_LexUsb2RxCpuMessageHandler+0xbc>
a001da3c:	b0 10 20 05 	mov  5, %i0
a001da40:	40 00 00 0a 	call  a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>
a001da44:	81 e8 00 00 	restore 
a001da48:	02 80 00 06 	be  a001da60 <ULP_LexUsb2RxCpuMessageHandler+0xbc>
a001da4c:	80 a6 20 03 	cmp  %i0, 3
a001da50:	02 80 00 04 	be  a001da60 <ULP_LexUsb2RxCpuMessageHandler+0xbc>
a001da54:	01 00 00 00 	nop 
a001da58:	7f ff fd f5 	call  a001d22c <UlpSendCPUCommLexUsb2Message>
a001da5c:	91 e8 20 00 	restore  %g0, 0, %o0
a001da60:	81 c7 e0 08 	ret 
a001da64:	81 e8 00 00 	restore 

a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>:
a001da68:	92 10 00 08 	mov  %o0, %o1
a001da6c:	94 10 20 00 	clr  %o2
a001da70:	11 28 00 76 	sethi  %hi(0xa001d800), %o0
a001da74:	90 12 22 84 	or  %o0, 0x284, %o0	! a001da84 <ULP_LexUsb2StateCallback>
a001da78:	82 13 c0 00 	mov  %o7, %g1
a001da7c:	7f ff a1 17 	call  a0005ed8 <CALLBACK_Run>
a001da80:	9e 10 40 00 	mov  %g1, %o7

a001da84 <ULP_LexUsb2StateCallback>:
a001da84:	9d e3 bf e0 	save  %sp, -32, %sp
a001da88:	3b 28 40 1b 	sethi  %hi(0xa1006c00), %i5
a001da8c:	f2 0f 63 71 	ldub  [ %i5 + 0x371 ], %i1	! a1006f71 <lexUsb2Ulp.lto_priv.723>
a001da90:	80 a6 60 01 	cmp  %i1, 1
a001da94:	02 80 00 11 	be  a001dad8 <ULP_LexUsb2StateCallback+0x54>
a001da98:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a001da9c:	80 a6 60 01 	cmp  %i1, 1
a001daa0:	0a 80 00 08 	bcs  a001dac0 <ULP_LexUsb2StateCallback+0x3c>
a001daa4:	80 a6 60 02 	cmp  %i1, 2
a001daa8:	02 80 00 1e 	be  a001db20 <ULP_LexUsb2StateCallback+0x9c>
a001daac:	80 a6 60 03 	cmp  %i1, 3
a001dab0:	02 80 00 41 	be  a001dbb4 <ULP_LexUsb2StateCallback+0x130>
a001dab4:	b0 8e 20 ff 	andcc  %i0, 0xff, %i0
a001dab8:	10 80 00 52 	b  a001dc00 <ULP_LexUsb2StateCallback+0x17c>
a001dabc:	f6 0f 63 71 	ldub  [ %i5 + 0x371 ], %i3
a001dac0:	88 0e 20 ff 	and  %i0, 0xff, %g4
a001dac4:	80 a1 20 01 	cmp  %g4, 1
a001dac8:	12 80 00 49 	bne  a001dbec <ULP_LexUsb2StateCallback+0x168>
a001dacc:	94 10 20 00 	clr  %o2
a001dad0:	10 80 00 28 	b  a001db70 <ULP_LexUsb2StateCallback+0xec>
a001dad4:	c8 2f 63 71 	stb  %g4, [ %i5 + 0x371 ]
a001dad8:	b6 8e 20 ff 	andcc  %i0, 0xff, %i3
a001dadc:	02 80 00 40 	be  a001dbdc <ULP_LexUsb2StateCallback+0x158>
a001dae0:	80 a6 e0 02 	cmp  %i3, 2
a001dae4:	12 80 00 42 	bne  a001dbec <ULP_LexUsb2StateCallback+0x168>
a001dae8:	94 10 20 01 	mov  1, %o2
a001daec:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001daf0:	d2 00 63 90 	ld  [ %g1 + 0x390 ], %o1	! a1006390 <bb_top_registers.lto_priv.174>
a001daf4:	c2 02 60 58 	ld  [ %o1 + 0x58 ], %g1
a001daf8:	82 10 60 10 	or  %g1, 0x10, %g1
a001dafc:	c2 22 60 58 	st  %g1, [ %o1 + 0x58 ]
a001db00:	15 3e 07 92 	sethi  %hi(0xf81e4800), %o2
a001db04:	7f ff 8c 30 	call  a0000bc4 <_ilog>
a001db08:	90 12 a3 00 	or  %o2, 0x300, %o0	! f81e4b00 <curr_flash_pos+0x377880d8>
a001db0c:	90 10 20 07 	mov  7, %o0
a001db10:	40 00 03 96 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001db14:	f6 2f 63 71 	stb  %i3, [ %i5 + 0x371 ]
a001db18:	10 80 00 21 	b  a001db9c <ULP_LexUsb2StateCallback+0x118>
a001db1c:	90 10 20 04 	mov  4, %o0
a001db20:	82 0e 20 ff 	and  %i0, 0xff, %g1
a001db24:	80 a0 60 06 	cmp  %g1, 6
a001db28:	18 80 00 21 	bgu  a001dbac <ULP_LexUsb2StateCallback+0x128>
a001db2c:	85 28 60 02 	sll  %g1, 2, %g2
a001db30:	03 28 00 75 	sethi  %hi(0xa001d400), %g1
a001db34:	82 10 62 d4 	or  %g1, 0x2d4, %g1	! a001d6d4 <I2CD_dp130SetEqEnableHandler+0xc8>
a001db38:	c2 00 40 02 	ld  [ %g1 + %g2 ], %g1
a001db3c:	81 c0 40 00 	jmp  %g1
a001db40:	01 00 00 00 	nop 
a001db44:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001db48:	c6 00 63 90 	ld  [ %g1 + 0x390 ], %g3	! a1006390 <bb_top_registers.lto_priv.174>
a001db4c:	c2 00 e0 58 	ld  [ %g3 + 0x58 ], %g1
a001db50:	82 08 7f ef 	and  %g1, -17, %g1
a001db54:	c2 20 e0 58 	st  %g1, [ %g3 + 0x58 ]
a001db58:	7f ff 8c 1b 	call  a0000bc4 <_ilog>
a001db5c:	11 3e 07 93 	sethi  %hi(0xf81e4c00), %o0
a001db60:	7f ff fd b3 	call  a001d22c <UlpSendCPUCommLexUsb2Message>
a001db64:	90 10 20 05 	mov  5, %o0
a001db68:	82 10 20 01 	mov  1, %g1
a001db6c:	c2 2f 63 71 	stb  %g1, [ %i5 + 0x371 ]
a001db70:	40 00 03 7e 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001db74:	90 10 20 06 	mov  6, %o0
a001db78:	10 80 00 22 	b  a001dc00 <ULP_LexUsb2StateCallback+0x17c>
a001db7c:	f6 0f 63 71 	ldub  [ %i5 + 0x371 ], %i3
a001db80:	40 00 00 31 	call  a001dc44 <UlpLexUsb2FailHandler>
a001db84:	01 00 00 00 	nop 
a001db88:	10 80 00 1e 	b  a001dc00 <ULP_LexUsb2StateCallback+0x17c>
a001db8c:	f6 0f 63 71 	ldub  [ %i5 + 0x371 ], %i3
a001db90:	40 00 00 2d 	call  a001dc44 <UlpLexUsb2FailHandler>
a001db94:	01 00 00 00 	nop 
a001db98:	90 10 20 02 	mov  2, %o0	! 2 <__lex_srodata_size+0x2>
a001db9c:	7f ff fd a4 	call  a001d22c <UlpSendCPUCommLexUsb2Message>
a001dba0:	01 00 00 00 	nop 
a001dba4:	10 80 00 17 	b  a001dc00 <ULP_LexUsb2StateCallback+0x17c>
a001dba8:	f6 0f 63 71 	ldub  [ %i5 + 0x371 ], %i3
a001dbac:	10 80 00 10 	b  a001dbec <ULP_LexUsb2StateCallback+0x168>
a001dbb0:	94 10 20 02 	mov  2, %o2
a001dbb4:	02 80 00 0a 	be  a001dbdc <ULP_LexUsb2StateCallback+0x158>
a001dbb8:	80 a6 20 03 	cmp  %i0, 3
a001dbbc:	12 80 00 0c 	bne  a001dbec <ULP_LexUsb2StateCallback+0x168>
a001dbc0:	94 10 20 03 	mov  3, %o2
a001dbc4:	7f ff d4 1b 	call  a0012c30 <UlpGeControl>
a001dbc8:	90 10 20 00 	clr  %o0
a001dbcc:	7f ff d4 19 	call  a0012c30 <UlpGeControl>
a001dbd0:	90 10 20 01 	mov  1, %o0
a001dbd4:	10 80 00 0a 	b  a001dbfc <ULP_LexUsb2StateCallback+0x178>
a001dbd8:	c0 2f 63 71 	clrb  [ %i5 + 0x371 ]
a001dbdc:	40 00 00 0d 	call  a001dc10 <UlpLexUsb2Disable>
a001dbe0:	01 00 00 00 	nop 
a001dbe4:	10 80 00 07 	b  a001dc00 <ULP_LexUsb2StateCallback+0x17c>
a001dbe8:	f6 0f 63 71 	ldub  [ %i5 + 0x371 ], %i3
a001dbec:	11 3e 87 83 	sethi  %hi(0xfa1e0c00), %o0
a001dbf0:	92 10 00 1a 	mov  %i2, %o1
a001dbf4:	7f ff 8b f4 	call  a0000bc4 <_ilog>
a001dbf8:	90 12 20 04 	or  %o0, 4, %o0
a001dbfc:	f6 0f 63 71 	ldub  [ %i5 + 0x371 ], %i3
a001dc00:	17 3e c7 82 	sethi  %hi(0xfb1e0800), %o3
a001dc04:	b0 12 e3 01 	or  %o3, 0x301, %i0	! fb1e0b01 <curr_flash_pos+0x3a7840d9>
a001dc08:	7f ff 8b ef 	call  a0000bc4 <_ilog>
a001dc0c:	81 e8 00 00 	restore 

a001dc10 <UlpLexUsb2Disable>:
a001dc10:	9d e3 bf e0 	save  %sp, -32, %sp
a001dc14:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001dc18:	c0 28 63 71 	clrb  [ %g1 + 0x371 ]	! a1006f71 <lexUsb2Ulp.lto_priv.723>
a001dc1c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001dc20:	c4 00 63 90 	ld  [ %g1 + 0x390 ], %g2	! a1006390 <bb_top_registers.lto_priv.174>
a001dc24:	c2 00 a0 58 	ld  [ %g2 + 0x58 ], %g1
a001dc28:	82 08 7f ef 	and  %g1, -17, %g1
a001dc2c:	c2 20 a0 58 	st  %g1, [ %g2 + 0x58 ]
a001dc30:	11 3e 07 93 	sethi  %hi(0xf81e4c00), %o0
a001dc34:	7f ff 8b e4 	call  a0000bc4 <_ilog>
a001dc38:	b0 10 20 03 	mov  3, %i0
a001dc3c:	7f ff fd 7c 	call  a001d22c <UlpSendCPUCommLexUsb2Message>
a001dc40:	81 e8 00 00 	restore 

a001dc44 <UlpLexUsb2FailHandler>:
a001dc44:	9d e3 bf e0 	save  %sp, -32, %sp
a001dc48:	84 10 20 03 	mov  3, %g2
a001dc4c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
a001dc50:	c4 28 63 71 	stb  %g2, [ %g1 + 0x371 ]	! a1006f71 <lexUsb2Ulp.lto_priv.723>
a001dc54:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001dc58:	c6 00 63 90 	ld  [ %g1 + 0x390 ], %g3	! a1006390 <bb_top_registers.lto_priv.174>
a001dc5c:	c2 00 e0 58 	ld  [ %g3 + 0x58 ], %g1
a001dc60:	82 08 7f ef 	and  %g1, -17, %g1
a001dc64:	c2 20 e0 58 	st  %g1, [ %g3 + 0x58 ]
a001dc68:	11 3e 07 93 	sethi  %hi(0xf81e4c00), %o0
a001dc6c:	7f ff 8b d6 	call  a0000bc4 <_ilog>
a001dc70:	b0 10 20 08 	mov  8, %i0
a001dc74:	40 00 03 3d 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001dc78:	81 e8 00 00 	restore 

a001dc7c <ULP_UlpLexUsb3ResetStart>:
a001dc7c:	9d e3 bf e0 	save  %sp, -32, %sp
a001dc80:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001dc84:	c2 08 60 e1 	ldub  [ %g1 + 0xe1 ], %g1	! a10020e1 <lexUsb3Ulp.lto_priv.722+0x1>
a001dc88:	82 08 60 03 	and  %g1, 3, %g1
a001dc8c:	80 a0 60 03 	cmp  %g1, 3
a001dc90:	12 80 00 11 	bne  a001dcd4 <ULP_UlpLexUsb3ResetStart+0x58>
a001dc94:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001dc98:	c2 08 61 1c 	ldub  [ %g1 + 0x11c ], %g1	! a100211c <ulpLexUsb3Reset.lto_priv.734+0xc>
a001dc9c:	80 a0 60 00 	cmp  %g1, 0
a001dca0:	12 80 00 0d 	bne  a001dcd4 <ULP_UlpLexUsb3ResetStart+0x58>
a001dca4:	01 00 00 00 	nop 
a001dca8:	7f ff 9b f5 	call  a0004c7c <EVENT_GetEventInfo>
a001dcac:	90 10 20 01 	mov  1, %o0	! 1 <__lex_srodata_size+0x1>
a001dcb0:	80 a2 20 00 	cmp  %o0, 0
a001dcb4:	02 80 00 08 	be  a001dcd4 <ULP_UlpLexUsb3ResetStart+0x58>
a001dcb8:	01 00 00 00 	nop 
a001dcbc:	40 00 00 13 	call  a001dd08 <ULP_UlpLexUsb3LexOnlyResetStop>
a001dcc0:	b0 10 20 0a 	mov  0xa, %i0	! a <chip_version+0x2>
a001dcc4:	40 00 00 4e 	call  a001ddfc <UlpLexUsb3ResetStateMachineSendEvent.lto_priv.728>
a001dcc8:	90 10 20 00 	clr  %o0
a001dccc:	40 00 04 33 	call  a001ed98 <ULP_LexUsb3Control>
a001dcd0:	81 e8 00 00 	restore 
a001dcd4:	81 c7 e0 08 	ret 
a001dcd8:	81 e8 00 00 	restore 

a001dcdc <ULP_UlpLexUsb3LexOnlyResetStart>:
a001dcdc:	9d e3 bf e0 	save  %sp, -32, %sp
a001dce0:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001dce4:	b0 17 61 10 	or  %i5, 0x110, %i0	! a1002110 <ulpLexUsb3Reset.lto_priv.734>
a001dce8:	d0 06 20 10 	ld  [ %i0 + 0x10 ], %o0
a001dcec:	c0 2e 20 0e 	clrb  [ %i0 + 0xe ]
a001dcf0:	7f ff 8d 8a 	call  a0001318 <TIMING_TimerResetTimeout>
a001dcf4:	92 10 20 0a 	mov  0xa, %o1
a001dcf8:	82 10 20 01 	mov  1, %g1
a001dcfc:	c2 2e 20 0d 	stb  %g1, [ %i0 + 0xd ]
a001dd00:	7f ff fd 55 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001dd04:	91 e8 20 00 	restore  %g0, 0, %o0

a001dd08 <ULP_UlpLexUsb3LexOnlyResetStop>:
a001dd08:	9d e3 bf e0 	save  %sp, -32, %sp
a001dd0c:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001dd10:	b0 17 61 10 	or  %i5, 0x110, %i0	! a1002110 <ulpLexUsb3Reset.lto_priv.734>
a001dd14:	7f ff 8d 79 	call  a00012f8 <TIMING_TimerStop>
a001dd18:	d0 06 20 10 	ld  [ %i0 + 0x10 ], %o0
a001dd1c:	82 10 20 08 	mov  8, %g1
a001dd20:	c0 2e 20 0d 	clrb  [ %i0 + 0xd ]
a001dd24:	c2 2e 20 0e 	stb  %g1, [ %i0 + 0xe ]
a001dd28:	7f ff fd 4b 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001dd2c:	91 e8 20 02 	restore  %g0, 2, %o0

a001dd30 <ULP_LexUsb3ResetRxCpuMessageHandler>:
a001dd30:	9d e3 bf e0 	save  %sp, -32, %sp
a001dd34:	80 a6 a0 00 	cmp  %i2, 0
a001dd38:	02 80 00 06 	be  a001dd50 <ULP_LexUsb3ResetRxCpuMessageHandler+0x20>
a001dd3c:	92 10 00 18 	mov  %i0, %o1
a001dd40:	05 3e 47 85 	sethi  %hi(0xf91e1400), %g2
a001dd44:	92 10 00 1a 	mov  %i2, %o1
a001dd48:	7f ff bc 92 	call  a000cf90 <_iassert>
a001dd4c:	90 10 a3 07 	or  %g2, 0x307, %o0
a001dd50:	11 3e 47 87 	sethi  %hi(0xf91e1c00), %o0
a001dd54:	7f ff 8b 9c 	call  a0000bc4 <_ilog>
a001dd58:	90 12 21 00 	or  %o0, 0x100, %o0	! f91e1d00 <curr_flash_pos+0x387852d8>
a001dd5c:	80 a6 20 0a 	cmp  %i0, 0xa
a001dd60:	18 80 00 1e 	bgu  a001ddd8 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa8>
a001dd64:	b1 2e 20 02 	sll  %i0, 2, %i0
a001dd68:	03 28 00 75 	sethi  %hi(0xa001d400), %g1
a001dd6c:	82 10 62 f0 	or  %g1, 0x2f0, %g1	! a001d6f0 <I2CD_dp130SetEqEnableHandler+0xe4>
a001dd70:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a001dd74:	81 c0 40 00 	jmp  %g1
a001dd78:	01 00 00 00 	nop 
a001dd7c:	10 80 00 15 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001dd80:	b0 10 20 01 	mov  1, %i0	! 1 <__lex_srodata_size+0x1>
a001dd84:	40 00 01 7c 	call  a001e374 <UlpLexUsb3ResetLexOnly.lto_priv.823>
a001dd88:	81 e8 00 00 	restore 
a001dd8c:	10 80 00 11 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001dd90:	b0 10 20 03 	mov  3, %i0
a001dd94:	10 80 00 0f 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001dd98:	b0 10 20 04 	mov  4, %i0
a001dd9c:	10 80 00 0d 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001dda0:	b0 10 20 06 	mov  6, %i0
a001dda4:	10 80 00 0b 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001dda8:	b0 10 20 05 	mov  5, %i0
a001ddac:	10 80 00 09 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001ddb0:	b0 10 20 07 	mov  7, %i0
a001ddb4:	10 80 00 07 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001ddb8:	b0 10 20 08 	mov  8, %i0
a001ddbc:	10 80 00 05 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001ddc0:	b0 10 20 09 	mov  9, %i0
a001ddc4:	10 80 00 03 	b  a001ddd0 <ULP_LexUsb3ResetRxCpuMessageHandler+0xa0>
a001ddc8:	b0 10 20 0a 	mov  0xa, %i0
a001ddcc:	b0 10 20 0b 	mov  0xb, %i0
a001ddd0:	40 00 00 0b 	call  a001ddfc <UlpLexUsb3ResetStateMachineSendEvent.lto_priv.728>
a001ddd4:	81 e8 00 00 	restore 
a001ddd8:	81 c7 e0 08 	ret 
a001dddc:	81 e8 00 00 	restore 

a001dde0 <UlpLexUsb3ResetStepTimeout.lto_priv.821>:
a001dde0:	90 10 20 02 	mov  2, %o0
a001dde4:	82 13 c0 00 	mov  %o7, %g1
a001dde8:	40 00 00 05 	call  a001ddfc <UlpLexUsb3ResetStateMachineSendEvent.lto_priv.728>
a001ddec:	9e 10 40 00 	mov  %g1, %o7

a001ddf0 <UlpLexUsb3ResetRexStartTimeout.lto_priv.822>:
a001ddf0:	82 13 c0 00 	mov  %o7, %g1
a001ddf4:	7f ff ff a2 	call  a001dc7c <ULP_UlpLexUsb3ResetStart>
a001ddf8:	9e 10 40 00 	mov  %g1, %o7

a001ddfc <UlpLexUsb3ResetStateMachineSendEvent.lto_priv.728>:
a001ddfc:	92 10 00 08 	mov  %o0, %o1
a001de00:	94 10 20 00 	clr  %o2
a001de04:	11 28 00 77 	sethi  %hi(0xa001dc00), %o0
a001de08:	90 12 22 18 	or  %o0, 0x218, %o0	! a001de18 <UlpLexUsb3ResetStateCallback>
a001de0c:	82 13 c0 00 	mov  %o7, %g1
a001de10:	7f ff a0 32 	call  a0005ed8 <CALLBACK_Run>
a001de14:	9e 10 40 00 	mov  %g1, %o7

a001de18 <UlpLexUsb3ResetStateCallback>:
a001de18:	9d e3 bf e0 	save  %sp, -32, %sp
a001de1c:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001de20:	84 0e 20 ff 	and  %i0, 0xff, %g2
a001de24:	80 a0 a0 0b 	cmp  %g2, 0xb
a001de28:	18 80 01 16 	bgu  a001e280 <UlpLexUsb3ResetStateCallback+0x468>
a001de2c:	f2 0f 61 10 	ldub  [ %i5 + 0x110 ], %i1
a001de30:	83 28 a0 02 	sll  %g2, 2, %g1
a001de34:	07 28 00 75 	sethi  %hi(0xa001d400), %g3
a001de38:	88 10 e3 9c 	or  %g3, 0x39c, %g4	! a001d79c <I2CD_dp130SetEqEnableHandler+0x190>
a001de3c:	c2 01 00 01 	ld  [ %g4 + %g1 ], %g1
a001de40:	81 c0 40 00 	jmp  %g1
a001de44:	01 00 00 00 	nop 
a001de48:	7f ff fd 03 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001de4c:	90 10 20 03 	mov  3, %o0	! 3 <__lex_srodata_size+0x3>
a001de50:	82 17 61 10 	or  %i5, 0x110, %g1
a001de54:	9a 10 20 01 	mov  1, %o5
a001de58:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a001de5c:	10 80 01 07 	b  a001e278 <UlpLexUsb3ResetStateCallback+0x460>
a001de60:	da 2f 61 10 	stb  %o5, [ %i5 + 0x110 ]
a001de64:	82 17 61 10 	or  %i5, 0x110, %g1
a001de68:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
a001de6c:	c0 2f 61 10 	clrb  [ %i5 + 0x110 ]
a001de70:	7f ff 8d 22 	call  a00012f8 <TIMING_TimerStop>
a001de74:	c0 28 60 0c 	clrb  [ %g1 + 0xc ]
a001de78:	40 00 03 c8 	call  a001ed98 <ULP_LexUsb3Control>
a001de7c:	90 10 20 0b 	mov  0xb, %o0
a001de80:	10 80 01 01 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001de84:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001de88:	82 06 7f ff 	add  %i1, -1, %g1
a001de8c:	82 08 60 ff 	and  %g1, 0xff, %g1
a001de90:	80 a0 60 10 	cmp  %g1, 0x10
a001de94:	18 80 00 ba 	bgu  a001e17c <UlpLexUsb3ResetStateCallback+0x364>
a001de98:	83 28 60 02 	sll  %g1, 2, %g1
a001de9c:	11 28 00 75 	sethi  %hi(0xa001d400), %o0
a001dea0:	92 12 23 58 	or  %o0, 0x358, %o1	! a001d758 <I2CD_dp130SetEqEnableHandler+0x14c>
a001dea4:	c2 02 40 01 	ld  [ %o1 + %g1 ], %g1
a001dea8:	81 c0 40 00 	jmp  %g1
a001deac:	01 00 00 00 	nop 
a001deb0:	7f ff d0 6f 	call  a001206c <ULP_controlTurnOffUSB3>
a001deb4:	b4 17 61 10 	or  %i5, 0x110, %i2
a001deb8:	82 10 20 01 	mov  1, %g1
a001debc:	90 10 20 05 	mov  5, %o0
a001dec0:	7f ff fc e5 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001dec4:	c2 2e a0 0c 	stb  %g1, [ %i2 + 0xc ]
a001dec8:	82 10 20 02 	mov  2, %g1
a001decc:	d0 06 a0 08 	ld  [ %i2 + 8 ], %o0
a001ded0:	7f ff 8d 0a 	call  a00012f8 <TIMING_TimerStop>
a001ded4:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001ded8:	10 80 00 eb 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001dedc:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001dee0:	7f ff fc dd 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001dee4:	90 10 20 06 	mov  6, %o0
a001dee8:	82 10 20 04 	mov  4, %g1
a001deec:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001def0:	19 3e 47 95 	sethi  %hi(0xf91e5400), %o4
a001def4:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001def8:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001defc:	d6 00 60 10 	ld  [ %g1 + 0x10 ], %o3
a001df00:	90 13 22 00 	or  %o4, 0x200, %o0
a001df04:	7f ff 8b 30 	call  a0000bc4 <_ilog>
a001df08:	92 0a e0 ff 	and  %o3, 0xff, %o1
a001df0c:	7f ff fd b2 	call  a001d5d4 <ULP_LexUsbControl>
a001df10:	90 10 20 04 	mov  4, %o0
a001df14:	7f ff d9 fd 	call  a0014708 <I2CD_CypressHubStartProgramming>
a001df18:	01 00 00 00 	nop 
a001df1c:	7f ff d2 cb 	call  a0012a48 <UlpStatusChange>
a001df20:	90 10 20 00 	clr  %o0	! 0 <__lex_srodata_size>
a001df24:	7f ff c0 51 	call  a000e068 <MCA_ChannelLinkDn>
a001df28:	90 10 20 02 	mov  2, %o0
a001df2c:	10 80 00 d6 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001df30:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001df34:	7f ff fc c8 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001df38:	90 10 20 07 	mov  7, %o0
a001df3c:	82 10 20 06 	mov  6, %g1
a001df40:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001df44:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001df48:	f6 00 63 88 	ld  [ %g1 + 0x388 ], %i3	! a1006388 <bb_top_registers.lto_priv.173>
a001df4c:	f8 06 e0 14 	ld  [ %i3 + 0x14 ], %i4
a001df50:	03 00 04 00 	sethi  %hi(0x100000), %g1
a001df54:	82 17 00 01 	or  %i4, %g1, %g1
a001df58:	c2 26 e0 14 	st  %g1, [ %i3 + 0x14 ]
a001df5c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001df60:	d4 00 63 68 	ld  [ %g1 + 0x368 ], %o2	! a1006368 <bb_top_registers.lto_priv.171>
a001df64:	c2 02 a0 54 	ld  [ %o2 + 0x54 ], %g1
a001df68:	82 08 7f ef 	and  %g1, -17, %g1
a001df6c:	c2 22 a0 54 	st  %g1, [ %o2 + 0x54 ]
a001df70:	10 80 00 c5 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001df74:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001df78:	7f ff fc b7 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001df7c:	90 10 20 08 	mov  8, %o0
a001df80:	82 10 20 08 	mov  8, %g1
a001df84:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001df88:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001df8c:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a001df90:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a001df94:	13 00 08 00 	sethi  %hi(0x200000), %o1
a001df98:	b6 12 00 09 	or  %o0, %o1, %i3
a001df9c:	f6 20 60 14 	st  %i3, [ %g1 + 0x14 ]
a001dfa0:	17 28 40 18 	sethi  %hi(0xa1006000), %o3
a001dfa4:	f8 00 60 18 	ld  [ %g1 + 0x18 ], %i4
a001dfa8:	94 17 20 01 	or  %i4, 1, %o2
a001dfac:	d4 20 60 18 	st  %o2, [ %g1 + 0x18 ]
a001dfb0:	35 00 01 00 	sethi  %hi(0x40000), %i2
a001dfb4:	d8 02 e3 68 	ld  [ %o3 + 0x368 ], %o4
a001dfb8:	da 03 20 54 	ld  [ %o4 + 0x54 ], %o5
a001dfbc:	84 0b 7f fe 	and  %o5, -2, %g2
a001dfc0:	c4 23 20 54 	st  %g2, [ %o4 + 0x54 ]
a001dfc4:	c6 03 20 54 	ld  [ %o4 + 0x54 ], %g3
a001dfc8:	88 28 c0 1a 	andn  %g3, %i2, %g4
a001dfcc:	c8 23 20 54 	st  %g4, [ %o4 + 0x54 ]
a001dfd0:	d0 00 60 54 	ld  [ %g1 + 0x54 ], %o0
a001dfd4:	92 0a 3f fd 	and  %o0, -3, %o1
a001dfd8:	d2 20 60 54 	st  %o1, [ %g1 + 0x54 ]
a001dfdc:	10 80 00 aa 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001dfe0:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001dfe4:	35 28 40 18 	sethi  %hi(0xa1006000), %i2
a001dfe8:	c2 06 a3 88 	ld  [ %i2 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a001dfec:	de 00 60 14 	ld  [ %g1 + 0x14 ], %o7
a001dff0:	09 00 01 00 	sethi  %hi(0x40000), %g4
a001dff4:	90 2b c0 04 	andn  %o7, %g4, %o0
a001dff8:	d0 20 60 14 	st  %o0, [ %g1 + 0x14 ]
a001dffc:	19 00 01 00 	sethi  %hi(0x40000), %o4
a001e000:	d2 00 60 54 	ld  [ %g1 + 0x54 ], %o1
a001e004:	b6 12 60 02 	or  %o1, 2, %i3
a001e008:	f6 20 60 54 	st  %i3, [ %g1 + 0x54 ]
a001e00c:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e010:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a001e014:	f8 00 60 54 	ld  [ %g1 + 0x54 ], %i4
a001e018:	94 17 20 01 	or  %i4, 1, %o2
a001e01c:	d4 20 60 54 	st  %o2, [ %g1 + 0x54 ]
a001e020:	90 10 20 01 	mov  1, %o0
a001e024:	d6 00 60 54 	ld  [ %g1 + 0x54 ], %o3
a001e028:	9a 12 c0 0c 	or  %o3, %o4, %o5
a001e02c:	da 20 60 54 	st  %o5, [ %g1 + 0x54 ]
a001e030:	c4 00 60 54 	ld  [ %g1 + 0x54 ], %g2
a001e034:	86 10 a0 10 	or  %g2, 0x10, %g3
a001e038:	c6 20 60 54 	st  %g3, [ %g1 + 0x54 ]
a001e03c:	7f ff d2 83 	call  a0012a48 <UlpStatusChange>
a001e040:	01 00 00 00 	nop 
a001e044:	f4 06 a3 88 	ld  [ %i2 + 0x388 ], %i2
a001e048:	c2 06 a0 14 	ld  [ %i2 + 0x14 ], %g1
a001e04c:	09 00 04 00 	sethi  %hi(0x100000), %g4
a001e050:	82 28 40 04 	andn  %g1, %g4, %g1
a001e054:	c2 26 a0 14 	st  %g1, [ %i2 + 0x14 ]
a001e058:	7f ff fc 7f 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001e05c:	90 10 20 09 	mov  9, %o0
a001e060:	10 80 00 41 	b  a001e164 <UlpLexUsb3ResetStateCallback+0x34c>
a001e064:	82 10 20 0a 	mov  0xa, %g1
a001e068:	7f ff fc 7b 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001e06c:	90 10 20 0a 	mov  0xa, %o0
a001e070:	82 10 20 0c 	mov  0xc, %g1
a001e074:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e078:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e07c:	c6 00 63 88 	ld  [ %g1 + 0x388 ], %g3	! a1006388 <bb_top_registers.lto_priv.173>
a001e080:	c2 00 e0 18 	ld  [ %g3 + 0x18 ], %g1
a001e084:	82 08 7f fe 	and  %g1, -2, %g1
a001e088:	c2 20 e0 18 	st  %g1, [ %g3 + 0x18 ]
a001e08c:	7f ff bf 2a 	call  a000dd34 <MCA_ChannelLinkUp>
a001e090:	90 10 20 02 	mov  2, %o0
a001e094:	10 80 00 7c 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001e098:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001e09c:	7f ff fc 6e 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001e0a0:	90 10 20 0b 	mov  0xb, %o0
a001e0a4:	82 10 20 0e 	mov  0xe, %g1
a001e0a8:	37 00 3f ff 	sethi  %hi(0xfffc00), %i3
a001e0ac:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e0b0:	7f ff 93 6e 	call  a0002e68 <LEON_TimerRead>
a001e0b4:	35 28 40 18 	sethi  %hi(0xa1006000), %i2
a001e0b8:	b6 16 e3 ff 	or  %i3, 0x3ff, %i3
a001e0bc:	b8 10 00 08 	mov  %o0, %i4
a001e0c0:	c2 06 a3 88 	ld  [ %i2 + 0x388 ], %g1
a001e0c4:	c2 00 60 1c 	ld  [ %g1 + 0x1c ], %g1
a001e0c8:	80 88 60 10 	btst  0x10, %g1
a001e0cc:	12 80 00 0f 	bne  a001e108 <UlpLexUsb3ResetStateCallback+0x2f0>
a001e0d0:	01 00 00 00 	nop 
a001e0d4:	7f ff 93 65 	call  a0002e68 <LEON_TimerRead>
a001e0d8:	01 00 00 00 	nop 
a001e0dc:	80 a7 00 08 	cmp  %i4, %o0
a001e0e0:	1a 80 00 03 	bcc  a001e0ec <UlpLexUsb3ResetStateCallback+0x2d4>
a001e0e4:	82 10 00 1c 	mov  %i4, %g1
a001e0e8:	82 07 00 1b 	add  %i4, %i3, %g1
a001e0ec:	82 20 40 08 	sub  %g1, %o0, %g1
a001e0f0:	80 a0 61 f4 	cmp  %g1, 0x1f4
a001e0f4:	08 bf ff f4 	bleu  a001e0c4 <UlpLexUsb3ResetStateCallback+0x2ac>
a001e0f8:	c2 06 a3 88 	ld  [ %i2 + 0x388 ], %g1
a001e0fc:	15 3e 07 8c 	sethi  %hi(0xf81e3000), %o2
a001e100:	7f ff 8a b1 	call  a0000bc4 <_ilog>
a001e104:	90 12 a2 06 	or  %o2, 0x206, %o0	! f81e3206 <curr_flash_pos+0x377867de>
a001e108:	7f ff 93 58 	call  a0002e68 <LEON_TimerRead>
a001e10c:	01 00 00 00 	nop 
a001e110:	80 a7 00 08 	cmp  %i4, %o0
a001e114:	1a 80 00 05 	bcc  a001e128 <UlpLexUsb3ResetStateCallback+0x310>
a001e118:	96 10 00 1c 	mov  %i4, %o3
a001e11c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
a001e120:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <__target_size+0xfa36d7>
a001e124:	96 07 00 01 	add  %i4, %g1, %o3
a001e128:	19 3e 47 94 	sethi  %hi(0xf91e5000), %o4
a001e12c:	92 22 c0 08 	sub  %o3, %o0, %o1
a001e130:	7f ff 8a a5 	call  a0000bc4 <_ilog>
a001e134:	90 13 22 06 	or  %o4, 0x206, %o0
a001e138:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e13c:	da 00 63 88 	ld  [ %g1 + 0x388 ], %o5	! a1006388 <bb_top_registers.lto_priv.173>
a001e140:	c2 03 60 14 	ld  [ %o5 + 0x14 ], %g1
a001e144:	05 00 08 00 	sethi  %hi(0x200000), %g2
a001e148:	82 28 40 02 	andn  %g1, %g2, %g1
a001e14c:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
a001e150:	10 80 00 4d 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001e154:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001e158:	7f ff fc 3f 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001e15c:	90 10 20 0c 	mov  0xc, %o0
a001e160:	82 10 20 10 	mov  0x10, %g1
a001e164:	10 80 00 47 	b  a001e280 <UlpLexUsb3ResetStateCallback+0x468>
a001e168:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e16c:	7f ff be d4 	call  a000dcbc <MCA_ChannelTxRxSetup>
a001e170:	90 10 20 02 	mov  2, %o0
a001e174:	10 80 00 44 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001e178:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001e17c:	80 a0 a0 03 	cmp  %g2, 3
a001e180:	02 80 00 40 	be  a001e280 <UlpLexUsb3ResetStateCallback+0x468>
a001e184:	1f 3e 87 84 	sethi  %hi(0xfa1e1000), %o7
a001e188:	94 0e 20 ff 	and  %i0, 0xff, %o2
a001e18c:	90 13 e0 06 	or  %o7, 6, %o0
a001e190:	7f ff 8a 8d 	call  a0000bc4 <_ilog>
a001e194:	92 0e 60 ff 	and  %i1, 0xff, %o1
a001e198:	10 80 00 3b 	b  a001e284 <UlpLexUsb3ResetStateCallback+0x46c>
a001e19c:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001e1a0:	82 06 7f fe 	add  %i1, -2, %g1
a001e1a4:	82 08 60 ff 	and  %g1, 0xff, %g1
a001e1a8:	80 a0 60 0e 	cmp  %g1, 0xe
a001e1ac:	18 80 00 2c 	bgu  a001e25c <UlpLexUsb3ResetStateCallback+0x444>
a001e1b0:	83 28 60 02 	sll  %g1, 2, %g1
a001e1b4:	07 28 00 75 	sethi  %hi(0xa001d400), %g3
a001e1b8:	88 10 e3 1c 	or  %g3, 0x31c, %g4	! a001d71c <I2CD_dp130SetEqEnableHandler+0x110>
a001e1bc:	c2 01 00 01 	ld  [ %g4 + %g1 ], %g1
a001e1c0:	81 c0 40 00 	jmp  %g1
a001e1c4:	01 00 00 00 	nop 
a001e1c8:	82 10 20 03 	mov  3, %g1	! 3 <__lex_srodata_size+0x3>
a001e1cc:	90 10 20 04 	mov  4, %o0
a001e1d0:	10 80 00 1d 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e1d4:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e1d8:	82 10 20 05 	mov  5, %g1
a001e1dc:	90 10 20 06 	mov  6, %o0
a001e1e0:	10 80 00 19 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e1e4:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e1e8:	82 10 20 07 	mov  7, %g1
a001e1ec:	90 10 20 05 	mov  5, %o0
a001e1f0:	10 80 00 15 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e1f4:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e1f8:	82 10 20 09 	mov  9, %g1
a001e1fc:	90 10 20 07 	mov  7, %o0
a001e200:	10 80 00 11 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e204:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e208:	82 10 20 0b 	mov  0xb, %g1
a001e20c:	90 10 20 08 	mov  8, %o0
a001e210:	10 80 00 0d 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e214:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e218:	82 10 20 0d 	mov  0xd, %g1
a001e21c:	90 10 20 09 	mov  9, %o0
a001e220:	10 80 00 09 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e224:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e228:	82 10 20 0f 	mov  0xf, %g1
a001e22c:	90 10 20 0a 	mov  0xa, %o0
a001e230:	10 80 00 05 	b  a001e244 <UlpLexUsb3ResetStateCallback+0x42c>
a001e234:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e238:	82 10 20 11 	mov  0x11, %g1
a001e23c:	c2 2f 61 10 	stb  %g1, [ %i5 + 0x110 ]
a001e240:	90 10 20 0b 	mov  0xb, %o0
a001e244:	82 0a 20 ff 	and  %o0, 0xff, %g1
a001e248:	80 a0 80 01 	cmp  %g2, %g1
a001e24c:	02 80 00 0a 	be  a001e274 <UlpLexUsb3ResetStateCallback+0x45c>
a001e250:	82 17 61 10 	or  %i5, 0x110, %g1
a001e254:	10 80 00 04 	b  a001e264 <UlpLexUsb3ResetStateCallback+0x44c>
a001e258:	94 0e 20 ff 	and  %i0, 0xff, %o2
a001e25c:	90 10 20 00 	clr  %o0
a001e260:	94 0e 20 ff 	and  %i0, 0xff, %o2
a001e264:	92 0a 20 0f 	and  %o0, 0xf, %o1
a001e268:	31 3e 87 87 	sethi  %hi(0xfa1e1c00), %i0
a001e26c:	7f ff bb 49 	call  a000cf90 <_iassert>
a001e270:	90 16 22 07 	or  %i0, 0x207, %o0	! fa1e1e07 <curr_flash_pos+0x397853df>
a001e274:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001e278:	7f ff 8c 12 	call  a00012c0 <TIMING_TimerStart>
a001e27c:	01 00 00 00 	nop 
a001e280:	f6 0f 61 10 	ldub  [ %i5 + 0x110 ], %i3
a001e284:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a001e288:	3b 3e c7 83 	sethi  %hi(0xfb1e0c00), %i5
a001e28c:	b2 0e 60 ff 	and  %i1, 0xff, %i1
a001e290:	b0 17 63 00 	or  %i5, 0x300, %i0
a001e294:	7f ff 8a 4c 	call  a0000bc4 <_ilog>
a001e298:	81 e8 00 00 	restore 

a001e29c <UlpLexUsb3ChannelStatus.lto_priv.820>:
a001e29c:	9d e3 bf e0 	save  %sp, -32, %sp
a001e2a0:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a001e2a4:	ba 17 21 10 	or  %i4, 0x110, %i5	! a1002110 <ulpLexUsb3Reset.lto_priv.734>
a001e2a8:	d4 0f 60 0d 	ldub  [ %i5 + 0xd ], %o2
a001e2ac:	92 10 00 18 	mov  %i0, %o1
a001e2b0:	11 3e 87 a3 	sethi  %hi(0xfa1e8c00), %o0
a001e2b4:	7f ff 8a 44 	call  a0000bc4 <_ilog>
a001e2b8:	90 12 20 01 	or  %o0, 1, %o0	! fa1e8c01 <curr_flash_pos+0x3978c1d9>
a001e2bc:	c2 0f 60 0d 	ldub  [ %i5 + 0xd ], %g1
a001e2c0:	80 a0 60 00 	cmp  %g1, 0
a001e2c4:	02 80 00 12 	be  a001e30c <UlpLexUsb3ChannelStatus.lto_priv.820+0x70>
a001e2c8:	80 a6 20 01 	cmp  %i0, 1
a001e2cc:	02 80 00 07 	be  a001e2e8 <UlpLexUsb3ChannelStatus.lto_priv.820+0x4c>
a001e2d0:	01 00 00 00 	nop 
a001e2d4:	80 a6 20 03 	cmp  %i0, 3
a001e2d8:	02 80 00 06 	be  a001e2f0 <UlpLexUsb3ChannelStatus.lto_priv.820+0x54>
a001e2dc:	01 00 00 00 	nop 
a001e2e0:	81 c7 e0 08 	ret 
a001e2e4:	81 e8 00 00 	restore 
a001e2e8:	7f ff be 75 	call  a000dcbc <MCA_ChannelTxRxSetup>
a001e2ec:	91 e8 20 02 	restore  %g0, 2, %o0
a001e2f0:	7f ff fc 4d 	call  a001d424 <ULP_controlLexInitUSB3>
a001e2f4:	01 00 00 00 	nop 
a001e2f8:	7f ff fc 9b 	call  a001d564 <ULP_controlLexBringUpUSB3>
a001e2fc:	01 00 00 00 	nop 
a001e300:	f0 07 60 10 	ld  [ %i5 + 0x10 ], %i0
a001e304:	7f ff 8b ef 	call  a00012c0 <TIMING_TimerStart>
a001e308:	81 e8 00 00 	restore 
a001e30c:	02 bf ff f5 	be  a001e2e0 <UlpLexUsb3ChannelStatus.lto_priv.820+0x44>
a001e310:	80 a6 20 03 	cmp  %i0, 3
a001e314:	12 80 00 14 	bne  a001e364 <UlpLexUsb3ChannelStatus.lto_priv.820+0xc8>
a001e318:	01 00 00 00 	nop 
a001e31c:	40 00 02 9f 	call  a001ed98 <ULP_LexUsb3Control>
a001e320:	90 10 20 08 	mov  8, %o0	! 8 <chip_version>
a001e324:	40 00 02 9d 	call  a001ed98 <ULP_LexUsb3Control>
a001e328:	90 10 20 0b 	mov  0xb, %o0
a001e32c:	40 00 01 8f 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001e330:	90 10 20 10 	mov  0x10, %o0
a001e334:	7f ff fc 3c 	call  a001d424 <ULP_controlLexInitUSB3>
a001e338:	01 00 00 00 	nop 
a001e33c:	c0 2f 21 10 	clrb  [ %i4 + 0x110 ]
a001e340:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001e344:	c0 2f 60 0c 	clrb  [ %i5 + 0xc ]
a001e348:	82 10 61 00 	or  %g1, 0x100, %g1
a001e34c:	f2 00 60 10 	ld  [ %g1 + 0x10 ], %i1
a001e350:	31 3e 47 95 	sethi  %hi(0xf91e5400), %i0
a001e354:	b2 0e 60 ff 	and  %i1, 0xff, %i1
a001e358:	b0 16 22 00 	or  %i0, 0x200, %i0
a001e35c:	7f ff 8a 1a 	call  a0000bc4 <_ilog>
a001e360:	81 e8 00 00 	restore 
a001e364:	40 00 02 8d 	call  a001ed98 <ULP_LexUsb3Control>
a001e368:	90 10 20 09 	mov  9, %o0
a001e36c:	7f ff fe 44 	call  a001dc7c <ULP_UlpLexUsb3ResetStart>
a001e370:	81 e8 00 00 	restore 

a001e374 <UlpLexUsb3ResetLexOnly.lto_priv.823>:
a001e374:	9d e3 bf e0 	save  %sp, -32, %sp
a001e378:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001e37c:	ba 17 61 10 	or  %i5, 0x110, %i5	! a1002110 <ulpLexUsb3Reset.lto_priv.734>
a001e380:	c2 0f 60 0d 	ldub  [ %i5 + 0xd ], %g1
a001e384:	80 a0 60 00 	cmp  %g1, 0
a001e388:	02 80 00 86 	be  a001e5a0 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x22c>
a001e38c:	01 00 00 00 	nop 
a001e390:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a001e394:	80 a0 60 07 	cmp  %g1, 7
a001e398:	18 80 00 73 	bgu  a001e564 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x1f0>
a001e39c:	83 28 60 02 	sll  %g1, 2, %g1
a001e3a0:	05 28 00 75 	sethi  %hi(0xa001d400), %g2
a001e3a4:	86 10 a3 cc 	or  %g2, 0x3cc, %g3	! a001d7cc <I2CD_dp130SetEqEnableHandler+0x1c0>
a001e3a8:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a001e3ac:	81 c0 40 00 	jmp  %g1
a001e3b0:	01 00 00 00 	nop 
a001e3b4:	7f ff cf 2e 	call  a001206c <ULP_controlTurnOffUSB3>
a001e3b8:	b8 10 20 01 	mov  1, %i4	! 1 <__lex_srodata_size+0x1>
a001e3bc:	10 80 00 6e 	b  a001e574 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x200>
a001e3c0:	15 3e 47 a3 	sethi  %hi(0xf91e8c00), %o2
a001e3c4:	7f ff d1 a1 	call  a0012a48 <UlpStatusChange>
a001e3c8:	90 10 20 00 	clr  %o0
a001e3cc:	7f ff bf 27 	call  a000e068 <MCA_ChannelLinkDn>
a001e3d0:	90 10 20 02 	mov  2, %o0
a001e3d4:	b8 10 20 01 	mov  1, %i4
a001e3d8:	10 80 00 67 	b  a001e574 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x200>
a001e3dc:	15 3e 47 a3 	sethi  %hi(0xf91e8c00), %o2
a001e3e0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e3e4:	c4 00 63 88 	ld  [ %g1 + 0x388 ], %g2	! a1006388 <bb_top_registers.lto_priv.173>
a001e3e8:	c6 00 a0 14 	ld  [ %g2 + 0x14 ], %g3
a001e3ec:	03 00 04 00 	sethi  %hi(0x100000), %g1
a001e3f0:	82 10 c0 01 	or  %g3, %g1, %g1
a001e3f4:	c2 20 a0 14 	st  %g1, [ %g2 + 0x14 ]
a001e3f8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e3fc:	c8 00 63 68 	ld  [ %g1 + 0x368 ], %g4	! a1006368 <bb_top_registers.lto_priv.171>
a001e400:	c2 01 20 54 	ld  [ %g4 + 0x54 ], %g1
a001e404:	82 08 7f ef 	and  %g1, -17, %g1
a001e408:	c2 21 20 54 	st  %g1, [ %g4 + 0x54 ]
a001e40c:	10 bf ff f3 	b  a001e3d8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x64>
a001e410:	b8 10 20 01 	mov  1, %i4
a001e414:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e418:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a001e41c:	f8 00 60 14 	ld  [ %g1 + 0x14 ], %i4
a001e420:	1b 00 08 00 	sethi  %hi(0x200000), %o5
a001e424:	9e 17 00 0d 	or  %i4, %o5, %o7
a001e428:	de 20 60 14 	st  %o7, [ %g1 + 0x14 ]
a001e42c:	09 28 40 18 	sethi  %hi(0xa1006000), %g4
a001e430:	c4 00 60 18 	ld  [ %g1 + 0x18 ], %g2
a001e434:	86 10 a0 01 	or  %g2, 1, %g3
a001e438:	c6 20 60 18 	st  %g3, [ %g1 + 0x18 ]
a001e43c:	19 00 01 00 	sethi  %hi(0x40000), %o4
a001e440:	d0 01 23 68 	ld  [ %g4 + 0x368 ], %o0
a001e444:	d2 02 20 54 	ld  [ %o0 + 0x54 ], %o1
a001e448:	94 0a 7f fe 	and  %o1, -2, %o2
a001e44c:	d4 22 20 54 	st  %o2, [ %o0 + 0x54 ]
a001e450:	92 10 21 90 	mov  0x190, %o1
a001e454:	d6 02 20 54 	ld  [ %o0 + 0x54 ], %o3
a001e458:	b8 2a c0 0c 	andn  %o3, %o4, %i4
a001e45c:	f8 22 20 54 	st  %i4, [ %o0 + 0x54 ]
a001e460:	da 00 60 54 	ld  [ %g1 + 0x54 ], %o5
a001e464:	9e 0b 7f fd 	and  %o5, -3, %o7
a001e468:	de 20 60 54 	st  %o7, [ %g1 + 0x54 ]
a001e46c:	30 80 00 1b 	b,a   a001e4d8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x164>
a001e470:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
a001e474:	da 07 23 88 	ld  [ %i4 + 0x388 ], %o5	! a1006388 <bb_top_registers.lto_priv.173>
a001e478:	c2 03 60 54 	ld  [ %o5 + 0x54 ], %g1
a001e47c:	82 10 60 02 	or  %g1, 2, %g1
a001e480:	c2 23 60 54 	st  %g1, [ %o5 + 0x54 ]
a001e484:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e488:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a001e48c:	de 00 60 54 	ld  [ %g1 + 0x54 ], %o7
a001e490:	84 13 e0 01 	or  %o7, 1, %g2
a001e494:	c4 20 60 54 	st  %g2, [ %g1 + 0x54 ]
a001e498:	09 00 01 00 	sethi  %hi(0x40000), %g4
a001e49c:	c6 00 60 54 	ld  [ %g1 + 0x54 ], %g3
a001e4a0:	90 10 c0 04 	or  %g3, %g4, %o0
a001e4a4:	d0 20 60 54 	st  %o0, [ %g1 + 0x54 ]
a001e4a8:	90 10 20 01 	mov  1, %o0
a001e4ac:	d2 00 60 54 	ld  [ %g1 + 0x54 ], %o1
a001e4b0:	94 12 60 10 	or  %o1, 0x10, %o2
a001e4b4:	d4 20 60 54 	st  %o2, [ %g1 + 0x54 ]
a001e4b8:	7f ff d1 64 	call  a0012a48 <UlpStatusChange>
a001e4bc:	01 00 00 00 	nop 
a001e4c0:	d6 07 23 88 	ld  [ %i4 + 0x388 ], %o3
a001e4c4:	c2 02 e0 14 	ld  [ %o3 + 0x14 ], %g1
a001e4c8:	19 00 04 00 	sethi  %hi(0x100000), %o4
a001e4cc:	82 28 40 0c 	andn  %g1, %o4, %g1
a001e4d0:	c2 22 e0 14 	st  %g1, [ %o3 + 0x14 ]
a001e4d4:	92 10 20 0a 	mov  0xa, %o1
a001e4d8:	7f ff 8b 90 	call  a0001318 <TIMING_TimerResetTimeout>
a001e4dc:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
a001e4e0:	10 bf ff be 	b  a001e3d8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x64>
a001e4e4:	b8 10 20 01 	mov  1, %i4
a001e4e8:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e4ec:	d8 00 63 88 	ld  [ %g1 + 0x388 ], %o4	! a1006388 <bb_top_registers.lto_priv.173>
a001e4f0:	c2 03 20 18 	ld  [ %o4 + 0x18 ], %g1
a001e4f4:	82 08 7f fe 	and  %g1, -2, %g1
a001e4f8:	c2 23 20 18 	st  %g1, [ %o4 + 0x18 ]
a001e4fc:	10 bf ff b7 	b  a001e3d8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x64>
a001e500:	b8 10 20 01 	mov  1, %i4
a001e504:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e508:	c2 00 63 88 	ld  [ %g1 + 0x388 ], %g1	! a1006388 <bb_top_registers.lto_priv.173>
a001e50c:	c8 00 60 1c 	ld  [ %g1 + 0x1c ], %g4
a001e510:	80 89 20 10 	btst  0x10, %g4
a001e514:	12 80 00 04 	bne  a001e524 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x1b0>
a001e518:	17 3e 07 84 	sethi  %hi(0xf81e1000), %o3
a001e51c:	7f ff ba 9d 	call  a000cf90 <_iassert>
a001e520:	90 12 e1 07 	or  %o3, 0x107, %o0	! f81e1107 <curr_flash_pos+0x377846df>
a001e524:	d0 00 60 14 	ld  [ %g1 + 0x14 ], %o0
a001e528:	13 00 08 00 	sethi  %hi(0x200000), %o1
a001e52c:	94 2a 00 09 	andn  %o0, %o1, %o2
a001e530:	d4 20 60 14 	st  %o2, [ %g1 + 0x14 ]
a001e534:	7f ff be 00 	call  a000dd34 <MCA_ChannelLinkUp>
a001e538:	90 10 20 02 	mov  2, %o0
a001e53c:	7f ff fb 46 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001e540:	90 10 20 01 	mov  1, %o0
a001e544:	10 80 00 0b 	b  a001e570 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x1fc>
a001e548:	b8 10 20 00 	clr  %i4
a001e54c:	90 10 20 03 	mov  3, %o0
a001e550:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001e554:	c0 2f 60 0d 	clrb  [ %i5 + 0xd ]
a001e558:	d0 28 60 e0 	stb  %o0, [ %g1 + 0xe0 ]
a001e55c:	7f ff fb 3e 	call  a001d254 <UlpSendCPUCommLexUsb3ResetMessage>
a001e560:	90 10 20 02 	mov  2, %o0
a001e564:	82 10 20 08 	mov  8, %g1
a001e568:	c2 2f 60 0e 	stb  %g1, [ %i5 + 0xe ]
a001e56c:	b8 10 20 00 	clr  %i4
a001e570:	15 3e 47 a3 	sethi  %hi(0xf91e8c00), %o2
a001e574:	d2 0f 60 0e 	ldub  [ %i5 + 0xe ], %o1
a001e578:	7f ff 89 93 	call  a0000bc4 <_ilog>
a001e57c:	90 12 a1 01 	or  %o2, 0x101, %o0
a001e580:	80 8f 20 ff 	btst  0xff, %i4
a001e584:	22 80 00 05 	be,a   a001e598 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x224>
a001e588:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a001e58c:	7f ff 8b 4d 	call  a00012c0 <TIMING_TimerStart>
a001e590:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
a001e594:	c2 0f 60 0e 	ldub  [ %i5 + 0xe ], %g1
a001e598:	82 00 60 01 	inc  %g1
a001e59c:	c2 2f 60 0e 	stb  %g1, [ %i5 + 0xe ]
a001e5a0:	81 c7 e0 08 	ret 
a001e5a4:	81 e8 00 00 	restore 
a001e5a8:	a0 01 eb b0 	add  %g7, 0xbb0, %l0
a001e5ac:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5b0:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5b4:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e5b8:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5bc:	a0 01 eb 94 	add  %g7, 0xb94, %l0
a001e5c0:	a0 01 eb e8 	add  %g7, 0xbe8, %l0
a001e5c4:	a0 01 eb fc 	add  %g7, 0xbfc, %l0
a001e5c8:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5cc:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5d0:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5d4:	a0 01 eb e8 	add  %g7, 0xbe8, %l0
a001e5d8:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e5dc:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e5e0:	a0 01 eb d8 	add  %g7, 0xbd8, %l0
a001e5e4:	a0 01 eb c0 	add  %g7, 0xbc0, %l0
a001e5e8:	a0 01 eb b0 	add  %g7, 0xbb0, %l0
a001e5ec:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5f0:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5f4:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e5f8:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e5fc:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e600:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e604:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e608:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e60c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e610:	a0 01 eb 54 	add  %g7, 0xb54, %l0
a001e614:	a0 01 eb fc 	add  %g7, 0xbfc, %l0
a001e618:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e61c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e620:	a0 01 eb d8 	add  %g7, 0xbd8, %l0
a001e624:	a0 01 eb b0 	add  %g7, 0xbb0, %l0
a001e628:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e62c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e630:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e634:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e638:	a0 01 ea f8 	add  %g7, 0xaf8, %l0
a001e63c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e640:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e644:	a0 01 eb 18 	add  %g7, 0xb18, %l0
a001e648:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e64c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e650:	a0 01 eb e8 	add  %g7, 0xbe8, %l0
a001e654:	a0 01 ea f8 	add  %g7, 0xaf8, %l0
a001e658:	a0 01 ea e8 	add  %g7, 0xae8, %l0
a001e65c:	a0 01 eb d8 	add  %g7, 0xbd8, %l0
a001e660:	a0 01 eb c0 	add  %g7, 0xbc0, %l0
a001e664:	a0 01 eb b0 	add  %g7, 0xbb0, %l0
a001e668:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e66c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e670:	a0 01 eb 84 	add  %g7, 0xb84, %l0
a001e674:	a0 01 ea b4 	add  %g7, 0xab4, %l0
a001e678:	a0 01 ea e8 	add  %g7, 0xae8, %l0
a001e67c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e680:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e684:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e688:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e68c:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e690:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e694:	a0 01 eb d8 	add  %g7, 0xbd8, %l0
a001e698:	a0 01 ec 14 	add  %g7, 0xc14, %l0
a001e69c:	a0 01 eb d8 	add  %g7, 0xbd8, %l0
a001e6a0:	a0 01 e9 b0 	add  %g7, 0x9b0, %l0
a001e6a4:	a0 01 e9 d4 	add  %g7, 0x9d4, %l0
a001e6a8:	a0 01 ea 0c 	add  %g7, 0xa0c, %l0
a001e6ac:	a0 01 ea 94 	add  %g7, 0xa94, %l0
a001e6b0:	a0 01 eb 34 	add  %g7, 0xb34, %l0
a001e6b4:	a0 01 eb 64 	add  %g7, 0xb64, %l0
a001e6b8:	a0 01 ea c8 	add  %g7, 0xac8, %l0
a001e6bc:	a0 01 ee 68 	add  %g7, 0xe68, %l0
a001e6c0:	a0 01 ee 70 	add  %g7, 0xe70, %l0
a001e6c4:	a0 01 ee 94 	add  %g7, 0xe94, %l0
a001e6c8:	a0 01 ee 88 	add  %g7, 0xe88, %l0
a001e6cc:	a0 01 ee 9c 	add  %g7, 0xe9c, %l0
a001e6d0:	a0 01 ee a4 	add  %g7, 0xea4, %l0
a001e6d4:	a0 01 ee b0 	add  %g7, 0xeb0, %l0
a001e6d8:	a0 01 ee b8 	add  %g7, 0xeb8, %l0
a001e6dc:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e6e0:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e6e4:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e6e8:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e6ec:	a0 01 f2 e0 	add  %g7, -3360, %l0
a001e6f0:	a0 01 f2 f0 	add  %g7, -3344, %l0
a001e6f4:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e6f8:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e6fc:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e700:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e704:	a0 01 f3 40 	add  %g7, -3264, %l0
a001e708:	a0 01 f3 20 	add  %g7, -3296, %l0
a001e70c:	a0 01 f3 30 	add  %g7, -3280, %l0
a001e710:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e714:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e718:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e71c:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e720:	a0 01 f2 e0 	add  %g7, -3360, %l0
a001e724:	a0 01 f2 50 	add  %g7, -3504, %l0
a001e728:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e72c:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e730:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e734:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e738:	a0 01 f3 40 	add  %g7, -3264, %l0
a001e73c:	a0 01 f3 20 	add  %g7, -3296, %l0
a001e740:	a0 01 f3 30 	add  %g7, -3280, %l0
a001e744:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e748:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e74c:	a0 01 f2 94 	add  %g7, -3436, %l0
a001e750:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e754:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e758:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e75c:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e760:	a0 01 f2 e0 	add  %g7, -3360, %l0
a001e764:	a0 01 f1 d8 	add  %g7, -3624, %l0
a001e768:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e76c:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e770:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e774:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e778:	a0 01 f3 40 	add  %g7, -3264, %l0
a001e77c:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e780:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e784:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e788:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e78c:	a0 01 f2 e0 	add  %g7, -3360, %l0
a001e790:	a0 01 f1 98 	add  %g7, -3688, %l0
a001e794:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e798:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e79c:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7a0:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7a4:	a0 01 f3 40 	add  %g7, -3264, %l0
a001e7a8:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e7ac:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7b0:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7b4:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e7b8:	a0 01 f2 e0 	add  %g7, -3360, %l0
a001e7bc:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7c0:	a0 01 f1 30 	add  %g7, -3792, %l0
a001e7c4:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7c8:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7cc:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7d0:	a0 01 f3 40 	add  %g7, -3264, %l0
a001e7d4:	a0 01 f3 20 	add  %g7, -3296, %l0
a001e7d8:	a0 01 f3 30 	add  %g7, -3280, %l0
a001e7dc:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7e0:	a0 01 f0 f8 	add  %g7, -3848, %l0
a001e7e4:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e7e8:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7ec:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7f0:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e7f4:	a0 01 f2 e0 	add  %g7, -3360, %l0
a001e7f8:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e7fc:	a0 01 f0 c4 	add  %g7, -3900, %l0
a001e800:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e804:	a0 01 f0 5c 	add  %g7, -4004, %l0
a001e808:	a0 01 f0 c4 	add  %g7, -3900, %l0
a001e80c:	a0 01 f0 40 	add  %g7, -4032, %l0
a001e810:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e814:	a0 01 f0 a8 	add  %g7, -3928, %l0
a001e818:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e81c:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e820:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e824:	a0 01 f2 d0 	add  %g7, -3376, %l0
a001e828:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e82c:	a0 01 f0 04 	add  %g7, -4092, %l0
a001e830:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e834:	a0 01 f3 7c 	add  %g7, -3204, %l0
a001e838:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e83c:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e840:	a0 01 f3 40 	add  %g7, -3264, %l0
a001e844:	a0 01 f3 6c 	add  %g7, -3220, %l0
a001e848:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e84c:	a0 01 ef 78 	add  %g7, 0xf78, %l0
a001e850:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e854:	a0 01 ef 9c 	add  %g7, 0xf9c, %l0
a001e858:	a0 01 ef 9c 	add  %g7, 0xf9c, %l0
a001e85c:	a0 01 ef 9c 	add  %g7, 0xf9c, %l0
a001e860:	a0 01 ef 9c 	add  %g7, 0xf9c, %l0
a001e864:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e868:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e86c:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e870:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e874:	a0 01 f3 9c 	add  %g7, -3172, %l0
a001e878:	a0 01 ef 9c 	add  %g7, 0xf9c, %l0
a001e87c:	a0 01 ef 20 	add  %g7, 0xf20, %l0
a001e880:	a0 01 ef 58 	add  %g7, 0xf58, %l0
a001e884:	a0 01 ef a4 	add  %g7, 0xfa4, %l0
a001e888:	a0 01 ef e4 	add  %g7, 0xfe4, %l0
a001e88c:	a0 01 f0 20 	add  %g7, -4064, %l0
a001e890:	a0 01 f0 d8 	add  %g7, -3880, %l0
a001e894:	a0 01 f1 60 	add  %g7, -3744, %l0
a001e898:	a0 01 f1 78 	add  %g7, -3720, %l0
a001e89c:	a0 01 f1 b8 	add  %g7, -3656, %l0
a001e8a0:	a0 01 f2 30 	add  %g7, -3536, %l0
a001e8a4:	a0 01 f2 b0 	add  %g7, -3408, %l0
a001e8a8:	a0 01 f3 50 	add  %g7, -3248, %l0

a001e8ac <ULP_LexHostUsb3RestartRequest>:
a001e8ac:	90 10 20 0f 	mov  0xf, %o0
a001e8b0:	82 13 c0 00 	mov  %o7, %g1
a001e8b4:	40 00 00 2d 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001e8b8:	9e 10 40 00 	mov  %g1, %o7

a001e8bc <ULP_LexHostCycleRequest>:
a001e8bc:	90 10 20 0e 	mov  0xe, %o0
a001e8c0:	82 13 c0 00 	mov  %o7, %g1
a001e8c4:	40 00 00 29 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001e8c8:	9e 10 40 00 	mov  %g1, %o7

a001e8cc <LexDebounceVbus.lto_priv.824>:
a001e8cc:	9d e3 bf e0 	save  %sp, -32, %sp
a001e8d0:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
a001e8d4:	c2 00 63 68 	ld  [ %g1 + 0x368 ], %g1	! a1006368 <bb_top_registers.lto_priv.171>
a001e8d8:	c2 00 60 38 	ld  [ %g1 + 0x38 ], %g1
a001e8dc:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001e8e0:	b0 17 60 cc 	or  %i5, 0xcc, %i0	! a10020cc <lexHostUlp.lto_priv.749>
a001e8e4:	f8 0e 20 08 	ldub  [ %i0 + 8 ], %i4
a001e8e8:	83 30 60 02 	srl  %g1, 2, %g1
a001e8ec:	82 08 60 01 	and  %g1, 1, %g1
a001e8f0:	84 08 60 ff 	and  %g1, 0xff, %g2
a001e8f4:	80 a7 00 02 	cmp  %i4, %g2
a001e8f8:	02 80 00 07 	be  a001e914 <LexDebounceVbus.lto_priv.824+0x48>
a001e8fc:	80 a0 a0 00 	cmp  %g2, 0
a001e900:	c2 2e 20 08 	stb  %g1, [ %i0 + 8 ]
a001e904:	12 80 00 17 	bne  a001e960 <LexDebounceVbus.lto_priv.824+0x94>
a001e908:	c0 2e 20 09 	clrb  [ %i0 + 9 ]
a001e90c:	10 80 00 13 	b  a001e958 <LexDebounceVbus.lto_priv.824+0x8c>
a001e910:	b0 10 20 03 	mov  3, %i0
a001e914:	c2 0e 20 09 	ldub  [ %i0 + 9 ], %g1
a001e918:	82 00 60 01 	inc  %g1
a001e91c:	c2 2e 20 09 	stb  %g1, [ %i0 + 9 ]
a001e920:	82 08 60 ff 	and  %g1, 0xff, %g1
a001e924:	80 a0 60 19 	cmp  %g1, 0x19
a001e928:	08 80 00 0e 	bleu  a001e960 <LexDebounceVbus.lto_priv.824+0x94>
a001e92c:	92 10 00 1c 	mov  %i4, %o1
a001e930:	11 3e 47 80 	sethi  %hi(0xf91e0000), %o0
a001e934:	7f ff 88 a4 	call  a0000bc4 <_ilog>
a001e938:	90 12 23 00 	or  %o0, 0x300, %o0	! f91e0300 <curr_flash_pos+0x387838d8>
a001e93c:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
a001e940:	7f ff 8a 6e 	call  a00012f8 <TIMING_TimerStop>
a001e944:	c0 2e 20 09 	clrb  [ %i0 + 9 ]
a001e948:	80 a7 20 00 	cmp  %i4, 0
a001e94c:	02 80 00 03 	be  a001e958 <LexDebounceVbus.lto_priv.824+0x8c>
a001e950:	b0 10 20 03 	mov  3, %i0
a001e954:	b0 10 20 02 	mov  2, %i0
a001e958:	40 00 00 04 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001e95c:	81 e8 00 00 	restore 
a001e960:	81 c7 e0 08 	ret 
a001e964:	81 e8 00 00 	restore 

a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>:
a001e968:	92 10 00 08 	mov  %o0, %o1
a001e96c:	94 10 20 00 	clr  %o2
a001e970:	11 28 00 7a 	sethi  %hi(0xa001e800), %o0
a001e974:	90 12 21 84 	or  %o0, 0x184, %o0	! a001e984 <ULP_LexHostStateCallback>
a001e978:	82 13 c0 00 	mov  %o7, %g1
a001e97c:	7f ff 9d 57 	call  a0005ed8 <CALLBACK_Run>
a001e980:	9e 10 40 00 	mov  %g1, %o7

a001e984 <ULP_LexHostStateCallback>:
a001e984:	9d e3 bf e0 	save  %sp, -32, %sp
a001e988:	39 28 40 08 	sethi  %hi(0xa1002000), %i4
a001e98c:	f2 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i1	! a10020cc <lexHostUlp.lto_priv.749>
a001e990:	80 a6 60 06 	cmp  %i1, 6
a001e994:	18 80 00 a0 	bgu  a001ec14 <ULP_LexHostStateCallback+0x290>
a001e998:	83 2e 60 02 	sll  %i1, 2, %g1
a001e99c:	05 28 00 79 	sethi  %hi(0xa001e400), %g2
a001e9a0:	86 10 a2 a0 	or  %g2, 0x2a0, %g3	! a001e6a0 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x32c>
a001e9a4:	c2 00 c0 01 	ld  [ %g3 + %g1 ], %g1
a001e9a8:	81 c0 40 00 	jmp  %g1
a001e9ac:	ba 0e 20 ff 	and  %i0, 0xff, %i5
a001e9b0:	80 a7 60 01 	cmp  %i5, 1
a001e9b4:	12 80 00 99 	bne  a001ec18 <ULP_LexHostStateCallback+0x294>
a001e9b8:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001e9bc:	40 00 00 f7 	call  a001ed98 <ULP_LexUsb3Control>
a001e9c0:	90 10 20 06 	mov  6, %o0
a001e9c4:	7f ff fb db 	call  a001d930 <ULP_LexUsb2Control>
a001e9c8:	90 10 20 06 	mov  6, %o0
a001e9cc:	10 80 00 92 	b  a001ec14 <ULP_LexHostStateCallback+0x290>
a001e9d0:	fa 2f 20 cc 	stb  %i5, [ %i4 + 0xcc ]
a001e9d4:	80 a7 60 06 	cmp  %i5, 6
a001e9d8:	02 80 00 07 	be  a001e9f4 <ULP_LexHostStateCallback+0x70>
a001e9dc:	80 a7 60 0a 	cmp  %i5, 0xa
a001e9e0:	12 80 00 11 	bne  a001ea24 <ULP_LexHostStateCallback+0xa0>
a001e9e4:	80 a7 60 00 	cmp  %i5, 0
a001e9e8:	7f ff fb be 	call  a001d8e0 <UlpLexUsb2Status>
a001e9ec:	01 00 00 00 	nop 
a001e9f0:	30 80 00 03 	b,a   a001e9fc <ULP_LexHostStateCallback+0x78>
a001e9f4:	40 00 00 d0 	call  a001ed34 <UlpLexUsb3Status>
a001e9f8:	01 00 00 00 	nop 
a001e9fc:	40 00 00 8c 	call  a001ec2c <UlpLexHostCheckUsbStatus>
a001ea00:	01 00 00 00 	nop 
a001ea04:	10 80 00 85 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ea08:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ea0c:	80 a7 60 02 	cmp  %i5, 2
a001ea10:	02 80 00 0e 	be  a001ea48 <ULP_LexHostStateCallback+0xc4>
a001ea14:	92 10 20 00 	clr  %o1
a001ea18:	18 80 00 06 	bgu  a001ea30 <ULP_LexHostStateCallback+0xac>
a001ea1c:	80 a7 60 09 	cmp  %i5, 9
a001ea20:	80 a7 60 00 	cmp  %i5, 0
a001ea24:	32 80 00 7d 	bne,a   a001ec18 <ULP_LexHostStateCallback+0x294>
a001ea28:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ea2c:	30 80 00 61 	b,a   a001ebb0 <ULP_LexHostStateCallback+0x22c>
a001ea30:	02 80 00 11 	be  a001ea74 <ULP_LexHostStateCallback+0xf0>
a001ea34:	80 a7 60 0d 	cmp  %i5, 0xd
a001ea38:	02 80 00 10 	be  a001ea78 <ULP_LexHostStateCallback+0xf4>
a001ea3c:	82 17 20 cc 	or  %i4, 0xcc, %g1
a001ea40:	10 80 00 76 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ea44:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ea48:	7f ff 97 af 	call  a0004904 <ILOG_istatus>
a001ea4c:	90 10 20 05 	mov  5, %o0
a001ea50:	40 00 00 b9 	call  a001ed34 <UlpLexUsb3Status>
a001ea54:	01 00 00 00 	nop 
a001ea58:	80 a2 20 00 	cmp  %o0, 0
a001ea5c:	12 80 00 23 	bne  a001eae8 <ULP_LexHostStateCallback+0x164>
a001ea60:	01 00 00 00 	nop 
a001ea64:	40 00 01 1d 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001ea68:	90 10 20 02 	mov  2, %o0	! 2 <__lex_srodata_size+0x2>
a001ea6c:	10 80 00 4f 	b  a001eba8 <ULP_LexHostStateCallback+0x224>
a001ea70:	82 10 20 03 	mov  3, %g1
a001ea74:	82 17 20 cc 	or  %i4, 0xcc, %g1
a001ea78:	94 10 20 01 	mov  1, %o2
a001ea7c:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001ea80:	d4 2f 20 cc 	stb  %o2, [ %i4 + 0xcc ]
a001ea84:	7f ff 8a 1d 	call  a00012f8 <TIMING_TimerStop>
a001ea88:	c0 28 60 09 	clrb  [ %g1 + 9 ]
a001ea8c:	10 80 00 63 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ea90:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ea94:	80 a7 60 0e 	cmp  %i5, 0xe
a001ea98:	18 80 00 5f 	bgu  a001ec14 <ULP_LexHostStateCallback+0x290>
a001ea9c:	93 2f 60 02 	sll  %i5, 2, %o1
a001eaa0:	03 28 00 79 	sethi  %hi(0xa001e400), %g1
a001eaa4:	82 10 62 64 	or  %g1, 0x264, %g1	! a001e664 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x2f0>
a001eaa8:	c2 00 40 09 	ld  [ %g1 + %o1 ], %g1
a001eaac:	81 c0 40 00 	jmp  %g1
a001eab0:	01 00 00 00 	nop 
a001eab4:	82 10 20 05 	mov  5, %g1	! 5 <__lex_srodata_size+0x5>
a001eab8:	92 10 20 00 	clr  %o1
a001eabc:	c2 2f 20 cc 	stb  %g1, [ %i4 + 0xcc ]
a001eac0:	10 80 00 53 	b  a001ec0c <ULP_LexHostStateCallback+0x288>
a001eac4:	90 10 20 03 	mov  3, %o0
a001eac8:	80 a7 60 0f 	cmp  %i5, 0xf
a001eacc:	18 80 00 52 	bgu  a001ec14 <ULP_LexHostStateCallback+0x290>
a001ead0:	97 2f 60 02 	sll  %i5, 2, %o3
a001ead4:	03 28 00 79 	sethi  %hi(0xa001e400), %g1
a001ead8:	82 10 62 24 	or  %g1, 0x224, %g1	! a001e624 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x2b0>
a001eadc:	c2 00 40 0b 	ld  [ %g1 + %o3 ], %g1
a001eae0:	81 c0 40 00 	jmp  %g1
a001eae4:	01 00 00 00 	nop 
a001eae8:	40 00 00 5e 	call  a001ec60 <UlpLexHostUsb2Selected>
a001eaec:	01 00 00 00 	nop 
a001eaf0:	10 80 00 4a 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001eaf4:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001eaf8:	40 00 00 5a 	call  a001ec60 <UlpLexHostUsb2Selected>
a001eafc:	01 00 00 00 	nop 
a001eb00:	40 00 00 f6 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001eb04:	90 10 20 03 	mov  3, %o0	! 3 <__lex_srodata_size+0x3>
a001eb08:	7f ff 88 2f 	call  a0000bc4 <_ilog>
a001eb0c:	11 3e 07 82 	sethi  %hi(0xf81e0800), %o0
a001eb10:	10 80 00 42 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001eb14:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001eb18:	82 10 20 05 	mov  5, %g1
a001eb1c:	90 10 20 03 	mov  3, %o0
a001eb20:	c2 2f 20 cc 	stb  %g1, [ %i4 + 0xcc ]
a001eb24:	7f ff 97 78 	call  a0004904 <ILOG_istatus>
a001eb28:	92 10 20 00 	clr  %o1
a001eb2c:	10 80 00 30 	b  a001ebec <ULP_LexHostStateCallback+0x268>
a001eb30:	90 10 20 03 	mov  3, %o0
a001eb34:	80 a7 60 0e 	cmp  %i5, 0xe
a001eb38:	18 80 00 37 	bgu  a001ec14 <ULP_LexHostStateCallback+0x290>
a001eb3c:	91 2f 60 02 	sll  %i5, 2, %o0
a001eb40:	03 28 00 79 	sethi  %hi(0xa001e400), %g1
a001eb44:	82 10 61 e8 	or  %g1, 0x1e8, %g1	! a001e5e8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x274>
a001eb48:	c2 00 40 08 	ld  [ %g1 + %o0 ], %g1
a001eb4c:	81 c0 40 00 	jmp  %g1
a001eb50:	01 00 00 00 	nop 
a001eb54:	40 00 00 e1 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001eb58:	90 10 20 02 	mov  2, %o0	! 2 <__lex_srodata_size+0x2>
a001eb5c:	10 80 00 2f 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001eb60:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001eb64:	80 a7 60 0f 	cmp  %i5, 0xf
a001eb68:	18 80 00 2b 	bgu  a001ec14 <ULP_LexHostStateCallback+0x290>
a001eb6c:	89 2f 60 02 	sll  %i5, 2, %g4
a001eb70:	03 28 00 79 	sethi  %hi(0xa001e400), %g1
a001eb74:	82 10 61 a8 	or  %g1, 0x1a8, %g1	! a001e5a8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x234>
a001eb78:	c2 00 40 04 	ld  [ %g1 + %g4 ], %g1
a001eb7c:	81 c0 40 00 	jmp  %g1
a001eb80:	01 00 00 00 	nop 
a001eb84:	40 00 00 4d 	call  a001ecb8 <LexHostRemoved>
a001eb88:	01 00 00 00 	nop 
a001eb8c:	10 80 00 23 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001eb90:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001eb94:	7f ff fb 53 	call  a001d8e0 <UlpLexUsb2Status>
a001eb98:	01 00 00 00 	nop 
a001eb9c:	80 a2 20 00 	cmp  %o0, 0
a001eba0:	02 80 00 12 	be  a001ebe8 <ULP_LexHostStateCallback+0x264>
a001eba4:	82 10 20 03 	mov  3, %g1
a001eba8:	10 80 00 1b 	b  a001ec14 <ULP_LexHostStateCallback+0x290>
a001ebac:	c2 2f 20 cc 	stb  %g1, [ %i4 + 0xcc ]
a001ebb0:	40 00 00 56 	call  a001ed08 <LexHostDisabled>
a001ebb4:	01 00 00 00 	nop 
a001ebb8:	10 80 00 18 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ebbc:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ebc0:	40 00 00 31 	call  a001ec84 <LexHostSoftCycle>
a001ebc4:	01 00 00 00 	nop 
a001ebc8:	7f ff fc 2d 	call  a001dc7c <ULP_UlpLexUsb3ResetStart>
a001ebcc:	01 00 00 00 	nop 
a001ebd0:	10 80 00 12 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ebd4:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ebd8:	40 00 00 2b 	call  a001ec84 <LexHostSoftCycle>
a001ebdc:	01 00 00 00 	nop 
a001ebe0:	10 80 00 0e 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ebe4:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ebe8:	90 10 20 02 	mov  2, %o0
a001ebec:	7f ff fb 9f 	call  a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>
a001ebf0:	01 00 00 00 	nop 
a001ebf4:	10 80 00 09 	b  a001ec18 <ULP_LexHostStateCallback+0x294>
a001ebf8:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ebfc:	82 10 20 06 	mov  6, %g1
a001ec00:	c2 2f 20 cc 	stb  %g1, [ %i4 + 0xcc ]
a001ec04:	92 10 20 00 	clr  %o1
a001ec08:	90 10 20 04 	mov  4, %o0
a001ec0c:	7f ff 97 3e 	call  a0004904 <ILOG_istatus>
a001ec10:	01 00 00 00 	nop 
a001ec14:	f6 0f 20 cc 	ldub  [ %i4 + 0xcc ], %i3
a001ec18:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a001ec1c:	31 3e c7 81 	sethi  %hi(0xfb1e0400), %i0
a001ec20:	b0 16 21 00 	or  %i0, 0x100, %i0	! fb1e0500 <curr_flash_pos+0x3a783ad8>
a001ec24:	7f ff 87 e8 	call  a0000bc4 <_ilog>
a001ec28:	81 e8 00 00 	restore 

a001ec2c <UlpLexHostCheckUsbStatus>:
a001ec2c:	80 8a 20 fb 	btst  0xfb, %o0
a001ec30:	12 80 00 0a 	bne  a001ec58 <UlpLexHostCheckUsbStatus+0x2c>
a001ec34:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
a001ec38:	82 10 a0 cc 	or  %g2, 0xcc, %g1	! a10020cc <lexHostUlp.lto_priv.749>
a001ec3c:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001ec40:	86 10 20 02 	mov  2, %g3
a001ec44:	c0 28 60 09 	clrb  [ %g1 + 9 ]
a001ec48:	c6 28 a0 cc 	stb  %g3, [ %g2 + 0xcc ]
a001ec4c:	82 13 c0 00 	mov  %o7, %g1
a001ec50:	7f ff 89 9c 	call  a00012c0 <TIMING_TimerStart>
a001ec54:	9e 10 40 00 	mov  %g1, %o7
a001ec58:	81 c3 e0 08 	retl 
a001ec5c:	01 00 00 00 	nop 

a001ec60 <UlpLexHostUsb2Selected>:
a001ec60:	9d e3 bf e0 	save  %sp, -32, %sp
a001ec64:	7f ff fb 81 	call  a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>
a001ec68:	90 10 20 02 	mov  2, %o0
a001ec6c:	84 10 20 04 	mov  4, %g2
a001ec70:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ec74:	b2 10 20 00 	clr  %i1
a001ec78:	c4 28 60 cc 	stb  %g2, [ %g1 + 0xcc ]
a001ec7c:	7f ff 97 22 	call  a0004904 <ILOG_istatus>
a001ec80:	91 e8 20 02 	restore  %g0, 2, %o0

a001ec84 <LexHostSoftCycle>:
a001ec84:	9d e3 bf e0 	save  %sp, -32, %sp
a001ec88:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001ec8c:	82 17 60 cc 	or  %i5, 0xcc, %g1	! a10020cc <lexHostUlp.lto_priv.749>
a001ec90:	90 10 20 03 	mov  3, %o0
a001ec94:	40 00 00 91 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001ec98:	c0 28 60 09 	clrb  [ %g1 + 9 ]
a001ec9c:	7f ff fb 73 	call  a001da68 <ULP_LexUsb2StateMachineSendEvent.lto_priv.752>
a001eca0:	90 10 20 03 	mov  3, %o0
a001eca4:	82 10 20 01 	mov  1, %g1
a001eca8:	b2 10 20 00 	clr  %i1
a001ecac:	c2 2f 60 cc 	stb  %g1, [ %i5 + 0xcc ]
a001ecb0:	7f ff 97 15 	call  a0004904 <ILOG_istatus>
a001ecb4:	91 e8 20 06 	restore  %g0, 6, %o0

a001ecb8 <LexHostRemoved>:
a001ecb8:	9d e3 bf e0 	save  %sp, -32, %sp
a001ecbc:	7f ff ff f2 	call  a001ec84 <LexHostSoftCycle>
a001ecc0:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
a001ecc4:	90 10 20 1c 	mov  0x1c, %o0
a001ecc8:	7f ff a2 bd 	call  a00077bc <Config_ArbitrateGetVar>
a001eccc:	92 17 62 80 	or  %i5, 0x280, %o1
a001ecd0:	80 a2 20 00 	cmp  %o0, 0
a001ecd4:	02 80 00 0b 	be  a001ed00 <LexHostRemoved+0x48>
a001ecd8:	c2 0f 62 80 	ldub  [ %i5 + 0x280 ], %g1
a001ecdc:	80 88 60 01 	btst  1, %g1
a001ece0:	02 80 00 08 	be  a001ed00 <LexHostRemoved+0x48>
a001ece4:	01 00 00 00 	nop 
a001ece8:	7f ff fb e5 	call  a001dc7c <ULP_UlpLexUsb3ResetStart>
a001ecec:	b0 10 20 01 	mov  1, %i0	! 1 <__lex_srodata_size+0x1>
a001ecf0:	7f ff cf d0 	call  a0012c30 <UlpGeControl>
a001ecf4:	90 10 20 00 	clr  %o0
a001ecf8:	7f ff cf ce 	call  a0012c30 <UlpGeControl>
a001ecfc:	81 e8 00 00 	restore 
a001ed00:	81 c7 e0 08 	ret 
a001ed04:	81 e8 00 00 	restore 

a001ed08 <LexHostDisabled>:
a001ed08:	9d e3 bf e0 	save  %sp, -32, %sp
a001ed0c:	7f ff ff eb 	call  a001ecb8 <LexHostRemoved>
a001ed10:	01 00 00 00 	nop 
a001ed14:	40 00 00 21 	call  a001ed98 <ULP_LexUsb3Control>
a001ed18:	90 10 20 07 	mov  7, %o0	! 7 <__lex_srodata_size+0x7>
a001ed1c:	7f ff fb 05 	call  a001d930 <ULP_LexUsb2Control>
a001ed20:	90 10 20 07 	mov  7, %o0
a001ed24:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ed28:	c0 28 60 cc 	clrb  [ %g1 + 0xcc ]	! a10020cc <lexHostUlp.lto_priv.749>
a001ed2c:	81 c7 e0 08 	ret 
a001ed30:	81 e8 00 00 	restore 

a001ed34 <UlpLexUsb3Status>:
a001ed34:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ed38:	c6 08 60 e0 	ldub  [ %g1 + 0xe0 ], %g3	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001ed3c:	80 a0 e0 0b 	cmp  %g3, 0xb
a001ed40:	38 80 00 0e 	bgu,a   a001ed78 <UlpLexUsb3Status+0x44>
a001ed44:	82 10 60 e0 	or  %g1, 0xe0, %g1
a001ed48:	84 10 20 01 	mov  1, %g2
a001ed4c:	89 28 80 03 	sll  %g2, %g3, %g4
a001ed50:	80 89 2f b8 	btst  0xfb8, %g4
a001ed54:	12 80 00 0f 	bne  a001ed90 <UlpLexUsb3Status+0x5c>
a001ed58:	86 10 20 01 	mov  1, %g3
a001ed5c:	80 89 20 06 	btst  6, %g4
a001ed60:	12 80 00 0c 	bne  a001ed90 <UlpLexUsb3Status+0x5c>
a001ed64:	86 10 20 00 	clr  %g3
a001ed68:	80 89 20 40 	btst  0x40, %g4
a001ed6c:	12 80 00 09 	bne  a001ed90 <UlpLexUsb3Status+0x5c>
a001ed70:	86 10 20 02 	mov  2, %g3
a001ed74:	82 10 60 e0 	or  %g1, 0xe0, %g1
a001ed78:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
a001ed7c:	82 08 60 03 	and  %g1, 3, %g1
a001ed80:	90 10 20 04 	mov  4, %o0
a001ed84:	82 18 60 03 	xor  %g1, 3, %g1
a001ed88:	80 a0 00 01 	cmp  %g0, %g1
a001ed8c:	86 42 3f ff 	addx  %o0, -1, %g3
a001ed90:	81 c3 e0 08 	retl 
a001ed94:	90 08 e0 ff 	and  %g3, 0xff, %o0

a001ed98 <ULP_LexUsb3Control>:
a001ed98:	9d e3 bf e0 	save  %sp, -32, %sp
a001ed9c:	11 28 40 08 	sethi  %hi(0xa1002000), %o0
a001eda0:	92 10 00 18 	mov  %i0, %o1
a001eda4:	7f ff ce f4 	call  a0012974 <ULP_UsbSetControl>
a001eda8:	90 12 20 e1 	or  %o0, 0xe1, %o0
a001edac:	80 a2 20 01 	cmp  %o0, 1
a001edb0:	02 80 00 06 	be  a001edc8 <ULP_LexUsb3Control+0x30>
a001edb4:	b8 10 00 08 	mov  %o0, %i4
a001edb8:	80 a2 20 02 	cmp  %o0, 2
a001edbc:	02 80 00 06 	be  a001edd4 <ULP_LexUsb3Control+0x3c>
a001edc0:	03 3e c7 8e 	sethi  %hi(0xfb1e3800), %g1
a001edc4:	90 10 20 00 	clr  %o0
a001edc8:	40 00 00 44 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001edcc:	01 00 00 00 	nop 
a001edd0:	03 3e c7 8e 	sethi  %hi(0xfb1e3800), %g1
a001edd4:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001edd8:	ba 17 60 e0 	or  %i5, 0xe0, %i5	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001eddc:	d2 0f 60 01 	ldub  [ %i5 + 1 ], %o1
a001ede0:	94 10 00 18 	mov  %i0, %o2
a001ede4:	90 10 63 00 	or  %g1, 0x300, %o0
a001ede8:	7f ff 87 77 	call  a0000bc4 <_ilog>
a001edec:	96 10 00 1c 	mov  %i4, %o3
a001edf0:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
a001edf4:	82 08 60 3f 	and  %g1, 0x3f, %g1
a001edf8:	82 18 60 3f 	xor  %g1, 0x3f, %g1
a001edfc:	80 a0 00 01 	cmp  %g0, %g1
a001ee00:	b0 60 3f ff 	subx  %g0, -1, %i0
a001ee04:	81 c7 e0 08 	ret 
a001ee08:	81 e8 00 00 	restore 

a001ee0c <ULP_LexUsb3RxCpuMessageHandler>:
a001ee0c:	9d e3 bf e0 	save  %sp, -32, %sp
a001ee10:	80 a6 a0 00 	cmp  %i2, 0
a001ee14:	02 80 00 06 	be  a001ee2c <ULP_LexUsb3RxCpuMessageHandler+0x20>
a001ee18:	92 10 00 18 	mov  %i0, %o1
a001ee1c:	11 3e 47 85 	sethi  %hi(0xf91e1400), %o0
a001ee20:	92 10 00 1a 	mov  %i2, %o1
a001ee24:	7f ff b8 5b 	call  a000cf90 <_iassert>
a001ee28:	90 12 23 07 	or  %o0, 0x307, %o0
a001ee2c:	7f ff 87 66 	call  a0000bc4 <_ilog>
a001ee30:	11 3e 47 87 	sethi  %hi(0xf91e1c00), %o0
a001ee34:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001ee38:	c2 08 60 e1 	ldub  [ %g1 + 0xe1 ], %g1	! a10020e1 <lexUsb3Ulp.lto_priv.722+0x1>
a001ee3c:	80 88 60 01 	btst  1, %g1
a001ee40:	02 80 00 20 	be  a001eec0 <ULP_LexUsb3RxCpuMessageHandler+0xb4>
a001ee44:	80 8e 20 fd 	btst  0xfd, %i0
a001ee48:	80 a6 20 07 	cmp  %i0, 7
a001ee4c:	18 80 00 21 	bgu  a001eed0 <ULP_LexUsb3RxCpuMessageHandler+0xc4>
a001ee50:	b1 2e 20 02 	sll  %i0, 2, %i0
a001ee54:	03 28 00 79 	sethi  %hi(0xa001e400), %g1
a001ee58:	82 10 62 bc 	or  %g1, 0x2bc, %g1	! a001e6bc <UlpLexUsb3ResetLexOnly.lto_priv.823+0x348>
a001ee5c:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
a001ee60:	81 c0 40 00 	jmp  %g1
a001ee64:	01 00 00 00 	nop 
a001ee68:	10 80 00 09 	b  a001ee8c <ULP_LexUsb3RxCpuMessageHandler+0x80>
a001ee6c:	b0 10 20 03 	mov  3, %i0	! 3 <__lex_srodata_size+0x3>
a001ee70:	7f ff ff ca 	call  a001ed98 <ULP_LexUsb3Control>
a001ee74:	90 10 20 02 	mov  2, %o0
a001ee78:	7f ff fb 81 	call  a001dc7c <ULP_UlpLexUsb3ResetStart>
a001ee7c:	01 00 00 00 	nop 
a001ee80:	7f ff f8 dc 	call  a001d1f0 <UlpLexRexUsbAllowed>
a001ee84:	81 e8 00 00 	restore 
a001ee88:	b0 10 20 04 	mov  4, %i0
a001ee8c:	7f ff ff c3 	call  a001ed98 <ULP_LexUsb3Control>
a001ee90:	81 e8 00 00 	restore 
a001ee94:	10 bf ff fe 	b  a001ee8c <ULP_LexUsb3RxCpuMessageHandler+0x80>
a001ee98:	b0 10 20 05 	mov  5, %i0
a001ee9c:	10 80 00 03 	b  a001eea8 <ULP_LexUsb3RxCpuMessageHandler+0x9c>
a001eea0:	b0 10 20 05 	mov  5, %i0
a001eea4:	b0 10 20 07 	mov  7, %i0
a001eea8:	40 00 00 0c 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001eeac:	81 e8 00 00 	restore 
a001eeb0:	10 bf ff fe 	b  a001eea8 <ULP_LexUsb3RxCpuMessageHandler+0x9c>
a001eeb4:	b0 10 20 04 	mov  4, %i0
a001eeb8:	10 bf ff fc 	b  a001eea8 <ULP_LexUsb3RxCpuMessageHandler+0x9c>
a001eebc:	b0 10 20 06 	mov  6, %i0
a001eec0:	02 80 00 04 	be  a001eed0 <ULP_LexUsb3RxCpuMessageHandler+0xc4>
a001eec4:	01 00 00 00 	nop 
a001eec8:	7f ff f8 de 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001eecc:	91 e8 20 00 	restore  %g0, 0, %o0
a001eed0:	81 c7 e0 08 	ret 
a001eed4:	81 e8 00 00 	restore 

a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>:
a001eed8:	92 10 00 08 	mov  %o0, %o1
a001eedc:	94 10 20 00 	clr  %o2
a001eee0:	11 28 00 7b 	sethi  %hi(0xa001ec00), %o0
a001eee4:	90 12 22 f4 	or  %o0, 0x2f4, %o0	! a001eef4 <ULP_LexUsb3StateCallback>
a001eee8:	82 13 c0 00 	mov  %o7, %g1
a001eeec:	7f ff 9b fb 	call  a0005ed8 <CALLBACK_Run>
a001eef0:	9e 10 40 00 	mov  %g1, %o7

a001eef4 <ULP_LexUsb3StateCallback>:
a001eef4:	9d e3 bf e0 	save  %sp, -32, %sp
a001eef8:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001eefc:	f2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %i1	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001ef00:	80 a6 60 0b 	cmp  %i1, 0xb
a001ef04:	18 80 01 26 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001ef08:	83 2e 60 02 	sll  %i1, 2, %g1
a001ef0c:	05 28 00 7a 	sethi  %hi(0xa001e800), %g2
a001ef10:	86 10 a0 7c 	or  %g2, 0x7c, %g3	! a001e87c <UlpLexUsb3ResetLexOnly.lto_priv.823+0x508>
a001ef14:	c8 00 c0 01 	ld  [ %g3 + %g1 ], %g4
a001ef18:	81 c1 00 00 	jmp  %g4
a001ef1c:	82 0e 20 ff 	and  %i0, 0xff, %g1
a001ef20:	80 a0 60 07 	cmp  %g1, 7
a001ef24:	18 80 00 08 	bgu  a001ef44 <ULP_LexUsb3StateCallback+0x50>
a001ef28:	80 a0 60 04 	cmp  %g1, 4
a001ef2c:	1a 80 00 1c 	bcc  a001ef9c <ULP_LexUsb3StateCallback+0xa8>
a001ef30:	80 a0 60 01 	cmp  %g1, 1
a001ef34:	12 80 01 1a 	bne  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001ef38:	90 10 20 0a 	mov  0xa, %o0
a001ef3c:	10 80 00 57 	b  a001f098 <ULP_LexUsb3StateCallback+0x1a4>
a001ef40:	c2 2f 60 e0 	stb  %g1, [ %i5 + 0xe0 ]
a001ef44:	80 a0 60 0d 	cmp  %g1, 0xd
a001ef48:	02 80 00 d6 	be  a001f2a0 <ULP_LexUsb3StateCallback+0x3ac>
a001ef4c:	90 10 20 02 	mov  2, %o0
a001ef50:	10 80 01 14 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001ef54:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001ef58:	80 a0 60 0d 	cmp  %g1, 0xd
a001ef5c:	18 80 01 10 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001ef60:	83 28 60 02 	sll  %g1, 2, %g1
a001ef64:	13 28 00 7a 	sethi  %hi(0xa001e800), %o1
a001ef68:	94 12 60 44 	or  %o1, 0x44, %o2	! a001e844 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x4d0>
a001ef6c:	c2 02 80 01 	ld  [ %o2 + %g1 ], %g1
a001ef70:	81 c0 40 00 	jmp  %g1
a001ef74:	01 00 00 00 	nop 
a001ef78:	7f ff f9 7b 	call  a001d564 <ULP_controlLexBringUpUSB3>
a001ef7c:	01 00 00 00 	nop 
a001ef80:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001ef84:	96 10 20 02 	mov  2, %o3
a001ef88:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
a001ef8c:	7f ff 88 cd 	call  a00012c0 <TIMING_TimerStart>
a001ef90:	d6 2f 60 e0 	stb  %o3, [ %i5 + 0xe0 ]
a001ef94:	10 80 01 03 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001ef98:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001ef9c:	10 80 00 c1 	b  a001f2a0 <ULP_LexUsb3StateCallback+0x3ac>
a001efa0:	90 10 20 02 	mov  2, %o0
a001efa4:	80 a0 60 03 	cmp  %g1, 3
a001efa8:	02 80 00 ca 	be  a001f2d0 <ULP_LexUsb3StateCallback+0x3dc>
a001efac:	80 a0 60 0a 	cmp  %g1, 0xa
a001efb0:	12 80 00 ed 	bne  a001f364 <ULP_LexUsb3StateCallback+0x470>
a001efb4:	80 a0 60 00 	cmp  %g1, 0
a001efb8:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001efbc:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001efc0:	c2 00 60 c8 	ld  [ %g1 + 0xc8 ], %g1
a001efc4:	80 88 68 00 	btst  0x800, %g1
a001efc8:	02 80 00 34 	be  a001f098 <ULP_LexUsb3StateCallback+0x1a4>
a001efcc:	90 10 20 05 	mov  5, %o0
a001efd0:	7f ff f8 9c 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001efd4:	90 10 20 03 	mov  3, %o0
a001efd8:	82 10 20 03 	mov  3, %g1
a001efdc:	10 80 00 f0 	b  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001efe0:	c2 2f 60 e0 	stb  %g1, [ %i5 + 0xe0 ]
a001efe4:	80 a0 60 0a 	cmp  %g1, 0xa
a001efe8:	18 80 00 ed 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001efec:	83 28 60 02 	sll  %g1, 2, %g1
a001eff0:	07 28 00 7a 	sethi  %hi(0xa001e800), %g3
a001eff4:	90 10 e0 18 	or  %g3, 0x18, %o0	! a001e818 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x4a4>
a001eff8:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
a001effc:	81 c0 40 00 	jmp  %g1
a001f000:	01 00 00 00 	nop 
a001f004:	7f ff fe 59 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001f008:	90 10 20 04 	mov  4, %o0	! 4 <__lex_srodata_size+0x4>
a001f00c:	40 00 00 f3 	call  a001f3d8 <LexSetupUSB3>
a001f010:	01 00 00 00 	nop 
a001f014:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f018:	10 80 00 e1 	b  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f01c:	c0 28 60 11 	clrb  [ %g1 + 0x11 ]
a001f020:	80 a0 60 0c 	cmp  %g1, 0xc
a001f024:	18 80 00 de 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f028:	83 28 60 02 	sll  %g1, 2, %g1
a001f02c:	39 28 00 79 	sethi  %hi(0xa001e400), %i4
a001f030:	84 17 23 e4 	or  %i4, 0x3e4, %g2	! a001e7e4 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x470>
a001f034:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
a001f038:	81 c0 40 00 	jmp  %g1
a001f03c:	01 00 00 00 	nop 
a001f040:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f044:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f048:	c2 00 60 c8 	ld  [ %g1 + 0xc8 ], %g1
a001f04c:	80 88 68 00 	btst  0x800, %g1
a001f050:	32 80 00 d4 	bne,a   a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f054:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f058:	30 80 00 ba 	b,a   a001f340 <ULP_LexUsb3StateCallback+0x44c>
a001f05c:	92 10 20 00 	clr  %o1
a001f060:	b4 17 60 e0 	or  %i5, 0xe0, %i2
a001f064:	90 10 20 29 	mov  0x29, %o0
a001f068:	7f ff 96 27 	call  a0004904 <ILOG_istatus>
a001f06c:	c0 2e a0 02 	clrb  [ %i2 + 2 ]
a001f070:	82 10 20 05 	mov  5, %g1
a001f074:	90 10 20 05 	mov  5, %o0
a001f078:	7f ff f8 72 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f07c:	c2 2f 60 e0 	stb  %g1, [ %i5 + 0xe0 ]
a001f080:	7f ff 88 9e 	call  a00012f8 <TIMING_TimerStop>
a001f084:	d0 06 a0 04 	ld  [ %i2 + 4 ], %o0
a001f088:	90 10 20 01 	mov  1, %o0
a001f08c:	7f ff ce d9 	call  a0012bf0 <ulp_StatMonPhyControl>
a001f090:	c0 2e a0 10 	clrb  [ %i2 + 0x10 ]
a001f094:	90 10 20 0b 	mov  0xb, %o0
a001f098:	7f ff fe 34 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001f09c:	01 00 00 00 	nop 
a001f0a0:	10 80 00 c0 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f0a4:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f0a8:	40 00 00 f4 	call  a001f478 <LexSetupWarmResetWait>
a001f0ac:	01 00 00 00 	nop 
a001f0b0:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f0b4:	7f ff 88 91 	call  a00012f8 <TIMING_TimerStop>
a001f0b8:	d0 00 60 04 	ld  [ %g1 + 4 ], %o0
a001f0bc:	10 80 00 b9 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f0c0:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f0c4:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f0c8:	09 3e 47 84 	sethi  %hi(0xf91e1000), %g4
a001f0cc:	d2 08 60 10 	ldub  [ %g1 + 0x10 ], %o1
a001f0d0:	10 80 00 af 	b  a001f38c <ULP_LexUsb3StateCallback+0x498>
a001f0d4:	90 11 22 01 	or  %g4, 0x201, %o0
a001f0d8:	80 a0 60 0e 	cmp  %g1, 0xe
a001f0dc:	18 80 00 b0 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f0e0:	83 28 60 02 	sll  %g1, 2, %g1
a001f0e4:	13 28 00 79 	sethi  %hi(0xa001e400), %o1
a001f0e8:	94 12 63 a8 	or  %o1, 0x3a8, %o2	! a001e7a8 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x434>
a001f0ec:	c2 02 80 01 	ld  [ %o2 + %g1 ], %g1
a001f0f0:	81 c0 40 00 	jmp  %g1
a001f0f4:	01 00 00 00 	nop 
a001f0f8:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f0fc:	96 10 20 09 	mov  9, %o3
a001f100:	92 10 20 00 	clr  %o1
a001f104:	d6 2f 60 e0 	stb  %o3, [ %i5 + 0xe0 ]
a001f108:	b4 10 20 01 	mov  1, %i2
a001f10c:	90 10 20 28 	mov  0x28, %o0
a001f110:	7f ff 95 fd 	call  a0004904 <ILOG_istatus>
a001f114:	f4 28 60 02 	stb  %i2, [ %g1 + 2 ]
a001f118:	7f ff f8 4a 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f11c:	90 10 20 09 	mov  9, %o0
a001f120:	7f ff ce b4 	call  a0012bf0 <ulp_StatMonPhyControl>
a001f124:	90 10 20 00 	clr  %o0
a001f128:	10 80 00 9e 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f12c:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f130:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f134:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f138:	d8 00 60 08 	ld  [ %g1 + 8 ], %o4
a001f13c:	9a 13 22 00 	or  %o4, 0x200, %o5
a001f140:	da 20 60 08 	st  %o5, [ %g1 + 8 ]
a001f144:	1f 3e 07 8f 	sethi  %hi(0xf81e3c00), %o7
a001f148:	90 13 e3 00 	or  %o7, 0x300, %o0	! f81e3f00 <curr_flash_pos+0x377874d8>
a001f14c:	7f ff 86 9e 	call  a0000bc4 <_ilog>
a001f150:	b6 10 20 01 	mov  1, %i3
a001f154:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f158:	10 80 00 4b 	b  a001f284 <ULP_LexUsb3StateCallback+0x390>
a001f15c:	f6 28 60 21 	stb  %i3, [ %g1 + 0x21 ]
a001f160:	80 a0 60 03 	cmp  %g1, 3
a001f164:	02 80 00 5b 	be  a001f2d0 <ULP_LexUsb3StateCallback+0x3dc>
a001f168:	80 a0 60 0a 	cmp  %g1, 0xa
a001f16c:	12 80 00 7e 	bne  a001f364 <ULP_LexUsb3StateCallback+0x470>
a001f170:	80 a0 60 00 	cmp  %g1, 0
a001f174:	30 80 00 73 	b,a   a001f340 <ULP_LexUsb3StateCallback+0x44c>
a001f178:	80 a0 60 0a 	cmp  %g1, 0xa
a001f17c:	18 80 00 88 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f180:	83 28 60 02 	sll  %g1, 2, %g1
a001f184:	39 28 00 79 	sethi  %hi(0xa001e400), %i4
a001f188:	84 17 23 7c 	or  %i4, 0x37c, %g2	! a001e77c <UlpLexUsb3ResetLexOnly.lto_priv.823+0x408>
a001f18c:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
a001f190:	81 c0 40 00 	jmp  %g1
a001f194:	01 00 00 00 	nop 
a001f198:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f19c:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f1a0:	c8 00 60 08 	ld  [ %g1 + 8 ], %g4
a001f1a4:	07 00 00 08 	sethi  %hi(0x2000), %g3
a001f1a8:	13 3e 07 90 	sethi  %hi(0xf81e4000), %o1
a001f1ac:	90 29 00 03 	andn  %g4, %g3, %o0
a001f1b0:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
a001f1b4:	30 80 00 32 	b,a   a001f27c <ULP_LexUsb3StateCallback+0x388>
a001f1b8:	80 a0 60 0a 	cmp  %g1, 0xa
a001f1bc:	18 80 00 78 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f1c0:	83 28 60 02 	sll  %g1, 2, %g1
a001f1c4:	15 28 00 79 	sethi  %hi(0xa001e400), %o2
a001f1c8:	96 12 a3 50 	or  %o2, 0x350, %o3	! a001e750 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x3dc>
a001f1cc:	c2 02 c0 01 	ld  [ %o3 + %g1 ], %g1
a001f1d0:	81 c0 40 00 	jmp  %g1
a001f1d4:	01 00 00 00 	nop 
a001f1d8:	b4 17 60 e0 	or  %i5, 0xe0, %i2
a001f1dc:	c2 0e a0 11 	ldub  [ %i2 + 0x11 ], %g1
a001f1e0:	80 a0 60 00 	cmp  %g1, 0
a001f1e4:	12 80 00 06 	bne  a001f1fc <ULP_LexUsb3StateCallback+0x308>
a001f1e8:	82 00 60 01 	inc  %g1
a001f1ec:	7f ff 88 35 	call  a00012c0 <TIMING_TimerStart>
a001f1f0:	d0 06 a0 14 	ld  [ %i2 + 0x14 ], %o0
a001f1f4:	c2 0e a0 11 	ldub  [ %i2 + 0x11 ], %g1
a001f1f8:	82 00 60 01 	inc  %g1
a001f1fc:	c2 2e a0 11 	stb  %g1, [ %i2 + 0x11 ]
a001f200:	82 08 60 ff 	and  %g1, 0xff, %g1
a001f204:	d8 0e a0 29 	ldub  [ %i2 + 0x29 ], %o4
a001f208:	80 a0 40 0c 	cmp  %g1, %o4
a001f20c:	1a 80 00 62 	bcc  a001f394 <ULP_LexUsb3StateCallback+0x4a0>
a001f210:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f214:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f218:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
a001f21c:	1f 00 08 00 	sethi  %hi(0x200000), %o7
a001f220:	13 3e 07 91 	sethi  %hi(0xf81e4400), %o1
a001f224:	b6 2b 40 0f 	andn  %o5, %o7, %i3
a001f228:	f6 20 60 08 	st  %i3, [ %g1 + 8 ]
a001f22c:	30 80 00 14 	b,a   a001f27c <ULP_LexUsb3StateCallback+0x388>
a001f230:	80 a0 60 0f 	cmp  %g1, 0xf
a001f234:	18 80 00 5a 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f238:	83 28 60 02 	sll  %g1, 2, %g1
a001f23c:	1f 28 00 79 	sethi  %hi(0xa001e400), %o7
a001f240:	b4 13 e3 10 	or  %o7, 0x310, %i2	! a001e710 <UlpLexUsb3ResetLexOnly.lto_priv.823+0x39c>
a001f244:	c2 06 80 01 	ld  [ %i2 + %g1 ], %g1
a001f248:	81 c0 40 00 	jmp  %g1
a001f24c:	01 00 00 00 	nop 
a001f250:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f254:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f258:	f6 00 60 08 	ld  [ %g1 + 8 ], %i3
a001f25c:	39 00 02 00 	sethi  %hi(0x80000), %i4
a001f260:	84 2e c0 1c 	andn  %i3, %i4, %g2
a001f264:	c4 20 60 08 	st  %g2, [ %g1 + 8 ]
a001f268:	09 00 04 00 	sethi  %hi(0x100000), %g4
a001f26c:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a001f270:	90 10 c0 04 	or  %g3, %g4, %o0
a001f274:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
a001f278:	13 3e 07 93 	sethi  %hi(0xf81e4c00), %o1
a001f27c:	7f ff 86 52 	call  a0000bc4 <_ilog>
a001f280:	90 12 62 00 	or  %o1, 0x200, %o0	! f81e4e00 <curr_flash_pos+0x377883d8>
a001f284:	40 00 00 55 	call  a001f3d8 <LexSetupUSB3>
a001f288:	01 00 00 00 	nop 
a001f28c:	10 80 00 45 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f290:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f294:	82 10 20 0a 	mov  0xa, %g1
a001f298:	c2 2f 60 e0 	stb  %g1, [ %i5 + 0xe0 ]
a001f29c:	90 10 20 0a 	mov  0xa, %o0
a001f2a0:	7f ff f7 e8 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f2a4:	01 00 00 00 	nop 
a001f2a8:	10 80 00 3e 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f2ac:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f2b0:	80 a0 60 0c 	cmp  %g1, 0xc
a001f2b4:	18 80 00 3a 	bgu  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f2b8:	83 28 60 02 	sll  %g1, 2, %g1
a001f2bc:	11 28 00 79 	sethi  %hi(0xa001e400), %o0
a001f2c0:	92 12 22 dc 	or  %o0, 0x2dc, %o1	! a001e6dc <UlpLexUsb3ResetLexOnly.lto_priv.823+0x368>
a001f2c4:	c2 02 40 01 	ld  [ %o1 + %g1 ], %g1
a001f2c8:	81 c0 40 00 	jmp  %g1
a001f2cc:	01 00 00 00 	nop 
a001f2d0:	40 00 00 95 	call  a001f524 <LexUSB3HandleDisconnectEvent>
a001f2d4:	01 00 00 00 	nop 
a001f2d8:	10 80 00 32 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f2dc:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f2e0:	40 00 00 b3 	call  a001f5ac <LexUsbNoRexDevice>
a001f2e4:	01 00 00 00 	nop 
a001f2e8:	10 80 00 2e 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f2ec:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f2f0:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f2f4:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f2f8:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a001f2fc:	17 00 02 00 	sethi  %hi(0x80000), %o3
a001f300:	98 2a 80 0b 	andn  %o2, %o3, %o4
a001f304:	d8 20 60 08 	st  %o4, [ %g1 + 8 ]
a001f308:	40 00 00 34 	call  a001f3d8 <LexSetupUSB3>
a001f30c:	01 00 00 00 	nop 
a001f310:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f314:	9a 10 20 01 	mov  1, %o5
a001f318:	10 80 00 21 	b  a001f39c <ULP_LexUsb3StateCallback+0x4a8>
a001f31c:	da 28 60 22 	stb  %o5, [ %g1 + 0x22 ]
a001f320:	7f ff ef 5e 	call  a001b098 <LexSetupHotResetWait>
a001f324:	01 00 00 00 	nop 
a001f328:	10 80 00 1e 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f32c:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f330:	40 00 00 52 	call  a001f478 <LexSetupWarmResetWait>
a001f334:	01 00 00 00 	nop 
a001f338:	10 80 00 1a 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f33c:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f340:	40 00 00 6f 	call  a001f4fc <LexUSB3SetFailedState>
a001f344:	01 00 00 00 	nop 
a001f348:	10 80 00 16 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f34c:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f350:	80 a0 60 03 	cmp  %g1, 3
a001f354:	02 80 00 10 	be  a001f394 <ULP_LexUsb3StateCallback+0x4a0>
a001f358:	80 a0 60 07 	cmp  %g1, 7
a001f35c:	02 80 00 08 	be  a001f37c <ULP_LexUsb3StateCallback+0x488>
a001f360:	80 a0 60 00 	cmp  %g1, 0
a001f364:	32 80 00 0f 	bne,a   a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f368:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f36c:	40 00 00 57 	call  a001f4c8 <LexUsb3SetDisabledState>
a001f370:	01 00 00 00 	nop 
a001f374:	10 80 00 0b 	b  a001f3a0 <ULP_LexUsb3StateCallback+0x4ac>
a001f378:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f37c:	82 17 60 e0 	or  %i5, 0xe0, %g1
a001f380:	d2 08 60 10 	ldub  [ %g1 + 0x10 ], %o1
a001f384:	19 3e 47 84 	sethi  %hi(0xf91e1000), %o4
a001f388:	90 13 23 01 	or  %o4, 0x301, %o0	! f91e1301 <curr_flash_pos+0x387848d9>
a001f38c:	7f ff 86 0e 	call  a0000bc4 <_ilog>
a001f390:	01 00 00 00 	nop 
a001f394:	40 00 00 90 	call  a001f5d4 <LexUsb3FailureRecovery.lto_priv.745>
a001f398:	01 00 00 00 	nop 
a001f39c:	c2 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %g1
a001f3a0:	80 a6 40 01 	cmp  %i1, %g1
a001f3a4:	02 80 00 08 	be  a001f3c4 <ULP_LexUsb3StateCallback+0x4d0>
a001f3a8:	f6 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %i3
a001f3ac:	7f ff f9 10 	call  a001d7ec <LexUsb3GetUsb3Status.lto_priv.750>
a001f3b0:	01 00 00 00 	nop 
a001f3b4:	92 10 00 08 	mov  %o0, %o1
a001f3b8:	7f ff 95 fe 	call  a0004bb0 <EVENT_Trigger>
a001f3bc:	90 10 20 03 	mov  3, %o0
a001f3c0:	f6 0f 60 e0 	ldub  [ %i5 + 0xe0 ], %i3
a001f3c4:	b4 0e 20 ff 	and  %i0, 0xff, %i2
a001f3c8:	31 3e c7 83 	sethi  %hi(0xfb1e0c00), %i0
a001f3cc:	b0 16 21 00 	or  %i0, 0x100, %i0	! fb1e0d00 <curr_flash_pos+0x3a7842d8>
a001f3d0:	7f ff 85 fd 	call  a0000bc4 <_ilog>
a001f3d4:	81 e8 00 00 	restore 

a001f3d8 <LexSetupUSB3>:
a001f3d8:	9d e3 bf e0 	save  %sp, -32, %sp
a001f3dc:	3b 20 00 14 	sethi  %hi(0x80005000), %i5
a001f3e0:	b0 17 61 00 	or  %i5, 0x100, %i0	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f3e4:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001f3e8:	82 10 64 00 	or  %g1, 0x400, %g1
a001f3ec:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001f3f0:	11 3e 07 92 	sethi  %hi(0xf81e4800), %o0
a001f3f4:	7f ff 85 f4 	call  a0000bc4 <_ilog>
a001f3f8:	90 12 21 00 	or  %o0, 0x100, %o0	! f81e4900 <curr_flash_pos+0x37787ed8>
a001f3fc:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
a001f400:	03 00 00 08 	sethi  %hi(0x2000), %g1
a001f404:	82 10 80 01 	or  %g2, %g1, %g1
a001f408:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
a001f40c:	07 3e 07 90 	sethi  %hi(0xf81e4000), %g3
a001f410:	7f ff 85 ed 	call  a0000bc4 <_ilog>
a001f414:	90 10 e1 00 	or  %g3, 0x100, %o0	! f81e4100 <curr_flash_pos+0x377876d8>
a001f418:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f41c:	88 10 20 04 	mov  4, %g4
a001f420:	b8 10 60 e0 	or  %g1, 0xe0, %i4
a001f424:	d0 07 20 04 	ld  [ %i4 + 4 ], %o0
a001f428:	7f ff 87 a6 	call  a00012c0 <TIMING_TimerStart>
a001f42c:	c8 28 60 e0 	stb  %g4, [ %g1 + 0xe0 ]
a001f430:	7f ff 8e 8e 	call  a0002e68 <LEON_TimerRead>
a001f434:	01 00 00 00 	nop 
a001f438:	d0 27 20 08 	st  %o0, [ %i4 + 8 ]
a001f43c:	7f ff cd ed 	call  a0012bf0 <ulp_StatMonPhyControl>
a001f440:	90 10 20 00 	clr  %o0
a001f444:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
a001f448:	82 08 60 ff 	and  %g1, 0xff, %g1
a001f44c:	80 a0 60 61 	cmp  %g1, 0x61
a001f450:	12 80 00 08 	bne  a001f470 <LexSetupUSB3+0x98>
a001f454:	01 00 00 00 	nop 
a001f458:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
a001f45c:	80 88 62 00 	btst  0x200, %g1
a001f460:	12 80 00 04 	bne  a001f470 <LexSetupUSB3+0x98>
a001f464:	01 00 00 00 	nop 
a001f468:	7f ff fe 9c 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001f46c:	91 e8 20 08 	restore  %g0, 8, %o0
a001f470:	81 c7 e0 08 	ret 
a001f474:	81 e8 00 00 	restore 

a001f478 <LexSetupWarmResetWait>:
a001f478:	9d e3 bf e0 	save  %sp, -32, %sp
a001f47c:	84 10 20 08 	mov  8, %g2
a001f480:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f484:	c4 28 60 e0 	stb  %g2, [ %g1 + 0xe0 ]	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001f488:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f48c:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f490:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
a001f494:	09 00 08 00 	sethi  %hi(0x200000), %g4
a001f498:	90 10 c0 04 	or  %g3, %g4, %o0
a001f49c:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
a001f4a0:	13 3e 07 91 	sethi  %hi(0xf81e4400), %o1
a001f4a4:	7f ff 85 c8 	call  a0000bc4 <_ilog>
a001f4a8:	90 12 61 00 	or  %o1, 0x100, %o0	! f81e4500 <curr_flash_pos+0x37787ad8>
a001f4ac:	7f ff cd d1 	call  a0012bf0 <ulp_StatMonPhyControl>
a001f4b0:	90 10 20 00 	clr  %o0
a001f4b4:	90 10 20 07 	mov  7, %o0
a001f4b8:	7f ff f7 62 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f4bc:	b0 10 20 03 	mov  3, %i0
a001f4c0:	7f ff cd 62 	call  a0012a48 <UlpStatusChange>
a001f4c4:	81 e8 00 00 	restore 

a001f4c8 <LexUsb3SetDisabledState>:
a001f4c8:	9d e3 bf e0 	save  %sp, -32, %sp
a001f4cc:	7f ff fa 0f 	call  a001dd08 <ULP_UlpLexUsb3LexOnlyResetStop>
a001f4d0:	b0 10 20 0d 	mov  0xd, %i0
a001f4d4:	40 00 00 1f 	call  a001f550 <LexUsb3TurnOffUsb3.lto_priv.746>
a001f4d8:	01 00 00 00 	nop 
a001f4dc:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f4e0:	84 10 60 e0 	or  %g1, 0xe0, %g2	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001f4e4:	c0 28 60 e0 	clrb  [ %g1 + 0xe0 ]
a001f4e8:	90 10 20 02 	mov  2, %o0
a001f4ec:	7f ff f7 55 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f4f0:	c0 28 a0 23 	clrb  [ %g2 + 0x23 ]
a001f4f4:	7f ff fd 1d 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001f4f8:	81 e8 00 00 	restore 

a001f4fc <LexUSB3SetFailedState>:
a001f4fc:	9d e3 bf e0 	save  %sp, -32, %sp
a001f500:	40 00 00 14 	call  a001f550 <LexUsb3TurnOffUsb3.lto_priv.746>
a001f504:	b0 10 20 0c 	mov  0xc, %i0
a001f508:	84 10 20 06 	mov  6, %g2
a001f50c:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f510:	90 10 20 06 	mov  6, %o0
a001f514:	7f ff f7 4b 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f518:	c4 28 60 e0 	stb  %g2, [ %g1 + 0xe0 ]
a001f51c:	7f ff fd 13 	call  a001e968 <ULP_LexHostStateMachineSendEvent.lto_priv.727>
a001f520:	81 e8 00 00 	restore 

a001f524 <LexUSB3HandleDisconnectEvent>:
a001f524:	9d e3 bf e0 	save  %sp, -32, %sp
a001f528:	7f ff f9 f8 	call  a001dd08 <ULP_UlpLexUsb3LexOnlyResetStop>
a001f52c:	b0 10 20 05 	mov  5, %i0
a001f530:	40 00 00 08 	call  a001f550 <LexUsb3TurnOffUsb3.lto_priv.746>
a001f534:	01 00 00 00 	nop 
a001f538:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f53c:	90 10 20 04 	mov  4, %o0
a001f540:	7f ff f7 40 	call  a001d240 <UlpSendCPUCommLexUsb3Message>
a001f544:	c0 28 60 e0 	clrb  [ %g1 + 0xe0 ]
a001f548:	7f ff fe 14 	call  a001ed98 <ULP_LexUsb3Control>
a001f54c:	81 e8 00 00 	restore 

a001f550 <LexUsb3TurnOffUsb3.lto_priv.746>:
a001f550:	9d e3 bf e0 	save  %sp, -32, %sp
a001f554:	7f ff b3 f4 	call  a000c524 <UlpHalDisableUlpInterrupts.constprop.102>
a001f558:	11 04 d2 7e 	sethi  %hi(0x1349f800), %o0
a001f55c:	7f ff ca c4 	call  a001206c <ULP_controlTurnOffUSB3>
a001f560:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001f564:	ba 17 60 e0 	or  %i5, 0xe0, %i5	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001f568:	7f ff 87 64 	call  a00012f8 <TIMING_TimerStop>
a001f56c:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
a001f570:	7f ff 87 62 	call  a00012f8 <TIMING_TimerStop>
a001f574:	d0 07 60 0c 	ld  [ %i5 + 0xc ], %o0
a001f578:	7f ff 87 60 	call  a00012f8 <TIMING_TimerStop>
a001f57c:	d0 07 60 14 	ld  [ %i5 + 0x14 ], %o0
a001f580:	7f ff 87 5e 	call  a00012f8 <TIMING_TimerStop>
a001f584:	d0 07 60 18 	ld  [ %i5 + 0x18 ], %o0
a001f588:	7f ff 87 5c 	call  a00012f8 <TIMING_TimerStop>
a001f58c:	d0 07 60 1c 	ld  [ %i5 + 0x1c ], %o0
a001f590:	c0 2f 60 02 	clrb  [ %i5 + 2 ]
a001f594:	c0 2f 60 11 	clrb  [ %i5 + 0x11 ]
a001f598:	c0 2f 60 20 	clrb  [ %i5 + 0x20 ]
a001f59c:	c0 2f 60 21 	clrb  [ %i5 + 0x21 ]
a001f5a0:	c0 2f 60 22 	clrb  [ %i5 + 0x22 ]
a001f5a4:	81 c7 e0 08 	ret 
a001f5a8:	81 e8 00 00 	restore 

a001f5ac <LexUsbNoRexDevice>:
a001f5ac:	9d e3 bf e0 	save  %sp, -32, %sp
a001f5b0:	7f ff ff e8 	call  a001f550 <LexUsb3TurnOffUsb3.lto_priv.746>
a001f5b4:	01 00 00 00 	nop 
a001f5b8:	7f ff f7 eb 	call  a001d564 <ULP_controlLexBringUpUSB3>
a001f5bc:	01 00 00 00 	nop 
a001f5c0:	84 10 20 03 	mov  3, %g2	! 3 <__lex_srodata_size+0x3>
a001f5c4:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f5c8:	c4 28 60 e0 	stb  %g2, [ %g1 + 0xe0 ]	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001f5cc:	81 c7 e0 08 	ret 
a001f5d0:	81 e8 00 00 	restore 

a001f5d4 <LexUsb3FailureRecovery.lto_priv.745>:
a001f5d4:	9d e3 bf e0 	save  %sp, -32, %sp
a001f5d8:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
a001f5dc:	ba 17 60 e0 	or  %i5, 0xe0, %i5	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001f5e0:	c2 0f 60 10 	ldub  [ %i5 + 0x10 ], %g1
a001f5e4:	c4 0f 60 28 	ldub  [ %i5 + 0x28 ], %g2
a001f5e8:	86 08 60 ff 	and  %g1, 0xff, %g3
a001f5ec:	80 a0 c0 02 	cmp  %g3, %g2
a001f5f0:	1a 80 00 0b 	bcc  a001f61c <LexUsb3FailureRecovery.lto_priv.745+0x48>
a001f5f4:	82 00 60 01 	inc  %g1
a001f5f8:	c0 2f 60 23 	clrb  [ %i5 + 0x23 ]
a001f5fc:	7f ff f9 c3 	call  a001dd08 <ULP_UlpLexUsb3LexOnlyResetStop>
a001f600:	c2 2f 60 10 	stb  %g1, [ %i5 + 0x10 ]
a001f604:	7f ff fc aa 	call  a001e8ac <ULP_LexHostUsb3RestartRequest>
a001f608:	01 00 00 00 	nop 
a001f60c:	d2 0f 60 10 	ldub  [ %i5 + 0x10 ], %o1
a001f610:	11 3e 47 85 	sethi  %hi(0xf91e1400), %o0
a001f614:	7f ff 85 6c 	call  a0000bc4 <_ilog>
a001f618:	90 12 22 01 	or  %o0, 0x201, %o0	! f91e1601 <curr_flash_pos+0x38784bd9>
a001f61c:	7f ff ff b8 	call  a001f4fc <LexUSB3SetFailedState>
a001f620:	81 e8 00 00 	restore 

a001f624 <LexCheckLtssm.lto_priv.815>:
a001f624:	9d e3 bf e0 	save  %sp, -32, %sp
a001f628:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
a001f62c:	ba 10 60 e0 	or  %g1, 0xe0, %i5	! a10020e0 <lexUsb3Ulp.lto_priv.722>
a001f630:	c2 08 60 e0 	ldub  [ %g1 + 0xe0 ], %g1
a001f634:	80 a0 60 04 	cmp  %g1, 4
a001f638:	12 80 00 17 	bne  a001f694 <LexCheckLtssm.lto_priv.815+0x70>
a001f63c:	b6 10 00 1d 	mov  %i5, %i3
a001f640:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f644:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f648:	f8 00 60 10 	ld  [ %g1 + 0x10 ], %i4
a001f64c:	b8 0f 20 f0 	and  %i4, 0xf0, %i4
a001f650:	80 a7 20 90 	cmp  %i4, 0x90
a001f654:	12 80 00 12 	bne  a001f69c <LexCheckLtssm.lto_priv.815+0x78>
a001f658:	80 a7 20 50 	cmp  %i4, 0x50
a001f65c:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
a001f660:	17 00 02 00 	sethi  %hi(0x80000), %o3
a001f664:	98 2a 80 0b 	andn  %o2, %o3, %o4
a001f668:	d8 20 60 08 	st  %o4, [ %g1 + 8 ]
a001f66c:	1f 00 04 00 	sethi  %hi(0x100000), %o7
a001f670:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
a001f674:	b6 13 40 0f 	or  %o5, %o7, %i3
a001f678:	f6 20 60 08 	st  %i3, [ %g1 + 8 ]
a001f67c:	39 3e 07 93 	sethi  %hi(0xf81e4c00), %i4
a001f680:	7f ff 85 51 	call  a0000bc4 <_ilog>
a001f684:	90 17 22 00 	or  %i4, 0x200, %o0	! f81e4e00 <curr_flash_pos+0x377883d8>
a001f688:	7f ff 8d f8 	call  a0002e68 <LEON_TimerRead>
a001f68c:	01 00 00 00 	nop 
a001f690:	d0 27 60 08 	st  %o0, [ %i5 + 8 ]
a001f694:	81 c7 e0 08 	ret 
a001f698:	81 e8 00 00 	restore 
a001f69c:	02 80 00 1c 	be  a001f70c <LexCheckLtssm.lto_priv.815+0xe8>
a001f6a0:	80 a7 20 b0 	cmp  %i4, 0xb0
a001f6a4:	02 80 00 1a 	be  a001f70c <LexCheckLtssm.lto_priv.815+0xe8>
a001f6a8:	01 00 00 00 	nop 
a001f6ac:	7f ff 8d ef 	call  a0002e68 <LEON_TimerRead>
a001f6b0:	fa 07 60 08 	ld  [ %i5 + 8 ], %i5
a001f6b4:	80 a7 40 08 	cmp  %i5, %o0
a001f6b8:	1a 80 00 05 	bcc  a001f6cc <LexCheckLtssm.lto_priv.815+0xa8>
a001f6bc:	82 10 00 1d 	mov  %i5, %g1
a001f6c0:	05 00 3f ff 	sethi  %hi(0xfffc00), %g2
a001f6c4:	86 10 a3 ff 	or  %g2, 0x3ff, %g3	! ffffff <__target_size+0xfa36d7>
a001f6c8:	82 07 40 03 	add  %i5, %g3, %g1
a001f6cc:	c8 06 e0 24 	ld  [ %i3 + 0x24 ], %g4
a001f6d0:	82 20 40 08 	sub  %g1, %o0, %g1
a001f6d4:	80 a1 00 01 	cmp  %g4, %g1
a001f6d8:	1a bf ff ef 	bcc  a001f694 <LexCheckLtssm.lto_priv.815+0x70>
a001f6dc:	03 20 00 14 	sethi  %hi(0x80005000), %g1
a001f6e0:	82 10 61 00 	or  %g1, 0x100, %g1	! 80005100 <__rex_lex_ahbram_overlay_start+0x20005100>
a001f6e4:	d2 00 60 10 	ld  [ %g1 + 0x10 ], %o1
a001f6e8:	92 0a 60 ff 	and  %o1, 0xff, %o1
a001f6ec:	11 3e 47 88 	sethi  %hi(0xf91e2000), %o0
a001f6f0:	7f ff 85 35 	call  a0000bc4 <_ilog>
a001f6f4:	90 12 20 05 	or  %o0, 5, %o0	! f91e2005 <curr_flash_pos+0x387855dd>
a001f6f8:	80 a7 20 20 	cmp  %i4, 0x20
a001f6fc:	02 80 00 04 	be  a001f70c <LexCheckLtssm.lto_priv.815+0xe8>
a001f700:	01 00 00 00 	nop 
a001f704:	7f ff fd f5 	call  a001eed8 <ULP_LexUsb3StateMachineSendEvent.lto_priv.747>
a001f708:	90 10 20 09 	mov  9, %o0	! 9 <chip_version+0x1>
a001f70c:	7f ff 8d d7 	call  a0002e68 <LEON_TimerRead>
a001f710:	01 00 00 00 	nop 
a001f714:	d0 26 e0 08 	st  %o0, [ %i3 + 8 ]
a001f718:	81 c7 e0 08 	ret 
a001f71c:	81 e8 00 00 	restore 

Disassembly of section .flashcode:

c0a26d74 <flashmemcpy>:
c0a26d74:	82 12 00 09 	or  %o0, %o1, %g1
c0a26d78:	80 88 60 03 	btst  3, %g1
c0a26d7c:	12 80 00 0c 	bne  c0a26dac <flashmemcpy+0x38>
c0a26d80:	84 10 00 08 	mov  %o0, %g2
c0a26d84:	83 32 a0 02 	srl  %o2, 2, %g1
c0a26d88:	80 a0 60 00 	cmp  %g1, 0
c0a26d8c:	02 80 00 09 	be  c0a26db0 <flashmemcpy+0x3c>
c0a26d90:	82 10 20 00 	clr  %g1
c0a26d94:	c2 02 40 00 	ld  [ %o1 ], %g1
c0a26d98:	c2 20 80 00 	st  %g1, [ %g2 ]
c0a26d9c:	92 02 60 04 	add  %o1, 4, %o1
c0a26da0:	84 00 a0 04 	add  %g2, 4, %g2
c0a26da4:	10 bf ff f8 	b  c0a26d84 <flashmemcpy+0x10>
c0a26da8:	94 02 bf fc 	add  %o2, -4, %o2
c0a26dac:	82 10 20 00 	clr  %g1
c0a26db0:	80 a0 40 0a 	cmp  %g1, %o2
c0a26db4:	02 80 00 06 	be  c0a26dcc <flashmemcpy+0x58>
c0a26db8:	01 00 00 00 	nop 
c0a26dbc:	c6 0a 40 01 	ldub  [ %o1 + %g1 ], %g3
c0a26dc0:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
c0a26dc4:	10 bf ff fb 	b  c0a26db0 <flashmemcpy+0x3c>
c0a26dc8:	82 00 60 01 	inc  %g1
c0a26dcc:	81 c3 e0 08 	retl 
c0a26dd0:	01 00 00 00 	nop 

c0a26dd4 <flashmemset>:
c0a26dd4:	9a 10 00 09 	mov  %o1, %o5
c0a26dd8:	82 10 00 08 	mov  %o0, %g1
c0a26ddc:	80 a2 a0 00 	cmp  %o2, 0
c0a26de0:	02 80 00 1e 	be  c0a26e58 <flashmemset+0x84>
c0a26de4:	80 88 60 03 	btst  3, %g1
c0a26de8:	22 80 00 06 	be,a   c0a26e00 <flashmemset+0x2c>
c0a26dec:	92 0a 60 ff 	and  %o1, 0xff, %o1
c0a26df0:	da 28 40 00 	stb  %o5, [ %g1 ]
c0a26df4:	94 02 bf ff 	add  %o2, -1, %o2
c0a26df8:	10 bf ff f9 	b  c0a26ddc <flashmemset+0x8>
c0a26dfc:	82 00 60 01 	inc  %g1
c0a26e00:	87 2a 60 08 	sll  %o1, 8, %g3
c0a26e04:	89 2a 60 10 	sll  %o1, 0x10, %g4
c0a26e08:	85 2a 60 18 	sll  %o1, 0x18, %g2
c0a26e0c:	88 11 00 02 	or  %g4, %g2, %g4
c0a26e10:	92 11 00 09 	or  %g4, %o1, %o1
c0a26e14:	92 10 c0 09 	or  %g3, %o1, %o1
c0a26e18:	86 10 00 01 	mov  %g1, %g3
c0a26e1c:	84 22 80 03 	sub  %o2, %g3, %g2
c0a26e20:	88 00 40 02 	add  %g1, %g2, %g4
c0a26e24:	85 31 20 02 	srl  %g4, 2, %g2
c0a26e28:	80 a0 a0 00 	cmp  %g2, 0
c0a26e2c:	02 80 00 06 	be  c0a26e44 <flashmemset+0x70>
c0a26e30:	80 a1 00 02 	cmp  %g4, %g2
c0a26e34:	d2 20 c0 00 	st  %o1, [ %g3 ]
c0a26e38:	10 bf ff f9 	b  c0a26e1c <flashmemset+0x48>
c0a26e3c:	86 00 e0 04 	add  %g3, 4, %g3
c0a26e40:	80 a1 00 02 	cmp  %g4, %g2
c0a26e44:	02 80 00 05 	be  c0a26e58 <flashmemset+0x84>
c0a26e48:	01 00 00 00 	nop 
c0a26e4c:	da 28 c0 02 	stb  %o5, [ %g3 + %g2 ]
c0a26e50:	10 bf ff fc 	b  c0a26e40 <flashmemset+0x6c>
c0a26e54:	84 00 a0 01 	inc  %g2
c0a26e58:	81 c3 e0 08 	retl 
c0a26e5c:	01 00 00 00 	nop 

c0a26e60 <ilog_icmdGetLevel>:
c0a26e60:	9d e3 bf e0 	save  %sp, -32, %sp
c0a26e64:	80 a6 20 35 	cmp  %i0, 0x35
c0a26e68:	08 80 00 07 	bleu  c0a26e84 <ilog_icmdGetLevel+0x24>
c0a26e6c:	b2 10 00 18 	mov  %i0, %i1
c0a26e70:	11 3e 85 00 	sethi  %hi(0xfa140000), %o0
c0a26e74:	94 10 20 35 	mov  0x35, %o2
c0a26e78:	92 10 00 18 	mov  %i0, %o1
c0a26e7c:	77 d7 98 45 	call  a000cf90 <_iassert>
c0a26e80:	90 12 20 07 	or  %o0, 7, %o0
c0a26e84:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
c0a26e88:	82 10 63 28 	or  %g1, 0x328, %g1	! a1000728 <component_logging_level>
c0a26e8c:	f4 08 40 18 	ldub  [ %g1 + %i0 ], %i2
c0a26e90:	31 3e 85 00 	sethi  %hi(0xfa140000), %i0
c0a26e94:	b0 16 23 06 	or  %i0, 0x306, %i0	! fa140306 <curr_flash_pos+0x396e38de>
c0a26e98:	77 d7 67 4b 	call  a0000bc4 <_ilog>
c0a26e9c:	81 e8 00 00 	restore 

c0a26ea0 <testStackOverFlow>:
c0a26ea0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a26ea4:	7f ff ff ff 	call  c0a26ea0 <testStackOverFlow>
c0a26ea8:	01 00 00 00 	nop 
c0a26eac:	01 00 00 00 	nop 

c0a26eb0 <UART_ShowStats>:
c0a26eb0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a26eb4:	3b 28 40 19 	sethi  %hi(0xa1006400), %i5
c0a26eb8:	ba 17 63 ec 	or  %i5, 0x3ec, %i5	! a10067ec <uartCtrl.lto_priv.274>
c0a26ebc:	d4 17 60 0c 	lduh  [ %i5 + 0xc ], %o2
c0a26ec0:	d2 07 60 08 	ld  [ %i5 + 8 ], %o1
c0a26ec4:	11 3e 88 03 	sethi  %hi(0xfa200c00), %o0
c0a26ec8:	77 d7 67 3f 	call  a0000bc4 <_ilog>
c0a26ecc:	90 12 23 06 	or  %o0, 0x306, %o0	! fa200f06 <curr_flash_pos+0x397a44de>
c0a26ed0:	03 3e 48 04 	sethi  %hi(0xf9201000), %g1
c0a26ed4:	39 28 40 19 	sethi  %hi(0xa1006400), %i4
c0a26ed8:	d2 07 23 d0 	ld  [ %i4 + 0x3d0 ], %o1	! a10067d0 <maxTimeSpentInRx>
c0a26edc:	77 d7 67 3a 	call  a0000bc4 <_ilog>
c0a26ee0:	90 10 63 06 	or  %g1, 0x306, %o0
c0a26ee4:	03 28 40 19 	sethi  %hi(0xa1006400), %g1
c0a26ee8:	d2 00 63 d8 	ld  [ %g1 + 0x3d8 ], %o1	! a10067d8 <intCount>
c0a26eec:	80 a2 60 00 	cmp  %o1, 0
c0a26ef0:	a0 10 00 1c 	mov  %i4, %l0
c0a26ef4:	b0 10 00 01 	mov  %g1, %i0
c0a26ef8:	02 80 00 0b 	be  c0a26f24 <UART_ShowStats+0x74>
c0a26efc:	33 28 40 19 	sethi  %hi(0xa1006400), %i1
c0a26f00:	81 80 20 00 	wr  %g0, %y
c0a26f04:	c2 06 63 d4 	ld  [ %i1 + 0x3d4 ], %g1
c0a26f08:	01 00 00 00 	nop 
c0a26f0c:	01 00 00 00 	nop 
c0a26f10:	82 70 40 09 	udiv  %g1, %o1, %g1
c0a26f14:	05 3e 48 05 	sethi  %hi(0xf9201400), %g2
c0a26f18:	92 10 00 01 	mov  %g1, %o1
c0a26f1c:	77 d7 67 2a 	call  a0000bc4 <_ilog>
c0a26f20:	90 10 a0 06 	or  %g2, 6, %o0
c0a26f24:	d4 17 60 40 	lduh  [ %i5 + 0x40 ], %o2
c0a26f28:	07 3e 88 04 	sethi  %hi(0xfa201000), %g3
c0a26f2c:	d2 07 60 3c 	ld  [ %i5 + 0x3c ], %o1
c0a26f30:	77 d7 67 25 	call  a0000bc4 <_ilog>
c0a26f34:	90 10 e0 06 	or  %g3, 6, %o0
c0a26f38:	35 28 40 19 	sethi  %hi(0xa1006400), %i2
c0a26f3c:	09 3e 48 04 	sethi  %hi(0xf9201000), %g4
c0a26f40:	d2 06 a3 e0 	ld  [ %i2 + 0x3e0 ], %o1
c0a26f44:	77 d7 67 20 	call  a0000bc4 <_ilog>
c0a26f48:	90 11 23 06 	or  %g4, 0x306, %o0
c0a26f4c:	03 28 40 19 	sethi  %hi(0xa1006400), %g1
c0a26f50:	d4 00 63 e8 	ld  [ %g1 + 0x3e8 ], %o2	! a10067e8 <geIntCount>
c0a26f54:	b6 10 00 1a 	mov  %i2, %i3
c0a26f58:	80 a2 a0 00 	cmp  %o2, 0
c0a26f5c:	b8 10 00 01 	mov  %g1, %i4
c0a26f60:	02 80 00 0b 	be  c0a26f8c <UART_ShowStats+0xdc>
c0a26f64:	35 28 40 19 	sethi  %hi(0xa1006400), %i2
c0a26f68:	81 80 20 00 	wr  %g0, %y
c0a26f6c:	c2 06 a3 e4 	ld  [ %i2 + 0x3e4 ], %g1
c0a26f70:	01 00 00 00 	nop 
c0a26f74:	01 00 00 00 	nop 
c0a26f78:	82 70 40 0a 	udiv  %g1, %o2, %g1
c0a26f7c:	17 3e 48 05 	sethi  %hi(0xf9201400), %o3
c0a26f80:	92 10 00 01 	mov  %g1, %o1
c0a26f84:	77 d7 67 10 	call  a0000bc4 <_ilog>
c0a26f88:	90 12 e0 06 	or  %o3, 6, %o0
c0a26f8c:	c0 27 60 08 	clr  [ %i5 + 8 ]
c0a26f90:	c0 27 60 3c 	clr  [ %i5 + 0x3c ]
c0a26f94:	c0 24 23 d0 	clr  [ %l0 + 0x3d0 ]
c0a26f98:	c0 26 23 d8 	clr  [ %i0 + 0x3d8 ]
c0a26f9c:	c0 26 63 d4 	clr  [ %i1 + 0x3d4 ]
c0a26fa0:	c0 26 e3 e0 	clr  [ %i3 + 0x3e0 ]
c0a26fa4:	c0 27 23 e8 	clr  [ %i4 + 0x3e8 ]
c0a26fa8:	c0 26 a3 e4 	clr  [ %i2 + 0x3e4 ]
c0a26fac:	81 c7 e0 08 	ret 
c0a26fb0:	81 e8 00 00 	restore 

c0a26fb4 <UART_BBChangeBaudRate>:
c0a26fb4:	80 a2 20 01 	cmp  %o0, 1
c0a26fb8:	02 80 00 0e 	be  c0a26ff0 <UART_BBChangeBaudRate+0x3c>
c0a26fbc:	15 00 01 c2 	sethi  %hi(0x70800), %o2
c0a26fc0:	0a 80 00 0a 	bcs  c0a26fe8 <UART_BBChangeBaudRate+0x34>
c0a26fc4:	03 00 00 70 	sethi  %hi(0x1c000), %g1
c0a26fc8:	82 10 62 00 	or  %g1, 0x200, %g1	! 1c200 <__ftext_size+0x6008>
c0a26fcc:	80 a2 00 01 	cmp  %o0, %g1
c0a26fd0:	02 80 00 06 	be  c0a26fe8 <UART_BBChangeBaudRate+0x34>
c0a26fd4:	03 00 01 c2 	sethi  %hi(0x70800), %g1
c0a26fd8:	80 a2 00 01 	cmp  %o0, %g1
c0a26fdc:	12 80 00 0b 	bne  c0a27008 <UART_BBChangeBaudRate+0x54>
c0a26fe0:	13 20 00 01 	sethi  %hi(0x80000400), %o1
c0a26fe4:	30 80 00 04 	b,a   c0a26ff4 <UART_BBChangeBaudRate+0x40>
c0a26fe8:	15 00 00 70 	sethi  %hi(0x1c000), %o2
c0a26fec:	94 12 a2 00 	or  %o2, 0x200, %o2	! 1c200 <__ftext_size+0x6008>
c0a26ff0:	13 20 00 01 	sethi  %hi(0x80000400), %o1
c0a26ff4:	90 10 20 00 	clr  %o0
c0a26ff8:	92 12 61 00 	or  %o1, 0x100, %o1
c0a26ffc:	82 13 c0 00 	mov  %o7, %g1
c0a27000:	77 d7 73 aa 	call  a0003ea8 <_UART_initPort.lto_priv.906>
c0a27004:	9e 10 40 00 	mov  %g1, %o7
c0a27008:	81 c3 e0 08 	retl 
c0a2700c:	01 00 00 00 	nop 

c0a27010 <ilog_setBlockingMode>:
c0a27010:	84 10 20 01 	mov  1, %g2	! 1 <__lex_srodata_size+0x1>
c0a27014:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a27018:	11 3e 05 03 	sethi  %hi(0xf8140c00), %o0
c0a2701c:	c4 28 62 1b 	stb  %g2, [ %g1 + 0x21b ]
c0a27020:	90 12 22 06 	or  %o0, 0x206, %o0
c0a27024:	82 13 c0 00 	mov  %o7, %g1
c0a27028:	77 d7 66 e7 	call  a0000bc4 <_ilog>
c0a2702c:	9e 10 40 00 	mov  %g1, %o7

c0a27030 <ilog_clearBlockingMode>:
c0a27030:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a27034:	11 3e 05 03 	sethi  %hi(0xf8140c00), %o0
c0a27038:	c0 28 62 1b 	clrb  [ %g1 + 0x21b ]
c0a2703c:	90 12 23 06 	or  %o0, 0x306, %o0
c0a27040:	82 13 c0 00 	mov  %o7, %g1
c0a27044:	77 d7 66 e0 	call  a0000bc4 <_ilog>
c0a27048:	9e 10 40 00 	mov  %g1, %o7

c0a2704c <assertStatus>:
c0a2704c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27050:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
c0a27054:	d4 00 63 a8 	ld  [ %g1 + 0x3a8 ], %o2	! a10063a8 <pAssertHookEndFunction>
c0a27058:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
c0a2705c:	d2 00 63 ac 	ld  [ %g1 + 0x3ac ], %o1	! a10063ac <pAssertHookStartFunction>
c0a27060:	11 3e 85 05 	sethi  %hi(0xfa141400), %o0
c0a27064:	77 d7 66 d8 	call  a0000bc4 <_ilog>
c0a27068:	90 12 22 06 	or  %o0, 0x206, %o0	! fa141606 <curr_flash_pos+0x396e4bde>
c0a2706c:	39 28 40 18 	sethi  %hi(0xa1006000), %i4
c0a27070:	ba 17 23 b0 	or  %i4, 0x3b0, %i5	! a10063b0 <assertInfo>
c0a27074:	d2 0f 60 10 	ldub  [ %i5 + 0x10 ], %o1
c0a27078:	80 a2 60 00 	cmp  %o1, 0
c0a2707c:	12 80 00 06 	bne  c0a27094 <assertStatus+0x48>
c0a27080:	05 3e 45 06 	sethi  %hi(0xf9141800), %g2
c0a27084:	31 3e 05 05 	sethi  %hi(0xf8141400), %i0
c0a27088:	b0 16 23 06 	or  %i0, 0x306, %i0	! f8141706 <curr_flash_pos+0x376e4cde>
c0a2708c:	77 d7 66 ce 	call  a0000bc4 <_ilog>
c0a27090:	81 e8 00 00 	restore 
c0a27094:	77 d7 66 cc 	call  a0000bc4 <_ilog>
c0a27098:	90 10 a0 06 	or  %g2, 6, %o0
c0a2709c:	f6 07 60 0c 	ld  [ %i5 + 0xc ], %i3
c0a270a0:	f4 07 60 08 	ld  [ %i5 + 8 ], %i2
c0a270a4:	f2 07 60 04 	ld  [ %i5 + 4 ], %i1
c0a270a8:	f0 07 23 b0 	ld  [ %i4 + 0x3b0 ], %i0
c0a270ac:	77 d7 66 c6 	call  a0000bc4 <_ilog>
c0a270b0:	81 e8 00 00 	restore 

c0a270b4 <ilog_SetLevel>:
c0a270b4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a270b8:	11 3e 85 00 	sethi  %hi(0xfa140000), %o0
c0a270bc:	b4 10 00 18 	mov  %i0, %i2
c0a270c0:	92 10 00 19 	mov  %i1, %o1
c0a270c4:	94 10 20 35 	mov  0x35, %o2
c0a270c8:	80 a6 60 35 	cmp  %i1, 0x35
c0a270cc:	18 80 00 09 	bgu  c0a270f0 <ilog_SetLevel+0x3c>
c0a270d0:	90 12 20 07 	or  %o0, 7, %o0
c0a270d4:	80 a6 20 0a 	cmp  %i0, 0xa
c0a270d8:	08 80 00 08 	bleu  c0a270f8 <ilog_SetLevel+0x44>
c0a270dc:	03 28 40 01 	sethi  %hi(0xa1000400), %g1
c0a270e0:	05 3e 85 00 	sethi  %hi(0xfa140000), %g2
c0a270e4:	94 10 20 36 	mov  0x36, %o2
c0a270e8:	92 10 00 18 	mov  %i0, %o1
c0a270ec:	90 10 a1 07 	or  %g2, 0x107, %o0
c0a270f0:	77 d7 97 a8 	call  a000cf90 <_iassert>
c0a270f4:	01 00 00 00 	nop 
c0a270f8:	82 10 63 28 	or  %g1, 0x328, %g1
c0a270fc:	f0 28 40 09 	stb  %i0, [ %g1 + %o1 ]
c0a27100:	31 3e 85 04 	sethi  %hi(0xfa141000), %i0
c0a27104:	b0 16 22 02 	or  %i0, 0x202, %i0	! fa141202 <curr_flash_pos+0x396e47da>
c0a27108:	77 d7 66 af 	call  a0000bc4 <_ilog>
c0a2710c:	81 e8 00 00 	restore 

c0a27110 <ResetStats>:
c0a27110:	81 c3 e0 08 	retl 
c0a27114:	01 00 00 00 	nop 

c0a27118 <readMemory>:
c0a27118:	9d e3 bf d8 	save  %sp, -40, %sp
c0a2711c:	c2 06 00 00 	ld  [ %i0 ], %g1
c0a27120:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
c0a27124:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a27128:	d4 08 62 18 	ldub  [ %g1 + 0x218 ], %o2	! a1007218 <iCmdResponseId.lto_priv.302>
c0a2712c:	f0 27 bf f8 	st  %i0, [ %fp + -8 ]
c0a27130:	98 10 20 04 	mov  4, %o4
c0a27134:	96 07 bf fc 	add  %fp, -4, %o3
c0a27138:	92 10 20 81 	mov  0x81, %o1
c0a2713c:	77 d7 6e a0 	call  a0002bbc <UART_packetizeSendResponseImmediate>
c0a27140:	90 10 20 00 	clr  %o0
c0a27144:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
c0a27148:	d2 07 bf f8 	ld  [ %fp + -8 ], %o1
c0a2714c:	11 3e 84 c2 	sethi  %hi(0xfa130800), %o0
c0a27150:	77 d7 66 9d 	call  a0000bc4 <_ilog>
c0a27154:	90 12 20 06 	or  %o0, 6, %o0	! fa130806 <curr_flash_pos+0x396d3dde>
c0a27158:	81 c7 e0 08 	ret 
c0a2715c:	81 e8 00 00 	restore 

c0a27160 <writeMemory>:
c0a27160:	d2 22 00 00 	st  %o1, [ %o0 ]
c0a27164:	94 10 00 09 	mov  %o1, %o2
c0a27168:	92 10 00 08 	mov  %o0, %o1
c0a2716c:	11 3e 84 c2 	sethi  %hi(0xfa130800), %o0
c0a27170:	90 12 21 06 	or  %o0, 0x106, %o0	! fa130906 <curr_flash_pos+0x396d3ede>
c0a27174:	82 13 c0 00 	mov  %o7, %g1
c0a27178:	77 d7 66 93 	call  a0000bc4 <_ilog>
c0a2717c:	9e 10 40 00 	mov  %g1, %o7

c0a27180 <readModifyWriteMemory>:
c0a27180:	80 8a 80 09 	btst  %o2, %o1
c0a27184:	02 80 00 07 	be  c0a271a0 <readModifyWriteMemory+0x20>
c0a27188:	96 10 00 0a 	mov  %o2, %o3
c0a2718c:	94 10 00 09 	mov  %o1, %o2
c0a27190:	03 3e c4 c3 	sethi  %hi(0xfb130c00), %g1
c0a27194:	92 10 00 08 	mov  %o0, %o1
c0a27198:	10 80 00 09 	b  c0a271bc <readModifyWriteMemory+0x3c>
c0a2719c:	90 10 61 06 	or  %g1, 0x106, %o0
c0a271a0:	d4 02 00 00 	ld  [ %o0 ], %o2
c0a271a4:	92 12 40 0a 	or  %o1, %o2, %o1
c0a271a8:	96 2a 40 0b 	andn  %o1, %o3, %o3
c0a271ac:	92 10 00 08 	mov  %o0, %o1
c0a271b0:	d6 22 00 00 	st  %o3, [ %o0 ]
c0a271b4:	11 3e c4 c3 	sethi  %hi(0xfb130c00), %o0
c0a271b8:	90 12 20 06 	or  %o0, 6, %o0	! fb130c06 <curr_flash_pos+0x3a6d41de>
c0a271bc:	82 13 c0 00 	mov  %o7, %g1
c0a271c0:	77 d7 66 81 	call  a0000bc4 <_ilog>
c0a271c4:	9e 10 40 00 	mov  %g1, %o7

c0a271c8 <modifyBitfield>:
c0a271c8:	9d e3 bf e0 	save  %sp, -32, %sp
c0a271cc:	fa 06 00 00 	ld  [ %i0 ], %i5
c0a271d0:	94 10 00 19 	mov  %i1, %o2
c0a271d4:	82 10 20 00 	clr  %g1
c0a271d8:	80 a6 a0 00 	cmp  %i2, 0
c0a271dc:	02 80 00 08 	be  c0a271fc <modifyBitfield+0x34>
c0a271e0:	b2 10 00 1b 	mov  %i3, %i1
c0a271e4:	84 06 bf ff 	add  %i2, -1, %g2
c0a271e8:	82 10 20 01 	mov  1, %g1
c0a271ec:	83 28 40 02 	sll  %g1, %g2, %g1
c0a271f0:	b6 00 7f ff 	add  %g1, -1, %i3
c0a271f4:	82 16 c0 01 	or  %i3, %g1, %g1
c0a271f8:	83 28 40 0a 	sll  %g1, %o2, %g1
c0a271fc:	ba 2f 40 01 	andn  %i5, %g1, %i5
c0a27200:	87 2e 40 0a 	sll  %i1, %o2, %g3
c0a27204:	88 08 c0 01 	and  %g3, %g1, %g4
c0a27208:	b6 11 00 1d 	or  %g4, %i5, %i3
c0a2720c:	f6 26 00 00 	st  %i3, [ %i0 ]
c0a27210:	96 10 00 1a 	mov  %i2, %o3
c0a27214:	92 10 00 18 	mov  %i0, %o1
c0a27218:	b4 10 00 1d 	mov  %i5, %i2
c0a2721c:	31 3e c4 c3 	sethi  %hi(0xfb130c00), %i0
c0a27220:	90 16 22 06 	or  %i0, 0x206, %o0	! fb130e06 <curr_flash_pos+0x3a6d43de>
c0a27224:	77 d7 66 68 	call  a0000bc4 <_ilog>
c0a27228:	b0 16 23 06 	or  %i0, 0x306, %i0
c0a2722c:	77 d7 66 66 	call  a0000bc4 <_ilog>
c0a27230:	81 e8 00 00 	restore 

c0a27234 <dumpMemory32>:
c0a27234:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27238:	39 3e 84 c2 	sethi  %hi(0xfa130800), %i4
c0a2723c:	ba 10 20 00 	clr  %i5
c0a27240:	80 8e 20 03 	btst  3, %i0
c0a27244:	02 80 00 07 	be  c0a27260 <dumpMemory32+0x2c>
c0a27248:	b8 17 20 06 	or  %i4, 6, %i4
c0a2724c:	b2 10 00 18 	mov  %i0, %i1
c0a27250:	31 3e 44 c4 	sethi  %hi(0xf9131000), %i0
c0a27254:	b0 16 20 06 	or  %i0, 6, %i0	! f9131006 <curr_flash_pos+0x386d45de>
c0a27258:	77 d7 66 5b 	call  a0000bc4 <_ilog>
c0a2725c:	81 e8 00 00 	restore 
c0a27260:	80 a7 40 19 	cmp  %i5, %i1
c0a27264:	16 80 00 09 	bge  c0a27288 <dumpMemory32+0x54>
c0a27268:	01 00 00 00 	nop 
c0a2726c:	d4 06 00 00 	ld  [ %i0 ], %o2
c0a27270:	92 10 00 18 	mov  %i0, %o1
c0a27274:	90 10 00 1c 	mov  %i4, %o0
c0a27278:	77 d7 66 53 	call  a0000bc4 <_ilog>
c0a2727c:	b0 06 20 04 	add  %i0, 4, %i0
c0a27280:	10 bf ff f8 	b  c0a27260 <dumpMemory32+0x2c>
c0a27284:	ba 07 60 01 	inc  %i5
c0a27288:	81 c7 e0 08 	ret 
c0a2728c:	81 e8 00 00 	restore 

c0a27290 <callFunction>:
c0a27290:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27294:	98 10 00 1d 	mov  %i5, %o4
c0a27298:	96 10 00 1c 	mov  %i4, %o3
c0a2729c:	94 10 00 1b 	mov  %i3, %o2
c0a272a0:	92 10 00 1a 	mov  %i2, %o1
c0a272a4:	9f c6 00 00 	call  %i0
c0a272a8:	90 10 00 19 	mov  %i1, %o0
c0a272ac:	81 c7 e0 08 	ret 
c0a272b0:	81 e8 00 00 	restore 

c0a272b4 <readMemory16>:
c0a272b4:	d4 12 00 00 	lduh  [ %o0 ], %o2
c0a272b8:	92 10 00 08 	mov  %o0, %o1
c0a272bc:	83 2a a0 10 	sll  %o2, 0x10, %g1
c0a272c0:	11 3e 84 c4 	sethi  %hi(0xfa131000), %o0
c0a272c4:	95 30 60 10 	srl  %g1, 0x10, %o2
c0a272c8:	90 12 22 06 	or  %o0, 0x206, %o0
c0a272cc:	82 13 c0 00 	mov  %o7, %g1
c0a272d0:	77 d7 66 3d 	call  a0000bc4 <_ilog>
c0a272d4:	9e 10 40 00 	mov  %g1, %o7

c0a272d8 <writeMemory16>:
c0a272d8:	d2 32 00 00 	sth  %o1, [ %o0 ]
c0a272dc:	94 10 00 09 	mov  %o1, %o2
c0a272e0:	92 10 00 08 	mov  %o0, %o1
c0a272e4:	11 3e 84 c4 	sethi  %hi(0xfa131000), %o0
c0a272e8:	90 12 23 06 	or  %o0, 0x306, %o0	! fa131306 <curr_flash_pos+0x396d48de>
c0a272ec:	82 13 c0 00 	mov  %o7, %g1
c0a272f0:	77 d7 66 35 	call  a0000bc4 <_ilog>
c0a272f4:	9e 10 40 00 	mov  %g1, %o7

c0a272f8 <readModifyWriteMemory16>:
c0a272f8:	80 8a 80 09 	btst  %o2, %o1
c0a272fc:	02 80 00 07 	be  c0a27318 <readModifyWriteMemory16+0x20>
c0a27300:	96 10 00 0a 	mov  %o2, %o3
c0a27304:	94 10 00 09 	mov  %o1, %o2
c0a27308:	07 3e c4 c5 	sethi  %hi(0xfb131400), %g3
c0a2730c:	92 10 00 08 	mov  %o0, %o1
c0a27310:	10 80 00 0d 	b  c0a27344 <readModifyWriteMemory16+0x4c>
c0a27314:	90 10 e1 06 	or  %g3, 0x106, %o0
c0a27318:	c2 12 00 00 	lduh  [ %o0 ], %g1
c0a2731c:	92 12 40 01 	or  %o1, %g1, %o1
c0a27320:	96 2a 40 0a 	andn  %o1, %o2, %o3
c0a27324:	95 28 60 10 	sll  %g1, 0x10, %o2
c0a27328:	d6 32 00 00 	sth  %o3, [ %o0 ]
c0a2732c:	85 2a e0 10 	sll  %o3, 0x10, %g2
c0a27330:	92 10 00 08 	mov  %o0, %o1
c0a27334:	97 30 a0 10 	srl  %g2, 0x10, %o3
c0a27338:	11 3e c4 c5 	sethi  %hi(0xfb131400), %o0
c0a2733c:	95 32 a0 10 	srl  %o2, 0x10, %o2
c0a27340:	90 12 20 06 	or  %o0, 6, %o0
c0a27344:	82 13 c0 00 	mov  %o7, %g1
c0a27348:	77 d7 66 1f 	call  a0000bc4 <_ilog>
c0a2734c:	9e 10 40 00 	mov  %g1, %o7

c0a27350 <readMemory8>:
c0a27350:	d4 0a 00 00 	ldub  [ %o0 ], %o2
c0a27354:	92 10 00 08 	mov  %o0, %o1
c0a27358:	11 3e 84 c2 	sethi  %hi(0xfa130800), %o0
c0a2735c:	90 12 20 06 	or  %o0, 6, %o0	! fa130806 <curr_flash_pos+0x396d3dde>
c0a27360:	82 13 c0 00 	mov  %o7, %g1
c0a27364:	77 d7 66 18 	call  a0000bc4 <_ilog>
c0a27368:	9e 10 40 00 	mov  %g1, %o7

c0a2736c <writeMemory8>:
c0a2736c:	d2 2a 00 00 	stb  %o1, [ %o0 ]
c0a27370:	94 10 00 09 	mov  %o1, %o2
c0a27374:	92 10 00 08 	mov  %o0, %o1
c0a27378:	11 3e 84 c2 	sethi  %hi(0xfa130800), %o0
c0a2737c:	90 12 21 06 	or  %o0, 0x106, %o0	! fa130906 <curr_flash_pos+0x396d3ede>
c0a27380:	82 13 c0 00 	mov  %o7, %g1
c0a27384:	77 d7 66 10 	call  a0000bc4 <_ilog>
c0a27388:	9e 10 40 00 	mov  %g1, %o7

c0a2738c <UTIL_printTimingEntriesTable>:
c0a2738c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27390:	35 3e 47 03 	sethi  %hi(0xf91c0c00), %i2
c0a27394:	31 28 40 10 	sethi  %hi(0xa1004000), %i0
c0a27398:	33 3e 07 02 	sethi  %hi(0xf81c0800), %i1
c0a2739c:	ba 16 22 64 	or  %i0, 0x264, %i5
c0a273a0:	21 3e c7 02 	sethi  %hi(0xfb1c0800), %l0
c0a273a4:	a4 16 a1 06 	or  %i2, 0x106, %l2
c0a273a8:	b8 10 20 00 	clr  %i4
c0a273ac:	a2 10 00 1d 	mov  %i5, %l1
c0a273b0:	b2 16 61 06 	or  %i1, 0x106, %i1
c0a273b4:	a0 14 22 06 	or  %l0, 0x206, %l0
c0a273b8:	b4 16 a2 06 	or  %i2, 0x206, %i2
c0a273bc:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
c0a273c0:	80 a0 60 00 	cmp  %g1, 0
c0a273c4:	12 80 00 0a 	bne  c0a273ec <UTIL_printTimingEntriesTable+0x60>
c0a273c8:	01 00 00 00 	nop 
c0a273cc:	b8 07 20 01 	inc  %i4
c0a273d0:	80 a7 20 10 	cmp  %i4, 0x10
c0a273d4:	12 bf ff fa 	bne  c0a273bc <UTIL_printTimingEntriesTable+0x30>
c0a273d8:	ba 07 60 20 	add  %i5, 0x20, %i5
c0a273dc:	b4 10 22 00 	mov  0x200, %i2
c0a273e0:	b2 10 20 00 	clr  %i1
c0a273e4:	77 d7 64 49 	call  a0000508 <memset>
c0a273e8:	91 ee 22 64 	restore  %i0, 0x264, %o0
c0a273ec:	77 d7 65 f6 	call  a0000bc4 <_ilog>
c0a273f0:	90 10 00 19 	mov  %i1, %o0
c0a273f4:	d6 07 60 04 	ld  [ %i5 + 4 ], %o3
c0a273f8:	d4 07 40 00 	ld  [ %i5 ], %o2
c0a273fc:	92 10 00 1c 	mov  %i4, %o1
c0a27400:	77 d7 65 f1 	call  a0000bc4 <_ilog>
c0a27404:	90 10 00 10 	mov  %l0, %o0
c0a27408:	92 10 20 04 	mov  4, %o1
c0a2740c:	77 d7 65 ee 	call  a0000bc4 <_ilog>
c0a27410:	90 10 00 12 	mov  %l2, %o0
c0a27414:	e6 0f 60 1c 	ldub  [ %i5 + 0x1c ], %l3
c0a27418:	a9 2f 20 03 	sll  %i4, 3, %l4
c0a2741c:	b6 04 e0 01 	add  %l3, 1, %i3
c0a27420:	84 0e e0 03 	and  %i3, 3, %g2
c0a27424:	b6 08 a0 ff 	and  %g2, 0xff, %i3
c0a27428:	82 05 00 1b 	add  %l4, %i3, %g1
c0a2742c:	82 00 60 02 	add  %g1, 2, %g1
c0a27430:	83 28 60 02 	sll  %g1, 2, %g1
c0a27434:	82 04 40 01 	add  %l1, %g1, %g1
c0a27438:	d2 00 60 04 	ld  [ %g1 + 4 ], %o1
c0a2743c:	a6 10 00 02 	mov  %g2, %l3
c0a27440:	77 d7 65 e1 	call  a0000bc4 <_ilog>
c0a27444:	90 10 00 1a 	mov  %i2, %o0
c0a27448:	c2 0f 60 1c 	ldub  [ %i5 + 0x1c ], %g1
c0a2744c:	80 a6 c0 01 	cmp  %i3, %g1
c0a27450:	12 bf ff f4 	bne  c0a27420 <UTIL_printTimingEntriesTable+0x94>
c0a27454:	b6 04 e0 01 	add  %l3, 1, %i3
c0a27458:	10 bf ff de 	b  c0a273d0 <UTIL_printTimingEntriesTable+0x44>
c0a2745c:	b8 07 20 01 	inc  %i4

c0a27460 <UTIL_timingProfileWatchdogEnable>:
c0a27460:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27464:	3b 28 40 11 	sethi  %hi(0xa1004400), %i5
c0a27468:	c2 07 60 64 	ld  [ %i5 + 0x64 ], %g1	! a1004464 <watchdogTimer.lto_priv.324>
c0a2746c:	80 a0 60 00 	cmp  %g1, 0
c0a27470:	12 80 00 0b 	bne  c0a2749c <UTIL_timingProfileWatchdogEnable+0x3c>
c0a27474:	80 a6 20 00 	cmp  %i0, 0
c0a27478:	02 80 00 03 	be  c0a27484 <UTIL_timingProfileWatchdogEnable+0x24>
c0a2747c:	94 10 20 05 	mov  5, %o2
c0a27480:	94 10 00 18 	mov  %i0, %o2
c0a27484:	92 10 20 01 	mov  1, %o1
c0a27488:	11 28 00 17 	sethi  %hi(0xa0005c00), %o0
c0a2748c:	77 d7 7a 15 	call  a0005ce0 <TIMING_TimerRegisterHandler>
c0a27490:	90 12 20 60 	or  %o0, 0x60, %o0	! a0005c60 <watchdogCallback>
c0a27494:	d0 27 60 64 	st  %o0, [ %i5 + 0x64 ]
c0a27498:	80 a6 20 00 	cmp  %i0, 0
c0a2749c:	02 80 00 06 	be  c0a274b4 <UTIL_timingProfileWatchdogEnable+0x54>
c0a274a0:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
c0a274a4:	d0 07 60 64 	ld  [ %i5 + 0x64 ], %o0
c0a274a8:	f0 20 60 6c 	st  %i0, [ %g1 + 0x6c ]
c0a274ac:	77 d7 67 9b 	call  a0001318 <TIMING_TimerResetTimeout>
c0a274b0:	92 10 00 18 	mov  %i0, %o1
c0a274b4:	77 d7 67 83 	call  a00012c0 <TIMING_TimerStart>
c0a274b8:	d0 07 60 64 	ld  [ %i5 + 0x64 ], %o0
c0a274bc:	77 d7 6e 6b 	call  a0002e68 <LEON_TimerRead>
c0a274c0:	01 00 00 00 	nop 
c0a274c4:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
c0a274c8:	d0 20 60 68 	st  %o0, [ %g1 + 0x68 ]	! a1004468 <watchdogStart.lto_priv.322>
c0a274cc:	81 c7 e0 08 	ret 
c0a274d0:	81 e8 00 00 	restore 

c0a274d4 <UTIL_timingProfileWatchdogDisable>:
c0a274d4:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
c0a274d8:	d0 00 60 64 	ld  [ %g1 + 0x64 ], %o0	! a1004464 <watchdogTimer.lto_priv.324>
c0a274dc:	82 13 c0 00 	mov  %o7, %g1
c0a274e0:	77 d7 67 86 	call  a00012f8 <TIMING_TimerStop>
c0a274e4:	9e 10 40 00 	mov  %g1, %o7

c0a274e8 <showTimers>:
c0a274e8:	9d e3 bf e0 	save  %sp, -32, %sp
c0a274ec:	3b 28 40 11 	sethi  %hi(0xa1004400), %i5
c0a274f0:	35 3e c7 00 	sethi  %hi(0xfb1c0000), %i2
c0a274f4:	37 3e c7 02 	sethi  %hi(0xfb1c0800), %i3
c0a274f8:	ba 17 60 70 	or  %i5, 0x70, %i5
c0a274fc:	b8 10 20 00 	clr  %i4
c0a27500:	b4 16 a2 06 	or  %i2, 0x206, %i2
c0a27504:	b6 16 e0 06 	or  %i3, 6, %i3
c0a27508:	d6 07 60 04 	ld  [ %i5 + 4 ], %o3
c0a2750c:	d4 07 40 00 	ld  [ %i5 ], %o2
c0a27510:	92 10 00 1c 	mov  %i4, %o1
c0a27514:	77 d7 65 ac 	call  a0000bc4 <_ilog>
c0a27518:	90 10 00 1a 	mov  %i2, %o0
c0a2751c:	d6 07 60 08 	ld  [ %i5 + 8 ], %o3
c0a27520:	d4 0f 60 0d 	ldub  [ %i5 + 0xd ], %o2
c0a27524:	d2 0f 60 0c 	ldub  [ %i5 + 0xc ], %o1
c0a27528:	77 d7 65 a7 	call  a0000bc4 <_ilog>
c0a2752c:	90 10 00 1b 	mov  %i3, %o0
c0a27530:	b8 07 20 01 	inc  %i4
c0a27534:	80 a7 20 39 	cmp  %i4, 0x39
c0a27538:	12 bf ff f4 	bne  c0a27508 <showTimers+0x20>
c0a2753c:	ba 07 60 10 	add  %i5, 0x10, %i5
c0a27540:	81 c7 e0 08 	ret 
c0a27544:	81 e8 00 00 	restore 

c0a27548 <startTimer>:
c0a27548:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2754c:	11 3e 47 00 	sethi  %hi(0xf91c0000), %o0
c0a27550:	92 10 00 18 	mov  %i0, %o1
c0a27554:	77 d7 65 9c 	call  a0000bc4 <_ilog>
c0a27558:	90 12 23 06 	or  %o0, 0x306, %o0
c0a2755c:	b1 2e 20 04 	sll  %i0, 4, %i0
c0a27560:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
c0a27564:	82 10 60 70 	or  %g1, 0x70, %g1	! a1004470 <_TIMING_handlers>
c0a27568:	77 d7 67 56 	call  a00012c0 <TIMING_TimerStart>
c0a2756c:	91 e8 40 18 	restore  %g1, %i0, %o0

c0a27570 <stopTimer>:
c0a27570:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27574:	11 3e 47 01 	sethi  %hi(0xf91c0400), %o0
c0a27578:	92 10 00 18 	mov  %i0, %o1
c0a2757c:	77 d7 65 92 	call  a0000bc4 <_ilog>
c0a27580:	90 12 20 06 	or  %o0, 6, %o0
c0a27584:	b1 2e 20 04 	sll  %i0, 4, %i0
c0a27588:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
c0a2758c:	82 10 60 70 	or  %g1, 0x70, %g1	! a1004470 <_TIMING_handlers>
c0a27590:	77 d7 67 5a 	call  a00012f8 <TIMING_TimerStop>
c0a27594:	91 e8 40 18 	restore  %g1, %i0, %o0

c0a27598 <changeTimeout>:
c0a27598:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2759c:	11 3e 87 01 	sethi  %hi(0xfa1c0400), %o0
c0a275a0:	92 10 00 18 	mov  %i0, %o1
c0a275a4:	94 10 00 19 	mov  %i1, %o2
c0a275a8:	77 d7 65 87 	call  a0000bc4 <_ilog>
c0a275ac:	90 12 21 06 	or  %o0, 0x106, %o0
c0a275b0:	b1 2e 20 04 	sll  %i0, 4, %i0
c0a275b4:	03 28 40 11 	sethi  %hi(0xa1004400), %g1
c0a275b8:	82 10 60 70 	or  %g1, 0x70, %g1	! a1004470 <_TIMING_handlers>
c0a275bc:	77 d7 67 57 	call  a0001318 <TIMING_TimerResetTimeout>
c0a275c0:	91 e8 40 18 	restore  %g1, %i0, %o0

c0a275c4 <XADC_getVoltageIcmd>:
c0a275c4:	9d e3 bf d8 	save  %sp, -40, %sp
c0a275c8:	03 28 00 82 	sethi  %hi(0xa0020800), %g1
c0a275cc:	fa 00 61 68 	ld  [ %g1 + 0x168 ], %i5	! a0020968 <readMask.lto_priv.325>
c0a275d0:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
c0a275d4:	92 07 bf fc 	add  %fp, -4, %o1
c0a275d8:	77 d7 73 19 	call  a000423c <bb_top_drpRead>
c0a275dc:	90 10 20 01 	mov  1, %o0
c0a275e0:	91 2a 20 10 	sll  %o0, 0x10, %o0
c0a275e4:	85 32 20 14 	srl  %o0, 0x14, %g2
c0a275e8:	86 58 ab b8 	smul  %g2, 0xbb8, %g3
c0a275ec:	89 30 e0 0c 	srl  %g3, 0xc, %g4
c0a275f0:	81 80 20 00 	wr  %g0, %y
c0a275f4:	01 00 00 00 	nop 
c0a275f8:	01 00 00 00 	nop 
c0a275fc:	01 00 00 00 	nop 
c0a27600:	92 71 23 e8 	udiv  %g4, 0x3e8, %o1
c0a27604:	83 2a 60 07 	sll  %o1, 7, %g1
c0a27608:	95 2a 60 02 	sll  %o1, 2, %o2
c0a2760c:	96 20 40 0a 	sub  %g1, %o2, %o3
c0a27610:	98 02 c0 09 	add  %o3, %o1, %o4
c0a27614:	9b 2b 20 03 	sll  %o4, 3, %o5
c0a27618:	39 3e 8b c1 	sethi  %hi(0xfa2f0400), %i4
c0a2761c:	b0 21 00 0d 	sub  %g4, %o5, %i0
c0a27620:	90 17 22 06 	or  %i4, 0x206, %o0
c0a27624:	b3 2e 20 10 	sll  %i0, 0x10, %i1
c0a27628:	b5 2a 60 10 	sll  %o1, 0x10, %i2
c0a2762c:	95 36 60 10 	srl  %i1, 0x10, %o2
c0a27630:	77 d7 65 65 	call  a0000bc4 <_ilog>
c0a27634:	93 36 a0 10 	srl  %i2, 0x10, %o1
c0a27638:	92 07 bf fc 	add  %fp, -4, %o1
c0a2763c:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
c0a27640:	77 d7 72 ff 	call  a000423c <bb_top_drpRead>
c0a27644:	90 10 20 02 	mov  2, %o0
c0a27648:	91 2a 20 10 	sll  %o0, 0x10, %o0
c0a2764c:	85 32 20 14 	srl  %o0, 0x14, %g2
c0a27650:	86 58 ab b8 	smul  %g2, 0xbb8, %g3
c0a27654:	89 30 e0 0c 	srl  %g3, 0xc, %g4
c0a27658:	81 80 20 00 	wr  %g0, %y
c0a2765c:	01 00 00 00 	nop 
c0a27660:	01 00 00 00 	nop 
c0a27664:	01 00 00 00 	nop 
c0a27668:	92 71 23 e8 	udiv  %g4, 0x3e8, %o1
c0a2766c:	83 2a 60 07 	sll  %o1, 7, %g1
c0a27670:	95 2a 60 02 	sll  %o1, 2, %o2
c0a27674:	96 20 40 0a 	sub  %g1, %o2, %o3
c0a27678:	98 02 c0 09 	add  %o3, %o1, %o4
c0a2767c:	9b 2b 20 03 	sll  %o4, 3, %o5
c0a27680:	90 17 23 06 	or  %i4, 0x306, %o0
c0a27684:	b0 21 00 0d 	sub  %g4, %o5, %i0
c0a27688:	b5 2a 60 10 	sll  %o1, 0x10, %i2
c0a2768c:	b3 2e 20 10 	sll  %i0, 0x10, %i1
c0a27690:	93 36 a0 10 	srl  %i2, 0x10, %o1
c0a27694:	77 d7 65 4c 	call  a0000bc4 <_ilog>
c0a27698:	95 36 60 10 	srl  %i1, 0x10, %o2
c0a2769c:	92 07 bf fc 	add  %fp, -4, %o1
c0a276a0:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
c0a276a4:	77 d7 72 e6 	call  a000423c <bb_top_drpRead>
c0a276a8:	90 10 20 06 	mov  6, %o0
c0a276ac:	bb 2a 20 10 	sll  %o0, 0x10, %i5
c0a276b0:	b9 37 60 14 	srl  %i5, 0x14, %i4
c0a276b4:	90 5f 2b b8 	smul  %i4, 0xbb8, %o0
c0a276b8:	85 32 20 0c 	srl  %o0, 0xc, %g2
c0a276bc:	81 80 20 00 	wr  %g0, %y
c0a276c0:	01 00 00 00 	nop 
c0a276c4:	01 00 00 00 	nop 
c0a276c8:	01 00 00 00 	nop 
c0a276cc:	86 70 a3 e8 	udiv  %g2, 0x3e8, %g3
c0a276d0:	b1 28 e0 10 	sll  %g3, 0x10, %i0
c0a276d4:	89 28 e0 02 	sll  %g3, 2, %g4
c0a276d8:	83 28 e0 07 	sll  %g3, 7, %g1
c0a276dc:	b3 36 20 10 	srl  %i0, 0x10, %i1
c0a276e0:	92 20 40 04 	sub  %g1, %g4, %o1
c0a276e4:	3b 3e 8b c2 	sethi  %hi(0xfa2f0800), %i5
c0a276e8:	94 02 40 03 	add  %o1, %g3, %o2
c0a276ec:	b0 17 60 06 	or  %i5, 6, %i0
c0a276f0:	97 2a a0 03 	sll  %o2, 3, %o3
c0a276f4:	98 20 80 0b 	sub  %g2, %o3, %o4
c0a276f8:	9b 2b 20 10 	sll  %o4, 0x10, %o5
c0a276fc:	b5 33 60 10 	srl  %o5, 0x10, %i2
c0a27700:	77 d7 65 31 	call  a0000bc4 <_ilog>
c0a27704:	81 e8 00 00 	restore 

c0a27708 <XADC_getFpgaTempIcmd>:
c0a27708:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2770c:	77 d7 98 2c 	call  a000d7bc <XADC_readTemperature>
c0a27710:	31 3e 8b c0 	sethi  %hi(0xfa2f0000), %i0
c0a27714:	91 2a 20 10 	sll  %o0, 0x10, %o0
c0a27718:	85 3a 20 10 	sra  %o0, 0x10, %g2
c0a2771c:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
c0a27720:	81 80 60 00 	wr  %g1, %y
c0a27724:	01 00 00 00 	nop 
c0a27728:	01 00 00 00 	nop 
c0a2772c:	01 00 00 00 	nop 
c0a27730:	b2 78 a0 64 	sdiv  %g2, 0x64, %i1
c0a27734:	b5 2e 60 02 	sll  %i1, 2, %i2
c0a27738:	83 2e 60 04 	sll  %i1, 4, %g1
c0a2773c:	82 06 80 01 	add  %i2, %g1, %g1
c0a27740:	b0 16 20 06 	or  %i0, 6, %i0
c0a27744:	87 28 60 02 	sll  %g1, 2, %g3
c0a27748:	88 00 40 03 	add  %g1, %g3, %g4
c0a2774c:	92 20 80 04 	sub  %g2, %g4, %o1
c0a27750:	95 2a 60 10 	sll  %o1, 0x10, %o2
c0a27754:	b5 3a a0 10 	sra  %o2, 0x10, %i2
c0a27758:	77 d7 65 1b 	call  a0000bc4 <_ilog>
c0a2775c:	81 e8 00 00 	restore 

c0a27760 <XADC_setFpgaWarningTemperature_2>:
c0a27760:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27764:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a27768:	90 10 20 5a 	mov  0x5a, %o0
c0a2776c:	92 17 62 80 	or  %i5, 0x280, %o1
c0a27770:	77 d7 80 13 	call  a00077bc <Config_ArbitrateGetVar>
c0a27774:	b2 10 00 18 	mov  %i0, %i1
c0a27778:	80 a2 20 00 	cmp  %o0, 0
c0a2777c:	02 80 00 0c 	be  c0a277ac <XADC_setFpgaWarningTemperature_2+0x4c>
c0a27780:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a27784:	f0 2f 62 80 	stb  %i0, [ %i5 + 0x280 ]
c0a27788:	94 17 62 80 	or  %i5, 0x280, %o2
c0a2778c:	f0 28 62 11 	stb  %i0, [ %g1 + 0x211 ]
c0a27790:	92 10 20 5a 	mov  0x5a, %o1
c0a27794:	90 10 20 04 	mov  4, %o0
c0a27798:	77 d7 7f 58 	call  a00074f8 <Config_ArbitrateSetVar>
c0a2779c:	31 3e 4b c0 	sethi  %hi(0xf92f0000), %i0
c0a277a0:	b0 16 21 06 	or  %i0, 0x106, %i0	! f92f0106 <curr_flash_pos+0x388936de>
c0a277a4:	77 d7 65 08 	call  a0000bc4 <_ilog>
c0a277a8:	81 e8 00 00 	restore 
c0a277ac:	81 c7 e0 08 	ret 
c0a277b0:	81 e8 00 00 	restore 

c0a277b4 <XADC_setFpgaWarningTemperature_3>:
c0a277b4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a277b8:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a277bc:	90 10 20 5a 	mov  0x5a, %o0
c0a277c0:	92 17 62 80 	or  %i5, 0x280, %o1
c0a277c4:	77 d7 7f fe 	call  a00077bc <Config_ArbitrateGetVar>
c0a277c8:	b2 10 00 18 	mov  %i0, %i1
c0a277cc:	80 a2 20 00 	cmp  %o0, 0
c0a277d0:	02 80 00 0c 	be  c0a27800 <XADC_setFpgaWarningTemperature_3+0x4c>
c0a277d4:	94 17 62 80 	or  %i5, 0x280, %o2
c0a277d8:	f0 2a a0 01 	stb  %i0, [ %o2 + 1 ]
c0a277dc:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a277e0:	92 10 20 5a 	mov  0x5a, %o1
c0a277e4:	f0 28 62 11 	stb  %i0, [ %g1 + 0x211 ]
c0a277e8:	90 10 20 04 	mov  4, %o0
c0a277ec:	77 d7 7f 43 	call  a00074f8 <Config_ArbitrateSetVar>
c0a277f0:	31 3e 4b c0 	sethi  %hi(0xf92f0000), %i0
c0a277f4:	b0 16 22 06 	or  %i0, 0x206, %i0	! f92f0206 <curr_flash_pos+0x388937de>
c0a277f8:	77 d7 64 f3 	call  a0000bc4 <_ilog>
c0a277fc:	81 e8 00 00 	restore 
c0a27800:	81 c7 e0 08 	ret 
c0a27804:	81 e8 00 00 	restore 

c0a27808 <XADC_setFpgaShutdownTemperature_2>:
c0a27808:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2780c:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a27810:	90 10 20 5a 	mov  0x5a, %o0
c0a27814:	92 17 62 80 	or  %i5, 0x280, %o1
c0a27818:	77 d7 7f e9 	call  a00077bc <Config_ArbitrateGetVar>
c0a2781c:	b2 10 00 18 	mov  %i0, %i1
c0a27820:	80 a2 20 00 	cmp  %o0, 0
c0a27824:	02 80 00 0c 	be  c0a27854 <XADC_setFpgaShutdownTemperature_2+0x4c>
c0a27828:	94 17 62 80 	or  %i5, 0x280, %o2
c0a2782c:	f0 2a a0 02 	stb  %i0, [ %o2 + 2 ]
c0a27830:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a27834:	92 10 20 5a 	mov  0x5a, %o1
c0a27838:	f0 28 62 12 	stb  %i0, [ %g1 + 0x212 ]
c0a2783c:	90 10 20 04 	mov  4, %o0
c0a27840:	77 d7 7f 2e 	call  a00074f8 <Config_ArbitrateSetVar>
c0a27844:	31 3e 4b c0 	sethi  %hi(0xf92f0000), %i0
c0a27848:	b0 16 23 06 	or  %i0, 0x306, %i0	! f92f0306 <curr_flash_pos+0x388938de>
c0a2784c:	77 d7 64 de 	call  a0000bc4 <_ilog>
c0a27850:	81 e8 00 00 	restore 
c0a27854:	81 c7 e0 08 	ret 
c0a27858:	81 e8 00 00 	restore 

c0a2785c <XADC_setFpgaShutdownTemperature_3>:
c0a2785c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a27860:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a27864:	90 10 20 5a 	mov  0x5a, %o0
c0a27868:	92 17 62 80 	or  %i5, 0x280, %o1
c0a2786c:	77 d7 7f d4 	call  a00077bc <Config_ArbitrateGetVar>
c0a27870:	b2 10 00 18 	mov  %i0, %i1
c0a27874:	80 a2 20 00 	cmp  %o0, 0
c0a27878:	02 80 00 0c 	be  c0a278a8 <XADC_setFpgaShutdownTemperature_3+0x4c>
c0a2787c:	94 17 62 80 	or  %i5, 0x280, %o2
c0a27880:	f0 2a a0 03 	stb  %i0, [ %o2 + 3 ]
c0a27884:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a27888:	92 10 20 5a 	mov  0x5a, %o1
c0a2788c:	f0 28 62 12 	stb  %i0, [ %g1 + 0x212 ]
c0a27890:	90 10 20 04 	mov  4, %o0
c0a27894:	77 d7 7f 19 	call  a00074f8 <Config_ArbitrateSetVar>
c0a27898:	31 3e 4b c1 	sethi  %hi(0xf92f0400), %i0
c0a2789c:	b0 16 20 06 	or  %i0, 6, %i0	! f92f0406 <curr_flash_pos+0x388939de>
c0a278a0:	77 d7 64 c9 	call  a0000bc4 <_ilog>
c0a278a4:	81 e8 00 00 	restore 
c0a278a8:	81 c7 e0 08 	ret 
c0a278ac:	81 e8 00 00 	restore 

c0a278b0 <MDIOD_aquantiaTestPatternForceError>:
c0a278b0:	94 10 00 09 	mov  %o1, %o2
c0a278b4:	92 10 00 08 	mov  %o0, %o1
c0a278b8:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a278bc:	90 12 23 90 	or  %o0, 0x390, %o0	! c0a33b90 <aquantiaTestPatternForceError.lto_priv.453>
c0a278c0:	82 13 c0 00 	mov  %o7, %g1
c0a278c4:	77 d7 9a 65 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a278c8:	9e 10 40 00 	mov  %g1, %o7

c0a278cc <MDIOD_aquantiaTestPatternMode7ForceError>:
c0a278cc:	94 10 00 09 	mov  %o1, %o2
c0a278d0:	92 10 00 08 	mov  %o0, %o1
c0a278d4:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a278d8:	90 12 23 98 	or  %o0, 0x398, %o0	! c0a33b98 <aquantiaTestPatternMode7ForceError.lto_priv.452>
c0a278dc:	82 13 c0 00 	mov  %o7, %g1
c0a278e0:	77 d7 9a 5e 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a278e4:	9e 10 40 00 	mov  %g1, %o7

c0a278e8 <MDIOD_aquantiaXAUIRxLocalFaultInjection>:
c0a278e8:	94 10 00 09 	mov  %o1, %o2
c0a278ec:	92 10 00 08 	mov  %o0, %o1
c0a278f0:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a278f4:	90 12 23 a0 	or  %o0, 0x3a0, %o0	! c0a33ba0 <aquantiaXAUIRxLocalFaultInjection.lto_priv.451>
c0a278f8:	82 13 c0 00 	mov  %o7, %g1
c0a278fc:	77 d7 9a 57 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27900:	9e 10 40 00 	mov  %g1, %o7

c0a27904 <MDIOD_aquantiaTestPatternExtendedSelect>:
c0a27904:	94 10 00 09 	mov  %o1, %o2
c0a27908:	92 10 00 08 	mov  %o0, %o1
c0a2790c:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a27910:	90 12 23 a8 	or  %o0, 0x3a8, %o0	! c0a33ba8 <aquantiaTestPatternExtendedSelect.lto_priv.450>
c0a27914:	82 13 c0 00 	mov  %o7, %g1
c0a27918:	77 d7 9a 50 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2791c:	9e 10 40 00 	mov  %g1, %o7

c0a27920 <MDIOD_aquantiaTestPatternCheckEnable>:
c0a27920:	94 10 00 09 	mov  %o1, %o2
c0a27924:	92 10 00 08 	mov  %o0, %o1
c0a27928:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a2792c:	90 12 23 b0 	or  %o0, 0x3b0, %o0	! c0a33bb0 <aquantiaTestPatternCheckEnable.lto_priv.449>
c0a27930:	82 13 c0 00 	mov  %o7, %g1
c0a27934:	77 d7 9a 49 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27938:	9e 10 40 00 	mov  %g1, %o7

c0a2793c <MDIOD_aquantiaTestPatternCheckPoint>:
c0a2793c:	94 10 00 09 	mov  %o1, %o2
c0a27940:	92 10 00 08 	mov  %o0, %o1
c0a27944:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a27948:	90 12 23 b8 	or  %o0, 0x3b8, %o0	! c0a33bb8 <aquantiaTestPatternCheckPoint.lto_priv.448>
c0a2794c:	82 13 c0 00 	mov  %o7, %g1
c0a27950:	77 d7 9a 42 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27954:	9e 10 40 00 	mov  %g1, %o7

c0a27958 <MDIOD_aquantiaTestPatternInsertExtraIdles>:
c0a27958:	94 10 00 09 	mov  %o1, %o2
c0a2795c:	92 10 00 08 	mov  %o0, %o1
c0a27960:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a27964:	90 12 23 c0 	or  %o0, 0x3c0, %o0	! c0a33bc0 <aquantiaTestPatternInsertExtraIdles.lto_priv.447>
c0a27968:	82 13 c0 00 	mov  %o7, %g1
c0a2796c:	77 d7 9a 3b 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27970:	9e 10 40 00 	mov  %g1, %o7

c0a27974 <MDIOD_aquantiaTestPatternCheckSelect>:
c0a27974:	94 10 00 09 	mov  %o1, %o2
c0a27978:	92 10 00 08 	mov  %o0, %o1
c0a2797c:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a27980:	90 12 23 c8 	or  %o0, 0x3c8, %o0	! c0a33bc8 <aquantiaTestPatternCheckSelect.lto_priv.446>
c0a27984:	82 13 c0 00 	mov  %o7, %g1
c0a27988:	77 d7 9a 34 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2798c:	9e 10 40 00 	mov  %g1, %o7

c0a27990 <MDIOD_aquantiaTestPatternChannelSelect>:
c0a27990:	94 10 00 09 	mov  %o1, %o2
c0a27994:	92 10 00 08 	mov  %o0, %o1
c0a27998:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a2799c:	90 12 23 d0 	or  %o0, 0x3d0, %o0	! c0a33bd0 <aquantiaTestPatternChannelSelect.lto_priv.445>
c0a279a0:	82 13 c0 00 	mov  %o7, %g1
c0a279a4:	77 d7 9a 2d 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a279a8:	9e 10 40 00 	mov  %g1, %o7

c0a279ac <MDIOD_aquantiaChannel0TestPatternErrorCounter>:
c0a279ac:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a279b0:	94 10 20 00 	clr  %o2
c0a279b4:	92 10 20 00 	clr  %o1
c0a279b8:	90 12 23 d8 	or  %o0, 0x3d8, %o0
c0a279bc:	82 13 c0 00 	mov  %o7, %g1
c0a279c0:	77 d7 9a 26 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a279c4:	9e 10 40 00 	mov  %g1, %o7

c0a279c8 <MDIOD_aquantiaChannel1TestPatternErrorCounter>:
c0a279c8:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a279cc:	94 10 20 00 	clr  %o2
c0a279d0:	92 10 20 00 	clr  %o1
c0a279d4:	90 12 23 e0 	or  %o0, 0x3e0, %o0
c0a279d8:	82 13 c0 00 	mov  %o7, %g1
c0a279dc:	77 d7 9a 1f 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a279e0:	9e 10 40 00 	mov  %g1, %o7

c0a279e4 <MDIOD_aquantiaChannel2TestPatternErrorCounter>:
c0a279e4:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a279e8:	94 10 20 00 	clr  %o2
c0a279ec:	92 10 20 00 	clr  %o1
c0a279f0:	90 12 23 e8 	or  %o0, 0x3e8, %o0
c0a279f4:	82 13 c0 00 	mov  %o7, %g1
c0a279f8:	77 d7 9a 18 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a279fc:	9e 10 40 00 	mov  %g1, %o7

c0a27a00 <MDIOD_aquantiaChannel3TestPatternErrorCounter>:
c0a27a00:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a27a04:	94 10 20 00 	clr  %o2
c0a27a08:	92 10 20 00 	clr  %o1
c0a27a0c:	90 12 23 f0 	or  %o0, 0x3f0, %o0
c0a27a10:	82 13 c0 00 	mov  %o7, %g1
c0a27a14:	77 d7 9a 11 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27a18:	9e 10 40 00 	mov  %g1, %o7

c0a27a1c <MDIOD_aquantiaTestPatternMode7ErrorCounter>:
c0a27a1c:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a27a20:	94 10 20 00 	clr  %o2
c0a27a24:	92 10 20 00 	clr  %o1
c0a27a28:	90 12 23 f8 	or  %o0, 0x3f8, %o0
c0a27a2c:	82 13 c0 00 	mov  %o7, %g1
c0a27a30:	77 d7 9a 0a 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27a34:	9e 10 40 00 	mov  %g1, %o7

c0a27a38 <MDIOD_aquantiaXauiTxErrorInjectionLaneSelect>:
c0a27a38:	94 10 00 09 	mov  %o1, %o2
c0a27a3c:	92 10 00 08 	mov  %o0, %o1
c0a27a40:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27a44:	90 12 20 00 	mov  %o0, %o0	! c0a33c00 <aquantiaXauiTxErrorInjectionLaneSelect.lto_priv.439>
c0a27a48:	82 13 c0 00 	mov  %o7, %g1
c0a27a4c:	77 d7 9a 03 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27a50:	9e 10 40 00 	mov  %g1, %o7

c0a27a54 <MDIOD_aquantiaXauiTxInjectSynchronizationError>:
c0a27a54:	94 10 00 09 	mov  %o1, %o2
c0a27a58:	92 10 00 08 	mov  %o0, %o1
c0a27a5c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27a60:	90 12 20 08 	or  %o0, 8, %o0	! c0a33c08 <aquantiaXauiTxInjectSynchronizationError.lto_priv.438>
c0a27a64:	82 13 c0 00 	mov  %o7, %g1
c0a27a68:	77 d7 99 fc 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27a6c:	9e 10 40 00 	mov  %g1, %o7

c0a27a70 <MDIOD_aquantiaXauiTxInjectAlignmentError>:
c0a27a70:	94 10 00 09 	mov  %o1, %o2
c0a27a74:	92 10 00 08 	mov  %o0, %o1
c0a27a78:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27a7c:	90 12 20 10 	or  %o0, 0x10, %o0	! c0a33c10 <aquantiaXauiTxInjectAlignmentError.lto_priv.437>
c0a27a80:	82 13 c0 00 	mov  %o7, %g1
c0a27a84:	77 d7 99 f5 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27a88:	9e 10 40 00 	mov  %g1, %o7

c0a27a8c <MDIOD_aquantiaXauiTxInjectCodeViolation>:
c0a27a8c:	94 10 00 09 	mov  %o1, %o2
c0a27a90:	92 10 00 08 	mov  %o0, %o1
c0a27a94:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27a98:	90 12 20 18 	or  %o0, 0x18, %o0	! c0a33c18 <aquantiaXauiTxInjectCodeViolation.lto_priv.436>
c0a27a9c:	82 13 c0 00 	mov  %o7, %g1
c0a27aa0:	77 d7 99 ee 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27aa4:	9e 10 40 00 	mov  %g1, %o7

c0a27aa8 <MDIOD_aquantiaXauiTx10BViolationCodeword>:
c0a27aa8:	94 10 00 09 	mov  %o1, %o2
c0a27aac:	92 10 00 08 	mov  %o0, %o1
c0a27ab0:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27ab4:	90 12 20 20 	or  %o0, 0x20, %o0	! c0a33c20 <aquantiaXauiTx10BViolationCodeword.lto_priv.435>
c0a27ab8:	82 13 c0 00 	mov  %o7, %g1
c0a27abc:	77 d7 99 e7 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27ac0:	9e 10 40 00 	mov  %g1, %o7

c0a27ac4 <MDIOD_aquantiaPhyXsSystemLoopbackPassThrough>:
c0a27ac4:	94 10 00 09 	mov  %o1, %o2
c0a27ac8:	92 10 00 08 	mov  %o0, %o1
c0a27acc:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27ad0:	90 12 20 28 	or  %o0, 0x28, %o0	! c0a33c28 <aquantiaPhyXsSystemLoopbackPassThrough.lto_priv.434>
c0a27ad4:	82 13 c0 00 	mov  %o7, %g1
c0a27ad8:	77 d7 99 e0 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27adc:	9e 10 40 00 	mov  %g1, %o7

c0a27ae0 <MDIOD_aquantiaPhyXsSystemLoopbackEnable>:
c0a27ae0:	94 10 00 09 	mov  %o1, %o2
c0a27ae4:	92 10 00 08 	mov  %o0, %o1
c0a27ae8:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27aec:	90 12 20 30 	or  %o0, 0x30, %o0	! c0a33c30 <aquantiaPhyXsSystemLoopbackEnable.lto_priv.433>
c0a27af0:	82 13 c0 00 	mov  %o7, %g1
c0a27af4:	77 d7 99 d9 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27af8:	9e 10 40 00 	mov  %g1, %o7

c0a27afc <MDIOD_aquantiaXauiTxLocalFaultInjection>:
c0a27afc:	94 10 00 09 	mov  %o1, %o2
c0a27b00:	92 10 00 08 	mov  %o0, %o1
c0a27b04:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27b08:	90 12 20 38 	or  %o0, 0x38, %o0	! c0a33c38 <aquantiaXauiTxLocalFaultInjection.lto_priv.432>
c0a27b0c:	82 13 c0 00 	mov  %o7, %g1
c0a27b10:	77 d7 99 d2 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27b14:	9e 10 40 00 	mov  %g1, %o7

c0a27b18 <MDIOD_aquantiaRestartAutonegotiation>:
c0a27b18:	94 10 00 09 	mov  %o1, %o2
c0a27b1c:	92 10 00 08 	mov  %o0, %o1
c0a27b20:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27b24:	90 12 20 40 	or  %o0, 0x40, %o0	! c0a33c40 <aquantiaRestartAutonegotiation.lto_priv.431>
c0a27b28:	82 13 c0 00 	mov  %o7, %g1
c0a27b2c:	77 d7 99 cb 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27b30:	9e 10 40 00 	mov  %g1, %o7

c0a27b34 <MDIOD_aquantiaSerdesStartUpMode>:
c0a27b34:	94 10 00 09 	mov  %o1, %o2
c0a27b38:	92 10 00 08 	mov  %o0, %o1
c0a27b3c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27b40:	90 12 20 48 	or  %o0, 0x48, %o0	! c0a33c48 <aquantiaSerdesStartUpMode.lto_priv.430>
c0a27b44:	82 13 c0 00 	mov  %o7, %g1
c0a27b48:	77 d7 99 c4 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27b4c:	9e 10 40 00 	mov  %g1, %o7

c0a27b50 <MDIOD_aquantiaAutonegotiationTimeout>:
c0a27b50:	94 10 00 09 	mov  %o1, %o2
c0a27b54:	92 10 00 08 	mov  %o0, %o1
c0a27b58:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27b5c:	90 12 20 50 	or  %o0, 0x50, %o0	! c0a33c50 <aquantiaAutonegotiationTimeout.lto_priv.429>
c0a27b60:	82 13 c0 00 	mov  %o7, %g1
c0a27b64:	77 d7 99 bd 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27b68:	9e 10 40 00 	mov  %g1, %o7

c0a27b6c <MDIOD_aquantiaAutonegotiationTimeoutMod>:
c0a27b6c:	94 10 00 09 	mov  %o1, %o2
c0a27b70:	92 10 00 08 	mov  %o0, %o1
c0a27b74:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27b78:	90 12 20 58 	or  %o0, 0x58, %o0	! c0a33c58 <aquantiaAutonegotiationTimeoutMod.lto_priv.428>
c0a27b7c:	82 13 c0 00 	mov  %o7, %g1
c0a27b80:	77 d7 99 b6 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27b84:	9e 10 40 00 	mov  %g1, %o7

c0a27b88 <MDIOD_aquantiaLinkPartner1000BaseTFullDuplexAbility>:
c0a27b88:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27b8c:	94 10 20 00 	clr  %o2
c0a27b90:	92 10 20 00 	clr  %o1
c0a27b94:	90 12 20 60 	or  %o0, 0x60, %o0
c0a27b98:	82 13 c0 00 	mov  %o7, %g1
c0a27b9c:	77 d7 99 af 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27ba0:	9e 10 40 00 	mov  %g1, %o7

c0a27ba4 <MDIOD_aquantiaLinkPartner1000BaseTHalfDuplexAbility>:
c0a27ba4:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27ba8:	94 10 20 00 	clr  %o2
c0a27bac:	92 10 20 00 	clr  %o1
c0a27bb0:	90 12 20 68 	or  %o0, 0x68, %o0
c0a27bb4:	82 13 c0 00 	mov  %o7, %g1
c0a27bb8:	77 d7 99 a8 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27bbc:	9e 10 40 00 	mov  %g1, %o7

c0a27bc0 <MDIOD_aquantiaLinkPartnerShortReach>:
c0a27bc0:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27bc4:	94 10 20 00 	clr  %o2
c0a27bc8:	92 10 20 00 	clr  %o1
c0a27bcc:	90 12 20 70 	or  %o0, 0x70, %o0
c0a27bd0:	82 13 c0 00 	mov  %o7, %g1
c0a27bd4:	77 d7 99 a1 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27bd8:	9e 10 40 00 	mov  %g1, %o7

c0a27bdc <MDIOD_aquantialLinkPartnerAqRateDownshiftCapability>:
c0a27bdc:	94 10 00 09 	mov  %o1, %o2
c0a27be0:	92 10 00 08 	mov  %o0, %o1
c0a27be4:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27be8:	90 12 20 78 	or  %o0, 0x78, %o0	! c0a33c78 <aquantiaLinkPartnerAqRateDownshiftCapability.lto_priv.424>
c0a27bec:	82 13 c0 00 	mov  %o7, %g1
c0a27bf0:	77 d7 99 9a 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27bf4:	9e 10 40 00 	mov  %g1, %o7

c0a27bf8 <MDIOD_aquantiaLinkPartner5G>:
c0a27bf8:	94 10 00 09 	mov  %o1, %o2
c0a27bfc:	92 10 00 08 	mov  %o0, %o1
c0a27c00:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27c04:	90 12 20 80 	or  %o0, 0x80, %o0	! c0a33c80 <aquantiaLinkPartner5G.lto_priv.423>
c0a27c08:	82 13 c0 00 	mov  %o7, %g1
c0a27c0c:	77 d7 99 93 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27c10:	9e 10 40 00 	mov  %g1, %o7

c0a27c14 <MDIOD_aquantiaLinkPartner2G>:
c0a27c14:	94 10 00 09 	mov  %o1, %o2
c0a27c18:	92 10 00 08 	mov  %o0, %o1
c0a27c1c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27c20:	90 12 20 88 	or  %o0, 0x88, %o0	! c0a33c88 <aquantiaLinkPartner2G.lto_priv.422>
c0a27c24:	82 13 c0 00 	mov  %o7, %g1
c0a27c28:	77 d7 99 8c 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27c2c:	9e 10 40 00 	mov  %g1, %o7

c0a27c30 <MDIOD_aquantiaLinkPartner>:
c0a27c30:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27c34:	94 10 20 00 	clr  %o2
c0a27c38:	92 10 20 00 	clr  %o1
c0a27c3c:	90 12 20 90 	or  %o0, 0x90, %o0
c0a27c40:	82 13 c0 00 	mov  %o7, %g1
c0a27c44:	77 d7 99 85 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27c48:	9e 10 40 00 	mov  %g1, %o7

c0a27c4c <MDIOD_aquantiaAutonegotiationProtocolErrorState>:
c0a27c4c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27c50:	94 10 20 00 	clr  %o2
c0a27c54:	92 10 20 00 	clr  %o1
c0a27c58:	90 12 20 98 	or  %o0, 0x98, %o0
c0a27c5c:	82 13 c0 00 	mov  %o7, %g1
c0a27c60:	77 d7 99 7e 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27c64:	9e 10 40 00 	mov  %g1, %o7

c0a27c68 <MDIOD_aquantiaFlpIdleErrorState>:
c0a27c68:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27c6c:	94 10 20 00 	clr  %o2
c0a27c70:	92 10 20 00 	clr  %o1
c0a27c74:	90 12 20 a0 	or  %o0, 0xa0, %o0
c0a27c78:	82 13 c0 00 	mov  %o7, %g1
c0a27c7c:	77 d7 99 77 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27c80:	9e 10 40 00 	mov  %g1, %o7

c0a27c84 <MDIOD_aquantiaEnableDiagnostics>:
c0a27c84:	94 10 00 09 	mov  %o1, %o2
c0a27c88:	92 10 00 08 	mov  %o0, %o1
c0a27c8c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27c90:	90 12 20 a8 	or  %o0, 0xa8, %o0	! c0a33ca8 <aquantiaEnableDiagnostics.lto_priv.418>
c0a27c94:	82 13 c0 00 	mov  %o7, %g1
c0a27c98:	77 d7 99 70 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27c9c:	9e 10 40 00 	mov  %g1, %o7

c0a27ca0 <MDIOD_aquantiaHighTempFailureThreshold>:
c0a27ca0:	94 10 00 09 	mov  %o1, %o2
c0a27ca4:	92 10 00 08 	mov  %o0, %o1
c0a27ca8:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27cac:	90 12 20 b0 	or  %o0, 0xb0, %o0	! c0a33cb0 <aquantiaHighTempFailureThreshold.lto_priv.417>
c0a27cb0:	82 13 c0 00 	mov  %o7, %g1
c0a27cb4:	77 d7 99 69 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27cb8:	9e 10 40 00 	mov  %g1, %o7

c0a27cbc <MDIOD_aquantiaLowTempFailureThreshold>:
c0a27cbc:	94 10 00 09 	mov  %o1, %o2
c0a27cc0:	92 10 00 08 	mov  %o0, %o1
c0a27cc4:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27cc8:	90 12 20 b8 	or  %o0, 0xb8, %o0	! c0a33cb8 <aquantiaLowTempFailureThreshold.lto_priv.416>
c0a27ccc:	82 13 c0 00 	mov  %o7, %g1
c0a27cd0:	77 d7 99 62 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27cd4:	9e 10 40 00 	mov  %g1, %o7

c0a27cd8 <MDIOD_aquantiaHighTempWarningThreshold>:
c0a27cd8:	94 10 00 09 	mov  %o1, %o2
c0a27cdc:	92 10 00 08 	mov  %o0, %o1
c0a27ce0:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27ce4:	90 12 20 c0 	or  %o0, 0xc0, %o0	! c0a33cc0 <aquantiaHighTempWarningThreshold.lto_priv.415>
c0a27ce8:	82 13 c0 00 	mov  %o7, %g1
c0a27cec:	77 d7 99 5b 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27cf0:	9e 10 40 00 	mov  %g1, %o7

c0a27cf4 <MDIOD_aquantiaLowTempWarningThreshold>:
c0a27cf4:	94 10 00 09 	mov  %o1, %o2
c0a27cf8:	92 10 00 08 	mov  %o0, %o1
c0a27cfc:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27d00:	90 12 20 c8 	or  %o0, 0xc8, %o0	! c0a33cc8 <aquantiaLowTempWarningThreshold.lto_priv.414>
c0a27d04:	82 13 c0 00 	mov  %o7, %g1
c0a27d08:	77 d7 99 54 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27d0c:	9e 10 40 00 	mov  %g1, %o7

c0a27d10 <MDIOD_aquantiaDiagnosticsSelect>:
c0a27d10:	94 10 00 09 	mov  %o1, %o2
c0a27d14:	92 10 00 08 	mov  %o0, %o1
c0a27d18:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27d1c:	90 12 20 d0 	or  %o0, 0xd0, %o0	! c0a33cd0 <aquantiaDiagnosticsSelect.lto_priv.413>
c0a27d20:	82 13 c0 00 	mov  %o7, %g1
c0a27d24:	77 d7 99 4d 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27d28:	9e 10 40 00 	mov  %g1, %o7

c0a27d2c <MDIOD_aquantiaExtendedMdiDiagnosticsSelect>:
c0a27d2c:	94 10 00 09 	mov  %o1, %o2
c0a27d30:	92 10 00 08 	mov  %o0, %o1
c0a27d34:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27d38:	90 12 20 d8 	or  %o0, 0xd8, %o0	! c0a33cd8 <aquantiaExtendedMdiDiagnosticsSelect.lto_priv.412>
c0a27d3c:	82 13 c0 00 	mov  %o7, %g1
c0a27d40:	77 d7 99 46 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27d44:	9e 10 40 00 	mov  %g1, %o7

c0a27d48 <MDIOD_aquantiaInitiateCableDiagnostics>:
c0a27d48:	94 10 00 09 	mov  %o1, %o2
c0a27d4c:	92 10 00 08 	mov  %o0, %o1
c0a27d50:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27d54:	90 12 20 e0 	or  %o0, 0xe0, %o0	! c0a33ce0 <aquantiaInitiateCableDiagnostics.lto_priv.411>
c0a27d58:	82 13 c0 00 	mov  %o7, %g1
c0a27d5c:	77 d7 99 3f 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27d60:	9e 10 40 00 	mov  %g1, %o7

c0a27d64 <MDIOD_aquantiaEnableVddPowerSupplyTuning>:
c0a27d64:	94 10 00 09 	mov  %o1, %o2
c0a27d68:	92 10 00 08 	mov  %o0, %o1
c0a27d6c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27d70:	90 12 20 e8 	or  %o0, 0xe8, %o0	! c0a33ce8 <aquantiaEnableVddPowerSupplyTuning.lto_priv.410>
c0a27d74:	82 13 c0 00 	mov  %o7, %g1
c0a27d78:	77 d7 99 38 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27d7c:	9e 10 40 00 	mov  %g1, %o7

c0a27d80 <MDIOD_aquantiaTunableExternalVddPowerSupplyPresent>:
c0a27d80:	94 10 00 09 	mov  %o1, %o2
c0a27d84:	92 10 00 08 	mov  %o0, %o1
c0a27d88:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27d8c:	90 12 20 f0 	or  %o0, 0xf0, %o0	! c0a33cf0 <aquantiaTunableExternalVddPowerSupplyPresent.lto_priv.409>
c0a27d90:	82 13 c0 00 	mov  %o7, %g1
c0a27d94:	77 d7 99 31 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27d98:	9e 10 40 00 	mov  %g1, %o7

c0a27d9c <MDIOD_aquantiaExternalVddChangeRequest>:
c0a27d9c:	94 10 00 09 	mov  %o1, %o2
c0a27da0:	92 10 00 08 	mov  %o0, %o1
c0a27da4:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27da8:	90 12 20 f8 	or  %o0, 0xf8, %o0	! c0a33cf8 <aquantiaExternalVddChangeRequest.lto_priv.408>
c0a27dac:	82 13 c0 00 	mov  %o7, %g1
c0a27db0:	77 d7 99 2a 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27db4:	9e 10 40 00 	mov  %g1, %o7

c0a27db8 <MDIOD_aquantiaEnable5ChannelRfiCancellation>:
c0a27db8:	94 10 00 09 	mov  %o1, %o2
c0a27dbc:	92 10 00 08 	mov  %o0, %o1
c0a27dc0:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27dc4:	90 12 21 00 	or  %o0, 0x100, %o0	! c0a33d00 <aquantiaEnable5ChannelRfiCancellation.lto_priv.407>
c0a27dc8:	82 13 c0 00 	mov  %o7, %g1
c0a27dcc:	77 d7 99 23 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27dd0:	9e 10 40 00 	mov  %g1, %o7

c0a27dd4 <MDIOD_aquantiaRateTransitionRequest>:
c0a27dd4:	94 10 00 09 	mov  %o1, %o2
c0a27dd8:	92 10 00 08 	mov  %o0, %o1
c0a27ddc:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27de0:	90 12 21 08 	or  %o0, 0x108, %o0	! c0a33d08 <aquantiaRateTransitionRequest.lto_priv.406>
c0a27de4:	82 13 c0 00 	mov  %o7, %g1
c0a27de8:	77 d7 99 1c 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27dec:	9e 10 40 00 	mov  %g1, %o7

c0a27df0 <MDIOD_aquantiaTrainingSnr>:
c0a27df0:	94 10 00 09 	mov  %o1, %o2
c0a27df4:	92 10 00 08 	mov  %o0, %o1
c0a27df8:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27dfc:	90 12 21 10 	or  %o0, 0x110, %o0	! c0a33d10 <aquantiaTrainingSnr.lto_priv.405>
c0a27e00:	82 13 c0 00 	mov  %o7, %g1
c0a27e04:	77 d7 99 15 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27e08:	9e 10 40 00 	mov  %g1, %o7

c0a27e0c <MDIOD_aquantiaGlbLoopbackControl>:
c0a27e0c:	94 10 00 09 	mov  %o1, %o2
c0a27e10:	92 10 00 08 	mov  %o0, %o1
c0a27e14:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27e18:	90 12 21 18 	or  %o0, 0x118, %o0	! c0a33d18 <aquantiaGlbLoopbackControl.lto_priv.404>
c0a27e1c:	82 13 c0 00 	mov  %o7, %g1
c0a27e20:	77 d7 99 0e 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27e24:	9e 10 40 00 	mov  %g1, %o7

c0a27e28 <MDIOD_aquantiaGlbMdiPacketGeneration>:
c0a27e28:	94 10 00 09 	mov  %o1, %o2
c0a27e2c:	92 10 00 08 	mov  %o0, %o1
c0a27e30:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27e34:	90 12 21 20 	or  %o0, 0x120, %o0	! c0a33d20 <aquantiaGlbMdiPacketGeneration.lto_priv.403>
c0a27e38:	82 13 c0 00 	mov  %o7, %g1
c0a27e3c:	77 d7 99 07 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27e40:	9e 10 40 00 	mov  %g1, %o7

c0a27e44 <MDIOD_aquantiaGlbSystemIFPacketGeneration>:
c0a27e44:	94 10 00 09 	mov  %o1, %o2
c0a27e48:	92 10 00 08 	mov  %o0, %o1
c0a27e4c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27e50:	90 12 21 28 	or  %o0, 0x128, %o0	! c0a33d28 <aquantiaGlbSystemIFPacketGeneration.lto_priv.402>
c0a27e54:	82 13 c0 00 	mov  %o7, %g1
c0a27e58:	77 d7 99 00 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27e5c:	9e 10 40 00 	mov  %g1, %o7

c0a27e60 <MDIOD_aquantiaGlobalReservedProvisioningRate>:
c0a27e60:	94 10 00 09 	mov  %o1, %o2
c0a27e64:	92 10 00 08 	mov  %o0, %o1
c0a27e68:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27e6c:	90 12 21 30 	or  %o0, 0x130, %o0	! c0a33d30 <aquantiaGlobalReservedProvisioningRate.lto_priv.401>
c0a27e70:	82 13 c0 00 	mov  %o7, %g1
c0a27e74:	77 d7 98 f9 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27e78:	9e 10 40 00 	mov  %g1, %o7

c0a27e7c <MDIOD_aquantiaPairAStatus>:
c0a27e7c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27e80:	94 10 20 00 	clr  %o2
c0a27e84:	92 10 20 00 	clr  %o1
c0a27e88:	90 12 21 38 	or  %o0, 0x138, %o0
c0a27e8c:	82 13 c0 00 	mov  %o7, %g1
c0a27e90:	77 d7 98 f2 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27e94:	9e 10 40 00 	mov  %g1, %o7

c0a27e98 <MDIOD_aquantiaPairBStatus>:
c0a27e98:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27e9c:	94 10 20 00 	clr  %o2
c0a27ea0:	92 10 20 00 	clr  %o1
c0a27ea4:	90 12 21 40 	or  %o0, 0x140, %o0
c0a27ea8:	82 13 c0 00 	mov  %o7, %g1
c0a27eac:	77 d7 98 eb 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27eb0:	9e 10 40 00 	mov  %g1, %o7

c0a27eb4 <MDIOD_aquantiaPairCStatus>:
c0a27eb4:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27eb8:	94 10 20 00 	clr  %o2
c0a27ebc:	92 10 20 00 	clr  %o1
c0a27ec0:	90 12 21 48 	or  %o0, 0x148, %o0
c0a27ec4:	82 13 c0 00 	mov  %o7, %g1
c0a27ec8:	77 d7 98 e4 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27ecc:	9e 10 40 00 	mov  %g1, %o7

c0a27ed0 <MDIOD_aquantiaPairDStatus>:
c0a27ed0:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27ed4:	94 10 20 00 	clr  %o2
c0a27ed8:	92 10 20 00 	clr  %o1
c0a27edc:	90 12 21 50 	or  %o0, 0x150, %o0
c0a27ee0:	82 13 c0 00 	mov  %o7, %g1
c0a27ee4:	77 d7 98 dd 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27ee8:	9e 10 40 00 	mov  %g1, %o7

c0a27eec <MDIOD_aquantiaStatusPairAReflection1>:
c0a27eec:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27ef0:	94 10 20 00 	clr  %o2
c0a27ef4:	92 10 20 00 	clr  %o1
c0a27ef8:	90 12 21 58 	or  %o0, 0x158, %o0
c0a27efc:	82 13 c0 00 	mov  %o7, %g1
c0a27f00:	77 d7 98 d6 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27f04:	9e 10 40 00 	mov  %g1, %o7

c0a27f08 <MDIOD_aquantiaStatusPairAReflection2>:
c0a27f08:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27f0c:	94 10 20 00 	clr  %o2
c0a27f10:	92 10 20 00 	clr  %o1
c0a27f14:	90 12 21 60 	or  %o0, 0x160, %o0
c0a27f18:	82 13 c0 00 	mov  %o7, %g1
c0a27f1c:	77 d7 98 cf 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27f20:	9e 10 40 00 	mov  %g1, %o7

c0a27f24 <MDIOD_aquantiaImpulseResponseMsw>:
c0a27f24:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27f28:	94 10 20 00 	clr  %o2
c0a27f2c:	92 10 20 00 	clr  %o1
c0a27f30:	90 12 21 68 	or  %o0, 0x168, %o0
c0a27f34:	82 13 c0 00 	mov  %o7, %g1
c0a27f38:	77 d7 98 c8 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27f3c:	9e 10 40 00 	mov  %g1, %o7

c0a27f40 <MDIOD_aquantiaStatusPairBReflection1>:
c0a27f40:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27f44:	94 10 20 00 	clr  %o2
c0a27f48:	92 10 20 00 	clr  %o1
c0a27f4c:	90 12 21 70 	or  %o0, 0x170, %o0
c0a27f50:	82 13 c0 00 	mov  %o7, %g1
c0a27f54:	77 d7 98 c1 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27f58:	9e 10 40 00 	mov  %g1, %o7

c0a27f5c <MDIOD_aquantiaStatusPairBReflection2>:
c0a27f5c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27f60:	94 10 20 00 	clr  %o2
c0a27f64:	92 10 20 00 	clr  %o1
c0a27f68:	90 12 21 78 	or  %o0, 0x178, %o0
c0a27f6c:	82 13 c0 00 	mov  %o7, %g1
c0a27f70:	77 d7 98 ba 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27f74:	9e 10 40 00 	mov  %g1, %o7

c0a27f78 <MDIOD_aquantiaImpulseResponseLsw>:
c0a27f78:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27f7c:	94 10 20 00 	clr  %o2
c0a27f80:	92 10 20 00 	clr  %o1
c0a27f84:	90 12 21 80 	or  %o0, 0x180, %o0
c0a27f88:	82 13 c0 00 	mov  %o7, %g1
c0a27f8c:	77 d7 98 b3 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27f90:	9e 10 40 00 	mov  %g1, %o7

c0a27f94 <MDIOD_aquantiaStatusPairCReflection1>:
c0a27f94:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27f98:	94 10 20 00 	clr  %o2
c0a27f9c:	92 10 20 00 	clr  %o1
c0a27fa0:	90 12 21 88 	or  %o0, 0x188, %o0
c0a27fa4:	82 13 c0 00 	mov  %o7, %g1
c0a27fa8:	77 d7 98 ac 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27fac:	9e 10 40 00 	mov  %g1, %o7

c0a27fb0 <MDIOD_aquantiaStatusPairCReflection2>:
c0a27fb0:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27fb4:	94 10 20 00 	clr  %o2
c0a27fb8:	92 10 20 00 	clr  %o1
c0a27fbc:	90 12 21 90 	or  %o0, 0x190, %o0
c0a27fc0:	82 13 c0 00 	mov  %o7, %g1
c0a27fc4:	77 d7 98 a5 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27fc8:	9e 10 40 00 	mov  %g1, %o7

c0a27fcc <MDIOD_aquantiaStatusPairDReflection1>:
c0a27fcc:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27fd0:	94 10 20 00 	clr  %o2
c0a27fd4:	92 10 20 00 	clr  %o1
c0a27fd8:	90 12 21 98 	or  %o0, 0x198, %o0
c0a27fdc:	82 13 c0 00 	mov  %o7, %g1
c0a27fe0:	77 d7 98 9e 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a27fe4:	9e 10 40 00 	mov  %g1, %o7

c0a27fe8 <MDIOD_aquantiaStatusPairDReflection2>:
c0a27fe8:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a27fec:	94 10 20 00 	clr  %o2
c0a27ff0:	92 10 20 00 	clr  %o1
c0a27ff4:	90 12 21 a0 	or  %o0, 0x1a0, %o0
c0a27ff8:	82 13 c0 00 	mov  %o7, %g1
c0a27ffc:	77 d7 98 97 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28000:	9e 10 40 00 	mov  %g1, %o7

c0a28004 <MDIOD_aquantiaProcessorIntensiveOperationInProgress>:
c0a28004:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a28008:	94 10 20 00 	clr  %o2
c0a2800c:	92 10 20 00 	clr  %o1
c0a28010:	90 12 21 a8 	or  %o0, 0x1a8, %o0
c0a28014:	82 13 c0 00 	mov  %o7, %g1
c0a28018:	77 d7 98 90 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2801c:	9e 10 40 00 	mov  %g1, %o7

c0a28020 <MDIOD_aquantiaCableLength>:
c0a28020:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a28024:	94 10 20 00 	clr  %o2
c0a28028:	92 10 20 00 	clr  %o1
c0a2802c:	90 12 21 b0 	or  %o0, 0x1b0, %o0
c0a28030:	82 13 c0 00 	mov  %o7, %g1
c0a28034:	77 d7 98 89 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28038:	9e 10 40 00 	mov  %g1, %o7

c0a2803c <MDIOD_aquantiaGlbLoopbackStatus>:
c0a2803c:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a28040:	94 10 20 00 	clr  %o2
c0a28044:	92 10 20 00 	clr  %o1
c0a28048:	90 12 21 b8 	or  %o0, 0x1b8, %o0
c0a2804c:	82 13 c0 00 	mov  %o7, %g1
c0a28050:	77 d7 98 82 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28054:	9e 10 40 00 	mov  %g1, %o7

c0a28058 <MDIOD_aquantiaMdiPacketGenerationStatus>:
c0a28058:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a2805c:	94 10 20 00 	clr  %o2
c0a28060:	92 10 20 00 	clr  %o1
c0a28064:	90 12 21 c0 	or  %o0, 0x1c0, %o0
c0a28068:	82 13 c0 00 	mov  %o7, %g1
c0a2806c:	77 d7 98 7b 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28070:	9e 10 40 00 	mov  %g1, %o7

c0a28074 <MDIOD_aquantiaGlbSystemIFPacketGenerationStatus>:
c0a28074:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a28078:	94 10 20 00 	clr  %o2
c0a2807c:	92 10 20 00 	clr  %o1
c0a28080:	90 12 21 c8 	or  %o0, 0x1c8, %o0
c0a28084:	82 13 c0 00 	mov  %o7, %g1
c0a28088:	77 d7 98 74 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2808c:	9e 10 40 00 	mov  %g1, %o7

c0a28090 <MDIOD_aquantiaGlobalReservedStatusRate>:
c0a28090:	11 30 28 cf 	sethi  %hi(0xc0a33c00), %o0
c0a28094:	94 10 20 00 	clr  %o2
c0a28098:	92 10 20 00 	clr  %o1
c0a2809c:	90 12 21 d0 	or  %o0, 0x1d0, %o0
c0a280a0:	82 13 c0 00 	mov  %o7, %g1
c0a280a4:	77 d7 98 6d 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a280a8:	9e 10 40 00 	mov  %g1, %o7

c0a280ac <AquantiaInNomalOperationIcmd>:
c0a280ac:	82 13 c0 00 	mov  %o7, %g1
c0a280b0:	77 d7 80 c5 	call  a00083c4 <AquantiaInNomalOperation>
c0a280b4:	9e 10 40 00 	mov  %g1, %o7

c0a280b8 <AQUANTIA_GeneralRead>:
c0a280b8:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
c0a280bc:	15 28 00 36 	sethi  %hi(0xa000d800), %o2
c0a280c0:	84 10 61 0c 	or  %g1, 0x10c, %g2
c0a280c4:	d0 28 61 0c 	stb  %o0, [ %g1 + 0x10c ]
c0a280c8:	94 12 a3 b0 	or  %o2, 0x3b0, %o2
c0a280cc:	d2 30 a0 02 	sth  %o1, [ %g2 + 2 ]
c0a280d0:	82 13 c0 00 	mov  %o7, %g1
c0a280d4:	77 d7 98 9f 	call  a000e350 <AquantiaReadIndirectAsync>
c0a280d8:	9e 10 40 00 	mov  %g1, %o7

c0a280dc <AQUANTIA_GeneralWrite>:
c0a280dc:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
c0a280e0:	19 28 00 36 	sethi  %hi(0xa000d800), %o4
c0a280e4:	84 10 61 0c 	or  %g1, 0x10c, %g2
c0a280e8:	d0 28 61 0c 	stb  %o0, [ %g1 + 0x10c ]
c0a280ec:	96 10 00 0a 	mov  %o2, %o3
c0a280f0:	d2 30 a0 02 	sth  %o1, [ %g2 + 2 ]
c0a280f4:	94 10 00 09 	mov  %o1, %o2
c0a280f8:	9a 10 20 00 	clr  %o5
c0a280fc:	92 10 00 08 	mov  %o0, %o1
c0a28100:	98 13 23 94 	or  %o4, 0x394, %o4
c0a28104:	90 10 20 04 	mov  4, %o0
c0a28108:	82 13 c0 00 	mov  %o7, %g1
c0a2810c:	77 d7 65 b9 	call  a00017f0 <MdioIndirectWriteASync>
c0a28110:	9e 10 40 00 	mov  %g1, %o7

c0a28114 <mdioStatus>:
c0a28114:	03 28 40 0d 	sethi  %hi(0xa1003400), %g1
c0a28118:	82 10 60 14 	or  %g1, 0x14, %g1	! a1003414 <mdioContext.lto_priv.378>
c0a2811c:	c4 08 60 0c 	ldub  [ %g1 + 0xc ], %g2
c0a28120:	07 28 40 0d 	sethi  %hi(0xa1003400), %g3
c0a28124:	80 a0 a0 00 	cmp  %g2, 0
c0a28128:	02 80 00 0f 	be  c0a28164 <mdioStatus+0x50>
c0a2812c:	88 10 e0 2c 	or  %g3, 0x2c, %g4
c0a28130:	d6 01 20 60 	ld  [ %g4 + 0x60 ], %o3
c0a28134:	c4 01 20 64 	ld  [ %g4 + 0x64 ], %g2
c0a28138:	86 a2 c0 02 	subcc  %o3, %g2, %g3
c0a2813c:	2c 80 00 02 	bneg,a   c0a28144 <mdioStatus+0x30>
c0a28140:	86 00 e0 08 	add  %g3, 8, %g3
c0a28144:	d6 08 60 03 	ldub  [ %g1 + 3 ], %o3
c0a28148:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
c0a2814c:	09 3e c6 03 	sethi  %hi(0xfb180c00), %g4
c0a28150:	92 00 e0 01 	add  %g3, 1, %o1
c0a28154:	90 11 21 06 	or  %g4, 0x106, %o0
c0a28158:	82 13 c0 00 	mov  %o7, %g1
c0a2815c:	77 d7 62 9a 	call  a0000bc4 <_ilog>
c0a28160:	9e 10 40 00 	mov  %g1, %o7
c0a28164:	c2 01 20 60 	ld  [ %g4 + 0x60 ], %g1
c0a28168:	d2 01 20 64 	ld  [ %g4 + 0x64 ], %o1
c0a2816c:	80 a0 40 09 	cmp  %g1, %o1
c0a28170:	32 80 00 07 	bne,a   c0a2818c <mdioStatus+0x78>
c0a28174:	92 a0 40 09 	subcc  %g1, %o1, %o1
c0a28178:	15 3e 06 03 	sethi  %hi(0xf8180c00), %o2
c0a2817c:	90 12 a2 06 	or  %o2, 0x206, %o0	! f8180e06 <curr_flash_pos+0x377243de>
c0a28180:	82 13 c0 00 	mov  %o7, %g1
c0a28184:	77 d7 62 90 	call  a0000bc4 <_ilog>
c0a28188:	9e 10 40 00 	mov  %g1, %o7
c0a2818c:	2c 80 00 02 	bneg,a   c0a28194 <mdioStatus+0x80>
c0a28190:	92 02 60 08 	add  %o1, 8, %o1
c0a28194:	11 3e 46 08 	sethi  %hi(0xf9182000), %o0
c0a28198:	90 12 21 06 	or  %o0, 0x106, %o0	! f9182106 <curr_flash_pos+0x387256de>
c0a2819c:	82 13 c0 00 	mov  %o7, %g1
c0a281a0:	77 d7 62 89 	call  a0000bc4 <_ilog>
c0a281a4:	9e 10 40 00 	mov  %g1, %o7

c0a281a8 <MDIOD_aquantiaReadJunctionTempIcmd>:
c0a281a8:	82 13 c0 00 	mov  %o7, %g1
c0a281ac:	77 d7 98 5e 	call  a000e324 <MDIOD_aquantiaReadJunctionTemp>
c0a281b0:	9e 10 40 00 	mov  %g1, %o7

c0a281b4 <MDIOD_aquantiaDblRdTest>:
c0a281b4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a281b8:	92 10 00 19 	mov  %i1, %o1
c0a281bc:	77 d7 61 71 	call  a0000780 <MdioIndirectReadSync.constprop.9>
c0a281c0:	90 10 00 18 	mov  %i0, %o0
c0a281c4:	92 10 00 1a 	mov  %i2, %o1
c0a281c8:	b2 10 00 08 	mov  %o0, %i1
c0a281cc:	77 d7 61 6d 	call  a0000780 <MdioIndirectReadSync.constprop.9>
c0a281d0:	90 10 00 18 	mov  %i0, %o0
c0a281d4:	83 2e 60 10 	sll  %i1, 0x10, %g1
c0a281d8:	b5 2a 20 10 	sll  %o0, 0x10, %i2
c0a281dc:	31 3e 8c 36 	sethi  %hi(0xfa30d800), %i0
c0a281e0:	b5 36 a0 10 	srl  %i2, 0x10, %i2
c0a281e4:	b3 30 60 10 	srl  %g1, 0x10, %i1
c0a281e8:	b0 16 20 06 	or  %i0, 6, %i0
c0a281ec:	77 d7 62 76 	call  a0000bc4 <_ilog>
c0a281f0:	81 e8 00 00 	restore 

c0a281f4 <MDIOD_AquantiaStopTestPackets>:
c0a281f4:	13 00 00 31 	sethi  %hi(0xc400), %o1
c0a281f8:	94 10 20 00 	clr  %o2
c0a281fc:	92 12 60 44 	or  %o1, 0x44, %o1
c0a28200:	90 10 20 04 	mov  4, %o0
c0a28204:	82 13 c0 00 	mov  %o7, %g1
c0a28208:	77 d7 60 e3 	call  a0000594 <MdioIndirectWriteSync.constprop.7>
c0a2820c:	9e 10 40 00 	mov  %g1, %o7

c0a28210 <MDIOD_aquantiaShortReachMode>:
c0a28210:	94 10 00 09 	mov  %o1, %o2
c0a28214:	92 10 00 08 	mov  %o0, %o1
c0a28218:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a2821c:	90 12 22 c0 	or  %o0, 0x2c0, %o0	! c0a33ac0 <aquantiaShortReachMode.lto_priv.482>
c0a28220:	82 13 c0 00 	mov  %o7, %g1
c0a28224:	77 d7 98 0d 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28228:	9e 10 40 00 	mov  %g1, %o7

c0a2822c <MDIOD_aquantiaTestModeControl>:
c0a2822c:	94 10 00 09 	mov  %o1, %o2
c0a28230:	92 10 00 08 	mov  %o0, %o1
c0a28234:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28238:	90 12 22 c8 	or  %o0, 0x2c8, %o0	! c0a33ac8 <aquantiaTestModeControl.lto_priv.481>
c0a2823c:	82 13 c0 00 	mov  %o7, %g1
c0a28240:	77 d7 98 06 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28244:	9e 10 40 00 	mov  %g1, %o7

c0a28248 <MDIOD_aquantiaTransmitterTestFrequencies>:
c0a28248:	94 10 00 09 	mov  %o1, %o2
c0a2824c:	92 10 00 08 	mov  %o0, %o1
c0a28250:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28254:	90 12 22 d0 	or  %o0, 0x2d0, %o0	! c0a33ad0 <aquantiaTransmitterTestFrequencies.lto_priv.480>
c0a28258:	82 13 c0 00 	mov  %o7, %g1
c0a2825c:	77 d7 97 ff 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28260:	9e 10 40 00 	mov  %g1, %o7

c0a28264 <MDIOD_aquantiaFastRetrainAbility>:
c0a28264:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28268:	94 10 20 00 	clr  %o2
c0a2826c:	92 10 20 00 	clr  %o1
c0a28270:	90 12 22 d8 	or  %o0, 0x2d8, %o0
c0a28274:	82 13 c0 00 	mov  %o7, %g1
c0a28278:	77 d7 97 f8 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2827c:	9e 10 40 00 	mov  %g1, %o7

c0a28280 <MDIOD_aquantiaFastRetrainEnable>:
c0a28280:	94 10 00 09 	mov  %o1, %o2
c0a28284:	92 10 00 08 	mov  %o0, %o1
c0a28288:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a2828c:	90 12 22 e0 	or  %o0, 0x2e0, %o0	! c0a33ae0 <aquantiaFastRetrainEnable.lto_priv.478>
c0a28290:	82 13 c0 00 	mov  %o7, %g1
c0a28294:	77 d7 97 f1 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28298:	9e 10 40 00 	mov  %g1, %o7

c0a2829c <MDIOD_aquantiaTestModeRate>:
c0a2829c:	94 10 00 09 	mov  %o1, %o2
c0a282a0:	92 10 00 08 	mov  %o0, %o1
c0a282a4:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a282a8:	90 12 22 e8 	or  %o0, 0x2e8, %o0	! c0a33ae8 <aquantiaTestModeRate.lto_priv.477>
c0a282ac:	82 13 c0 00 	mov  %o7, %g1
c0a282b0:	77 d7 97 ea 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a282b4:	9e 10 40 00 	mov  %g1, %o7

c0a282b8 <MDIOD_aquantiaPmaDigitalSystemLoopback>:
c0a282b8:	94 10 00 09 	mov  %o1, %o2
c0a282bc:	92 10 00 08 	mov  %o0, %o1
c0a282c0:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a282c4:	90 12 22 f0 	or  %o0, 0x2f0, %o0	! c0a33af0 <aquantiaPmaDigitalSystemLoopback.lto_priv.476>
c0a282c8:	82 13 c0 00 	mov  %o7, %g1
c0a282cc:	77 d7 97 e3 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a282d0:	9e 10 40 00 	mov  %g1, %o7

c0a282d4 <MDIOD_aquantiaExternalPhyLoopback>:
c0a282d4:	94 10 00 09 	mov  %o1, %o2
c0a282d8:	92 10 00 08 	mov  %o0, %o1
c0a282dc:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a282e0:	90 12 22 f8 	or  %o0, 0x2f8, %o0	! c0a33af8 <aquantiaExternalPhyLoopback.lto_priv.475>
c0a282e4:	82 13 c0 00 	mov  %o7, %g1
c0a282e8:	77 d7 97 dc 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a282ec:	9e 10 40 00 	mov  %g1, %o7

c0a282f0 <MDIOD_aquantiaEnableFastRetrain>:
c0a282f0:	94 10 00 09 	mov  %o1, %o2
c0a282f4:	92 10 00 08 	mov  %o0, %o1
c0a282f8:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a282fc:	90 12 23 00 	or  %o0, 0x300, %o0	! c0a33b00 <aquantiaEnableFastRetrain.lto_priv.474>
c0a28300:	82 13 c0 00 	mov  %o7, %g1
c0a28304:	77 d7 97 d5 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28308:	9e 10 40 00 	mov  %g1, %o7

c0a2830c <MDIOD_aquantiaForceMdiConfiguration>:
c0a2830c:	94 10 00 09 	mov  %o1, %o2
c0a28310:	92 10 00 08 	mov  %o0, %o1
c0a28314:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28318:	90 12 23 08 	or  %o0, 0x308, %o0	! c0a33b08 <aquantiaForceMdiConfiguration.lto_priv.473>
c0a2831c:	82 13 c0 00 	mov  %o7, %g1
c0a28320:	77 d7 97 ce 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28324:	9e 10 40 00 	mov  %g1, %o7

c0a28328 <MDIOD_aquantiaMdiConfiguration>:
c0a28328:	94 10 00 09 	mov  %o1, %o2
c0a2832c:	92 10 00 08 	mov  %o0, %o1
c0a28330:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28334:	90 12 23 10 	or  %o0, 0x310, %o0	! c0a33b10 <aquantiaMdiConfiguration.lto_priv.472>
c0a28338:	82 13 c0 00 	mov  %o7, %g1
c0a2833c:	77 d7 97 c7 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28340:	9e 10 40 00 	mov  %g1, %o7

c0a28344 <MDIOD_aquantiaPcsLoopback>:
c0a28344:	94 10 00 09 	mov  %o1, %o2
c0a28348:	92 10 00 08 	mov  %o0, %o1
c0a2834c:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28350:	90 12 23 18 	or  %o0, 0x318, %o0	! c0a33b18 <aquantiaPcsLoopback.lto_priv.471>
c0a28354:	82 13 c0 00 	mov  %o7, %g1
c0a28358:	77 d7 97 c0 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2835c:	9e 10 40 00 	mov  %g1, %o7

c0a28360 <MDIOD_aquantia10GSpeedSelection>:
c0a28360:	94 10 00 09 	mov  %o1, %o2
c0a28364:	92 10 00 08 	mov  %o0, %o1
c0a28368:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a2836c:	90 12 23 20 	or  %o0, 0x320, %o0	! c0a33b20 <aquantia10GSpeedSelection.lto_priv.470>
c0a28370:	82 13 c0 00 	mov  %o7, %g1
c0a28374:	77 d7 97 b9 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28378:	9e 10 40 00 	mov  %g1, %o7

c0a2837c <MDIOD_aquantiaTxScramblerDisable>:
c0a2837c:	94 10 00 09 	mov  %o1, %o2
c0a28380:	92 10 00 08 	mov  %o0, %o1
c0a28384:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28388:	90 12 23 28 	or  %o0, 0x328, %o0	! c0a33b28 <aquantiaTxScramblerDisable.lto_priv.469>
c0a2838c:	82 13 c0 00 	mov  %o7, %g1
c0a28390:	77 d7 97 b2 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28394:	9e 10 40 00 	mov  %g1, %o7

c0a28398 <MDIOD_aquantiaTxInjectCrcError>:
c0a28398:	94 10 00 09 	mov  %o1, %o2
c0a2839c:	92 10 00 08 	mov  %o0, %o1
c0a283a0:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a283a4:	90 12 23 30 	or  %o0, 0x330, %o0	! c0a33b30 <aquantiaTxInjectCrcError.lto_priv.468>
c0a283a8:	82 13 c0 00 	mov  %o7, %g1
c0a283ac:	77 d7 97 ab 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a283b0:	9e 10 40 00 	mov  %g1, %o7

c0a283b4 <MDIOD_aquantiaTxInjectFrameError>:
c0a283b4:	94 10 00 09 	mov  %o1, %o2
c0a283b8:	92 10 00 08 	mov  %o0, %o1
c0a283bc:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a283c0:	90 12 23 38 	or  %o0, 0x338, %o0	! c0a33b38 <aquantiaTxInjectFrameError.lto_priv.467>
c0a283c4:	82 13 c0 00 	mov  %o7, %g1
c0a283c8:	77 d7 97 a4 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a283cc:	9e 10 40 00 	mov  %g1, %o7

c0a283d0 <MDIOD_aquantiaRxErrorLdpcFrameEnable>:
c0a283d0:	94 10 00 09 	mov  %o1, %o2
c0a283d4:	92 10 00 08 	mov  %o0, %o1
c0a283d8:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a283dc:	90 12 23 40 	or  %o0, 0x340, %o0	! c0a33b40 <aquantiaRxErrorLdpcFrameEnable.lto_priv.466>
c0a283e0:	82 13 c0 00 	mov  %o7, %g1
c0a283e4:	77 d7 97 9d 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a283e8:	9e 10 40 00 	mov  %g1, %o7

c0a283ec <MDIOD_aquantiaRxLdpcDecoderControl>:
c0a283ec:	94 10 00 09 	mov  %o1, %o2
c0a283f0:	92 10 00 08 	mov  %o0, %o1
c0a283f4:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a283f8:	90 12 23 48 	or  %o0, 0x348, %o0	! c0a33b48 <aquantiaRxLdpcDecoderControl.lto_priv.465>
c0a283fc:	82 13 c0 00 	mov  %o7, %g1
c0a28400:	77 d7 97 96 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28404:	9e 10 40 00 	mov  %g1, %o7

c0a28408 <MDIOD_aquantiaXsLoopback>:
c0a28408:	94 10 00 09 	mov  %o1, %o2
c0a2840c:	92 10 00 08 	mov  %o0, %o1
c0a28410:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28414:	90 12 23 50 	or  %o0, 0x350, %o0	! c0a33b50 <aquantiaXsLoopback.lto_priv.464>
c0a28418:	82 13 c0 00 	mov  %o7, %g1
c0a2841c:	77 d7 97 8f 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28420:	9e 10 40 00 	mov  %g1, %o7

c0a28424 <MDIOD_aquantiaReceiveTestPatternEnable>:
c0a28424:	94 10 00 09 	mov  %o1, %o2
c0a28428:	92 10 00 08 	mov  %o0, %o1
c0a2842c:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28430:	90 12 23 58 	or  %o0, 0x358, %o0	! c0a33b58 <aquantiaReceiveTestPatternEnable.lto_priv.463>
c0a28434:	82 13 c0 00 	mov  %o7, %g1
c0a28438:	77 d7 97 88 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a2843c:	9e 10 40 00 	mov  %g1, %o7

c0a28440 <MDIOD_aquantiaPhyOperatingMode>:
c0a28440:	94 10 00 09 	mov  %o1, %o2
c0a28444:	92 10 00 08 	mov  %o0, %o1
c0a28448:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a2844c:	90 12 23 60 	or  %o0, 0x360, %o0	! c0a33b60 <aquantiaPhyOperatingMode.lto_priv.462>
c0a28450:	82 13 c0 00 	mov  %o7, %g1
c0a28454:	77 d7 97 81 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28458:	9e 10 40 00 	mov  %g1, %o7

c0a2845c <MDIOD_aquantiaTestPatternSelect>:
c0a2845c:	94 10 00 09 	mov  %o1, %o2
c0a28460:	92 10 00 08 	mov  %o0, %o1
c0a28464:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28468:	90 12 23 68 	or  %o0, 0x368, %o0	! c0a33b68 <aquantiaTestPatternSelect.lto_priv.461>
c0a2846c:	82 13 c0 00 	mov  %o7, %g1
c0a28470:	77 d7 97 7a 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28474:	9e 10 40 00 	mov  %g1, %o7

c0a28478 <MDIOD_aquantiaLoopbackControl>:
c0a28478:	94 10 00 09 	mov  %o1, %o2
c0a2847c:	92 10 00 08 	mov  %o0, %o1
c0a28480:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a28484:	90 12 23 70 	or  %o0, 0x370, %o0	! c0a33b70 <aquantiaLoopbackControl.lto_priv.460>
c0a28488:	82 13 c0 00 	mov  %o7, %g1
c0a2848c:	77 d7 97 73 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a28490:	9e 10 40 00 	mov  %g1, %o7

c0a28494 <MDIOD_aquantiaMdiPacketGeneration>:
c0a28494:	94 10 00 09 	mov  %o1, %o2
c0a28498:	92 10 00 08 	mov  %o0, %o1
c0a2849c:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a284a0:	90 12 23 78 	or  %o0, 0x378, %o0	! c0a33b78 <aquantiaMdiPacketGeneration.lto_priv.459>
c0a284a4:	82 13 c0 00 	mov  %o7, %g1
c0a284a8:	77 d7 97 6c 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a284ac:	9e 10 40 00 	mov  %g1, %o7

c0a284b0 <MDIOD_aquantiaXsSystemIFPacketGeneration>:
c0a284b0:	94 10 00 09 	mov  %o1, %o2
c0a284b4:	92 10 00 08 	mov  %o0, %o1
c0a284b8:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a284bc:	90 12 23 80 	or  %o0, 0x380, %o0	! c0a33b80 <aquantiaXsSystemIFPacketGeneration.lto_priv.458>
c0a284c0:	82 13 c0 00 	mov  %o7, %g1
c0a284c4:	77 d7 97 65 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a284c8:	9e 10 40 00 	mov  %g1, %o7

c0a284cc <MDIOD_aquantiaRate>:
c0a284cc:	94 10 00 09 	mov  %o1, %o2
c0a284d0:	92 10 00 08 	mov  %o0, %o1
c0a284d4:	11 30 28 ce 	sethi  %hi(0xc0a33800), %o0
c0a284d8:	90 12 23 88 	or  %o0, 0x388, %o0	! c0a33b88 <aquantiaRate.lto_priv.457>
c0a284dc:	82 13 c0 00 	mov  %o7, %g1
c0a284e0:	77 d7 97 5e 	call  a000e258 <MDIOD_aquantiaReadWrite>
c0a284e4:	9e 10 40 00 	mov  %g1, %o7

c0a284e8 <i2cWakeIcmd>:
c0a284e8:	9d e3 bf e0 	save  %sp, -32, %sp
c0a284ec:	11 3e 04 01 	sethi  %hi(0xf8100400), %o0
c0a284f0:	77 d7 61 b5 	call  a0000bc4 <_ilog>
c0a284f4:	90 12 20 06 	or  %o0, 6, %o0	! f8100406 <curr_flash_pos+0x376a39de>
c0a284f8:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
c0a284fc:	82 10 a1 95 	or  %g2, 0x195, %g1	! a1007195 <i2cDeviceIcmd.lto_priv.520>
c0a28500:	f0 28 a1 95 	stb  %i0, [ %g2 + 0x195 ]
c0a28504:	b0 10 00 01 	mov  %g1, %i0
c0a28508:	f2 28 60 01 	stb  %i1, [ %g1 + 1 ]
c0a2850c:	33 28 00 23 	sethi  %hi(0xa0008c00), %i1
c0a28510:	f4 28 60 02 	stb  %i2, [ %g1 + 2 ]
c0a28514:	77 d7 7f d5 	call  a0008468 <I2C_Wake>
c0a28518:	93 ee 63 ec 	restore  %i1, 0x3ec, %o1

c0a2851c <i2cReadIcmd>:
c0a2851c:	9d e3 bf d0 	save  %sp, -48, %sp
c0a28520:	11 3e 84 01 	sethi  %hi(0xfa100400), %o0
c0a28524:	94 10 00 1b 	mov  %i3, %o2
c0a28528:	92 10 00 18 	mov  %i0, %o1
c0a2852c:	77 d7 61 a6 	call  a0000bc4 <_ilog>
c0a28530:	90 12 22 06 	or  %o0, 0x206, %o0
c0a28534:	80 a6 e0 08 	cmp  %i3, 8
c0a28538:	08 80 00 07 	bleu  c0a28554 <i2cReadIcmd+0x38>
c0a2853c:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
c0a28540:	07 3e 04 09 	sethi  %hi(0xf8102400), %g3
c0a28544:	77 d7 61 a0 	call  a0000bc4 <_ilog>
c0a28548:	90 10 e3 02 	or  %g3, 0x302, %o0	! f8102702 <curr_flash_pos+0x376a5cda>
c0a2854c:	81 c7 e0 08 	ret 
c0a28550:	81 e8 00 00 	restore 
c0a28554:	82 10 a1 95 	or  %g2, 0x195, %g1
c0a28558:	f2 28 60 01 	stb  %i1, [ %g1 + 1 ]
c0a2855c:	90 07 bf f0 	add  %fp, -16, %o0
c0a28560:	f4 28 60 02 	stb  %i2, [ %g1 + 2 ]
c0a28564:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
c0a28568:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
c0a2856c:	82 10 62 d4 	or  %g1, 0x2d4, %g1	! a10032d4 <i2cIcmdData.lto_priv.519>
c0a28570:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
c0a28574:	03 28 00 24 	sethi  %hi(0xa0009000), %g1
c0a28578:	82 10 60 00 	mov  %g1, %g1	! a0009000 <readComplete>
c0a2857c:	f0 28 a1 95 	stb  %i0, [ %g2 + 0x195 ]
c0a28580:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
c0a28584:	c0 2f bf fc 	clrb  [ %fp + -4 ]
c0a28588:	c0 2f bf fd 	clrb  [ %fp + -3 ]
c0a2858c:	77 d7 81 ad 	call  a0008c40 <submitAsyncOperation.lto_priv.527>
c0a28590:	f6 2f bf fe 	stb  %i3, [ %fp + -2 ]
c0a28594:	81 c7 e0 08 	ret 
c0a28598:	81 e8 00 00 	restore 

c0a2859c <i2cWriteIcmd>:
c0a2859c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a285a0:	11 3e 84 02 	sethi  %hi(0xfa100800), %o0
c0a285a4:	92 10 00 18 	mov  %i0, %o1
c0a285a8:	94 10 00 1d 	mov  %i5, %o2
c0a285ac:	77 d7 61 86 	call  a0000bc4 <_ilog>
c0a285b0:	90 12 20 06 	or  %o0, 6, %o0
c0a285b4:	03 3e 84 08 	sethi  %hi(0xfa102000), %g1
c0a285b8:	92 10 00 1b 	mov  %i3, %o1
c0a285bc:	90 10 61 06 	or  %g1, 0x106, %o0
c0a285c0:	77 d7 61 81 	call  a0000bc4 <_ilog>
c0a285c4:	94 10 00 1c 	mov  %i4, %o2
c0a285c8:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
c0a285cc:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
c0a285d0:	84 10 62 d4 	or  %g1, 0x2d4, %g2
c0a285d4:	f6 20 62 d4 	st  %i3, [ %g1 + 0x2d4 ]
c0a285d8:	82 10 e1 95 	or  %g3, 0x195, %g1
c0a285dc:	f0 28 e1 95 	stb  %i0, [ %g3 + 0x195 ]
c0a285e0:	37 28 00 24 	sethi  %hi(0xa0009000), %i3
c0a285e4:	f2 28 60 01 	stb  %i1, [ %g1 + 1 ]
c0a285e8:	b6 16 e0 3c 	or  %i3, 0x3c, %i3
c0a285ec:	f4 28 60 02 	stb  %i2, [ %g1 + 2 ]
c0a285f0:	b2 10 00 02 	mov  %g2, %i1
c0a285f4:	f8 20 a0 04 	st  %i4, [ %g2 + 4 ]
c0a285f8:	b4 10 00 1d 	mov  %i5, %i2
c0a285fc:	77 d7 7f 85 	call  a0008410 <I2C_WriteAsync>
c0a28600:	91 e8 00 01 	restore  %g0, %g1, %o0

c0a28604 <i2cWriteReadIcmd>:
c0a28604:	9d e3 bf e0 	save  %sp, -32, %sp
c0a28608:	11 3e 84 08 	sethi  %hi(0xfa102000), %o0
c0a2860c:	94 10 00 1d 	mov  %i5, %o2
c0a28610:	92 10 00 1c 	mov  %i4, %o1
c0a28614:	77 d7 61 6c 	call  a0000bc4 <_ilog>
c0a28618:	90 12 23 06 	or  %o0, 0x306, %o0
c0a2861c:	a0 10 00 1a 	mov  %i2, %l0
c0a28620:	80 a7 60 08 	cmp  %i5, 8
c0a28624:	08 80 00 06 	bleu  c0a2863c <i2cWriteReadIcmd+0x38>
c0a28628:	b4 10 00 1c 	mov  %i4, %i2
c0a2862c:	31 3e 04 0a 	sethi  %hi(0xf8102800), %i0
c0a28630:	b0 16 20 02 	or  %i0, 2, %i0	! f8102802 <curr_flash_pos+0x376a5dda>
c0a28634:	77 d7 61 64 	call  a0000bc4 <_ilog>
c0a28638:	81 e8 00 00 	restore 
c0a2863c:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
c0a28640:	07 28 40 1c 	sethi  %hi(0xa1007000), %g3
c0a28644:	f6 20 a2 d4 	st  %i3, [ %g2 + 0x2d4 ]
c0a28648:	82 10 e1 95 	or  %g3, 0x195, %g1
c0a2864c:	f0 28 e1 95 	stb  %i0, [ %g3 + 0x195 ]
c0a28650:	39 28 00 24 	sethi  %hi(0xa0009000), %i4
c0a28654:	f2 28 60 01 	stb  %i1, [ %g1 + 1 ]
c0a28658:	b8 17 20 68 	or  %i4, 0x68, %i4
c0a2865c:	e0 28 60 02 	stb  %l0, [ %g1 + 2 ]
c0a28660:	b6 10 00 1d 	mov  %i5, %i3
c0a28664:	b2 10 a2 d4 	or  %g2, 0x2d4, %i1
c0a28668:	77 d7 7f 75 	call  a000843c <I2C_WriteReadAsync>
c0a2866c:	91 e8 00 01 	restore  %g0, %g1, %o0

c0a28670 <i2cWriteReadBlockIcmd>:
c0a28670:	9d e3 bf d0 	save  %sp, -48, %sp
c0a28674:	94 10 20 08 	mov  8, %o2
c0a28678:	92 10 00 1c 	mov  %i4, %o1
c0a2867c:	11 3e 84 09 	sethi  %hi(0xfa102400), %o0
c0a28680:	77 d7 61 51 	call  a0000bc4 <_ilog>
c0a28684:	90 12 21 06 	or  %o0, 0x106, %o0	! fa102506 <curr_flash_pos+0x396a5ade>
c0a28688:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
c0a2868c:	05 28 40 1c 	sethi  %hi(0xa1007000), %g2
c0a28690:	86 10 62 d4 	or  %g1, 0x2d4, %g3
c0a28694:	f6 20 62 d4 	st  %i3, [ %g1 + 0x2d4 ]
c0a28698:	82 10 a1 95 	or  %g2, 0x195, %g1
c0a2869c:	f2 28 60 01 	stb  %i1, [ %g1 + 1 ]
c0a286a0:	90 07 bf f0 	add  %fp, -16, %o0
c0a286a4:	f4 28 60 02 	stb  %i2, [ %g1 + 2 ]
c0a286a8:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
c0a286ac:	03 28 00 24 	sethi  %hi(0xa0009000), %g1
c0a286b0:	82 10 60 68 	or  %g1, 0x68, %g1	! a0009068 <i2cWriteReadComplete>
c0a286b4:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
c0a286b8:	82 10 20 03 	mov  3, %g1
c0a286bc:	c2 2f bf fc 	stb  %g1, [ %fp + -4 ]
c0a286c0:	82 10 20 08 	mov  8, %g1
c0a286c4:	f0 28 a1 95 	stb  %i0, [ %g2 + 0x195 ]
c0a286c8:	c6 27 bf f4 	st  %g3, [ %fp + -12 ]
c0a286cc:	f8 2f bf fd 	stb  %i4, [ %fp + -3 ]
c0a286d0:	77 d7 81 5c 	call  a0008c40 <submitAsyncOperation.lto_priv.527>
c0a286d4:	c2 2f bf fe 	stb  %g1, [ %fp + -2 ]
c0a286d8:	81 c7 e0 08 	ret 
c0a286dc:	81 e8 00 00 	restore 

c0a286e0 <i2cStatus>:
c0a286e0:	05 28 40 0c 	sethi  %hi(0xa1003000), %g2
c0a286e4:	82 10 a2 dc 	or  %g2, 0x2dc, %g1	! a10032dc <i2cContext>
c0a286e8:	c6 08 60 18 	ldub  [ %g1 + 0x18 ], %g3
c0a286ec:	90 10 00 01 	mov  %g1, %o0
c0a286f0:	13 28 40 0c 	sethi  %hi(0xa1003000), %o1
c0a286f4:	80 a0 e0 00 	cmp  %g3, 0
c0a286f8:	94 12 63 04 	or  %o1, 0x304, %o2
c0a286fc:	88 10 00 02 	mov  %g2, %g4
c0a28700:	c2 02 a0 50 	ld  [ %o2 + 0x50 ], %g1
c0a28704:	02 80 00 0e 	be  c0a2873c <i2cStatus+0x5c>
c0a28708:	d6 02 a0 54 	ld  [ %o2 + 0x54 ], %o3
c0a2870c:	92 a0 40 0b 	subcc  %g1, %o3, %o1
c0a28710:	2c 80 00 02 	bneg,a   c0a28718 <i2cStatus+0x38>
c0a28714:	92 02 60 05 	add  %o1, 5, %o1
c0a28718:	c2 01 22 dc 	ld  [ %g4 + 0x2dc ], %g1
c0a2871c:	d6 0a 20 0c 	ldub  [ %o0 + 0xc ], %o3
c0a28720:	d4 08 40 00 	ldub  [ %g1 ], %o2
c0a28724:	09 3e c4 00 	sethi  %hi(0xfb100000), %g4
c0a28728:	92 02 60 01 	inc  %o1
c0a2872c:	90 11 22 06 	or  %g4, 0x206, %o0
c0a28730:	82 13 c0 00 	mov  %o7, %g1
c0a28734:	77 d7 61 24 	call  a0000bc4 <_ilog>
c0a28738:	9e 10 40 00 	mov  %g1, %o7
c0a2873c:	80 a0 40 0b 	cmp  %g1, %o3
c0a28740:	12 80 00 07 	bne  c0a2875c <i2cStatus+0x7c>
c0a28744:	92 a0 40 0b 	subcc  %g1, %o3, %o1
c0a28748:	07 3e 04 00 	sethi  %hi(0xf8100000), %g3
c0a2874c:	90 10 e3 06 	or  %g3, 0x306, %o0	! f8100306 <curr_flash_pos+0x376a38de>
c0a28750:	82 13 c0 00 	mov  %o7, %g1
c0a28754:	77 d7 61 1c 	call  a0000bc4 <_ilog>
c0a28758:	9e 10 40 00 	mov  %g1, %o7
c0a2875c:	2c 80 00 02 	bneg,a   c0a28764 <i2cStatus+0x84>
c0a28760:	92 02 60 05 	add  %o1, 5, %o1
c0a28764:	05 3e 44 09 	sethi  %hi(0xf9102400), %g2
c0a28768:	90 10 a0 06 	or  %g2, 6, %o0	! f9102406 <curr_flash_pos+0x386a59de>
c0a2876c:	82 13 c0 00 	mov  %o7, %g1
c0a28770:	77 d7 61 15 	call  a0000bc4 <_ilog>
c0a28774:	9e 10 40 00 	mov  %g1, %o7

c0a28778 <atmel_icmdSend>:
c0a28778:	9d e3 bf d0 	save  %sp, -48, %sp
c0a2877c:	84 10 20 01 	mov  1, %g2
c0a28780:	b8 0f 20 ff 	and  %i4, 0xff, %i4
c0a28784:	c4 23 a0 20 	st  %g2, [ %sp + 0x20 ]
c0a28788:	03 00 c1 c0 	sethi  %hi(0x3070000), %g1
c0a2878c:	f8 23 a0 24 	st  %i4, [ %sp + 0x24 ]
c0a28790:	82 16 40 01 	or  %i1, %g1, %g1
c0a28794:	c0 23 a0 1c 	clr  [ %sp + 0x1c ]
c0a28798:	91 2e 20 08 	sll  %i0, 8, %o0
c0a2879c:	1b 28 00 3f 	sethi  %hi(0xa000fc00), %o5
c0a287a0:	98 10 00 1b 	mov  %i3, %o4
c0a287a4:	9a 13 63 94 	or  %o5, 0x394, %o5
c0a287a8:	96 10 20 00 	clr  %o3
c0a287ac:	94 10 20 00 	clr  %o2
c0a287b0:	92 10 00 1a 	mov  %i2, %o1
c0a287b4:	77 d7 66 33 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a287b8:	90 10 40 08 	or  %g1, %o0, %o0
c0a287bc:	80 a2 20 00 	cmp  %o0, 0
c0a287c0:	22 80 00 09 	be,a   c0a287e4 <atmel_icmdSend+0x6c>
c0a287c4:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
c0a287c8:	b6 10 00 1a 	mov  %i2, %i3
c0a287cc:	07 3e c7 46 	sethi  %hi(0xfb1d1800), %g3
c0a287d0:	b4 10 00 19 	mov  %i1, %i2
c0a287d4:	b2 10 00 18 	mov  %i0, %i1
c0a287d8:	b0 10 e1 06 	or  %g3, 0x106, %i0
c0a287dc:	77 d7 60 fa 	call  a0000bc4 <_ilog>
c0a287e0:	81 e8 00 00 	restore 
c0a287e4:	b0 16 21 06 	or  %i0, 0x106, %i0
c0a287e8:	77 d7 60 f7 	call  a0000bc4 <_ilog>
c0a287ec:	81 e8 00 00 	restore 

c0a287f0 <atmel_icmdWithDataWordSend>:
c0a287f0:	9d e3 bf d0 	save  %sp, -48, %sp
c0a287f4:	84 10 20 01 	mov  1, %g2
c0a287f8:	ba 0f 60 ff 	and  %i5, 0xff, %i5
c0a287fc:	c4 23 a0 20 	st  %g2, [ %sp + 0x20 ]
c0a28800:	03 00 c2 c0 	sethi  %hi(0x30b0000), %g1
c0a28804:	fa 23 a0 24 	st  %i5, [ %sp + 0x24 ]
c0a28808:	82 16 40 01 	or  %i1, %g1, %g1
c0a2880c:	c0 23 a0 1c 	clr  [ %sp + 0x1c ]
c0a28810:	91 2e 20 08 	sll  %i0, 8, %o0
c0a28814:	f6 27 a0 10 	st  %i3, [ %fp + 0x10 ]
c0a28818:	1b 28 00 3f 	sethi  %hi(0xa000fc00), %o5
c0a2881c:	98 10 00 1c 	mov  %i4, %o4
c0a28820:	9a 13 63 94 	or  %o5, 0x394, %o5
c0a28824:	96 07 a0 10 	add  %fp, 0x10, %o3
c0a28828:	94 10 20 04 	mov  4, %o2
c0a2882c:	92 10 00 1a 	mov  %i2, %o1
c0a28830:	77 d7 66 14 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a28834:	90 10 40 08 	or  %g1, %o0, %o0
c0a28838:	80 a2 20 00 	cmp  %o0, 0
c0a2883c:	02 80 00 0a 	be  c0a28864 <atmel_icmdWithDataWordSend+0x74>
c0a28840:	07 3e 07 42 	sethi  %hi(0xf81d0800), %g3
c0a28844:	09 3e c7 46 	sethi  %hi(0xfb1d1800), %g4
c0a28848:	96 10 00 1a 	mov  %i2, %o3
c0a2884c:	94 10 00 19 	mov  %i1, %o2
c0a28850:	92 10 00 18 	mov  %i0, %o1
c0a28854:	77 d7 60 dc 	call  a0000bc4 <_ilog>
c0a28858:	90 11 21 06 	or  %g4, 0x106, %o0
c0a2885c:	81 c7 e0 08 	ret 
c0a28860:	81 e8 00 00 	restore 
c0a28864:	77 d7 60 d8 	call  a0000bc4 <_ilog>
c0a28868:	90 10 e1 06 	or  %g3, 0x106, %o0
c0a2886c:	81 c7 e0 08 	ret 
c0a28870:	81 e8 00 00 	restore 

c0a28874 <atmel_setICmdWriteDataBuffer>:
c0a28874:	9d e3 bf d8 	save  %sp, -40, %sp
c0a28878:	c0 27 bf fc 	clr  [ %fp + -4 ]
c0a2887c:	80 a6 20 07 	cmp  %i0, 7
c0a28880:	08 80 00 05 	bleu  c0a28894 <atmel_setICmdWriteDataBuffer+0x20>
c0a28884:	92 10 00 18 	mov  %i0, %o1
c0a28888:	07 3e 47 4a 	sethi  %hi(0xf91d2800), %g3
c0a2888c:	77 d7 91 c1 	call  a000cf90 <_iassert>
c0a28890:	90 10 e1 07 	or  %g3, 0x107, %o0	! f91d2907 <curr_flash_pos+0x38775edf>
c0a28894:	85 2e 20 02 	sll  %i0, 2, %g2
c0a28898:	03 28 40 0c 	sethi  %hi(0xa1003000), %g1
c0a2889c:	82 10 60 60 	or  %g1, 0x60, %g1	! a1003060 <writeDataSlotBuffer.lto_priv.534>
c0a288a0:	94 10 00 19 	mov  %i1, %o2
c0a288a4:	f2 20 40 02 	st  %i1, [ %g1 + %g2 ]
c0a288a8:	11 3e 87 4b 	sethi  %hi(0xfa1d2c00), %o0
c0a288ac:	77 d7 60 c6 	call  a0000bc4 <_ilog>
c0a288b0:	90 12 23 06 	or  %o0, 0x306, %o0	! fa1d2f06 <curr_flash_pos+0x397764de>
c0a288b4:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a288b8:	d4 08 62 18 	ldub  [ %g1 + 0x218 ], %o2	! a1007218 <iCmdResponseId.lto_priv.302>
c0a288bc:	98 10 20 04 	mov  4, %o4
c0a288c0:	96 07 bf fc 	add  %fp, -4, %o3
c0a288c4:	92 10 20 81 	mov  0x81, %o1
c0a288c8:	77 d7 68 bd 	call  a0002bbc <UART_packetizeSendResponseImmediate>
c0a288cc:	90 10 20 00 	clr  %o0
c0a288d0:	81 c7 e0 08 	ret 
c0a288d4:	81 e8 00 00 	restore 

c0a288d8 <atmel_writeDataSlotFromBuffer>:
c0a288d8:	9d e3 bf d0 	save  %sp, -48, %sp
c0a288dc:	80 a6 20 0f 	cmp  %i0, 0xf
c0a288e0:	08 80 00 05 	bleu  c0a288f4 <atmel_writeDataSlotFromBuffer+0x1c>
c0a288e4:	92 10 00 18 	mov  %i0, %o1
c0a288e8:	05 3e 47 43 	sethi  %hi(0xf91d0c00), %g2
c0a288ec:	77 d7 91 a9 	call  a000cf90 <_iassert>
c0a288f0:	90 10 a0 07 	or  %g2, 7, %o0	! f91d0c07 <curr_flash_pos+0x387741df>
c0a288f4:	82 10 20 2b 	mov  0x2b, %g1
c0a288f8:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
c0a288fc:	82 10 20 01 	mov  1, %g1
c0a28900:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
c0a28904:	03 28 00 3f 	sethi  %hi(0xa000fc00), %g1
c0a28908:	82 10 63 f0 	or  %g1, 0x3f0, %g1	! a000fff0 <_atmel_onWriteDataSlotOrOtpBlockDone>
c0a2890c:	c2 23 a0 1c 	st  %g1, [ %sp + 0x1c ]
c0a28910:	1b 28 00 08 	sethi  %hi(0xa0002000), %o5
c0a28914:	98 10 20 01 	mov  1, %o4
c0a28918:	9a 13 62 a8 	or  %o5, 0x2a8, %o5
c0a2891c:	17 28 40 0c 	sethi  %hi(0xa1003000), %o3
c0a28920:	94 10 20 20 	mov  0x20, %o2
c0a28924:	96 12 e0 60 	or  %o3, 0x60, %o3
c0a28928:	93 2e 20 03 	sll  %i0, 3, %o1
c0a2892c:	11 00 c9 c4 	sethi  %hi(0x3271000), %o0
c0a28930:	77 d7 65 d4 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a28934:	90 12 22 82 	or  %o0, 0x282, %o0	! 3271282 <__target_size+0x321495a>
c0a28938:	80 a2 20 00 	cmp  %o0, 0
c0a2893c:	12 80 00 05 	bne  c0a28950 <atmel_writeDataSlotFromBuffer+0x78>
c0a28940:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
c0a28944:	b0 16 21 06 	or  %i0, 0x106, %i0	! f81d0906 <curr_flash_pos+0x37773ede>
c0a28948:	77 d7 60 9f 	call  a0000bc4 <_ilog>
c0a2894c:	81 e8 00 00 	restore 
c0a28950:	40 00 00 b2 	call  c0a28c18 <atmel_lockConfigZoneIcmd.part.6>
c0a28954:	81 e8 00 00 	restore 

c0a28958 <atmel_encryptedWriteDataSlotFromBuffer>:
c0a28958:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2895c:	80 a6 20 0f 	cmp  %i0, 0xf
c0a28960:	08 80 00 05 	bleu  c0a28974 <atmel_encryptedWriteDataSlotFromBuffer+0x1c>
c0a28964:	92 10 00 18 	mov  %i0, %o1
c0a28968:	11 3e 47 43 	sethi  %hi(0xf91d0c00), %o0
c0a2896c:	77 d7 91 89 	call  a000cf90 <_iassert>
c0a28970:	90 12 20 07 	or  %o0, 7, %o0	! f91d0c07 <curr_flash_pos+0x387741df>
c0a28974:	35 28 40 0c 	sethi  %hi(0xa1003000), %i2
c0a28978:	b6 10 20 00 	clr  %i3
c0a2897c:	b4 16 a0 60 	or  %i2, 0x60, %i2
c0a28980:	77 d7 9d fb 	call  a001016c <ATMEL_encryptStart>
c0a28984:	93 e8 20 00 	restore  %g0, 0, %o1

c0a28988 <atmel_writeOtpBlockFromBuffer>:
c0a28988:	9d e3 bf d0 	save  %sp, -48, %sp
c0a2898c:	80 a6 20 01 	cmp  %i0, 1
c0a28990:	08 80 00 05 	bleu  c0a289a4 <atmel_writeOtpBlockFromBuffer+0x1c>
c0a28994:	92 10 00 18 	mov  %i0, %o1
c0a28998:	05 3e 47 43 	sethi  %hi(0xf91d0c00), %g2
c0a2899c:	77 d7 91 7d 	call  a000cf90 <_iassert>
c0a289a0:	90 10 a1 07 	or  %g2, 0x107, %o0	! f91d0d07 <curr_flash_pos+0x387742df>
c0a289a4:	82 10 20 2b 	mov  0x2b, %g1
c0a289a8:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
c0a289ac:	82 10 20 01 	mov  1, %g1
c0a289b0:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
c0a289b4:	03 28 00 3f 	sethi  %hi(0xa000fc00), %g1
c0a289b8:	82 10 63 f0 	or  %g1, 0x3f0, %g1	! a000fff0 <_atmel_onWriteDataSlotOrOtpBlockDone>
c0a289bc:	c2 23 a0 1c 	st  %g1, [ %sp + 0x1c ]
c0a289c0:	1b 28 00 08 	sethi  %hi(0xa0002000), %o5
c0a289c4:	98 10 20 01 	mov  1, %o4
c0a289c8:	9a 13 62 a8 	or  %o5, 0x2a8, %o5
c0a289cc:	17 28 40 0c 	sethi  %hi(0xa1003000), %o3
c0a289d0:	94 10 20 20 	mov  0x20, %o2
c0a289d4:	96 12 e0 60 	or  %o3, 0x60, %o3
c0a289d8:	93 2e 20 03 	sll  %i0, 3, %o1
c0a289dc:	11 00 c9 c4 	sethi  %hi(0x3271000), %o0
c0a289e0:	77 d7 65 a8 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a289e4:	90 12 22 82 	or  %o0, 0x282, %o0	! 3271282 <__target_size+0x321495a>
c0a289e8:	80 a2 20 00 	cmp  %o0, 0
c0a289ec:	12 80 00 05 	bne  c0a28a00 <atmel_writeOtpBlockFromBuffer+0x78>
c0a289f0:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
c0a289f4:	b0 16 21 06 	or  %i0, 0x106, %i0	! f81d0906 <curr_flash_pos+0x37773ede>
c0a289f8:	77 d7 60 73 	call  a0000bc4 <_ilog>
c0a289fc:	81 e8 00 00 	restore 
c0a28a00:	40 00 00 86 	call  c0a28c18 <atmel_lockConfigZoneIcmd.part.6>
c0a28a04:	81 e8 00 00 	restore 

c0a28a08 <atmel_readConfigWordIcmd>:
c0a28a08:	9d e3 bf d0 	save  %sp, -48, %sp
c0a28a0c:	80 8e 20 03 	btst  3, %i0
c0a28a10:	12 80 00 05 	bne  c0a28a24 <atmel_readConfigWordIcmd+0x1c>
c0a28a14:	92 10 00 18 	mov  %i0, %o1
c0a28a18:	80 a6 20 58 	cmp  %i0, 0x58
c0a28a1c:	08 80 00 05 	bleu  c0a28a30 <atmel_readConfigWordIcmd+0x28>
c0a28a20:	82 10 20 05 	mov  5, %g1
c0a28a24:	05 3e 47 44 	sethi  %hi(0xf91d1000), %g2
c0a28a28:	77 d7 91 5a 	call  a000cf90 <_iassert>
c0a28a2c:	90 10 a0 07 	or  %g2, 7, %o0	! f91d1007 <curr_flash_pos+0x387745df>
c0a28a30:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
c0a28a34:	82 10 20 01 	mov  1, %g1
c0a28a38:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
c0a28a3c:	03 28 00 40 	sethi  %hi(0xa0010000), %g1
c0a28a40:	82 10 60 28 	or  %g1, 0x28, %g1	! a0010028 <_atmel_onReadConfigWordIcmdDone>
c0a28a44:	c2 23 a0 1c 	st  %g1, [ %sp + 0x1c ]
c0a28a48:	1b 28 00 08 	sethi  %hi(0xa0002000), %o5
c0a28a4c:	98 10 20 04 	mov  4, %o4
c0a28a50:	9a 13 63 00 	or  %o5, 0x300, %o5
c0a28a54:	96 10 20 00 	clr  %o3
c0a28a58:	94 10 20 00 	clr  %o2
c0a28a5c:	93 36 20 02 	srl  %i0, 2, %o1
c0a28a60:	11 00 c1 c0 	sethi  %hi(0x3070000), %o0
c0a28a64:	77 d7 65 87 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a28a68:	90 12 22 00 	or  %o0, 0x200, %o0	! 3070200 <__target_size+0x30138d8>
c0a28a6c:	80 a2 20 00 	cmp  %o0, 0
c0a28a70:	12 80 00 05 	bne  c0a28a84 <atmel_readConfigWordIcmd+0x7c>
c0a28a74:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
c0a28a78:	b0 16 21 06 	or  %i0, 0x106, %i0	! f81d0906 <curr_flash_pos+0x37773ede>
c0a28a7c:	77 d7 60 52 	call  a0000bc4 <_ilog>
c0a28a80:	81 e8 00 00 	restore 
c0a28a84:	40 00 00 65 	call  c0a28c18 <atmel_lockConfigZoneIcmd.part.6>
c0a28a88:	81 e8 00 00 	restore 

c0a28a8c <atmel_writeConfigWordIcmd>:
c0a28a8c:	9d e3 bf c8 	save  %sp, -56, %sp
c0a28a90:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
c0a28a94:	80 8e 20 03 	btst  3, %i0
c0a28a98:	12 80 00 05 	bne  c0a28aac <atmel_writeConfigWordIcmd+0x20>
c0a28a9c:	92 10 00 18 	mov  %i0, %o1
c0a28aa0:	80 a6 20 58 	cmp  %i0, 0x58
c0a28aa4:	08 80 00 05 	bleu  c0a28ab8 <atmel_writeConfigWordIcmd+0x2c>
c0a28aa8:	82 10 20 2b 	mov  0x2b, %g1
c0a28aac:	07 3e 47 44 	sethi  %hi(0xf91d1000), %g3
c0a28ab0:	77 d7 91 38 	call  a000cf90 <_iassert>
c0a28ab4:	90 10 e0 07 	or  %g3, 7, %o0	! f91d1007 <curr_flash_pos+0x387745df>
c0a28ab8:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
c0a28abc:	82 10 20 01 	mov  1, %g1
c0a28ac0:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
c0a28ac4:	03 28 00 40 	sethi  %hi(0xa0010000), %g1
c0a28ac8:	82 10 60 88 	or  %g1, 0x88, %g1	! a0010088 <_atmel_onWriteConfigWordIcmdDone>
c0a28acc:	c2 23 a0 1c 	st  %g1, [ %sp + 0x1c ]
c0a28ad0:	1b 28 00 08 	sethi  %hi(0xa0002000), %o5
c0a28ad4:	98 10 20 01 	mov  1, %o4
c0a28ad8:	9a 13 63 34 	or  %o5, 0x334, %o5
c0a28adc:	96 07 bf fc 	add  %fp, -4, %o3
c0a28ae0:	94 10 20 04 	mov  4, %o2
c0a28ae4:	93 36 20 02 	srl  %i0, 2, %o1
c0a28ae8:	11 00 c2 c4 	sethi  %hi(0x30b1000), %o0
c0a28aec:	77 d7 65 65 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a28af0:	90 12 22 00 	or  %o0, 0x200, %o0	! 30b1200 <__target_size+0x30548d8>
c0a28af4:	80 a2 20 00 	cmp  %o0, 0
c0a28af8:	12 80 00 06 	bne  c0a28b10 <atmel_writeConfigWordIcmd+0x84>
c0a28afc:	05 3e 07 42 	sethi  %hi(0xf81d0800), %g2
c0a28b00:	77 d7 60 31 	call  a0000bc4 <_ilog>
c0a28b04:	90 10 a1 06 	or  %g2, 0x106, %o0	! f81d0906 <curr_flash_pos+0x37773ede>
c0a28b08:	81 c7 e0 08 	ret 
c0a28b0c:	81 e8 00 00 	restore 
c0a28b10:	40 00 00 42 	call  c0a28c18 <atmel_lockConfigZoneIcmd.part.6>
c0a28b14:	01 00 00 00 	nop 
c0a28b18:	81 c7 e0 08 	ret 
c0a28b1c:	81 e8 00 00 	restore 

c0a28b20 <atmel_isChipLockedIcmd>:
c0a28b20:	11 28 00 40 	sethi  %hi(0xa0010000), %o0
c0a28b24:	90 12 20 c0 	or  %o0, 0xc0, %o0	! a00100c0 <_atmel_onIsChipLockedDone>
c0a28b28:	82 13 c0 00 	mov  %o7, %g1
c0a28b2c:	77 d7 9d 7f 	call  a0010128 <ATMEL_isChipLocked>
c0a28b30:	9e 10 40 00 	mov  %g1, %o7

c0a28b34 <atmel_lockConfigZoneIcmd>:
c0a28b34:	9d e3 bf d0 	save  %sp, -48, %sp
c0a28b38:	82 10 20 19 	mov  0x19, %g1
c0a28b3c:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
c0a28b40:	82 10 20 01 	mov  1, %g1
c0a28b44:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
c0a28b48:	03 28 00 40 	sethi  %hi(0xa0010000), %g1
c0a28b4c:	82 10 60 f0 	or  %g1, 0xf0, %g1	! a00100f0 <_atmel_onLockDone>
c0a28b50:	c2 23 a0 1c 	st  %g1, [ %sp + 0x1c ]
c0a28b54:	1b 28 00 25 	sethi  %hi(0xa0009400), %o5
c0a28b58:	98 10 20 01 	mov  1, %o4
c0a28b5c:	9a 13 60 e8 	or  %o5, 0xe8, %o5
c0a28b60:	96 10 20 00 	clr  %o3
c0a28b64:	94 10 20 00 	clr  %o2
c0a28b68:	92 10 00 18 	mov  %i0, %o1
c0a28b6c:	11 00 c1 c5 	sethi  %hi(0x3071400), %o0
c0a28b70:	77 d7 65 44 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a28b74:	90 12 23 00 	or  %o0, 0x300, %o0	! 3071700 <__target_size+0x3014dd8>
c0a28b78:	80 a2 20 00 	cmp  %o0, 0
c0a28b7c:	12 80 00 05 	bne  c0a28b90 <atmel_lockConfigZoneIcmd+0x5c>
c0a28b80:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
c0a28b84:	b0 16 21 06 	or  %i0, 0x106, %i0	! f81d0906 <curr_flash_pos+0x37773ede>
c0a28b88:	77 d7 60 0f 	call  a0000bc4 <_ilog>
c0a28b8c:	81 e8 00 00 	restore 
c0a28b90:	40 00 00 22 	call  c0a28c18 <atmel_lockConfigZoneIcmd.part.6>
c0a28b94:	81 e8 00 00 	restore 

c0a28b98 <atmel_lockDataAndOtpZonesIcmd>:
c0a28b98:	9d e3 bf d0 	save  %sp, -48, %sp
c0a28b9c:	82 10 20 19 	mov  0x19, %g1
c0a28ba0:	c2 23 a0 24 	st  %g1, [ %sp + 0x24 ]
c0a28ba4:	82 10 20 01 	mov  1, %g1
c0a28ba8:	c2 23 a0 20 	st  %g1, [ %sp + 0x20 ]
c0a28bac:	03 28 00 40 	sethi  %hi(0xa0010000), %g1
c0a28bb0:	82 10 60 f0 	or  %g1, 0xf0, %g1	! a00100f0 <_atmel_onLockDone>
c0a28bb4:	c2 23 a0 1c 	st  %g1, [ %sp + 0x1c ]
c0a28bb8:	1b 28 00 25 	sethi  %hi(0xa0009400), %o5
c0a28bbc:	98 10 20 01 	mov  1, %o4
c0a28bc0:	9a 13 60 e8 	or  %o5, 0xe8, %o5
c0a28bc4:	96 10 20 00 	clr  %o3
c0a28bc8:	94 10 20 00 	clr  %o2
c0a28bcc:	92 10 00 18 	mov  %i0, %o1
c0a28bd0:	11 00 c1 c5 	sethi  %hi(0x3071400), %o0
c0a28bd4:	77 d7 65 2b 	call  a0002080 <__ATMEL_submitI2cOperation>
c0a28bd8:	90 12 23 01 	or  %o0, 0x301, %o0	! 3071701 <__target_size+0x3014dd9>
c0a28bdc:	80 a2 20 00 	cmp  %o0, 0
c0a28be0:	12 80 00 05 	bne  c0a28bf4 <atmel_lockDataAndOtpZonesIcmd+0x5c>
c0a28be4:	31 3e 07 42 	sethi  %hi(0xf81d0800), %i0
c0a28be8:	b0 16 21 06 	or  %i0, 0x106, %i0	! f81d0906 <curr_flash_pos+0x37773ede>
c0a28bec:	77 d7 5f f6 	call  a0000bc4 <_ilog>
c0a28bf0:	81 e8 00 00 	restore 
c0a28bf4:	40 00 00 09 	call  c0a28c18 <atmel_lockConfigZoneIcmd.part.6>
c0a28bf8:	81 e8 00 00 	restore 

c0a28bfc <atmel_encryptedReadDataSlotIcmd>:
c0a28bfc:	17 28 00 23 	sethi  %hi(0xa0008c00), %o3
c0a28c00:	94 10 20 00 	clr  %o2
c0a28c04:	96 12 e1 6c 	or  %o3, 0x16c, %o3
c0a28c08:	92 10 20 01 	mov  1, %o1
c0a28c0c:	82 13 c0 00 	mov  %o7, %g1
c0a28c10:	77 d7 9d 57 	call  a001016c <ATMEL_encryptStart>
c0a28c14:	9e 10 40 00 	mov  %g1, %o7

c0a28c18 <atmel_lockConfigZoneIcmd.part.6>:
c0a28c18:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a28c1c:	c4 08 62 18 	ldub  [ %g1 + 0x218 ], %g2	! a1007218 <iCmdResponseId.lto_priv.302>
c0a28c20:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a28c24:	81 c3 e0 08 	retl 
c0a28c28:	c4 28 61 93 	stb  %g2, [ %g1 + 0x193 ]	! a1007193 <atmelAsyncICmdRespId.lto_priv.533>

c0a28c2c <ledOnOff>:
c0a28c2c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a28c30:	92 10 20 01 	mov  1, %o1
c0a28c34:	77 d7 82 c8 	call  a0009754 <LED_SetLedState>
c0a28c38:	90 10 20 00 	clr  %o0
c0a28c3c:	77 d7 82 e7 	call  a00097d8 <LED_OnOff>
c0a28c40:	81 e8 00 00 	restore 

c0a28c44 <ledSetMode>:
c0a28c44:	82 13 c0 00 	mov  %o7, %g1
c0a28c48:	77 d7 82 c3 	call  a0009754 <LED_SetLedState>
c0a28c4c:	9e 10 40 00 	mov  %g1, %o7

c0a28c50 <I2CD_icmdIdtGeneralRead>:
c0a28c50:	13 28 40 0b 	sethi  %hi(0xa1002c00), %o1
c0a28c54:	19 28 00 44 	sethi  %hi(0xa0011000), %o4
c0a28c58:	82 12 63 0c 	or  %o1, 0x30c, %g1
c0a28c5c:	98 13 23 dc 	or  %o4, 0x3dc, %o4
c0a28c60:	d0 28 60 0c 	stb  %o0, [ %g1 + 0xc ]
c0a28c64:	96 10 20 01 	mov  1, %o3
c0a28c68:	d0 28 60 0d 	stb  %o0, [ %g1 + 0xd ]
c0a28c6c:	94 10 20 01 	mov  1, %o2
c0a28c70:	11 28 00 87 	sethi  %hi(0xa0021c00), %o0
c0a28c74:	92 00 60 0d 	add  %g1, 0xd, %o1
c0a28c78:	90 12 20 4f 	or  %o0, 0x4f, %o0
c0a28c7c:	82 13 c0 00 	mov  %o7, %g1
c0a28c80:	77 d7 7d ef 	call  a000843c <I2C_WriteReadAsync>
c0a28c84:	9e 10 40 00 	mov  %g1, %o7

c0a28c88 <I2CD_icmdIdtGeneralWrite>:
c0a28c88:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
c0a28c8c:	19 28 00 44 	sethi  %hi(0xa0011000), %o4
c0a28c90:	82 10 63 0c 	or  %g1, 0x30c, %g1
c0a28c94:	98 13 23 fc 	or  %o4, 0x3fc, %o4
c0a28c98:	d0 28 60 0c 	stb  %o0, [ %g1 + 0xc ]
c0a28c9c:	96 10 20 01 	mov  1, %o3
c0a28ca0:	d0 28 60 0d 	stb  %o0, [ %g1 + 0xd ]
c0a28ca4:	94 10 20 02 	mov  2, %o2
c0a28ca8:	d2 28 60 0e 	stb  %o1, [ %g1 + 0xe ]
c0a28cac:	11 28 00 87 	sethi  %hi(0xa0021c00), %o0
c0a28cb0:	92 00 60 0d 	add  %g1, 0xd, %o1
c0a28cb4:	90 12 20 4f 	or  %o0, 0x4f, %o0
c0a28cb8:	82 13 c0 00 	mov  %o7, %g1
c0a28cbc:	77 d7 7d e0 	call  a000843c <I2C_WriteReadAsync>
c0a28cc0:	9e 10 40 00 	mov  %g1, %o7

c0a28cc4 <IDT_CLK_icmdSscControl>:
c0a28cc4:	82 13 c0 00 	mov  %o7, %g1
c0a28cc8:	77 d7 a1 b1 	call  a001138c <IDT_CLK_SscControl>
c0a28ccc:	9e 10 40 00 	mov  %g1, %o7

c0a28cd0 <IDT_CLK_SetRexSscSupport>:
c0a28cd0:	9d e3 bf d8 	save  %sp, -40, %sp
c0a28cd4:	90 10 20 1b 	mov  0x1b, %o0
c0a28cd8:	77 d7 7a b9 	call  a00077bc <Config_ArbitrateGetVar>
c0a28cdc:	92 07 bf ff 	add  %fp, -1, %o1
c0a28ce0:	80 a2 20 00 	cmp  %o0, 0
c0a28ce4:	02 80 00 0c 	be  c0a28d14 <IDT_CLK_SetRexSscSupport+0x44>
c0a28ce8:	94 07 bf ff 	add  %fp, -1, %o2
c0a28cec:	f0 2f bf ff 	stb  %i0, [ %fp + -1 ]
c0a28cf0:	92 10 20 1b 	mov  0x1b, %o1
c0a28cf4:	77 d7 7a 01 	call  a00074f8 <Config_ArbitrateSetVar>
c0a28cf8:	90 10 20 04 	mov  4, %o0
c0a28cfc:	80 a2 20 00 	cmp  %o0, 0
c0a28d00:	02 80 00 05 	be  c0a28d14 <IDT_CLK_SetRexSscSupport+0x44>
c0a28d04:	d2 0f bf ff 	ldub  [ %fp + -1 ], %o1
c0a28d08:	11 3e 4c 82 	sethi  %hi(0xf9320800), %o0
c0a28d0c:	77 d7 5f ae 	call  a0000bc4 <_ilog>
c0a28d10:	90 12 20 06 	or  %o0, 6, %o0	! f9320806 <curr_flash_pos+0x388c3dde>
c0a28d14:	81 c7 e0 08 	ret 
c0a28d18:	81 e8 00 00 	restore 

c0a28d1c <I2CD_icmdSfpFinisarStartStatsMonitor>:
c0a28d1c:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
c0a28d20:	92 10 20 01 	mov  1, %o1
c0a28d24:	90 12 21 1c 	or  %o0, 0x11c, %o0
c0a28d28:	82 13 c0 00 	mov  %o7, %g1
c0a28d2c:	77 d7 91 af 	call  a000d3e8 <STATSMON_StatgroupControl>
c0a28d30:	9e 10 40 00 	mov  %g1, %o7

c0a28d34 <I2CD_icmdSftFinisarStopStatsMonitor>:
c0a28d34:	11 28 00 81 	sethi  %hi(0xa0020400), %o0
c0a28d38:	92 10 20 00 	clr  %o1
c0a28d3c:	90 12 21 1c 	or  %o0, 0x11c, %o0
c0a28d40:	82 13 c0 00 	mov  %o7, %g1
c0a28d44:	77 d7 91 a9 	call  a000d3e8 <STATSMON_StatgroupControl>
c0a28d48:	9e 10 40 00 	mov  %g1, %o7

c0a28d4c <I2CD_icmdSfpFinisarSetRxPowerThresholds>:
c0a28d4c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
c0a28d50:	82 10 63 2c 	or  %g1, 0x32c, %g1	! a1002f2c <sfpFinisarContext.lto_priv.558>
c0a28d54:	d0 30 60 0a 	sth  %o0, [ %g1 + 0xa ]
c0a28d58:	81 c3 e0 08 	retl 
c0a28d5c:	d2 30 60 08 	sth  %o1, [ %g1 + 8 ]

c0a28d60 <I2CD_icmdSfpFinisarSetRxPowerPollingPeriod>:
c0a28d60:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
c0a28d64:	81 c3 e0 08 	retl 
c0a28d68:	d0 28 63 3e 	stb  %o0, [ %g1 + 0x33e ]	! a1002f3e <sfpFinisarContext.lto_priv.558+0x12>

c0a28d6c <DP_STREAM_LexResetIdlePatternCnt>:
c0a28d6c:	03 28 40 0b 	sethi  %hi(0xa1002c00), %g1
c0a28d70:	c2 00 60 00 	ld  [ %g1 ], %g1
c0a28d74:	c4 00 60 bc 	ld  [ %g1 + 0xbc ], %g2
c0a28d78:	86 10 a0 01 	or  %g2, 1, %g3
c0a28d7c:	c6 20 60 bc 	st  %g3, [ %g1 + 0xbc ]
c0a28d80:	c8 00 60 bc 	ld  [ %g1 + 0xbc ], %g4
c0a28d84:	90 09 3f fe 	and  %g4, -2, %o0
c0a28d88:	d0 20 60 bc 	st  %o0, [ %g1 + 0xbc ]
c0a28d8c:	03 3e 02 68 	sethi  %hi(0xf809a000), %g1
c0a28d90:	90 10 62 02 	or  %g1, 0x202, %o0	! f809a202 <curr_flash_pos+0x3763d7da>
c0a28d94:	82 13 c0 00 	mov  %o7, %g1
c0a28d98:	77 d7 5f 8b 	call  a0000bc4 <_ilog>
c0a28d9c:	9e 10 40 00 	mov  %g1, %o7

c0a28da0 <DP_STREAM_GetVideoInfoIcmd>:
c0a28da0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a28da4:	77 d7 6d 20 	call  a0004224 <bb_top_IsDeviceLex>
c0a28da8:	3b 3e 02 55 	sethi  %hi(0xf8095400), %i5
c0a28dac:	80 a2 20 00 	cmp  %o0, 0
c0a28db0:	02 80 00 14 	be  c0a28e00 <DP_STREAM_GetVideoInfoIcmd+0x60>
c0a28db4:	01 00 00 00 	nop 
c0a28db8:	77 d7 b9 69 	call  a001735c <DP_LexVideoInfo>
c0a28dbc:	01 00 00 00 	nop 
c0a28dc0:	77 d7 5f 81 	call  a0000bc4 <_ilog>
c0a28dc4:	90 17 62 02 	or  %i5, 0x202, %o0
c0a28dc8:	77 d7 b6 57 	call  a0016724 <DP_PrintLexStats>
c0a28dcc:	01 00 00 00 	nop 
c0a28dd0:	77 d7 b6 99 	call  a0016834 <DP_PrintGtpStats>
c0a28dd4:	01 00 00 00 	nop 
c0a28dd8:	15 28 40 08 	sethi  %hi(0xa1002000), %o2
c0a28ddc:	17 3e 41 d7 	sethi  %hi(0xf9075c00), %o3
c0a28de0:	b0 12 a1 e4 	or  %o2, 0x1e4, %i0
c0a28de4:	d2 0e 20 14 	ldub  [ %i0 + 0x14 ], %o1
c0a28de8:	77 d7 5f 77 	call  a0000bc4 <_ilog>
c0a28dec:	90 12 e3 02 	or  %o3, 0x302, %o0
c0a28df0:	19 3e 41 d8 	sethi  %hi(0xf9076000), %o4
c0a28df4:	f2 0e 20 18 	ldub  [ %i0 + 0x18 ], %i1
c0a28df8:	10 80 00 8a 	b  c0a29020 <DP_STREAM_GetVideoInfoIcmd+0x280>
c0a28dfc:	b0 13 20 02 	or  %o4, 2, %i0
c0a28e00:	77 d7 be 12 	call  a0018648 <DP_RexVideoInfo>
c0a28e04:	33 28 40 0a 	sethi  %hi(0xa1002800), %i1
c0a28e08:	77 d7 5f 6f 	call  a0000bc4 <_ilog>
c0a28e0c:	90 17 62 02 	or  %i5, 0x202, %o0
c0a28e10:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e14:	d2 08 60 cb 	ldub  [ %g1 + 0xcb ], %o1
c0a28e18:	39 3e 42 59 	sethi  %hi(0xf9096400), %i4
c0a28e1c:	77 d7 5f 6a 	call  a0000bc4 <_ilog>
c0a28e20:	90 17 22 02 	or  %i4, 0x202, %o0	! f9096602 <curr_flash_pos+0x38639bda>
c0a28e24:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e28:	d2 08 60 cf 	ldub  [ %g1 + 0xcf ], %o1
c0a28e2c:	77 d7 5f 66 	call  a0000bc4 <_ilog>
c0a28e30:	90 17 23 02 	or  %i4, 0x302, %o0
c0a28e34:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e38:	d2 08 60 d3 	ldub  [ %g1 + 0xd3 ], %o1
c0a28e3c:	31 3e 42 5a 	sethi  %hi(0xf9096800), %i0
c0a28e40:	77 d7 5f 61 	call  a0000bc4 <_ilog>
c0a28e44:	90 16 20 02 	or  %i0, 2, %o0	! f9096802 <curr_flash_pos+0x38639dda>
c0a28e48:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e4c:	d2 08 60 d7 	ldub  [ %g1 + 0xd7 ], %o1
c0a28e50:	77 d7 5f 5d 	call  a0000bc4 <_ilog>
c0a28e54:	90 16 21 02 	or  %i0, 0x102, %o0
c0a28e58:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e5c:	d2 08 60 db 	ldub  [ %g1 + 0xdb ], %o1
c0a28e60:	77 d7 5f 59 	call  a0000bc4 <_ilog>
c0a28e64:	90 16 22 02 	or  %i0, 0x202, %o0
c0a28e68:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e6c:	d2 08 60 df 	ldub  [ %g1 + 0xdf ], %o1
c0a28e70:	77 d7 5f 55 	call  a0000bc4 <_ilog>
c0a28e74:	90 16 23 02 	or  %i0, 0x302, %o0
c0a28e78:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e7c:	d2 10 60 e2 	lduh  [ %g1 + 0xe2 ], %o1
c0a28e80:	85 2a 60 10 	sll  %o1, 0x10, %g2
c0a28e84:	37 3e 42 5b 	sethi  %hi(0xf9096c00), %i3
c0a28e88:	93 30 a0 10 	srl  %g2, 0x10, %o1
c0a28e8c:	77 d7 5f 4e 	call  a0000bc4 <_ilog>
c0a28e90:	90 16 e1 02 	or  %i3, 0x102, %o0
c0a28e94:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28e98:	c6 10 60 e6 	lduh  [ %g1 + 0xe6 ], %g3
c0a28e9c:	89 28 e0 10 	sll  %g3, 0x10, %g4
c0a28ea0:	90 16 e0 02 	or  %i3, 2, %o0
c0a28ea4:	77 d7 5f 48 	call  a0000bc4 <_ilog>
c0a28ea8:	93 31 20 10 	srl  %g4, 0x10, %o1
c0a28eac:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28eb0:	d2 08 60 f7 	ldub  [ %g1 + 0xf7 ], %o1
c0a28eb4:	77 d7 5f 44 	call  a0000bc4 <_ilog>
c0a28eb8:	90 16 e2 02 	or  %i3, 0x202, %o0
c0a28ebc:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28ec0:	d2 08 60 fb 	ldub  [ %g1 + 0xfb ], %o1
c0a28ec4:	77 d7 5f 40 	call  a0000bc4 <_ilog>
c0a28ec8:	90 16 e3 02 	or  %i3, 0x302, %o0
c0a28ecc:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28ed0:	d0 10 61 0e 	lduh  [ %g1 + 0x10e ], %o0
c0a28ed4:	95 2a 20 10 	sll  %o0, 0x10, %o2
c0a28ed8:	3b 3e 42 5c 	sethi  %hi(0xf9097000), %i5
c0a28edc:	93 32 a0 10 	srl  %o2, 0x10, %o1
c0a28ee0:	77 d7 5f 39 	call  a0000bc4 <_ilog>
c0a28ee4:	90 17 60 02 	or  %i5, 2, %o0
c0a28ee8:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28eec:	d6 10 61 12 	lduh  [ %g1 + 0x112 ], %o3
c0a28ef0:	99 2a e0 10 	sll  %o3, 0x10, %o4
c0a28ef4:	90 17 61 02 	or  %i5, 0x102, %o0
c0a28ef8:	77 d7 5f 33 	call  a0000bc4 <_ilog>
c0a28efc:	93 33 20 10 	srl  %o4, 0x10, %o1
c0a28f00:	1b 3e 02 5c 	sethi  %hi(0xf8097000), %o5
c0a28f04:	77 d7 5f 30 	call  a0000bc4 <_ilog>
c0a28f08:	90 13 63 02 	or  %o5, 0x302, %o0	! f8097302 <curr_flash_pos+0x3763a8da>
c0a28f0c:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28f10:	f8 00 60 24 	ld  [ %g1 + 0x24 ], %i4
c0a28f14:	13 00 00 1f 	sethi  %hi(0x7c00), %o1
c0a28f18:	37 3e 42 5d 	sethi  %hi(0xf9097400), %i3
c0a28f1c:	ba 12 63 ff 	or  %o1, 0x3ff, %i5
c0a28f20:	b1 37 20 10 	srl  %i4, 0x10, %i0
c0a28f24:	90 16 e0 02 	or  %i3, 2, %o0
c0a28f28:	77 d7 5f 27 	call  a0000bc4 <_ilog>
c0a28f2c:	92 0e 00 1d 	and  %i0, %i5, %o1
c0a28f30:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28f34:	c4 00 60 24 	ld  [ %g1 + 0x24 ], %g2
c0a28f38:	92 08 80 1d 	and  %g2, %i5, %o1
c0a28f3c:	77 d7 5f 22 	call  a0000bc4 <_ilog>
c0a28f40:	90 16 e1 02 	or  %i3, 0x102, %o0
c0a28f44:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28f48:	c6 00 60 28 	ld  [ %g1 + 0x28 ], %g3
c0a28f4c:	89 30 e0 10 	srl  %g3, 0x10, %g4
c0a28f50:	90 16 e2 02 	or  %i3, 0x202, %o0
c0a28f54:	77 d7 5f 1c 	call  a0000bc4 <_ilog>
c0a28f58:	92 09 20 7f 	and  %g4, 0x7f, %o1
c0a28f5c:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28f60:	d0 00 60 28 	ld  [ %g1 + 0x28 ], %o0
c0a28f64:	95 32 20 09 	srl  %o0, 9, %o2
c0a28f68:	90 16 e3 02 	or  %i3, 0x302, %o0
c0a28f6c:	77 d7 5f 16 	call  a0000bc4 <_ilog>
c0a28f70:	92 0a a0 7f 	and  %o2, 0x7f, %o1
c0a28f74:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28f78:	d6 00 60 28 	ld  [ %g1 + 0x28 ], %o3
c0a28f7c:	92 0a e1 ff 	and  %o3, 0x1ff, %o1
c0a28f80:	39 3e 42 5e 	sethi  %hi(0xf9097800), %i4
c0a28f84:	77 d7 5f 10 	call  a0000bc4 <_ilog>
c0a28f88:	90 17 20 02 	or  %i4, 2, %o0	! f9097802 <curr_flash_pos+0x3863adda>
c0a28f8c:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28f90:	d8 00 60 2c 	ld  [ %g1 + 0x2c ], %o4
c0a28f94:	93 33 20 1f 	srl  %o4, 0x1f, %o1
c0a28f98:	77 d7 5f 0b 	call  a0000bc4 <_ilog>
c0a28f9c:	90 17 21 02 	or  %i4, 0x102, %o0
c0a28fa0:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28fa4:	da 00 60 2c 	ld  [ %g1 + 0x2c ], %o5
c0a28fa8:	b1 33 60 16 	srl  %o5, 0x16, %i0
c0a28fac:	90 17 22 02 	or  %i4, 0x202, %o0
c0a28fb0:	77 d7 5f 05 	call  a0000bc4 <_ilog>
c0a28fb4:	92 0e 21 ff 	and  %i0, 0x1ff, %o1
c0a28fb8:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28fbc:	d2 00 60 2c 	ld  [ %g1 + 0x2c ], %o1
c0a28fc0:	90 17 23 02 	or  %i4, 0x302, %o0
c0a28fc4:	b7 32 60 0f 	srl  %o1, 0xf, %i3
c0a28fc8:	77 d7 5e ff 	call  a0000bc4 <_ilog>
c0a28fcc:	92 0e e0 7f 	and  %i3, 0x7f, %o1
c0a28fd0:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28fd4:	c4 00 60 2c 	ld  [ %g1 + 0x2c ], %g2
c0a28fd8:	92 08 80 1d 	and  %g2, %i5, %o1
c0a28fdc:	3b 3e 42 5f 	sethi  %hi(0xf9097c00), %i5
c0a28fe0:	77 d7 5e f9 	call  a0000bc4 <_ilog>
c0a28fe4:	90 17 60 02 	or  %i5, 2, %o0	! f9097c02 <curr_flash_pos+0x3863b1da>
c0a28fe8:	07 3e 02 63 	sethi  %hi(0xf8098c00), %g3
c0a28fec:	77 d7 5e f6 	call  a0000bc4 <_ilog>
c0a28ff0:	90 10 e0 02 	or  %g3, 2, %o0	! f8098c02 <curr_flash_pos+0x3763c1da>
c0a28ff4:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a28ff8:	c8 00 60 5c 	ld  [ %g1 + 0x5c ], %g4
c0a28ffc:	91 31 20 08 	srl  %g4, 8, %o0
c0a29000:	39 3e 42 63 	sethi  %hi(0xf9098c00), %i4
c0a29004:	92 0a 20 03 	and  %o0, 3, %o1
c0a29008:	77 d7 5e ef 	call  a0000bc4 <_ilog>
c0a2900c:	90 17 21 02 	or  %i4, 0x102, %o0
c0a29010:	c2 06 63 e4 	ld  [ %i1 + 0x3e4 ], %g1
c0a29014:	f2 00 60 5c 	ld  [ %g1 + 0x5c ], %i1
c0a29018:	b2 0e 60 03 	and  %i1, 3, %i1
c0a2901c:	b0 17 22 02 	or  %i4, 0x202, %i0
c0a29020:	77 d7 5e e9 	call  a0000bc4 <_ilog>
c0a29024:	81 e8 00 00 	restore 

c0a29028 <DP_STREAM_SdpStatsIcmd>:
c0a29028:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2902c:	77 d7 6c 7e 	call  a0004224 <bb_top_IsDeviceLex>
c0a29030:	01 00 00 00 	nop 
c0a29034:	80 a2 20 00 	cmp  %o0, 0
c0a29038:	11 3e 02 63 	sethi  %hi(0xf8098c00), %o0
c0a2903c:	02 80 00 51 	be  c0a29180 <DP_STREAM_SdpStatsIcmd+0x158>
c0a29040:	90 12 23 05 	or  %o0, 0x305, %o0	! f8098f05 <curr_flash_pos+0x3763c4dd>
c0a29044:	77 d7 5e e0 	call  a0000bc4 <_ilog>
c0a29048:	31 28 40 0b 	sethi  %hi(0xa1002c00), %i0
c0a2904c:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29050:	d2 08 61 3f 	ldub  [ %g1 + 0x13f ], %o1
c0a29054:	33 3e 42 64 	sethi  %hi(0xf9099000), %i1
c0a29058:	77 d7 5e db 	call  a0000bc4 <_ilog>
c0a2905c:	90 16 60 02 	or  %i1, 2, %o0	! f9099002 <curr_flash_pos+0x3863c5da>
c0a29060:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29064:	d2 08 61 43 	ldub  [ %g1 + 0x143 ], %o1
c0a29068:	77 d7 5e d7 	call  a0000bc4 <_ilog>
c0a2906c:	90 16 61 02 	or  %i1, 0x102, %o0
c0a29070:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29074:	d2 08 61 47 	ldub  [ %g1 + 0x147 ], %o1
c0a29078:	77 d7 5e d3 	call  a0000bc4 <_ilog>
c0a2907c:	90 16 62 02 	or  %i1, 0x202, %o0
c0a29080:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29084:	d2 08 61 4b 	ldub  [ %g1 + 0x14b ], %o1
c0a29088:	77 d7 5e cf 	call  a0000bc4 <_ilog>
c0a2908c:	90 16 63 02 	or  %i1, 0x302, %o0
c0a29090:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29094:	d2 10 61 4e 	lduh  [ %g1 + 0x14e ], %o1
c0a29098:	85 2a 60 10 	sll  %o1, 0x10, %g2
c0a2909c:	35 3e 42 65 	sethi  %hi(0xf9099400), %i2
c0a290a0:	93 30 a0 10 	srl  %g2, 0x10, %o1
c0a290a4:	77 d7 5e c8 	call  a0000bc4 <_ilog>
c0a290a8:	90 16 a0 02 	or  %i2, 2, %o0
c0a290ac:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a290b0:	c6 10 61 52 	lduh  [ %g1 + 0x152 ], %g3
c0a290b4:	89 28 e0 10 	sll  %g3, 0x10, %g4
c0a290b8:	90 16 a1 02 	or  %i2, 0x102, %o0
c0a290bc:	77 d7 5e c2 	call  a0000bc4 <_ilog>
c0a290c0:	93 31 20 10 	srl  %g4, 0x10, %o1
c0a290c4:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a290c8:	d2 08 60 b7 	ldub  [ %g1 + 0xb7 ], %o1
c0a290cc:	77 d7 5e be 	call  a0000bc4 <_ilog>
c0a290d0:	90 16 a2 02 	or  %i2, 0x202, %o0
c0a290d4:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a290d8:	d2 08 61 33 	ldub  [ %g1 + 0x133 ], %o1
c0a290dc:	77 d7 5e ba 	call  a0000bc4 <_ilog>
c0a290e0:	90 16 a3 02 	or  %i2, 0x302, %o0
c0a290e4:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a290e8:	d2 08 61 37 	ldub  [ %g1 + 0x137 ], %o1
c0a290ec:	37 3e 42 66 	sethi  %hi(0xf9099800), %i3
c0a290f0:	77 d7 5e b5 	call  a0000bc4 <_ilog>
c0a290f4:	90 16 e0 02 	or  %i3, 2, %o0	! f9099802 <curr_flash_pos+0x3863cdda>
c0a290f8:	15 3e 02 66 	sethi  %hi(0xf8099800), %o2
c0a290fc:	77 d7 5e b2 	call  a0000bc4 <_ilog>
c0a29100:	90 12 a1 05 	or  %o2, 0x105, %o0	! f8099905 <curr_flash_pos+0x3763cedd>
c0a29104:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29108:	d2 08 61 57 	ldub  [ %g1 + 0x157 ], %o1
c0a2910c:	77 d7 5e ae 	call  a0000bc4 <_ilog>
c0a29110:	90 16 e2 02 	or  %i3, 0x202, %o0
c0a29114:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29118:	d2 08 61 5b 	ldub  [ %g1 + 0x15b ], %o1
c0a2911c:	77 d7 5e aa 	call  a0000bc4 <_ilog>
c0a29120:	90 16 e3 02 	or  %i3, 0x302, %o0
c0a29124:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a29128:	d2 08 61 5f 	ldub  [ %g1 + 0x15f ], %o1
c0a2912c:	3b 3e 42 67 	sethi  %hi(0xf9099c00), %i5
c0a29130:	77 d7 5e a5 	call  a0000bc4 <_ilog>
c0a29134:	90 17 60 02 	or  %i5, 2, %o0	! f9099c02 <curr_flash_pos+0x3863d1da>
c0a29138:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a2913c:	d2 08 61 63 	ldub  [ %g1 + 0x163 ], %o1
c0a29140:	77 d7 5e a1 	call  a0000bc4 <_ilog>
c0a29144:	90 17 61 02 	or  %i5, 0x102, %o0
c0a29148:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a2914c:	d2 08 61 67 	ldub  [ %g1 + 0x167 ], %o1
c0a29150:	77 d7 5e 9d 	call  a0000bc4 <_ilog>
c0a29154:	90 17 62 02 	or  %i5, 0x202, %o0
c0a29158:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a2915c:	d2 08 61 6b 	ldub  [ %g1 + 0x16b ], %o1
c0a29160:	77 d7 5e 99 	call  a0000bc4 <_ilog>
c0a29164:	90 17 63 02 	or  %i5, 0x302, %o0
c0a29168:	c2 06 20 00 	ld  [ %i0 ], %g1
c0a2916c:	fa 08 60 99 	ldub  [ %g1 + 0x99 ], %i5
c0a29170:	f8 08 60 9a 	ldub  [ %g1 + 0x9a ], %i4
c0a29174:	f6 08 60 9b 	ldub  [ %g1 + 0x9b ], %i3
c0a29178:	10 80 00 4f 	b  c0a292b4 <DP_STREAM_SdpStatsIcmd+0x28c>
c0a2917c:	1f 3e c2 4e 	sethi  %hi(0xfb093800), %o7
c0a29180:	77 d7 5e 91 	call  a0000bc4 <_ilog>
c0a29184:	3b 28 40 0a 	sethi  %hi(0xa1002800), %i5
c0a29188:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1	! a1002be4 <dp_source>
c0a2918c:	d2 08 61 17 	ldub  [ %g1 + 0x117 ], %o1
c0a29190:	39 3e 42 64 	sethi  %hi(0xf9099000), %i4
c0a29194:	77 d7 5e 8c 	call  a0000bc4 <_ilog>
c0a29198:	90 17 20 02 	or  %i4, 2, %o0	! f9099002 <curr_flash_pos+0x3863c5da>
c0a2919c:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a291a0:	d2 08 61 1b 	ldub  [ %g1 + 0x11b ], %o1
c0a291a4:	77 d7 5e 88 	call  a0000bc4 <_ilog>
c0a291a8:	90 17 21 02 	or  %i4, 0x102, %o0
c0a291ac:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a291b0:	d2 08 61 1f 	ldub  [ %g1 + 0x11f ], %o1
c0a291b4:	77 d7 5e 84 	call  a0000bc4 <_ilog>
c0a291b8:	90 17 22 02 	or  %i4, 0x202, %o0
c0a291bc:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a291c0:	d2 08 61 23 	ldub  [ %g1 + 0x123 ], %o1
c0a291c4:	77 d7 5e 80 	call  a0000bc4 <_ilog>
c0a291c8:	90 17 23 02 	or  %i4, 0x302, %o0
c0a291cc:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a291d0:	d2 10 61 26 	lduh  [ %g1 + 0x126 ], %o1
c0a291d4:	85 2a 60 10 	sll  %o1, 0x10, %g2
c0a291d8:	31 3e 42 65 	sethi  %hi(0xf9099400), %i0
c0a291dc:	93 30 a0 10 	srl  %g2, 0x10, %o1
c0a291e0:	77 d7 5e 79 	call  a0000bc4 <_ilog>
c0a291e4:	90 16 20 02 	or  %i0, 2, %o0
c0a291e8:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a291ec:	c6 10 61 2a 	lduh  [ %g1 + 0x12a ], %g3
c0a291f0:	89 28 e0 10 	sll  %g3, 0x10, %g4
c0a291f4:	90 16 21 02 	or  %i0, 0x102, %o0
c0a291f8:	77 d7 5e 73 	call  a0000bc4 <_ilog>
c0a291fc:	93 31 20 10 	srl  %g4, 0x10, %o1
c0a29200:	15 3e 02 66 	sethi  %hi(0xf8099800), %o2
c0a29204:	77 d7 5e 70 	call  a0000bc4 <_ilog>
c0a29208:	90 12 a1 05 	or  %o2, 0x105, %o0	! f8099905 <curr_flash_pos+0x3763cedd>
c0a2920c:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29210:	d2 08 61 2f 	ldub  [ %g1 + 0x12f ], %o1
c0a29214:	33 3e 42 66 	sethi  %hi(0xf9099800), %i1
c0a29218:	77 d7 5e 6b 	call  a0000bc4 <_ilog>
c0a2921c:	90 16 62 02 	or  %i1, 0x202, %o0	! f9099a02 <curr_flash_pos+0x3863cfda>
c0a29220:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29224:	d2 08 61 33 	ldub  [ %g1 + 0x133 ], %o1
c0a29228:	77 d7 5e 67 	call  a0000bc4 <_ilog>
c0a2922c:	90 16 63 02 	or  %i1, 0x302, %o0
c0a29230:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29234:	d2 08 61 37 	ldub  [ %g1 + 0x137 ], %o1
c0a29238:	35 3e 42 67 	sethi  %hi(0xf9099c00), %i2
c0a2923c:	77 d7 5e 62 	call  a0000bc4 <_ilog>
c0a29240:	90 16 a0 02 	or  %i2, 2, %o0	! f9099c02 <curr_flash_pos+0x3863d1da>
c0a29244:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29248:	d2 08 61 3b 	ldub  [ %g1 + 0x13b ], %o1
c0a2924c:	77 d7 5e 5e 	call  a0000bc4 <_ilog>
c0a29250:	90 16 a1 02 	or  %i2, 0x102, %o0
c0a29254:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29258:	d2 08 61 3f 	ldub  [ %g1 + 0x13f ], %o1
c0a2925c:	77 d7 5e 5a 	call  a0000bc4 <_ilog>
c0a29260:	90 16 a2 02 	or  %i2, 0x202, %o0
c0a29264:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29268:	d2 08 61 43 	ldub  [ %g1 + 0x143 ], %o1
c0a2926c:	77 d7 5e 56 	call  a0000bc4 <_ilog>
c0a29270:	90 16 a3 02 	or  %i2, 0x302, %o0
c0a29274:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a29278:	d8 00 60 9c 	ld  [ %g1 + 0x9c ], %o4
c0a2927c:	da 08 60 9e 	ldub  [ %g1 + 0x9e ], %o5
c0a29280:	d6 00 60 9c 	ld  [ %g1 + 0x9c ], %o3
c0a29284:	b7 32 e0 01 	srl  %o3, 1, %i3
c0a29288:	94 0b 60 ff 	and  %o5, 0xff, %o2
c0a2928c:	96 0e e0 01 	and  %i3, 1, %o3
c0a29290:	92 0b 20 01 	and  %o4, 1, %o1
c0a29294:	11 3e c2 4d 	sethi  %hi(0xfb093400), %o0
c0a29298:	77 d7 5e 4b 	call  a0000bc4 <_ilog>
c0a2929c:	90 12 23 02 	or  %o0, 0x302, %o0	! fb093702 <curr_flash_pos+0x3a636cda>
c0a292a0:	c2 07 63 e4 	ld  [ %i5 + 0x3e4 ], %g1
c0a292a4:	fa 08 60 a5 	ldub  [ %g1 + 0xa5 ], %i5
c0a292a8:	f8 08 60 a6 	ldub  [ %g1 + 0xa6 ], %i4
c0a292ac:	f6 08 60 a7 	ldub  [ %g1 + 0xa7 ], %i3
c0a292b0:	1f 3e c2 4e 	sethi  %hi(0xfb093800), %o7
c0a292b4:	b4 0f 20 ff 	and  %i4, 0xff, %i2
c0a292b8:	b2 0f 60 ff 	and  %i5, 0xff, %i1
c0a292bc:	b0 13 e0 02 	or  %o7, 2, %i0
c0a292c0:	77 d7 5e 41 	call  a0000bc4 <_ilog>
c0a292c4:	81 e8 00 00 	restore 

c0a292c8 <DP_STREAM_freqMeasureIcmd>:
c0a292c8:	9d e3 bf d8 	save  %sp, -40, %sp
c0a292cc:	77 d7 6b d6 	call  a0004224 <bb_top_IsDeviceLex>
c0a292d0:	3b 28 00 2a 	sethi  %hi(0xa000a800), %i5
c0a292d4:	80 a2 20 00 	cmp  %o0, 0
c0a292d8:	02 80 00 0a 	be  c0a29300 <DP_STREAM_freqMeasureIcmd+0x38>
c0a292dc:	03 28 40 18 	sethi  %hi(0xa1006000), %g1
c0a292e0:	77 d7 b5 00 	call  a00166e0 <DP_LexClearAutoFrqDet>
c0a292e4:	01 00 00 00 	nop 
c0a292e8:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
c0a292ec:	82 10 7f fc 	or  %g1, -4, %g1
c0a292f0:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
c0a292f4:	82 10 20 01 	mov  1, %g1
c0a292f8:	10 80 00 0b 	b  c0a29324 <DP_STREAM_freqMeasureIcmd+0x5c>
c0a292fc:	c2 2f bf fe 	stb  %g1, [ %fp + -2 ]
c0a29300:	c4 00 63 68 	ld  [ %g1 + 0x368 ], %g2
c0a29304:	c2 00 a0 28 	ld  [ %g2 + 0x28 ], %g1
c0a29308:	07 20 00 00 	sethi  %hi(0x80000000), %g3
c0a2930c:	82 28 40 03 	andn  %g1, %g3, %g1
c0a29310:	c2 20 a0 28 	st  %g1, [ %g2 + 0x28 ]
c0a29314:	c2 17 bf fc 	lduh  [ %fp + -4 ], %g1
c0a29318:	82 10 7f fc 	or  %g1, -4, %g1
c0a2931c:	c0 2f bf fe 	clrb  [ %fp + -2 ]
c0a29320:	c2 37 bf fc 	sth  %g1, [ %fp + -4 ]
c0a29324:	92 17 61 68 	or  %i5, 0x168, %o1
c0a29328:	77 d7 70 22 	call  a00053b0 <bb_top_a7_getDpFreq>
c0a2932c:	90 07 bf fc 	add  %fp, -4, %o0
c0a29330:	81 c7 e0 08 	ret 
c0a29334:	81 e8 00 00 	restore 

c0a29338 <DP_STREAM_RexEnableAudioIcmd>:
c0a29338:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
c0a2933c:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
c0a29340:	c4 00 60 9c 	ld  [ %g1 + 0x9c ], %g2
c0a29344:	84 10 3f d2 	mov  -46, %g2
c0a29348:	c4 28 60 9e 	stb  %g2, [ %g1 + 0x9e ]
c0a2934c:	c6 00 60 9c 	ld  [ %g1 + 0x9c ], %g3
c0a29350:	88 08 ff fe 	and  %g3, -2, %g4
c0a29354:	c8 20 60 9c 	st  %g4, [ %g1 + 0x9c ]
c0a29358:	81 c3 e0 08 	retl 
c0a2935c:	01 00 00 00 	nop 

c0a29360 <DP_STREAM_LexPrintErrCount>:
c0a29360:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29364:	77 d7 b5 34 	call  a0016834 <DP_PrintGtpStats>
c0a29368:	37 3e 02 60 	sethi  %hi(0xf8098000), %i3
c0a2936c:	77 d7 5e 16 	call  a0000bc4 <_ilog>
c0a29370:	90 16 e2 05 	or  %i3, 0x205, %o0	! f8098205 <curr_flash_pos+0x3763b7dd>
c0a29374:	11 3e 02 48 	sethi  %hi(0xf8092000), %o0
c0a29378:	77 d7 5e 13 	call  a0000bc4 <_ilog>
c0a2937c:	90 12 23 02 	or  %o0, 0x302, %o0	! f8092302 <curr_flash_pos+0x376358da>
c0a29380:	3b 28 40 0b 	sethi  %hi(0xa1002c00), %i5
c0a29384:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a29388:	d2 08 60 3b 	ldub  [ %g1 + 0x3b ], %o1
c0a2938c:	39 3e 42 61 	sethi  %hi(0xf9098400), %i4
c0a29390:	77 d7 5e 0d 	call  a0000bc4 <_ilog>
c0a29394:	90 17 20 02 	or  %i4, 2, %o0	! f9098402 <curr_flash_pos+0x3863b9da>
c0a29398:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a2939c:	d2 08 60 3a 	ldub  [ %g1 + 0x3a ], %o1
c0a293a0:	77 d7 5e 09 	call  a0000bc4 <_ilog>
c0a293a4:	90 17 21 02 	or  %i4, 0x102, %o0
c0a293a8:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a293ac:	d2 08 60 39 	ldub  [ %g1 + 0x39 ], %o1
c0a293b0:	77 d7 5e 05 	call  a0000bc4 <_ilog>
c0a293b4:	90 17 22 02 	or  %i4, 0x202, %o0
c0a293b8:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a293bc:	d2 08 60 38 	ldub  [ %g1 + 0x38 ], %o1
c0a293c0:	77 d7 5e 01 	call  a0000bc4 <_ilog>
c0a293c4:	90 17 23 02 	or  %i4, 0x302, %o0
c0a293c8:	77 d7 5d ff 	call  a0000bc4 <_ilog>
c0a293cc:	90 16 e3 05 	or  %i3, 0x305, %o0
c0a293d0:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a293d4:	d2 08 60 3f 	ldub  [ %g1 + 0x3f ], %o1
c0a293d8:	31 3e 42 62 	sethi  %hi(0xf9098800), %i0
c0a293dc:	77 d7 5d fa 	call  a0000bc4 <_ilog>
c0a293e0:	90 16 20 02 	or  %i0, 2, %o0	! f9098802 <curr_flash_pos+0x3863bdda>
c0a293e4:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a293e8:	d2 08 60 3e 	ldub  [ %g1 + 0x3e ], %o1
c0a293ec:	77 d7 5d f6 	call  a0000bc4 <_ilog>
c0a293f0:	90 16 21 02 	or  %i0, 0x102, %o0
c0a293f4:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a293f8:	d2 08 60 3d 	ldub  [ %g1 + 0x3d ], %o1
c0a293fc:	77 d7 5d f2 	call  a0000bc4 <_ilog>
c0a29400:	90 16 22 02 	or  %i0, 0x202, %o0
c0a29404:	c2 07 60 00 	ld  [ %i5 ], %g1
c0a29408:	f2 08 60 3c 	ldub  [ %g1 + 0x3c ], %i1
c0a2940c:	b0 16 23 02 	or  %i0, 0x302, %i0
c0a29410:	77 d7 5d ed 	call  a0000bc4 <_ilog>
c0a29414:	81 e8 00 00 	restore 

c0a29418 <DP_STREAM_RexSetAdjustWidthOffset>:
c0a29418:	91 2a 20 0c 	sll  %o0, 0xc, %o0
c0a2941c:	03 00 00 3c 	sethi  %hi(0xf000), %g1
c0a29420:	92 0a 60 0f 	and  %o1, 0xf, %o1
c0a29424:	84 0a 00 01 	and  %o0, %g1, %g2
c0a29428:	87 2a 60 08 	sll  %o1, 8, %g3
c0a2942c:	95 2a a0 04 	sll  %o2, 4, %o2
c0a29430:	88 00 80 03 	add  %g2, %g3, %g4
c0a29434:	90 0a a0 ff 	and  %o2, 0xff, %o0
c0a29438:	82 01 00 08 	add  %g4, %o0, %g1
c0a2943c:	96 0a e0 0f 	and  %o3, 0xf, %o3
c0a29440:	84 00 40 0b 	add  %g1, %o3, %g2
c0a29444:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
c0a29448:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
c0a2944c:	c4 20 60 18 	st  %g2, [ %g1 + 0x18 ]
c0a29450:	81 c3 e0 08 	retl 
c0a29454:	01 00 00 00 	nop 

c0a29458 <DP_LEX_SetEdidTypeIcmd>:
c0a29458:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2945c:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a29460:	90 10 20 1a 	mov  0x1a, %o0
c0a29464:	77 d7 78 d6 	call  a00077bc <Config_ArbitrateGetVar>
c0a29468:	92 17 62 80 	or  %i5, 0x280, %o1
c0a2946c:	80 a2 20 00 	cmp  %o0, 0
c0a29470:	02 80 00 0e 	be  c0a294a8 <DP_LEX_SetEdidTypeIcmd+0x50>
c0a29474:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a29478:	f0 2e 60 0c 	stb  %i0, [ %i1 + 0xc ]
c0a2947c:	94 10 00 19 	mov  %i1, %o2
c0a29480:	92 10 20 1a 	mov  0x1a, %o1
c0a29484:	77 d7 78 1d 	call  a00074f8 <Config_ArbitrateSetVar>
c0a29488:	90 10 20 04 	mov  4, %o0
c0a2948c:	80 a2 20 00 	cmp  %o0, 0
c0a29490:	02 80 00 06 	be  c0a294a8 <DP_LEX_SetEdidTypeIcmd+0x50>
c0a29494:	31 3e 41 ce 	sethi  %hi(0xf9073800), %i0
c0a29498:	f2 0e 60 0c 	ldub  [ %i1 + 0xc ], %i1
c0a2949c:	b0 16 22 06 	or  %i0, 0x206, %i0
c0a294a0:	77 d7 5d c9 	call  a0000bc4 <_ilog>
c0a294a4:	81 e8 00 00 	restore 
c0a294a8:	81 c7 e0 08 	ret 
c0a294ac:	81 e8 00 00 	restore 

c0a294b0 <DP_LEX_SetBpcModeIcmd>:
c0a294b0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a294b4:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a294b8:	90 10 20 1a 	mov  0x1a, %o0
c0a294bc:	77 d7 78 c0 	call  a00077bc <Config_ArbitrateGetVar>
c0a294c0:	92 17 62 80 	or  %i5, 0x280, %o1
c0a294c4:	80 a2 20 00 	cmp  %o0, 0
c0a294c8:	02 80 00 0e 	be  c0a29500 <DP_LEX_SetBpcModeIcmd+0x50>
c0a294cc:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a294d0:	f0 2e 60 0d 	stb  %i0, [ %i1 + 0xd ]
c0a294d4:	94 10 00 19 	mov  %i1, %o2
c0a294d8:	92 10 20 1a 	mov  0x1a, %o1
c0a294dc:	77 d7 78 07 	call  a00074f8 <Config_ArbitrateSetVar>
c0a294e0:	90 10 20 04 	mov  4, %o0
c0a294e4:	80 a2 20 00 	cmp  %o0, 0
c0a294e8:	02 80 00 06 	be  c0a29500 <DP_LEX_SetBpcModeIcmd+0x50>
c0a294ec:	31 3e 41 ce 	sethi  %hi(0xf9073800), %i0
c0a294f0:	f2 0e 60 0d 	ldub  [ %i1 + 0xd ], %i1
c0a294f4:	b0 16 23 06 	or  %i0, 0x306, %i0
c0a294f8:	77 d7 5d b3 	call  a0000bc4 <_ilog>
c0a294fc:	81 e8 00 00 	restore 
c0a29500:	81 c7 e0 08 	ret 
c0a29504:	81 e8 00 00 	restore 

c0a29508 <DP_LEX_ReadEdidValues>:
c0a29508:	9d e3 be e0 	save  %sp, -288, %sp
c0a2950c:	77 d7 6b 46 	call  a0004224 <bb_top_IsDeviceLex>
c0a29510:	01 00 00 00 	nop 
c0a29514:	80 a2 20 00 	cmp  %o0, 0
c0a29518:	02 80 00 13 	be  c0a29564 <DP_LEX_ReadEdidValues+0x5c>
c0a2951c:	b6 07 bf 00 	add  %fp, -256, %i3
c0a29520:	94 10 21 00 	mov  0x100, %o2
c0a29524:	13 28 40 00 	sethi  %hi(0xa1000000), %o1
c0a29528:	90 10 00 1b 	mov  %i3, %o0
c0a2952c:	92 12 60 28 	or  %o1, 0x28, %o1
c0a29530:	77 d7 5b de 	call  a00004a8 <memcpy>
c0a29534:	39 3e 81 c8 	sethi  %hi(0xfa072000), %i4
c0a29538:	ba 10 20 00 	clr  %i5
c0a2953c:	b8 17 21 02 	or  %i4, 0x102, %i4
c0a29540:	d4 0e c0 1d 	ldub  [ %i3 + %i5 ], %o2
c0a29544:	92 10 00 1d 	mov  %i5, %o1
c0a29548:	77 d7 5d 9f 	call  a0000bc4 <_ilog>
c0a2954c:	90 10 00 1c 	mov  %i4, %o0
c0a29550:	77 d7 69 c5 	call  a0003c64 <UART_WaitForTx>
c0a29554:	ba 07 60 01 	inc  %i5
c0a29558:	80 a7 61 00 	cmp  %i5, 0x100
c0a2955c:	32 bf ff fa 	bne,a   c0a29544 <DP_LEX_ReadEdidValues+0x3c>
c0a29560:	d4 0e c0 1d 	ldub  [ %i3 + %i5 ], %o2
c0a29564:	81 c7 e0 08 	ret 
c0a29568:	81 e8 00 00 	restore 

c0a2956c <DP_LEX_SscAdvertiseEnable>:
c0a2956c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29570:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a29574:	90 10 20 1a 	mov  0x1a, %o0
c0a29578:	77 d7 78 91 	call  a00077bc <Config_ArbitrateGetVar>
c0a2957c:	92 17 62 80 	or  %i5, 0x280, %o1
c0a29580:	80 a2 20 00 	cmp  %o0, 0
c0a29584:	02 80 00 0e 	be  c0a295bc <DP_LEX_SscAdvertiseEnable+0x50>
c0a29588:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a2958c:	f0 2e 60 06 	stb  %i0, [ %i1 + 6 ]
c0a29590:	94 10 00 19 	mov  %i1, %o2
c0a29594:	92 10 20 1a 	mov  0x1a, %o1
c0a29598:	77 d7 77 d8 	call  a00074f8 <Config_ArbitrateSetVar>
c0a2959c:	90 10 20 04 	mov  4, %o0
c0a295a0:	80 a2 20 00 	cmp  %o0, 0
c0a295a4:	02 80 00 06 	be  c0a295bc <DP_LEX_SscAdvertiseEnable+0x50>
c0a295a8:	31 3e 41 cf 	sethi  %hi(0xf9073c00), %i0
c0a295ac:	f2 0e 60 06 	ldub  [ %i1 + 6 ], %i1
c0a295b0:	b0 16 20 06 	or  %i0, 6, %i0
c0a295b4:	77 d7 5d 84 	call  a0000bc4 <_ilog>
c0a295b8:	81 e8 00 00 	restore 
c0a295bc:	81 c7 e0 08 	ret 
c0a295c0:	81 e8 00 00 	restore 

c0a295c4 <DP_LEX_YCbCrDisableIcmd>:
c0a295c4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a295c8:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a295cc:	90 10 20 1a 	mov  0x1a, %o0
c0a295d0:	77 d7 78 7b 	call  a00077bc <Config_ArbitrateGetVar>
c0a295d4:	92 17 62 80 	or  %i5, 0x280, %o1
c0a295d8:	80 a2 20 00 	cmp  %o0, 0
c0a295dc:	02 80 00 0e 	be  c0a29614 <DP_LEX_YCbCrDisableIcmd+0x50>
c0a295e0:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a295e4:	f0 2e 60 01 	stb  %i0, [ %i1 + 1 ]
c0a295e8:	94 10 00 19 	mov  %i1, %o2
c0a295ec:	92 10 20 1a 	mov  0x1a, %o1
c0a295f0:	77 d7 77 c2 	call  a00074f8 <Config_ArbitrateSetVar>
c0a295f4:	90 10 20 04 	mov  4, %o0
c0a295f8:	80 a2 20 00 	cmp  %o0, 0
c0a295fc:	02 80 00 06 	be  c0a29614 <DP_LEX_YCbCrDisableIcmd+0x50>
c0a29600:	31 3e 41 e2 	sethi  %hi(0xf9078800), %i0
c0a29604:	f2 0e 60 01 	ldub  [ %i1 + 1 ], %i1
c0a29608:	b0 16 20 02 	or  %i0, 2, %i0
c0a2960c:	77 d7 5d 6e 	call  a0000bc4 <_ilog>
c0a29610:	81 e8 00 00 	restore 
c0a29614:	81 c7 e0 08 	ret 
c0a29618:	81 e8 00 00 	restore 

c0a2961c <DP_LEX_ReLinkTrainIcmd>:
c0a2961c:	82 13 c0 00 	mov  %o7, %g1
c0a29620:	77 d7 ce d5 	call  a001d174 <ReInitiateLinkTraining>
c0a29624:	9e 10 40 00 	mov  %g1, %o7

c0a29628 <DP_LEX_VS_PE_icmd>:
c0a29628:	9d e3 bf d0 	save  %sp, -48, %sp
c0a2962c:	77 d7 6a fe 	call  a0004224 <bb_top_IsDeviceLex>
c0a29630:	01 00 00 00 	nop 
c0a29634:	80 a2 20 00 	cmp  %o0, 0
c0a29638:	02 80 00 0c 	be  c0a29668 <DP_LEX_VS_PE_icmd+0x40>
c0a2963c:	92 07 bf f0 	add  %fp, -16, %o1
c0a29640:	77 d7 78 5f 	call  a00077bc <Config_ArbitrateGetVar>
c0a29644:	90 10 20 1a 	mov  0x1a, %o0
c0a29648:	80 a2 20 00 	cmp  %o0, 0
c0a2964c:	02 80 00 07 	be  c0a29668 <DP_LEX_VS_PE_icmd+0x40>
c0a29650:	94 07 bf f0 	add  %fp, -16, %o2
c0a29654:	f0 2f bf f8 	stb  %i0, [ %fp + -8 ]
c0a29658:	f2 2f bf f9 	stb  %i1, [ %fp + -7 ]
c0a2965c:	92 10 20 1a 	mov  0x1a, %o1
c0a29660:	77 d7 77 a6 	call  a00074f8 <Config_ArbitrateSetVar>
c0a29664:	90 10 20 04 	mov  4, %o0
c0a29668:	81 c7 e0 08 	ret 
c0a2966c:	81 e8 00 00 	restore 

c0a29670 <DP_LEX_SetPowerDownWaitTime>:
c0a29670:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29674:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a29678:	90 10 20 1a 	mov  0x1a, %o0
c0a2967c:	92 17 62 80 	or  %i5, 0x280, %o1
c0a29680:	77 d7 78 4f 	call  a00077bc <Config_ArbitrateGetVar>
c0a29684:	b2 10 00 18 	mov  %i0, %i1
c0a29688:	80 a2 20 00 	cmp  %o0, 0
c0a2968c:	02 80 00 0f 	be  c0a296c8 <DP_LEX_SetPowerDownWaitTime+0x58>
c0a29690:	94 17 62 80 	or  %i5, 0x280, %o2
c0a29694:	85 2e 20 05 	sll  %i0, 5, %g2
c0a29698:	83 2e 20 03 	sll  %i0, 3, %g1
c0a2969c:	82 20 40 02 	sub  %g1, %g2, %g1
c0a296a0:	c2 2a a0 0e 	stb  %g1, [ %o2 + 0xe ]
c0a296a4:	92 10 20 1a 	mov  0x1a, %o1
c0a296a8:	77 d7 77 94 	call  a00074f8 <Config_ArbitrateSetVar>
c0a296ac:	90 10 20 04 	mov  4, %o0
c0a296b0:	80 a2 20 00 	cmp  %o0, 0
c0a296b4:	02 80 00 05 	be  c0a296c8 <DP_LEX_SetPowerDownWaitTime+0x58>
c0a296b8:	31 3e 41 e6 	sethi  %hi(0xf9079800), %i0
c0a296bc:	b0 16 20 06 	or  %i0, 6, %i0	! f9079806 <curr_flash_pos+0x3861cdde>
c0a296c0:	77 d7 5d 41 	call  a0000bc4 <_ilog>
c0a296c4:	81 e8 00 00 	restore 
c0a296c8:	81 c7 e0 08 	ret 
c0a296cc:	81 e8 00 00 	restore 

c0a296d0 <DP_LEX_SetCompressionRatioIcmd>:
c0a296d0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a296d4:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a296d8:	90 10 20 1a 	mov  0x1a, %o0
c0a296dc:	77 d7 78 38 	call  a00077bc <Config_ArbitrateGetVar>
c0a296e0:	92 17 62 80 	or  %i5, 0x280, %o1
c0a296e4:	80 a2 20 00 	cmp  %o0, 0
c0a296e8:	02 80 00 0f 	be  c0a29724 <DP_LEX_SetCompressionRatioIcmd+0x54>
c0a296ec:	94 17 62 80 	or  %i5, 0x280, %o2
c0a296f0:	f0 2a a0 0f 	stb  %i0, [ %o2 + 0xf ]
c0a296f4:	92 10 20 1a 	mov  0x1a, %o1
c0a296f8:	77 d7 77 80 	call  a00074f8 <Config_ArbitrateSetVar>
c0a296fc:	90 10 20 04 	mov  4, %o0
c0a29700:	80 a2 20 00 	cmp  %o0, 0
c0a29704:	02 80 00 08 	be  c0a29724 <DP_LEX_SetCompressionRatioIcmd+0x54>
c0a29708:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
c0a2970c:	c2 00 61 dc 	ld  [ %g1 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
c0a29710:	f2 08 60 0f 	ldub  [ %g1 + 0xf ], %i1
c0a29714:	31 3e 41 e2 	sethi  %hi(0xf9078800), %i0
c0a29718:	b0 16 23 02 	or  %i0, 0x302, %i0	! f9078b02 <curr_flash_pos+0x3861c0da>
c0a2971c:	77 d7 5d 2a 	call  a0000bc4 <_ilog>
c0a29720:	81 e8 00 00 	restore 
c0a29724:	81 c7 e0 08 	ret 
c0a29728:	81 e8 00 00 	restore 

c0a2972c <DP_REX_NativeAuxReadIcmd>:
c0a2972c:	15 30 28 a9 	sethi  %hi(0xc0a2a400), %o2
c0a29730:	94 12 a1 70 	or  %o2, 0x170, %o2	! c0a2a570 <NativeAuxReadIcmdReplyHandler>
c0a29734:	82 13 c0 00 	mov  %o7, %g1
c0a29738:	77 d7 b7 61 	call  a00174bc <SubmitNativeAuxRead>
c0a2973c:	9e 10 40 00 	mov  %g1, %o7

c0a29740 <DP_REX_NativeAuxWriteIcmd>:
c0a29740:	15 30 28 a9 	sethi  %hi(0xc0a2a400), %o2
c0a29744:	94 12 a1 d0 	or  %o2, 0x1d0, %o2	! c0a2a5d0 <NativeAuxWriteHandler>
c0a29748:	82 13 c0 00 	mov  %o7, %g1
c0a2974c:	77 d7 b7 71 	call  a0017510 <SubmitNativeAuxWrite>
c0a29750:	9e 10 40 00 	mov  %g1, %o7

c0a29754 <DP_REX_I2cAuxReadIcmd>:
c0a29754:	82 10 00 09 	mov  %o1, %g1
c0a29758:	15 30 28 a9 	sethi  %hi(0xc0a2a400), %o2
c0a2975c:	92 0a 20 ff 	and  %o0, 0xff, %o1
c0a29760:	94 12 a2 08 	or  %o2, 0x208, %o2
c0a29764:	90 10 00 01 	mov  %g1, %o0
c0a29768:	82 13 c0 00 	mov  %o7, %g1
c0a2976c:	77 d7 5c d9 	call  a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>
c0a29770:	9e 10 40 00 	mov  %g1, %o7

c0a29774 <DP_REX_I2cAuxWriteIcmd>:
c0a29774:	9d e3 bf d8 	save  %sp, -40, %sp
c0a29778:	94 10 20 05 	mov  5, %o2
c0a2977c:	90 07 bf f8 	add  %fp, -8, %o0
c0a29780:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
c0a29784:	77 d7 5b 49 	call  a00004a8 <memcpy>
c0a29788:	92 12 60 70 	or  %o1, 0x70, %o1	! a0020070 <crc64Table+0x8b0>
c0a2978c:	17 30 28 a9 	sethi  %hi(0xc0a2a400), %o3
c0a29790:	94 0e 20 ff 	and  %i0, 0xff, %o2
c0a29794:	96 12 e2 68 	or  %o3, 0x268, %o3
c0a29798:	92 10 20 05 	mov  5, %o1
c0a2979c:	77 d7 5c 75 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
c0a297a0:	90 07 bf f8 	add  %fp, -8, %o0
c0a297a4:	81 c7 e0 08 	ret 
c0a297a8:	81 e8 00 00 	restore 

c0a297ac <DP_REX_MccsRequest>:
c0a297ac:	9d e3 bf d8 	save  %sp, -40, %sp
c0a297b0:	94 10 20 06 	mov  6, %o2
c0a297b4:	90 07 bf f8 	add  %fp, -8, %o0
c0a297b8:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
c0a297bc:	77 d7 5b 3b 	call  a00004a8 <memcpy>
c0a297c0:	92 12 60 78 	or  %o1, 0x78, %o1	! a0020078 <crc64Table+0x8b8>
c0a297c4:	90 07 bf f8 	add  %fp, -8, %o0
c0a297c8:	94 10 20 37 	mov  0x37, %o2
c0a297cc:	92 10 20 06 	mov  6, %o1
c0a297d0:	17 30 28 a9 	sethi  %hi(0xc0a2a400), %o3
c0a297d4:	77 d7 5c 67 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
c0a297d8:	96 12 e2 68 	or  %o3, 0x268, %o3	! c0a2a668 <I2cAuxWriteHandler>
c0a297dc:	94 10 20 50 	mov  0x50, %o2
c0a297e0:	92 10 20 00 	clr  %o1
c0a297e4:	11 30 28 a9 	sethi  %hi(0xc0a2a400), %o0
c0a297e8:	77 d7 71 3e 	call  a0005ce0 <TIMING_TimerRegisterHandler>
c0a297ec:	90 12 22 74 	or  %o0, 0x274, %o0	! c0a2a674 <CapReplyReplyTimerHandler>
c0a297f0:	03 28 40 08 	sethi  %hi(0xa1002000), %g1
c0a297f4:	77 d7 5e b3 	call  a00012c0 <TIMING_TimerStart>
c0a297f8:	d0 20 61 e0 	st  %o0, [ %g1 + 0x1e0 ]	! a10021e0 <CapReadTimer>
c0a297fc:	81 c7 e0 08 	ret 
c0a29800:	81 e8 00 00 	restore 

c0a29804 <DP_REX_ChangeMvidIcmd>:
c0a29804:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29808:	77 d7 6a 87 	call  a0004224 <bb_top_IsDeviceLex>
c0a2980c:	01 00 00 00 	nop 
c0a29810:	80 a2 20 00 	cmp  %o0, 0
c0a29814:	12 80 00 1f 	bne  c0a29890 <DP_REX_ChangeMvidIcmd+0x8c>
c0a29818:	01 00 00 00 	nop 
c0a2981c:	77 d7 b9 39 	call  a0017d00 <SendBlackVideoToMonitor>
c0a29820:	01 00 00 00 	nop 
c0a29824:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
c0a29828:	c2 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g1	! a1002be4 <dp_source>
c0a2982c:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
c0a29830:	07 00 00 80 	sethi  %hi(0x20000), %g3
c0a29834:	88 28 80 03 	andn  %g2, %g3, %g4
c0a29838:	c8 20 60 04 	st  %g4, [ %g1 + 4 ]
c0a2983c:	11 28 40 1b 	sethi  %hi(0xa1006c00), %o0
c0a29840:	95 36 20 18 	srl  %i0, 0x18, %o2
c0a29844:	92 12 23 81 	or  %o0, 0x381, %o1
c0a29848:	d4 2a 23 81 	stb  %o2, [ %o0 + 0x381 ]
c0a2984c:	97 36 20 10 	srl  %i0, 0x10, %o3
c0a29850:	f0 2a 60 03 	stb  %i0, [ %o1 + 3 ]
c0a29854:	99 36 20 08 	srl  %i0, 8, %o4
c0a29858:	d6 2a 60 01 	stb  %o3, [ %o1 + 1 ]
c0a2985c:	9a 10 20 01 	mov  1, %o5
c0a29860:	d8 2a 60 02 	stb  %o4, [ %o1 + 2 ]
c0a29864:	05 3f c0 00 	sethi  %hi(0xff000000), %g2
c0a29868:	da 2a 60 34 	stb  %o5, [ %o1 + 0x34 ]
c0a2986c:	b0 2e 00 02 	andn  %i0, %g2, %i0
c0a29870:	c6 00 60 38 	ld  [ %g1 + 0x38 ], %g3
c0a29874:	88 08 c0 02 	and  %g3, %g2, %g4
c0a29878:	90 11 00 18 	or  %g4, %i0, %o0
c0a2987c:	d0 20 60 38 	st  %o0, [ %g1 + 0x38 ]
c0a29880:	77 d7 b9 34 	call  a0017d50 <RexProgramALU>
c0a29884:	01 00 00 00 	nop 
c0a29888:	77 d7 b8 f0 	call  a0017c48 <SendVideoToMonitor>
c0a2988c:	81 e8 00 00 	restore 
c0a29890:	81 c7 e0 08 	ret 
c0a29894:	81 e8 00 00 	restore 

c0a29898 <DP_REX_SetNewAluCalculation>:
c0a29898:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2989c:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a298a0:	90 10 20 1a 	mov  0x1a, %o0
c0a298a4:	77 d7 77 c6 	call  a00077bc <Config_ArbitrateGetVar>
c0a298a8:	92 17 62 80 	or  %i5, 0x280, %o1
c0a298ac:	80 a2 20 00 	cmp  %o0, 0
c0a298b0:	02 80 00 0e 	be  c0a298e8 <DP_REX_SetNewAluCalculation+0x50>
c0a298b4:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a298b8:	f0 2e 60 02 	stb  %i0, [ %i1 + 2 ]
c0a298bc:	94 10 00 19 	mov  %i1, %o2
c0a298c0:	92 10 20 1a 	mov  0x1a, %o1
c0a298c4:	77 d7 77 0d 	call  a00074f8 <Config_ArbitrateSetVar>
c0a298c8:	90 10 20 04 	mov  4, %o0
c0a298cc:	80 a2 20 00 	cmp  %o0, 0
c0a298d0:	02 80 00 06 	be  c0a298e8 <DP_REX_SetNewAluCalculation+0x50>
c0a298d4:	31 3e 41 de 	sethi  %hi(0xf9077800), %i0
c0a298d8:	f2 0e 60 02 	ldub  [ %i1 + 2 ], %i1
c0a298dc:	b0 16 23 06 	or  %i0, 0x306, %i0
c0a298e0:	77 d7 5c b9 	call  a0000bc4 <_ilog>
c0a298e4:	81 e8 00 00 	restore 
c0a298e8:	81 c7 e0 08 	ret 
c0a298ec:	81 e8 00 00 	restore 

c0a298f0 <DP_REX_MccsEnable>:
c0a298f0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a298f4:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a298f8:	90 10 20 1a 	mov  0x1a, %o0
c0a298fc:	77 d7 77 b0 	call  a00077bc <Config_ArbitrateGetVar>
c0a29900:	92 17 62 80 	or  %i5, 0x280, %o1
c0a29904:	80 a2 20 00 	cmp  %o0, 0
c0a29908:	02 80 00 0e 	be  c0a29940 <DP_REX_MccsEnable+0x50>
c0a2990c:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a29910:	f0 2e 60 03 	stb  %i0, [ %i1 + 3 ]
c0a29914:	94 10 00 19 	mov  %i1, %o2
c0a29918:	92 10 20 1a 	mov  0x1a, %o1
c0a2991c:	77 d7 76 f7 	call  a00074f8 <Config_ArbitrateSetVar>
c0a29920:	90 10 20 04 	mov  4, %o0
c0a29924:	80 a2 20 00 	cmp  %o0, 0
c0a29928:	02 80 00 06 	be  c0a29940 <DP_REX_MccsEnable+0x50>
c0a2992c:	31 3e 41 ea 	sethi  %hi(0xf907a800), %i0
c0a29930:	f2 0e 60 03 	ldub  [ %i1 + 3 ], %i1
c0a29934:	b0 16 20 06 	or  %i0, 6, %i0
c0a29938:	77 d7 5c a3 	call  a0000bc4 <_ilog>
c0a2993c:	81 e8 00 00 	restore 
c0a29940:	81 c7 e0 08 	ret 
c0a29944:	81 e8 00 00 	restore 

c0a29948 <DP_AUX_RexErrorRecovery>:
c0a29948:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2994c:	77 d7 b8 ed 	call  a0017d00 <SendBlackVideoToMonitor>
c0a29950:	01 00 00 00 	nop 
c0a29954:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
c0a29958:	c4 00 63 e4 	ld  [ %g1 + 0x3e4 ], %g2	! a1002be4 <dp_source>
c0a2995c:	c2 00 a0 04 	ld  [ %g2 + 4 ], %g1
c0a29960:	07 00 00 80 	sethi  %hi(0x20000), %g3
c0a29964:	82 28 40 03 	andn  %g1, %g3, %g1
c0a29968:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
c0a2996c:	77 d7 b8 f9 	call  a0017d50 <RexProgramALU>
c0a29970:	01 00 00 00 	nop 
c0a29974:	77 d7 b8 b5 	call  a0017c48 <SendVideoToMonitor>
c0a29978:	81 e8 00 00 	restore 

c0a2997c <DP_REX_SscAdvertiseEnable>:
c0a2997c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29980:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a29984:	90 10 20 1a 	mov  0x1a, %o0
c0a29988:	77 d7 77 8d 	call  a00077bc <Config_ArbitrateGetVar>
c0a2998c:	92 17 62 80 	or  %i5, 0x280, %o1
c0a29990:	80 a2 20 00 	cmp  %o0, 0
c0a29994:	02 80 00 0e 	be  c0a299cc <DP_REX_SscAdvertiseEnable+0x50>
c0a29998:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a2999c:	f0 2e 60 07 	stb  %i0, [ %i1 + 7 ]
c0a299a0:	94 10 00 19 	mov  %i1, %o2
c0a299a4:	92 10 20 1a 	mov  0x1a, %o1
c0a299a8:	77 d7 76 d4 	call  a00074f8 <Config_ArbitrateSetVar>
c0a299ac:	90 10 20 04 	mov  4, %o0
c0a299b0:	80 a2 20 00 	cmp  %o0, 0
c0a299b4:	02 80 00 06 	be  c0a299cc <DP_REX_SscAdvertiseEnable+0x50>
c0a299b8:	31 3e 41 cf 	sethi  %hi(0xf9073c00), %i0
c0a299bc:	f2 0e 60 07 	ldub  [ %i1 + 7 ], %i1
c0a299c0:	b0 16 20 06 	or  %i0, 6, %i0
c0a299c4:	77 d7 5c 80 	call  a0000bc4 <_ilog>
c0a299c8:	81 e8 00 00 	restore 
c0a299cc:	81 c7 e0 08 	ret 
c0a299d0:	81 e8 00 00 	restore 

c0a299d4 <DP_REX_TestSync>:
c0a299d4:	9d e3 bf d8 	save  %sp, -40, %sp
c0a299d8:	94 10 20 05 	mov  5, %o2
c0a299dc:	90 07 bf f8 	add  %fp, -8, %o0
c0a299e0:	13 28 00 80 	sethi  %hi(0xa0020000), %o1
c0a299e4:	77 d7 5a b1 	call  a00004a8 <memcpy>
c0a299e8:	92 12 60 80 	or  %o1, 0x80, %o1	! a0020080 <crc64Table+0x8c0>
c0a299ec:	17 30 28 a9 	sethi  %hi(0xc0a2a400), %o3
c0a299f0:	94 10 20 37 	mov  0x37, %o2
c0a299f4:	96 12 e2 68 	or  %o3, 0x268, %o3
c0a299f8:	92 10 20 05 	mov  5, %o1
c0a299fc:	77 d7 5b dd 	call  a0000970 <AUX_RexEnqueueDDCCIOverI2CWrite.constprop.77>
c0a29a00:	90 07 bf f8 	add  %fp, -8, %o0
c0a29a04:	81 c7 e0 08 	ret 
c0a29a08:	81 e8 00 00 	restore 

c0a29a0c <DP_REX_ProgramAlu>:
c0a29a0c:	82 13 c0 00 	mov  %o7, %g1
c0a29a10:	77 d7 b8 d0 	call  a0017d50 <RexProgramALU>
c0a29a14:	9e 10 40 00 	mov  %g1, %o7

c0a29a18 <DP_REX_MccsVcpRequestIcmd>:
c0a29a18:	82 13 c0 00 	mov  %o7, %g1
c0a29a1c:	77 d7 bd a6 	call  a00190b4 <SendVcpRequest.lto_priv.628>
c0a29a20:	9e 10 40 00 	mov  %g1, %o7

c0a29a24 <DP_REX_EdidReadIcmd>:
c0a29a24:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29a28:	77 d7 69 ff 	call  a0004224 <bb_top_IsDeviceLex>
c0a29a2c:	01 00 00 00 	nop 
c0a29a30:	80 a2 20 00 	cmp  %o0, 0
c0a29a34:	12 80 00 0c 	bne  c0a29a64 <DP_REX_EdidReadIcmd+0x40>
c0a29a38:	11 3e 01 f3 	sethi  %hi(0xf807cc00), %o0
c0a29a3c:	77 d7 5c 62 	call  a0000bc4 <_ilog>
c0a29a40:	90 12 22 06 	or  %o0, 0x206, %o0	! f807ce06 <curr_flash_pos+0x376203de>
c0a29a44:	84 10 20 01 	mov  1, %g2
c0a29a48:	03 28 40 0a 	sethi  %hi(0xa1002800), %g1
c0a29a4c:	82 10 61 b0 	or  %g1, 0x1b0, %g1	! a10029b0 <rexPmInitContext.lto_priv.605>
c0a29a50:	c0 30 61 da 	clrh  [ %g1 + 0x1da ]
c0a29a54:	c4 28 61 f8 	stb  %g2, [ %g1 + 0x1f8 ]
c0a29a58:	c4 28 61 dc 	stb  %g2, [ %g1 + 0x1dc ]
c0a29a5c:	77 d7 bd c6 	call  a0019174 <ReadEdidBlock.lto_priv.626>
c0a29a60:	91 e8 20 00 	restore  %g0, 0, %o0
c0a29a64:	81 c7 e0 08 	ret 
c0a29a68:	81 e8 00 00 	restore 

c0a29a6c <DP_REX_ReadDpcdCap>:
c0a29a6c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29a70:	39 3e 81 f4 	sethi  %hi(0xfa07d000), %i4
c0a29a74:	ba 10 20 00 	clr  %i5
c0a29a78:	37 28 40 0a 	sethi  %hi(0xa1002800), %i3
c0a29a7c:	b8 17 20 02 	or  %i4, 2, %i4
c0a29a80:	82 16 e1 b0 	or  %i3, 0x1b0, %g1
c0a29a84:	d4 08 40 1d 	ldub  [ %g1 + %i5 ], %o2
c0a29a88:	92 10 00 1d 	mov  %i5, %o1
c0a29a8c:	77 d7 5c 4e 	call  a0000bc4 <_ilog>
c0a29a90:	90 10 00 1c 	mov  %i4, %o0
c0a29a94:	ba 07 60 01 	inc  %i5
c0a29a98:	80 a7 60 10 	cmp  %i5, 0x10
c0a29a9c:	12 bf ff fa 	bne  c0a29a84 <DP_REX_ReadDpcdCap+0x18>
c0a29aa0:	82 16 e1 b0 	or  %i3, 0x1b0, %g1
c0a29aa4:	81 c7 e0 08 	ret 
c0a29aa8:	81 e8 00 00 	restore 

c0a29aac <DP_REX_ChangeLastTu>:
c0a29aac:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29ab0:	77 d7 b8 94 	call  a0017d00 <SendBlackVideoToMonitor>
c0a29ab4:	2b 28 40 0a 	sethi  %hi(0xa1002800), %l5
c0a29ab8:	f6 05 63 e4 	ld  [ %l5 + 0x3e4 ], %i3	! a1002be4 <dp_source>
c0a29abc:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
c0a29ac0:	05 00 00 80 	sethi  %hi(0x20000), %g2
c0a29ac4:	82 28 40 02 	andn  %g1, %g2, %g1
c0a29ac8:	c2 26 e0 04 	st  %g1, [ %i3 + 4 ]
c0a29acc:	33 28 40 1b 	sethi  %hi(0xa1006c00), %i1
c0a29ad0:	ba 16 63 81 	or  %i1, 0x381, %i5	! a1006f81 <rexTransInitCtx.lto_priv.615>
c0a29ad4:	f8 0f 60 21 	ldub  [ %i5 + 0x21 ], %i4
c0a29ad8:	d2 0f 60 25 	ldub  [ %i5 + 0x25 ], %o1
c0a29adc:	77 d7 84 06 	call  a000aaf4 <Aux_GetSymbolClock>
c0a29ae0:	90 10 00 1c 	mov  %i4, %o0
c0a29ae4:	92 10 20 00 	clr  %o1
c0a29ae8:	a6 10 00 08 	mov  %o0, %l3
c0a29aec:	77 d7 84 02 	call  a000aaf4 <Aux_GetSymbolClock>
c0a29af0:	90 10 00 1c 	mov  %i4, %o0
c0a29af4:	d0 0f 60 19 	ldub  [ %i5 + 0x19 ], %o0
c0a29af8:	c2 0f 60 18 	ldub  [ %i5 + 0x18 ], %g1
c0a29afc:	87 32 20 05 	srl  %o0, 5, %g3
c0a29b00:	82 08 60 0f 	and  %g1, 0xf, %g1
c0a29b04:	83 28 60 03 	sll  %g1, 3, %g1
c0a29b08:	77 d7 83 78 	call  a000a8e8 <mapColorCodeToBitsPerPixel>
c0a29b0c:	90 10 c0 01 	or  %g3, %g1, %o0
c0a29b10:	c8 06 e0 30 	ld  [ %i3 + 0x30 ], %g4
c0a29b14:	f8 0f 60 1c 	ldub  [ %i5 + 0x1c ], %i4
c0a29b18:	f4 0f 60 22 	ldub  [ %i5 + 0x22 ], %i2
c0a29b1c:	03 01 00 00 	sethi  %hi(0x4000000), %g1
c0a29b20:	82 11 00 01 	or  %g4, %g1, %g1
c0a29b24:	c2 26 e0 30 	st  %g1, [ %i3 + 0x30 ]
c0a29b28:	13 00 c0 00 	sethi  %hi(0x3000000), %o1
c0a29b2c:	c2 06 e0 30 	ld  [ %i3 + 0x30 ], %g1
c0a29b30:	94 28 40 09 	andn  %g1, %o1, %o2
c0a29b34:	03 00 40 00 	sethi  %hi(0x1000000), %g1
c0a29b38:	82 12 80 01 	or  %o2, %g1, %g1
c0a29b3c:	c2 26 e0 30 	st  %g1, [ %i3 + 0x30 ]
c0a29b40:	23 00 3f ff 	sethi  %hi(0xfffc00), %l1
c0a29b44:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
c0a29b48:	d6 0e 63 81 	ldub  [ %i1 + 0x381 ], %o3
c0a29b4c:	83 28 60 10 	sll  %g1, 0x10, %g1
c0a29b50:	e0 0f 60 03 	ldub  [ %i5 + 3 ], %l0
c0a29b54:	99 2a e0 18 	sll  %o3, 0x18, %o4
c0a29b58:	9a 10 40 0c 	or  %g1, %o4, %o5
c0a29b5c:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
c0a29b60:	83 28 60 08 	sll  %g1, 8, %g1
c0a29b64:	82 10 40 0d 	or  %g1, %o5, %g1
c0a29b68:	82 14 00 01 	or  %l0, %g1, %g1
c0a29b6c:	a4 14 63 ff 	or  %l1, 0x3ff, %l2
c0a29b70:	a8 08 40 12 	and  %g1, %l2, %l4
c0a29b74:	c2 06 e0 30 	ld  [ %i3 + 0x30 ], %g1
c0a29b78:	1f 3f c0 00 	sethi  %hi(0xff000000), %o7
c0a29b7c:	82 08 40 0f 	and  %g1, %o7, %g1
c0a29b80:	82 10 40 14 	or  %g1, %l4, %g1
c0a29b84:	c2 26 e0 30 	st  %g1, [ %i3 + 0x30 ]
c0a29b88:	b0 10 00 08 	mov  %o0, %i0
c0a29b8c:	c0 2e e0 34 	clrb  [ %i3 + 0x34 ]
c0a29b90:	c2 0f 60 06 	ldub  [ %i5 + 6 ], %g1
c0a29b94:	ec 0f 60 04 	ldub  [ %i5 + 4 ], %l6
c0a29b98:	c4 0f 60 05 	ldub  [ %i5 + 5 ], %g2
c0a29b9c:	83 28 60 08 	sll  %g1, 8, %g1
c0a29ba0:	af 2d a0 18 	sll  %l6, 0x18, %l7
c0a29ba4:	b3 28 a0 10 	sll  %g2, 0x10, %i1
c0a29ba8:	90 16 40 17 	or  %i1, %l7, %o0
c0a29bac:	86 10 40 08 	or  %g1, %o0, %g3
c0a29bb0:	c2 0f 60 07 	ldub  [ %i5 + 7 ], %g1
c0a29bb4:	82 10 40 03 	or  %g1, %g3, %g1
c0a29bb8:	88 08 40 12 	and  %g1, %l2, %g4
c0a29bbc:	c2 06 e0 34 	ld  [ %i3 + 0x34 ], %g1
c0a29bc0:	82 08 40 0f 	and  %g1, %o7, %g1
c0a29bc4:	82 10 40 04 	or  %g1, %g4, %g1
c0a29bc8:	c2 26 e0 34 	st  %g1, [ %i3 + 0x34 ]
c0a29bcc:	82 0f 20 ff 	and  %i4, 0xff, %g1
c0a29bd0:	80 a0 60 40 	cmp  %g1, 0x40
c0a29bd4:	28 80 00 07 	bleu,a   c0a29bf0 <DP_REX_ChangeLastTu+0x144>
c0a29bd8:	d2 0f 60 0d 	ldub  [ %i5 + 0xd ], %o1
c0a29bdc:	37 3e 02 69 	sethi  %hi(0xf809a400), %i3
c0a29be0:	b8 10 20 40 	mov  0x40, %i4
c0a29be4:	77 d7 5b f8 	call  a0000bc4 <_ilog>
c0a29be8:	90 16 e0 05 	or  %i3, 5, %o0
c0a29bec:	d2 0f 60 0d 	ldub  [ %i5 + 0xd ], %o1
c0a29bf0:	c2 0f 60 0c 	ldub  [ %i5 + 0xc ], %g1
c0a29bf4:	d4 0e 20 01 	ldub  [ %i0 + 1 ], %o2
c0a29bf8:	83 28 60 08 	sll  %g1, 8, %g1
c0a29bfc:	82 12 40 01 	or  %o1, %g1, %g1
c0a29c00:	da 05 63 e4 	ld  [ %l5 + 0x3e4 ], %o5
c0a29c04:	96 58 40 0a 	smul  %g1, %o2, %o3
c0a29c08:	b4 0e a0 ff 	and  %i2, 0xff, %i2
c0a29c0c:	99 2e a0 03 	sll  %i2, 3, %o4
c0a29c10:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
c0a29c14:	81 80 60 00 	wr  %g1, %y
c0a29c18:	01 00 00 00 	nop 
c0a29c1c:	01 00 00 00 	nop 
c0a29c20:	01 00 00 00 	nop 
c0a29c24:	a8 7a c0 0c 	sdiv  %o3, %o4, %l4
c0a29c28:	e4 03 60 10 	ld  [ %o5 + 0x10 ], %l2
c0a29c2c:	03 28 40 1b 	sethi  %hi(0xa1006c00), %g1
c0a29c30:	c2 10 60 da 	lduh  [ %g1 + 0xda ], %g1	! a1006cda <cs_packet_interval.lto_priv.614>
c0a29c34:	21 3f ff f8 	sethi  %hi(0xffffe000), %l0
c0a29c38:	a2 28 40 10 	andn  %g1, %l0, %l1
c0a29c3c:	03 3f ff f8 	sethi  %hi(0xffffe000), %g1
c0a29c40:	82 0c 80 01 	and  %l2, %g1, %g1
c0a29c44:	82 10 40 11 	or  %g1, %l1, %g1
c0a29c48:	c2 23 60 10 	st  %g1, [ %o5 + 0x10 ]
c0a29c4c:	2d 28 40 01 	sethi  %hi(0xa1000400), %l6
c0a29c50:	f0 0e 20 01 	ldub  [ %i0 + 1 ], %i0
c0a29c54:	de 05 a0 30 	ld  [ %l6 + 0x30 ], %o7
c0a29c58:	82 15 a0 30 	or  %l6, 0x30, %g1
c0a29c5c:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
c0a29c60:	ae 5b c0 18 	smul  %o7, %i0, %l7
c0a29c64:	86 50 40 18 	umul  %g1, %i0, %g3
c0a29c68:	85 40 00 00 	rd  %y, %g2
c0a29c6c:	b2 0f 20 ff 	and  %i4, 0xff, %i1
c0a29c70:	84 05 c0 02 	add  %l7, %g2, %g2
c0a29c74:	82 58 80 19 	smul  %g2, %i1, %g1
c0a29c78:	92 50 c0 19 	umul  %g3, %i1, %o1
c0a29c7c:	91 40 00 00 	rd  %y, %o0
c0a29c80:	96 53 00 13 	umul  %o4, %l3, %o3
c0a29c84:	95 40 00 00 	rd  %y, %o2
c0a29c88:	77 d7 88 ae 	call  a000bf40 <__udivdi3>
c0a29c8c:	90 00 40 08 	add  %g1, %o0, %o0
c0a29c90:	94 10 20 00 	clr  %o2
c0a29c94:	a0 10 00 08 	mov  %o0, %l0
c0a29c98:	a2 10 00 09 	mov  %o1, %l1
c0a29c9c:	77 d7 88 a9 	call  a000bf40 <__udivdi3>
c0a29ca0:	96 10 23 e8 	mov  0x3e8, %o3
c0a29ca4:	87 3d 20 1f 	sra  %l4, 0x1f, %g3
c0a29ca8:	83 28 e0 02 	sll  %g3, 2, %g1
c0a29cac:	b7 2d 20 02 	sll  %l4, 2, %i3
c0a29cb0:	89 35 20 1e 	srl  %l4, 0x1e, %g4
c0a29cb4:	a4 10 00 09 	mov  %o1, %l2
c0a29cb8:	92 11 00 01 	or  %g4, %g1, %o1
c0a29cbc:	83 36 e0 1b 	srl  %i3, 0x1b, %g1
c0a29cc0:	95 2a 60 05 	sll  %o1, 5, %o2
c0a29cc4:	b5 2e e0 05 	sll  %i3, 5, %i2
c0a29cc8:	96 10 40 0a 	or  %g1, %o2, %o3
c0a29ccc:	9a a6 80 1b 	subcc  %i2, %i3, %o5
c0a29cd0:	98 62 c0 09 	subx  %o3, %o1, %o4
c0a29cd4:	ae 83 40 14 	addcc  %o5, %l4, %l7
c0a29cd8:	b0 43 00 03 	addx  %o4, %g3, %i0
c0a29cdc:	85 35 e0 1d 	srl  %l7, 0x1d, %g2
c0a29ce0:	83 2e 20 03 	sll  %i0, 3, %g1
c0a29ce4:	93 2d e0 03 	sll  %l7, 3, %o1
c0a29ce8:	90 10 80 01 	or  %g2, %g1, %o0
c0a29cec:	94 10 00 10 	mov  %l0, %o2
c0a29cf0:	77 d7 89 12 	call  a000c138 <__umoddi3>
c0a29cf4:	96 10 00 11 	mov  %l1, %o3
c0a29cf8:	94 10 20 00 	clr  %o2
c0a29cfc:	77 d7 88 91 	call  a000bf40 <__udivdi3>
c0a29d00:	96 10 23 e8 	mov  0x3e8, %o3
c0a29d04:	b4 10 00 16 	mov  %l6, %i2
c0a29d08:	b3 2a 60 10 	sll  %o1, 0x10, %i1
c0a29d0c:	b6 10 00 09 	mov  %o1, %i3
c0a29d10:	80 a6 60 00 	cmp  %i1, 0
c0a29d14:	12 80 00 06 	bne  c0a29d2c <DP_REX_ChangeLastTu+0x280>
c0a29d18:	ae 0c a0 ff 	and  %l2, 0xff, %l7
c0a29d1c:	2d 3e 02 45 	sethi  %hi(0xf8091400), %l6
c0a29d20:	b6 10 00 17 	mov  %l7, %i3
c0a29d24:	77 d7 5b a8 	call  a0000bc4 <_ilog>
c0a29d28:	90 15 a1 05 	or  %l6, 0x105, %o0
c0a29d2c:	a8 25 00 1b 	sub  %l4, %i3, %l4
c0a29d30:	83 2d 20 10 	sll  %l4, 0x10, %g1
c0a29d34:	83 30 60 10 	srl  %g1, 0x10, %g1
c0a29d38:	91 28 60 07 	sll  %g1, 7, %o0
c0a29d3c:	9f 28 60 02 	sll  %g1, 2, %o7
c0a29d40:	86 22 00 0f 	sub  %o0, %o7, %g3
c0a29d44:	88 00 c0 01 	add  %g3, %g1, %g4
c0a29d48:	94 10 00 10 	mov  %l0, %o2
c0a29d4c:	96 10 00 11 	mov  %l1, %o3
c0a29d50:	90 10 20 00 	clr  %o0
c0a29d54:	77 d7 88 7b 	call  a000bf40 <__udivdi3>
c0a29d58:	93 29 20 03 	sll  %g4, 3, %o1
c0a29d5c:	ac 10 00 09 	mov  %o1, %l6
c0a29d60:	92 5d c0 09 	smul  %l7, %o1, %o1
c0a29d64:	83 2d a0 10 	sll  %l6, 0x10, %g1
c0a29d68:	94 25 00 09 	sub  %l4, %o1, %o2
c0a29d6c:	af 2a a0 10 	sll  %o2, 0x10, %l7
c0a29d70:	80 a5 c0 01 	cmp  %l7, %g1
c0a29d74:	38 80 00 04 	bgu,a   c0a29d84 <DP_REX_ChangeLastTu+0x2d8>
c0a29d78:	b6 26 c0 16 	sub  %i3, %l6, %i3
c0a29d7c:	10 80 00 04 	b  c0a29d8c <DP_REX_ChangeLastTu+0x2e0>
c0a29d80:	a8 25 80 0a 	sub  %l6, %o2, %l4
c0a29d84:	a8 10 20 00 	clr  %l4
c0a29d88:	b6 02 80 1b 	add  %o2, %i3, %i3
c0a29d8c:	b8 0f 20 ff 	and  %i4, 0xff, %i4
c0a29d90:	c2 0f 60 08 	ldub  [ %i5 + 8 ], %g1
c0a29d94:	96 5f 00 16 	smul  %i4, %l6, %o3
c0a29d98:	fa 0f 60 09 	ldub  [ %i5 + 9 ], %i5
c0a29d9c:	98 10 20 00 	clr  %o4
c0a29da0:	b8 02 c0 1b 	add  %o3, %i3, %i4
c0a29da4:	b1 2b 20 05 	sll  %o4, 5, %i0
c0a29da8:	83 28 60 08 	sll  %g1, 8, %g1
c0a29dac:	82 17 40 01 	or  %i5, %g1, %g1
c0a29db0:	9b 28 60 02 	sll  %g1, 2, %o5
c0a29db4:	85 33 60 1b 	srl  %o5, 0x1b, %g2
c0a29db8:	b3 2b 60 05 	sll  %o5, 5, %i1
c0a29dbc:	9e 10 80 18 	or  %g2, %i0, %o7
c0a29dc0:	90 a6 40 0d 	subcc  %i1, %o5, %o0
c0a29dc4:	88 63 c0 0c 	subx  %o7, %o4, %g4
c0a29dc8:	86 82 00 01 	addcc  %o0, %g1, %g3
c0a29dcc:	92 41 20 00 	addx  %g4, 0, %o1
c0a29dd0:	95 30 e0 1d 	srl  %g3, 0x1d, %o2
c0a29dd4:	97 2a 60 03 	sll  %o1, 3, %o3
c0a29dd8:	82 12 80 0b 	or  %o2, %o3, %g1
c0a29ddc:	d4 1e a0 30 	ldd  [ %i2 + 0x30 ], %o2
c0a29de0:	82 5c c0 01 	smul  %l3, %g1, %g1
c0a29de4:	bb 28 e0 03 	sll  %g3, 3, %i5
c0a29de8:	92 57 40 13 	umul  %i5, %l3, %o1
c0a29dec:	91 40 00 00 	rd  %y, %o0
c0a29df0:	77 d7 88 54 	call  a000bf40 <__udivdi3>
c0a29df4:	90 00 40 08 	add  %g1, %o0, %o0
c0a29df8:	83 2e e0 10 	sll  %i3, 0x10, %g1
c0a29dfc:	83 30 60 10 	srl  %g1, 0x10, %g1
c0a29e00:	80 a0 60 03 	cmp  %g1, 3
c0a29e04:	18 80 00 0b 	bgu  c0a29e30 <DP_REX_ChangeLastTu+0x384>
c0a29e08:	82 10 20 08 	mov  8, %g1
c0a29e0c:	a7 35 e0 10 	srl  %l7, 0x10, %l3
c0a29e10:	82 20 40 1b 	sub  %g1, %i3, %g1
c0a29e14:	82 08 60 ff 	and  %g1, 0xff, %g1
c0a29e18:	b4 08 60 ff 	and  %g1, 0xff, %i2
c0a29e1c:	80 a4 c0 1a 	cmp  %l3, %i2
c0a29e20:	2a 80 00 05 	bcs,a   c0a29e34 <DP_REX_ChangeLastTu+0x388>
c0a29e24:	ea 05 63 e4 	ld  [ %l5 + 0x3e4 ], %l5
c0a29e28:	a8 00 40 14 	add  %g1, %l4, %l4
c0a29e2c:	b6 10 20 08 	mov  8, %i3
c0a29e30:	ea 05 63 e4 	ld  [ %l5 + 0x3e4 ], %l5
c0a29e34:	d8 05 60 24 	ld  [ %l5 + 0x24 ], %o4
c0a29e38:	03 00 00 1f 	sethi  %hi(0x7c00), %g1
c0a29e3c:	1b 1f ff c0 	sethi  %hi(0x7fff0000), %o5
c0a29e40:	ae 10 63 ff 	or  %g1, 0x3ff, %l7
c0a29e44:	84 2b 00 0d 	andn  %o4, %o5, %g2
c0a29e48:	b8 0f 00 17 	and  %i4, %l7, %i4
c0a29e4c:	83 2f 20 10 	sll  %i4, 0x10, %g1
c0a29e50:	b0 10 80 01 	or  %g2, %g1, %i0
c0a29e54:	f0 25 60 24 	st  %i0, [ %l5 + 0x24 ]
c0a29e58:	9e 0e e0 7f 	and  %i3, 0x7f, %o7
c0a29e5c:	f2 05 60 28 	ld  [ %l5 + 0x28 ], %i1
c0a29e60:	83 2b e0 09 	sll  %o7, 9, %g1
c0a29e64:	11 3f ff c0 	sethi  %hi(0xffff0000), %o0
c0a29e68:	88 12 21 ff 	or  %o0, 0x1ff, %g4	! ffff01ff <curr_flash_pos+0x3f5937d7>
c0a29e6c:	86 0e 40 04 	and  %i1, %g4, %g3
c0a29e70:	94 10 c0 01 	or  %g3, %g1, %o2
c0a29e74:	d4 25 60 28 	st  %o2, [ %l5 + 0x28 ]
c0a29e78:	ac 0d a1 ff 	and  %l6, 0x1ff, %l6
c0a29e7c:	c2 05 60 28 	ld  [ %l5 + 0x28 ], %g1
c0a29e80:	82 08 7e 00 	and  %g1, -512, %g1
c0a29e84:	96 10 40 16 	or  %g1, %l6, %o3
c0a29e88:	d6 25 60 28 	st  %o3, [ %l5 + 0x28 ]
c0a29e8c:	ba 0d 21 ff 	and  %l4, 0x1ff, %i5
c0a29e90:	e6 05 60 2c 	ld  [ %l5 + 0x2c ], %l3
c0a29e94:	83 2f 60 16 	sll  %i5, 0x16, %g1
c0a29e98:	35 1f f0 00 	sethi  %hi(0x7fc00000), %i2
c0a29e9c:	a8 2c c0 1a 	andn  %l3, %i2, %l4
c0a29ea0:	b6 15 00 01 	or  %l4, %g1, %i3
c0a29ea4:	f6 25 60 2c 	st  %i3, [ %l5 + 0x2c ]
c0a29ea8:	1b 00 0f e0 	sethi  %hi(0x3f8000), %o5
c0a29eac:	c2 05 60 2c 	ld  [ %l5 + 0x2c ], %g1
c0a29eb0:	84 28 40 0d 	andn  %g1, %o5, %g2
c0a29eb4:	b8 0c a0 7f 	and  %l2, 0x7f, %i4
c0a29eb8:	99 2f 20 0f 	sll  %i4, 0xf, %o4
c0a29ebc:	b0 10 80 0c 	or  %g2, %o4, %i0
c0a29ec0:	f0 25 60 2c 	st  %i0, [ %l5 + 0x2c ]
c0a29ec4:	82 0d c0 09 	and  %l7, %o1, %g1
c0a29ec8:	d2 05 60 24 	ld  [ %l5 + 0x24 ], %o1
c0a29ecc:	2f 3f ff e0 	sethi  %hi(0xffff8000), %l7
c0a29ed0:	9e 0a 40 17 	and  %o1, %l7, %o7
c0a29ed4:	b2 13 c0 01 	or  %o7, %g1, %i1
c0a29ed8:	f2 25 60 24 	st  %i1, [ %l5 + 0x24 ]
c0a29edc:	94 10 20 00 	clr  %o2
c0a29ee0:	96 10 23 e8 	mov  0x3e8, %o3
c0a29ee4:	90 10 00 10 	mov  %l0, %o0
c0a29ee8:	77 d7 88 94 	call  a000c138 <__umoddi3>
c0a29eec:	92 10 00 11 	mov  %l1, %o1
c0a29ef0:	21 3e 82 5c 	sethi  %hi(0xfa097000), %l0
c0a29ef4:	94 10 00 09 	mov  %o1, %o2
c0a29ef8:	90 14 22 02 	or  %l0, 0x202, %o0
c0a29efc:	77 d7 5b 32 	call  a0000bc4 <_ilog>
c0a29f00:	92 0c a0 ff 	and  %l2, 0xff, %o1
c0a29f04:	77 d7 b7 51 	call  a0017c48 <SendVideoToMonitor>
c0a29f08:	81 e8 00 00 	restore 

c0a29f0c <DP_SetBwLc>:
c0a29f0c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29f10:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a29f14:	90 10 20 1a 	mov  0x1a, %o0
c0a29f18:	92 17 62 80 	or  %i5, 0x280, %o1
c0a29f1c:	77 d7 76 28 	call  a00077bc <Config_ArbitrateGetVar>
c0a29f20:	b4 10 00 19 	mov  %i1, %i2
c0a29f24:	80 a2 20 00 	cmp  %o0, 0
c0a29f28:	02 80 00 0f 	be  c0a29f64 <DP_SetBwLc+0x58>
c0a29f2c:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a29f30:	f0 2e 60 0b 	stb  %i0, [ %i1 + 0xb ]
c0a29f34:	94 10 00 19 	mov  %i1, %o2
c0a29f38:	f4 2e 60 0a 	stb  %i2, [ %i1 + 0xa ]
c0a29f3c:	92 10 20 1a 	mov  0x1a, %o1
c0a29f40:	77 d7 75 6e 	call  a00074f8 <Config_ArbitrateSetVar>
c0a29f44:	90 10 20 04 	mov  4, %o0
c0a29f48:	80 a2 20 00 	cmp  %o0, 0
c0a29f4c:	02 80 00 06 	be  c0a29f64 <DP_SetBwLc+0x58>
c0a29f50:	31 3e 81 d9 	sethi  %hi(0xfa076400), %i0
c0a29f54:	f2 0e 60 0b 	ldub  [ %i1 + 0xb ], %i1
c0a29f58:	b0 16 20 06 	or  %i0, 6, %i0
c0a29f5c:	77 d7 5b 1a 	call  a0000bc4 <_ilog>
c0a29f60:	81 e8 00 00 	restore 
c0a29f64:	81 c7 e0 08 	ret 
c0a29f68:	81 e8 00 00 	restore 

c0a29f6c <DP_PmLogState>:
c0a29f6c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29f70:	77 d7 68 ad 	call  a0004224 <bb_top_IsDeviceLex>
c0a29f74:	01 00 00 00 	nop 
c0a29f78:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
c0a29f7c:	80 a2 20 00 	cmp  %o0, 0
c0a29f80:	12 80 00 04 	bne  c0a29f90 <DP_PmLogState+0x24>
c0a29f84:	f2 08 61 7c 	ldub  [ %g1 + 0x17c ], %i1
c0a29f88:	03 28 40 1d 	sethi  %hi(0xa1007400), %g1
c0a29f8c:	f2 08 61 a4 	ldub  [ %g1 + 0x1a4 ], %i1	! a10075a4 <rexPmContext.lto_priv.348+0x1c>
c0a29f90:	31 3e 41 c5 	sethi  %hi(0xf9071400), %i0
c0a29f94:	b0 16 23 06 	or  %i0, 0x306, %i0	! f9071706 <curr_flash_pos+0x38614cde>
c0a29f98:	77 d7 5b 0b 	call  a0000bc4 <_ilog>
c0a29f9c:	81 e8 00 00 	restore 

c0a29fa0 <DP_SetIsolateEnable>:
c0a29fa0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29fa4:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a29fa8:	90 10 20 1a 	mov  0x1a, %o0
c0a29fac:	77 d7 76 04 	call  a00077bc <Config_ArbitrateGetVar>
c0a29fb0:	92 17 62 80 	or  %i5, 0x280, %o1
c0a29fb4:	80 a2 20 00 	cmp  %o0, 0
c0a29fb8:	02 80 00 0d 	be  c0a29fec <DP_SetIsolateEnable+0x4c>
c0a29fbc:	94 17 62 80 	or  %i5, 0x280, %o2
c0a29fc0:	f0 2f 62 80 	stb  %i0, [ %i5 + 0x280 ]
c0a29fc4:	92 10 20 1a 	mov  0x1a, %o1
c0a29fc8:	77 d7 75 4c 	call  a00074f8 <Config_ArbitrateSetVar>
c0a29fcc:	90 10 20 04 	mov  4, %o0
c0a29fd0:	80 a2 20 00 	cmp  %o0, 0
c0a29fd4:	02 80 00 06 	be  c0a29fec <DP_SetIsolateEnable+0x4c>
c0a29fd8:	f2 0f 62 80 	ldub  [ %i5 + 0x280 ], %i1
c0a29fdc:	31 3e 41 cf 	sethi  %hi(0xf9073c00), %i0
c0a29fe0:	b0 16 21 06 	or  %i0, 0x106, %i0	! f9073d06 <curr_flash_pos+0x386172de>
c0a29fe4:	77 d7 5a f8 	call  a0000bc4 <_ilog>
c0a29fe8:	81 e8 00 00 	restore 
c0a29fec:	81 c7 e0 08 	ret 
c0a29ff0:	81 e8 00 00 	restore 

c0a29ff4 <DP_PmPostEvent>:
c0a29ff4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a29ff8:	77 d7 68 8b 	call  a0004224 <bb_top_IsDeviceLex>
c0a29ffc:	01 00 00 00 	nop 
c0a2a000:	80 a2 20 00 	cmp  %o0, 0
c0a2a004:	02 80 00 04 	be  c0a2a014 <DP_PmPostEvent+0x20>
c0a2a008:	01 00 00 00 	nop 
c0a2a00c:	77 d7 b7 c6 	call  a0017f24 <LexPmStateSendEventWithNoData>
c0a2a010:	81 e8 00 00 	restore 
c0a2a014:	77 d7 b5 23 	call  a00174a0 <RexPmStateSendEventWithNoData>
c0a2a018:	81 e8 00 00 	restore 

c0a2a01c <DP_LtPostEvent>:
c0a2a01c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a020:	77 d7 68 81 	call  a0004224 <bb_top_IsDeviceLex>
c0a2a024:	01 00 00 00 	nop 
c0a2a028:	80 a2 20 00 	cmp  %o0, 0
c0a2a02c:	02 80 00 04 	be  c0a2a03c <DP_LtPostEvent+0x20>
c0a2a030:	01 00 00 00 	nop 
c0a2a034:	77 d7 c2 9e 	call  a001aaac <LexLtStateSendEventWithNoData>
c0a2a038:	81 e8 00 00 	restore 
c0a2a03c:	77 d7 b5 a2 	call  a00176c4 <RexLtStateSendEventWithNoData>
c0a2a040:	81 e8 00 00 	restore 

c0a2a044 <DP_enableDp>:
c0a2a044:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a048:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
c0a2a04c:	90 10 20 14 	mov  0x14, %o0
c0a2a050:	77 d7 75 db 	call  a00077bc <Config_ArbitrateGetVar>
c0a2a054:	92 16 a2 80 	or  %i2, 0x280, %o1
c0a2a058:	80 a2 20 00 	cmp  %o0, 0
c0a2a05c:	02 80 00 08 	be  c0a2a07c <DP_enableDp+0x38>
c0a2a060:	b4 16 a2 80 	or  %i2, 0x280, %i2
c0a2a064:	c2 0e a0 01 	ldub  [ %i2 + 1 ], %g1
c0a2a068:	82 10 60 01 	or  %g1, 1, %g1
c0a2a06c:	c2 2e a0 01 	stb  %g1, [ %i2 + 1 ]
c0a2a070:	b2 10 20 14 	mov  0x14, %i1
c0a2a074:	77 d7 75 21 	call  a00074f8 <Config_ArbitrateSetVar>
c0a2a078:	91 e8 20 04 	restore  %g0, 4, %o0
c0a2a07c:	81 c7 e0 08 	ret 
c0a2a080:	81 e8 00 00 	restore 

c0a2a084 <DP_disableDp>:
c0a2a084:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a088:	35 28 40 01 	sethi  %hi(0xa1000400), %i2
c0a2a08c:	90 10 20 14 	mov  0x14, %o0
c0a2a090:	77 d7 75 cb 	call  a00077bc <Config_ArbitrateGetVar>
c0a2a094:	92 16 a2 80 	or  %i2, 0x280, %o1
c0a2a098:	80 a2 20 00 	cmp  %o0, 0
c0a2a09c:	02 80 00 08 	be  c0a2a0bc <DP_disableDp+0x38>
c0a2a0a0:	b4 16 a2 80 	or  %i2, 0x280, %i2
c0a2a0a4:	c2 0e a0 01 	ldub  [ %i2 + 1 ], %g1
c0a2a0a8:	82 08 7f fe 	and  %g1, -2, %g1
c0a2a0ac:	c2 2e a0 01 	stb  %g1, [ %i2 + 1 ]
c0a2a0b0:	b2 10 20 14 	mov  0x14, %i1
c0a2a0b4:	77 d7 75 11 	call  a00074f8 <Config_ArbitrateSetVar>
c0a2a0b8:	91 e8 20 04 	restore  %g0, 4, %o0
c0a2a0bc:	81 c7 e0 08 	ret 
c0a2a0c0:	81 e8 00 00 	restore 

c0a2a0c4 <DP_DumpFlashVarsIcmd>:
c0a2a0c4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a0c8:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
c0a2a0cc:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1	! a10021dc <dpConfigPtr>
c0a2a0d0:	d2 08 40 00 	ldub  [ %g1 ], %o1
c0a2a0d4:	39 3e 41 df 	sethi  %hi(0xf9077c00), %i4
c0a2a0d8:	77 d7 5a bb 	call  a0000bc4 <_ilog>
c0a2a0dc:	90 17 20 02 	or  %i4, 2, %o0	! f9077c02 <curr_flash_pos+0x3861b1da>
c0a2a0e0:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a0e4:	d2 08 60 02 	ldub  [ %g1 + 2 ], %o1
c0a2a0e8:	11 3e 41 de 	sethi  %hi(0xf9077800), %o0
c0a2a0ec:	77 d7 5a b6 	call  a0000bc4 <_ilog>
c0a2a0f0:	90 12 23 02 	or  %o0, 0x302, %o0	! f9077b02 <curr_flash_pos+0x3861b0da>
c0a2a0f4:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a0f8:	d2 08 60 06 	ldub  [ %g1 + 6 ], %o1
c0a2a0fc:	77 d7 5a b2 	call  a0000bc4 <_ilog>
c0a2a100:	90 17 21 02 	or  %i4, 0x102, %o0
c0a2a104:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a108:	d2 08 60 07 	ldub  [ %g1 + 7 ], %o1
c0a2a10c:	77 d7 5a ae 	call  a0000bc4 <_ilog>
c0a2a110:	90 17 22 02 	or  %i4, 0x202, %o0
c0a2a114:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a118:	d2 08 60 03 	ldub  [ %g1 + 3 ], %o1
c0a2a11c:	77 d7 5a aa 	call  a0000bc4 <_ilog>
c0a2a120:	90 17 23 02 	or  %i4, 0x302, %o0
c0a2a124:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a128:	d2 08 60 04 	ldub  [ %g1 + 4 ], %o1
c0a2a12c:	37 3e 41 e1 	sethi  %hi(0xf9078400), %i3
c0a2a130:	77 d7 5a a5 	call  a0000bc4 <_ilog>
c0a2a134:	90 16 e3 02 	or  %i3, 0x302, %o0	! f9078702 <curr_flash_pos+0x3861bcda>
c0a2a138:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a13c:	d2 08 60 09 	ldub  [ %g1 + 9 ], %o1
c0a2a140:	31 3e 41 e0 	sethi  %hi(0xf9078000), %i0
c0a2a144:	77 d7 5a a0 	call  a0000bc4 <_ilog>
c0a2a148:	90 16 21 02 	or  %i0, 0x102, %o0	! f9078102 <curr_flash_pos+0x3861b6da>
c0a2a14c:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a150:	d2 08 60 08 	ldub  [ %g1 + 8 ], %o1
c0a2a154:	77 d7 5a 9c 	call  a0000bc4 <_ilog>
c0a2a158:	90 16 20 02 	or  %i0, 2, %o0
c0a2a15c:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a160:	d2 08 60 0b 	ldub  [ %g1 + 0xb ], %o1
c0a2a164:	77 d7 5a 98 	call  a0000bc4 <_ilog>
c0a2a168:	90 16 22 02 	or  %i0, 0x202, %o0
c0a2a16c:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a170:	d2 08 60 0a 	ldub  [ %g1 + 0xa ], %o1
c0a2a174:	90 16 23 02 	or  %i0, 0x302, %o0
c0a2a178:	77 d7 5a 93 	call  a0000bc4 <_ilog>
c0a2a17c:	92 0a 60 0f 	and  %o1, 0xf, %o1
c0a2a180:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a184:	d2 08 60 0c 	ldub  [ %g1 + 0xc ], %o1
c0a2a188:	77 d7 5a 8f 	call  a0000bc4 <_ilog>
c0a2a18c:	90 16 e0 02 	or  %i3, 2, %o0
c0a2a190:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a194:	d2 08 60 0d 	ldub  [ %g1 + 0xd ], %o1
c0a2a198:	77 d7 5a 8b 	call  a0000bc4 <_ilog>
c0a2a19c:	90 16 e1 02 	or  %i3, 0x102, %o0
c0a2a1a0:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a1a4:	d2 08 60 01 	ldub  [ %g1 + 1 ], %o1
c0a2a1a8:	39 3e 41 e2 	sethi  %hi(0xf9078800), %i4
c0a2a1ac:	77 d7 5a 86 	call  a0000bc4 <_ilog>
c0a2a1b0:	90 17 20 02 	or  %i4, 2, %o0	! f9078802 <curr_flash_pos+0x3861bdda>
c0a2a1b4:	92 10 20 00 	clr  %o1
c0a2a1b8:	77 d7 5a 83 	call  a0000bc4 <_ilog>
c0a2a1bc:	90 17 22 02 	or  %i4, 0x202, %o0
c0a2a1c0:	c2 07 61 dc 	ld  [ %i5 + 0x1dc ], %g1
c0a2a1c4:	f2 08 60 0f 	ldub  [ %g1 + 0xf ], %i1
c0a2a1c8:	b0 17 23 02 	or  %i4, 0x302, %i0
c0a2a1cc:	77 d7 5a 7e 	call  a0000bc4 <_ilog>
c0a2a1d0:	81 e8 00 00 	restore 

c0a2a1d4 <DP_MCAUpDnIcmd>:
c0a2a1d4:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a1d8:	11 3e 01 c0 	sethi  %hi(0xf8070000), %o0
c0a2a1dc:	80 a0 00 18 	cmp  %g0, %i0
c0a2a1e0:	84 12 20 02 	or  %o0, 2, %g2
c0a2a1e4:	82 40 20 00 	addx  %g0, 0, %g1
c0a2a1e8:	82 00 7f a3 	add  %g1, -93, %g1
c0a2a1ec:	82 08 60 ff 	and  %g1, 0xff, %g1
c0a2a1f0:	83 28 60 08 	sll  %g1, 8, %g1
c0a2a1f4:	77 d7 5a 74 	call  a0000bc4 <_ilog>
c0a2a1f8:	90 10 40 02 	or  %g1, %g2, %o0
c0a2a1fc:	80 a6 20 00 	cmp  %i0, 0
c0a2a200:	02 80 00 04 	be  c0a2a210 <DP_MCAUpDnIcmd+0x3c>
c0a2a204:	b0 10 20 01 	mov  1, %i0
c0a2a208:	77 d7 8e cb 	call  a000dd34 <MCA_ChannelLinkUp>
c0a2a20c:	81 e8 00 00 	restore 
c0a2a210:	77 d7 8f 96 	call  a000e068 <MCA_ChannelLinkDn>
c0a2a214:	81 e8 00 00 	restore 

c0a2a218 <DP_SetAudioState>:
c0a2a218:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a21c:	3b 28 40 01 	sethi  %hi(0xa1000400), %i5
c0a2a220:	90 10 20 1a 	mov  0x1a, %o0
c0a2a224:	77 d7 75 66 	call  a00077bc <Config_ArbitrateGetVar>
c0a2a228:	92 17 62 80 	or  %i5, 0x280, %o1
c0a2a22c:	80 a2 20 00 	cmp  %o0, 0
c0a2a230:	02 80 00 0e 	be  c0a2a268 <DP_SetAudioState+0x50>
c0a2a234:	b2 17 62 80 	or  %i5, 0x280, %i1
c0a2a238:	f0 2e 60 04 	stb  %i0, [ %i1 + 4 ]
c0a2a23c:	94 10 00 19 	mov  %i1, %o2
c0a2a240:	92 10 20 1a 	mov  0x1a, %o1
c0a2a244:	77 d7 74 ad 	call  a00074f8 <Config_ArbitrateSetVar>
c0a2a248:	90 10 20 04 	mov  4, %o0
c0a2a24c:	80 a2 20 00 	cmp  %o0, 0
c0a2a250:	02 80 00 06 	be  c0a2a268 <DP_SetAudioState+0x50>
c0a2a254:	31 3e 41 ed 	sethi  %hi(0xf907b400), %i0
c0a2a258:	f2 0e 60 04 	ldub  [ %i1 + 4 ], %i1
c0a2a25c:	b0 16 22 06 	or  %i0, 0x206, %i0
c0a2a260:	77 d7 5a 59 	call  a0000bc4 <_ilog>
c0a2a264:	81 e8 00 00 	restore 
c0a2a268:	81 c7 e0 08 	ret 
c0a2a26c:	81 e8 00 00 	restore 

c0a2a270 <DP_RestartDPStateMachine>:
c0a2a270:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a274:	11 3e 01 f4 	sethi  %hi(0xf807d000), %o0
c0a2a278:	77 d7 5a 53 	call  a0000bc4 <_ilog>
c0a2a27c:	90 12 22 05 	or  %o0, 0x205, %o0	! f807d205 <curr_flash_pos+0x376207dd>
c0a2a280:	77 d7 67 e9 	call  a0004224 <bb_top_IsDeviceLex>
c0a2a284:	b0 10 20 09 	mov  9, %i0
c0a2a288:	80 a2 20 00 	cmp  %o0, 0
c0a2a28c:	02 80 00 04 	be  c0a2a29c <DP_RestartDPStateMachine+0x2c>
c0a2a290:	01 00 00 00 	nop 
c0a2a294:	77 d7 b7 24 	call  a0017f24 <LexPmStateSendEventWithNoData>
c0a2a298:	81 e8 00 00 	restore 
c0a2a29c:	77 d7 b4 81 	call  a00174a0 <RexPmStateSendEventWithNoData>
c0a2a2a0:	81 e8 00 00 	restore 

c0a2a2a4 <DP_EnableAuxTraffic>:
c0a2a2a4:	81 c3 e0 08 	retl 
c0a2a2a8:	01 00 00 00 	nop 

c0a2a2ac <DP_IcmdPrintAllStatusFlag>:
c0a2a2ac:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a2b0:	77 d7 67 dd 	call  a0004224 <bb_top_IsDeviceLex>
c0a2a2b4:	01 00 00 00 	nop 
c0a2a2b8:	80 a2 20 00 	cmp  %o0, 0
c0a2a2bc:	11 3e 01 f6 	sethi  %hi(0xf807d800), %o0
c0a2a2c0:	02 80 00 4f 	be  c0a2a3fc <DP_IcmdPrintAllStatusFlag+0x150>
c0a2a2c4:	90 12 21 02 	or  %o0, 0x102, %o0	! f807d902 <curr_flash_pos+0x37620eda>
c0a2a2c8:	77 d7 5a 3f 	call  a0000bc4 <_ilog>
c0a2a2cc:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
c0a2a2d0:	b2 17 61 1c 	or  %i5, 0x11c, %i1	! a100751c <lexPmContext.lto_priv.349>
c0a2a2d4:	f6 06 60 4c 	ld  [ %i1 + 0x4c ], %i3
c0a2a2d8:	93 36 e0 1f 	srl  %i3, 0x1f, %o1
c0a2a2dc:	31 3e 41 f6 	sethi  %hi(0xf907d800), %i0
c0a2a2e0:	77 d7 5a 39 	call  a0000bc4 <_ilog>
c0a2a2e4:	90 16 22 02 	or  %i0, 0x202, %o0	! f907da02 <curr_flash_pos+0x38620fda>
c0a2a2e8:	c2 06 60 4c 	ld  [ %i1 + 0x4c ], %g1
c0a2a2ec:	85 30 60 1d 	srl  %g1, 0x1d, %g2
c0a2a2f0:	39 3e 41 f7 	sethi  %hi(0xf907dc00), %i4
c0a2a2f4:	92 08 a0 01 	and  %g2, 1, %o1
c0a2a2f8:	77 d7 5a 33 	call  a0000bc4 <_ilog>
c0a2a2fc:	90 17 20 02 	or  %i4, 2, %o0
c0a2a300:	c6 06 60 4c 	ld  [ %i1 + 0x4c ], %g3
c0a2a304:	89 30 e0 1c 	srl  %g3, 0x1c, %g4
c0a2a308:	90 17 21 02 	or  %i4, 0x102, %o0
c0a2a30c:	77 d7 5a 2e 	call  a0000bc4 <_ilog>
c0a2a310:	92 09 20 01 	and  %g4, 1, %o1
c0a2a314:	d4 06 60 4c 	ld  [ %i1 + 0x4c ], %o2
c0a2a318:	97 32 a0 1b 	srl  %o2, 0x1b, %o3
c0a2a31c:	90 17 22 02 	or  %i4, 0x202, %o0
c0a2a320:	77 d7 5a 29 	call  a0000bc4 <_ilog>
c0a2a324:	92 0a e0 01 	and  %o3, 1, %o1
c0a2a328:	d8 06 60 4c 	ld  [ %i1 + 0x4c ], %o4
c0a2a32c:	9b 33 20 1a 	srl  %o4, 0x1a, %o5
c0a2a330:	90 17 23 02 	or  %i4, 0x302, %o0
c0a2a334:	77 d7 5a 24 	call  a0000bc4 <_ilog>
c0a2a338:	92 0b 60 01 	and  %o5, 1, %o1
c0a2a33c:	d0 06 60 4c 	ld  [ %i1 + 0x4c ], %o0
c0a2a340:	93 32 20 1e 	srl  %o0, 0x1e, %o1
c0a2a344:	90 16 23 02 	or  %i0, 0x302, %o0
c0a2a348:	77 d7 5a 1f 	call  a0000bc4 <_ilog>
c0a2a34c:	92 0a 60 01 	and  %o1, 1, %o1
c0a2a350:	f4 06 60 50 	ld  [ %i1 + 0x50 ], %i2
c0a2a354:	3b 3e 41 f8 	sethi  %hi(0xf907e000), %i5
c0a2a358:	93 36 a0 1f 	srl  %i2, 0x1f, %o1
c0a2a35c:	77 d7 5a 1a 	call  a0000bc4 <_ilog>
c0a2a360:	90 17 61 02 	or  %i5, 0x102, %o0
c0a2a364:	f6 06 60 50 	ld  [ %i1 + 0x50 ], %i3
c0a2a368:	90 17 62 02 	or  %i5, 0x202, %o0
c0a2a36c:	b1 36 e0 1e 	srl  %i3, 0x1e, %i0
c0a2a370:	77 d7 5a 15 	call  a0000bc4 <_ilog>
c0a2a374:	92 0e 20 01 	and  %i0, 1, %o1
c0a2a378:	c2 06 60 50 	ld  [ %i1 + 0x50 ], %g1
c0a2a37c:	85 30 60 1d 	srl  %g1, 0x1d, %g2
c0a2a380:	90 17 20 02 	or  %i4, 2, %o0
c0a2a384:	77 d7 5a 10 	call  a0000bc4 <_ilog>
c0a2a388:	92 08 a0 01 	and  %g2, 1, %o1
c0a2a38c:	f8 06 60 54 	ld  [ %i1 + 0x54 ], %i4
c0a2a390:	90 17 63 02 	or  %i5, 0x302, %o0
c0a2a394:	77 d7 5a 0c 	call  a0000bc4 <_ilog>
c0a2a398:	93 37 20 1f 	srl  %i4, 0x1f, %o1
c0a2a39c:	c6 06 60 54 	ld  [ %i1 + 0x54 ], %g3
c0a2a3a0:	89 30 e0 1e 	srl  %g3, 0x1e, %g4
c0a2a3a4:	35 3e 41 f9 	sethi  %hi(0xf907e400), %i2
c0a2a3a8:	92 09 20 01 	and  %g4, 1, %o1
c0a2a3ac:	77 d7 5a 06 	call  a0000bc4 <_ilog>
c0a2a3b0:	90 16 a0 02 	or  %i2, 2, %o0
c0a2a3b4:	d4 06 60 54 	ld  [ %i1 + 0x54 ], %o2
c0a2a3b8:	97 32 a0 1d 	srl  %o2, 0x1d, %o3
c0a2a3bc:	90 16 a1 02 	or  %i2, 0x102, %o0
c0a2a3c0:	77 d7 5a 01 	call  a0000bc4 <_ilog>
c0a2a3c4:	92 0a e0 01 	and  %o3, 1, %o1
c0a2a3c8:	d2 0e 60 6a 	ldub  [ %i1 + 0x6a ], %o1
c0a2a3cc:	77 d7 59 fe 	call  a0000bc4 <_ilog>
c0a2a3d0:	90 16 a2 02 	or  %i2, 0x202, %o0
c0a2a3d4:	d2 0e 60 60 	ldub  [ %i1 + 0x60 ], %o1
c0a2a3d8:	3b 3e 41 fb 	sethi  %hi(0xf907ec00), %i5
c0a2a3dc:	77 d7 59 fa 	call  a0000bc4 <_ilog>
c0a2a3e0:	90 17 62 02 	or  %i5, 0x202, %o0	! f907ee02 <curr_flash_pos+0x386223da>
c0a2a3e4:	d2 0e 60 61 	ldub  [ %i1 + 0x61 ], %o1
c0a2a3e8:	90 17 63 02 	or  %i5, 0x302, %o0
c0a2a3ec:	77 d7 59 f6 	call  a0000bc4 <_ilog>
c0a2a3f0:	35 3e 41 fc 	sethi  %hi(0xf907f000), %i2
c0a2a3f4:	10 80 00 5c 	b  c0a2a564 <DP_IcmdPrintAllStatusFlag+0x2b8>
c0a2a3f8:	f2 0e 60 62 	ldub  [ %i1 + 0x62 ], %i1
c0a2a3fc:	77 d7 59 f2 	call  a0000bc4 <_ilog>
c0a2a400:	3b 28 40 1d 	sethi  %hi(0xa1007400), %i5
c0a2a404:	ba 17 61 88 	or  %i5, 0x188, %i5	! a1007588 <rexPmContext.lto_priv.348>
c0a2a408:	d2 07 60 08 	ld  [ %i5 + 8 ], %o1
c0a2a40c:	05 3e 41 f6 	sethi  %hi(0xf907d800), %g2
c0a2a410:	83 32 60 1c 	srl  %o1, 0x1c, %g1
c0a2a414:	90 10 a2 02 	or  %g2, 0x202, %o0
c0a2a418:	77 d7 59 eb 	call  a0000bc4 <_ilog>
c0a2a41c:	92 08 60 01 	and  %g1, 1, %o1
c0a2a420:	c6 07 60 08 	ld  [ %i5 + 8 ], %g3
c0a2a424:	93 30 e0 1f 	srl  %g3, 0x1f, %o1
c0a2a428:	35 3e 41 fa 	sethi  %hi(0xf907e800), %i2
c0a2a42c:	77 d7 59 e6 	call  a0000bc4 <_ilog>
c0a2a430:	90 16 a1 02 	or  %i2, 0x102, %o0	! f907e902 <curr_flash_pos+0x38621eda>
c0a2a434:	c8 07 60 08 	ld  [ %i5 + 8 ], %g4
c0a2a438:	95 31 20 1e 	srl  %g4, 0x1e, %o2
c0a2a43c:	90 16 a2 02 	or  %i2, 0x202, %o0
c0a2a440:	77 d7 59 e1 	call  a0000bc4 <_ilog>
c0a2a444:	92 0a a0 01 	and  %o2, 1, %o1
c0a2a448:	d6 07 60 08 	ld  [ %i5 + 8 ], %o3
c0a2a44c:	99 32 e0 1d 	srl  %o3, 0x1d, %o4
c0a2a450:	90 16 a3 02 	or  %i2, 0x302, %o0
c0a2a454:	77 d7 59 dc 	call  a0000bc4 <_ilog>
c0a2a458:	92 0b 20 01 	and  %o4, 1, %o1
c0a2a45c:	da 07 60 08 	ld  [ %i5 + 8 ], %o5
c0a2a460:	b1 33 60 1a 	srl  %o5, 0x1a, %i0
c0a2a464:	33 3e 41 f7 	sethi  %hi(0xf907dc00), %i1
c0a2a468:	92 0e 20 01 	and  %i0, 1, %o1
c0a2a46c:	77 d7 59 d6 	call  a0000bc4 <_ilog>
c0a2a470:	90 16 61 02 	or  %i1, 0x102, %o0
c0a2a474:	f6 07 60 08 	ld  [ %i5 + 8 ], %i3
c0a2a478:	b9 36 e0 19 	srl  %i3, 0x19, %i4
c0a2a47c:	37 3e 41 fb 	sethi  %hi(0xf907ec00), %i3
c0a2a480:	92 0f 20 01 	and  %i4, 1, %o1
c0a2a484:	77 d7 59 d0 	call  a0000bc4 <_ilog>
c0a2a488:	90 16 e1 02 	or  %i3, 0x102, %o0
c0a2a48c:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
c0a2a490:	93 32 20 1b 	srl  %o0, 0x1b, %o1
c0a2a494:	90 16 e0 02 	or  %i3, 2, %o0
c0a2a498:	77 d7 59 cb 	call  a0000bc4 <_ilog>
c0a2a49c:	92 0a 60 01 	and  %o1, 1, %o1
c0a2a4a0:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1
c0a2a4a4:	93 30 60 1f 	srl  %g1, 0x1f, %o1
c0a2a4a8:	31 3e 41 f8 	sethi  %hi(0xf907e000), %i0
c0a2a4ac:	77 d7 59 c6 	call  a0000bc4 <_ilog>
c0a2a4b0:	90 16 21 02 	or  %i0, 0x102, %o0	! f907e102 <curr_flash_pos+0x386216da>
c0a2a4b4:	c4 07 60 0c 	ld  [ %i5 + 0xc ], %g2
c0a2a4b8:	87 30 a0 1e 	srl  %g2, 0x1e, %g3
c0a2a4bc:	90 16 22 02 	or  %i0, 0x202, %o0
c0a2a4c0:	77 d7 59 c1 	call  a0000bc4 <_ilog>
c0a2a4c4:	92 08 e0 01 	and  %g3, 1, %o1
c0a2a4c8:	c8 07 60 0c 	ld  [ %i5 + 0xc ], %g4
c0a2a4cc:	95 31 20 1d 	srl  %g4, 0x1d, %o2
c0a2a4d0:	90 16 60 02 	or  %i1, 2, %o0
c0a2a4d4:	77 d7 59 bc 	call  a0000bc4 <_ilog>
c0a2a4d8:	92 0a a0 01 	and  %o2, 1, %o1
c0a2a4dc:	d6 07 60 10 	ld  [ %i5 + 0x10 ], %o3
c0a2a4e0:	93 32 e0 1f 	srl  %o3, 0x1f, %o1
c0a2a4e4:	77 d7 59 b8 	call  a0000bc4 <_ilog>
c0a2a4e8:	90 16 23 02 	or  %i0, 0x302, %o0
c0a2a4ec:	d8 07 60 10 	ld  [ %i5 + 0x10 ], %o4
c0a2a4f0:	9b 33 20 1e 	srl  %o4, 0x1e, %o5
c0a2a4f4:	33 3e 41 f9 	sethi  %hi(0xf907e400), %i1
c0a2a4f8:	92 0b 60 01 	and  %o5, 1, %o1
c0a2a4fc:	77 d7 59 b2 	call  a0000bc4 <_ilog>
c0a2a500:	90 16 60 02 	or  %i1, 2, %o0
c0a2a504:	f8 07 60 10 	ld  [ %i5 + 0x10 ], %i4
c0a2a508:	91 37 20 1d 	srl  %i4, 0x1d, %o0
c0a2a50c:	92 0a 20 01 	and  %o0, 1, %o1
c0a2a510:	77 d7 59 ad 	call  a0000bc4 <_ilog>
c0a2a514:	90 16 61 02 	or  %i1, 0x102, %o0
c0a2a518:	13 28 40 0a 	sethi  %hi(0xa1002800), %o1
c0a2a51c:	b0 12 61 b0 	or  %o1, 0x1b0, %i0	! a10029b0 <rexPmInitContext.lto_priv.605>
c0a2a520:	d2 0e 21 f5 	ldub  [ %i0 + 0x1f5 ], %o1
c0a2a524:	77 d7 59 a8 	call  a0000bc4 <_ilog>
c0a2a528:	90 16 63 02 	or  %i1, 0x302, %o0
c0a2a52c:	d2 0e 21 fa 	ldub  [ %i0 + 0x1fa ], %o1
c0a2a530:	77 d7 59 a5 	call  a0000bc4 <_ilog>
c0a2a534:	90 16 a0 02 	or  %i2, 2, %o0
c0a2a538:	d2 0e 21 f9 	ldub  [ %i0 + 0x1f9 ], %o1
c0a2a53c:	35 3e 41 fc 	sethi  %hi(0xf907f000), %i2
c0a2a540:	77 d7 59 a1 	call  a0000bc4 <_ilog>
c0a2a544:	90 16 a1 02 	or  %i2, 0x102, %o0	! f907f102 <curr_flash_pos+0x386226da>
c0a2a548:	d2 0f 60 1c 	ldub  [ %i5 + 0x1c ], %o1
c0a2a54c:	77 d7 59 9e 	call  a0000bc4 <_ilog>
c0a2a550:	90 16 e2 02 	or  %i3, 0x202, %o0
c0a2a554:	d2 0f 60 1d 	ldub  [ %i5 + 0x1d ], %o1
c0a2a558:	77 d7 59 9b 	call  a0000bc4 <_ilog>
c0a2a55c:	90 16 e3 02 	or  %i3, 0x302, %o0
c0a2a560:	f2 0f 60 1e 	ldub  [ %i5 + 0x1e ], %i1
c0a2a564:	b0 16 a0 02 	or  %i2, 2, %i0
c0a2a568:	77 d7 59 97 	call  a0000bc4 <_ilog>
c0a2a56c:	81 e8 00 00 	restore 

c0a2a570 <NativeAuxReadIcmdReplyHandler>:
c0a2a570:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a574:	3b 3e 81 cf 	sethi  %hi(0xfa073c00), %i5
c0a2a578:	92 10 20 00 	clr  %o1
c0a2a57c:	ba 17 63 02 	or  %i5, 0x302, %i5
c0a2a580:	c2 0e 20 03 	ldub  [ %i0 + 3 ], %g1
c0a2a584:	80 a0 40 09 	cmp  %g1, %o1
c0a2a588:	0a 80 00 10 	bcs  c0a2a5c8 <NativeAuxReadIcmdReplyHandler+0x58>
c0a2a58c:	b8 02 60 01 	add  %o1, 1, %i4
c0a2a590:	c2 0e 00 00 	ldub  [ %i0 ], %g1
c0a2a594:	82 08 60 0f 	and  %g1, 0xf, %g1
c0a2a598:	c6 0e 20 02 	ldub  [ %i0 + 2 ], %g3
c0a2a59c:	85 28 60 10 	sll  %g1, 0x10, %g2
c0a2a5a0:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
c0a2a5a4:	83 28 60 08 	sll  %g1, 8, %g1
c0a2a5a8:	d4 0e 40 1c 	ldub  [ %i1 + %i4 ], %o2
c0a2a5ac:	82 10 40 02 	or  %g1, %g2, %g1
c0a2a5b0:	82 10 c0 01 	or  %g3, %g1, %g1
c0a2a5b4:	90 10 00 1d 	mov  %i5, %o0
c0a2a5b8:	77 d7 59 83 	call  a0000bc4 <_ilog>
c0a2a5bc:	92 00 40 09 	add  %g1, %o1, %o1
c0a2a5c0:	10 bf ff f0 	b  c0a2a580 <NativeAuxReadIcmdReplyHandler+0x10>
c0a2a5c4:	92 10 00 1c 	mov  %i4, %o1
c0a2a5c8:	81 c7 e0 08 	ret 
c0a2a5cc:	81 e8 00 00 	restore 

c0a2a5d0 <NativeAuxWriteHandler>:
c0a2a5d0:	c2 0a 00 00 	ldub  [ %o0 ], %g1
c0a2a5d4:	82 08 60 0f 	and  %g1, 0xf, %g1
c0a2a5d8:	d2 0a 20 02 	ldub  [ %o0 + 2 ], %o1
c0a2a5dc:	85 28 60 10 	sll  %g1, 0x10, %g2
c0a2a5e0:	d4 0a 20 04 	ldub  [ %o0 + 4 ], %o2
c0a2a5e4:	c2 0a 20 01 	ldub  [ %o0 + 1 ], %g1
c0a2a5e8:	83 28 60 08 	sll  %g1, 8, %g1
c0a2a5ec:	11 3e 81 d2 	sethi  %hi(0xfa074800), %o0
c0a2a5f0:	82 10 40 02 	or  %g1, %g2, %g1
c0a2a5f4:	90 12 22 02 	or  %o0, 0x202, %o0
c0a2a5f8:	92 12 40 01 	or  %o1, %g1, %o1
c0a2a5fc:	82 13 c0 00 	mov  %o7, %g1
c0a2a600:	77 d7 59 71 	call  a0000bc4 <_ilog>
c0a2a604:	9e 10 40 00 	mov  %g1, %o7

c0a2a608 <I2cAuxReadIcmdReplyHandler>:
c0a2a608:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a60c:	3b 3e 81 d0 	sethi  %hi(0xfa074000), %i5
c0a2a610:	92 10 20 00 	clr  %o1
c0a2a614:	ba 17 60 02 	or  %i5, 2, %i5
c0a2a618:	c2 0e 20 03 	ldub  [ %i0 + 3 ], %g1
c0a2a61c:	80 a0 40 09 	cmp  %g1, %o1
c0a2a620:	0a 80 00 10 	bcs  c0a2a660 <I2cAuxReadIcmdReplyHandler+0x58>
c0a2a624:	b8 02 60 01 	add  %o1, 1, %i4
c0a2a628:	c2 0e 00 00 	ldub  [ %i0 ], %g1
c0a2a62c:	82 08 60 0f 	and  %g1, 0xf, %g1
c0a2a630:	c6 0e 20 02 	ldub  [ %i0 + 2 ], %g3
c0a2a634:	85 28 60 10 	sll  %g1, 0x10, %g2
c0a2a638:	c2 0e 20 01 	ldub  [ %i0 + 1 ], %g1
c0a2a63c:	83 28 60 08 	sll  %g1, 8, %g1
c0a2a640:	d4 0e 40 1c 	ldub  [ %i1 + %i4 ], %o2
c0a2a644:	82 10 40 02 	or  %g1, %g2, %g1
c0a2a648:	82 10 c0 01 	or  %g3, %g1, %g1
c0a2a64c:	90 10 00 1d 	mov  %i5, %o0
c0a2a650:	77 d7 59 5d 	call  a0000bc4 <_ilog>
c0a2a654:	92 00 40 09 	add  %g1, %o1, %o1
c0a2a658:	10 bf ff f0 	b  c0a2a618 <I2cAuxReadIcmdReplyHandler+0x10>
c0a2a65c:	92 10 00 1c 	mov  %i4, %o1
c0a2a660:	81 c7 e0 08 	ret 
c0a2a664:	81 e8 00 00 	restore 

c0a2a668 <I2cAuxWriteHandler>:
c0a2a668:	82 13 c0 00 	mov  %o7, %g1
c0a2a66c:	7f ff ff d9 	call  c0a2a5d0 <NativeAuxWriteHandler>
c0a2a670:	9e 10 40 00 	mov  %g1, %o7

c0a2a674 <CapReplyReplyTimerHandler>:
c0a2a674:	15 30 28 a9 	sethi  %hi(0xc0a2a400), %o2
c0a2a678:	92 10 20 37 	mov  0x37, %o1
c0a2a67c:	94 12 a2 08 	or  %o2, 0x208, %o2
c0a2a680:	90 10 20 26 	mov  0x26, %o0
c0a2a684:	82 13 c0 00 	mov  %o7, %g1
c0a2a688:	77 d7 59 12 	call  a0000ad0 <AUX_RexEnqueueI2cOverAuxRead.constprop.82>
c0a2a68c:	9e 10 40 00 	mov  %g1, %o7

c0a2a690 <I2CD_icmdsGpioExpClearPin>:
c0a2a690:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a694:	11 3e 44 83 	sethi  %hi(0xf9120c00), %o0
c0a2a698:	92 10 00 18 	mov  %i0, %o1
c0a2a69c:	77 d7 59 4a 	call  a0000bc4 <_ilog>
c0a2a6a0:	90 12 23 06 	or  %o0, 0x306, %o0
c0a2a6a4:	03 28 00 2e 	sethi  %hi(0xa000b800), %g1
c0a2a6a8:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
c0a2a6ac:	82 10 61 70 	or  %g1, 0x170, %g1
c0a2a6b0:	37 28 00 2e 	sethi  %hi(0xa000b800), %i3
c0a2a6b4:	b4 10 20 01 	mov  1, %i2
c0a2a6b8:	c2 20 a0 7c 	st  %g1, [ %g2 + 0x7c ]
c0a2a6bc:	b5 2e 80 18 	sll  %i2, %i0, %i2
c0a2a6c0:	b6 16 e1 bc 	or  %i3, 0x1bc, %i3
c0a2a6c4:	b2 10 20 00 	clr  %i1
c0a2a6c8:	77 d7 84 ee 	call  a000ba80 <_I2CD_gpioExpBeginReadModifyWriteOperation>
c0a2a6cc:	91 e8 20 04 	restore  %g0, 4, %o0

c0a2a6d0 <I2CD_icmdsGpioExpSetPin>:
c0a2a6d0:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a6d4:	11 3e 44 83 	sethi  %hi(0xf9120c00), %o0
c0a2a6d8:	92 10 00 18 	mov  %i0, %o1
c0a2a6dc:	77 d7 59 3a 	call  a0000bc4 <_ilog>
c0a2a6e0:	90 12 21 06 	or  %o0, 0x106, %o0
c0a2a6e4:	82 10 20 01 	mov  1, %g1
c0a2a6e8:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
c0a2a6ec:	b5 28 40 18 	sll  %g1, %i0, %i2
c0a2a6f0:	37 28 00 2e 	sethi  %hi(0xa000b800), %i3
c0a2a6f4:	03 28 00 2e 	sethi  %hi(0xa000b800), %g1
c0a2a6f8:	b6 16 e1 f8 	or  %i3, 0x1f8, %i3
c0a2a6fc:	82 10 61 84 	or  %g1, 0x184, %g1
c0a2a700:	b2 10 00 1a 	mov  %i2, %i1
c0a2a704:	c2 20 a0 7c 	st  %g1, [ %g2 + 0x7c ]
c0a2a708:	77 d7 84 de 	call  a000ba80 <_I2CD_gpioExpBeginReadModifyWriteOperation>
c0a2a70c:	91 e8 20 04 	restore  %g0, 4, %o0

c0a2a710 <I2CD_icmdsGpioExpReadPin>:
c0a2a710:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a714:	11 3e 44 84 	sethi  %hi(0xf9121000), %o0
c0a2a718:	92 10 00 18 	mov  %i0, %o1
c0a2a71c:	77 d7 59 2a 	call  a0000bc4 <_ilog>
c0a2a720:	90 12 21 06 	or  %o0, 0x106, %o0
c0a2a724:	03 28 00 2e 	sethi  %hi(0xa000b800), %g1
c0a2a728:	82 10 61 98 	or  %g1, 0x198, %g1	! a000b998 <_I2CD_icmdsGpioExpReadPinComplete>
c0a2a72c:	05 28 40 08 	sethi  %hi(0xa1002000), %g2
c0a2a730:	b2 10 a0 68 	or  %g2, 0x68, %i1	! a1002068 <_gpioExpander.lto_priv.896>
c0a2a734:	c2 26 60 14 	st  %g1, [ %i1 + 0x14 ]
c0a2a738:	82 10 3f 80 	mov  -128, %g1
c0a2a73c:	f0 2e 60 18 	stb  %i0, [ %i1 + 0x18 ]
c0a2a740:	39 28 00 2e 	sethi  %hi(0xa000b800), %i4
c0a2a744:	c2 28 a0 68 	stb  %g1, [ %g2 + 0x68 ]
c0a2a748:	31 28 00 86 	sethi  %hi(0xa0021800), %i0
c0a2a74c:	03 28 00 2e 	sethi  %hi(0xa000b800), %g1
c0a2a750:	b8 17 22 40 	or  %i4, 0x240, %i4
c0a2a754:	82 10 62 04 	or  %g1, 0x204, %g1
c0a2a758:	b6 10 20 03 	mov  3, %i3
c0a2a75c:	c2 26 60 04 	st  %g1, [ %i1 + 4 ]
c0a2a760:	b4 10 20 01 	mov  1, %i2
c0a2a764:	77 d7 77 36 	call  a000843c <I2C_WriteReadAsync>
c0a2a768:	91 ee 23 72 	restore  %i0, 0x372, %o0

c0a2a76c <I2CD_icmdsGpioExpTest>:
c0a2a76c:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a770:	3b 28 40 08 	sethi  %hi(0xa1002000), %i5
c0a2a774:	d0 07 60 88 	ld  [ %i5 + 0x88 ], %o0	! a1002088 <I2cLEDTimer.lto_priv.899>
c0a2a778:	80 a2 20 00 	cmp  %o0, 0
c0a2a77c:	02 80 00 06 	be  c0a2a794 <I2CD_icmdsGpioExpTest+0x28>
c0a2a780:	96 10 20 00 	clr  %o3
c0a2a784:	77 d7 5a e5 	call  a0001318 <TIMING_TimerResetTimeout>
c0a2a788:	92 10 00 18 	mov  %i0, %o1
c0a2a78c:	10 80 00 12 	b  c0a2a7d4 <I2CD_icmdsGpioExpTest+0x68>
c0a2a790:	f0 07 60 88 	ld  [ %i5 + 0x88 ], %i0
c0a2a794:	94 10 20 f0 	mov  0xf0, %o2
c0a2a798:	92 10 20 00 	clr  %o1
c0a2a79c:	77 d7 84 b9 	call  a000ba80 <_I2CD_gpioExpBeginReadModifyWriteOperation>
c0a2a7a0:	90 10 20 04 	mov  4, %o0
c0a2a7a4:	96 10 20 00 	clr  %o3
c0a2a7a8:	94 10 20 f0 	mov  0xf0, %o2
c0a2a7ac:	92 10 20 00 	clr  %o1
c0a2a7b0:	77 d7 84 b4 	call  a000ba80 <_I2CD_gpioExpBeginReadModifyWriteOperation>
c0a2a7b4:	90 10 20 0c 	mov  0xc, %o0
c0a2a7b8:	94 10 00 18 	mov  %i0, %o2
c0a2a7bc:	92 10 20 01 	mov  1, %o1
c0a2a7c0:	11 28 00 2e 	sethi  %hi(0xa000b800), %o0
c0a2a7c4:	77 d7 6d 47 	call  a0005ce0 <TIMING_TimerRegisterHandler>
c0a2a7c8:	90 12 23 14 	or  %o0, 0x314, %o0	! a000bb14 <setI2cGpioPin>
c0a2a7cc:	d0 27 60 88 	st  %o0, [ %i5 + 0x88 ]
c0a2a7d0:	b0 10 00 08 	mov  %o0, %i0
c0a2a7d4:	77 d7 5a bb 	call  a00012c0 <TIMING_TimerStart>
c0a2a7d8:	81 e8 00 00 	restore 

c0a2a7dc <I2CD_dp130GeneralRead>:
c0a2a7dc:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a2a7e0:	84 10 20 01 	mov  1, %g2
c0a2a7e4:	92 10 62 38 	or  %g1, 0x238, %o1
c0a2a7e8:	19 28 00 75 	sethi  %hi(0xa001d400), %o4
c0a2a7ec:	d0 2a 60 14 	stb  %o0, [ %o1 + 0x14 ]
c0a2a7f0:	98 13 21 84 	or  %o4, 0x184, %o4
c0a2a7f4:	11 28 00 86 	sethi  %hi(0xa0021800), %o0
c0a2a7f8:	c4 28 62 38 	stb  %g2, [ %g1 + 0x238 ]
c0a2a7fc:	96 10 20 01 	mov  1, %o3
c0a2a800:	94 10 20 01 	mov  1, %o2
c0a2a804:	92 02 60 14 	add  %o1, 0x14, %o1
c0a2a808:	90 12 23 78 	or  %o0, 0x378, %o0
c0a2a80c:	82 13 c0 00 	mov  %o7, %g1
c0a2a810:	77 d7 77 0b 	call  a000843c <I2C_WriteReadAsync>
c0a2a814:	9e 10 40 00 	mov  %g1, %o7

c0a2a818 <PrintSwVersion>:
c0a2a818:	9d e3 bf e0 	save  %sp, -32, %sp
c0a2a81c:	77 d7 a1 e2 	call  a0012fa4 <logBuildInfo.lto_priv.905>
c0a2a820:	01 00 00 00 	nop 
c0a2a824:	77 d7 67 0a 	call  a000444c <bb_top_IsFpgaGoldenImage>
c0a2a828:	01 00 00 00 	nop 
c0a2a82c:	80 a2 20 00 	cmp  %o0, 0
c0a2a830:	02 80 00 04 	be  c0a2a840 <PrintSwVersion+0x28>
c0a2a834:	b2 10 20 00 	clr  %i1
c0a2a838:	77 d7 68 33 	call  a0004904 <ILOG_istatus>
c0a2a83c:	91 e8 20 17 	restore  %g0, 0x17, %o0
c0a2a840:	81 c7 e0 08 	ret 
c0a2a844:	81 e8 00 00 	restore 

c0a2a848 <Badger_getDeviceInfo>:
c0a2a848:	9d e3 bf b8 	save  %sp, -72, %sp
c0a2a84c:	77 d7 72 f4 	call  a000741c <TEST_ReadFlashProtectIcmd>
c0a2a850:	35 3e c0 80 	sethi  %hi(0xfb020000), %i2
c0a2a854:	77 d7 73 0e 	call  a000748c <TEST_GetTestStatusFlashVariableIcmd>
c0a2a858:	01 00 00 00 	nop 
c0a2a85c:	96 10 20 ff 	mov  0xff, %o3	! ff <__rexbss_size+0xc6>
c0a2a860:	90 16 a0 02 	or  %i2, 2, %o0
c0a2a864:	94 10 20 ff 	mov  0xff, %o2
c0a2a868:	77 d7 58 d7 	call  a0000bc4 <_ilog>
c0a2a86c:	92 10 20 ff 	mov  0xff, %o1
c0a2a870:	03 00 00 00 	sethi  %hi(0), %g1
c0a2a874:	d6 00 60 08 	ld  [ %g1 + 8 ], %o3	! 8 <chip_version>
c0a2a878:	b7 32 e0 10 	srl  %o3, 0x10, %i3
c0a2a87c:	ba 0a e0 ff 	and  %o3, 0xff, %i5
c0a2a880:	92 10 00 1b 	mov  %i3, %o1
c0a2a884:	90 16 a1 02 	or  %i2, 0x102, %o0
c0a2a888:	b9 32 e0 08 	srl  %o3, 8, %i4
c0a2a88c:	96 10 00 1d 	mov  %i5, %o3
c0a2a890:	b8 0f 20 ff 	and  %i4, 0xff, %i4
c0a2a894:	77 d7 58 cc 	call  a0000bc4 <_ilog>
c0a2a898:	94 10 00 1c 	mov  %i4, %o2
c0a2a89c:	77 d7 66 62 	call  a0004224 <bb_top_IsDeviceLex>
c0a2a8a0:	35 3e 40 80 	sethi  %hi(0xf9020000), %i2
c0a2a8a4:	92 10 00 08 	mov  %o0, %o1
c0a2a8a8:	77 d7 58 c7 	call  a0000bc4 <_ilog>
c0a2a8ac:	90 16 a2 02 	or  %i2, 0x202, %o0
c0a2a8b0:	90 16 a3 02 	or  %i2, 0x302, %o0
c0a2a8b4:	77 d7 58 c4 	call  a0000bc4 <_ilog>
c0a2a8b8:	92 10 20 01 	mov  1, %o1
c0a2a8bc:	92 10 20 01 	mov  1, %o1
c0a2a8c0:	11 3e 40 81 	sethi  %hi(0xf9020400), %o0
c0a2a8c4:	77 d7 58 c0 	call  a0000bc4 <_ilog>
c0a2a8c8:	90 12 20 02 	or  %o0, 2, %o0	! f9020402 <curr_flash_pos+0x385c39da>
c0a2a8cc:	82 10 20 ff 	mov  0xff, %g1
c0a2a8d0:	f6 27 bf e8 	st  %i3, [ %fp + -24 ]
c0a2a8d4:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
c0a2a8d8:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
c0a2a8dc:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
c0a2a8e0:	f8 27 bf ec 	st  %i4, [ %fp + -20 ]
c0a2a8e4:	77 d7 66 50 	call  a0004224 <bb_top_IsDeviceLex>
c0a2a8e8:	fa 27 bf f0 	st  %i5, [ %fp + -16 ]
c0a2a8ec:	77 d7 81 cb 	call  a000b018 <CMD_GetPlatformId>
c0a2a8f0:	d0 27 bf f4 	st  %o0, [ %fp + -12 ]
c0a2a8f4:	82 10 20 01 	mov  1, %g1
c0a2a8f8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
c0a2a8fc:	03 28 40 1c 	sethi  %hi(0xa1007000), %g1
c0a2a900:	d4 08 62 18 	ldub  [ %g1 + 0x218 ], %o2	! a1007218 <iCmdResponseId.lto_priv.302>
c0a2a904:	d0 27 bf f8 	st  %o0, [ %fp + -8 ]
c0a2a908:	98 10 20 24 	mov  0x24, %o4
c0a2a90c:	96 07 bf dc 	add  %fp, -36, %o3
c0a2a910:	92 10 20 81 	mov  0x81, %o1
c0a2a914:	77 d7 60 aa 	call  a0002bbc <UART_packetizeSendResponseImmediate>
c0a2a918:	90 10 20 00 	clr  %o0
c0a2a91c:	81 c7 e0 08 	ret 
c0a2a920:	81 e8 00 00 	restore 
