Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 03:26:28 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.760        0.000                      0                30080        0.028        0.000                      0                30080        4.427        0.000                       0                 23032  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.760        0.000                      0                30080        0.028        0.000                      0                30080        4.427        0.000                       0                 23032  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.649ns (12.431%)  route 4.572ns (87.569%))
  Logic Levels:           5  (CARRY8=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/O[3]
                         net (fo=1, routed)           0.771     5.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_438[20]
    SLICE_X37Y114        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     5.220 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][20]_i_1__2/O
                         net (fo=1, routed)           0.038     5.258    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][20]_i_1__2_n_0
    SLICE_X37Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X37Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][20]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][20]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_7_fu_490_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.160ns (3.201%)  route 4.838ns (96.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_clk
    SLICE_X21Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.524     1.655    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_1
    SLICE_X18Y76         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.719 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518[23]_i_2/O
                         net (fo=192, routed)         3.315     5.033    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U_n_38
    SLICE_X40Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_7_fu_490_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_clk
    SLICE_X40Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_7_fu_490_reg[11]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X40Y77         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     9.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_7_fu_490_reg[11]
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[36].dividend_tmp_reg[37][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.587ns (11.741%)  route 4.412ns (88.259%))
  Logic Levels:           6  (CARRY8=5 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.594     5.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X34Y110        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[36].dividend_tmp_reg[37][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.052    10.052    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X34Y110        SRL16E                                       r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[36].dividend_tmp_reg[37][1]_srl2/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X34Y110        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.045     9.972    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[36].dividend_tmp_reg[37][1]_srl2
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 0.685ns (13.608%)  route 4.349ns (86.392%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.448     4.891    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X37Y112        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.989 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][5]_i_1__2/O
                         net (fo=1, routed)           0.082     5.071    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][5]_i_1__2_n_0
    SLICE_X37Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X37Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][5]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][5]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.734ns (14.584%)  route 4.299ns (85.416%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.398     4.841    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X37Y111        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.988 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][0]_i_1__2/O
                         net (fo=1, routed)           0.082     5.070    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][0]_i_1__2_n_0
    SLICE_X37Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X37Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y111        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][0]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.707ns (14.107%)  route 4.305ns (85.893%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.448     4.891    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X37Y112        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     5.011 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][6]_i_1__2/O
                         net (fo=1, routed)           0.038     5.049    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][6]_i_1__2_n_0
    SLICE_X37Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X37Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][6]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][6]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.734ns (14.822%)  route 4.218ns (85.178%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.317     4.760    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X37Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     4.907 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][19]_i_1__2/O
                         net (fo=1, routed)           0.082     4.989    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][19]_i_1__2_n_0
    SLICE_X37Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X37Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][19]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][19]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.764ns (15.437%)  route 4.185ns (84.563%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.309     4.751    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X36Y111        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     4.928 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][7]_i_1__2/O
                         net (fo=1, routed)           0.058     4.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][7]_i_1__2_n_0
    SLICE_X36Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X36Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][7]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X36Y111        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.016    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][7]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.734ns (14.831%)  route 4.215ns (85.169%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.319     4.762    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X37Y114        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.909 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][21]_i_1__2/O
                         net (fo=1, routed)           0.077     4.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][21]_i_1__2_n_0
    SLICE_X37Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X37Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][21]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y114        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][21]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.789ns (15.965%)  route 4.153ns (84.035%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]/Q
                         net (fo=10, routed)          1.607     1.741    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_0
    SLICE_X36Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.855 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_i_1/O
                         net (fo=8, routed)           2.099     3.955    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[34].divisor_tmp_reg[35][0]_1
    SLICE_X36Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.174    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry_n_0
    SLICE_X36Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.197 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__0_n_0
    SLICE_X36Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.248 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.276    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__1_n_0
    SLICE_X36Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.299 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__2_n_0
    SLICE_X36Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.443 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3/CO[4]
                         net (fo=38, routed)          0.309     4.751    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[35]_carry__3_n_3
    SLICE_X36Y111        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     4.953 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][8]_i_1__2/O
                         net (fo=1, routed)           0.026     4.979    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp[36][8]_i_1__2_n_0
    SLICE_X36Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X36Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][8]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X36Y111        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    10.016    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[35].remd_tmp_reg[36][8]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  5.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].divisor_tmp_reg[21][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[21].divisor_tmp_reg[22][18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (47.098%)  route 0.043ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X34Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].divisor_tmp_reg[21][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].divisor_tmp_reg[21][18]/Q
                         net (fo=2, routed)           0.043     0.094    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].divisor_tmp_reg[21]_21[17]
    SLICE_X34Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[21].divisor_tmp_reg[22][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X34Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[21].divisor_tmp_reg[22][18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y122        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[21].divisor_tmp_reg[22][18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[26].divisor_tmp_reg[27][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.038ns (45.959%)  route 0.045ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[26].divisor_tmp_reg[27][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[26].divisor_tmp_reg[27][5]/Q
                         net (fo=2, routed)           0.045     0.096    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[26].divisor_tmp_reg[27]_713[4]
    SLICE_X24Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y102        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[27].divisor_tmp_reg[28][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.059ns (64.944%)  route 0.032ns (35.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/ap_clk
    SLICE_X33Y14         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]/Q
                         net (fo=4, routed)           0.026     0.078    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[2]
    SLICE_X33Y14         LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.020     0.098 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[3]_i_1__6/O
                         net (fo=1, routed)           0.006     0.104    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[3]_i_1__6_n_0
    SLICE_X33Y14         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/ap_clk
    SLICE_X33Y14         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y14         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][18]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][22]_0[19]
    SLICE_X27Y58         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp[5][19]_i_1__3/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp[5][19]_i_1__3_n_0
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y58         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.172%)  route 0.033ns (35.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/ap_clk
    SLICE_X25Y15         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.027     0.079    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg_n_0_[0]
    SLICE_X25Y15         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_2__0/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_2__0_n_0
    SLICE_X25Y15         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/ap_clk
    SLICE_X25Y15         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y15         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/ap_clk
    SLICE_X15Y42         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[1]/Q
                         net (fo=5, routed)           0.029     0.081    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[3]_0[1]
    SLICE_X15Y42         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.101 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[2]_i_1__0/O
                         net (fo=1, routed)           0.006     0.107    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[2]_i_1__0_n_0
    SLICE_X15Y42         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/ap_clk
    SLICE_X15Y42         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y42         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X35Y11         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[2]/Q
                         net (fo=4, routed)           0.029     0.081    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[2]
    SLICE_X35Y11         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.101 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[3]_i_1__5/O
                         net (fo=1, routed)           0.006     0.107    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[3]_i_1__5_n_0
    SLICE_X35Y11         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X35Y11         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y11         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][12]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].remd_tmp_reg[20][22]_0[13]
    SLICE_X27Y37         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp[21][13]_i_1__1/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp[21][13]_i_1__1_n_0
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y37         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].remd_tmp_reg[21][13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X21Y131        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][12]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].remd_tmp_reg[4][22]_0[13]
    SLICE_X21Y131        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp[5][13]_i_1__2/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp[5][13]_i_1__2_n_0
    SLICE_X21Y131        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X21Y131        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y131        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].remd_tmp_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[8].remd_tmp_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.978%)  route 0.035ns (37.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X25Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[8].remd_tmp_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[8].remd_tmp_reg[9][8]/Q
                         net (fo=3, routed)           0.028     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[8].remd_tmp_reg[9][22]_0[9]
    SLICE_X25Y65         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp[10][9]_i_1__6/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp[10][9]_i_1__6_n_0
    SLICE_X25Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X25Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y65         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].remd_tmp_reg[10][9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y26  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y26  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y28  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y28  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y21  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y44  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y18  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y38  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y7   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y18  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y41  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y41  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y41  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y41  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y4   bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[13]
                                                                      r  m_axi_C_wdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[15]
                                                                      r  m_axi_C_wdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y82         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[17]
                                                                      r  m_axi_C_wdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y80         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[18]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[18]
                                                                      r  m_axi_C_wdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X27Y80         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[19]
                                                                      r  m_axi_C_wdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[20]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[20]
                                                                      r  m_axi_C_wdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X26Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[22]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[22]
                                                                      r  m_axi_C_wdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X27Y80         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[3]
                                                                      r  m_axi_C_wdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y82         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[4]
                                                                      r  m_axi_C_wdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X25Y80         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[5]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[5]
                                                                      r  m_axi_C_wdata[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y0          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[16]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[16]
                                                                      r  m_axi_C_awaddr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y2          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[28]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[28]
                                                                      r  m_axi_C_awaddr[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_A_arvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X16Y26         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_valid_reg/Q
                         net (fo=9, unset)            0.000     0.051    m_axi_A_arvalid
                                                                      r  m_axi_A_arvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y0          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[17]
                                                                      r  m_axi_C_awaddr[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y2          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[23]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[23]
                                                                      r  m_axi_C_awaddr[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y2          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[26]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[26]
                                                                      r  m_axi_C_awaddr[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X37Y2          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[27]
                                                                      r  m_axi_C_awaddr[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y0          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[2]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[2]
                                                                      r  m_axi_C_awaddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y0          FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[4]
                                                                      r  m_axi_C_awaddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X34Y13         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.051    m_axi_C_awvalid
                                                                      r  m_axi_C_awvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1270 Endpoints
Min Delay          1270 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 0.398ns (12.797%)  route 2.712ns (87.203%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.540     3.110    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[58]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 0.398ns (12.797%)  route 2.712ns (87.203%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.540     3.110    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[59]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 0.398ns (12.797%)  route 2.712ns (87.203%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.540     3.110    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[62]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 0.398ns (12.797%)  route 2.712ns (87.203%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.540     3.110    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y13         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[63]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.050ns  (logic 0.398ns (13.049%)  route 2.652ns (86.951%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.480     3.050    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[46]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.050ns  (logic 0.398ns (13.049%)  route 2.652ns (86.951%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.480     3.050    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[47]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.050ns  (logic 0.398ns (13.049%)  route 2.652ns (86.951%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.480     3.050    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[48]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.050ns  (logic 0.398ns (13.049%)  route 2.652ns (86.951%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.480     3.050    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.024     0.024    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y11         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[49]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 0.398ns (14.381%)  route 2.369ns (85.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.197     2.767    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y2          FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.025     0.025    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y2          FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[10]/C

Slack:                    inf
  Source:                 m_axi_A_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 0.398ns (14.381%)  route 2.369ns (85.619%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_arready (IN)
                         net (fo=8, unset)            0.000     0.000    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/m_axi_A_ARREADY
    SLICE_X16Y11         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     0.117 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_addr_buf[63]_i_1/O
                         net (fo=100, routed)         0.787     0.904    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in
    SLICE_X19Y6          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     1.021 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/FSM_sequential_state[1]_i_2/O
                         net (fo=62, routed)          0.386     1.406    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/read_req__0
    SLICE_X21Y10         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     1.570 r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1/O
                         net (fo=104, routed)         1.197     2.767    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/next_req
    SLICE_X17Y2          FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.025     0.025    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ap_clk
    SLICE_X17Y2          FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/start_addr_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[0]
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[12]
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X14Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X14Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[14]
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[16]
    SLICE_X14Y63         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X14Y63         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[18] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[18]
    SLICE_X14Y65         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X14Y65         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[18]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[23] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[23]
    SLICE_X14Y67         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X14Y67         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[23]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[24] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[24]
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X13Y66         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[24]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=7, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X22Y11         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X22Y11         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=5, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X22Y11         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23035, unset)        0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X22Y11         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C





