

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply_1'
================================================================
* Date:           Fri Oct 30 14:23:21 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.64|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  368|  368|  301|  301| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                              |                                    |  Latency  |  Interval | Pipeline|
        |                   Instance                   |               Module               | min | max | min | max |   Type  |
        +----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |grp_DCT_MAT_Multiply_1_Loop_LoadRow_pr_fu_31  |DCT_MAT_Multiply_1_Loop_LoadRow_pr  |   67|   67|   67|   67|   none  |
        |grp_DCT_MAT_Multiply_1_Loop_Row_proc_fu_37    |DCT_MAT_Multiply_1_Loop_Row_proc    |  300|  300|  300|  300|   none  |
        +----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|     320|   2816|
|Instance         |        1|     10|    3924|   4780|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     10|    4311|   7725|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      4|       4|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+------+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+------+------+
    |DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0  |DCT_MAT_Multiply_1_Loop_LoadRow_pr  |        1|      0|  2080|  2106|
    |DCT_MAT_Multiply_1_Loop_Row_proc_U0    |DCT_MAT_Multiply_1_Loop_Row_proc    |        0|     10|  1844|  2674|
    +---------------------------------------+------------------------------------+---------+-------+------+------+
    |Total                                  |                                    |        1|     10|  3924|  4780|
    +---------------------------------------+------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |B_cached_0_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_0_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_1_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_2_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_3_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_4_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_5_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_6_7_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_0_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_1_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_2_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_3_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_4_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_5_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_6_channel_U  |        0|  5|  44|     2|   32|       64|
    |B_cached_7_7_channel_U  |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|320|2816|   128| 2048|     4096|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|   1|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                  | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_7_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_0_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_1_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_2_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_3_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_4_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_5_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_6_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_7_channel  |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_0_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_1_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_2_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_3_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_4_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_5_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_6_7_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_0_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_1_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_2_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_3_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_4_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_5_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_6_channel_full_n                                 |   1|          2|    1|          2|
    |ap_sig_ready_B_cached_7_7_channel_full_n                                 |   1|          2|    1|          2|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                    | 128|        256|  128|        256|
    +-------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                  |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply_1_Loop_Row_proc_U0    |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_0_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_1_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_2_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_3_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_4_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_5_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_6_7_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_0_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_1_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_2_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_3_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_4_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_5_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_6_channel_full_n               |  1|   0|    1|          0|
    |ap_reg_ready_B_cached_7_7_channel_full_n               |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 67|   0|   67|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|A_address0      | out |    3|  ap_memory |          A         |     array    |
|A_ce0           | out |    1|  ap_memory |          A         |     array    |
|A_d0            | out |   32|  ap_memory |          A         |     array    |
|A_q0            |  in |   32|  ap_memory |          A         |     array    |
|A_we0           | out |    1|  ap_memory |          A         |     array    |
|A_address1      | out |    3|  ap_memory |          A         |     array    |
|A_ce1           | out |    1|  ap_memory |          A         |     array    |
|A_d1            | out |   32|  ap_memory |          A         |     array    |
|A_q1            |  in |   32|  ap_memory |          A         |     array    |
|A_we1           | out |    1|  ap_memory |          A         |     array    |
|A1_address0     | out |    3|  ap_memory |         A1         |     array    |
|A1_ce0          | out |    1|  ap_memory |         A1         |     array    |
|A1_d0           | out |   32|  ap_memory |         A1         |     array    |
|A1_q0           |  in |   32|  ap_memory |         A1         |     array    |
|A1_we0          | out |    1|  ap_memory |         A1         |     array    |
|A1_address1     | out |    3|  ap_memory |         A1         |     array    |
|A1_ce1          | out |    1|  ap_memory |         A1         |     array    |
|A1_d1           | out |   32|  ap_memory |         A1         |     array    |
|A1_q1           |  in |   32|  ap_memory |         A1         |     array    |
|A1_we1          | out |    1|  ap_memory |         A1         |     array    |
|A2_address0     | out |    3|  ap_memory |         A2         |     array    |
|A2_ce0          | out |    1|  ap_memory |         A2         |     array    |
|A2_d0           | out |   32|  ap_memory |         A2         |     array    |
|A2_q0           |  in |   32|  ap_memory |         A2         |     array    |
|A2_we0          | out |    1|  ap_memory |         A2         |     array    |
|A2_address1     | out |    3|  ap_memory |         A2         |     array    |
|A2_ce1          | out |    1|  ap_memory |         A2         |     array    |
|A2_d1           | out |   32|  ap_memory |         A2         |     array    |
|A2_q1           |  in |   32|  ap_memory |         A2         |     array    |
|A2_we1          | out |    1|  ap_memory |         A2         |     array    |
|A3_address0     | out |    3|  ap_memory |         A3         |     array    |
|A3_ce0          | out |    1|  ap_memory |         A3         |     array    |
|A3_d0           | out |   32|  ap_memory |         A3         |     array    |
|A3_q0           |  in |   32|  ap_memory |         A3         |     array    |
|A3_we0          | out |    1|  ap_memory |         A3         |     array    |
|A3_address1     | out |    3|  ap_memory |         A3         |     array    |
|A3_ce1          | out |    1|  ap_memory |         A3         |     array    |
|A3_d1           | out |   32|  ap_memory |         A3         |     array    |
|A3_q1           |  in |   32|  ap_memory |         A3         |     array    |
|A3_we1          | out |    1|  ap_memory |         A3         |     array    |
|A4_address0     | out |    3|  ap_memory |         A4         |     array    |
|A4_ce0          | out |    1|  ap_memory |         A4         |     array    |
|A4_d0           | out |   32|  ap_memory |         A4         |     array    |
|A4_q0           |  in |   32|  ap_memory |         A4         |     array    |
|A4_we0          | out |    1|  ap_memory |         A4         |     array    |
|A4_address1     | out |    3|  ap_memory |         A4         |     array    |
|A4_ce1          | out |    1|  ap_memory |         A4         |     array    |
|A4_d1           | out |   32|  ap_memory |         A4         |     array    |
|A4_q1           |  in |   32|  ap_memory |         A4         |     array    |
|A4_we1          | out |    1|  ap_memory |         A4         |     array    |
|A5_address0     | out |    3|  ap_memory |         A5         |     array    |
|A5_ce0          | out |    1|  ap_memory |         A5         |     array    |
|A5_d0           | out |   32|  ap_memory |         A5         |     array    |
|A5_q0           |  in |   32|  ap_memory |         A5         |     array    |
|A5_we0          | out |    1|  ap_memory |         A5         |     array    |
|A5_address1     | out |    3|  ap_memory |         A5         |     array    |
|A5_ce1          | out |    1|  ap_memory |         A5         |     array    |
|A5_d1           | out |   32|  ap_memory |         A5         |     array    |
|A5_q1           |  in |   32|  ap_memory |         A5         |     array    |
|A5_we1          | out |    1|  ap_memory |         A5         |     array    |
|A6_address0     | out |    3|  ap_memory |         A6         |     array    |
|A6_ce0          | out |    1|  ap_memory |         A6         |     array    |
|A6_d0           | out |   32|  ap_memory |         A6         |     array    |
|A6_q0           |  in |   32|  ap_memory |         A6         |     array    |
|A6_we0          | out |    1|  ap_memory |         A6         |     array    |
|A6_address1     | out |    3|  ap_memory |         A6         |     array    |
|A6_ce1          | out |    1|  ap_memory |         A6         |     array    |
|A6_d1           | out |   32|  ap_memory |         A6         |     array    |
|A6_q1           |  in |   32|  ap_memory |         A6         |     array    |
|A6_we1          | out |    1|  ap_memory |         A6         |     array    |
|A7_address0     | out |    3|  ap_memory |         A7         |     array    |
|A7_ce0          | out |    1|  ap_memory |         A7         |     array    |
|A7_d0           | out |   32|  ap_memory |         A7         |     array    |
|A7_q0           |  in |   32|  ap_memory |         A7         |     array    |
|A7_we0          | out |    1|  ap_memory |         A7         |     array    |
|A7_address1     | out |    3|  ap_memory |         A7         |     array    |
|A7_ce1          | out |    1|  ap_memory |         A7         |     array    |
|A7_d1           | out |   32|  ap_memory |         A7         |     array    |
|A7_q1           |  in |   32|  ap_memory |         A7         |     array    |
|A7_we1          | out |    1|  ap_memory |         A7         |     array    |
|C_address0      | out |    6|  ap_memory |          C         |     array    |
|C_ce0           | out |    1|  ap_memory |          C         |     array    |
|C_d0            | out |   32|  ap_memory |          C         |     array    |
|C_q0            |  in |   32|  ap_memory |          C         |     array    |
|C_we0           | out |    1|  ap_memory |          C         |     array    |
|C_address1      | out |    6|  ap_memory |          C         |     array    |
|C_ce1           | out |    1|  ap_memory |          C         |     array    |
|C_d1            | out |   32|  ap_memory |          C         |     array    |
|C_q1            |  in |   32|  ap_memory |          C         |     array    |
|C_we1           | out |    1|  ap_memory |          C         |     array    |
|ap_clk          |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A_pipo_status   |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A_pipo_update   | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A1_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A1_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A2_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A2_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A3_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A3_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A4_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A4_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A5_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A5_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A6_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A6_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A7_pipo_status  |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|A7_pipo_update  | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|C_pipo_status   |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|C_pipo_update   | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | DCT_MAT_Multiply.1 | return value |
+----------------+-----+-----+------------+--------------------+--------------+

