SimObjects:
    AbstractMemory
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        conf_table_reported
            default: True
            desc: Report to configuration table

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        in_addr_map
            default: True
            desc: Memory part of the global address map

        kvm_map
            default: True
            desc: Should KVM map this memory for the guest

        null
            desc: Do not store data, always return zero

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        range
            default: 128MB
            desc: Address range (potentially interleaved)


    AddrMapper
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model


    AtomicSimpleCPU
        branchPred
            default: Null
            desc: Branch Predictor

        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        fastmem
            desc: Access memory directly

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        simulate_data_stalls
            desc: Simulate dcache stall cycles

        simulate_inst_stalls
            desc: Simulate icache stall cycles

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        width
            default: 1
            desc: CPU width

        workload
            desc: processes to run


    BadDevice
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        devicename
            desc: Name of device to error on

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    BaseCPU
        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        workload
            desc: processes to run


    BaseCache
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f480ec21350>]
            desc: Address range for the CPU-side port (to allow striping)

        assoc
            desc: Associativity

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        data_latency
            desc: Data access latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        demand_mshr_reserve
            default: 1
            desc: MSHRs reserved for demand access

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_read_only
            desc: Is this cache read only (e.g. inst)

        max_miss_count
            desc: Number of misses to handle before calling exit

        mshrs
            desc: Number of MSHRs (max outstanding requests)

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        prefetch_on_access
            desc: Notify the hardware prefetcher on every access (not just misses)

        prefetcher
            default: Null
            desc: Prefetcher attached to cache

        response_latency
            desc: Latency for the return path on a miss

        sequential_access
            desc: Whether to access tags and data sequentially

        size
            desc: Capacity

        system
            default: Parent.any
            desc: System we belong to

        tag_latency
            desc: Tag lookup latency

        tags
            default: LRU
            desc: Tag store (replacement policy)

        tgts_per_mshr
            desc: Max number of accesses per MSHR

        write_buffers
            default: 8
            desc: Number of write buffers


    BaseKvmCPU
        alwaysSyncTC
            desc: Always sync thread contexts on entry/exit

        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        hostFactor
            default: 1.0
            desc: Cycle scale factor

        hostFreq
            default: 2GHz
            desc: Host clock frequency

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        kvmVM
            default: Parent.any
            desc: KVM VM (i.e., shared memory domain)

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        useCoalescedMMIO
            desc: Use coalesced MMIO (EXPERIMENTAL)

        usePerfOverflow
            desc: Use perf event overflow counters (EXPERIMENTAL)

        workload
            desc: processes to run


    BaseMemProbe
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        manager
            default: Parent.any
            desc: Probe manager(s) to instrument

        probe_name
            default: PktRequest
            desc: Memory request probe to use


    BasePrefetcher
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        on_data
            default: True
            desc: Notify prefetcher on data accesses

        on_inst
            default: True
            desc: Notify prefetcher on instruction accesses

        on_miss
            desc: Only notify prefetcher on misses

        on_read
            default: True
            desc: Notify prefetcher on reads

        on_write
            default: True
            desc: Notify prefetcher on writes

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        sys
            default: Parent.any
            desc: System this prefetcher belongs to


    BaseSetAssoc
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        data_latency
            default: Parent.data_latency
            desc: The data access latency for this cache

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        sequential_access
            default: Parent.sequential_access
            desc: Whether to access tags and data sequentially

        size
            default: Parent.size
            desc: capacity in bytes

        tag_latency
            default: Parent.tag_latency
            desc: The tag lookup latency for this cache


    BaseSimpleCPU
        branchPred
            default: Null
            desc: Branch Predictor

        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        workload
            desc: processes to run


    BaseTLB
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    BaseTags
        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        data_latency
            default: Parent.data_latency
            desc: The data access latency for this cache

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        sequential_access
            default: Parent.sequential_access
            desc: Whether to access tags and data sequentially

        size
            default: Parent.size
            desc: capacity in bytes

        tag_latency
            default: Parent.tag_latency
            desc: The tag lookup latency for this cache


    BaseXBar
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        forward_latency
            desc: Forward latency

        frontend_latency
            desc: Frontend latency

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        response_latency
            desc: Response latency

        use_default_range
            desc: Perform address mapping for the default port

        width
            desc: Datapath width per port (bytes)


    BasicExtLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_node
            desc: External node

        int_node
            desc: ID of internal node

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    BasicIntLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        dst_inport
            desc: Inport direction at dst router

        dst_node
            desc: Router on dst end

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        src_node
            desc: Router on src end

        src_outport
            desc: Outport direction at src router

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    BasicLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    BasicPioDevice
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    BasicRouter
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: number of cycles inside router

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        router_id
            desc: ID in relation to other routers


    BiModeBP
        BTBEntries
            default: 4096
            desc: Number of BTB entries

        BTBTagSize
            default: 16
            desc: Size of the BTB tags, in bits

        RASSize
            default: 16
            desc: RAS size

        choiceCtrBits
            default: 2
            desc: Bits of choice counters

        choicePredictorSize
            default: 8192
            desc: Size of choice predictor

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        globalCtrBits
            default: 2
            desc: Bits per counter

        globalPredictorSize
            default: 8192
            desc: Size of global predictor

        indirectHashGHR
            default: True
            desc: Hash branch predictor GHR

        indirectHashTargets
            default: True
            desc: Hash path history targets

        indirectPathLength
            default: 3
            desc: Previous indirect targets to use for path history

        indirectSets
            default: 256
            desc: Cache sets for indirect predictor

        indirectTagSize
            default: 16
            desc: Indirect target cache tag bits

        indirectWays
            default: 2
            desc: Ways for indirect predictor

        instShiftAmt
            default: 2
            desc: Number of bits to shift instructions by

        numThreads
            default: 1
            desc: Number of threads

        useIndirect
            default: True
            desc: Use indirect branch predictor


    BranchPredictor
        BTBEntries
            default: 4096
            desc: Number of BTB entries

        BTBTagSize
            default: 16
            desc: Size of the BTB tags, in bits

        RASSize
            default: 16
            desc: RAS size

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        indirectHashGHR
            default: True
            desc: Hash branch predictor GHR

        indirectHashTargets
            default: True
            desc: Hash path history targets

        indirectPathLength
            default: 3
            desc: Previous indirect targets to use for path history

        indirectSets
            default: 256
            desc: Cache sets for indirect predictor

        indirectTagSize
            default: 16
            desc: Indirect target cache tag bits

        indirectWays
            default: 2
            desc: Ways for indirect predictor

        instShiftAmt
            default: 2
            desc: Number of bits to shift instructions by

        numThreads
            default: 1
            desc: Number of threads

        useIndirect
            default: True
            desc: Use indirect branch predictor


    Bridge
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        delay
            default: 0ns
            desc: The latency of this bridge

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        ranges
            default: [<m5.params.AddrRange object at 0x7f480ec21350>]
            desc: Address ranges to pass through the bridge

        req_size
            default: 16
            desc: The number of requests to buffer

        resp_size
            default: 16
            desc: The number of responses to buffer


    Cache
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f480ec21350>]
            desc: Address range for the CPU-side port (to allow striping)

        assoc
            desc: Associativity

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        clusivity
            default: mostly_incl
            desc: Clusivity with upstream cache

        data_latency
            desc: Data access latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        demand_mshr_reserve
            default: 1
            desc: MSHRs reserved for demand access

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_read_only
            desc: Is this cache read only (e.g. inst)

        max_miss_count
            desc: Number of misses to handle before calling exit

        mshrs
            desc: Number of MSHRs (max outstanding requests)

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        prefetch_on_access
            desc: Notify the hardware prefetcher on every access (not just misses)

        prefetcher
            default: Null
            desc: Prefetcher attached to cache

        response_latency
            desc: Latency for the return path on a miss

        sequential_access
            desc: Whether to access tags and data sequentially

        size
            desc: Capacity

        system
            default: Parent.any
            desc: System we belong to

        tag_latency
            desc: Tag lookup latency

        tags
            default: LRU
            desc: Tag store (replacement policy)

        tgts_per_mshr
            desc: Max number of accesses per MSHR

        write_buffers
            default: 8
            desc: Number of write buffers

        writeback_clean
            desc: Writeback clean lines


    CheckerCPU
        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        exitOnError
            desc: Exit on an error

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        updateOnError
            desc: Update the checker with the main CPU's state on an error

        warnOnlyOnLoadError
            default: True
            desc: If a load result is incorrect, only print a warning and do not exit

        workload
            desc: processes to run


    ClockDomain
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    ClockedObject
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model


    Cmos
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        int_pin
            default: X86IntSourcePin
            desc: Pin to signal RTC alarm interrupts to

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of

        time
            default: 01/01/2012
            desc: System time to use ('Now' for actual time)


    CoherentXBar
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        forward_latency
            desc: Forward latency

        frontend_latency
            desc: Frontend latency

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        point_of_coherency
            desc: Consider this crossbar the point of coherency

        power_model
            default: Null
            desc: Power model

        response_latency
            desc: Response latency

        snoop_filter
            default: Null
            desc: Selected snoop filter

        snoop_response_latency
            desc: Snoop response latency

        system
            default: Parent.any
            desc: System that the crossbar belongs to.

        use_default_range
            desc: Perform address mapping for the default port

        width
            desc: Datapath width per port (bytes)


    CommMonitor
        bandwidth_bins
            default: 20
            desc: # bins in bandwidth histograms

        burst_length_bins
            default: 20
            desc: # bins in burst length histograms

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        disable_addr_dists
            default: True
            desc: Disable address distributions

        disable_bandwidth_hists
            desc: Disable bandwidth histograms

        disable_burst_length_hists
            desc: Disable burst length histograms

        disable_itt_dists
            desc: Disable ITT distributions

        disable_latency_hists
            desc: Disable latency histograms

        disable_outstanding_hists
            desc: Disable outstanding requests histograms

        disable_transaction_hists
            desc: Disable transaction count histograms

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        itt_bins
            default: 20
            desc: # bins in ITT distributions

        itt_max_bin
            default: 100ns
            desc: Max bin of ITT distributions

        latency_bins
            default: 20
            desc: # bins in latency histograms

        outstanding_bins
            default: 20
            desc: # bins in outstanding requests histograms

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        read_addr_mask
            default: 18446744073709551615
            desc: Address mask for read address

        sample_period
            default: 1ms
            desc: Sample period for histograms

        system
            default: Parent.any
            desc: System that the monitor belongs to.

        transaction_bins
            default: 20
            desc: # bins in transaction count histograms

        write_addr_mask
            default: 18446744073709551615
            desc: Address mask for write address


    CopyEngine
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ChanCnt
            default: 4
            desc: Number of DMA channels that exist on device

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        XferCap
            default: 4kB
            desc: Number of bits of transfer size that are supported

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        host
            default: Parent.any
            desc: PCI host

        latAfterCompletion
            default: 20ns
            desc: Latency after a DMA command is complete before it's reported as such

        latBeforeBegin
            default: 20ns
            desc: Latency after a DMA command is seen before it's proccessed

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    CowDiskImage
        child
            default: RawDiskImage
            desc: child image

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        image_file
            desc: disk image file

        read_only
            desc: read only image

        table_size
            default: 65536
            desc: initial table size


    CreditLink
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        link_id
            default: Parent.link_id
            desc: link id

        link_latency
            default: Parent.latency
            desc: link latency

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        vcs_per_vnet
            default: Parent.vcs_per_vnet
            desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
            desc: number of virtual networks


    DMASequencer
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_cpu_sequencer
            default: True
            desc: connected to a cpu

        max_outstanding_requests
            default: 64
            desc: max outstanding requests

        no_retry_on_stall
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        ruby_system
            default: Parent.any
            desc: 

        support_data_reqs
            default: True
            desc: data cache requests supported

        support_inst_reqs
            default: True
            desc: inst cache requests supported

        system
            default: Parent.any
            desc: system object

        using_ruby_tester
            desc: 

        version
            desc: 


    DMA_Controller
        buffer_size
            desc: max buffer size 0 means infinite

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cluster_id
            desc: Id of this controller's cluster

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        dma_sequencer
            desc: 

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        mandatoryQueue
            desc: 

        number_of_TBEs
            default: 256
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        recycle_latency
            default: 10
            desc: 

        requestToDir
            desc: 

        request_latency
            default: 6
            desc: 

        responseFromDir
            desc: 

        ruby_system
            desc: 

        system
            default: Parent.any
            desc: system object parameter

        transitions_per_cycle
            default: 32
            desc: no. of  SLICC state machine transitions per cycle

        version
            desc: 


    DRAMCtrl
        IDD0
            default: 0mA
            desc: Active precharge current

        IDD02
            default: 0mA
            desc: Active precharge current VDD2

        IDD2N
            default: 0mA
            desc: Precharge Standby current

        IDD2N2
            default: 0mA
            desc: Precharge Standby current VDD2

        IDD2P0
            default: 0mA
            desc: Precharge Powerdown slow

        IDD2P02
            default: 0mA
            desc: Precharge Powerdown slow VDD2

        IDD2P1
            default: 0mA
            desc: Precharge Powerdown fast

        IDD2P12
            default: 0mA
            desc: Precharge Powerdown fast VDD2

        IDD3N
            default: 0mA
            desc: Active Standby current

        IDD3N2
            default: 0mA
            desc: Active Standby current VDD2

        IDD3P0
            default: 0mA
            desc: Active Powerdown slow

        IDD3P02
            default: 0mA
            desc: Active Powerdown slow VDD2

        IDD3P1
            default: 0mA
            desc: Active Powerdown fast

        IDD3P12
            default: 0mA
            desc: Active Powerdown fast VDD2

        IDD4R
            default: 0mA
            desc: READ current

        IDD4R2
            default: 0mA
            desc: READ current VDD2

        IDD4W
            default: 0mA
            desc: WRITE current

        IDD4W2
            default: 0mA
            desc: WRITE current VDD2

        IDD5
            default: 0mA
            desc: Refresh current

        IDD52
            default: 0mA
            desc: Refresh current VDD2

        IDD6
            default: 0mA
            desc: Self-refresh Current

        IDD62
            default: 0mA
            desc: Self-refresh Current VDD2

        VDD
            default: 0V
            desc: Main Voltage Range

        VDD2
            default: 0V
            desc: 2nd Voltage Range

        activation_limit
            desc: Max number of activates in window

        addr_mapping
            default: RoRaBaCoCh
            desc: Address mapping policy

        bank_groups_per_rank
            desc: Number of bank groups per rank

        banks_per_rank
            desc: Number of banks per rank

        burst_length
            desc: Burst lenght (BL) in beats

        channels
            default: 1
            desc: Number of channels

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        conf_table_reported
            default: True
            desc: Report to configuration table

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        device_bus_width
            desc: data bus width in bits for each DRAM device/chip

        device_rowbuffer_size
            desc: Page (row buffer) size per device/chip

        device_size
            desc: Size of DRAM chip

        devices_per_rank
            desc: Number of devices/chips per rank

        dll
            default: True
            desc: DRAM has DLL or not

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        in_addr_map
            default: True
            desc: Memory part of the global address map

        kvm_map
            default: True
            desc: Should KVM map this memory for the guest

        max_accesses_per_row
            default: 16
            desc: Max accesses per row before closing

        mem_sched_policy
            default: frfcfs
            desc: Memory scheduling policy

        min_writes_per_switch
            default: 16
            desc: Minimum write bursts before switching to reads

        null
            desc: Do not store data, always return zero

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        page_policy
            default: open_adaptive
            desc: Page management policy

        power_model
            default: Null
            desc: Power model

        range
            default: 128MB
            desc: Address range (potentially interleaved)

        ranks_per_channel
            desc: Number of ranks per channel

        read_buffer_size
            default: 32
            desc: Number of read queue entries

        static_backend_latency
            default: 10ns
            desc: Static backend latency

        static_frontend_latency
            default: 10ns
            desc: Static frontend latency

        tBURST
            desc: Burst duration (for DDR burst length / 2 cycles)

        tCCD_L
            default: 0ns
            desc: Same bank group CAS to CAS delay

        tCK
            desc: Clock period

        tCL
            desc: CAS latency

        tCS
            desc: Rank to rank switching time

        tRAS
            desc: ACT to PRE delay

        tRCD
            desc: RAS to CAS delay

        tREFI
            desc: Refresh command interval

        tRFC
            desc: Refresh cycle time

        tRP
            desc: Row precharge time

        tRRD
            desc: ACT to ACT delay

        tRRD_L
            default: 0ns
            desc: Same bank group ACT to ACT delay

        tRTP
            desc: Read to precharge

        tRTW
            desc: Read to write, same rank switching time

        tWR
            desc: Write recovery time

        tWTR
            desc: Write to read, same rank switching time

        tXAW
            desc: X activation window

        tXP
            default: 0ns
            desc: Power-up Delay

        tXPDLL
            default: 0ns
            desc: Power-up Delay with locked DLL

        tXS
            default: 0ns
            desc: Self-refresh exit latency

        tXSDLL
            default: 0ns
            desc: Self-refresh exit latency DLL

        write_buffer_size
            default: 64
            desc: Number of write queue entries

        write_high_thresh_perc
            default: 85
            desc: Threshold to force writes

        write_low_thresh_perc
            default: 50
            desc: Threshold to start writes


    DVFSHandler
        domains
            desc: list of domains

        enable
            desc: Enable/Disable the handler

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        sys_clk_domain
            default: Parent.clk_domain
            desc: Clk domain in which the handler is instantiated

        transition_latency
            default: 100us
            desc: fixed latency for perf level migration


    DerivO3CPU
        LFSTSize
            default: 1024
            desc: Last fetched store table size

        LQEntries
            default: 32
            desc: Number of load queue entries

        LSQCheckLoads
            default: True
            desc: Should dependency violations be checked for loads & stores or just stores

        LSQDepCheckShift
            default: 4
            desc: Number of places to shift addr before check

        SQEntries
            default: 32
            desc: Number of store queue entries

        SSITSize
            default: 1024
            desc: Store set ID table size

        activity
            desc: Initial count

        backComSize
            default: 5
            desc: Time buffer size for backwards communication

        branchPred
            default: TournamentBP
            desc: Branch Predictor

        cacheStorePorts
            default: 200
            desc: Cache Ports. Constrains stores only. Loads are constrained by load FUs.

        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        commitToDecodeDelay
            default: 1
            desc: Commit to decode delay

        commitToFetchDelay
            default: 1
            desc: Commit to fetch delay

        commitToIEWDelay
            default: 1
            desc: Commit to Issue/Execute/Writeback delay

        commitToRenameDelay
            default: 1
            desc: Commit to rename delay

        commitWidth
            default: 8
            desc: Commit width

        cpu_id
            default: -1
            desc: CPU identifier

        decodeToFetchDelay
            default: 1
            desc: Decode to fetch delay

        decodeToRenameDelay
            default: 1
            desc: Decode to rename delay

        decodeWidth
            default: 8
            desc: Decode width

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        dispatchWidth
            default: 8
            desc: Dispatch width

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        fetchBufferSize
            default: 64
            desc: Fetch buffer size in bytes

        fetchQueueSize
            default: 32
            desc: Fetch queue size in micro-ops per-thread

        fetchToDecodeDelay
            default: 1
            desc: Fetch to decode delay

        fetchTrapLatency
            default: 1
            desc: Fetch trap latency

        fetchWidth
            default: 8
            desc: Fetch width

        forwardComSize
            default: 5
            desc: Time buffer size for forward communication

        fuPool
            default: DefaultFUPool
            desc: Functional Unit pool

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        iewToCommitDelay
            default: 1
            desc: Issue/Execute/Writeback to commit delay

        iewToDecodeDelay
            default: 1
            desc: Issue/Execute/Writeback to decode delay

        iewToFetchDelay
            default: 1
            desc: Issue/Execute/Writeback to fetch delay

        iewToRenameDelay
            default: 1
            desc: Issue/Execute/Writeback to rename delay

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        issueToExecuteDelay
            default: 1
            desc: Issue to execute delay (internal to the IEW stage)

        issueWidth
            default: 8
            desc: Issue width

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        needsTSO
            default: True
            desc: Enable TSO Memory model

        numIQEntries
            default: 64
            desc: Number of instruction queue entries

        numPhysCCRegs
            default: Self.numPhysIntRegs
            desc: Number of physical cc registers

        numPhysFloatRegs
            default: 256
            desc: Number of physical floating point registers

        numPhysIntRegs
            default: 256
            desc: Number of physical integer registers

        numROBEntries
            default: 192
            desc: Number of reorder buffer entries

        numRobs
            default: 1
            desc: Number of Reorder Buffers

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        renameToDecodeDelay
            default: 1
            desc: Rename to decode delay

        renameToFetchDelay
            default: 1
            desc: Rename to fetch delay

        renameToIEWDelay
            default: 2
            desc: Rename to Issue/Execute/Writeback delay

        renameToROBDelay
            default: 1
            desc: Rename to reorder buffer delay

        renameWidth
            default: 8
            desc: Rename width

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        smtCommitPolicy
            default: RoundRobin
            desc: SMT Commit Policy

        smtFetchPolicy
            default: SingleThread
            desc: SMT Fetch policy

        smtIQPolicy
            default: Partitioned
            desc: SMT IQ Sharing Policy

        smtIQThreshold
            default: 100
            desc: SMT IQ Threshold Sharing Parameter

        smtLSQPolicy
            default: Partitioned
            desc: SMT LSQ Sharing Policy

        smtLSQThreshold
            default: 100
            desc: SMT LSQ Threshold Sharing Parameter

        smtNumFetchingThreads
            default: 1
            desc: SMT Number of Fetching Threads

        smtROBPolicy
            default: Partitioned
            desc: SMT ROB Sharing Policy

        smtROBThreshold
            default: 100
            desc: SMT ROB Threshold Sharing Parameter

        socket_id
            desc: Physical Socket identifier

        squashWidth
            default: 8
            desc: Squash width

        store_set_clear_period
            default: 250000
            desc: Number of load/store insts before the dep predictor should be invalidated

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        trapLatency
            default: 13
            desc: Trap latency

        wbWidth
            default: 8
            desc: Writeback width

        workload
            desc: processes to run


    DerivedClockDomain
        clk_divider
            default: 1
            desc: Frequency divider

        clk_domain
            desc: Parent clock domain

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    DirectedGenerator
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        num_cpus
            desc: num of cpus

        system
            default: Parent.any
            desc: System we belong to


    Directory_Controller
        buffer_size
            desc: max buffer size 0 means infinite

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cluster_id
            desc: Id of this controller's cluster

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        directory
            desc: 

        directory_latency
            default: 12
            desc: 

        dmaRequestToDir
            desc: 

        dmaResponseFromDir
            desc: 

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        forwardFromDir
            desc: 

        number_of_TBEs
            default: 256
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        recycle_latency
            default: 10
            desc: 

        requestToDir
            desc: 

        responseFromDir
            desc: 

        responseFromMemory
            desc: 

        ruby_system
            desc: 

        system
            default: Parent.any
            desc: system object parameter

        to_memory_controller_latency
            default: 1
            desc: 

        transitions_per_cycle
            default: 32
            desc: no. of  SLICC state machine transitions per cycle

        version
            desc: 


    DiskImage
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        image_file
            desc: disk image file

        read_only
            desc: read only image


    DistEtherLink
        delay
            default: 0us
            desc: packet transmit delay

        delay_var
            default: 0ns
            desc: packet transmit delay variability

        dist_rank
            default: 0
            desc: Rank of this gem5 process (dist run)

        dist_size
            default: 1
            desc: Number of gem5 processes (dist run)

        dist_sync_on_pseudo_op
            desc: Start sync with pseudo_op

        dump
            default: Null
            desc: dump object

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_switch
            desc: true if this a link in etherswitch

        num_nodes
            default: 2
            desc: Number of simulate nodes

        server_name
            default: localhost
            desc: Message server name

        server_port
            default: 2200
            desc: Message server port

        speed
            default: 1Gbps
            desc: link speed

        sync_repeat
            default: 10us
            desc: dist sync barrier repeat

        sync_start
            default: 5200000000000t
            desc: first dist sync barrier


    DmaDevice
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    DummyChecker
        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        exitOnError
            desc: Exit on an error

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        updateOnError
            desc: Update the checker with the main CPU's state on an error

        warnOnlyOnLoadError
            default: True
            desc: If a load result is incorrect, only print a warning and do not exit

        workload
            desc: processes to run


    ElasticTrace
        dataDepTraceFile
            desc: Protobuf trace file name for data dependency tracing

        depWindowSize
            desc: Instruction window size used for recording and processing data dependencies

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        instFetchTraceFile
            desc: Protobuf trace file name for instruction fetch tracing

        manager
            default: Parent.any
            desc: ProbeManager

        startTraceInst
            desc: The number of committed instructions after which to start tracing. Default zero means start tracing from first committed instruction.

        traceVirtAddr
            desc: Set to true if virtual addresses are to be traced.


    EmulatedDriver
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        filename
            desc: device file name (under /dev)


    EtherBus
        dump
            default: Null
            desc: dump object

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        loopback
            default: True
            desc: send packet back to the sending interface

        speed
            default: 100Mbps
            desc: bus speed in bits per second


    EtherDevBase
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        dma_read_delay
            default: 0us
            desc: fixed delay for dma reads

        dma_read_factor
            default: 0us
            desc: multiplier for dma reads

        dma_write_delay
            default: 0us
            desc: fixed delay for dma writes

        dma_write_factor
            default: 0us
            desc: multiplier for dma writes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        hardware_address
            default: <function NextEthernetAddr at 0x7f480ec20050>
            desc: Ethernet Hardware Address

        host
            default: Parent.any
            desc: PCI host

        intr_delay
            default: 10us
            desc: Interrupt propagation delay

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        rss
            desc: Receive Side Scaling

        rx_delay
            default: 1us
            desc: Receive Delay

        rx_fifo_size
            default: 512kB
            desc: max size of rx fifo

        rx_filter
            default: True
            desc: Enable Receive Filter

        rx_thread
            desc: dedicated kernel thread for transmit

        system
            default: Parent.any
            desc: System this device is part of

        tx_delay
            default: 1us
            desc: Transmit Delay

        tx_fifo_size
            default: 512kB
            desc: max size of tx fifo

        tx_thread
            desc: dedicated kernel threads for receive


    EtherDevice
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        host
            default: Parent.any
            desc: PCI host

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    EtherDump
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        file
            desc: dump file

        maxlen
            default: 96
            desc: max portion of packet data to dump


    EtherLink
        delay
            default: 0us
            desc: packet transmit delay

        delay_var
            default: 0ns
            desc: packet transmit delay variability

        dump
            default: Null
            desc: dump object

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        speed
            default: 1Gbps
            desc: link speed


    EtherObject
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    EtherSwitch
        delay
            default: 0us
            desc: packet transmit delay

        delay_var
            default: 0ns
            desc: packet transmit delay variability

        dump
            default: Null
            desc: dump object

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        fabric_speed
            default: 10Gbps
            desc: switch fabric speed in bits per second

        output_buffer_size
            default: 1MB
            desc: size of output port buffers

        time_to_live
            default: 10ms
            desc: time to live of MAC address maping


    EtherTap
        bufsz
            default: 10000
            desc: tap buffer size

        dump
            default: Null
            desc: dump object

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        port
            default: 3500
            desc: tap port


    ExeTracer
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    ExternalMaster
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        port_data
            default: stub
            desc: A string to pass to the port handler (in a format specific to the handler) to describe how the port should be bound/bindable/discoverable

        port_type
            default: stub
            desc: Registered external port handler to pass this port to in instantiation

        power_model
            default: Null
            desc: Power model


    ExternalSlave
        addr_ranges
            desc: Addresses served by this port's external agent

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        port_data
            default: stub
            desc: A string to pass to the port handler (in a format specific to the handler) to describe how the port should be bound/bindable/discoverable

        port_type
            default: stub
            desc: Registered external port handler to pass this port to in instantiation

        power_model
            default: Null
            desc: Power model


    FALRU
        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        data_latency
            default: Parent.data_latency
            desc: The data access latency for this cache

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        sequential_access
            default: Parent.sequential_access
            desc: Whether to access tags and data sequentially

        size
            default: Parent.size
            desc: capacity in bytes

        tag_latency
            default: Parent.tag_latency
            desc: The tag lookup latency for this cache


    FUDesc
        count
            desc: number of these FU's available

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        opList
            desc: operation classes for this FU type


    FUPool
        FUList
            desc: list of FU's for this pool

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    FaultModel
        baseline_fault_vector_database
            default: [5, 40, 0.080892, 0.109175, 0.018864, 0.130408, 0.059724, 0.077571, 0.03483, 0.08343, 0.0675, 0.1215, 5, 39, 0.06264, 0.0891, 0.016821, 0.10962, 0.051462, 0.06021, 0.0297, 0.07614, 0.0621, 0.1161, 5, 38, 0.05049, 0.07695, 0.015782, 0.09153, 0.04455, 0.04617, 0.02592, 0.0702, 0.057294, 0.1107, 5, 37, 0.04212, 0.06777, 0.014191, 0.08289, 0.040986, 0.0378, 0.02376, 0.06588, 0.053568, 0.10449, 5, 36, 0.03591, 0.06102, 0.013211, 0.0756, 0.0351, 0.03024, 0.02106, 0.06156, 0.049815, 0.10071, 5, 35, 0.03213, 0.05481, 0.011964, 0.07155, 0.03186, 0.02673, 0.01971, 0.05751, 0.047169, 0.09423, 5, 34, 0.02889, 0.05103, 0.011054, 0.0675, 0.03051, 0.02345, 0.01863, 0.054, 0.0459, 0.08829, 5, 33, 0.02646, 0.04725, 0.01016, 0.06264, 0.028971, 0.0216, 0.01728, 0.04941, 0.042903, 0.08208, 5, 32, 0.0243, 0.04293, 0.009312, 0.05778, 0.027, 0.01971, 0.01647, 0.04536, 0.04131, 0.0756, 5, 31, 0.02241, 0.03726, 0.00891, 0.05454, 0.024732, 0.018171, 0.01566, 0.04347, 0.039447, 0.07074, 5, 30, 0.02187, 0.03213, 0.008162, 0.05022, 0.023625, 0.016762, 0.01377, 0.03915, 0.037557, 0.06588, 5, 29, 0.02079, 0.02808, 0.007657, 0.04266, 0.020061, 0.016043, 0.01269, 0.03672, 0.035451, 0.06237, 5, 28, 0.01944, 0.02565, 0.007123, 0.0378, 0.0189, 0.015363, 0.01188, 0.03348, 0.0324, 0.05778, 5, 27, 0.018473, 0.02376, 0.006737, 0.03483, 0.018036, 0.014153, 0.011232, 0.03024, 0.030645, 0.05589, 5, 26, 0.01755, 0.02133, 0.00644, 0.03213, 0.016497, 0.013511, 0.010031, 0.027621, 0.028242, 0.05103, 5, 25, 0.016462, 0.02052, 0.00621, 0.02889, 0.015822, 0.013095, 0.009442, 0.0216, 0.026379, 0.04617, 5, 24, 0.01593, 0.01836, 0.00594, 0.02673, 0.015047, 0.012377, 0.008918, 0.01836, 0.023193, 0.0378, 5, 23, 0.01539, 0.017931, 0.005594, 0.025488, 0.013365, 0.012037, 0.008775, 0.01512, 0.018657, 0.03159, 5, 22, 0.014804, 0.017167, 0.005338, 0.023976, 0.012258, 0.011734, 0.008087, 0.0135, 0.015444, 0.02619, 5, 21, 0.01418, 0.016548, 0.004995, 0.022194, 0.011807, 0.011073, 0.007236, 0.01107, 0.0135, 0.02187, 5, 20, 0.013743, 0.016176, 0.004613, 0.020414, 0.01107, 0.010415, 0.00622, 0.010415, 0.0108, 0.019077, 5, 19, 0.011877, 0.015412, 0.003861, 0.016659, 0.008235, 0.00864, 0.0054, 0.00972, 0.008532, 0.01377, 5, 18, 0.011097, 0.01431, 0.003483, 0.014526, 0.006912, 0.00756, 0.00378, 0.00864, 0.006885, 0.01026, 5, 17, 0.010419, 0.011939, 0.0027, 0.011394, 0.0054, 0.006318, 0.003038, 0.0081, 0.0054, 0.00945, 5, 16, 0.009887, 0.00972, 0.002395, 0.010152, 0.004023, 0.0054, 0.002743, 0.00702, 0.00459, 0.00837, 5, 15, 0.009617, 0.007825, 0.002079, 0.008289, 0.00378, 0.004806, 0.002236, 0.00648, 0.003996, 0.008127, 5, 14, 0.00871, 0.00682, 0.001817, 0.007749, 0.00324, 0.004185, 0.00176, 0.0054, 0.002538, 0.006615, 5, 13, 0.008116, 0.006566, 0.001566, 0.006426, 0.002741, 0.003564, 0.001299, 0.00459, 0.001917, 0.005994, 5, 12, 0.007908, 0.006151, 0.00135, 0.0054, 0.002471, 0.003132, 0.000794, 0.00405, 0.001323, 0.00594, 5, 11, 0.00769, 0.005627, 0.001094, 0.005076, 0.002363, 0.002052, 0.000567, 0.00351, 0.001188, 0.00486, 5, 10, 0.00756, 0.005038, 0.000805, 0.004536, 0.001985, 0.00054, 0.0, 0.00243, 0.000999, 0.00324, 5, 9, 0.007314, 0.004193, 0.00054, 0.003834, 0.001715, 0.0, 0.0, 0.00216, 0.000945, 0.0027, 5, 8, 0.00675, 0.00324, 0.0, 0.00324, 0.001323, 0.0, 0.0, 0.00135, 0.000837, 0.002646, 5, 7, 0.006461, 0.0027, 0.0, 0.0027, 0.001215, 0.0, 0.0, 0.0, 0.00081, 0.001809, 5, 6, 0.00624, 0.001796, 0.0, 0.002052, 0.001013, 0.0, 0.0, 0.0, 0.000756, 0.00162, 5, 5, 0.00543, 0.000675, 0.0, 0.000864, 0.000864, 0.0, 0.0, 0.0, 0.000729, 0.001593, 5, 4, 0.00378, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00108, 5, 3, 0.00135, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00054, 5, 2, 0.00054, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00027, 5, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 4, 40, 0.079484, 0.106785, 0.018198, 0.122699, 0.057538, 0.076974, 0.034813, 0.079276, 0.061426, 0.112509, 4, 39, 0.062146, 0.088671, 0.016205, 0.108082, 0.050454, 0.059905, 0.0296, 0.075465, 0.057362, 0.106596, 4, 38, 0.050047, 0.076478, 0.014924, 0.090994, 0.043475, 0.045808, 0.025794, 0.06922, 0.054351, 0.101993, 4, 37, 0.041712, 0.067272, 0.013551, 0.082516, 0.040026, 0.03739, 0.02358, 0.064897, 0.051395, 0.097511, 4, 36, 0.035384, 0.060487, 0.012434, 0.075287, 0.034229, 0.029784, 0.020859, 0.060167, 0.048222, 0.094055, 4, 35, 0.031455, 0.054259, 0.01129, 0.071141, 0.031259, 0.026055, 0.01956, 0.055478, 0.045887, 0.088965, 4, 34, 0.028307, 0.050427, 0.010342, 0.067048, 0.029835, 0.022525, 0.018495, 0.052523, 0.044253, 0.083727, 4, 33, 0.025847, 0.046687, 0.009384, 0.062196, 0.028, 0.020646, 0.017102, 0.048735, 0.041837, 0.079286, 4, 32, 0.023688, 0.042449, 0.008645, 0.057303, 0.02607, 0.018765, 0.016315, 0.045001, 0.040163, 0.073143, 4, 31, 0.021905, 0.036781, 0.008235, 0.054011, 0.0242, 0.017496, 0.015528, 0.042795, 0.038273, 0.068675, 4, 30, 0.021195, 0.031563, 0.007456, 0.049545, 0.022757, 0.016081, 0.013646, 0.038817, 0.03641, 0.063086, 4, 29, 0.020115, 0.027494, 0.006992, 0.042302, 0.019517, 0.015096, 0.012562, 0.035562, 0.034223, 0.059954, 4, 28, 0.018889, 0.02504, 0.006472, 0.037295, 0.018383, 0.01454, 0.01176, 0.032949, 0.032022, 0.055782, 4, 27, 0.01763, 0.02315, 0.006055, 0.034262, 0.017183, 0.013759, 0.010949, 0.029876, 0.030294, 0.053339, 4, 26, 0.016875, 0.020762, 0.005743, 0.031664, 0.016002, 0.013123, 0.00974, 0.026487, 0.027824, 0.048681, 4, 25, 0.01593, 0.01966, 0.005516, 0.028215, 0.015147, 0.01242, 0.009311, 0.020643, 0.025988, 0.043443, 4, 24, 0.015425, 0.01779, 0.005211, 0.02619, 0.01453, 0.011838, 0.008783, 0.017314, 0.022518, 0.035681, 4, 23, 0.014947, 0.017314, 0.004878, 0.024813, 0.012897, 0.011507, 0.008451, 0.014445, 0.017982, 0.029673, 4, 22, 0.01443, 0.016278, 0.00461, 0.023077, 0.011945, 0.011148, 0.007918, 0.012825, 0.015107, 0.023814, 4, 21, 0.013643, 0.015699, 0.00432, 0.021686, 0.011598, 0.010383, 0.007113, 0.010395, 0.013176, 0.019197, 4, 20, 0.013023, 0.015244, 0.003995, 0.019155, 0.010935, 0.009227, 0.005914, 0.009227, 0.010665, 0.016234, 4, 19, 0.011185, 0.014467, 0.003186, 0.015718, 0.007822, 0.007965, 0.005273, 0.008374, 0.008262, 0.012623, 4, 18, 0.010399, 0.013419, 0.002808, 0.013696, 0.006681, 0.006885, 0.003579, 0.007579, 0.006197, 0.009315, 4, 17, 0.009773, 0.011089, 0.002025, 0.010882, 0.005054, 0.005881, 0.002928, 0.007101, 0.004914, 0.0081, 4, 16, 0.009054, 0.009054, 0.001743, 0.009477, 0.003799, 0.005081, 0.002365, 0.006345, 0.003942, 0.007061, 4, 15, 0.008575, 0.006882, 0.001404, 0.007792, 0.003449, 0.004131, 0.001793, 0.005327, 0.002903, 0.006264, 4, 14, 0.008069, 0.005655, 0.001169, 0.00692, 0.002808, 0.00351, 0.001277, 0.004307, 0.001782, 0.005184, 4, 13, 0.007668, 0.005173, 0.000986, 0.005751, 0.002336, 0.002889, 0.000919, 0.003609, 0.001283, 0.004631, 4, 12, 0.007403, 0.004563, 0.000675, 0.004852, 0.002066, 0.002457, 0.000532, 0.003083, 0.000662, 0.004374, 4, 11, 0.007152, 0.004127, 0.000547, 0.004401, 0.001937, 0.001377, 0.000284, 0.002473, 0.000594, 0.003456, 4, 10, 0.006885, 0.00353, 0.000402, 0.00392, 0.001613, 0.000405, 0.0, 0.001755, 0.0005, 0.002565, 4, 9, 0.006746, 0.00292, 0.00027, 0.003159, 0.001404, 0.0, 0.0, 0.001485, 0.000473, 0.002025, 4, 8, 0.006257, 0.00229, 0.0, 0.002565, 0.001107, 0.0, 0.0, 0.000675, 0.000419, 0.001971, 4, 7, 0.005931, 0.001825, 0.0, 0.002025, 0.000999, 0.0, 0.0, 0.0, 0.000405, 0.001134, 4, 6, 0.005585, 0.001199, 0.0, 0.001463, 0.000844, 0.0, 0.0, 0.0, 0.000378, 0.000945, 4, 5, 0.004967, 0.000545, 0.0, 0.000637, 0.000695, 0.0, 0.0, 0.0, 0.000405, 0.000864, 4, 4, 0.003105, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00054, 4, 3, 0.000888, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00027, 4, 2, 0.00027, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.000135, 4, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 40, 0.078075, 0.104396, 0.017531, 0.114991, 0.055352, 0.076378, 0.034795, 0.075122, 0.055352, 0.103518, 3, 39, 0.061652, 0.088241, 0.01559, 0.106545, 0.049445, 0.0596, 0.0295, 0.07479, 0.052623, 0.097092, 3, 38, 0.049604, 0.076005, 0.014067, 0.090458, 0.042401, 0.045446, 0.025669, 0.06824, 0.051408, 0.093285, 3, 37, 0.041305, 0.066774, 0.012911, 0.082142, 0.039066, 0.036979, 0.023401, 0.063914, 0.049221, 0.090531, 3, 36, 0.034857, 0.059954, 0.011656, 0.074974, 0.033359, 0.029327, 0.020658, 0.058774, 0.046629, 0.087399, 3, 35, 0.03078, 0.053708, 0.010616, 0.070732, 0.030659, 0.02538, 0.01941, 0.053447, 0.044604, 0.0837, 3, 34, 0.027724, 0.049823, 0.009631, 0.066596, 0.02916, 0.0216, 0.01836, 0.051046, 0.042606, 0.079164, 3, 33, 0.025234, 0.046124, 0.008608, 0.061752, 0.02703, 0.019691, 0.016924, 0.04806, 0.04077, 0.076491, 3, 32, 0.023077, 0.041969, 0.007979, 0.056827, 0.02514, 0.01782, 0.01616, 0.044642, 0.039015, 0.070686, 3, 31, 0.0214, 0.036302, 0.00756, 0.053482, 0.023668, 0.016821, 0.015395, 0.04212, 0.037098, 0.066609, 3, 30, 0.02052, 0.030996, 0.00675, 0.04887, 0.021889, 0.015401, 0.013522, 0.038483, 0.035262, 0.060291, 3, 29, 0.01944, 0.026908, 0.006326, 0.041945, 0.018973, 0.014148, 0.012434, 0.034403, 0.032994, 0.057537, 3, 28, 0.018338, 0.02443, 0.005821, 0.03679, 0.017866, 0.013716, 0.01164, 0.032419, 0.031644, 0.053784, 3, 27, 0.016786, 0.02254, 0.005373, 0.033693, 0.01633, 0.013365, 0.010665, 0.029511, 0.029943, 0.050787, 3, 26, 0.0162, 0.020193, 0.005046, 0.031199, 0.015506, 0.012736, 0.00945, 0.025353, 0.027405, 0.046332, 3, 25, 0.015398, 0.0188, 0.004822, 0.02754, 0.014472, 0.011745, 0.00918, 0.019686, 0.025596, 0.040716, 3, 24, 0.01492, 0.017221, 0.004482, 0.02565, 0.014013, 0.0113, 0.008648, 0.016268, 0.021843, 0.033561, 3, 23, 0.014504, 0.016697, 0.004161, 0.024138, 0.012428, 0.010978, 0.008127, 0.01377, 0.017307, 0.027756, 3, 22, 0.014056, 0.01539, 0.003883, 0.022178, 0.011632, 0.010562, 0.007749, 0.01215, 0.014769, 0.021438, 3, 21, 0.013106, 0.01485, 0.003645, 0.021179, 0.011389, 0.009693, 0.00699, 0.00972, 0.012852, 0.016524, 3, 20, 0.012304, 0.014313, 0.003378, 0.017896, 0.0108, 0.008039, 0.005608, 0.008039, 0.01053, 0.013392, 3, 19, 0.010492, 0.013522, 0.002511, 0.014777, 0.007409, 0.00729, 0.005146, 0.007028, 0.007992, 0.011475, 3, 18, 0.009701, 0.012528, 0.002133, 0.012866, 0.00645, 0.00621, 0.003378, 0.006518, 0.005508, 0.00837, 3, 17, 0.009126, 0.010238, 0.00135, 0.010371, 0.004709, 0.005443, 0.002819, 0.006102, 0.004428, 0.00675, 3, 16, 0.008222, 0.008389, 0.001091, 0.008802, 0.003575, 0.004763, 0.001987, 0.00567, 0.003294, 0.005751, 3, 15, 0.007533, 0.00594, 0.000729, 0.007295, 0.003119, 0.003456, 0.00135, 0.004174, 0.001809, 0.004401, 3, 14, 0.007428, 0.00449, 0.000521, 0.006091, 0.002376, 0.002835, 0.000794, 0.003213, 0.001026, 0.003753, 3, 13, 0.00722, 0.00378, 0.000405, 0.005076, 0.001931, 0.002214, 0.00054, 0.002627, 0.000648, 0.003267, 3, 12, 0.006899, 0.002975, 0.0, 0.004304, 0.001661, 0.001782, 0.00027, 0.002117, 0.0, 0.002808, 3, 11, 0.006615, 0.002627, 0.0, 0.003726, 0.001512, 0.000702, 0.0, 0.001436, 0.0, 0.002052, 3, 10, 0.00621, 0.002022, 0.0, 0.003305, 0.001242, 0.00027, 0.0, 0.00108, 0.0, 0.00189, 3, 9, 0.006178, 0.001647, 0.0, 0.002484, 0.001094, 0.0, 0.0, 0.00081, 0.0, 0.00135, 3, 8, 0.005765, 0.001339, 0.0, 0.00189, 0.000891, 0.0, 0.0, 0.0, 0.0, 0.001296, 3, 7, 0.0054, 0.00095, 0.0, 0.00135, 0.000783, 0.0, 0.0, 0.0, 0.0, 0.000459, 3, 6, 0.00493, 0.000602, 0.0, 0.000875, 0.000675, 0.0, 0.0, 0.0, 0.0, 0.00027, 3, 5, 0.004504, 0.000416, 0.0, 0.00041, 0.000527, 0.0, 0.0, 0.0, 8.1e-05, 0.000135, 3, 4, 0.00243, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 3, 0.000427, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 2, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 40, 0.077418, 0.103451, 0.016828, 0.109064, 0.054341, 0.075962, 0.034795, 0.075122, 0.051976, 0.081459, 2, 39, 0.06072, 0.087215, 0.014756, 0.103532, 0.048041, 0.059297, 0.029376, 0.074115, 0.050193, 0.077382, 2, 38, 0.048859, 0.074947, 0.013362, 0.08918, 0.041598, 0.045021, 0.025537, 0.066803, 0.048722, 0.074655, 2, 37, 0.040158, 0.065781, 0.012126, 0.080282, 0.038175, 0.036686, 0.023178, 0.062884, 0.047088, 0.07263, 2, 36, 0.033881, 0.058774, 0.011001, 0.072895, 0.032542, 0.028434, 0.020461, 0.057424, 0.045225, 0.069728, 2, 35, 0.030294, 0.052831, 0.0098, 0.069422, 0.029587, 0.024311, 0.019232, 0.052294, 0.043254, 0.067311, 2, 34, 0.026957, 0.048824, 0.008847, 0.065224, 0.028054, 0.020655, 0.018095, 0.049876, 0.041553, 0.064112, 2, 33, 0.024349, 0.045159, 0.007976, 0.060371, 0.026226, 0.018652, 0.016776, 0.047385, 0.039704, 0.061695, 2, 32, 0.022078, 0.040951, 0.007202, 0.05533, 0.024365, 0.017145, 0.016065, 0.043944, 0.037719, 0.057699, 2, 31, 0.020733, 0.035223, 0.006791, 0.052327, 0.02285, 0.01579, 0.015233, 0.041124, 0.035964, 0.05481, 2, 30, 0.019626, 0.029984, 0.006021, 0.046551, 0.021086, 0.014673, 0.013133, 0.037757, 0.034007, 0.049923, 2, 29, 0.018765, 0.025923, 0.005677, 0.039731, 0.018291, 0.013707, 0.011973, 0.033543, 0.031847, 0.047048, 2, 28, 0.017539, 0.023491, 0.005192, 0.03518, 0.017033, 0.013349, 0.011092, 0.031296, 0.02997, 0.04424, 2, 27, 0.01627, 0.021488, 0.004753, 0.032258, 0.015628, 0.012909, 0.010419, 0.028179, 0.028202, 0.041756, 2, 26, 0.015525, 0.019557, 0.00439, 0.029942, 0.014652, 0.012207, 0.009339, 0.024975, 0.025745, 0.037679, 2, 25, 0.014638, 0.018036, 0.004146, 0.026314, 0.013797, 0.011314, 0.009099, 0.018864, 0.023517, 0.032832, 2, 24, 0.014075, 0.016575, 0.003788, 0.024444, 0.013045, 0.01078, 0.008541, 0.015587, 0.01971, 0.028013, 2, 23, 0.013597, 0.015638, 0.00343, 0.02297, 0.011632, 0.010471, 0.008031, 0.012675, 0.015296, 0.023004, 2, 22, 0.012968, 0.014715, 0.003089, 0.021096, 0.01099, 0.009929, 0.007642, 0.010846, 0.012825, 0.017253, 2, 21, 0.012088, 0.014175, 0.002884, 0.020046, 0.010148, 0.009032, 0.006813, 0.008261, 0.010449, 0.0135, 2, 20, 0.010976, 0.013381, 0.002693, 0.016732, 0.009381, 0.007742, 0.0054, 0.006437, 0.0081, 0.010841, 2, 19, 0.009566, 0.012631, 0.001836, 0.013686, 0.007125, 0.006782, 0.003923, 0.005431, 0.005589, 0.008613, 2, 18, 0.008982, 0.011349, 0.001458, 0.011744, 0.005708, 0.005742, 0.002724, 0.004884, 0.003618, 0.006764, 2, 17, 0.008273, 0.009439, 0.000845, 0.009291, 0.00425, 0.004857, 0.002327, 0.004469, 0.002673, 0.004847, 2, 16, 0.007679, 0.007704, 0.000545, 0.007737, 0.003394, 0.003988, 0.001534, 0.004045, 0.001742, 0.003834, 2, 15, 0.007236, 0.005265, 0.000365, 0.006442, 0.002565, 0.003089, 0.000675, 0.003023, 0.000959, 0.002808, 2, 14, 0.00709, 0.003787, 0.000261, 0.00499, 0.001802, 0.0024, 0.000397, 0.002249, 0.000608, 0.002457, 2, 13, 0.006877, 0.003029, 0.000203, 0.004076, 0.001404, 0.001835, 0.00027, 0.001814, 0.000324, 0.002012, 2, 12, 0.006575, 0.002311, 0.0, 0.003502, 0.001249, 0.001458, 0.000135, 0.001436, 0.0, 0.00185, 2, 11, 0.006314, 0.001836, 0.0, 0.003051, 0.001114, 0.000597, 0.0, 0.000841, 0.0, 0.00135, 2, 10, 0.005971, 0.001434, 0.0, 0.00257, 0.000945, 0.00023, 0.0, 0.00054, 0.0, 0.001215, 2, 9, 0.005627, 0.001172, 0.0, 0.001809, 0.000783, 1.9e-05, 0.0, 0.000405, 0.0, 0.000675, 2, 8, 0.005144, 0.00094, 0.0, 0.001276, 0.000668, 3.8e-05, 0.0, 0.0, 0.0, 0.000648, 2, 7, 0.004686, 0.000622, 0.0, 0.00089, 0.000581, 9e-06, 0.0, 0.0, 0.0, 0.00023, 2, 6, 0.004247, 0.000428, 0.0, 0.000541, 0.000473, 1.9e-05, 0.0, 0.0, 0.0, 0.000135, 2, 5, 0.003857, 0.000269, 0.0, 0.00032, 0.000419, 0.0, 0.0, 0.0, 4.1e-05, 6.8e-05, 2, 4, 0.001459, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 3, 0.000213, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 2, 1.1e-05, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 40, 0.076761, 0.102506, 0.016124, 0.103138, 0.05333, 0.075546, 0.034795, 0.075122, 0.0486, 0.0594, 1, 39, 0.059789, 0.086189, 0.013921, 0.100518, 0.046637, 0.058995, 0.029252, 0.07344, 0.047763, 0.057672, 1, 38, 0.048114, 0.073888, 0.012658, 0.087901, 0.040794, 0.044596, 0.025404, 0.065367, 0.046035, 0.056025, 1, 37, 0.039012, 0.064789, 0.01134, 0.078422, 0.037284, 0.036393, 0.022955, 0.061854, 0.044955, 0.054729, 1, 36, 0.032905, 0.057594, 0.010346, 0.070816, 0.031725, 0.02754, 0.020264, 0.056074, 0.043821, 0.052056, 1, 35, 0.029808, 0.051953, 0.008983, 0.068113, 0.028515, 0.023242, 0.019054, 0.051141, 0.041904, 0.050922, 1, 34, 0.02619, 0.047825, 0.008062, 0.063852, 0.026949, 0.01971, 0.017831, 0.048705, 0.0405, 0.049059, 1, 33, 0.023463, 0.044194, 0.007344, 0.05899, 0.025423, 0.017612, 0.016629, 0.04671, 0.038637, 0.046899, 1, 32, 0.021079, 0.039933, 0.006426, 0.053833, 0.02359, 0.01647, 0.015971, 0.043246, 0.036423, 0.044712, 1, 31, 0.020066, 0.034144, 0.006021, 0.051173, 0.022032, 0.014758, 0.015071, 0.040127, 0.03483, 0.043011, 1, 30, 0.018733, 0.028971, 0.005292, 0.044231, 0.020282, 0.013946, 0.012744, 0.037031, 0.032751, 0.039555, 1, 29, 0.01809, 0.024937, 0.005027, 0.037517, 0.017609, 0.013265, 0.011513, 0.032684, 0.030699, 0.036558, 1, 28, 0.01674, 0.022553, 0.004563, 0.033569, 0.0162, 0.012982, 0.010544, 0.030173, 0.028296, 0.034695, 1, 27, 0.015755, 0.020436, 0.004134, 0.030823, 0.014926, 0.012452, 0.010174, 0.026846, 0.02646, 0.032724, 1, 26, 0.01485, 0.018922, 0.003734, 0.028685, 0.013797, 0.011678, 0.009229, 0.024597, 0.024084, 0.029025, 1, 25, 0.013878, 0.017272, 0.00347, 0.025088, 0.013122, 0.010884, 0.009018, 0.018041, 0.021438, 0.024948, 1, 24, 0.01323, 0.01593, 0.003094, 0.023239, 0.012077, 0.01026, 0.008435, 0.014907, 0.017577, 0.022464, 1, 23, 0.01269, 0.01458, 0.0027, 0.021803, 0.010835, 0.009963, 0.007935, 0.01158, 0.013284, 0.018252, 1, 22, 0.01188, 0.01404, 0.002295, 0.020015, 0.010349, 0.009296, 0.007536, 0.009542, 0.010881, 0.013068, 1, 21, 0.01107, 0.0135, 0.002122, 0.018914, 0.008907, 0.00837, 0.006637, 0.006801, 0.008046, 0.010476, 1, 20, 0.009647, 0.01245, 0.002009, 0.015568, 0.007962, 0.007444, 0.005192, 0.004836, 0.00567, 0.008289, 1, 19, 0.00864, 0.01174, 0.001161, 0.012596, 0.006842, 0.006275, 0.0027, 0.003834, 0.003186, 0.005751, 1, 18, 0.008262, 0.010171, 0.000783, 0.010622, 0.004965, 0.005273, 0.002071, 0.003251, 0.001728, 0.005157, 1, 17, 0.00742, 0.00864, 0.00034, 0.008211, 0.003791, 0.004271, 0.001836, 0.002835, 0.000918, 0.002943, 1, 16, 0.007136, 0.00702, 0.0, 0.006672, 0.003213, 0.003213, 0.00108, 0.002419, 0.000189, 0.001917, 1, 15, 0.006939, 0.00459, 0.0, 0.005589, 0.002012, 0.002722, 0.0, 0.001871, 0.000108, 0.001215, 1, 14, 0.006753, 0.003083, 0.0, 0.003888, 0.001229, 0.001966, 0.0, 0.001285, 0.000189, 0.001161, 1, 13, 0.006534, 0.002279, 0.0, 0.003075, 0.000878, 0.001455, 0.0, 0.001002, 0.0, 0.000756, 1, 12, 0.006251, 0.001647, 0.0, 0.0027, 0.000837, 0.001134, 0.0, 0.000756, 0.0, 0.000891, 1, 11, 0.006013, 0.001045, 0.0, 0.002376, 0.000716, 0.000491, 0.0, 0.000246, 0.0, 0.000648, 1, 10, 0.005732, 0.000845, 0.0, 0.001836, 0.000648, 0.000189, 0.0, 0.0, 0.0, 0.00054, 1, 9, 0.005076, 0.000697, 0.0, 0.001134, 0.000473, 3.8e-05, 0.0, 0.0, 0.0, 0.0, 1, 8, 0.004523, 0.00054, 0.0, 0.000662, 0.000446, 7.6e-05, 0.0, 0.0, 0.0, 0.0, 1, 7, 0.003972, 0.000294, 0.0, 0.000429, 0.000378, 1.9e-05, 0.0, 0.0, 0.0, 0.0, 1, 6, 0.003564, 0.000254, 0.0, 0.000208, 0.00027, 3.8e-05, 0.0, 0.0, 0.0, 0.0, 1, 5, 0.00321, 0.000122, 0.0, 0.00023, 0.000311, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 4, 0.000489, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 3, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 2, 2.2e-05, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -1]
            desc: 

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        temperature_weights_database
            default: [71, 1, 72, 2, 73, 3, 74, 4, 75, 5, 76, 5, 77, 6, 78, 7, 79, 8, 80, 10, 81, 11, 82, 12, 83, 12, 84, 13, 85, 14, 86, 16, 87, 17, 88, 18, 89, 19, 90, 20, 91, 22, 92, 24, 93, 26, 94, 27, 95, 29, 96, 30, 97, 32, 98, 35, 99, 37, 100, 39, 101, 42, 102, 45, 103, 47, 104, 50, 105, 53, 106, 56, 107, 61, 108, 65, 109, 70, 110, 74, 111, 78, 112, 82, 113, 89, 114, 95, 115, 100, 116, 106, 117, 115, 118, 122, 119, 130, 120, 139, 121, 147, 122, 156, 123, 169, 124, 178, 125, 190, -1]
            desc: 


    GarnetExtLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        credit_links
            default: [<m5.objects.GarnetLink.CreditLink object at 0x7f480e7e2ed0>, <m5.objects.GarnetLink.CreditLink object at 0x7f480e7f0050>]
            desc: backward flow-control links

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_node
            desc: External node

        int_node
            desc: ID of internal node

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        network_links
            default: [<m5.objects.GarnetLink.NetworkLink object at 0x7f480e7e2d50>, <m5.objects.GarnetLink.NetworkLink object at 0x7f480e7e2e10>]
            desc: forward links

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    GarnetIntLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        credit_link
            default: CreditLink
            desc: backward flow-control link

        dst_inport
            desc: Inport direction at dst router

        dst_node
            desc: Router on dst end

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        network_link
            default: NetworkLink
            desc: forward link

        src_node
            desc: Router on src end

        src_outport
            desc: Outport direction at src router

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    GarnetNetwork
        buffers_per_ctrl_vc
            default: 1
            desc: buffers per ctrl virtual channel

        buffers_per_data_vc
            default: 4
            desc: buffers per data virtual channel

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        control_msg_size
            default: 8
            desc: 

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        enable_fault_model
            desc: enable network fault model

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_links
            desc: Links to external nodes

        fault_model
            default: Null
            desc: network fault model

        garnet_deadlock_threshold
            default: 50000
            desc: network-level deadlock threshold

        int_links
            desc: Links between internal nodes

        netifs
            desc: Network Interfaces

        ni_flit_size
            default: 16
            desc: network interface flit size in bytes

        num_rows
            desc: number of rows if 2D (mesh/torus/..) topology

        number_of_virtual_networks
            desc: Number of virtual networks used by the coherence protocol in use.  The on-chip network assumes the protocol numbers vnets starting from 0.  Therefore, the number of virtual networks should be one more than the highest numbered vnet in use.

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        routers
            desc: Network routers

        routing_algorithm
            desc: 0: Weight-based Table, 1: XY, 2: Custom

        ruby_system
            desc: 

        topology
            default: Not Specified
            desc: the name of the imported topology module

        vcs_per_vnet
            default: 4
            desc: virtual channels per virtual network


    GarnetNetworkInterface
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        garnet_deadlock_threshold
            default: Parent.garnet_deadlock_threshold
            desc: network-level deadlock threshold

        id
            desc: ID in relation to other network interfaces

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        vcs_per_vnet
            default: Parent.vcs_per_vnet
            desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
            desc: number of virtual networks


    GarnetRouter
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: number of cycles inside router

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        router_id
            desc: ID in relation to other routers

        vcs_per_vnet
            default: Parent.vcs_per_vnet
            desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
            desc: number of virtual networks


    GarnetSyntheticTraffic
        block_offset
            default: 6
            desc: block offset in bits

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        inj_rate
            default: 0.1
            desc: Packet injection rate

        inj_vnet
            default: -1
            desc: Vnet to inject in.                               0 and 1 are 1-flit, 2 is 5-flit.                                 Default is to inject in all three vnets

        memory_size
            default: 65536
            desc: memory size

        num_dest
            default: 1
            desc: Number of Destinations

        num_packets_max
            default: -1
            desc: Max number of packets to send.                         Default is to keep sending till simulation ends

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        precision
            default: 3
            desc: Number of digits of precision                               after decimal point

        response_limit
            default: 5000000
            desc: Cycles before exiting                                             due to lack of progress

        sim_cycles
            default: 1000
            desc: Number of simulation cycles

        single_dest
            default: -1
            desc: Send only to this dest.                                  Default depends on traffic_type

        single_sender
            default: -1
            desc: Send only from this node.                                    By default every node sends

        system
            default: Parent.any
            desc: System we belong to

        traffic_type
            default: uniform_random
            desc: Traffic type


    GenericPciHost
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        conf_base
            desc: Config space base address

        conf_device_bits
            default: 8
            desc: Number of bits used to as an offset a devices address space

        conf_size
            desc: Config space base address

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_dma_base
            desc: Base address for DMA memory accesses

        pci_mem_base
            desc: Base address for PCI memory accesses

        pci_pio_base
            desc: Base address for PCI IO accesses

        platform
            default: Parent.any
            desc: Platform to use for interrupts

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    HMCController
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        forward_latency
            desc: Forward latency

        frontend_latency
            desc: Frontend latency

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        response_latency
            desc: Response latency

        use_default_range
            desc: Perform address mapping for the default port

        width
            desc: Datapath width per port (bytes)


    I2CBus
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        devices
            desc: Devices

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    I2CDevice
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        i2c_addr
            desc: Address of device on i2c bus


    I8042
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        command_port
            desc: Command/status port address

        data_port
            desc: Data port address

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        keyboard_int_pin
            default: X86IntSourcePin
            desc: Pin to signal the keyboard has data

        mouse_int_pin
            default: X86IntSourcePin
            desc: Pin to signal the mouse has data

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    I82094AA
        apic_id
            default: 1
            desc: APIC id for this IO APIC

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        external_int_pic
            default: Null
            desc: External PIC, if any

        int_latency
            default: 1ns
            desc: Latency for an interrupt to propagate through this device.

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    I8237
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    I8254
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        int_pin
            default: X86IntSourcePin
            desc: Pin to signal timer interrupts to

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    I8259
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        mode
            desc: How this I8259 is cascaded

        output
            default: X86IntSourcePin
            desc: The pin this I8259 drives

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        slave
            default: Null
            desc: Slave I8259, if any

        system
            default: Parent.any
            desc: System this device is part of


    IGbE
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        fetch_comp_delay
            default: 10ns
            desc: delay after desc fetch occurs

        fetch_delay
            default: 10ns
            desc: delay before desc fetch occurs

        hardware_address
            default: <function NextEthernetAddr at 0x7f480ec20050>
            desc: Ethernet Hardware Address

        host
            default: Parent.any
            desc: PCI host

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        phy_epid
            desc: Phy EPID that corresponds to device ID

        phy_pid
            desc: Phy PID that corresponds to device ID

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        rx_desc_cache_size
            default: 64
            desc: Number of enteries in the rx descriptor cache

        rx_fifo_size
            default: 384kB
            desc: Size of the rx FIFO

        rx_write_delay
            default: 0ns
            desc: delay after rx dma read

        system
            default: Parent.any
            desc: System this device is part of

        tx_desc_cache_size
            default: 64
            desc: Number of enteries in the rx descriptor cache

        tx_fifo_size
            default: 384kB
            desc: Size of the tx FIFO

        tx_read_delay
            default: 0ns
            desc: delay after tx dma read

        wb_comp_delay
            default: 10ns
            desc: delay after desc wb occurs

        wb_delay
            default: 10ns
            desc: delay before desc writeback occurs


    IdeController
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        ctrl_offset
            desc: IDE disk control offset

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        disks
            desc: IDE disks attached to this controller

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        host
            default: Parent.any
            desc: PCI host

        io_shift
            desc: IO port shift

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    IdeDisk
        delay
            default: 1us
            desc: Fixed disk delay in microseconds

        driveID
            default: master
            desc: Drive ID

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        image
            desc: Disk image


    InstTracer
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    IntelTrace
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    IntrControl
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        sys
            default: Parent.any
            desc: the system we are part of


    InvalidateGenerator
        addr_increment_size
            default: 64
            desc: address increment size

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        num_cpus
            desc: num of cpus

        system
            default: Parent.any
            desc: System we belong to


    IsaFake
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        fake_mem
            desc: Is this device acting like a memory and thus may get a cache line sized req

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        pio_size
            default: 8
            desc: Size of address range

        power_model
            default: Null
            desc: Power model

        ret_bad_addr
            desc: Return pkt status bad address on access

        ret_data16
            default: 65535
            desc: Default data to return

        ret_data32
            default: 4294967295
            desc: Default data to return

        ret_data64
            default: 18446744073709551615
            desc: Default data to return

        ret_data8
            default: 255
            desc: Default data to return

        system
            default: Parent.any
            desc: System this device is part of

        update_data
            desc: Update the data that is returned on writes

        warn_access
            desc: String to print when device is accessed


    KvmVM
        coalescedMMIO
            desc: memory ranges for coalesced MMIO

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        system
            default: Parent.any
            desc: system object


    L1Cache_Controller
        buffer_size
            desc: max buffer size 0 means infinite

        cacheMemory
            desc: 

        cache_response_latency
            default: 12
            desc: 

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cluster_id
            desc: Id of this controller's cluster

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        forwardToCache
            desc: 

        issue_latency
            default: 2
            desc: 

        mandatoryQueue
            desc: 

        number_of_TBEs
            default: 256
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        recycle_latency
            default: 10
            desc: 

        requestFromCache
            desc: 

        responseFromCache
            desc: 

        responseToCache
            desc: 

        ruby_system
            desc: 

        send_evictions
            desc: 

        sequencer
            desc: 

        system
            default: Parent.any
            desc: system object parameter

        transitions_per_cycle
            default: 32
            desc: no. of  SLICC state machine transitions per cycle

        version
            desc: 


    LRU
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        data_latency
            default: Parent.data_latency
            desc: The data access latency for this cache

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        sequential_access
            default: Parent.sequential_access
            desc: Whether to access tags and data sequentially

        size
            default: Parent.size
            desc: capacity in bytes

        tag_latency
            default: Parent.tag_latency
            desc: The tag lookup latency for this cache


    LRUReplacementPolicy
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        size
            default: Parent.size
            desc: capacity in bytes


    LTAGE
        BTBEntries
            default: 4096
            desc: Number of BTB entries

        BTBTagSize
            default: 16
            desc: Size of the BTB tags, in bits

        RASSize
            default: 16
            desc: RAS size

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        histBufferSize
            default: 2097152
            desc: A large number to track all branch histories(2MEntries default)

        indirectHashGHR
            default: True
            desc: Hash branch predictor GHR

        indirectHashTargets
            default: True
            desc: Hash path history targets

        indirectPathLength
            default: 3
            desc: Previous indirect targets to use for path history

        indirectSets
            default: 256
            desc: Cache sets for indirect predictor

        indirectTagSize
            default: 16
            desc: Indirect target cache tag bits

        indirectWays
            default: 2
            desc: Ways for indirect predictor

        instShiftAmt
            default: 2
            desc: Number of bits to shift instructions by

        logSizeBiMP
            default: 14
            desc: Log size of Bimodal predictor in bits

        logSizeLoopPred
            default: 8
            desc: Log size of the loop predictor

        logSizeTagTables
            default: 11
            desc: Log size of tag table in LTAGE

        maxHist
            default: 640
            desc: Maximum history size of LTAGE

        minHist
            default: 4
            desc: Minimum history size of LTAGE

        minTagWidth
            default: 7
            desc: Minimum tag size in tag tables

        nHistoryTables
            default: 12
            desc: Number of history tables

        numThreads
            default: 1
            desc: Number of threads

        tagTableCounterBits
            default: 3
            desc: Number of tag table counter bits

        useIndirect
            default: True
            desc: Use indirect branch predictor


    LinuxX86System
        acpi_description_table_pointer
            default: X86ACPIRSDP
            desc: ACPI root description pointer structure

        boot_osflags
            default: a
            desc: boot flags to pass to the kernel

        cache_line_size
            default: 64
            desc: Cache line size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        e820_table
            default: X86E820Table
            desc: E820 map of physical memory

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        exit_on_work_items
            desc: Exit from the simulation loop when encountering work item annotations.

        init_param
            desc: numerical value to pass into simulator

        intel_mp_pointer
            default: X86IntelMPFloatingPointer
            desc: intel mp spec floating pointer structure

        intel_mp_table
            default: X86IntelMPConfigTable
            desc: intel mp spec configuration table

        kernel
            desc: file that contains the kernel code

        kernel_addr_check
            default: True
            desc: whether to address check on kernel (disable for baremetal)

        load_addr_mask
            default: 1099511627775
            desc: Address to mask loading binaries with

        load_offset
            desc: Address to offset loading binaries with

        mem_mode
            default: atomic
            desc: The mode the memory system is in

        mem_ranges
            desc: Ranges that constitute main memory

        memories
            default: Self.all
            desc: All memories in the system

        mmap_using_noreserve
            desc: mmap the backing store without reserving swap

        multi_thread
            desc: Supports multi-threaded CPUs? Impacts Thread/Context IDs

        num_work_ids
            default: 16
            desc: Number of distinct work item types

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        readfile
            desc: file to read startup script from

        smbios_table
            default: X86SMBiosSMBiosTable
            desc: table of smbios/dmi information

        symbolfile
            desc: file to get the symbols from

        thermal_components
            desc: A collection of all thermal components in the system.

        thermal_model
            default: Null
            desc: Thermal model

        work_begin_ckpt_count
            desc: create checkpoint when work items begin count value is reached

        work_begin_cpu_id_exit
            default: -1
            desc: work started on specific id, now exit simulation

        work_begin_exit_count
            desc: exit simulation when work items begin count value is reached

        work_cpus_ckpt_count
            desc: create checkpoint when active cpu count value is reached

        work_end_ckpt_count
            desc: create checkpoint when work items end count value is reached

        work_end_exit_count
            desc: exit simulation when work items end count value is reached

        work_item_id
            default: -1
            desc: specific work item id


    LiveProcess
        cmd
            desc: command line (executable plus arguments)

        cwd
            desc: current working directory

        drivers
            desc: Available emulated drivers

        egid
            default: 100
            desc: effective group id

        env
            desc: environment settings

        errout
            default: cerr
            desc: filename for stderr

        euid
            default: 100
            desc: effective user id

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        executable
            desc: executable (overrides cmd[0] if set)

        gid
            default: 100
            desc: group id

        input
            default: cin
            desc: filename for stdin

        kvmInSE
            default: false
            desc: initialize the process for KvmCPU in SE

        max_stack_size
            default: 64MB
            desc: maximum size of the stack

        output
            default: cout
            desc: filename for stdout

        pid
            default: 100
            desc: process id

        ppid
            default: 99
            desc: parent process id

        simpoint
            desc: simulation point at which to start simulation

        system
            default: Parent.any
            desc: system process will run on

        uid
            default: 100
            desc: user id

        useArchPT
            default: false
            desc: maintain an in-memory version of the page                            table in an architecture-specific format


    LocalBP
        BTBEntries
            default: 4096
            desc: Number of BTB entries

        BTBTagSize
            default: 16
            desc: Size of the BTB tags, in bits

        RASSize
            default: 16
            desc: RAS size

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        indirectHashGHR
            default: True
            desc: Hash branch predictor GHR

        indirectHashTargets
            default: True
            desc: Hash path history targets

        indirectPathLength
            default: 3
            desc: Previous indirect targets to use for path history

        indirectSets
            default: 256
            desc: Cache sets for indirect predictor

        indirectTagSize
            default: 16
            desc: Indirect target cache tag bits

        indirectWays
            default: 2
            desc: Ways for indirect predictor

        instShiftAmt
            default: 2
            desc: Number of bits to shift instructions by

        localCtrBits
            default: 2
            desc: Bits per counter

        localPredictorSize
            default: 2048
            desc: Size of local predictor

        numThreads
            default: 1
            desc: Number of threads

        useIndirect
            default: True
            desc: Use indirect branch predictor


    MathExprPowerModel
        dyn
            desc: Expression for the dynamic power

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        st
            desc: Expression for the static power


    MemChecker
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    MemCheckerMonitor
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        memchecker
            desc: Instance shared with other monitors

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        warn_only
            desc: Warn about violations only


    MemObject
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model


    MemTest
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        interval
            default: 1
            desc: Interval between request packets

        max_loads
            desc: Number of loads to execute before exiting

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        percent_functional
            default: 50
            desc: Percentage functional accesses

        percent_reads
            default: 65
            desc: Percentage reads

        percent_uncacheable
            default: 10
            desc: Percentage uncacheable

        power_model
            default: Null
            desc: Power model

        progress_check
            default: 5000000
            desc: Cycles before exiting due to lack of progress

        progress_interval
            default: 1000000
            desc: Progress report interval (in accesses)

        size
            default: 65536
            desc: Size of memory region to use (bytes)

        suppress_func_warnings
            desc: Suppress warnings when functional accesses fail.

        system
            default: Parent.any
            desc: System this tester is part of


    MemTraceProbe
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        manager
            default: Parent.any
            desc: Probe manager(s) to instrument

        probe_name
            default: PktRequest
            desc: Memory request probe to use

        trace_compress
            default: True
            desc: Enable trace compression

        trace_file
            desc: Packet trace output file

        with_pc
            desc: Include PC info in the trace


    MessageBuffer
        buffer_size
            desc: Maximum number of entries to buffer                                      (0 allows infinite entries)

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ordered
            desc: Whether the buffer is ordered

        randomization
            desc: 


    NSGigE
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        dma_data_free
            desc: DMA of Data is free

        dma_desc_free
            desc: DMA of Descriptors is free

        dma_no_allocate
            default: True
            desc: Should we allocate cache on read

        dma_read_delay
            default: 0us
            desc: fixed delay for dma reads

        dma_read_factor
            default: 0us
            desc: multiplier for dma reads

        dma_write_delay
            default: 0us
            desc: fixed delay for dma writes

        dma_write_factor
            default: 0us
            desc: multiplier for dma writes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        hardware_address
            default: <function NextEthernetAddr at 0x7f480ec20050>
            desc: Ethernet Hardware Address

        host
            default: Parent.any
            desc: PCI host

        intr_delay
            default: 10us
            desc: Interrupt propagation delay

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        rss
            desc: Receive Side Scaling

        rx_delay
            default: 1us
            desc: Receive Delay

        rx_fifo_size
            default: 512kB
            desc: max size of rx fifo

        rx_filter
            default: True
            desc: Enable Receive Filter

        rx_thread
            desc: dedicated kernel thread for transmit

        system
            default: Parent.any
            desc: System this device is part of

        tx_delay
            default: 1us
            desc: Transmit Delay

        tx_fifo_size
            default: 512kB
            desc: max size of tx fifo

        tx_thread
            desc: dedicated kernel threads for receive


    NativeTrace
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    NetworkLink
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        link_id
            default: Parent.link_id
            desc: link id

        link_latency
            default: Parent.latency
            desc: link latency

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        vcs_per_vnet
            default: Parent.vcs_per_vnet
            desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
            desc: number of virtual networks


    NoncoherentXBar
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        forward_latency
            desc: Forward latency

        frontend_latency
            desc: Frontend latency

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        response_latency
            desc: Response latency

        use_default_range
            desc: Perform address mapping for the default port

        width
            desc: Datapath width per port (bytes)


    O3Checker
        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        exitOnError
            desc: Exit on an error

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        updateOnError
            desc: Update the checker with the main CPU's state on an error

        warnOnlyOnLoadError
            default: True
            desc: If a load result is incorrect, only print a warning and do not exit

        workload
            desc: processes to run


    OpDesc
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        opClass
            desc: type of operation

        opLat
            default: 1
            desc: cycles until result is available

        pipelined
            default: True
            desc: set to true when the functional unit forthis op is fully pipelined. False means not pipelined at all.


    Pc
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        intrctrl
            default: Parent.any
            desc: interrupt controller

        system
            default: Parent.any
            desc: system


    PcSpeaker
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        i8254
            desc: Timer that drives the speaker

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    PciDevice
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        host
            default: Parent.any
            desc: PCI host

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    PciHost
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    PciVirtIO
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        host
            default: Parent.any
            desc: PCI host

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of

        vio
            desc: VirtIO device


    PioDevice
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    Platform
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        intrctrl
            default: Parent.any
            desc: interrupt controller


    PowerModel
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        pm
            desc: List of per-state power models.

        subsystem
            default: Parent.any
            desc: subsystem


    PowerModelState
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    Prefetcher
        cross_page
            desc: True if prefetched address can be on a
            page different from the observed address

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        nonunit_filter
            default: 8
            desc: Number of entries in the non-unit filter array

        num_startup_pfs
            default: 1
            desc: 

        num_streams
            default: 4
            desc: Number of prefetch streams to be allocated

        pf_per_stream
            default: 1
            desc: Number of prefetches per stream

        sys
            default: Parent.any
            desc: System this prefetcher belongs to

        train_misses
            default: 4
            desc: 

        unit_filter
            default: 8
            desc: Number of entries in the unit filter array


    ProbeListenerObject
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        manager
            default: Parent.any
            desc: ProbeManager


    Process
        egid
            default: 100
            desc: effective group id

        errout
            default: cerr
            desc: filename for stderr

        euid
            default: 100
            desc: effective user id

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        gid
            default: 100
            desc: group id

        input
            default: cin
            desc: filename for stdin

        kvmInSE
            default: false
            desc: initialize the process for KvmCPU in SE

        max_stack_size
            default: 64MB
            desc: maximum size of the stack

        output
            default: cout
            desc: filename for stdout

        pid
            default: 100
            desc: process id

        ppid
            default: 99
            desc: parent process id

        system
            default: Parent.any
            desc: system process will run on

        uid
            default: 100
            desc: user id

        useArchPT
            default: false
            desc: maintain an in-memory version of the page                            table in an architecture-specific format


    PseudoLRUReplacementPolicy
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        size
            default: Parent.size
            desc: capacity in bytes


    QueuedPrefetcher
        cache_snoop
            desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: Latency for generated prefetches

        on_data
            default: True
            desc: Notify prefetcher on data accesses

        on_inst
            default: True
            desc: Notify prefetcher on instruction accesses

        on_miss
            desc: Only notify prefetcher on misses

        on_read
            default: True
            desc: Notify prefetcher on reads

        on_write
            default: True
            desc: Notify prefetcher on writes

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        queue_filter
            default: True
            desc: Don't queue redundant prefetches

        queue_size
            default: 32
            desc: Maximum number of queued prefetches

        queue_squash
            default: True
            desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
            desc: System this prefetcher belongs to

        tag_prefetch
            default: True
            desc: Tag prefetch with PC of generating access


    RandomRepl
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        data_latency
            default: Parent.data_latency
            desc: The data access latency for this cache

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        sequential_access
            default: Parent.sequential_access
            desc: Whether to access tags and data sequentially

        size
            default: Parent.size
            desc: capacity in bytes

        tag_latency
            default: Parent.tag_latency
            desc: The tag lookup latency for this cache


    RangeAddrMapper
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        original_ranges
            desc: Ranges of memory that should me remapped

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        remapped_ranges
            desc: Ranges of memory that are being mapped to


    RawDiskImage
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        image_file
            desc: disk image file

        read_only
            desc: read only image


    ReplacementPolicy
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        size
            default: Parent.size
            desc: capacity in bytes


    Root
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        full_system
            desc: if this is a full system simulation

        sim_quantum
            desc: simulation quantum

        time_sync_enable
            desc: whether time syncing is enabled

        time_sync_period
            default: 100ms
            desc: how often to sync with real time

        time_sync_spin_threshold
            default: 100us
            desc: when less than this much time is left, spin


    RubyCache
        assoc
            desc: 

        block_size
            default: 0B
            desc: block size in bytes. 0 means default RubyBlockSize

        dataAccessLatency
            default: 1
            desc: cycles for a data array access

        dataArrayBanks
            default: 1
            desc: Number of banks for the data array

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_icache
            desc: is instruction only cache

        replacement_policy
            default: PseudoLRUReplacementPolicy
            desc: 

        resourceStalls
            desc: stall if there is a resource failure

        ruby_system
            default: Parent.any
            desc: 

        size
            desc: capacity in bytes

        start_index_bit
            default: 6
            desc: index start, default 6 for 64-byte line

        tagAccessLatency
            default: 1
            desc: cycles for a tag array access

        tagArrayBanks
            default: 1
            desc: Number of banks for the tag array


    RubyController
        buffer_size
            desc: max buffer size 0 means infinite

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cluster_id
            desc: Id of this controller's cluster

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        number_of_TBEs
            default: 256
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        recycle_latency
            default: 10
            desc: 

        ruby_system
            desc: 

        system
            default: Parent.any
            desc: system object parameter

        transitions_per_cycle
            default: 32
            desc: no. of  SLICC state machine transitions per cycle

        version
            desc: 


    RubyDirectedTester
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        generator
            desc: the request generator

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        requests_to_complete
            desc: checks to complete


    RubyDirectoryMemory
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        numa_high_bit
            desc: numa high bit

        size
            default: 1GB
            desc: capacity in bytes

        version
            desc: 


    RubyNetwork
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        control_msg_size
            default: 8
            desc: 

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_links
            desc: Links to external nodes

        int_links
            desc: Links between internal nodes

        netifs
            desc: Network Interfaces

        number_of_virtual_networks
            desc: Number of virtual networks used by the coherence protocol in use.  The on-chip network assumes the protocol numbers vnets starting from 0.  Therefore, the number of virtual networks should be one more than the highest numbered vnet in use.

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        routers
            desc: Network routers

        ruby_system
            desc: 

        topology
            default: Not Specified
            desc: the name of the imported topology module


    RubyPort
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_cpu_sequencer
            default: True
            desc: connected to a cpu

        no_retry_on_stall
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        ruby_system
            default: Parent.any
            desc: 

        support_data_reqs
            default: True
            desc: data cache requests supported

        support_inst_reqs
            default: True
            desc: inst cache requests supported

        system
            default: Parent.any
            desc: system object

        using_ruby_tester
            desc: 

        version
            desc: 


    RubyPortProxy
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        is_cpu_sequencer
            default: True
            desc: connected to a cpu

        no_retry_on_stall
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        ruby_system
            default: Parent.any
            desc: 

        support_data_reqs
            default: True
            desc: data cache requests supported

        support_inst_reqs
            default: True
            desc: inst cache requests supported

        system
            default: Parent.any
            desc: system object

        using_ruby_tester
            desc: 

        version
            desc: 


    RubySequencer
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        coreid
            default: 99
            desc: CorePair core id

        dcache
            desc: 

        dcache_hit_latency
            default: 1
            desc: Data cache hit latency

        deadlock_threshold
            default: 500000
            desc: max outstanding cycles for a request before deadlock/livelock declared

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        garnet_standalone
            desc: 

        icache
            desc: 

        icache_hit_latency
            default: 1
            desc: Inst cache hit latency

        is_cpu_sequencer
            default: True
            desc: connected to a cpu

        max_outstanding_requests
            default: 16
            desc: max requests (incl. prefetches) outstanding

        no_retry_on_stall
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        ruby_system
            default: Parent.any
            desc: 

        support_data_reqs
            default: True
            desc: data cache requests supported

        support_inst_reqs
            default: True
            desc: inst cache requests supported

        system
            default: Parent.any
            desc: system object

        using_ruby_tester
            desc: 

        version
            desc: 


    RubySystem
        access_backing_store
            desc: Use phys_mem as the functional         store and only use ruby for timing.

        all_instructions
            desc: 

        block_size_bytes
            default: 64
            desc: default cache block size; must be a power of two

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        hot_lines
            desc: 

        memory_size_bits
            default: 64
            desc: number of bits that a memory address requires

        num_of_sequencers
            desc: 

        number_of_virtual_networks
            desc: 

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        phys_mem
            default: Null
            desc: 

        power_model
            default: Null
            desc: Power model

        randomization
            desc: insert random delays on message enqueue times


    RubyTester
        check_flush
            desc: check cache flushing

        checks_to_complete
            default: 100
            desc: checks to complete

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        deadlock_threshold
            default: 50000
            desc: how often to check for deadlock

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        num_cpus
            desc: number of cpus / RubyPorts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System we belong to

        wakeup_frequency
            default: 10
            desc: number of cycles between wakeups


    RubyWireBuffer
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ruby_system
            default: Parent.any
            desc: 


    SerialLink
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        delay
            default: 0ns
            desc: The latency of this serial_link

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        link_speed
            default: 1
            desc: Gb/s Speed of each parallel lane inside theserial link. (aka. lane speed)

        num_lanes
            default: 1
            desc: Number of parallel lanes inside the seriallink. (aka. lane width)

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        ranges
            default: [<m5.params.AddrRange object at 0x7f480ec21350>]
            desc: Address ranges to pass through the serial_link

        req_size
            default: 16
            desc: The number of requests to buffer

        resp_size
            default: 16
            desc: The number of responses to buffer


    SeriesRequestGenerator
        addr_increment_size
            default: 64
            desc: address increment size

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        num_cpus
            desc: num of cpus

        num_series
            default: 1
            desc: number of different address streams to generate

        percent_writes
            default: 50
            desc: percent of access that are writes

        system
            default: Parent.any
            desc: System we belong to


    SimObject
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    SimPoint
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        interval
            default: 100000000
            desc: Interval Size (insts)

        manager
            default: Parent.any
            desc: ProbeManager

        profile_file
            default: simpoint.bb.gz
            desc: BBV (output) file


    SimpleDisk
        disk
            desc: Disk Image

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        system
            default: Parent.any
            desc: System Pointer


    SimpleExtLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_node
            desc: External node

        int_node
            desc: ID of internal node

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    SimpleIntLink
        bandwidth_factor
            desc: generic bandwidth factor, usually in bytes

        dst_inport
            desc: Inport direction at dst router

        dst_node
            desc: Router on dst end

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: latency

        link_id
            desc: ID in relation to other links

        src_node
            desc: Router on src end

        src_outport
            desc: Outport direction at src router

        weight
            default: 1
            desc: used to restrict routing in shortest path analysis


    SimpleMemory
        bandwidth
            default: 12.8GB/s
            desc: Combined read and write bandwidth

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        conf_table_reported
            default: True
            desc: Report to configuration table

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        in_addr_map
            default: True
            desc: Memory part of the global address map

        kvm_map
            default: True
            desc: Should KVM map this memory for the guest

        latency
            default: 30ns
            desc: Request to response latency

        latency_var
            default: 0ns
            desc: Request to response latency variance

        null
            desc: Do not store data, always return zero

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        range
            default: 128MB
            desc: Address range (potentially interleaved)


    SimpleNetwork
        adaptive_routing
            desc: enable adaptive routing

        buffer_size
            desc: default buffer size; 0 indicates infinite buffering

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        control_msg_size
            default: 8
            desc: 

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        endpoint_bandwidth
            default: 1000
            desc: bandwidth adjustment factor

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_links
            desc: Links to external nodes

        int_link_buffers
            desc: Buffers for int_links

        int_links
            desc: Links between internal nodes

        netifs
            desc: Network Interfaces

        number_of_virtual_networks
            desc: Number of virtual networks used by the coherence protocol in use.  The on-chip network assumes the protocol numbers vnets starting from 0.  Therefore, the number of virtual networks should be one more than the highest numbered vnet in use.

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        routers
            desc: Network routers

        ruby_system
            desc: 

        topology
            default: Not Specified
            desc: the name of the imported topology module


    SimpleTrace
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        manager
            default: Parent.any
            desc: ProbeManager


    Sinic
        BAR0
            desc: Base Address Register 0

        BAR0LegacyIO
            desc: Whether BAR0 is hardwired legacy IO

        BAR0Size
            default: 0B
            desc: Base Address Register 0 Size

        BAR1
            desc: Base Address Register 1

        BAR1LegacyIO
            desc: Whether BAR1 is hardwired legacy IO

        BAR1Size
            default: 0B
            desc: Base Address Register 1 Size

        BAR2
            desc: Base Address Register 2

        BAR2LegacyIO
            desc: Whether BAR2 is hardwired legacy IO

        BAR2Size
            default: 0B
            desc: Base Address Register 2 Size

        BAR3
            desc: Base Address Register 3

        BAR3LegacyIO
            desc: Whether BAR3 is hardwired legacy IO

        BAR3Size
            default: 0B
            desc: Base Address Register 3 Size

        BAR4
            desc: Base Address Register 4

        BAR4LegacyIO
            desc: Whether BAR4 is hardwired legacy IO

        BAR4Size
            default: 0B
            desc: Base Address Register 4 Size

        BAR5
            desc: Base Address Register 5

        BAR5LegacyIO
            desc: Whether BAR5 is hardwired legacy IO

        BAR5Size
            default: 0B
            desc: Base Address Register 5 Size

        BIST
            desc: Built In Self Test

        CacheLineSize
            desc: System Cacheline Size

        CapabilityPtr
            desc: Capability List Pointer offset

        CardbusCIS
            desc: Cardbus Card Information Structure

        ClassCode
            desc: Class Code

        Command
            desc: Command

        DeviceID
            desc: Device ID

        ExpansionROM
            desc: Expansion ROM Base Address

        HeaderType
            desc: PCI Header Type

        InterruptLine
            desc: Interrupt Line

        InterruptPin
            desc: Interrupt Pin

        LatencyTimer
            desc: PCI Latency Timer

        LegacyIOBase
            desc: Base Address for Legacy IO

        MSICAPBaseOffset
            desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
            desc: Specifies this is the MSI Capability

        MSICAPMaskBits
            desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
            desc: MSI Message Address

        MSICAPMsgCtrl
            desc: MSI Message Control

        MSICAPMsgData
            desc: MSI Message Data

        MSICAPMsgUpperAddr
            desc: MSI Message Upper Address

        MSICAPNextCapability
            desc: Pointer to next capability block

        MSICAPPendingBits
            desc: MSI Pending Bits

        MSIXCAPBaseOffset
            desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
            desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
            desc: Pointer to next capability block

        MSIXMsgCtrl
            desc: MSI-X Message Control

        MSIXPbaOffset
            desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
            desc: MSI-X Table Offset and Table BIR

        MaximumLatency
            desc: Maximum Latency

        MinimumGrant
            desc: Minimum Grant

        PMCAPBaseOffset
            desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
            desc: Specifies this is the Power Management capability

        PMCAPCapabilities
            desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
            desc: PCI Power Management Control and Status

        PMCAPNextCapability
            desc: Pointer to next capability block

        PXCAPBaseOffset
            desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
            desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
            desc: PCIe Capabilities

        PXCAPDevCap2
            desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
            desc: PCIe Device Capabilities

        PXCAPDevCtrl
            desc: PCIe Device Control

        PXCAPDevCtrl2
            desc: PCIe Device Control 2

        PXCAPDevStatus
            desc: PCIe Device Status

        PXCAPLinkCap
            desc: PCIe Link Capabilities

        PXCAPLinkCtrl
            desc: PCIe Link Control

        PXCAPLinkStatus
            desc: PCIe Link Status

        PXCAPNextCapability
            desc: Pointer to next capability block

        ProgIF
            desc: Programming Interface

        Revision
            desc: Device

        Status
            desc: Status

        SubClassCode
            desc: Sub-Class Code

        SubsystemID
            desc: Subsystem ID

        SubsystemVendorID
            desc: Subsystem Vendor ID

        VendorID
            desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_latency
            default: 20ns
            desc: Config read or write latency

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        delay_copy
            desc: Delayed copy transmit

        dma_read_delay
            default: 0us
            desc: fixed delay for dma reads

        dma_read_factor
            default: 0us
            desc: multiplier for dma reads

        dma_write_delay
            default: 0us
            desc: fixed delay for dma writes

        dma_write_factor
            default: 0us
            desc: multiplier for dma writes

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        hardware_address
            default: <function NextEthernetAddr at 0x7f480ec20050>
            desc: Ethernet Hardware Address

        host
            default: Parent.any
            desc: PCI host

        intr_delay
            default: 10us
            desc: Interrupt propagation delay

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pci_bus
            desc: PCI bus

        pci_dev
            desc: PCI device number

        pci_func
            desc: PCI function code

        pio_latency
            default: 30ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        rss
            desc: Receive Side Scaling

        rx_delay
            default: 1us
            desc: Receive Delay

        rx_fifo_low_mark
            default: 128kB
            desc: rx fifo low threshold

        rx_fifo_size
            default: 512kB
            desc: max size of rx fifo

        rx_fifo_threshold
            default: 384kB
            desc: rx fifo high threshold

        rx_filter
            default: True
            desc: Enable Receive Filter

        rx_max_copy
            default: 1514B
            desc: rx max copy

        rx_max_intr
            default: 10
            desc: max rx packets per interrupt

        rx_thread
            desc: dedicated kernel thread for transmit

        system
            default: Parent.any
            desc: System this device is part of

        tx_delay
            default: 1us
            desc: Transmit Delay

        tx_fifo_high_mark
            default: 384kB
            desc: tx fifo high threshold

        tx_fifo_size
            default: 512kB
            desc: max size of tx fifo

        tx_fifo_threshold
            default: 128kB
            desc: tx fifo low threshold

        tx_max_copy
            default: 16kB
            desc: tx max copy

        tx_thread
            desc: dedicated kernel threads for receive

        virtual_addr
            desc: Virtual addressing

        virtual_count
            default: 1
            desc: Virtualized SINIC

        zero_copy
            desc: Zero copy receive

        zero_copy_size
            default: 64
            desc: Bytes to copy if below threshold

        zero_copy_threshold
            default: 256
            desc: Only zero copy above this threshold


    SnoopFilter
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        lookup_latency
            default: 1
            desc: Lookup latency

        max_capacity
            default: 8MB
            desc: Maximum capacity of snoop filter

        system
            default: Parent.any
            desc: System that the crossbar belongs to.


    SouthBridge
        cmos
            default: Cmos
            desc: CMOS memory and real time clock device

        dma1
            default: I8237
            desc: The first dma controller

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        io_apic
            default: I82094AA
            desc: I/O APIC

        keyboard
            default: I8042
            desc: The keyboard controller

        pic1
            default: I8259
            desc: Master PIC

        pic2
            default: I8259
            desc: Slave PIC

        pit
            default: I8254
            desc: Programmable interval timer

        platform
            default: Parent.any
            desc: Platform this device is part of

        speaker
            default: PcSpeaker
            desc: PC speaker


    SrcClockDomain
        clock
            desc: Clock period

        domain_id
            default: -1
            desc: domain id

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        init_perf_level
            desc: Initial performance level

        voltage_domain
            desc: Voltage domain


    StackDistProbe
        disable_linear_hists
            desc: Disable linear histograms

        disable_log_hists
            desc: Disable logarithmic histograms

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        line_size
            default: Parent.cache_line_size
            desc: Cache line size in bytes (must be larger or equal to the system's line size)

        linear_hist_bins
            default: 16
            desc: Bins in linear histograms

        log_hist_bins
            default: 32
            desc: Bins in logarithmic histograms

        manager
            default: Parent.any
            desc: Probe manager(s) to instrument

        probe_name
            default: PktRequest
            desc: Memory request probe to use

        system
            default: Parent.any
            desc: System to use when determining system cache line size

        verify
            desc: Verify behaviuor with reference implementation


    StridePrefetcher
        cache_snoop
            desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        degree
            default: 4
            desc: Number of prefetches to generate

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: Latency for generated prefetches

        max_conf
            default: 7
            desc: Maximum confidence level

        min_conf
            desc: Minimum confidence level

        on_data
            default: True
            desc: Notify prefetcher on data accesses

        on_inst
            default: True
            desc: Notify prefetcher on instruction accesses

        on_miss
            desc: Only notify prefetcher on misses

        on_read
            default: True
            desc: Notify prefetcher on reads

        on_write
            default: True
            desc: Notify prefetcher on writes

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        queue_filter
            default: True
            desc: Don't queue redundant prefetches

        queue_size
            default: 32
            desc: Maximum number of queued prefetches

        queue_squash
            default: True
            desc: Squash queued prefetch on demand access

        start_conf
            default: 4
            desc: Starting confidence for new entries

        sys
            default: Parent.any
            desc: System this prefetcher belongs to

        table_assoc
            default: 4
            desc: Associativity of PC lookup table

        table_sets
            default: 16
            desc: Number of sets in PC lookup table

        tag_prefetch
            default: True
            desc: Tag prefetch with PC of generating access

        thresh_conf
            default: 4
            desc: Threshold confidence level

        use_master_id
            default: True
            desc: Use master id based history


    SubSystem
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        thermal_domain
            default: Null
            desc: Thermal domain


    Switch
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: number of cycles inside router

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        port_buffers
            desc: Port buffers

        power_model
            default: Null
            desc: Power model

        router_id
            desc: ID in relation to other routers

        virt_nets
            default: Parent.number_of_virtual_networks
            desc: number of virtual networks


    System
        boot_osflags
            default: a
            desc: boot flags to pass to the kernel

        cache_line_size
            default: 64
            desc: Cache line size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        exit_on_work_items
            desc: Exit from the simulation loop when encountering work item annotations.

        init_param
            desc: numerical value to pass into simulator

        kernel
            desc: file that contains the kernel code

        kernel_addr_check
            default: True
            desc: whether to address check on kernel (disable for baremetal)

        load_addr_mask
            default: 1099511627775
            desc: Address to mask loading binaries with

        load_offset
            desc: Address to offset loading binaries with

        mem_mode
            default: atomic
            desc: The mode the memory system is in

        mem_ranges
            desc: Ranges that constitute main memory

        memories
            default: Self.all
            desc: All memories in the system

        mmap_using_noreserve
            desc: mmap the backing store without reserving swap

        multi_thread
            desc: Supports multi-threaded CPUs? Impacts Thread/Context IDs

        num_work_ids
            default: 16
            desc: Number of distinct work item types

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        readfile
            desc: file to read startup script from

        symbolfile
            desc: file to get the symbols from

        thermal_components
            desc: A collection of all thermal components in the system.

        thermal_model
            default: Null
            desc: Thermal model

        work_begin_ckpt_count
            desc: create checkpoint when work items begin count value is reached

        work_begin_cpu_id_exit
            default: -1
            desc: work started on specific id, now exit simulation

        work_begin_exit_count
            desc: exit simulation when work items begin count value is reached

        work_cpus_ckpt_count
            desc: create checkpoint when active cpu count value is reached

        work_end_ckpt_count
            desc: create checkpoint when work items end count value is reached

        work_end_exit_count
            desc: exit simulation when work items end count value is reached

        work_item_id
            default: -1
            desc: specific work item id


    TaggedPrefetcher
        cache_snoop
            desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        degree
            default: 2
            desc: Number of prefetches to generate

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        latency
            default: 1
            desc: Latency for generated prefetches

        on_data
            default: True
            desc: Notify prefetcher on data accesses

        on_inst
            default: True
            desc: Notify prefetcher on instruction accesses

        on_miss
            desc: Only notify prefetcher on misses

        on_read
            default: True
            desc: Notify prefetcher on reads

        on_write
            default: True
            desc: Notify prefetcher on writes

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        queue_filter
            default: True
            desc: Don't queue redundant prefetches

        queue_size
            default: 32
            desc: Maximum number of queued prefetches

        queue_squash
            default: True
            desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
            desc: System this prefetcher belongs to

        tag_prefetch
            default: True
            desc: Tag prefetch with PC of generating access


    Terminal
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        intr_control
            default: Parent.any
            desc: interrupt controller

        number
            desc: terminal number

        output
            default: True
            desc: Enable output dump to file

        port
            default: 3456
            desc: listen port


    ThermalCapacitor
        capacitance
            default: 1.0
            desc: Thermal capacitance, expressed in Joules per Kelvin

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    ThermalDomain
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        initial_temperature
            default: 25.0
            desc: Initial temperature


    ThermalModel
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        step
            default: 0.01
            desc: Simulation step (in seconds) for thermal simulation


    ThermalNode
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    ThermalReference
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        temperature
            default: 25.0
            desc: Operational temperature in Celsius


    ThermalResistor
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        resistance
            default: 1.0
            desc: Thermal resistance, expressed in Kelvin per Watt


    TickedObject
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model


    TimingExpr
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    TimingExprBin
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        left
            desc: LHS expression

        op
            desc: operator

        right
            desc: RHS expression


    TimingExprIf
        cond
            desc: condition expression

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        falseExpr
            desc: false expression

        trueExpr
            desc: true expression


    TimingExprLet
        defns
            desc: expressions for bindings

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        expr
            desc: body expression


    TimingExprLiteral
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        value
            desc: literal value


    TimingExprReadIntReg
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        reg
            desc: register raw index to read


    TimingExprRef
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        index
            desc: expression index


    TimingExprSrcReg
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        index
            desc: index into inst src regs


    TimingExprUn
        arg
            desc: expression

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        op
            desc: operator


    TimingSimpleCPU
        branchPred
            default: Null
            desc: Branch Predictor

        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        workload
            desc: processes to run


    TournamentBP
        BTBEntries
            default: 4096
            desc: Number of BTB entries

        BTBTagSize
            default: 16
            desc: Size of the BTB tags, in bits

        RASSize
            default: 16
            desc: RAS size

        choiceCtrBits
            default: 2
            desc: Bits of choice counters

        choicePredictorSize
            default: 8192
            desc: Size of choice predictor

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        globalCtrBits
            default: 2
            desc: Bits per counter

        globalPredictorSize
            default: 8192
            desc: Size of global predictor

        indirectHashGHR
            default: True
            desc: Hash branch predictor GHR

        indirectHashTargets
            default: True
            desc: Hash path history targets

        indirectPathLength
            default: 3
            desc: Previous indirect targets to use for path history

        indirectSets
            default: 256
            desc: Cache sets for indirect predictor

        indirectTagSize
            default: 16
            desc: Indirect target cache tag bits

        indirectWays
            default: 2
            desc: Ways for indirect predictor

        instShiftAmt
            default: 2
            desc: Number of bits to shift instructions by

        localCtrBits
            default: 2
            desc: Bits per counter

        localHistoryTableSize
            default: 2048
            desc: size of local history table

        localPredictorSize
            default: 2048
            desc: Size of local predictor

        numThreads
            default: 1
            desc: Number of threads

        useIndirect
            default: True
            desc: Use indirect branch predictor


    TraceCPU
        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        dataTraceFile
            desc: Data dependency trace file

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        enableEarlyExit
            desc: Exit when any one Trace CPU completes execution

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        freqMultiplier
            default: 1.0
            desc: Multiplier scale the Trace CPU frequency up or down

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        instTraceFile
            desc: Instruction trace file

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        sizeLoadBuffer
            default: 16
            desc: Number of entries in the load buffer

        sizeROB
            default: 40
            desc: Number of entries in the re-order buffer

        sizeStoreBuffer
            default: 16
            desc: Number of entries in the store buffer

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        workload
            desc: processes to run


    TrafficGen
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        config_file
            desc: Configuration file describing the behaviour

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        elastic_req
            desc: Slow down requests in case of backpressure

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        progress_check
            default: 1ms
            desc: Time before exiting due to lack of progress

        system
            default: Parent.any
            desc: System this generator is part of


    Uart
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        platform
            default: Parent.any
            desc: Platform this device is part of.

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of

        terminal
            default: Parent.any
            desc: The terminal


    Uart8250
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        platform
            default: Parent.any
            desc: Platform this device is part of.

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of

        terminal
            default: Parent.any
            desc: The terminal


    VirtIO9PBase
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        queueSize
            default: 32
            desc: Output queue size (pages)

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object

        tag
            default: gem5
            desc: Mount tag


    VirtIO9PDiod
        diod
            default: /usr/sbin/diod
            desc: Path to diod

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        queueSize
            default: 32
            desc: Output queue size (pages)

        root
            default: /tmp
            desc: Path to export through diod

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object

        tag
            default: gem5
            desc: Mount tag


    VirtIO9PProxy
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        queueSize
            default: 32
            desc: Output queue size (pages)

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object

        tag
            default: gem5
            desc: Mount tag


    VirtIO9PSocket
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        port
            default: 564
            desc: 9P server port

        queueSize
            default: 32
            desc: Output queue size (pages)

        server
            default: 127.0.0.1
            desc: 9P server address or host name

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object

        tag
            default: gem5
            desc: Mount tag


    VirtIOBlock
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        image
            desc: Disk image

        queueSize
            default: 128
            desc: Output queue size (pages)

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object


    VirtIOConsole
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        qRecvSize
            default: 16
            desc: Receive queue size (descriptors)

        qTransSize
            default: 16
            desc: Transmit queue size (descriptors)

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object

        terminal
            default: Parent.any
            desc: The terminal


    VirtIODeviceBase
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        subsystem
            desc: VirtIO subsystem ID

        system
            default: Parent.any
            desc: system object


    VncInput
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        frame_capture
            desc: capture changed frames to files


    VncServer
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        frame_capture
            desc: capture changed frames to files

        number
            desc: vnc client number

        port
            default: 5900
            desc: listen port


    VoltageDomain
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        voltage
            default: 1V
            desc: Operational voltage(s)


    WeightedLRUReplacementPolicy
        assoc
            default: Parent.assoc
            desc: associativity

        block_size
            default: Parent.cache_line_size
            desc: block size in bytes

        cache
            desc: 

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        size
            default: Parent.size
            desc: capacity in bytes


    X86ACPIRSDP
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        oem_id
            desc: string identifying the oem

        revision
            default: 2
            desc: revision of ACPI being used, zero indexed

        rsdt
            default: Null
            desc: root system description table

        xsdt
            default: X86ACPIXSDT
            desc: extended system description table


    X86ACPIRSDT
        creator_id
            desc: string identifying the generator of the table

        creator_revision
            desc: revision number for the creator of the table

        entries
            desc: system description tables

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        oem_id
            desc: string identifying the oem

        oem_revision
            desc: oem revision number for the table

        oem_table_id
            desc: oem table ID


    X86ACPISysDescTable
        creator_id
            desc: string identifying the generator of the table

        creator_revision
            desc: revision number for the creator of the table

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        oem_id
            desc: string identifying the oem

        oem_revision
            desc: oem revision number for the table

        oem_table_id
            desc: oem table ID


    X86ACPIXSDT
        creator_id
            desc: string identifying the generator of the table

        creator_revision
            desc: revision number for the creator of the table

        entries
            desc: system description tables

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        oem_id
            desc: string identifying the oem

        oem_revision
            desc: oem revision number for the table

        oem_table_id
            desc: oem table ID


    X86E820Entry
        addr
            desc: address of the beginning of the region

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        range_type
            desc: type of the region

        size
            default: 0B
            desc: size of the region


    X86E820Table
        entries
            desc: entries for the e820 table

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86ISA
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86IntLine
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        sink
            desc: Pin driven by this line

        source
            desc: Pin driving this line


    X86IntSinkPin
        device
            desc: Device this pin belongs to

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        number
            desc: The pin number on the device


    X86IntSourcePin
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86IntelMPAddrSpaceMapping
        address
            desc: starting address of the mapping

        address_type
            default: IOAddress
            desc: address type used to access bus

        bus_id
            desc: id of the bus the address space is mapped to

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        length
            desc: length of mapping in bytes


    X86IntelMPBaseConfigEntry
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86IntelMPBus
        bus_id
            desc: bus id assigned by the bios

        bus_type
            desc: string that identify the bus type

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86IntelMPBusHierarchy
        bus_id
            desc: id of the bus being described

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        parent_bus
            desc: bus id of this busses parent

        subtractive_decode
            desc: whether this bus contains all addresses not used by its children


    X86IntelMPCompatAddrSpaceMod
        add
            desc: if the range should be added to the original mapping

        bus_id
            desc: id of the bus being described

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        range_list
            default: ISACompatible
            desc: which predefined range of addresses to use


    X86IntelMPConfigTable
        base_entries
            desc: base configuration table entries

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        ext_entries
            desc: extended configuration table entries

        local_apic
            default: 4276092928
            desc: address of the local APIC

        oem_id
            desc: system manufacturer

        oem_table_addr
            desc: pointer to the optional oem configuration table

        oem_table_size
            desc: size of the oem configuration table

        product_id
            desc: product family

        spec_rev
            default: 4
            desc: minor revision of the MP spec supported


    X86IntelMPExtConfigEntry
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86IntelMPFloatingPointer
        default_config
            desc: which default configuration to use

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        imcr_present
            default: True
            desc: whether the IMCR register is present in the APIC

        spec_rev
            default: 4
            desc: minor revision of the MP spec supported


    X86IntelMPIOAPIC
        address
            default: 4273995776
            desc: address of this APIC

        enable
            default: True
            desc: if this APIC is usable

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        id
            desc: id of this APIC

        version
            desc: bits 0-7 of the version register


    X86IntelMPIOIntAssignment
        dest_io_apic_id
            desc: id of the IO APIC the interrupt is going to

        dest_io_apic_intin
            desc: the INTIN pin on the IO APIC the interrupt is connected to

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        interrupt_type
            default: INT
            desc: type of interrupt

        polarity
            default: ConformPolarity
            desc: polarity

        source_bus_id
            desc: id of the bus from which the interrupt signal comes

        source_bus_irq
            desc: which interrupt signal from the source bus

        trigger
            default: ConformTrigger
            desc: trigger mode


    X86IntelMPLocalIntAssignment
        dest_local_apic_id
            desc: id of the local APIC the interrupt is going to

        dest_local_apic_intin
            desc: the INTIN pin on the local APIC the interrupt is connected to

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        interrupt_type
            default: INT
            desc: type of interrupt

        polarity
            default: ConformPolarity
            desc: polarity

        source_bus_id
            desc: id of the bus from which the interrupt signal comes

        source_bus_irq
            desc: which interrupt signal from the source bus

        trigger
            default: ConformTrigger
            desc: trigger mode


    X86IntelMPProcessor
        bootstrap
            desc: if this is the bootstrap processor

        enable
            default: True
            desc: if this processor is usable

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        family
            desc: Processor family

        feature_flags
            desc: flags returned by the CPUID instruction

        local_apic_id
            desc: local APIC id

        local_apic_version
            desc: bits 0-7 of the local APIC version register

        model
            desc: Processor model

        stepping
            desc: Processor stepping


    X86KvmCPU
        alwaysSyncTC
            desc: Always sync thread contexts on entry/exit

        checker
            default: Null
            desc: checker CPU

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        cpu_id
            default: -1
            desc: CPU identifier

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        do_checkpoint_insts
            default: True
            desc: enable checkpoint pseudo instructions

        do_quiesce
            default: True
            desc: enable quiesce instructions

        do_statistics_insts
            default: True
            desc: enable statistics pseudo instructions

        dtb
            default: X86TLB
            desc: Data TLB

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        function_trace
            desc: Enable function trace

        function_trace_start
            desc: Tick to start function trace

        hostFactor
            default: 1.0
            desc: Cycle scale factor

        hostFreq
            default: 2GHz
            desc: Host clock frequency

        interrupts
            desc: Interrupt Controller

        isa
            default: [<m5.objects.X86ISA.X86ISA object at 0x7f480e74e190>]
            desc: ISA instance

        itb
            default: X86TLB
            desc: Instruction TLB

        kvmVM
            default: Parent.any
            desc: KVM VM (i.e., shared memory domain)

        max_insts_all_threads
            desc: terminate when all threads have reached this inst count

        max_insts_any_thread
            desc: terminate when any thread reaches this inst count

        max_loads_all_threads
            desc: terminate when all threads have reached this load count

        max_loads_any_thread
            desc: terminate when any thread reaches this load count

        numThreads
            default: 1
            desc: number of HW thread contexts

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        profile
            default: 0ns
            desc: trace the kernel stack

        progress_interval
            default: 0Hz
            desc: frequency to print out the progress message

        simpoint_start_insts
            desc: starting instruction counts of simpoints

        socket_id
            desc: Physical Socket identifier

        switched_out
            desc: Leave the CPU switched out after startup (used when switching between CPU models)

        system
            default: Parent.any
            desc: system object

        tracer
            default: ExeTracer
            desc: Instruction tracer

        useCoalescedMMIO
            desc: Use coalesced MMIO (EXPERIMENTAL)

        usePerfOverflow
            desc: Use perf event overflow counters (EXPERIMENTAL)

        useXSave
            default: True
            desc: Use XSave to synchronize FPU/SIMD registers

        workload
            desc: processes to run


    X86LocalApic
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        int_latency
            default: 1ns
            desc: Latency for an interrupt to propagate through this device.

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        pio_addr
            desc: Device Address

        pio_latency
            default: 100ns
            desc: Programmed IO latency

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: System this device is part of


    X86NativeTrace
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86PagetableWalker
        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        num_squash_per_cycle
            default: 4
            desc: Number of outstanding walks that can be squashed per cycle

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        system
            default: Parent.any
            desc: system object


    X86SMBiosBiosInformation
        characteristic_ext_bytes
            desc: extended bios characteristic bit vector

        characteristics
            desc: bios characteristic bit vector

        emb_cont_firmware_major
            desc: embedded controller firmware major version number

        emb_cont_firmware_minor
            desc: embedded controller firmware minor version number

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        major
            desc: major version number

        minor
            desc: minor version number

        release_date
            default: 06/08/2008
            desc: release date

        rom_size
            desc: rom size

        starting_addr_segment
            desc: segment location of bios starting address

        vendor
            desc: vendor name string

        version
            desc: version string


    X86SMBiosSMBiosStructure
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index


    X86SMBiosSMBiosTable
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        major_version
            default: 2
            desc: major version number

        minor_version
            default: 5
            desc: minor version number

        structures
            desc: smbios structures


    X86System
        acpi_description_table_pointer
            default: X86ACPIRSDP
            desc: ACPI root description pointer structure

        boot_osflags
            default: a
            desc: boot flags to pass to the kernel

        cache_line_size
            default: 64
            desc: Cache line size in bytes

        clk_domain
            default: Parent.clk_domain
            desc: Clock domain

        default_p_state
            default: UNDEFINED
            desc: Default Power State

        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        exit_on_work_items
            desc: Exit from the simulation loop when encountering work item annotations.

        init_param
            desc: numerical value to pass into simulator

        intel_mp_pointer
            default: X86IntelMPFloatingPointer
            desc: intel mp spec floating pointer structure

        intel_mp_table
            default: X86IntelMPConfigTable
            desc: intel mp spec configuration table

        kernel
            desc: file that contains the kernel code

        kernel_addr_check
            default: True
            desc: whether to address check on kernel (disable for baremetal)

        load_addr_mask
            default: 1099511627775
            desc: Address to mask loading binaries with

        load_offset
            desc: Address to offset loading binaries with

        mem_mode
            default: atomic
            desc: The mode the memory system is in

        mem_ranges
            desc: Ranges that constitute main memory

        memories
            default: Self.all
            desc: All memories in the system

        mmap_using_noreserve
            desc: mmap the backing store without reserving swap

        multi_thread
            desc: Supports multi-threaded CPUs? Impacts Thread/Context IDs

        num_work_ids
            default: 16
            desc: Number of distinct work item types

        p_state_clk_gate_bins
            default: 20
            desc: # bins in clk gated distribution

        p_state_clk_gate_max
            default: 1s
            desc: Max value of the distribution

        p_state_clk_gate_min
            default: 1ns
            desc: Min value of the distribution

        power_model
            default: Null
            desc: Power model

        readfile
            desc: file to read startup script from

        smbios_table
            default: X86SMBiosSMBiosTable
            desc: table of smbios/dmi information

        symbolfile
            desc: file to get the symbols from

        thermal_components
            desc: A collection of all thermal components in the system.

        thermal_model
            default: Null
            desc: Thermal model

        work_begin_ckpt_count
            desc: create checkpoint when work items begin count value is reached

        work_begin_cpu_id_exit
            default: -1
            desc: work started on specific id, now exit simulation

        work_begin_exit_count
            desc: exit simulation when work items begin count value is reached

        work_cpus_ckpt_count
            desc: create checkpoint when active cpu count value is reached

        work_end_ckpt_count
            desc: create checkpoint when work items end count value is reached

        work_end_exit_count
            desc: exit simulation when work items end count value is reached

        work_item_id
            default: -1
            desc: specific work item id


    X86TLB
        eventq_index
            default: Parent.eventq_index
            desc: Event Queue Index

        size
            default: 64
            desc: TLB size

        walker
            default: X86PagetableWalker
            desc: page table walker


