# ERROR: No extended dataflow license exists
# do fpgatrading_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/andreas/fpga/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/andreas/fpga/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/andreas/fpga/zpura/memory/sdram {/home/andreas/fpga/zpura/memory/sdram/sdram_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sdram_controller
# 
# Top level modules:
# 	sdram_controller
# vlog -sv -work work +incdir+/home/andreas/fpga/zpura {/home/andreas/fpga/zpura/zpura.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module zpura
# ** Error: /home/andreas/fpga/zpura/zpura.sv(248): (vlog-2730) Undefined variable: 'file'.
# ** Error: /home/andreas/fpga/zpura/zpura.sv(252): (vlog-2730) Undefined variable: 'i'.
# ** Error: /home/andreas/fpga/altera/13.0sp1/modelsim_ase/linux/vlog failed.
# Error in macro ./fpgatrading_run_msim_rtl_verilog.do line 9
# /home/andreas/fpga/altera/13.0sp1/modelsim_ase/linux/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/andreas/fpga/zpura {/home/andreas/fpga/zpura/zpura.sv}"
