
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000258  00800100  00009d74  00009e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009d74  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000004ab  00800358  00800358  0000a060  2**0
                  ALLOC
  3 .stab         0001a9d0  00000000  00000000  0000a060  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00007390  00000000  00000000  00024a30  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b3 05 	jmp	0xb66	; 0xb66 <__ctors_end>
       4:	0c 94 7c 30 	jmp	0x60f8	; 0x60f8 <__vector_1>
       8:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
       c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      10:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      14:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      18:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      1c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      20:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      24:	0c 94 1f 30 	jmp	0x603e	; 0x603e <__vector_9>
      28:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      2c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      30:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      34:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      38:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      3c:	0c 94 9b 2f 	jmp	0x5f36	; 0x5f36 <__vector_15>
      40:	0c 94 9b 2f 	jmp	0x5f36	; 0x5f36 <__vector_15>
      44:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      48:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      4c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      50:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      54:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      58:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      5c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      60:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      64:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      68:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      6c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      70:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      74:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      78:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      7c:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      80:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      84:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      88:	0c 94 d2 05 	jmp	0xba4	; 0xba4 <__bad_interrupt>
      8c:	60 1e       	adc	r6, r16
      8e:	66 1e       	adc	r6, r22
      90:	69 1e       	adc	r6, r25
      92:	6c 1e       	adc	r6, r28
      94:	6f 1e       	adc	r6, r31
      96:	72 1e       	adc	r7, r18
      98:	78 1e       	adc	r7, r24
      9a:	75 1e       	adc	r7, r21
      9c:	7b 1e       	adc	r7, r27
      9e:	7e 1e       	adc	r7, r30
      a0:	81 1e       	adc	r8, r17
      a2:	8a 1e       	adc	r8, r26
      a4:	8d 1e       	adc	r8, r29
      a6:	90 1e       	adc	r9, r16
      a8:	93 1e       	adc	r9, r19
      aa:	87 1e       	adc	r8, r23
      ac:	5d 1e       	adc	r5, r29
      ae:	63 1e       	adc	r6, r19
      b0:	96 1e       	adc	r9, r22
      b2:	99 1e       	adc	r9, r25
      b4:	84 1e       	adc	r8, r20
      b6:	5a 1e       	adc	r5, r26
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x3a8>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2154>:
     13a:	54 61 73 6b 32 20 72 65 6c 65 61 73 65 64 20 73     Task2 released s
     14a:	65 6d 61 70 68 6f 72 65 0d 0a 00                    emaphore...

00000155 <__c.2152>:
     155:	54 32 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T2 error post...

00000165 <__c.2150>:
     165:	54 61 73 6b 32 20 68 6f 6c 64 69 6e 67 20 73 65     Task2 holding se
     175:	6d 61 70 68 6f 72 65 0d 0a 00                       maphore...

0000017f <__c.2148>:
     17f:	54 32 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T2 error pend...

0000018f <__c.2146>:
     18f:	54 61 73 6b 32 20 61 63 63 65 73 73 69 6e 67 20     Task2 accessing 
     19f:	73 65 6d 61 70 68 6f 72 65 0d 0a 00                 semaphore...

000001ab <__c.2139>:
     1ab:	54 61 73 6b 31 20 72 65 6c 65 61 73 65 64 20 73     Task1 released s
     1bb:	65 6d 61 70 68 6f 72 65 0d 0a 00                    emaphore...

000001c6 <__c.2137>:
     1c6:	54 31 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T1 error post...

000001d6 <__c.2135>:
     1d6:	54 61 73 6b 31 20 68 6f 6c 64 69 6e 67 20 73 65     Task1 holding se
     1e6:	6d 61 70 68 6f 72 65 0d 0a 00                       maphore...

000001f0 <__c.2133>:
     1f0:	54 31 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T1 error pend...

00000200 <__c.2131>:
     200:	54 61 73 6b 31 20 61 63 63 65 73 73 69 6e 67 20     Task1 accessing 
     210:	73 65 6d 61 70 68 6f 72 65 0d 0a 00                 semaphore...

0000021c <__c.2125>:
     21c:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     22c:	65 6d 0d 0a 00                                      em...

00000231 <__c.2160>:
     231:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     241:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

0000024e <__c.2155>:
     24e:	0d 0a 00                                            ...

00000251 <__c.2153>:
     251:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     261:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

0000026e <__c.2151>:
     26e:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     27e:	61 74 69 6f 6e 73 3a 20 00                          ations: .

00000287 <__c.2149>:
     287:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     297:	3a 20 00                                            : .

0000029a <__c.2147>:
     29a:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

000002aa <__c.2145>:
     2aa:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     2ba:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

000002c5 <__c.2143>:
     2c5:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

000002d6 <__c.2141>:
     2d6:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     2e6:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

000002f7 <__c.2139>:
     2f7:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     307:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

00000312 <__c.2137>:
     312:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

0000031d <__c.2230>:
     31d:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000324 <__c.2227>:
     324:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000333 <__c.2224>:
     333:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000344 <__c.2221>:
     344:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     354:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000035f <__c.2218>:
     35f:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     36f:	20 53 69 67 6e 61 6c 00                              Signal.

00000377 <__c.2215>:
     377:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     387:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000397 <__c.2212>:
     397:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     3a7:	72 6f 72 00                                         ror.

000003ab <__c.2209>:
     3ab:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000003bc <__c.2206>:
     3bc:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     3cc:	61 72 74 00                                         art.

000003d0 <__c.2203>:
     3d0:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000003df <__c.2200>:
     3df:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     3ef:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

000003fa <__c.2197>:
     3fa:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000406 <__c.2194>:
     406:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     416:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     426:	20 6f 6b 3f 00                                       ok?.

0000042b <__c.2191>:
     42b:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     43b:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000449 <__c.2188>:
     449:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     459:	72 74 00                                            rt.

0000045c <__c.2185>:
     45c:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     46c:	49 44 00                                            ID.

0000046f <__c.2182>:
     46f:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     47f:	20 57 61 6b 65 75 70 00                              Wakeup.

00000487 <__c.2179>:
     487:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     497:	6c 61 74 65 64 00                                   lated.

0000049d <__c.2176>:
     49d:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     4ad:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000004b8 <__c.2173>:
     4b8:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     4c8:	69 6e 74 65 72 00                                   inter.

000004ce <__c.2170>:
     4ce:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     4de:	6c 6f 77 00                                         low.

000004e2 <__c.2167>:
     4e2:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     4f2:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     502:	6e 6f 75 67 68 21 00                                nough!.

00000509 <__c.2163>:
     509:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     519:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     529:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     539:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000545 <__c.2160>:
     545:	29 3a 20 00                                         ): .

00000549 <__c.2158>:
     549:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000555 <__c.2068>:
     555:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000564 <font5x7>:
     564:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     574:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     58c:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     59c:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     5b4:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     5c4:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     5d4:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     5e4:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     5f4:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     604:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     614:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     624:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     634:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     644:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     654:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     664:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     674:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     684:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     694:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     6a4:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     6b4:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     6c4:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     6d4:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     6e4:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     6f4:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     704:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     714:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     724:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     734:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     744:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     754:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     764:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     774:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     784:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     794:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     7a4:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     7b4:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     7c4:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     7d4:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     7f0:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     800:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     840:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     888:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     898:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     8a8:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     8b8:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     8c8:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     8f0:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     900:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     910:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     920:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     930:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     940:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     950:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     978:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     988:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     998:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     9b0:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     9c0:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     9d0:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     9e0:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     9f0:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     a00:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     a10:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     a20:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     a30:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     a40:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     a50:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     a60:	51 50 51 3c                                         QPQ<

00000a64 <__c.1865>:
     a64:	6e 61 6e 00                                         nan.

00000a68 <__c.1863>:
     a68:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     a78:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     a88:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     a98:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     aa8:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     ab8:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     ac8:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     ad8:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     ae8:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     af8:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     b08:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     b18:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     b28:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     b38:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     b48:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     b58:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000b66 <__ctors_end>:
     b66:	11 24       	eor	r1, r1
     b68:	1f be       	out	0x3f, r1	; 63
     b6a:	cf ef       	ldi	r28, 0xFF	; 255
     b6c:	d0 e1       	ldi	r29, 0x10	; 16
     b6e:	de bf       	out	0x3e, r29	; 62
     b70:	cd bf       	out	0x3d, r28	; 61

00000b72 <__do_copy_data>:
     b72:	13 e0       	ldi	r17, 0x03	; 3
     b74:	a0 e0       	ldi	r26, 0x00	; 0
     b76:	b1 e0       	ldi	r27, 0x01	; 1
     b78:	e4 e7       	ldi	r30, 0x74	; 116
     b7a:	fd e9       	ldi	r31, 0x9D	; 157
     b7c:	00 e0       	ldi	r16, 0x00	; 0
     b7e:	0b bf       	out	0x3b, r16	; 59
     b80:	02 c0       	rjmp	.+4      	; 0xb86 <__do_copy_data+0x14>
     b82:	07 90       	elpm	r0, Z+
     b84:	0d 92       	st	X+, r0
     b86:	a8 35       	cpi	r26, 0x58	; 88
     b88:	b1 07       	cpc	r27, r17
     b8a:	d9 f7       	brne	.-10     	; 0xb82 <__do_copy_data+0x10>

00000b8c <__do_clear_bss>:
     b8c:	18 e0       	ldi	r17, 0x08	; 8
     b8e:	a8 e5       	ldi	r26, 0x58	; 88
     b90:	b3 e0       	ldi	r27, 0x03	; 3
     b92:	01 c0       	rjmp	.+2      	; 0xb96 <.do_clear_bss_start>

00000b94 <.do_clear_bss_loop>:
     b94:	1d 92       	st	X+, r1

00000b96 <.do_clear_bss_start>:
     b96:	a3 30       	cpi	r26, 0x03	; 3
     b98:	b1 07       	cpc	r27, r17
     b9a:	e1 f7       	brne	.-8      	; 0xb94 <.do_clear_bss_loop>
     b9c:	0e 94 09 08 	call	0x1012	; 0x1012 <main>
     ba0:	0c 94 b8 4e 	jmp	0x9d70	; 0x9d70 <_exit>

00000ba4 <__bad_interrupt>:
     ba4:	0c 94 71 2f 	jmp	0x5ee2	; 0x5ee2 <__vector_default>

00000ba8 <Task3>:
        cnt++;
        }
}

void Task3()
{
     ba8:	0f 93       	push	r16
     baa:	1f 93       	push	r17
     bac:	cf 93       	push	r28
     bae:	df 93       	push	r29
uint16_t cnt;
uint16_t i;
  printf( "Task3 PID=%d\r\n",nrk_get_pid());
     bb0:	0e 94 e7 27 	call	0x4fce	; 0x4fce <nrk_get_pid>
     bb4:	00 d0       	rcall	.+0      	; 0xbb6 <Task3+0xe>
     bb6:	00 d0       	rcall	.+0      	; 0xbb8 <Task3+0x10>
     bb8:	ed b7       	in	r30, 0x3d	; 61
     bba:	fe b7       	in	r31, 0x3e	; 62
     bbc:	31 96       	adiw	r30, 0x01	; 1
     bbe:	20 e0       	ldi	r18, 0x00	; 0
     bc0:	31 e0       	ldi	r19, 0x01	; 1
     bc2:	ad b7       	in	r26, 0x3d	; 61
     bc4:	be b7       	in	r27, 0x3e	; 62
     bc6:	12 96       	adiw	r26, 0x02	; 2
     bc8:	3c 93       	st	X, r19
     bca:	2e 93       	st	-X, r18
     bcc:	11 97       	sbiw	r26, 0x01	; 1
     bce:	82 83       	std	Z+2, r24	; 0x02
     bd0:	13 82       	std	Z+3, r1	; 0x03
     bd2:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
     bd6:	0f 90       	pop	r0
     bd8:	0f 90       	pop	r0
     bda:	0f 90       	pop	r0
     bdc:	0f 90       	pop	r0
  cnt=0;
     bde:	c0 e0       	ldi	r28, 0x00	; 0
     be0:	d0 e0       	ldi	r29, 0x00	; 0
  while(1) {
	printf( "Task3 cnt=%d\r\n",cnt );
     be2:	0f e0       	ldi	r16, 0x0F	; 15
     be4:	11 e0       	ldi	r17, 0x01	; 1
     be6:	00 d0       	rcall	.+0      	; 0xbe8 <Task3+0x40>
     be8:	00 d0       	rcall	.+0      	; 0xbea <Task3+0x42>
     bea:	ed b7       	in	r30, 0x3d	; 61
     bec:	fe b7       	in	r31, 0x3e	; 62
     bee:	12 83       	std	Z+2, r17	; 0x02
     bf0:	01 83       	std	Z+1, r16	; 0x01
     bf2:	d4 83       	std	Z+4, r29	; 0x04
     bf4:	c3 83       	std	Z+3, r28	; 0x03
     bf6:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
	nrk_spin_wait_us(100000);
     bfa:	0f 90       	pop	r0
     bfc:	0f 90       	pop	r0
     bfe:	0f 90       	pop	r0
     c00:	0f 90       	pop	r0
     c02:	80 ea       	ldi	r24, 0xA0	; 160
     c04:	96 e8       	ldi	r25, 0x86	; 134
     c06:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
	nrk_wait_until_next_period();
     c0a:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <nrk_wait_until_next_period>
	cnt++;
     c0e:	21 96       	adiw	r28, 0x01	; 1
     c10:	ea cf       	rjmp	.-44     	; 0xbe6 <Task3+0x3e>

00000c12 <Task2>:
	cnt++;
	}
}

void Task2()
{
     c12:	1f 93       	push	r17
     c14:	cf 93       	push	r28
     c16:	df 93       	push	r29
  uint8_t cnt;
  int8_t v;

  printf( "Task2 PID=%d\r\n",nrk_get_pid());
     c18:	0e 94 e7 27 	call	0x4fce	; 0x4fce <nrk_get_pid>
     c1c:	00 d0       	rcall	.+0      	; 0xc1e <Task2+0xc>
     c1e:	00 d0       	rcall	.+0      	; 0xc20 <Task2+0xe>
     c20:	ed b7       	in	r30, 0x3d	; 61
     c22:	fe b7       	in	r31, 0x3e	; 62
     c24:	31 96       	adiw	r30, 0x01	; 1
     c26:	2e e1       	ldi	r18, 0x1E	; 30
     c28:	31 e0       	ldi	r19, 0x01	; 1
     c2a:	ad b7       	in	r26, 0x3d	; 61
     c2c:	be b7       	in	r27, 0x3e	; 62
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	3c 93       	st	X, r19
     c32:	2e 93       	st	-X, r18
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	82 83       	std	Z+2, r24	; 0x02
     c38:	13 82       	std	Z+3, r1	; 0x03
     c3a:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
     c3e:	0f 90       	pop	r0
     c40:	0f 90       	pop	r0
     c42:	0f 90       	pop	r0
     c44:	0f 90       	pop	r0
  cnt=0;
     c46:	10 e0       	ldi	r17, 0x00	; 0
  while(1) {
        nrk_led_toggle(ORANGE_LED);
        printf( "Task2 cnt=%d\r\n",cnt );
     c48:	cd e2       	ldi	r28, 0x2D	; 45
     c4a:	d1 e0       	ldi	r29, 0x01	; 1
  int8_t v;

  printf( "Task2 PID=%d\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
        nrk_led_toggle(ORANGE_LED);
     c4c:	80 e0       	ldi	r24, 0x00	; 0
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	0e 94 ea 12 	call	0x25d4	; 0x25d4 <nrk_led_toggle>
        printf( "Task2 cnt=%d\r\n",cnt );
     c54:	00 d0       	rcall	.+0      	; 0xc56 <Task2+0x44>
     c56:	00 d0       	rcall	.+0      	; 0xc58 <Task2+0x46>
     c58:	ed b7       	in	r30, 0x3d	; 61
     c5a:	fe b7       	in	r31, 0x3e	; 62
     c5c:	31 96       	adiw	r30, 0x01	; 1
     c5e:	ad b7       	in	r26, 0x3d	; 61
     c60:	be b7       	in	r27, 0x3e	; 62
     c62:	12 96       	adiw	r26, 0x02	; 2
     c64:	dc 93       	st	X, r29
     c66:	ce 93       	st	-X, r28
     c68:	11 97       	sbiw	r26, 0x01	; 1
     c6a:	12 83       	std	Z+2, r17	; 0x02
     c6c:	13 82       	std	Z+3, r1	; 0x03
     c6e:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
        nrk_kprintf( PSTR("Task2 accessing semaphore\r\n"));
     c72:	0f 90       	pop	r0
     c74:	0f 90       	pop	r0
     c76:	0f 90       	pop	r0
     c78:	0f 90       	pop	r0
     c7a:	8f e8       	ldi	r24, 0x8F	; 143
     c7c:	91 e0       	ldi	r25, 0x01	; 1
     c7e:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        v = nrk_sem_pend(my_semaphore);
     c82:	80 91 eb 03 	lds	r24, 0x03EB
     c86:	90 91 ec 03 	lds	r25, 0x03EC
     c8a:	0e 94 ee 23 	call	0x47dc	; 0x47dc <nrk_sem_pend>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error pend\r\n"));
     c8e:	8f 3f       	cpi	r24, 0xFF	; 255
     c90:	21 f4       	brne	.+8      	; 0xc9a <Task2+0x88>
     c92:	8f e7       	ldi	r24, 0x7F	; 127
     c94:	91 e0       	ldi	r25, 0x01	; 1
     c96:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        nrk_kprintf( PSTR("Task2 holding semaphore\r\n"));
     c9a:	85 e6       	ldi	r24, 0x65	; 101
     c9c:	91 e0       	ldi	r25, 0x01	; 1
     c9e:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
	// wait some time inside semaphore to show the effect
        nrk_spin_wait_us(1000000);
     ca2:	80 e4       	ldi	r24, 0x40	; 64
     ca4:	92 e4       	ldi	r25, 0x42	; 66
     ca6:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
        v = nrk_sem_post(my_semaphore);
     caa:	80 91 eb 03 	lds	r24, 0x03EB
     cae:	90 91 ec 03 	lds	r25, 0x03EC
     cb2:	0e 94 8f 23 	call	0x471e	; 0x471e <nrk_sem_post>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error post\r\n"));
     cb6:	8f 3f       	cpi	r24, 0xFF	; 255
     cb8:	21 f4       	brne	.+8      	; 0xcc2 <Task2+0xb0>
     cba:	85 e5       	ldi	r24, 0x55	; 85
     cbc:	91 e0       	ldi	r25, 0x01	; 1
     cbe:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        nrk_kprintf( PSTR("Task2 released semaphore\r\n"));
     cc2:	8a e3       	ldi	r24, 0x3A	; 58
     cc4:	91 e0       	ldi	r25, 0x01	; 1
     cc6:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        nrk_wait_until_next_period();
     cca:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <nrk_wait_until_next_period>
        cnt++;
     cce:	1f 5f       	subi	r17, 0xFF	; 255
        }
     cd0:	bd cf       	rjmp	.-134    	; 0xc4c <Task2+0x3a>

00000cd2 <Task1>:
  return 0;
}


void Task1()
{
     cd2:	0f 93       	push	r16
     cd4:	1f 93       	push	r17
     cd6:	cf 93       	push	r28
     cd8:	df 93       	push	r29
uint16_t cnt;
int8_t v;

printf( "My node's address is %d\r\n",NODE_ADDR );
     cda:	00 d0       	rcall	.+0      	; 0xcdc <Task1+0xa>
     cdc:	00 d0       	rcall	.+0      	; 0xcde <Task1+0xc>
     cde:	8c e3       	ldi	r24, 0x3C	; 60
     ce0:	91 e0       	ldi	r25, 0x01	; 1
     ce2:	ad b7       	in	r26, 0x3d	; 61
     ce4:	be b7       	in	r27, 0x3e	; 62
     ce6:	12 96       	adiw	r26, 0x02	; 2
     ce8:	9c 93       	st	X, r25
     cea:	8e 93       	st	-X, r24
     cec:	11 97       	sbiw	r26, 0x01	; 1
     cee:	14 96       	adiw	r26, 0x04	; 4
     cf0:	1c 92       	st	X, r1
     cf2:	1e 92       	st	-X, r1
     cf4:	13 97       	sbiw	r26, 0x03	; 3
     cf6:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>

  printf( "Task1 PID=%d\r\n",nrk_get_pid());
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	0e 94 e7 27 	call	0x4fce	; 0x4fce <nrk_get_pid>
     d06:	00 d0       	rcall	.+0      	; 0xd08 <Task1+0x36>
     d08:	00 d0       	rcall	.+0      	; 0xd0a <Task1+0x38>
     d0a:	ed b7       	in	r30, 0x3d	; 61
     d0c:	fe b7       	in	r31, 0x3e	; 62
     d0e:	31 96       	adiw	r30, 0x01	; 1
     d10:	26 e5       	ldi	r18, 0x56	; 86
     d12:	31 e0       	ldi	r19, 0x01	; 1
     d14:	ad b7       	in	r26, 0x3d	; 61
     d16:	be b7       	in	r27, 0x3e	; 62
     d18:	12 96       	adiw	r26, 0x02	; 2
     d1a:	3c 93       	st	X, r19
     d1c:	2e 93       	st	-X, r18
     d1e:	11 97       	sbiw	r26, 0x01	; 1
     d20:	82 83       	std	Z+2, r24	; 0x02
     d22:	13 82       	std	Z+3, r1	; 0x03
     d24:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
     d28:	0f 90       	pop	r0
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
     d2e:	0f 90       	pop	r0
  cnt=0;
     d30:	c0 e0       	ldi	r28, 0x00	; 0
     d32:	d0 e0       	ldi	r29, 0x00	; 0
  while(1) {
	nrk_led_toggle(ORANGE_LED);
	printf( "Task1 cnt=%d\r\n",cnt );
     d34:	05 e6       	ldi	r16, 0x65	; 101
     d36:	11 e0       	ldi	r17, 0x01	; 1
printf( "My node's address is %d\r\n",NODE_ADDR );

  printf( "Task1 PID=%d\r\n",nrk_get_pid());
  cnt=0;
  while(1) {
	nrk_led_toggle(ORANGE_LED);
     d38:	80 e0       	ldi	r24, 0x00	; 0
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	0e 94 ea 12 	call	0x25d4	; 0x25d4 <nrk_led_toggle>
	printf( "Task1 cnt=%d\r\n",cnt );
     d40:	00 d0       	rcall	.+0      	; 0xd42 <Task1+0x70>
     d42:	00 d0       	rcall	.+0      	; 0xd44 <Task1+0x72>
     d44:	ed b7       	in	r30, 0x3d	; 61
     d46:	fe b7       	in	r31, 0x3e	; 62
     d48:	12 83       	std	Z+2, r17	; 0x02
     d4a:	01 83       	std	Z+1, r16	; 0x01
     d4c:	d4 83       	std	Z+4, r29	; 0x04
     d4e:	c3 83       	std	Z+3, r28	; 0x03
     d50:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
	nrk_wait_until_next_period();
     d54:	0f 90       	pop	r0
     d56:	0f 90       	pop	r0
     d58:	0f 90       	pop	r0
     d5a:	0f 90       	pop	r0
     d5c:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <nrk_wait_until_next_period>
	nrk_kprintf( PSTR("Task1 accessing semaphore\r\n"));
     d60:	80 e0       	ldi	r24, 0x00	; 0
     d62:	92 e0       	ldi	r25, 0x02	; 2
     d64:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
	v = nrk_sem_pend(my_semaphore);
     d68:	80 91 eb 03 	lds	r24, 0x03EB
     d6c:	90 91 ec 03 	lds	r25, 0x03EC
     d70:	0e 94 ee 23 	call	0x47dc	; 0x47dc <nrk_sem_pend>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error pend\r\n"));
     d74:	8f 3f       	cpi	r24, 0xFF	; 255
     d76:	21 f4       	brne	.+8      	; 0xd80 <Task1+0xae>
     d78:	80 ef       	ldi	r24, 0xF0	; 240
     d7a:	91 e0       	ldi	r25, 0x01	; 1
     d7c:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
	nrk_kprintf( PSTR("Task1 holding semaphore\r\n"));
     d80:	86 ed       	ldi	r24, 0xD6	; 214
     d82:	91 e0       	ldi	r25, 0x01	; 1
     d84:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
	// wait some time inside semaphore to show the effect
	nrk_wait_until_next_period();
     d88:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <nrk_wait_until_next_period>
	v = nrk_sem_post(my_semaphore);
     d8c:	80 91 eb 03 	lds	r24, 0x03EB
     d90:	90 91 ec 03 	lds	r25, 0x03EC
     d94:	0e 94 8f 23 	call	0x471e	; 0x471e <nrk_sem_post>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error post\r\n"));
     d98:	8f 3f       	cpi	r24, 0xFF	; 255
     d9a:	21 f4       	brne	.+8      	; 0xda4 <Task1+0xd2>
     d9c:	86 ec       	ldi	r24, 0xC6	; 198
     d9e:	91 e0       	ldi	r25, 0x01	; 1
     da0:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
	nrk_kprintf( PSTR("Task1 released semaphore\r\n"));
     da4:	8b ea       	ldi	r24, 0xAB	; 171
     da6:	91 e0       	ldi	r25, 0x01	; 1
     da8:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
	nrk_wait_until_next_period();
     dac:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <nrk_wait_until_next_period>
	cnt++;
     db0:	21 96       	adiw	r28, 0x01	; 1
	}
     db2:	c2 cf       	rjmp	.-124    	; 0xd38 <Task1+0x66>

00000db4 <nrk_create_taskset>:
	}
}

void
nrk_create_taskset()
{
     db4:	df 92       	push	r13
     db6:	ef 92       	push	r14
     db8:	ff 92       	push	r15
     dba:	0f 93       	push	r16
     dbc:	1f 93       	push	r17
  uint8_t i;

  TaskOne.task = Task1;
     dbe:	89 e6       	ldi	r24, 0x69	; 105
     dc0:	96 e0       	ldi	r25, 0x06	; 6
     dc2:	90 93 f4 03 	sts	0x03F4, r25
     dc6:	80 93 f3 03 	sts	0x03F3, r24
  TaskOne.Ptos = (void *) &Stack1[NRK_APP_STACKSIZE];
     dca:	82 e4       	ldi	r24, 0x42	; 66
     dcc:	95 e0       	ldi	r25, 0x05	; 5
     dce:	90 93 f0 03 	sts	0x03F0, r25
     dd2:	80 93 ef 03 	sts	0x03EF, r24
  TaskOne.Pbos = (void *) &Stack1[0];
     dd6:	82 ec       	ldi	r24, 0xC2	; 194
     dd8:	94 e0       	ldi	r25, 0x04	; 4
     dda:	90 93 f2 03 	sts	0x03F2, r25
     dde:	80 93 f1 03 	sts	0x03F1, r24
  TaskOne.prio = 2;
     de2:	82 e0       	ldi	r24, 0x02	; 2
     de4:	80 93 f6 03 	sts	0x03F6, r24
  TaskOne.FirstActivation = TRUE;
     de8:	dd 24       	eor	r13, r13
     dea:	d3 94       	inc	r13
     dec:	d0 92 f5 03 	sts	0x03F5, r13
  TaskOne.Type = BASIC_TASK;
     df0:	d0 92 f7 03 	sts	0x03F7, r13
  TaskOne.SchType = PREEMPTIVE;
     df4:	d0 92 f8 03 	sts	0x03F8, r13
  TaskOne.period.secs = 0;
     df8:	10 92 f9 03 	sts	0x03F9, r1
     dfc:	10 92 fa 03 	sts	0x03FA, r1
     e00:	10 92 fb 03 	sts	0x03FB, r1
     e04:	10 92 fc 03 	sts	0x03FC, r1
  TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     e08:	80 e8       	ldi	r24, 0x80	; 128
     e0a:	92 eb       	ldi	r25, 0xB2	; 178
     e0c:	a6 ee       	ldi	r26, 0xE6	; 230
     e0e:	be e0       	ldi	r27, 0x0E	; 14
     e10:	80 93 fd 03 	sts	0x03FD, r24
     e14:	90 93 fe 03 	sts	0x03FE, r25
     e18:	a0 93 ff 03 	sts	0x03FF, r26
     e1c:	b0 93 00 04 	sts	0x0400, r27
  TaskOne.cpu_reserve.secs = 0;
     e20:	10 92 01 04 	sts	0x0401, r1
     e24:	10 92 02 04 	sts	0x0402, r1
     e28:	10 92 03 04 	sts	0x0403, r1
     e2c:	10 92 04 04 	sts	0x0404, r1
  TaskOne.cpu_reserve.nano_secs =  50*NANOS_PER_MS;
     e30:	80 e8       	ldi	r24, 0x80	; 128
     e32:	90 ef       	ldi	r25, 0xF0	; 240
     e34:	aa ef       	ldi	r26, 0xFA	; 250
     e36:	b2 e0       	ldi	r27, 0x02	; 2
     e38:	80 93 05 04 	sts	0x0405, r24
     e3c:	90 93 06 04 	sts	0x0406, r25
     e40:	a0 93 07 04 	sts	0x0407, r26
     e44:	b0 93 08 04 	sts	0x0408, r27
  TaskOne.offset.secs = 0;
     e48:	10 92 09 04 	sts	0x0409, r1
     e4c:	10 92 0a 04 	sts	0x040A, r1
     e50:	10 92 0b 04 	sts	0x040B, r1
     e54:	10 92 0c 04 	sts	0x040C, r1
  TaskOne.offset.nano_secs= 0;
     e58:	10 92 0d 04 	sts	0x040D, r1
     e5c:	10 92 0e 04 	sts	0x040E, r1
     e60:	10 92 0f 04 	sts	0x040F, r1
     e64:	10 92 10 04 	sts	0x0410, r1
  
  // @T3 SRP: Task registers which resources it will use.
  //     Indices are in order of the created semaphores.
  for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
  	TaskOne.semaphores[i] = false;
     e68:	10 92 12 04 	sts	0x0412, r1
     e6c:	10 92 13 04 	sts	0x0413, r1
     e70:	10 92 14 04 	sts	0x0414, r1
     e74:	10 92 15 04 	sts	0x0415, r1
  TaskOne.semaphores[0] = true;
     e78:	d0 92 11 04 	sts	0x0411, r13
  
  nrk_activate_task (&TaskOne);
     e7c:	8e ee       	ldi	r24, 0xEE	; 238
     e7e:	93 e0       	ldi	r25, 0x03	; 3
     e80:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <nrk_activate_task>

  TaskTwo.task = Task2;
     e84:	89 e0       	ldi	r24, 0x09	; 9
     e86:	96 e0       	ldi	r25, 0x06	; 6
     e88:	90 93 cf 05 	sts	0x05CF, r25
     e8c:	80 93 ce 05 	sts	0x05CE, r24
  TaskTwo.Ptos = (void *) &Stack2[NRK_APP_STACKSIZE];
     e90:	86 e9       	ldi	r24, 0x96	; 150
     e92:	94 e0       	ldi	r25, 0x04	; 4
     e94:	90 93 cb 05 	sts	0x05CB, r25
     e98:	80 93 ca 05 	sts	0x05CA, r24
  TaskTwo.Pbos = (void *) &Stack2[0];
     e9c:	86 e1       	ldi	r24, 0x16	; 22
     e9e:	94 e0       	ldi	r25, 0x04	; 4
     ea0:	90 93 cd 05 	sts	0x05CD, r25
     ea4:	80 93 cc 05 	sts	0x05CC, r24
  TaskTwo.prio = 4;
     ea8:	84 e0       	ldi	r24, 0x04	; 4
     eaa:	80 93 d1 05 	sts	0x05D1, r24
  TaskTwo.FirstActivation = TRUE;
     eae:	d0 92 d0 05 	sts	0x05D0, r13
  TaskTwo.Type = BASIC_TASK;
     eb2:	d0 92 d2 05 	sts	0x05D2, r13
  TaskTwo.SchType = PREEMPTIVE;
     eb6:	d0 92 d3 05 	sts	0x05D3, r13
  TaskTwo.period.secs = 2;
     eba:	82 e0       	ldi	r24, 0x02	; 2
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	a0 e0       	ldi	r26, 0x00	; 0
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	80 93 d4 05 	sts	0x05D4, r24
     ec6:	90 93 d5 05 	sts	0x05D5, r25
     eca:	a0 93 d6 05 	sts	0x05D6, r26
     ece:	b0 93 d7 05 	sts	0x05D7, r27
  TaskTwo.period.nano_secs = 0;
     ed2:	10 92 d8 05 	sts	0x05D8, r1
     ed6:	10 92 d9 05 	sts	0x05D9, r1
     eda:	10 92 da 05 	sts	0x05DA, r1
     ede:	10 92 db 05 	sts	0x05DB, r1
  TaskTwo.cpu_reserve.secs = 0;
     ee2:	10 92 dc 05 	sts	0x05DC, r1
     ee6:	10 92 dd 05 	sts	0x05DD, r1
     eea:	10 92 de 05 	sts	0x05DE, r1
     eee:	10 92 df 05 	sts	0x05DF, r1
  TaskTwo.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     ef2:	e1 2c       	mov	r14, r1
     ef4:	81 ee       	ldi	r24, 0xE1	; 225
     ef6:	f8 2e       	mov	r15, r24
     ef8:	85 ef       	ldi	r24, 0xF5	; 245
     efa:	08 2f       	mov	r16, r24
     efc:	85 e0       	ldi	r24, 0x05	; 5
     efe:	18 2f       	mov	r17, r24
     f00:	e0 92 e0 05 	sts	0x05E0, r14
     f04:	f0 92 e1 05 	sts	0x05E1, r15
     f08:	00 93 e2 05 	sts	0x05E2, r16
     f0c:	10 93 e3 05 	sts	0x05E3, r17
  TaskTwo.offset.secs = 0;
     f10:	10 92 e4 05 	sts	0x05E4, r1
     f14:	10 92 e5 05 	sts	0x05E5, r1
     f18:	10 92 e6 05 	sts	0x05E6, r1
     f1c:	10 92 e7 05 	sts	0x05E7, r1
  TaskTwo.offset.nano_secs= 0;
     f20:	10 92 e8 05 	sts	0x05E8, r1
     f24:	10 92 e9 05 	sts	0x05E9, r1
     f28:	10 92 ea 05 	sts	0x05EA, r1
     f2c:	10 92 eb 05 	sts	0x05EB, r1

  // @T3 SRP: Task registers which resources it will use.
  //          Indices are in order of the created semaphores.
  for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++) 
        TaskTwo.semaphores[i] = false;
     f30:	10 92 ed 05 	sts	0x05ED, r1
     f34:	10 92 ee 05 	sts	0x05EE, r1
     f38:	10 92 ef 05 	sts	0x05EF, r1
     f3c:	10 92 f0 05 	sts	0x05F0, r1
  TaskTwo.semaphores[0] = true;
     f40:	d0 92 ec 05 	sts	0x05EC, r13

  nrk_activate_task (&TaskTwo);
     f44:	89 ec       	ldi	r24, 0xC9	; 201
     f46:	95 e0       	ldi	r25, 0x05	; 5
     f48:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <nrk_activate_task>

  TaskThree.task = Task3;
     f4c:	84 ed       	ldi	r24, 0xD4	; 212
     f4e:	95 e0       	ldi	r25, 0x05	; 5
     f50:	90 93 a0 04 	sts	0x04A0, r25
     f54:	80 93 9f 04 	sts	0x049F, r24
  TaskThree.Ptos = (void *) &Stack3[NRK_APP_STACKSIZE];
     f58:	8a ee       	ldi	r24, 0xEA	; 234
     f5a:	93 e0       	ldi	r25, 0x03	; 3
     f5c:	90 93 9c 04 	sts	0x049C, r25
     f60:	80 93 9b 04 	sts	0x049B, r24
  TaskThree.Pbos = (void *) &Stack3[0];
     f64:	8a e6       	ldi	r24, 0x6A	; 106
     f66:	93 e0       	ldi	r25, 0x03	; 3
     f68:	90 93 9e 04 	sts	0x049E, r25
     f6c:	80 93 9d 04 	sts	0x049D, r24
  TaskThree.prio = 3;
     f70:	83 e0       	ldi	r24, 0x03	; 3
     f72:	80 93 a2 04 	sts	0x04A2, r24
  TaskThree.FirstActivation = TRUE;
     f76:	d0 92 a1 04 	sts	0x04A1, r13
  TaskThree.Type = BASIC_TASK;
     f7a:	d0 92 a3 04 	sts	0x04A3, r13
  TaskThree.SchType = PREEMPTIVE;
     f7e:	d0 92 a4 04 	sts	0x04A4, r13
  TaskThree.period.secs = 0;
     f82:	10 92 a5 04 	sts	0x04A5, r1
     f86:	10 92 a6 04 	sts	0x04A6, r1
     f8a:	10 92 a7 04 	sts	0x04A7, r1
     f8e:	10 92 a8 04 	sts	0x04A8, r1
  TaskThree.period.nano_secs = 500*NANOS_PER_MS;
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	95 e6       	ldi	r25, 0x65	; 101
     f96:	ad ec       	ldi	r26, 0xCD	; 205
     f98:	bd e1       	ldi	r27, 0x1D	; 29
     f9a:	80 93 a9 04 	sts	0x04A9, r24
     f9e:	90 93 aa 04 	sts	0x04AA, r25
     fa2:	a0 93 ab 04 	sts	0x04AB, r26
     fa6:	b0 93 ac 04 	sts	0x04AC, r27
  TaskThree.cpu_reserve.secs = 0;
     faa:	10 92 ad 04 	sts	0x04AD, r1
     fae:	10 92 ae 04 	sts	0x04AE, r1
     fb2:	10 92 af 04 	sts	0x04AF, r1
     fb6:	10 92 b0 04 	sts	0x04B0, r1
  TaskThree.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     fba:	e0 92 b1 04 	sts	0x04B1, r14
     fbe:	f0 92 b2 04 	sts	0x04B2, r15
     fc2:	00 93 b3 04 	sts	0x04B3, r16
     fc6:	10 93 b4 04 	sts	0x04B4, r17
  TaskThree.offset.secs = 0;
     fca:	10 92 b5 04 	sts	0x04B5, r1
     fce:	10 92 b6 04 	sts	0x04B6, r1
     fd2:	10 92 b7 04 	sts	0x04B7, r1
     fd6:	10 92 b8 04 	sts	0x04B8, r1
  TaskThree.offset.nano_secs= 0;
     fda:	10 92 b9 04 	sts	0x04B9, r1
     fde:	10 92 ba 04 	sts	0x04BA, r1
     fe2:	10 92 bb 04 	sts	0x04BB, r1
     fe6:	10 92 bc 04 	sts	0x04BC, r1

  // @T3 SRP: Task registers which resources it will use.
  //          Indices are in order of the created semaphores.
  for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++) 
        TaskThree.semaphores[i] = false;
     fea:	10 92 be 04 	sts	0x04BE, r1
     fee:	10 92 bf 04 	sts	0x04BF, r1
     ff2:	10 92 c0 04 	sts	0x04C0, r1
     ff6:	10 92 c1 04 	sts	0x04C1, r1
  TaskThree.semaphores[0] = true;
     ffa:	d0 92 bd 04 	sts	0x04BD, r13

  nrk_activate_task (&TaskThree);
     ffe:	8a e9       	ldi	r24, 0x9A	; 154
    1000:	94 e0       	ldi	r25, 0x04	; 4
    1002:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <nrk_activate_task>
}
    1006:	1f 91       	pop	r17
    1008:	0f 91       	pop	r16
    100a:	ff 90       	pop	r15
    100c:	ef 90       	pop	r14
    100e:	df 90       	pop	r13
    1010:	08 95       	ret

00001012 <main>:

int
main ()
{
  uint8_t t;
  nrk_setup_ports();
    1012:	0e 94 10 13 	call	0x2620	; 0x2620 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    1016:	87 e0       	ldi	r24, 0x07	; 7
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	0e 94 5f 13 	call	0x26be	; 0x26be <nrk_setup_uart>

  printf( "Starting up...\r\n" );
    101e:	84 e7       	ldi	r24, 0x74	; 116
    1020:	91 e0       	ldi	r25, 0x01	; 1
    1022:	0e 94 7f 4c 	call	0x98fe	; 0x98fe <puts>

  nrk_init();
    1026:	0e 94 4e 14 	call	0x289c	; 0x289c <nrk_init>

  nrk_led_clr(ORANGE_LED);
    102a:	80 e0       	ldi	r24, 0x00	; 0
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    1032:	8f ef       	ldi	r24, 0xFF	; 255
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
  nrk_led_set(GREEN_LED);
    103a:	81 e0       	ldi	r24, 0x01	; 1
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	0e 94 34 13 	call	0x2668	; 0x2668 <nrk_led_set>
  nrk_led_clr(RED_LED);
    1042:	82 e0       	ldi	r24, 0x02	; 2
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
 
  nrk_time_set(0,0);
    104a:	60 e0       	ldi	r22, 0x00	; 0
    104c:	70 e0       	ldi	r23, 0x00	; 0
    104e:	cb 01       	movw	r24, r22
    1050:	20 e0       	ldi	r18, 0x00	; 0
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	a9 01       	movw	r20, r18
    1056:	0e 94 58 29 	call	0x52b0	; 0x52b0 <nrk_time_set>
  nrk_create_taskset ();
    105a:	0e 94 da 06 	call	0xdb4	; 0xdb4 <nrk_create_taskset>

  my_semaphore = nrk_sem_create(1,2);
    105e:	81 e0       	ldi	r24, 0x01	; 1
    1060:	62 e0       	ldi	r22, 0x02	; 2
    1062:	0e 94 e8 22 	call	0x45d0	; 0x45d0 <nrk_sem_create>
    1066:	90 93 ec 03 	sts	0x03EC, r25
    106a:	80 93 eb 03 	sts	0x03EB, r24
  if(my_semaphore==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
    106e:	00 97       	sbiw	r24, 0x00	; 0
    1070:	21 f4       	brne	.+8      	; 0x107a <main+0x68>
    1072:	8c e1       	ldi	r24, 0x1C	; 28
    1074:	92 e0       	ldi	r25, 0x02	; 2
    1076:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
  nrk_start();
    107a:	0e 94 79 15 	call	0x2af2	; 0x2af2 <nrk_start>
  
  return 0;
}
    107e:	80 e0       	ldi	r24, 0x00	; 0
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	08 95       	ret

00001084 <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	9c 01       	movw	r18, r24
    1088:	2b 50       	subi	r18, 0x0B	; 11
    108a:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    108c:	22 0f       	add	r18, r18
    108e:	33 1f       	adc	r19, r19
    1090:	22 0f       	add	r18, r18
    1092:	33 1f       	adc	r19, r19
    1094:	86 5a       	subi	r24, 0xA6	; 166
    1096:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    1098:	82 0f       	add	r24, r18
    109a:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    109c:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    109e:	c0 98       	cbi	0x18, 0	; 24
    10a0:	28 e1       	ldi	r18, 0x18	; 24
    10a2:	2f b9       	out	0x0f, r18	; 15
    10a4:	77 9b       	sbis	0x0e, 7	; 14
    10a6:	fe cf       	rjmp	.-4      	; 0x10a4 <halRfSetChannel+0x20>
    10a8:	9f b9       	out	0x0f, r25	; 15
    10aa:	77 9b       	sbis	0x0e, 7	; 14
    10ac:	fe cf       	rjmp	.-4      	; 0x10aa <halRfSetChannel+0x26>
    10ae:	8f b9       	out	0x0f, r24	; 15
    10b0:	77 9b       	sbis	0x0e, 7	; 14
    10b2:	fe cf       	rjmp	.-4      	; 0x10b0 <halRfSetChannel+0x2c>
    10b4:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    10b6:	78 94       	sei

} // rfSetChannel
    10b8:	08 95       	ret

000010ba <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    10ba:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    10bc:	c0 98       	cbi	0x18, 0	; 24
    10be:	1f b8       	out	0x0f, r1	; 15
    10c0:	77 9b       	sbis	0x0e, 7	; 14
    10c2:	fe cf       	rjmp	.-4      	; 0x10c0 <halRfWaitForCrystalOscillator+0x6>
    10c4:	8f b1       	in	r24, 0x0f	; 15
    10c6:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    10c8:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    10ca:	86 ff       	sbrs	r24, 6
    10cc:	f6 cf       	rjmp	.-20     	; 0x10ba <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    10ce:	08 95       	ret

000010d0 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    10d0:	80 91 9e 01 	lds	r24, 0x019E
    10d4:	0e 94 42 11 	call	0x2284	; 0x2284 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    10d8:	80 91 9d 01 	lds	r24, 0x019D
    10dc:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_gpio_clr>
}
    10e0:	08 95       	ret

000010e2 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    10e2:	80 91 9e 01 	lds	r24, 0x019E
    10e6:	0e 94 42 11 	call	0x2284	; 0x2284 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    10ea:	80 91 9d 01 	lds	r24, 0x019D
    10ee:	0e 94 42 11 	call	0x2284	; 0x2284 <nrk_gpio_set>
}
    10f2:	08 95       	ret

000010f4 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    10f4:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    10f6:	c0 98       	cbi	0x18, 0	; 24
    10f8:	87 e0       	ldi	r24, 0x07	; 7
    10fa:	8f b9       	out	0x0f, r24	; 15
    10fc:	77 9b       	sbis	0x0e, 7	; 14
    10fe:	fe cf       	rjmp	.-4      	; 0x10fc <rf_power_down+0x8>
    1100:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1102:	c0 98       	cbi	0x18, 0	; 24
    1104:	86 e0       	ldi	r24, 0x06	; 6
    1106:	8f b9       	out	0x0f, r24	; 15
    1108:	77 9b       	sbis	0x0e, 7	; 14
    110a:	fe cf       	rjmp	.-4      	; 0x1108 <__stack+0x9>
    110c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    110e:	78 94       	sei
}
    1110:	08 95       	ret

00001112 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    1112:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    1114:	c0 98       	cbi	0x18, 0	; 24
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	8f b9       	out	0x0f, r24	; 15
    111a:	77 9b       	sbis	0x0e, 7	; 14
    111c:	fe cf       	rjmp	.-4      	; 0x111a <rf_power_up+0x8>
    111e:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    1120:	88 ee       	ldi	r24, 0xE8	; 232
    1122:	93 e0       	ldi	r25, 0x03	; 3
    1124:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    1128:	78 94       	sei

}
    112a:	08 95       	ret

0000112c <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    112c:	80 91 06 06 	lds	r24, 0x0606
    1130:	08 95       	ret

00001132 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    1132:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    1134:	c0 98       	cbi	0x18, 0	; 24
    1136:	89 ec       	ldi	r24, 0xC9	; 201
    1138:	8f b9       	out	0x0f, r24	; 15
    113a:	77 9b       	sbis	0x0e, 7	; 14
    113c:	fe cf       	rjmp	.-4      	; 0x113a <rf_security_set_ctr_counter+0x8>
    113e:	80 e8       	ldi	r24, 0x80	; 128
    1140:	8f b9       	out	0x0f, r24	; 15
    1142:	77 9b       	sbis	0x0e, 7	; 14
    1144:	fe cf       	rjmp	.-4      	; 0x1142 <rf_security_set_ctr_counter+0x10>
    1146:	82 e0       	ldi	r24, 0x02	; 2
    1148:	81 50       	subi	r24, 0x01	; 1
    114a:	df 01       	movw	r26, r30
    114c:	a8 0f       	add	r26, r24
    114e:	b1 1d       	adc	r27, r1
    1150:	9c 91       	ld	r25, X
    1152:	9f b9       	out	0x0f, r25	; 15
    1154:	77 9b       	sbis	0x0e, 7	; 14
    1156:	fe cf       	rjmp	.-4      	; 0x1154 <rf_security_set_ctr_counter+0x22>
    1158:	88 23       	and	r24, r24
    115a:	b1 f7       	brne	.-20     	; 0x1148 <rf_security_set_ctr_counter+0x16>
    115c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    115e:	c0 98       	cbi	0x18, 0	; 24
    1160:	8b ec       	ldi	r24, 0xCB	; 203
    1162:	8f b9       	out	0x0f, r24	; 15
    1164:	77 9b       	sbis	0x0e, 7	; 14
    1166:	fe cf       	rjmp	.-4      	; 0x1164 <rf_security_set_ctr_counter+0x32>
    1168:	80 e8       	ldi	r24, 0x80	; 128
    116a:	8f b9       	out	0x0f, r24	; 15
    116c:	77 9b       	sbis	0x0e, 7	; 14
    116e:	fe cf       	rjmp	.-4      	; 0x116c <rf_security_set_ctr_counter+0x3a>
    1170:	82 e0       	ldi	r24, 0x02	; 2
    1172:	81 50       	subi	r24, 0x01	; 1
    1174:	df 01       	movw	r26, r30
    1176:	a8 0f       	add	r26, r24
    1178:	b1 1d       	adc	r27, r1
    117a:	12 96       	adiw	r26, 0x02	; 2
    117c:	9c 91       	ld	r25, X
    117e:	12 97       	sbiw	r26, 0x02	; 2
    1180:	9f b9       	out	0x0f, r25	; 15
    1182:	77 9b       	sbis	0x0e, 7	; 14
    1184:	fe cf       	rjmp	.-4      	; 0x1182 <rf_security_set_ctr_counter+0x50>
    1186:	88 23       	and	r24, r24
    1188:	a1 f7       	brne	.-24     	; 0x1172 <rf_security_set_ctr_counter+0x40>
    118a:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    118c:	80 81       	ld	r24, Z
    118e:	80 93 07 06 	sts	0x0607, r24
    tx_ctr[1]=counter[1];
    1192:	81 81       	ldd	r24, Z+1	; 0x01
    1194:	80 93 08 06 	sts	0x0608, r24
    tx_ctr[2]=counter[2];
    1198:	82 81       	ldd	r24, Z+2	; 0x02
    119a:	80 93 09 06 	sts	0x0609, r24
    tx_ctr[3]=counter[3];
    119e:	83 81       	ldd	r24, Z+3	; 0x03
    11a0:	80 93 0a 06 	sts	0x060A, r24
}
    11a4:	08 95       	ret

000011a6 <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    11a6:	8f 92       	push	r8
    11a8:	9f 92       	push	r9
    11aa:	af 92       	push	r10
    11ac:	bf 92       	push	r11
    11ae:	cf 92       	push	r12
    11b0:	df 92       	push	r13
    11b2:	ef 92       	push	r14
    11b4:	ff 92       	push	r15
    11b6:	0f 93       	push	r16
    11b8:	1f 93       	push	r17
    11ba:	df 93       	push	r29
    11bc:	cf 93       	push	r28
    11be:	00 d0       	rcall	.+0      	; 0x11c0 <rf_security_set_key+0x1a>
    11c0:	00 d0       	rcall	.+0      	; 0x11c2 <rf_security_set_key+0x1c>
    11c2:	cd b7       	in	r28, 0x3d	; 61
    11c4:	de b7       	in	r29, 0x3e	; 62
    11c6:	e8 2e       	mov	r14, r24
    11c8:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    11ca:	84 e6       	ldi	r24, 0x64	; 100
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
    11d2:	f0 2e       	mov	r15, r16
    11d4:	20 e0       	ldi	r18, 0x00	; 0
    11d6:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    11d8:	8e 01       	movw	r16, r28
    11da:	0f 5f       	subi	r16, 0xFF	; 255
    11dc:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    11de:	f3 e0       	ldi	r31, 0x03	; 3
    11e0:	cf 2e       	mov	r12, r31
    11e2:	d1 2c       	mov	r13, r1
    11e4:	cc 0e       	add	r12, r28
    11e6:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    11e8:	f7 01       	movw	r30, r14
    11ea:	91 90       	ld	r9, Z+
    11ec:	7f 01       	movw	r14, r30
    11ee:	88 24       	eor	r8, r8
    11f0:	80 81       	ld	r24, Z
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	88 29       	or	r24, r8
    11f6:	99 29       	or	r25, r9
    11f8:	9a 83       	std	Y+2, r25	; 0x02
    11fa:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    11fc:	84 e6       	ldi	r24, 0x64	; 100
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	2b 83       	std	Y+3, r18	; 0x03
    1202:	3c 83       	std	Y+4, r19	; 0x04
    1204:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1208:	c0 98       	cbi	0x18, 0	; 24
    120a:	2b 81       	ldd	r18, Y+3	; 0x03
    120c:	3c 81       	ldd	r19, Y+4	; 0x04
    120e:	82 2f       	mov	r24, r18
    1210:	80 68       	ori	r24, 0x80	; 128
    1212:	8f b9       	out	0x0f, r24	; 15
    1214:	77 9b       	sbis	0x0e, 7	; 14
    1216:	fe cf       	rjmp	.-4      	; 0x1214 <rf_security_set_key+0x6e>
    1218:	c9 01       	movw	r24, r18
    121a:	95 95       	asr	r25
    121c:	87 95       	ror	r24
    121e:	80 7c       	andi	r24, 0xC0	; 192
    1220:	8f b9       	out	0x0f, r24	; 15
    1222:	77 9b       	sbis	0x0e, 7	; 14
    1224:	fe cf       	rjmp	.-4      	; 0x1222 <rf_security_set_key+0x7c>
    1226:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1228:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    122a:	81 91       	ld	r24, Z+
    122c:	8f b9       	out	0x0f, r24	; 15
    122e:	77 9b       	sbis	0x0e, 7	; 14
    1230:	fe cf       	rjmp	.-4      	; 0x122e <rf_security_set_key+0x88>
    1232:	ec 15       	cp	r30, r12
    1234:	fd 05       	cpc	r31, r13
    1236:	c9 f7       	brne	.-14     	; 0x122a <rf_security_set_key+0x84>
    1238:	c0 9a       	sbi	0x18, 0	; 24
    123a:	2e 5f       	subi	r18, 0xFE	; 254
    123c:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    123e:	f1 e0       	ldi	r31, 0x01	; 1
    1240:	20 31       	cpi	r18, 0x10	; 16
    1242:	3f 07       	cpc	r19, r31
    1244:	89 f6       	brne	.-94     	; 0x11e8 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    1246:	84 e6       	ldi	r24, 0x64	; 100
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
    124e:	20 e4       	ldi	r18, 0x40	; 64
    1250:	31 e0       	ldi	r19, 0x01	; 1
    1252:	80 e1       	ldi	r24, 0x10	; 16
    1254:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    1256:	1a 82       	std	Y+2, r1	; 0x02
    1258:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    125a:	c0 98       	cbi	0x18, 0	; 24
    125c:	42 2f       	mov	r20, r18
    125e:	40 68       	ori	r20, 0x80	; 128
    1260:	4f b9       	out	0x0f, r20	; 15
    1262:	77 9b       	sbis	0x0e, 7	; 14
    1264:	fe cf       	rjmp	.-4      	; 0x1262 <rf_security_set_key+0xbc>
    1266:	a9 01       	movw	r20, r18
    1268:	55 95       	asr	r21
    126a:	47 95       	ror	r20
    126c:	40 7c       	andi	r20, 0xC0	; 192
    126e:	4f b9       	out	0x0f, r20	; 15
    1270:	77 9b       	sbis	0x0e, 7	; 14
    1272:	fe cf       	rjmp	.-4      	; 0x1270 <rf_security_set_key+0xca>
    1274:	f8 01       	movw	r30, r16
    1276:	41 91       	ld	r20, Z+
    1278:	4f b9       	out	0x0f, r20	; 15
    127a:	77 9b       	sbis	0x0e, 7	; 14
    127c:	fe cf       	rjmp	.-4      	; 0x127a <rf_security_set_key+0xd4>
    127e:	ec 15       	cp	r30, r12
    1280:	fd 05       	cpc	r31, r13
    1282:	c9 f7       	brne	.-14     	; 0x1276 <rf_security_set_key+0xd0>
    1284:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    1286:	c0 98       	cbi	0x18, 0	; 24
    1288:	48 2f       	mov	r20, r24
    128a:	40 68       	ori	r20, 0x80	; 128
    128c:	4f b9       	out	0x0f, r20	; 15
    128e:	77 9b       	sbis	0x0e, 7	; 14
    1290:	fe cf       	rjmp	.-4      	; 0x128e <rf_security_set_key+0xe8>
    1292:	ac 01       	movw	r20, r24
    1294:	55 95       	asr	r21
    1296:	47 95       	ror	r20
    1298:	40 7c       	andi	r20, 0xC0	; 192
    129a:	4f b9       	out	0x0f, r20	; 15
    129c:	77 9b       	sbis	0x0e, 7	; 14
    129e:	fe cf       	rjmp	.-4      	; 0x129c <rf_security_set_key+0xf6>
    12a0:	f8 01       	movw	r30, r16
    12a2:	41 91       	ld	r20, Z+
    12a4:	4f b9       	out	0x0f, r20	; 15
    12a6:	77 9b       	sbis	0x0e, 7	; 14
    12a8:	fe cf       	rjmp	.-4      	; 0x12a6 <rf_security_set_key+0x100>
    12aa:	ec 15       	cp	r30, r12
    12ac:	fd 05       	cpc	r31, r13
    12ae:	c9 f7       	brne	.-14     	; 0x12a2 <rf_security_set_key+0xfc>
    12b0:	c0 9a       	sbi	0x18, 0	; 24
    12b2:	02 96       	adiw	r24, 0x02	; 2
    12b4:	2e 5f       	subi	r18, 0xFE	; 254
    12b6:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    12b8:	41 e0       	ldi	r20, 0x01	; 1
    12ba:	8e 31       	cpi	r24, 0x1E	; 30
    12bc:	94 07       	cpc	r25, r20
    12be:	59 f6       	brne	.-106    	; 0x1256 <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	9a 83       	std	Y+2, r25	; 0x02
    12c6:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    12c8:	c0 98       	cbi	0x18, 0	; 24
    12ca:	8e ec       	ldi	r24, 0xCE	; 206
    12cc:	8f b9       	out	0x0f, r24	; 15
    12ce:	77 9b       	sbis	0x0e, 7	; 14
    12d0:	fe cf       	rjmp	.-4      	; 0x12ce <rf_security_set_key+0x128>
    12d2:	80 e8       	ldi	r24, 0x80	; 128
    12d4:	8f b9       	out	0x0f, r24	; 15
    12d6:	77 9b       	sbis	0x0e, 7	; 14
    12d8:	fe cf       	rjmp	.-4      	; 0x12d6 <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    12da:	c8 01       	movw	r24, r16
    12dc:	02 96       	adiw	r24, 0x02	; 2
    12de:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    12e0:	21 91       	ld	r18, Z+
    12e2:	2f b9       	out	0x0f, r18	; 15
    12e4:	77 9b       	sbis	0x0e, 7	; 14
    12e6:	fe cf       	rjmp	.-4      	; 0x12e4 <rf_security_set_key+0x13e>
    12e8:	e8 17       	cp	r30, r24
    12ea:	f9 07       	cpc	r31, r25
    12ec:	c9 f7       	brne	.-14     	; 0x12e0 <rf_security_set_key+0x13a>
    12ee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    12f0:	c0 98       	cbi	0x18, 0	; 24
    12f2:	8e e9       	ldi	r24, 0x9E	; 158
    12f4:	8f b9       	out	0x0f, r24	; 15
    12f6:	77 9b       	sbis	0x0e, 7	; 14
    12f8:	fe cf       	rjmp	.-4      	; 0x12f6 <rf_security_set_key+0x150>
    12fa:	80 e8       	ldi	r24, 0x80	; 128
    12fc:	8f b9       	out	0x0f, r24	; 15
    12fe:	77 9b       	sbis	0x0e, 7	; 14
    1300:	fe cf       	rjmp	.-4      	; 0x12fe <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1302:	0e 5f       	subi	r16, 0xFE	; 254
    1304:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1306:	f5 01       	movw	r30, r10
    1308:	81 91       	ld	r24, Z+
    130a:	5f 01       	movw	r10, r30
    130c:	8f b9       	out	0x0f, r24	; 15
    130e:	77 9b       	sbis	0x0e, 7	; 14
    1310:	fe cf       	rjmp	.-4      	; 0x130e <rf_security_set_key+0x168>
    1312:	a0 16       	cp	r10, r16
    1314:	b1 06       	cpc	r11, r17
    1316:	b9 f7       	brne	.-18     	; 0x1306 <rf_security_set_key+0x160>
    1318:	c0 9a       	sbi	0x18, 0	; 24
}
    131a:	0f 90       	pop	r0
    131c:	0f 90       	pop	r0
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	1f 91       	pop	r17
    1328:	0f 91       	pop	r16
    132a:	ff 90       	pop	r15
    132c:	ef 90       	pop	r14
    132e:	df 90       	pop	r13
    1330:	cf 90       	pop	r12
    1332:	bf 90       	pop	r11
    1334:	af 90       	pop	r10
    1336:	9f 90       	pop	r9
    1338:	8f 90       	pop	r8
    133a:	08 95       	ret

0000133c <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    133c:	c0 98       	cbi	0x18, 0	; 24
    133e:	89 e1       	ldi	r24, 0x19	; 25
    1340:	8f b9       	out	0x0f, r24	; 15
    1342:	77 9b       	sbis	0x0e, 7	; 14
    1344:	fe cf       	rjmp	.-4      	; 0x1342 <rf_security_enable+0x6>
    1346:	83 e0       	ldi	r24, 0x03	; 3
    1348:	8f b9       	out	0x0f, r24	; 15
    134a:	77 9b       	sbis	0x0e, 7	; 14
    134c:	fe cf       	rjmp	.-4      	; 0x134a <rf_security_enable+0xe>
    134e:	86 e0       	ldi	r24, 0x06	; 6
    1350:	8f b9       	out	0x0f, r24	; 15
    1352:	77 9b       	sbis	0x0e, 7	; 14
    1354:	fe cf       	rjmp	.-4      	; 0x1352 <rf_security_enable+0x16>
    1356:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    1358:	c0 98       	cbi	0x18, 0	; 24
    135a:	8a e1       	ldi	r24, 0x1A	; 26
    135c:	8f b9       	out	0x0f, r24	; 15
    135e:	77 9b       	sbis	0x0e, 7	; 14
    1360:	fe cf       	rjmp	.-4      	; 0x135e <rf_security_enable+0x22>
    1362:	8e e0       	ldi	r24, 0x0E	; 14
    1364:	8f b9       	out	0x0f, r24	; 15
    1366:	77 9b       	sbis	0x0e, 7	; 14
    1368:	fe cf       	rjmp	.-4      	; 0x1366 <rf_security_enable+0x2a>
    136a:	8e e0       	ldi	r24, 0x0E	; 14
    136c:	8f b9       	out	0x0f, r24	; 15
    136e:	77 9b       	sbis	0x0e, 7	; 14
    1370:	fe cf       	rjmp	.-4      	; 0x136e <rf_security_enable+0x32>
    1372:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	80 93 f7 05 	sts	0x05F7, r24
}
    137a:	08 95       	ret

0000137c <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    137c:	c0 98       	cbi	0x18, 0	; 24
    137e:	89 e1       	ldi	r24, 0x19	; 25
    1380:	8f b9       	out	0x0f, r24	; 15
    1382:	77 9b       	sbis	0x0e, 7	; 14
    1384:	fe cf       	rjmp	.-4      	; 0x1382 <rf_security_disable+0x6>
    1386:	81 e0       	ldi	r24, 0x01	; 1
    1388:	8f b9       	out	0x0f, r24	; 15
    138a:	77 9b       	sbis	0x0e, 7	; 14
    138c:	fe cf       	rjmp	.-4      	; 0x138a <rf_security_disable+0xe>
    138e:	84 ec       	ldi	r24, 0xC4	; 196
    1390:	8f b9       	out	0x0f, r24	; 15
    1392:	77 9b       	sbis	0x0e, 7	; 14
    1394:	fe cf       	rjmp	.-4      	; 0x1392 <rf_security_disable+0x16>
    1396:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1398:	10 92 f7 05 	sts	0x05F7, r1
}
    139c:	08 95       	ret

0000139e <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    139e:	80 91 f5 05 	lds	r24, 0x05F5
    13a2:	90 91 f6 05 	lds	r25, 0x05F6
    13a6:	08 95       	ret

000013a8 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	8f 71       	andi	r24, 0x1F	; 31
    13ac:	90 70       	andi	r25, 0x00	; 0
    13ae:	80 6e       	ori	r24, 0xE0	; 224
    13b0:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    13b2:	c0 98       	cbi	0x18, 0	; 24
    13b4:	25 e1       	ldi	r18, 0x15	; 21
    13b6:	2f b9       	out	0x0f, r18	; 15
    13b8:	77 9b       	sbis	0x0e, 7	; 14
    13ba:	fe cf       	rjmp	.-4      	; 0x13b8 <rf_tx_power+0x10>
    13bc:	9f b9       	out	0x0f, r25	; 15
    13be:	77 9b       	sbis	0x0e, 7	; 14
    13c0:	fe cf       	rjmp	.-4      	; 0x13be <rf_tx_power+0x16>
    13c2:	8f b9       	out	0x0f, r24	; 15
    13c4:	77 9b       	sbis	0x0e, 7	; 14
    13c6:	fe cf       	rjmp	.-4      	; 0x13c4 <rf_tx_power+0x1c>
    13c8:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    13ca:	08 95       	ret

000013cc <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    13cc:	0e 94 42 08 	call	0x1084	; 0x1084 <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    13d0:	08 95       	ret

000013d2 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    13d2:	80 91 f8 05 	lds	r24, 0x05F8
    13d6:	90 91 f9 05 	lds	r25, 0x05F9
    13da:	98 60       	ori	r25, 0x08	; 8
    13dc:	90 93 f9 05 	sts	0x05F9, r25
    13e0:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    13e4:	c0 98       	cbi	0x18, 0	; 24
    13e6:	81 e1       	ldi	r24, 0x11	; 17
    13e8:	8f b9       	out	0x0f, r24	; 15
    13ea:	77 9b       	sbis	0x0e, 7	; 14
    13ec:	fe cf       	rjmp	.-4      	; 0x13ea <rf_addr_decode_enable+0x18>
    13ee:	80 91 f9 05 	lds	r24, 0x05F9
    13f2:	8f b9       	out	0x0f, r24	; 15
    13f4:	77 9b       	sbis	0x0e, 7	; 14
    13f6:	fe cf       	rjmp	.-4      	; 0x13f4 <rf_addr_decode_enable+0x22>
    13f8:	80 91 f8 05 	lds	r24, 0x05F8
    13fc:	8f b9       	out	0x0f, r24	; 15
    13fe:	77 9b       	sbis	0x0e, 7	; 14
    1400:	fe cf       	rjmp	.-4      	; 0x13fe <rf_addr_decode_enable+0x2c>
    1402:	c0 9a       	sbi	0x18, 0	; 24
}
    1404:	08 95       	ret

00001406 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    1406:	80 91 f8 05 	lds	r24, 0x05F8
    140a:	90 91 f9 05 	lds	r25, 0x05F9
    140e:	97 7f       	andi	r25, 0xF7	; 247
    1410:	90 93 f9 05 	sts	0x05F9, r25
    1414:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1418:	c0 98       	cbi	0x18, 0	; 24
    141a:	81 e1       	ldi	r24, 0x11	; 17
    141c:	8f b9       	out	0x0f, r24	; 15
    141e:	77 9b       	sbis	0x0e, 7	; 14
    1420:	fe cf       	rjmp	.-4      	; 0x141e <rf_addr_decode_disable+0x18>
    1422:	80 91 f9 05 	lds	r24, 0x05F9
    1426:	8f b9       	out	0x0f, r24	; 15
    1428:	77 9b       	sbis	0x0e, 7	; 14
    142a:	fe cf       	rjmp	.-4      	; 0x1428 <rf_addr_decode_disable+0x22>
    142c:	80 91 f8 05 	lds	r24, 0x05F8
    1430:	8f b9       	out	0x0f, r24	; 15
    1432:	77 9b       	sbis	0x0e, 7	; 14
    1434:	fe cf       	rjmp	.-4      	; 0x1432 <rf_addr_decode_disable+0x2c>
    1436:	c0 9a       	sbi	0x18, 0	; 24
}
    1438:	08 95       	ret

0000143a <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	80 93 05 06 	sts	0x0605, r24
    mdmctrl0 |= 0x0010;
    1440:	80 91 f8 05 	lds	r24, 0x05F8
    1444:	90 91 f9 05 	lds	r25, 0x05F9
    1448:	80 61       	ori	r24, 0x10	; 16
    144a:	90 93 f9 05 	sts	0x05F9, r25
    144e:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1452:	c0 98       	cbi	0x18, 0	; 24
    1454:	81 e1       	ldi	r24, 0x11	; 17
    1456:	8f b9       	out	0x0f, r24	; 15
    1458:	77 9b       	sbis	0x0e, 7	; 14
    145a:	fe cf       	rjmp	.-4      	; 0x1458 <rf_auto_ack_enable+0x1e>
    145c:	80 91 f9 05 	lds	r24, 0x05F9
    1460:	8f b9       	out	0x0f, r24	; 15
    1462:	77 9b       	sbis	0x0e, 7	; 14
    1464:	fe cf       	rjmp	.-4      	; 0x1462 <rf_auto_ack_enable+0x28>
    1466:	80 91 f8 05 	lds	r24, 0x05F8
    146a:	8f b9       	out	0x0f, r24	; 15
    146c:	77 9b       	sbis	0x0e, 7	; 14
    146e:	fe cf       	rjmp	.-4      	; 0x146c <rf_auto_ack_enable+0x32>
    1470:	c0 9a       	sbi	0x18, 0	; 24
}
    1472:	08 95       	ret

00001474 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    1474:	10 92 05 06 	sts	0x0605, r1
    mdmctrl0 &= (~0x0010);
    1478:	80 91 f8 05 	lds	r24, 0x05F8
    147c:	90 91 f9 05 	lds	r25, 0x05F9
    1480:	8f 7e       	andi	r24, 0xEF	; 239
    1482:	90 93 f9 05 	sts	0x05F9, r25
    1486:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    148a:	c0 98       	cbi	0x18, 0	; 24
    148c:	81 e1       	ldi	r24, 0x11	; 17
    148e:	8f b9       	out	0x0f, r24	; 15
    1490:	77 9b       	sbis	0x0e, 7	; 14
    1492:	fe cf       	rjmp	.-4      	; 0x1490 <rf_auto_ack_disable+0x1c>
    1494:	80 91 f9 05 	lds	r24, 0x05F9
    1498:	8f b9       	out	0x0f, r24	; 15
    149a:	77 9b       	sbis	0x0e, 7	; 14
    149c:	fe cf       	rjmp	.-4      	; 0x149a <rf_auto_ack_disable+0x26>
    149e:	80 91 f8 05 	lds	r24, 0x05F8
    14a2:	8f b9       	out	0x0f, r24	; 15
    14a4:	77 9b       	sbis	0x0e, 7	; 14
    14a6:	fe cf       	rjmp	.-4      	; 0x14a4 <rf_auto_ack_disable+0x30>
    14a8:	c0 9a       	sbi	0x18, 0	; 24
}
    14aa:	08 95       	ret

000014ac <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    14ac:	df 93       	push	r29
    14ae:	cf 93       	push	r28
    14b0:	00 d0       	rcall	.+0      	; 0x14b2 <rf_addr_decode_set_my_mac+0x6>
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
    14b6:	9a 83       	std	Y+2, r25	; 0x02
    14b8:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    14ba:	90 93 01 06 	sts	0x0601, r25
    14be:	80 93 00 06 	sts	0x0600, r24
    nrk_spin_wait_us(500);
    14c2:	84 ef       	ldi	r24, 0xF4	; 244
    14c4:	91 e0       	ldi	r25, 0x01	; 1
    14c6:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    14ca:	c0 98       	cbi	0x18, 0	; 24
    14cc:	8a ee       	ldi	r24, 0xEA	; 234
    14ce:	8f b9       	out	0x0f, r24	; 15
    14d0:	77 9b       	sbis	0x0e, 7	; 14
    14d2:	fe cf       	rjmp	.-4      	; 0x14d0 <rf_addr_decode_set_my_mac+0x24>
    14d4:	80 e8       	ldi	r24, 0x80	; 128
    14d6:	8f b9       	out	0x0f, r24	; 15
    14d8:	77 9b       	sbis	0x0e, 7	; 14
    14da:	fe cf       	rjmp	.-4      	; 0x14d8 <rf_addr_decode_set_my_mac+0x2c>
    14dc:	fe 01       	movw	r30, r28
    14de:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    14e0:	ce 01       	movw	r24, r28
    14e2:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    14e4:	21 91       	ld	r18, Z+
    14e6:	2f b9       	out	0x0f, r18	; 15
    14e8:	77 9b       	sbis	0x0e, 7	; 14
    14ea:	fe cf       	rjmp	.-4      	; 0x14e8 <rf_addr_decode_set_my_mac+0x3c>
    14ec:	e8 17       	cp	r30, r24
    14ee:	f9 07       	cpc	r31, r25
    14f0:	c9 f7       	brne	.-14     	; 0x14e4 <rf_addr_decode_set_my_mac+0x38>
    14f2:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    14f4:	84 ef       	ldi	r24, 0xF4	; 244
    14f6:	91 e0       	ldi	r25, 0x01	; 1
    14f8:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
}
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	cf 91       	pop	r28
    1502:	df 91       	pop	r29
    1504:	08 95       	ret

00001506 <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    1506:	cf 93       	push	r28
    1508:	df 93       	push	r29
    150a:	ec 01       	movw	r28, r24
    150c:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    150e:	c0 98       	cbi	0x18, 0	; 24
    1510:	98 e0       	ldi	r25, 0x08	; 8
    1512:	9f b9       	out	0x0f, r25	; 15
    1514:	77 9b       	sbis	0x0e, 7	; 14
    1516:	fe cf       	rjmp	.-4      	; 0x1514 <rf_set_rx+0xe>
    1518:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    151a:	c0 98       	cbi	0x18, 0	; 24
    151c:	98 e0       	ldi	r25, 0x08	; 8
    151e:	9f b9       	out	0x0f, r25	; 15
    1520:	77 9b       	sbis	0x0e, 7	; 14
    1522:	fe cf       	rjmp	.-4      	; 0x1520 <rf_set_rx+0x1a>
    1524:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    1526:	0e 94 42 08 	call	0x1084	; 0x1084 <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    152a:	d0 93 fb 05 	sts	0x05FB, r29
    152e:	c0 93 fa 05 	sts	0x05FA, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1532:	df 91       	pop	r29
    1534:	cf 91       	pop	r28
    1536:	08 95       	ret

00001538 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    1538:	df 92       	push	r13
    153a:	ef 92       	push	r14
    153c:	ff 92       	push	r15
    153e:	0f 93       	push	r16
    1540:	1f 93       	push	r17
    1542:	df 93       	push	r29
    1544:	cf 93       	push	r28
    1546:	00 d0       	rcall	.+0      	; 0x1548 <rf_init+0x10>
    1548:	cd b7       	in	r28, 0x3d	; 61
    154a:	de b7       	in	r29, 0x3e	; 62
    154c:	8c 01       	movw	r16, r24
    154e:	d6 2e       	mov	r13, r22
    1550:	5a 83       	std	Y+2, r21	; 0x02
    1552:	49 83       	std	Y+1, r20	; 0x01
    1554:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    1556:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    1558:	88 ee       	ldi	r24, 0xE8	; 232
    155a:	93 e0       	ldi	r25, 0x03	; 3
    155c:	0e 94 9f 13 	call	0x273e	; 0x273e <halWait>
    SET_RESET_ACTIVE();
    1560:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    1562:	81 e0       	ldi	r24, 0x01	; 1
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	0e 94 9f 13 	call	0x273e	; 0x273e <halWait>
    SET_RESET_INACTIVE();
    156a:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    156c:	84 e6       	ldi	r24, 0x64	; 100
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	0e 94 9f 13 	call	0x273e	; 0x273e <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    1574:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    1576:	c0 98       	cbi	0x18, 0	; 24
    1578:	81 e0       	ldi	r24, 0x01	; 1
    157a:	8f b9       	out	0x0f, r24	; 15
    157c:	77 9b       	sbis	0x0e, 7	; 14
    157e:	fe cf       	rjmp	.-4      	; 0x157c <rf_init+0x44>
    1580:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1582:	82 ee       	ldi	r24, 0xE2	; 226
    1584:	92 e0       	ldi	r25, 0x02	; 2
    1586:	90 93 f9 05 	sts	0x05F9, r25
    158a:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    158e:	c0 98       	cbi	0x18, 0	; 24
    1590:	81 e1       	ldi	r24, 0x11	; 17
    1592:	8f b9       	out	0x0f, r24	; 15
    1594:	77 9b       	sbis	0x0e, 7	; 14
    1596:	fe cf       	rjmp	.-4      	; 0x1594 <rf_init+0x5c>
    1598:	80 91 f9 05 	lds	r24, 0x05F9
    159c:	8f b9       	out	0x0f, r24	; 15
    159e:	77 9b       	sbis	0x0e, 7	; 14
    15a0:	fe cf       	rjmp	.-4      	; 0x159e <rf_init+0x66>
    15a2:	80 91 f8 05 	lds	r24, 0x05F8
    15a6:	8f b9       	out	0x0f, r24	; 15
    15a8:	77 9b       	sbis	0x0e, 7	; 14
    15aa:	fe cf       	rjmp	.-4      	; 0x15a8 <rf_init+0x70>
    15ac:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    15ae:	c0 98       	cbi	0x18, 0	; 24
    15b0:	82 e1       	ldi	r24, 0x12	; 18
    15b2:	8f b9       	out	0x0f, r24	; 15
    15b4:	77 9b       	sbis	0x0e, 7	; 14
    15b6:	fe cf       	rjmp	.-4      	; 0x15b4 <rf_init+0x7c>
    15b8:	85 e0       	ldi	r24, 0x05	; 5
    15ba:	8f b9       	out	0x0f, r24	; 15
    15bc:	77 9b       	sbis	0x0e, 7	; 14
    15be:	fe cf       	rjmp	.-4      	; 0x15bc <rf_init+0x84>
    15c0:	1f b8       	out	0x0f, r1	; 15
    15c2:	77 9b       	sbis	0x0e, 7	; 14
    15c4:	fe cf       	rjmp	.-4      	; 0x15c2 <rf_init+0x8a>
    15c6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    15c8:	c0 98       	cbi	0x18, 0	; 24
    15ca:	8c e1       	ldi	r24, 0x1C	; 28
    15cc:	8f b9       	out	0x0f, r24	; 15
    15ce:	77 9b       	sbis	0x0e, 7	; 14
    15d0:	fe cf       	rjmp	.-4      	; 0x15ce <rf_init+0x96>
    15d2:	1f b8       	out	0x0f, r1	; 15
    15d4:	77 9b       	sbis	0x0e, 7	; 14
    15d6:	fe cf       	rjmp	.-4      	; 0x15d4 <rf_init+0x9c>
    15d8:	8f e7       	ldi	r24, 0x7F	; 127
    15da:	8f b9       	out	0x0f, r24	; 15
    15dc:	77 9b       	sbis	0x0e, 7	; 14
    15de:	fe cf       	rjmp	.-4      	; 0x15dc <rf_init+0xa4>
    15e0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    15e2:	c0 98       	cbi	0x18, 0	; 24
    15e4:	89 e1       	ldi	r24, 0x19	; 25
    15e6:	8f b9       	out	0x0f, r24	; 15
    15e8:	77 9b       	sbis	0x0e, 7	; 14
    15ea:	fe cf       	rjmp	.-4      	; 0x15e8 <rf_init+0xb0>
    15ec:	81 e0       	ldi	r24, 0x01	; 1
    15ee:	8f b9       	out	0x0f, r24	; 15
    15f0:	77 9b       	sbis	0x0e, 7	; 14
    15f2:	fe cf       	rjmp	.-4      	; 0x15f0 <rf_init+0xb8>
    15f4:	84 ec       	ldi	r24, 0xC4	; 196
    15f6:	8f b9       	out	0x0f, r24	; 15
    15f8:	77 9b       	sbis	0x0e, 7	; 14
    15fa:	fe cf       	rjmp	.-4      	; 0x15f8 <rf_init+0xc0>
    15fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    15fe:	c0 98       	cbi	0x18, 0	; 24
    1600:	87 e1       	ldi	r24, 0x17	; 23
    1602:	8f b9       	out	0x0f, r24	; 15
    1604:	77 9b       	sbis	0x0e, 7	; 14
    1606:	fe cf       	rjmp	.-4      	; 0x1604 <rf_init+0xcc>
    1608:	8a e1       	ldi	r24, 0x1A	; 26
    160a:	8f b9       	out	0x0f, r24	; 15
    160c:	77 9b       	sbis	0x0e, 7	; 14
    160e:	fe cf       	rjmp	.-4      	; 0x160c <rf_init+0xd4>
    1610:	86 e5       	ldi	r24, 0x56	; 86
    1612:	8f b9       	out	0x0f, r24	; 15
    1614:	77 9b       	sbis	0x0e, 7	; 14
    1616:	fe cf       	rjmp	.-4      	; 0x1614 <rf_init+0xdc>
    1618:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    161a:	84 ef       	ldi	r24, 0xF4	; 244
    161c:	91 e0       	ldi	r25, 0x01	; 1
    161e:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1622:	c0 98       	cbi	0x18, 0	; 24
    1624:	88 ee       	ldi	r24, 0xE8	; 232
    1626:	8f b9       	out	0x0f, r24	; 15
    1628:	77 9b       	sbis	0x0e, 7	; 14
    162a:	fe cf       	rjmp	.-4      	; 0x1628 <rf_init+0xf0>
    162c:	80 e8       	ldi	r24, 0x80	; 128
    162e:	8f b9       	out	0x0f, r24	; 15
    1630:	77 9b       	sbis	0x0e, 7	; 14
    1632:	fe cf       	rjmp	.-4      	; 0x1630 <rf_init+0xf8>
    1634:	fe 01       	movw	r30, r28
    1636:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    1638:	ce 01       	movw	r24, r28
    163a:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    163c:	21 91       	ld	r18, Z+
    163e:	2f b9       	out	0x0f, r18	; 15
    1640:	77 9b       	sbis	0x0e, 7	; 14
    1642:	fe cf       	rjmp	.-4      	; 0x1640 <rf_init+0x108>
    1644:	e8 17       	cp	r30, r24
    1646:	f9 07       	cpc	r31, r25
    1648:	c9 f7       	brne	.-14     	; 0x163c <rf_init+0x104>
    164a:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    164c:	84 ef       	ldi	r24, 0xF4	; 244
    164e:	91 e0       	ldi	r25, 0x01	; 1
    1650:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    1654:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    1656:	8d 2d       	mov	r24, r13
    1658:	0e 94 42 08 	call	0x1084	; 0x1084 <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    165c:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    165e:	10 93 fb 05 	sts	0x05FB, r17
    1662:	00 93 fa 05 	sts	0x05FA, r16
    rfSettings.panId = panId;
    1666:	89 81       	ldd	r24, Y+1	; 0x01
    1668:	9a 81       	ldd	r25, Y+2	; 0x02
    166a:	90 93 ff 05 	sts	0x05FF, r25
    166e:	80 93 fe 05 	sts	0x05FE, r24
    rfSettings.myAddr = myAddr;
    1672:	f0 92 01 06 	sts	0x0601, r15
    1676:	e0 92 00 06 	sts	0x0600, r14
    rfSettings.txSeqNumber = 0;
    167a:	10 92 fc 05 	sts	0x05FC, r1
    rfSettings.receiveOn = FALSE;
    167e:	10 92 02 06 	sts	0x0602, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1682:	0e 94 5d 08 	call	0x10ba	; 0x10ba <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    1686:	10 92 05 06 	sts	0x0605, r1
    security_enable=0;
    168a:	10 92 f7 05 	sts	0x05F7, r1
    last_pkt_encrypted=0;
    168e:	10 92 06 06 	sts	0x0606, r1
} // rf_init()
    1692:	0f 90       	pop	r0
    1694:	0f 90       	pop	r0
    1696:	cf 91       	pop	r28
    1698:	df 91       	pop	r29
    169a:	1f 91       	pop	r17
    169c:	0f 91       	pop	r16
    169e:	ff 90       	pop	r15
    16a0:	ef 90       	pop	r14
    16a2:	df 90       	pop	r13
    16a4:	08 95       	ret

000016a6 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	80 93 02 06 	sts	0x0602, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    16ac:	c0 98       	cbi	0x18, 0	; 24
    16ae:	83 e0       	ldi	r24, 0x03	; 3
    16b0:	8f b9       	out	0x0f, r24	; 15
    16b2:	77 9b       	sbis	0x0e, 7	; 14
    16b4:	fe cf       	rjmp	.-4      	; 0x16b2 <rf_rx_on+0xc>
    16b6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    16b8:	c0 98       	cbi	0x18, 0	; 24
    16ba:	88 e0       	ldi	r24, 0x08	; 8
    16bc:	8f b9       	out	0x0f, r24	; 15
    16be:	77 9b       	sbis	0x0e, 7	; 14
    16c0:	fe cf       	rjmp	.-4      	; 0x16be <rf_rx_on+0x18>
    16c2:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    16c4:	10 92 0b 06 	sts	0x060B, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    16c8:	08 95       	ret

000016ca <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    16ca:	81 e0       	ldi	r24, 0x01	; 1
    16cc:	80 93 02 06 	sts	0x0602, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    16d0:	c0 98       	cbi	0x18, 0	; 24
    16d2:	83 e0       	ldi	r24, 0x03	; 3
    16d4:	8f b9       	out	0x0f, r24	; 15
    16d6:	77 9b       	sbis	0x0e, 7	; 14
    16d8:	fe cf       	rjmp	.-4      	; 0x16d6 <rf_polling_rx_on+0xc>
    16da:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    16dc:	c0 98       	cbi	0x18, 0	; 24
    16de:	88 e0       	ldi	r24, 0x08	; 8
    16e0:	8f b9       	out	0x0f, r24	; 15
    16e2:	77 9b       	sbis	0x0e, 7	; 14
    16e4:	fe cf       	rjmp	.-4      	; 0x16e2 <rf_polling_rx_on+0x18>
    16e6:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    16e8:	10 92 0b 06 	sts	0x060B, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    16ec:	08 95       	ret

000016ee <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    16ee:	10 92 02 06 	sts	0x0602, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    16f2:	c0 98       	cbi	0x18, 0	; 24
    16f4:	86 e0       	ldi	r24, 0x06	; 6
    16f6:	8f b9       	out	0x0f, r24	; 15
    16f8:	77 9b       	sbis	0x0e, 7	; 14
    16fa:	fe cf       	rjmp	.-4      	; 0x16f8 <rf_rx_off+0xa>
    16fc:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    16fe:	10 92 0b 06 	sts	0x060B, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1702:	08 95       	ret

00001704 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1704:	bf 92       	push	r11
    1706:	cf 92       	push	r12
    1708:	df 92       	push	r13
    170a:	ef 92       	push	r14
    170c:	ff 92       	push	r15
    170e:	0f 93       	push	r16
    1710:	1f 93       	push	r17
    1712:	df 93       	push	r29
    1714:	cf 93       	push	r28
    1716:	00 d0       	rcall	.+0      	; 0x1718 <rf_tx_tdma_packet+0x14>
    1718:	0f 92       	push	r0
    171a:	cd b7       	in	r28, 0x3d	; 61
    171c:	de b7       	in	r29, 0x3e	; 62
    171e:	8c 01       	movw	r16, r24
    1720:	6b 01       	movw	r12, r22
    1722:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    1724:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1728:	c0 98       	cbi	0x18, 0	; 24
    172a:	88 e0       	ldi	r24, 0x08	; 8
    172c:	8f b9       	out	0x0f, r24	; 15
    172e:	77 9b       	sbis	0x0e, 7	; 14
    1730:	fe cf       	rjmp	.-4      	; 0x172e <rf_tx_tdma_packet+0x2a>
    1732:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1734:	c0 98       	cbi	0x18, 0	; 24
    1736:	88 e0       	ldi	r24, 0x08	; 8
    1738:	8f b9       	out	0x0f, r24	; 15
    173a:	77 9b       	sbis	0x0e, 7	; 14
    173c:	fe cf       	rjmp	.-4      	; 0x173a <rf_tx_tdma_packet+0x36>
    173e:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1740:	0e 99       	sbic	0x01, 6	; 1
    1742:	fe cf       	rjmp	.-4      	; 0x1740 <rf_tx_tdma_packet+0x3c>
    1744:	84 99       	sbic	0x10, 4	; 16
    1746:	fc cf       	rjmp	.-8      	; 0x1740 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1748:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    174a:	c0 98       	cbi	0x18, 0	; 24
    174c:	89 e0       	ldi	r24, 0x09	; 9
    174e:	8f b9       	out	0x0f, r24	; 15
    1750:	77 9b       	sbis	0x0e, 7	; 14
    1752:	fe cf       	rjmp	.-4      	; 0x1750 <rf_tx_tdma_packet+0x4c>
    1754:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1756:	c0 98       	cbi	0x18, 0	; 24
    1758:	89 e0       	ldi	r24, 0x09	; 9
    175a:	8f b9       	out	0x0f, r24	; 15
    175c:	77 9b       	sbis	0x0e, 7	; 14
    175e:	fe cf       	rjmp	.-4      	; 0x175c <rf_tx_tdma_packet+0x58>
    1760:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1762:	d8 01       	movw	r26, r16
    1764:	12 96       	adiw	r26, 0x02	; 2
    1766:	5c 91       	ld	r21, X
    1768:	12 97       	sbiw	r26, 0x02	; 2
    176a:	25 2f       	mov	r18, r21
    176c:	33 27       	eor	r19, r19
    176e:	27 fd       	sbrc	r18, 7
    1770:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    1772:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    1774:	40 e0       	ldi	r20, 0x00	; 0
    1776:	0a c0       	rjmp	.+20     	; 0x178c <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1778:	d8 01       	movw	r26, r16
    177a:	13 96       	adiw	r26, 0x03	; 3
    177c:	ed 91       	ld	r30, X+
    177e:	fc 91       	ld	r31, X
    1780:	14 97       	sbiw	r26, 0x04	; 4
    1782:	e8 0f       	add	r30, r24
    1784:	f9 1f       	adc	r31, r25
    1786:	80 81       	ld	r24, Z
    1788:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    178a:	4f 5f       	subi	r20, 0xFF	; 255
    178c:	84 2f       	mov	r24, r20
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	82 17       	cp	r24, r18
    1792:	93 07       	cpc	r25, r19
    1794:	8c f3       	brlt	.-30     	; 0x1778 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1796:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1798:	c0 98       	cbi	0x18, 0	; 24
    179a:	8e e3       	ldi	r24, 0x3E	; 62
    179c:	8f b9       	out	0x0f, r24	; 15
    179e:	77 9b       	sbis	0x0e, 7	; 14
    17a0:	fe cf       	rjmp	.-4      	; 0x179e <rf_tx_tdma_packet+0x9a>
    17a2:	5f b9       	out	0x0f, r21	; 15
    17a4:	77 9b       	sbis	0x0e, 7	; 14
    17a6:	fe cf       	rjmp	.-4      	; 0x17a4 <rf_tx_tdma_packet+0xa0>
    17a8:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    17aa:	f8 01       	movw	r30, r16
    17ac:	86 81       	ldd	r24, Z+6	; 0x06
    17ae:	88 23       	and	r24, r24
    17b0:	19 f0       	breq	.+6      	; 0x17b8 <rf_tx_tdma_packet+0xb4>
    17b2:	81 e6       	ldi	r24, 0x61	; 97
    17b4:	98 e8       	ldi	r25, 0x88	; 136
    17b6:	02 c0       	rjmp	.+4      	; 0x17bc <rf_tx_tdma_packet+0xb8>
    17b8:	81 e4       	ldi	r24, 0x41	; 65
    17ba:	98 e8       	ldi	r25, 0x88	; 136
    17bc:	9a 83       	std	Y+2, r25	; 0x02
    17be:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    17c0:	c0 98       	cbi	0x18, 0	; 24
    17c2:	8e e3       	ldi	r24, 0x3E	; 62
    17c4:	8f b9       	out	0x0f, r24	; 15
    17c6:	77 9b       	sbis	0x0e, 7	; 14
    17c8:	fe cf       	rjmp	.-4      	; 0x17c6 <rf_tx_tdma_packet+0xc2>
    17ca:	fe 01       	movw	r30, r28
    17cc:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    17ce:	ce 01       	movw	r24, r28
    17d0:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    17d2:	21 91       	ld	r18, Z+
    17d4:	2f b9       	out	0x0f, r18	; 15
    17d6:	77 9b       	sbis	0x0e, 7	; 14
    17d8:	fe cf       	rjmp	.-4      	; 0x17d6 <rf_tx_tdma_packet+0xd2>
    17da:	e8 17       	cp	r30, r24
    17dc:	f9 07       	cpc	r31, r25
    17de:	c9 f7       	brne	.-14     	; 0x17d2 <rf_tx_tdma_packet+0xce>
    17e0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    17e2:	c0 98       	cbi	0x18, 0	; 24
    17e4:	8e e3       	ldi	r24, 0x3E	; 62
    17e6:	8f b9       	out	0x0f, r24	; 15
    17e8:	77 9b       	sbis	0x0e, 7	; 14
    17ea:	fe cf       	rjmp	.-4      	; 0x17e8 <rf_tx_tdma_packet+0xe4>
    17ec:	80 91 fc 05 	lds	r24, 0x05FC
    17f0:	8f b9       	out	0x0f, r24	; 15
    17f2:	77 9b       	sbis	0x0e, 7	; 14
    17f4:	fe cf       	rjmp	.-4      	; 0x17f2 <rf_tx_tdma_packet+0xee>
    17f6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    17f8:	c0 98       	cbi	0x18, 0	; 24
    17fa:	8e e3       	ldi	r24, 0x3E	; 62
    17fc:	8f b9       	out	0x0f, r24	; 15
    17fe:	77 9b       	sbis	0x0e, 7	; 14
    1800:	fe cf       	rjmp	.-4      	; 0x17fe <rf_tx_tdma_packet+0xfa>
    1802:	80 e0       	ldi	r24, 0x00	; 0
    1804:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1806:	fc 01       	movw	r30, r24
    1808:	e6 50       	subi	r30, 0x06	; 6
    180a:	fa 4f       	sbci	r31, 0xFA	; 250

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    180c:	24 81       	ldd	r18, Z+4	; 0x04
    180e:	2f b9       	out	0x0f, r18	; 15
    1810:	77 9b       	sbis	0x0e, 7	; 14
    1812:	fe cf       	rjmp	.-4      	; 0x1810 <rf_tx_tdma_packet+0x10c>
    1814:	01 96       	adiw	r24, 0x01	; 1
    1816:	82 30       	cpi	r24, 0x02	; 2
    1818:	91 05       	cpc	r25, r1
    181a:	a9 f7       	brne	.-22     	; 0x1806 <rf_tx_tdma_packet+0x102>
    181c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    181e:	c0 98       	cbi	0x18, 0	; 24
    1820:	8e e3       	ldi	r24, 0x3E	; 62
    1822:	8f b9       	out	0x0f, r24	; 15
    1824:	77 9b       	sbis	0x0e, 7	; 14
    1826:	fe cf       	rjmp	.-4      	; 0x1824 <rf_tx_tdma_packet+0x120>
    1828:	80 e0       	ldi	r24, 0x00	; 0
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	f8 01       	movw	r30, r16
    182e:	e8 0f       	add	r30, r24
    1830:	f9 1f       	adc	r31, r25
    1832:	20 81       	ld	r18, Z
    1834:	2f b9       	out	0x0f, r18	; 15
    1836:	77 9b       	sbis	0x0e, 7	; 14
    1838:	fe cf       	rjmp	.-4      	; 0x1836 <rf_tx_tdma_packet+0x132>
    183a:	01 96       	adiw	r24, 0x01	; 1
    183c:	82 30       	cpi	r24, 0x02	; 2
    183e:	91 05       	cpc	r25, r1
    1840:	a9 f7       	brne	.-22     	; 0x182c <rf_tx_tdma_packet+0x128>
    1842:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1844:	c0 98       	cbi	0x18, 0	; 24
    1846:	8e e3       	ldi	r24, 0x3E	; 62
    1848:	8f b9       	out	0x0f, r24	; 15
    184a:	77 9b       	sbis	0x0e, 7	; 14
    184c:	fe cf       	rjmp	.-4      	; 0x184a <rf_tx_tdma_packet+0x146>
    184e:	80 e0       	ldi	r24, 0x00	; 0
    1850:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1852:	fc 01       	movw	r30, r24
    1854:	e6 50       	subi	r30, 0x06	; 6
    1856:	fa 4f       	sbci	r31, 0xFA	; 250
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1858:	26 81       	ldd	r18, Z+6	; 0x06
    185a:	2f b9       	out	0x0f, r18	; 15
    185c:	77 9b       	sbis	0x0e, 7	; 14
    185e:	fe cf       	rjmp	.-4      	; 0x185c <rf_tx_tdma_packet+0x158>
    1860:	01 96       	adiw	r24, 0x01	; 1
    1862:	82 30       	cpi	r24, 0x02	; 2
    1864:	91 05       	cpc	r25, r1
    1866:	a9 f7       	brne	.-22     	; 0x1852 <rf_tx_tdma_packet+0x14e>
    1868:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    186a:	c6 01       	movw	r24, r12
    186c:	b7 01       	movw	r22, r14
    186e:	0e 94 fb 2e 	call	0x5df6	; 0x5df6 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1872:	d8 01       	movw	r26, r16
    1874:	15 96       	adiw	r26, 0x05	; 5
    1876:	8c 91       	ld	r24, X
    1878:	15 97       	sbiw	r26, 0x05	; 5
    187a:	88 23       	and	r24, r24
    187c:	a9 f1       	breq	.+106    	; 0x18e8 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    187e:	80 91 02 06 	lds	r24, 0x0602
    1882:	88 23       	and	r24, r24
    1884:	31 f4       	brne	.+12     	; 0x1892 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1886:	c0 98       	cbi	0x18, 0	; 24
    1888:	83 e0       	ldi	r24, 0x03	; 3
    188a:	8f b9       	out	0x0f, r24	; 15
    188c:	77 9b       	sbis	0x0e, 7	; 14
    188e:	fe cf       	rjmp	.-4      	; 0x188c <rf_tx_tdma_packet+0x188>
    1890:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1892:	c0 98       	cbi	0x18, 0	; 24
    1894:	1f b8       	out	0x0f, r1	; 15
    1896:	77 9b       	sbis	0x0e, 7	; 14
    1898:	fe cf       	rjmp	.-4      	; 0x1896 <rf_tx_tdma_packet+0x192>
    189a:	8f b1       	in	r24, 0x0f	; 15
    189c:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    189e:	81 ff       	sbrs	r24, 1
    18a0:	f8 cf       	rjmp	.-16     	; 0x1892 <rf_tx_tdma_packet+0x18e>
    18a2:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    18a4:	a5 e0       	ldi	r26, 0x05	; 5
    18a6:	ea 2e       	mov	r14, r26
    18a8:	c0 98       	cbi	0x18, 0	; 24
    18aa:	ef b8       	out	0x0f, r14	; 15
    18ac:	77 9b       	sbis	0x0e, 7	; 14
    18ae:	fe cf       	rjmp	.-4      	; 0x18ac <rf_tx_tdma_packet+0x1a8>
    18b0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    18b2:	c0 98       	cbi	0x18, 0	; 24
    18b4:	1f b8       	out	0x0f, r1	; 15
    18b6:	77 9b       	sbis	0x0e, 7	; 14
    18b8:	fe cf       	rjmp	.-4      	; 0x18b6 <rf_tx_tdma_packet+0x1b2>
    18ba:	cf b0       	in	r12, 0x0f	; 15
    18bc:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    18be:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    18c0:	25 36       	cpi	r18, 0x65	; 101
    18c2:	49 f4       	brne	.+18     	; 0x18d6 <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    18c4:	78 94       	sei
                nrk_sem_post(radio_sem);
    18c6:	80 91 f5 05 	lds	r24, 0x05F5
    18ca:	90 91 f6 05 	lds	r25, 0x05F6
    18ce:	0e 94 8f 23 	call	0x471e	; 0x471e <nrk_sem_post>
                return FALSE;
    18d2:	80 e0       	ldi	r24, 0x00	; 0
    18d4:	60 c0       	rjmp	.+192    	; 0x1996 <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    18d6:	84 e6       	ldi	r24, 0x64	; 100
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	2b 83       	std	Y+3, r18	; 0x03
    18dc:	0e 94 9f 13 	call	0x273e	; 0x273e <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    18e0:	2b 81       	ldd	r18, Y+3	; 0x03
    18e2:	c3 fe       	sbrs	r12, 3
    18e4:	e1 cf       	rjmp	.-62     	; 0x18a8 <rf_tx_tdma_packet+0x1a4>
    18e6:	06 c0       	rjmp	.+12     	; 0x18f4 <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    18e8:	c0 98       	cbi	0x18, 0	; 24
    18ea:	84 e0       	ldi	r24, 0x04	; 4
    18ec:	8f b9       	out	0x0f, r24	; 15
    18ee:	77 9b       	sbis	0x0e, 7	; 14
    18f0:	fe cf       	rjmp	.-4      	; 0x18ee <rf_tx_tdma_packet+0x1ea>
    18f2:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    18f4:	c0 98       	cbi	0x18, 0	; 24
    18f6:	8e e3       	ldi	r24, 0x3E	; 62
    18f8:	8f b9       	out	0x0f, r24	; 15
    18fa:	77 9b       	sbis	0x0e, 7	; 14
    18fc:	fe cf       	rjmp	.-4      	; 0x18fa <rf_tx_tdma_packet+0x1f6>
    18fe:	40 e0       	ldi	r20, 0x00	; 0
    1900:	0c c0       	rjmp	.+24     	; 0x191a <rf_tx_tdma_packet+0x216>
    1902:	d8 01       	movw	r26, r16
    1904:	13 96       	adiw	r26, 0x03	; 3
    1906:	ed 91       	ld	r30, X+
    1908:	fc 91       	ld	r31, X
    190a:	14 97       	sbiw	r26, 0x04	; 4
    190c:	e8 0f       	add	r30, r24
    190e:	f9 1f       	adc	r31, r25
    1910:	80 81       	ld	r24, Z
    1912:	8f b9       	out	0x0f, r24	; 15
    1914:	77 9b       	sbis	0x0e, 7	; 14
    1916:	fe cf       	rjmp	.-4      	; 0x1914 <rf_tx_tdma_packet+0x210>
    1918:	4f 5f       	subi	r20, 0xFF	; 255
    191a:	84 2f       	mov	r24, r20
    191c:	90 e0       	ldi	r25, 0x00	; 0
    191e:	f8 01       	movw	r30, r16
    1920:	22 81       	ldd	r18, Z+2	; 0x02
    1922:	33 27       	eor	r19, r19
    1924:	27 fd       	sbrc	r18, 7
    1926:	30 95       	com	r19
    1928:	82 17       	cp	r24, r18
    192a:	93 07       	cpc	r25, r19
    192c:	54 f3       	brlt	.-44     	; 0x1902 <rf_tx_tdma_packet+0x1fe>
    192e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1930:	c0 98       	cbi	0x18, 0	; 24
    1932:	8e e3       	ldi	r24, 0x3E	; 62
    1934:	8f b9       	out	0x0f, r24	; 15
    1936:	77 9b       	sbis	0x0e, 7	; 14
    1938:	fe cf       	rjmp	.-4      	; 0x1936 <rf_tx_tdma_packet+0x232>
    193a:	bf b8       	out	0x0f, r11	; 15
    193c:	77 9b       	sbis	0x0e, 7	; 14
    193e:	fe cf       	rjmp	.-4      	; 0x193c <rf_tx_tdma_packet+0x238>
    1940:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1942:	84 9b       	sbis	0x10, 4	; 16
    1944:	fe cf       	rjmp	.-4      	; 0x1942 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    1946:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1948:	84 99       	sbic	0x10, 4	; 16
    194a:	fe cf       	rjmp	.-4      	; 0x1948 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    194c:	c0 98       	cbi	0x18, 0	; 24
    194e:	88 e0       	ldi	r24, 0x08	; 8
    1950:	8f b9       	out	0x0f, r24	; 15
    1952:	77 9b       	sbis	0x0e, 7	; 14
    1954:	fe cf       	rjmp	.-4      	; 0x1952 <rf_tx_tdma_packet+0x24e>
    1956:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1958:	c0 98       	cbi	0x18, 0	; 24
    195a:	88 e0       	ldi	r24, 0x08	; 8
    195c:	8f b9       	out	0x0f, r24	; 15
    195e:	77 9b       	sbis	0x0e, 7	; 14
    1960:	fe cf       	rjmp	.-4      	; 0x195e <rf_tx_tdma_packet+0x25a>
    1962:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1964:	c0 98       	cbi	0x18, 0	; 24
    1966:	89 e0       	ldi	r24, 0x09	; 9
    1968:	8f b9       	out	0x0f, r24	; 15
    196a:	77 9b       	sbis	0x0e, 7	; 14
    196c:	fe cf       	rjmp	.-4      	; 0x196a <rf_tx_tdma_packet+0x266>
    196e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1970:	c0 98       	cbi	0x18, 0	; 24
    1972:	89 e0       	ldi	r24, 0x09	; 9
    1974:	8f b9       	out	0x0f, r24	; 15
    1976:	77 9b       	sbis	0x0e, 7	; 14
    1978:	fe cf       	rjmp	.-4      	; 0x1976 <rf_tx_tdma_packet+0x272>
    197a:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    197c:	c0 98       	cbi	0x18, 0	; 24
    197e:	86 e0       	ldi	r24, 0x06	; 6
    1980:	8f b9       	out	0x0f, r24	; 15
    1982:	77 9b       	sbis	0x0e, 7	; 14
    1984:	fe cf       	rjmp	.-4      	; 0x1982 <rf_tx_tdma_packet+0x27e>
    1986:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1988:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    198a:	80 91 fc 05 	lds	r24, 0x05FC
    198e:	8f 5f       	subi	r24, 0xFF	; 255
    1990:	80 93 fc 05 	sts	0x05FC, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    1994:	81 e0       	ldi	r24, 0x01	; 1

}
    1996:	0f 90       	pop	r0
    1998:	0f 90       	pop	r0
    199a:	0f 90       	pop	r0
    199c:	cf 91       	pop	r28
    199e:	df 91       	pop	r29
    19a0:	1f 91       	pop	r17
    19a2:	0f 91       	pop	r16
    19a4:	ff 90       	pop	r15
    19a6:	ef 90       	pop	r14
    19a8:	df 90       	pop	r13
    19aa:	cf 90       	pop	r12
    19ac:	bf 90       	pop	r11
    19ae:	08 95       	ret

000019b0 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    19b0:	ff 92       	push	r15
    19b2:	0f 93       	push	r16
    19b4:	1f 93       	push	r17
    19b6:	df 93       	push	r29
    19b8:	cf 93       	push	r28
    19ba:	00 d0       	rcall	.+0      	; 0x19bc <rf_tx_packet+0xc>
    19bc:	cd b7       	in	r28, 0x3d	; 61
    19be:	de b7       	in	r29, 0x3e	; 62
    19c0:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    19c2:	80 91 f7 05 	lds	r24, 0x05F7
    19c6:	88 23       	and	r24, r24
    19c8:	31 f0       	breq	.+12     	; 0x19d6 <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    19ca:	c0 98       	cbi	0x18, 0	; 24
    19cc:	8d e0       	ldi	r24, 0x0D	; 13
    19ce:	8f b9       	out	0x0f, r24	; 15
    19d0:	77 9b       	sbis	0x0e, 7	; 14
    19d2:	fe cf       	rjmp	.-4      	; 0x19d0 <rf_tx_packet+0x20>
    19d4:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    19d6:	32 81       	ldd	r19, Z+2	; 0x02
    19d8:	43 2f       	mov	r20, r19
    19da:	55 27       	eor	r21, r21
    19dc:	47 fd       	sbrc	r20, 7
    19de:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    19e0:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    19e2:	60 e0       	ldi	r22, 0x00	; 0
    19e4:	07 c0       	rjmp	.+14     	; 0x19f4 <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    19e6:	a3 81       	ldd	r26, Z+3	; 0x03
    19e8:	b4 81       	ldd	r27, Z+4	; 0x04
    19ea:	a8 0f       	add	r26, r24
    19ec:	b9 1f       	adc	r27, r25
    19ee:	8c 91       	ld	r24, X
    19f0:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    19f2:	6f 5f       	subi	r22, 0xFF	; 255
    19f4:	86 2f       	mov	r24, r22
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	84 17       	cp	r24, r20
    19fa:	95 07       	cpc	r25, r21
    19fc:	a4 f3       	brlt	.-24     	; 0x19e6 <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    19fe:	83 2f       	mov	r24, r19
    1a00:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1a02:	90 91 f7 05 	lds	r25, 0x05F7
    1a06:	91 11       	cpse	r25, r1
    1a08:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a0a:	c0 98       	cbi	0x18, 0	; 24
    1a0c:	98 e0       	ldi	r25, 0x08	; 8
    1a0e:	9f b9       	out	0x0f, r25	; 15
    1a10:	77 9b       	sbis	0x0e, 7	; 14
    1a12:	fe cf       	rjmp	.-4      	; 0x1a10 <rf_tx_packet+0x60>
    1a14:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a16:	c0 98       	cbi	0x18, 0	; 24
    1a18:	98 e0       	ldi	r25, 0x08	; 8
    1a1a:	9f b9       	out	0x0f, r25	; 15
    1a1c:	77 9b       	sbis	0x0e, 7	; 14
    1a1e:	fe cf       	rjmp	.-4      	; 0x1a1c <rf_tx_packet+0x6c>
    1a20:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1a22:	0e 99       	sbic	0x01, 6	; 1
    1a24:	fe cf       	rjmp	.-4      	; 0x1a22 <rf_tx_packet+0x72>
    1a26:	84 99       	sbic	0x10, 4	; 16
    1a28:	fc cf       	rjmp	.-8      	; 0x1a22 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1a2a:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a2c:	c0 98       	cbi	0x18, 0	; 24
    1a2e:	99 e0       	ldi	r25, 0x09	; 9
    1a30:	9f b9       	out	0x0f, r25	; 15
    1a32:	77 9b       	sbis	0x0e, 7	; 14
    1a34:	fe cf       	rjmp	.-4      	; 0x1a32 <rf_tx_packet+0x82>
    1a36:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a38:	c0 98       	cbi	0x18, 0	; 24
    1a3a:	99 e0       	ldi	r25, 0x09	; 9
    1a3c:	9f b9       	out	0x0f, r25	; 15
    1a3e:	77 9b       	sbis	0x0e, 7	; 14
    1a40:	fe cf       	rjmp	.-4      	; 0x1a3e <rf_tx_packet+0x8e>
    1a42:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1a44:	c0 98       	cbi	0x18, 0	; 24
    1a46:	9e e3       	ldi	r25, 0x3E	; 62
    1a48:	9f b9       	out	0x0f, r25	; 15
    1a4a:	77 9b       	sbis	0x0e, 7	; 14
    1a4c:	fe cf       	rjmp	.-4      	; 0x1a4a <rf_tx_packet+0x9a>
    1a4e:	8f b9       	out	0x0f, r24	; 15
    1a50:	77 9b       	sbis	0x0e, 7	; 14
    1a52:	fe cf       	rjmp	.-4      	; 0x1a50 <rf_tx_packet+0xa0>
    1a54:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1a56:	81 e4       	ldi	r24, 0x41	; 65
    1a58:	98 e8       	ldi	r25, 0x88	; 136
    1a5a:	9a 83       	std	Y+2, r25	; 0x02
    1a5c:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1a5e:	80 91 05 06 	lds	r24, 0x0605
    1a62:	88 23       	and	r24, r24
    1a64:	21 f0       	breq	.+8      	; 0x1a6e <rf_tx_packet+0xbe>
    1a66:	81 e6       	ldi	r24, 0x61	; 97
    1a68:	98 e8       	ldi	r25, 0x88	; 136
    1a6a:	9a 83       	std	Y+2, r25	; 0x02
    1a6c:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1a6e:	80 91 f7 05 	lds	r24, 0x05F7
    1a72:	88 23       	and	r24, r24
    1a74:	29 f0       	breq	.+10     	; 0x1a80 <rf_tx_packet+0xd0>
    1a76:	89 81       	ldd	r24, Y+1	; 0x01
    1a78:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7a:	88 60       	ori	r24, 0x08	; 8
    1a7c:	9a 83       	std	Y+2, r25	; 0x02
    1a7e:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1a80:	c0 98       	cbi	0x18, 0	; 24
    1a82:	8e e3       	ldi	r24, 0x3E	; 62
    1a84:	8f b9       	out	0x0f, r24	; 15
    1a86:	77 9b       	sbis	0x0e, 7	; 14
    1a88:	fe cf       	rjmp	.-4      	; 0x1a86 <rf_tx_packet+0xd6>
    1a8a:	de 01       	movw	r26, r28
    1a8c:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1a8e:	ce 01       	movw	r24, r28
    1a90:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1a92:	3d 91       	ld	r19, X+
    1a94:	3f b9       	out	0x0f, r19	; 15
    1a96:	77 9b       	sbis	0x0e, 7	; 14
    1a98:	fe cf       	rjmp	.-4      	; 0x1a96 <rf_tx_packet+0xe6>
    1a9a:	a8 17       	cp	r26, r24
    1a9c:	b9 07       	cpc	r27, r25
    1a9e:	c9 f7       	brne	.-14     	; 0x1a92 <rf_tx_packet+0xe2>
    1aa0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1aa2:	c0 98       	cbi	0x18, 0	; 24
    1aa4:	8e e3       	ldi	r24, 0x3E	; 62
    1aa6:	8f b9       	out	0x0f, r24	; 15
    1aa8:	77 9b       	sbis	0x0e, 7	; 14
    1aaa:	fe cf       	rjmp	.-4      	; 0x1aa8 <rf_tx_packet+0xf8>
    1aac:	80 91 fc 05 	lds	r24, 0x05FC
    1ab0:	8f b9       	out	0x0f, r24	; 15
    1ab2:	77 9b       	sbis	0x0e, 7	; 14
    1ab4:	fe cf       	rjmp	.-4      	; 0x1ab2 <rf_tx_packet+0x102>
    1ab6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1ab8:	c0 98       	cbi	0x18, 0	; 24
    1aba:	8e e3       	ldi	r24, 0x3E	; 62
    1abc:	8f b9       	out	0x0f, r24	; 15
    1abe:	77 9b       	sbis	0x0e, 7	; 14
    1ac0:	fe cf       	rjmp	.-4      	; 0x1abe <rf_tx_packet+0x10e>
    1ac2:	80 e0       	ldi	r24, 0x00	; 0
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1ac6:	dc 01       	movw	r26, r24
    1ac8:	a6 50       	subi	r26, 0x06	; 6
    1aca:	ba 4f       	sbci	r27, 0xFA	; 250
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1acc:	14 96       	adiw	r26, 0x04	; 4
    1ace:	3c 91       	ld	r19, X
    1ad0:	14 97       	sbiw	r26, 0x04	; 4
    1ad2:	3f b9       	out	0x0f, r19	; 15
    1ad4:	77 9b       	sbis	0x0e, 7	; 14
    1ad6:	fe cf       	rjmp	.-4      	; 0x1ad4 <rf_tx_packet+0x124>
    1ad8:	01 96       	adiw	r24, 0x01	; 1
    1ada:	82 30       	cpi	r24, 0x02	; 2
    1adc:	91 05       	cpc	r25, r1
    1ade:	99 f7       	brne	.-26     	; 0x1ac6 <rf_tx_packet+0x116>
    1ae0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1ae2:	c0 98       	cbi	0x18, 0	; 24
    1ae4:	8e e3       	ldi	r24, 0x3E	; 62
    1ae6:	8f b9       	out	0x0f, r24	; 15
    1ae8:	77 9b       	sbis	0x0e, 7	; 14
    1aea:	fe cf       	rjmp	.-4      	; 0x1ae8 <rf_tx_packet+0x138>
    1aec:	80 e0       	ldi	r24, 0x00	; 0
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	df 01       	movw	r26, r30
    1af2:	a8 0f       	add	r26, r24
    1af4:	b9 1f       	adc	r27, r25
    1af6:	3c 91       	ld	r19, X
    1af8:	3f b9       	out	0x0f, r19	; 15
    1afa:	77 9b       	sbis	0x0e, 7	; 14
    1afc:	fe cf       	rjmp	.-4      	; 0x1afa <rf_tx_packet+0x14a>
    1afe:	01 96       	adiw	r24, 0x01	; 1
    1b00:	82 30       	cpi	r24, 0x02	; 2
    1b02:	91 05       	cpc	r25, r1
    1b04:	a9 f7       	brne	.-22     	; 0x1af0 <rf_tx_packet+0x140>
    1b06:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b08:	c0 98       	cbi	0x18, 0	; 24
    1b0a:	8e e3       	ldi	r24, 0x3E	; 62
    1b0c:	8f b9       	out	0x0f, r24	; 15
    1b0e:	77 9b       	sbis	0x0e, 7	; 14
    1b10:	fe cf       	rjmp	.-4      	; 0x1b0e <rf_tx_packet+0x15e>
    1b12:	80 e0       	ldi	r24, 0x00	; 0
    1b14:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b16:	dc 01       	movw	r26, r24
    1b18:	a6 50       	subi	r26, 0x06	; 6
    1b1a:	ba 4f       	sbci	r27, 0xFA	; 250
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b1c:	16 96       	adiw	r26, 0x06	; 6
    1b1e:	3c 91       	ld	r19, X
    1b20:	16 97       	sbiw	r26, 0x06	; 6
    1b22:	3f b9       	out	0x0f, r19	; 15
    1b24:	77 9b       	sbis	0x0e, 7	; 14
    1b26:	fe cf       	rjmp	.-4      	; 0x1b24 <rf_tx_packet+0x174>
    1b28:	01 96       	adiw	r24, 0x01	; 1
    1b2a:	82 30       	cpi	r24, 0x02	; 2
    1b2c:	91 05       	cpc	r25, r1
    1b2e:	99 f7       	brne	.-26     	; 0x1b16 <rf_tx_packet+0x166>
    1b30:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1b32:	80 91 f7 05 	lds	r24, 0x05F7
    1b36:	88 23       	and	r24, r24
    1b38:	81 f0       	breq	.+32     	; 0x1b5a <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1b3a:	c0 98       	cbi	0x18, 0	; 24
    1b3c:	8e e3       	ldi	r24, 0x3E	; 62
    1b3e:	8f b9       	out	0x0f, r24	; 15
    1b40:	77 9b       	sbis	0x0e, 7	; 14
    1b42:	fe cf       	rjmp	.-4      	; 0x1b40 <rf_tx_packet+0x190>
    1b44:	a7 e0       	ldi	r26, 0x07	; 7
    1b46:	b6 e0       	ldi	r27, 0x06	; 6
    1b48:	8d 91       	ld	r24, X+
    1b4a:	8f b9       	out	0x0f, r24	; 15
    1b4c:	77 9b       	sbis	0x0e, 7	; 14
    1b4e:	fe cf       	rjmp	.-4      	; 0x1b4c <rf_tx_packet+0x19c>
    1b50:	86 e0       	ldi	r24, 0x06	; 6
    1b52:	ab 30       	cpi	r26, 0x0B	; 11
    1b54:	b8 07       	cpc	r27, r24
    1b56:	c1 f7       	brne	.-16     	; 0x1b48 <rf_tx_packet+0x198>
    1b58:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1b5a:	c0 98       	cbi	0x18, 0	; 24
    1b5c:	8e e3       	ldi	r24, 0x3E	; 62
    1b5e:	8f b9       	out	0x0f, r24	; 15
    1b60:	77 9b       	sbis	0x0e, 7	; 14
    1b62:	fe cf       	rjmp	.-4      	; 0x1b60 <rf_tx_packet+0x1b0>
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	09 c0       	rjmp	.+18     	; 0x1b7a <rf_tx_packet+0x1ca>
    1b68:	a3 81       	ldd	r26, Z+3	; 0x03
    1b6a:	b4 81       	ldd	r27, Z+4	; 0x04
    1b6c:	a8 0f       	add	r26, r24
    1b6e:	b9 1f       	adc	r27, r25
    1b70:	8c 91       	ld	r24, X
    1b72:	8f b9       	out	0x0f, r24	; 15
    1b74:	77 9b       	sbis	0x0e, 7	; 14
    1b76:	fe cf       	rjmp	.-4      	; 0x1b74 <rf_tx_packet+0x1c4>
    1b78:	3f 5f       	subi	r19, 0xFF	; 255
    1b7a:	83 2f       	mov	r24, r19
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	42 81       	ldd	r20, Z+2	; 0x02
    1b80:	55 27       	eor	r21, r21
    1b82:	47 fd       	sbrc	r20, 7
    1b84:	50 95       	com	r21
    1b86:	84 17       	cp	r24, r20
    1b88:	95 07       	cpc	r25, r21
    1b8a:	74 f3       	brlt	.-36     	; 0x1b68 <rf_tx_packet+0x1b8>
    1b8c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1b8e:	c0 98       	cbi	0x18, 0	; 24
    1b90:	8e e3       	ldi	r24, 0x3E	; 62
    1b92:	8f b9       	out	0x0f, r24	; 15
    1b94:	77 9b       	sbis	0x0e, 7	; 14
    1b96:	fe cf       	rjmp	.-4      	; 0x1b94 <rf_tx_packet+0x1e4>
    1b98:	2f b9       	out	0x0f, r18	; 15
    1b9a:	77 9b       	sbis	0x0e, 7	; 14
    1b9c:	fe cf       	rjmp	.-4      	; 0x1b9a <rf_tx_packet+0x1ea>
    1b9e:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1ba0:	85 81       	ldd	r24, Z+5	; 0x05
    1ba2:	88 23       	and	r24, r24
    1ba4:	91 f1       	breq	.+100    	; 0x1c0a <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1ba6:	80 91 02 06 	lds	r24, 0x0602
    1baa:	88 23       	and	r24, r24
    1bac:	31 f4       	brne	.+12     	; 0x1bba <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1bae:	c0 98       	cbi	0x18, 0	; 24
    1bb0:	83 e0       	ldi	r24, 0x03	; 3
    1bb2:	8f b9       	out	0x0f, r24	; 15
    1bb4:	77 9b       	sbis	0x0e, 7	; 14
    1bb6:	fe cf       	rjmp	.-4      	; 0x1bb4 <rf_tx_packet+0x204>
    1bb8:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1bba:	c0 98       	cbi	0x18, 0	; 24
    1bbc:	1f b8       	out	0x0f, r1	; 15
    1bbe:	77 9b       	sbis	0x0e, 7	; 14
    1bc0:	fe cf       	rjmp	.-4      	; 0x1bbe <rf_tx_packet+0x20e>
    1bc2:	8f b1       	in	r24, 0x0f	; 15
    1bc4:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1bc6:	81 ff       	sbrs	r24, 1
    1bc8:	f8 cf       	rjmp	.-16     	; 0x1bba <rf_tx_packet+0x20a>
    1bca:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1bcc:	05 e0       	ldi	r16, 0x05	; 5
    1bce:	c0 98       	cbi	0x18, 0	; 24
    1bd0:	0f b9       	out	0x0f, r16	; 15
    1bd2:	77 9b       	sbis	0x0e, 7	; 14
    1bd4:	fe cf       	rjmp	.-4      	; 0x1bd2 <rf_tx_packet+0x222>
    1bd6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1bd8:	c0 98       	cbi	0x18, 0	; 24
    1bda:	1f b8       	out	0x0f, r1	; 15
    1bdc:	77 9b       	sbis	0x0e, 7	; 14
    1bde:	fe cf       	rjmp	.-4      	; 0x1bdc <rf_tx_packet+0x22c>
    1be0:	ff b0       	in	r15, 0x0f	; 15
    1be2:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1be4:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1be6:	15 36       	cpi	r17, 0x65	; 101
    1be8:	49 f4       	brne	.+18     	; 0x1bfc <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1bea:	78 94       	sei
                nrk_sem_post(radio_sem);
    1bec:	80 91 f5 05 	lds	r24, 0x05F5
    1bf0:	90 91 f6 05 	lds	r25, 0x05F6
    1bf4:	0e 94 8f 23 	call	0x471e	; 0x471e <nrk_sem_post>
                return FALSE;
    1bf8:	80 e0       	ldi	r24, 0x00	; 0
    1bfa:	43 c0       	rjmp	.+134    	; 0x1c82 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1bfc:	84 e6       	ldi	r24, 0x64	; 100
    1bfe:	90 e0       	ldi	r25, 0x00	; 0
    1c00:	0e 94 9f 13 	call	0x273e	; 0x273e <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1c04:	f3 fe       	sbrs	r15, 3
    1c06:	e3 cf       	rjmp	.-58     	; 0x1bce <rf_tx_packet+0x21e>
    1c08:	06 c0       	rjmp	.+12     	; 0x1c16 <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1c0a:	c0 98       	cbi	0x18, 0	; 24
    1c0c:	84 e0       	ldi	r24, 0x04	; 4
    1c0e:	8f b9       	out	0x0f, r24	; 15
    1c10:	77 9b       	sbis	0x0e, 7	; 14
    1c12:	fe cf       	rjmp	.-4      	; 0x1c10 <rf_tx_packet+0x260>
    1c14:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1c16:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1c18:	84 9b       	sbis	0x10, 4	; 16
    1c1a:	fe cf       	rjmp	.-4      	; 0x1c18 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1c1c:	84 99       	sbic	0x10, 4	; 16
    1c1e:	fe cf       	rjmp	.-4      	; 0x1c1c <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1c20:	80 91 05 06 	lds	r24, 0x0605
    1c24:	88 23       	and	r24, r24
    1c26:	f9 f0       	breq	.+62     	; 0x1c66 <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1c28:	84 ea       	ldi	r24, 0xA4	; 164
    1c2a:	92 e0       	ldi	r25, 0x02	; 2
    1c2c:	0e 94 9f 13 	call	0x273e	; 0x273e <halWait>

        if(FIFO_IS_1)
    1c30:	b7 9b       	sbis	0x16, 7	; 22
    1c32:	0b c0       	rjmp	.+22     	; 0x1c4a <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1c34:	c0 98       	cbi	0x18, 0	; 24
    1c36:	8f e7       	ldi	r24, 0x7F	; 127
    1c38:	8f b9       	out	0x0f, r24	; 15
    1c3a:	77 9b       	sbis	0x0e, 7	; 14
    1c3c:	fe cf       	rjmp	.-4      	; 0x1c3a <rf_tx_packet+0x28a>
    1c3e:	1f b8       	out	0x0f, r1	; 15
    1c40:	77 9b       	sbis	0x0e, 7	; 14
    1c42:	fe cf       	rjmp	.-4      	; 0x1c40 <rf_tx_packet+0x290>
    1c44:	8f b1       	in	r24, 0x0f	; 15
    1c46:	c0 9a       	sbi	0x18, 0	; 24
    1c48:	0e c0       	rjmp	.+28     	; 0x1c66 <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c4a:	c0 98       	cbi	0x18, 0	; 24
    1c4c:	88 e0       	ldi	r24, 0x08	; 8
    1c4e:	8f b9       	out	0x0f, r24	; 15
    1c50:	77 9b       	sbis	0x0e, 7	; 14
    1c52:	fe cf       	rjmp	.-4      	; 0x1c50 <rf_tx_packet+0x2a0>
    1c54:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c56:	c0 98       	cbi	0x18, 0	; 24
    1c58:	88 e0       	ldi	r24, 0x08	; 8
    1c5a:	8f b9       	out	0x0f, r24	; 15
    1c5c:	77 9b       	sbis	0x0e, 7	; 14
    1c5e:	fe cf       	rjmp	.-4      	; 0x1c5c <rf_tx_packet+0x2ac>
    1c60:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1c62:	80 e0       	ldi	r24, 0x00	; 0
    1c64:	01 c0       	rjmp	.+2      	; 0x1c68 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1c66:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1c68:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1c6a:	c0 98       	cbi	0x18, 0	; 24
    1c6c:	96 e0       	ldi	r25, 0x06	; 6
    1c6e:	9f b9       	out	0x0f, r25	; 15
    1c70:	77 9b       	sbis	0x0e, 7	; 14
    1c72:	fe cf       	rjmp	.-4      	; 0x1c70 <rf_tx_packet+0x2c0>
    1c74:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1c76:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1c78:	90 91 fc 05 	lds	r25, 0x05FC
    1c7c:	9f 5f       	subi	r25, 0xFF	; 255
    1c7e:	90 93 fc 05 	sts	0x05FC, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1c82:	0f 90       	pop	r0
    1c84:	0f 90       	pop	r0
    1c86:	cf 91       	pop	r28
    1c88:	df 91       	pop	r29
    1c8a:	1f 91       	pop	r17
    1c8c:	0f 91       	pop	r16
    1c8e:	ff 90       	pop	r15
    1c90:	08 95       	ret

00001c92 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1c92:	81 e0       	ldi	r24, 0x01	; 1
    1c94:	84 9b       	sbis	0x10, 4	; 16
    1c96:	80 e0       	ldi	r24, 0x00	; 0
}
    1c98:	08 95       	ret

00001c9a <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1c9a:	81 e0       	ldi	r24, 0x01	; 1
    1c9c:	0e 9b       	sbis	0x01, 6	; 1
    1c9e:	80 e0       	ldi	r24, 0x00	; 0
}
    1ca0:	08 95       	ret

00001ca2 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1ca2:	81 e0       	ldi	r24, 0x01	; 1
    1ca4:	84 9b       	sbis	0x10, 4	; 16
    1ca6:	80 e0       	ldi	r24, 0x00	; 0
}
    1ca8:	08 95       	ret

00001caa <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1caa:	df 93       	push	r29
    1cac:	cf 93       	push	r28
    1cae:	00 d0       	rcall	.+0      	; 0x1cb0 <rf_polling_rx_packet+0x6>
    1cb0:	00 d0       	rcall	.+0      	; 0x1cb2 <rf_polling_rx_packet+0x8>
    1cb2:	cd b7       	in	r28, 0x3d	; 61
    1cb4:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1cb6:	0e 9b       	sbis	0x01, 6	; 1
    1cb8:	c7 c1       	rjmp	.+910    	; 0x2048 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1cba:	10 92 06 06 	sts	0x0606, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1cbe:	0e 9b       	sbis	0x01, 6	; 1
    1cc0:	1a c0       	rjmp	.+52     	; 0x1cf6 <rf_polling_rx_packet+0x4c>
    1cc2:	b7 99       	sbic	0x16, 7	; 22
    1cc4:	18 c0       	rjmp	.+48     	; 0x1cf6 <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1cc6:	c0 98       	cbi	0x18, 0	; 24
    1cc8:	8f e7       	ldi	r24, 0x7F	; 127
    1cca:	8f b9       	out	0x0f, r24	; 15
    1ccc:	77 9b       	sbis	0x0e, 7	; 14
    1cce:	fe cf       	rjmp	.-4      	; 0x1ccc <rf_polling_rx_packet+0x22>
    1cd0:	1f b8       	out	0x0f, r1	; 15
    1cd2:	77 9b       	sbis	0x0e, 7	; 14
    1cd4:	fe cf       	rjmp	.-4      	; 0x1cd2 <rf_polling_rx_packet+0x28>
    1cd6:	8f b1       	in	r24, 0x0f	; 15
    1cd8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cda:	c0 98       	cbi	0x18, 0	; 24
    1cdc:	88 e0       	ldi	r24, 0x08	; 8
    1cde:	8f b9       	out	0x0f, r24	; 15
    1ce0:	77 9b       	sbis	0x0e, 7	; 14
    1ce2:	fe cf       	rjmp	.-4      	; 0x1ce0 <rf_polling_rx_packet+0x36>
    1ce4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ce6:	c0 98       	cbi	0x18, 0	; 24
    1ce8:	88 e0       	ldi	r24, 0x08	; 8
    1cea:	8f b9       	out	0x0f, r24	; 15
    1cec:	77 9b       	sbis	0x0e, 7	; 14
    1cee:	fe cf       	rjmp	.-4      	; 0x1cec <rf_polling_rx_packet+0x42>
    1cf0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1cf2:	8f ef       	ldi	r24, 0xFF	; 255
    1cf4:	aa c1       	rjmp	.+852    	; 0x204a <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1cf6:	c0 98       	cbi	0x18, 0	; 24
    1cf8:	8f e7       	ldi	r24, 0x7F	; 127
    1cfa:	8f b9       	out	0x0f, r24	; 15
    1cfc:	77 9b       	sbis	0x0e, 7	; 14
    1cfe:	fe cf       	rjmp	.-4      	; 0x1cfc <rf_polling_rx_packet+0x52>
    1d00:	1f b8       	out	0x0f, r1	; 15
    1d02:	77 9b       	sbis	0x0e, 7	; 14
    1d04:	fe cf       	rjmp	.-4      	; 0x1d02 <rf_polling_rx_packet+0x58>
    1d06:	4f b1       	in	r20, 0x0f	; 15
    1d08:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1d0a:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1d0c:	c1 f4       	brne	.+48     	; 0x1d3e <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d0e:	c0 98       	cbi	0x18, 0	; 24
    1d10:	8f e7       	ldi	r24, 0x7F	; 127
    1d12:	8f b9       	out	0x0f, r24	; 15
    1d14:	77 9b       	sbis	0x0e, 7	; 14
    1d16:	fe cf       	rjmp	.-4      	; 0x1d14 <rf_polling_rx_packet+0x6a>
    1d18:	1f b8       	out	0x0f, r1	; 15
    1d1a:	77 9b       	sbis	0x0e, 7	; 14
    1d1c:	fe cf       	rjmp	.-4      	; 0x1d1a <rf_polling_rx_packet+0x70>
    1d1e:	8f b1       	in	r24, 0x0f	; 15
    1d20:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d22:	c0 98       	cbi	0x18, 0	; 24
    1d24:	88 e0       	ldi	r24, 0x08	; 8
    1d26:	8f b9       	out	0x0f, r24	; 15
    1d28:	77 9b       	sbis	0x0e, 7	; 14
    1d2a:	fe cf       	rjmp	.-4      	; 0x1d28 <rf_polling_rx_packet+0x7e>
    1d2c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d2e:	c0 98       	cbi	0x18, 0	; 24
    1d30:	88 e0       	ldi	r24, 0x08	; 8
    1d32:	8f b9       	out	0x0f, r24	; 15
    1d34:	77 9b       	sbis	0x0e, 7	; 14
    1d36:	fe cf       	rjmp	.-4      	; 0x1d34 <rf_polling_rx_packet+0x8a>
    1d38:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1d3a:	8e ef       	ldi	r24, 0xFE	; 254
    1d3c:	86 c1       	rjmp	.+780    	; 0x204a <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1d3e:	4c 30       	cpi	r20, 0x0C	; 12
    1d40:	84 f0       	brlt	.+32     	; 0x1d62 <rf_polling_rx_packet+0xb8>
    1d42:	e0 91 fa 05 	lds	r30, 0x05FA
    1d46:	f0 91 fb 05 	lds	r31, 0x05FB
    1d4a:	84 2f       	mov	r24, r20
    1d4c:	99 27       	eor	r25, r25
    1d4e:	87 fd       	sbrc	r24, 7
    1d50:	90 95       	com	r25
    1d52:	0b 97       	sbiw	r24, 0x0b	; 11
    1d54:	24 81       	ldd	r18, Z+4	; 0x04
    1d56:	33 27       	eor	r19, r19
    1d58:	27 fd       	sbrc	r18, 7
    1d5a:	30 95       	com	r19
    1d5c:	28 17       	cp	r18, r24
    1d5e:	39 07       	cpc	r19, r25
    1d60:	7c f5       	brge	.+94     	; 0x1dc0 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1d62:	c0 98       	cbi	0x18, 0	; 24
    1d64:	8f e7       	ldi	r24, 0x7F	; 127
    1d66:	8f b9       	out	0x0f, r24	; 15
    1d68:	77 9b       	sbis	0x0e, 7	; 14
    1d6a:	fe cf       	rjmp	.-4      	; 0x1d68 <rf_polling_rx_packet+0xbe>
    1d6c:	50 e0       	ldi	r21, 0x00	; 0
    1d6e:	84 2f       	mov	r24, r20
    1d70:	99 27       	eor	r25, r25
    1d72:	87 fd       	sbrc	r24, 7
    1d74:	90 95       	com	r25
    1d76:	04 c0       	rjmp	.+8      	; 0x1d80 <rf_polling_rx_packet+0xd6>
    1d78:	1f b8       	out	0x0f, r1	; 15
    1d7a:	77 9b       	sbis	0x0e, 7	; 14
    1d7c:	fe cf       	rjmp	.-4      	; 0x1d7a <rf_polling_rx_packet+0xd0>
    1d7e:	5f 5f       	subi	r21, 0xFF	; 255
    1d80:	25 2f       	mov	r18, r21
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	28 17       	cp	r18, r24
    1d86:	39 07       	cpc	r19, r25
    1d88:	14 f4       	brge	.+4      	; 0x1d8e <rf_polling_rx_packet+0xe4>
    1d8a:	b7 99       	sbic	0x16, 7	; 22
    1d8c:	f5 cf       	rjmp	.-22     	; 0x1d78 <rf_polling_rx_packet+0xce>
    1d8e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d90:	c0 98       	cbi	0x18, 0	; 24
    1d92:	8f e7       	ldi	r24, 0x7F	; 127
    1d94:	8f b9       	out	0x0f, r24	; 15
    1d96:	77 9b       	sbis	0x0e, 7	; 14
    1d98:	fe cf       	rjmp	.-4      	; 0x1d96 <rf_polling_rx_packet+0xec>
    1d9a:	1f b8       	out	0x0f, r1	; 15
    1d9c:	77 9b       	sbis	0x0e, 7	; 14
    1d9e:	fe cf       	rjmp	.-4      	; 0x1d9c <rf_polling_rx_packet+0xf2>
    1da0:	8f b1       	in	r24, 0x0f	; 15
    1da2:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1da4:	c0 98       	cbi	0x18, 0	; 24
    1da6:	88 e0       	ldi	r24, 0x08	; 8
    1da8:	8f b9       	out	0x0f, r24	; 15
    1daa:	77 9b       	sbis	0x0e, 7	; 14
    1dac:	fe cf       	rjmp	.-4      	; 0x1daa <rf_polling_rx_packet+0x100>
    1dae:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1db0:	c0 98       	cbi	0x18, 0	; 24
    1db2:	88 e0       	ldi	r24, 0x08	; 8
    1db4:	8f b9       	out	0x0f, r24	; 15
    1db6:	77 9b       	sbis	0x0e, 7	; 14
    1db8:	fe cf       	rjmp	.-4      	; 0x1db6 <rf_polling_rx_packet+0x10c>
    1dba:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1dbc:	8d ef       	ldi	r24, 0xFD	; 253
    1dbe:	45 c1       	rjmp	.+650    	; 0x204a <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1dc0:	e0 91 fa 05 	lds	r30, 0x05FA
    1dc4:	f0 91 fb 05 	lds	r31, 0x05FB
    1dc8:	4c 50       	subi	r20, 0x0C	; 12
    1dca:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1dcc:	c0 98       	cbi	0x18, 0	; 24
    1dce:	8f e7       	ldi	r24, 0x7F	; 127
    1dd0:	8f b9       	out	0x0f, r24	; 15
    1dd2:	77 9b       	sbis	0x0e, 7	; 14
    1dd4:	fe cf       	rjmp	.-4      	; 0x1dd2 <rf_polling_rx_packet+0x128>
    1dd6:	fe 01       	movw	r30, r28
    1dd8:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1dda:	ce 01       	movw	r24, r28
    1ddc:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1dde:	1f b8       	out	0x0f, r1	; 15
    1de0:	77 9b       	sbis	0x0e, 7	; 14
    1de2:	fe cf       	rjmp	.-4      	; 0x1de0 <rf_polling_rx_packet+0x136>
    1de4:	2f b1       	in	r18, 0x0f	; 15
    1de6:	21 93       	st	Z+, r18
    1de8:	e8 17       	cp	r30, r24
    1dea:	f9 07       	cpc	r31, r25
    1dec:	c1 f7       	brne	.-16     	; 0x1dde <rf_polling_rx_packet+0x134>
    1dee:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1df0:	e0 91 fa 05 	lds	r30, 0x05FA
    1df4:	f0 91 fb 05 	lds	r31, 0x05FB
    1df8:	99 81       	ldd	r25, Y+1	; 0x01
    1dfa:	81 e0       	ldi	r24, 0x01	; 1
    1dfc:	95 ff       	sbrs	r25, 5
    1dfe:	80 e0       	ldi	r24, 0x00	; 0
    1e00:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1e02:	c0 98       	cbi	0x18, 0	; 24
    1e04:	8f e7       	ldi	r24, 0x7F	; 127
    1e06:	8f b9       	out	0x0f, r24	; 15
    1e08:	77 9b       	sbis	0x0e, 7	; 14
    1e0a:	fe cf       	rjmp	.-4      	; 0x1e08 <rf_polling_rx_packet+0x15e>
    1e0c:	1f b8       	out	0x0f, r1	; 15
    1e0e:	77 9b       	sbis	0x0e, 7	; 14
    1e10:	fe cf       	rjmp	.-4      	; 0x1e0e <rf_polling_rx_packet+0x164>
    1e12:	e0 91 fa 05 	lds	r30, 0x05FA
    1e16:	f0 91 fb 05 	lds	r31, 0x05FB
    1e1a:	8f b1       	in	r24, 0x0f	; 15
    1e1c:	80 83       	st	Z, r24
    1e1e:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1e20:	c0 98       	cbi	0x18, 0	; 24
    1e22:	8f e7       	ldi	r24, 0x7F	; 127
    1e24:	8f b9       	out	0x0f, r24	; 15
    1e26:	77 9b       	sbis	0x0e, 7	; 14
    1e28:	fe cf       	rjmp	.-4      	; 0x1e26 <rf_polling_rx_packet+0x17c>
    1e2a:	84 e0       	ldi	r24, 0x04	; 4
    1e2c:	05 c0       	rjmp	.+10     	; 0x1e38 <rf_polling_rx_packet+0x18e>
    1e2e:	1f b8       	out	0x0f, r1	; 15
    1e30:	77 9b       	sbis	0x0e, 7	; 14
    1e32:	fe cf       	rjmp	.-4      	; 0x1e30 <rf_polling_rx_packet+0x186>
    1e34:	81 50       	subi	r24, 0x01	; 1
    1e36:	11 f0       	breq	.+4      	; 0x1e3c <rf_polling_rx_packet+0x192>
    1e38:	b7 99       	sbic	0x16, 7	; 22
    1e3a:	f9 cf       	rjmp	.-14     	; 0x1e2e <rf_polling_rx_packet+0x184>
    1e3c:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1e3e:	c0 98       	cbi	0x18, 0	; 24
    1e40:	8f e7       	ldi	r24, 0x7F	; 127
    1e42:	8f b9       	out	0x0f, r24	; 15
    1e44:	77 9b       	sbis	0x0e, 7	; 14
    1e46:	fe cf       	rjmp	.-4      	; 0x1e44 <rf_polling_rx_packet+0x19a>
    1e48:	80 e0       	ldi	r24, 0x00	; 0
    1e4a:	90 e0       	ldi	r25, 0x00	; 0
    1e4c:	1f b8       	out	0x0f, r1	; 15
    1e4e:	77 9b       	sbis	0x0e, 7	; 14
    1e50:	fe cf       	rjmp	.-4      	; 0x1e4e <rf_polling_rx_packet+0x1a4>
    1e52:	e0 91 fa 05 	lds	r30, 0x05FA
    1e56:	f0 91 fb 05 	lds	r31, 0x05FB
    1e5a:	2f b1       	in	r18, 0x0f	; 15
    1e5c:	e8 0f       	add	r30, r24
    1e5e:	f9 1f       	adc	r31, r25
    1e60:	21 83       	std	Z+1, r18	; 0x01
    1e62:	01 96       	adiw	r24, 0x01	; 1
    1e64:	82 30       	cpi	r24, 0x02	; 2
    1e66:	91 05       	cpc	r25, r1
    1e68:	89 f7       	brne	.-30     	; 0x1e4c <rf_polling_rx_packet+0x1a2>
    1e6a:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1e6c:	89 81       	ldd	r24, Y+1	; 0x01
    1e6e:	83 ff       	sbrs	r24, 3
    1e70:	4d c0       	rjmp	.+154    	; 0x1f0c <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1e72:	c0 98       	cbi	0x18, 0	; 24
    1e74:	8f e7       	ldi	r24, 0x7F	; 127
    1e76:	8f b9       	out	0x0f, r24	; 15
    1e78:	77 9b       	sbis	0x0e, 7	; 14
    1e7a:	fe cf       	rjmp	.-4      	; 0x1e78 <rf_polling_rx_packet+0x1ce>
    1e7c:	e1 ef       	ldi	r30, 0xF1	; 241
    1e7e:	f5 e0       	ldi	r31, 0x05	; 5
    1e80:	1f b8       	out	0x0f, r1	; 15
    1e82:	77 9b       	sbis	0x0e, 7	; 14
    1e84:	fe cf       	rjmp	.-4      	; 0x1e82 <rf_polling_rx_packet+0x1d8>
    1e86:	8f b1       	in	r24, 0x0f	; 15
    1e88:	81 93       	st	Z+, r24
    1e8a:	85 e0       	ldi	r24, 0x05	; 5
    1e8c:	e5 3f       	cpi	r30, 0xF5	; 245
    1e8e:	f8 07       	cpc	r31, r24
    1e90:	b9 f7       	brne	.-18     	; 0x1e80 <rf_polling_rx_packet+0x1d6>
    1e92:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1e94:	c0 98       	cbi	0x18, 0	; 24
    1e96:	89 e9       	ldi	r24, 0x99	; 153
    1e98:	8f b9       	out	0x0f, r24	; 15
    1e9a:	77 9b       	sbis	0x0e, 7	; 14
    1e9c:	fe cf       	rjmp	.-4      	; 0x1e9a <rf_polling_rx_packet+0x1f0>
    1e9e:	80 e8       	ldi	r24, 0x80	; 128
    1ea0:	8f b9       	out	0x0f, r24	; 15
    1ea2:	77 9b       	sbis	0x0e, 7	; 14
    1ea4:	fe cf       	rjmp	.-4      	; 0x1ea2 <rf_polling_rx_packet+0x1f8>
    1ea6:	82 e0       	ldi	r24, 0x02	; 2
    1ea8:	81 50       	subi	r24, 0x01	; 1
    1eaa:	e8 2f       	mov	r30, r24
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	ef 50       	subi	r30, 0x0F	; 15
    1eb0:	fa 4f       	sbci	r31, 0xFA	; 250
    1eb2:	90 81       	ld	r25, Z
    1eb4:	9f b9       	out	0x0f, r25	; 15
    1eb6:	77 9b       	sbis	0x0e, 7	; 14
    1eb8:	fe cf       	rjmp	.-4      	; 0x1eb6 <rf_polling_rx_packet+0x20c>
    1eba:	88 23       	and	r24, r24
    1ebc:	a9 f7       	brne	.-22     	; 0x1ea8 <rf_polling_rx_packet+0x1fe>
    1ebe:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1ec0:	c0 98       	cbi	0x18, 0	; 24
    1ec2:	8b e9       	ldi	r24, 0x9B	; 155
    1ec4:	8f b9       	out	0x0f, r24	; 15
    1ec6:	77 9b       	sbis	0x0e, 7	; 14
    1ec8:	fe cf       	rjmp	.-4      	; 0x1ec6 <rf_polling_rx_packet+0x21c>
    1eca:	80 e8       	ldi	r24, 0x80	; 128
    1ecc:	8f b9       	out	0x0f, r24	; 15
    1ece:	77 9b       	sbis	0x0e, 7	; 14
    1ed0:	fe cf       	rjmp	.-4      	; 0x1ece <rf_polling_rx_packet+0x224>
    1ed2:	82 e0       	ldi	r24, 0x02	; 2
    1ed4:	81 50       	subi	r24, 0x01	; 1
    1ed6:	e8 2f       	mov	r30, r24
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	ed 50       	subi	r30, 0x0D	; 13
    1edc:	fa 4f       	sbci	r31, 0xFA	; 250
    1ede:	90 81       	ld	r25, Z
    1ee0:	9f b9       	out	0x0f, r25	; 15
    1ee2:	77 9b       	sbis	0x0e, 7	; 14
    1ee4:	fe cf       	rjmp	.-4      	; 0x1ee2 <rf_polling_rx_packet+0x238>
    1ee6:	88 23       	and	r24, r24
    1ee8:	a9 f7       	brne	.-22     	; 0x1ed4 <rf_polling_rx_packet+0x22a>
    1eea:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1eec:	c0 98       	cbi	0x18, 0	; 24
    1eee:	8c e0       	ldi	r24, 0x0C	; 12
    1ef0:	8f b9       	out	0x0f, r24	; 15
    1ef2:	77 9b       	sbis	0x0e, 7	; 14
    1ef4:	fe cf       	rjmp	.-4      	; 0x1ef2 <rf_polling_rx_packet+0x248>
    1ef6:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	80 93 06 06 	sts	0x0606, r24
                rfSettings.pRxInfo->length -= 4;
    1efe:	e0 91 fa 05 	lds	r30, 0x05FA
    1f02:	f0 91 fb 05 	lds	r31, 0x05FB
    1f06:	83 81       	ldd	r24, Z+3	; 0x03
    1f08:	84 50       	subi	r24, 0x04	; 4
    1f0a:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1f0c:	c0 98       	cbi	0x18, 0	; 24
    1f0e:	8f e7       	ldi	r24, 0x7F	; 127
    1f10:	8f b9       	out	0x0f, r24	; 15
    1f12:	77 9b       	sbis	0x0e, 7	; 14
    1f14:	fe cf       	rjmp	.-4      	; 0x1f12 <rf_polling_rx_packet+0x268>
    1f16:	40 e0       	ldi	r20, 0x00	; 0
    1f18:	0f c0       	rjmp	.+30     	; 0x1f38 <rf_polling_rx_packet+0x28e>
    1f1a:	1f b8       	out	0x0f, r1	; 15
    1f1c:	77 9b       	sbis	0x0e, 7	; 14
    1f1e:	fe cf       	rjmp	.-4      	; 0x1f1c <rf_polling_rx_packet+0x272>
    1f20:	e0 91 fa 05 	lds	r30, 0x05FA
    1f24:	f0 91 fb 05 	lds	r31, 0x05FB
    1f28:	8f b1       	in	r24, 0x0f	; 15
    1f2a:	05 80       	ldd	r0, Z+5	; 0x05
    1f2c:	f6 81       	ldd	r31, Z+6	; 0x06
    1f2e:	e0 2d       	mov	r30, r0
    1f30:	e4 0f       	add	r30, r20
    1f32:	f1 1d       	adc	r31, r1
    1f34:	80 83       	st	Z, r24
    1f36:	4f 5f       	subi	r20, 0xFF	; 255
    1f38:	e0 91 fa 05 	lds	r30, 0x05FA
    1f3c:	f0 91 fb 05 	lds	r31, 0x05FB
    1f40:	24 2f       	mov	r18, r20
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	83 81       	ldd	r24, Z+3	; 0x03
    1f46:	99 27       	eor	r25, r25
    1f48:	87 fd       	sbrc	r24, 7
    1f4a:	90 95       	com	r25
    1f4c:	28 17       	cp	r18, r24
    1f4e:	39 07       	cpc	r19, r25
    1f50:	24 f3       	brlt	.-56     	; 0x1f1a <rf_polling_rx_packet+0x270>
    1f52:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1f54:	c0 98       	cbi	0x18, 0	; 24
    1f56:	8f e7       	ldi	r24, 0x7F	; 127
    1f58:	8f b9       	out	0x0f, r24	; 15
    1f5a:	77 9b       	sbis	0x0e, 7	; 14
    1f5c:	fe cf       	rjmp	.-4      	; 0x1f5a <rf_polling_rx_packet+0x2b0>
    1f5e:	1f b8       	out	0x0f, r1	; 15
    1f60:	77 9b       	sbis	0x0e, 7	; 14
    1f62:	fe cf       	rjmp	.-4      	; 0x1f60 <rf_polling_rx_packet+0x2b6>
    1f64:	6f b1       	in	r22, 0x0f	; 15
    1f66:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1f68:	c0 98       	cbi	0x18, 0	; 24
    1f6a:	8f e7       	ldi	r24, 0x7F	; 127
    1f6c:	8f b9       	out	0x0f, r24	; 15
    1f6e:	77 9b       	sbis	0x0e, 7	; 14
    1f70:	fe cf       	rjmp	.-4      	; 0x1f6e <rf_polling_rx_packet+0x2c4>
    1f72:	fe 01       	movw	r30, r28
    1f74:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1f76:	ce 01       	movw	r24, r28
    1f78:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1f7a:	1f b8       	out	0x0f, r1	; 15
    1f7c:	77 9b       	sbis	0x0e, 7	; 14
    1f7e:	fe cf       	rjmp	.-4      	; 0x1f7c <rf_polling_rx_packet+0x2d2>
    1f80:	2f b1       	in	r18, 0x0f	; 15
    1f82:	21 93       	st	Z+, r18
    1f84:	e8 17       	cp	r30, r24
    1f86:	f9 07       	cpc	r31, r25
    1f88:	c1 f7       	brne	.-16     	; 0x1f7a <rf_polling_rx_packet+0x2d0>
    1f8a:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1f8c:	e0 91 fa 05 	lds	r30, 0x05FA
    1f90:	f0 91 fb 05 	lds	r31, 0x05FB
    1f94:	8b 81       	ldd	r24, Y+3	; 0x03
    1f96:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1f98:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1f9a:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1f9c:	0c c0       	rjmp	.+24     	; 0x1fb6 <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1f9e:	e0 91 fa 05 	lds	r30, 0x05FA
    1fa2:	f0 91 fb 05 	lds	r31, 0x05FB
    1fa6:	05 80       	ldd	r0, Z+5	; 0x05
    1fa8:	f6 81       	ldd	r31, Z+6	; 0x06
    1faa:	e0 2d       	mov	r30, r0
    1fac:	e8 0f       	add	r30, r24
    1fae:	f9 1f       	adc	r31, r25
    1fb0:	80 81       	ld	r24, Z
    1fb2:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1fb4:	5f 5f       	subi	r21, 0xFF	; 255
    1fb6:	e0 91 fa 05 	lds	r30, 0x05FA
    1fba:	f0 91 fb 05 	lds	r31, 0x05FB
    1fbe:	85 2f       	mov	r24, r21
    1fc0:	90 e0       	ldi	r25, 0x00	; 0
    1fc2:	23 81       	ldd	r18, Z+3	; 0x03
    1fc4:	33 27       	eor	r19, r19
    1fc6:	27 fd       	sbrc	r18, 7
    1fc8:	30 95       	com	r19
    1fca:	82 17       	cp	r24, r18
    1fcc:	93 07       	cpc	r25, r19
    1fce:	3c f3       	brlt	.-50     	; 0x1f9e <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1fd0:	46 17       	cp	r20, r22
    1fd2:	c1 f0       	breq	.+48     	; 0x2004 <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1fd4:	c0 98       	cbi	0x18, 0	; 24
    1fd6:	8f e7       	ldi	r24, 0x7F	; 127
    1fd8:	8f b9       	out	0x0f, r24	; 15
    1fda:	77 9b       	sbis	0x0e, 7	; 14
    1fdc:	fe cf       	rjmp	.-4      	; 0x1fda <rf_polling_rx_packet+0x330>
    1fde:	1f b8       	out	0x0f, r1	; 15
    1fe0:	77 9b       	sbis	0x0e, 7	; 14
    1fe2:	fe cf       	rjmp	.-4      	; 0x1fe0 <rf_polling_rx_packet+0x336>
    1fe4:	8f b1       	in	r24, 0x0f	; 15
    1fe6:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1fe8:	c0 98       	cbi	0x18, 0	; 24
    1fea:	88 e0       	ldi	r24, 0x08	; 8
    1fec:	8f b9       	out	0x0f, r24	; 15
    1fee:	77 9b       	sbis	0x0e, 7	; 14
    1ff0:	fe cf       	rjmp	.-4      	; 0x1fee <rf_polling_rx_packet+0x344>
    1ff2:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ff4:	c0 98       	cbi	0x18, 0	; 24
    1ff6:	88 e0       	ldi	r24, 0x08	; 8
    1ff8:	8f b9       	out	0x0f, r24	; 15
    1ffa:	77 9b       	sbis	0x0e, 7	; 14
    1ffc:	fe cf       	rjmp	.-4      	; 0x1ffa <rf_polling_rx_packet+0x350>
    1ffe:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    2000:	8c ef       	ldi	r24, 0xFC	; 252
    2002:	23 c0       	rjmp	.+70     	; 0x204a <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    2004:	8c 81       	ldd	r24, Y+4	; 0x04
    2006:	87 ff       	sbrs	r24, 7
    2008:	07 c0       	rjmp	.+14     	; 0x2018 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    200a:	80 91 0b 06 	lds	r24, 0x060B
    200e:	8f 5f       	subi	r24, 0xFF	; 255
    2010:	80 93 0b 06 	sts	0x060B, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	19 c0       	rjmp	.+50     	; 0x204a <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    2018:	c0 98       	cbi	0x18, 0	; 24
    201a:	8f e7       	ldi	r24, 0x7F	; 127
    201c:	8f b9       	out	0x0f, r24	; 15
    201e:	77 9b       	sbis	0x0e, 7	; 14
    2020:	fe cf       	rjmp	.-4      	; 0x201e <rf_polling_rx_packet+0x374>
    2022:	1f b8       	out	0x0f, r1	; 15
    2024:	77 9b       	sbis	0x0e, 7	; 14
    2026:	fe cf       	rjmp	.-4      	; 0x2024 <rf_polling_rx_packet+0x37a>
    2028:	8f b1       	in	r24, 0x0f	; 15
    202a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    202c:	c0 98       	cbi	0x18, 0	; 24
    202e:	88 e0       	ldi	r24, 0x08	; 8
    2030:	8f b9       	out	0x0f, r24	; 15
    2032:	77 9b       	sbis	0x0e, 7	; 14
    2034:	fe cf       	rjmp	.-4      	; 0x2032 <rf_polling_rx_packet+0x388>
    2036:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2038:	c0 98       	cbi	0x18, 0	; 24
    203a:	88 e0       	ldi	r24, 0x08	; 8
    203c:	8f b9       	out	0x0f, r24	; 15
    203e:	77 9b       	sbis	0x0e, 7	; 14
    2040:	fe cf       	rjmp	.-4      	; 0x203e <rf_polling_rx_packet+0x394>
    2042:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    2044:	8b ef       	ldi	r24, 0xFB	; 251
    2046:	01 c0       	rjmp	.+2      	; 0x204a <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    2048:	80 e0       	ldi	r24, 0x00	; 0
}
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	0f 90       	pop	r0
    2050:	0f 90       	pop	r0
    2052:	cf 91       	pop	r28
    2054:	df 91       	pop	r29
    2056:	08 95       	ret

00002058 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    2058:	80 91 0b 06 	lds	r24, 0x060B
    205c:	88 23       	and	r24, r24
    205e:	29 f0       	breq	.+10     	; 0x206a <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    2060:	80 91 0b 06 	lds	r24, 0x060B
        rx_ready=0;
    2064:	10 92 0b 06 	sts	0x060B, r1
        return tmp;
    2068:	08 95       	ret
    }
    return 0;
    206a:	80 e0       	ldi	r24, 0x00	; 0
}
    206c:	08 95       	ret

0000206e <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    206e:	c0 98       	cbi	0x18, 0	; 24
    2070:	88 e0       	ldi	r24, 0x08	; 8
    2072:	8f b9       	out	0x0f, r24	; 15
    2074:	77 9b       	sbis	0x0e, 7	; 14
    2076:	fe cf       	rjmp	.-4      	; 0x2074 <rf_flush_rx_fifo+0x6>
    2078:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    207a:	c0 98       	cbi	0x18, 0	; 24
    207c:	88 e0       	ldi	r24, 0x08	; 8
    207e:	8f b9       	out	0x0f, r24	; 15
    2080:	77 9b       	sbis	0x0e, 7	; 14
    2082:	fe cf       	rjmp	.-4      	; 0x2080 <rf_flush_rx_fifo+0x12>
    2084:	c0 9a       	sbi	0x18, 0	; 24
}
    2086:	08 95       	ret

00002088 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    2088:	99 27       	eor	r25, r25
    208a:	87 fd       	sbrc	r24, 7
    208c:	90 95       	com	r25
    208e:	98 2f       	mov	r25, r24
    2090:	88 27       	eor	r24, r24
    2092:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    2094:	c0 98       	cbi	0x18, 0	; 24
    2096:	23 e1       	ldi	r18, 0x13	; 19
    2098:	2f b9       	out	0x0f, r18	; 15
    209a:	77 9b       	sbis	0x0e, 7	; 14
    209c:	fe cf       	rjmp	.-4      	; 0x209a <rf_set_cca_thresh+0x12>
    209e:	9f b9       	out	0x0f, r25	; 15
    20a0:	77 9b       	sbis	0x0e, 7	; 14
    20a2:	fe cf       	rjmp	.-4      	; 0x20a0 <rf_set_cca_thresh+0x18>
    20a4:	8f b9       	out	0x0f, r24	; 15
    20a6:	77 9b       	sbis	0x0e, 7	; 14
    20a8:	fe cf       	rjmp	.-4      	; 0x20a6 <rf_set_cca_thresh+0x1e>
    20aa:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    20ac:	08 95       	ret

000020ae <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    20ae:	c0 98       	cbi	0x18, 0	; 24
    20b0:	86 e0       	ldi	r24, 0x06	; 6
    20b2:	8f b9       	out	0x0f, r24	; 15
    20b4:	77 9b       	sbis	0x0e, 7	; 14
    20b6:	fe cf       	rjmp	.-4      	; 0x20b4 <rf_test_mode+0x6>
    20b8:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    20ba:	c0 98       	cbi	0x18, 0	; 24
    20bc:	82 e1       	ldi	r24, 0x12	; 18
    20be:	8f b9       	out	0x0f, r24	; 15
    20c0:	77 9b       	sbis	0x0e, 7	; 14
    20c2:	fe cf       	rjmp	.-4      	; 0x20c0 <rf_test_mode+0x12>
    20c4:	85 e0       	ldi	r24, 0x05	; 5
    20c6:	8f b9       	out	0x0f, r24	; 15
    20c8:	77 9b       	sbis	0x0e, 7	; 14
    20ca:	fe cf       	rjmp	.-4      	; 0x20c8 <rf_test_mode+0x1a>
    20cc:	88 e0       	ldi	r24, 0x08	; 8
    20ce:	8f b9       	out	0x0f, r24	; 15
    20d0:	77 9b       	sbis	0x0e, 7	; 14
    20d2:	fe cf       	rjmp	.-4      	; 0x20d0 <rf_test_mode+0x22>
    20d4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    20d6:	c0 98       	cbi	0x18, 0	; 24
    20d8:	8e e2       	ldi	r24, 0x2E	; 46
    20da:	8f b9       	out	0x0f, r24	; 15
    20dc:	77 9b       	sbis	0x0e, 7	; 14
    20de:	fe cf       	rjmp	.-4      	; 0x20dc <rf_test_mode+0x2e>
    20e0:	88 e1       	ldi	r24, 0x18	; 24
    20e2:	8f b9       	out	0x0f, r24	; 15
    20e4:	77 9b       	sbis	0x0e, 7	; 14
    20e6:	fe cf       	rjmp	.-4      	; 0x20e4 <rf_test_mode+0x36>
    20e8:	1f b8       	out	0x0f, r1	; 15
    20ea:	77 9b       	sbis	0x0e, 7	; 14
    20ec:	fe cf       	rjmp	.-4      	; 0x20ea <rf_test_mode+0x3c>
    20ee:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    20f0:	0e 94 37 10 	call	0x206e	; 0x206e <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    20f4:	08 95       	ret

000020f6 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    20f6:	c0 98       	cbi	0x18, 0	; 24
    20f8:	86 e0       	ldi	r24, 0x06	; 6
    20fa:	8f b9       	out	0x0f, r24	; 15
    20fc:	77 9b       	sbis	0x0e, 7	; 14
    20fe:	fe cf       	rjmp	.-4      	; 0x20fc <rf_data_mode+0x6>
    2100:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    2102:	c0 98       	cbi	0x18, 0	; 24
    2104:	82 e1       	ldi	r24, 0x12	; 18
    2106:	8f b9       	out	0x0f, r24	; 15
    2108:	77 9b       	sbis	0x0e, 7	; 14
    210a:	fe cf       	rjmp	.-4      	; 0x2108 <rf_data_mode+0x12>
    210c:	85 e0       	ldi	r24, 0x05	; 5
    210e:	8f b9       	out	0x0f, r24	; 15
    2110:	77 9b       	sbis	0x0e, 7	; 14
    2112:	fe cf       	rjmp	.-4      	; 0x2110 <rf_data_mode+0x1a>
    2114:	1f b8       	out	0x0f, r1	; 15
    2116:	77 9b       	sbis	0x0e, 7	; 14
    2118:	fe cf       	rjmp	.-4      	; 0x2116 <rf_data_mode+0x20>
    211a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    211c:	c0 98       	cbi	0x18, 0	; 24
    211e:	8e e2       	ldi	r24, 0x2E	; 46
    2120:	8f b9       	out	0x0f, r24	; 15
    2122:	77 9b       	sbis	0x0e, 7	; 14
    2124:	fe cf       	rjmp	.-4      	; 0x2122 <rf_data_mode+0x2c>
    2126:	1f b8       	out	0x0f, r1	; 15
    2128:	77 9b       	sbis	0x0e, 7	; 14
    212a:	fe cf       	rjmp	.-4      	; 0x2128 <rf_data_mode+0x32>
    212c:	1f b8       	out	0x0f, r1	; 15
    212e:	77 9b       	sbis	0x0e, 7	; 14
    2130:	fe cf       	rjmp	.-4      	; 0x212e <rf_data_mode+0x38>
    2132:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2134:	0e 94 37 10 	call	0x206e	; 0x206e <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2138:	08 95       	ret

0000213a <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    213a:	c0 98       	cbi	0x18, 0	; 24
    213c:	86 e0       	ldi	r24, 0x06	; 6
    213e:	8f b9       	out	0x0f, r24	; 15
    2140:	77 9b       	sbis	0x0e, 7	; 14
    2142:	fe cf       	rjmp	.-4      	; 0x2140 <rf_rx_set_serial+0x6>
    2144:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    2146:	c0 98       	cbi	0x18, 0	; 24
    2148:	82 e1       	ldi	r24, 0x12	; 18
    214a:	8f b9       	out	0x0f, r24	; 15
    214c:	77 9b       	sbis	0x0e, 7	; 14
    214e:	fe cf       	rjmp	.-4      	; 0x214c <rf_rx_set_serial+0x12>
    2150:	85 e0       	ldi	r24, 0x05	; 5
    2152:	8f b9       	out	0x0f, r24	; 15
    2154:	77 9b       	sbis	0x0e, 7	; 14
    2156:	fe cf       	rjmp	.-4      	; 0x2154 <rf_rx_set_serial+0x1a>
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	8f b9       	out	0x0f, r24	; 15
    215c:	77 9b       	sbis	0x0e, 7	; 14
    215e:	fe cf       	rjmp	.-4      	; 0x215c <rf_rx_set_serial+0x22>
    2160:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2162:	0e 94 37 10 	call	0x206e	; 0x206e <rf_flush_rx_fifo>
}
    2166:	08 95       	ret

00002168 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    2168:	c0 98       	cbi	0x18, 0	; 24
    216a:	82 e1       	ldi	r24, 0x12	; 18
    216c:	8f b9       	out	0x0f, r24	; 15
    216e:	77 9b       	sbis	0x0e, 7	; 14
    2170:	fe cf       	rjmp	.-4      	; 0x216e <rf_tx_set_serial+0x6>
    2172:	85 e0       	ldi	r24, 0x05	; 5
    2174:	8f b9       	out	0x0f, r24	; 15
    2176:	77 9b       	sbis	0x0e, 7	; 14
    2178:	fe cf       	rjmp	.-4      	; 0x2176 <rf_tx_set_serial+0xe>
    217a:	84 e0       	ldi	r24, 0x04	; 4
    217c:	8f b9       	out	0x0f, r24	; 15
    217e:	77 9b       	sbis	0x0e, 7	; 14
    2180:	fe cf       	rjmp	.-4      	; 0x217e <rf_tx_set_serial+0x16>
    2182:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2184:	0e 94 37 10 	call	0x206e	; 0x206e <rf_flush_rx_fifo>
}
    2188:	08 95       	ret

0000218a <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	8f 70       	andi	r24, 0x0F	; 15
    218e:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    2190:	20 91 f8 05 	lds	r18, 0x05F8
    2194:	30 91 f9 05 	lds	r19, 0x05F9
    2198:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    219a:	82 2b       	or	r24, r18
    219c:	93 2b       	or	r25, r19
    219e:	90 93 f9 05 	sts	0x05F9, r25
    21a2:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    21a6:	c0 98       	cbi	0x18, 0	; 24
    21a8:	81 e1       	ldi	r24, 0x11	; 17
    21aa:	8f b9       	out	0x0f, r24	; 15
    21ac:	77 9b       	sbis	0x0e, 7	; 14
    21ae:	fe cf       	rjmp	.-4      	; 0x21ac <rf_set_preamble_length+0x22>
    21b0:	80 91 f9 05 	lds	r24, 0x05F9
    21b4:	8f b9       	out	0x0f, r24	; 15
    21b6:	77 9b       	sbis	0x0e, 7	; 14
    21b8:	fe cf       	rjmp	.-4      	; 0x21b6 <rf_set_preamble_length+0x2c>
    21ba:	80 91 f8 05 	lds	r24, 0x05F8
    21be:	8f b9       	out	0x0f, r24	; 15
    21c0:	77 9b       	sbis	0x0e, 7	; 14
    21c2:	fe cf       	rjmp	.-4      	; 0x21c0 <rf_set_preamble_length+0x36>
    21c4:	c0 9a       	sbi	0x18, 0	; 24
}
    21c6:	08 95       	ret

000021c8 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    21c8:	90 e0       	ldi	r25, 0x00	; 0
    21ca:	26 e0       	ldi	r18, 0x06	; 6
    21cc:	88 0f       	add	r24, r24
    21ce:	99 1f       	adc	r25, r25
    21d0:	2a 95       	dec	r18
    21d2:	e1 f7       	brne	.-8      	; 0x21cc <rf_set_cca_mode+0x4>
    21d4:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    21d6:	20 91 f8 05 	lds	r18, 0x05F8
    21da:	30 91 f9 05 	lds	r19, 0x05F9
    21de:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    21e0:	82 2b       	or	r24, r18
    21e2:	93 2b       	or	r25, r19
    21e4:	90 93 f9 05 	sts	0x05F9, r25
    21e8:	80 93 f8 05 	sts	0x05F8, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    21ec:	c0 98       	cbi	0x18, 0	; 24
    21ee:	81 e1       	ldi	r24, 0x11	; 17
    21f0:	8f b9       	out	0x0f, r24	; 15
    21f2:	77 9b       	sbis	0x0e, 7	; 14
    21f4:	fe cf       	rjmp	.-4      	; 0x21f2 <rf_set_cca_mode+0x2a>
    21f6:	80 91 f9 05 	lds	r24, 0x05F9
    21fa:	8f b9       	out	0x0f, r24	; 15
    21fc:	77 9b       	sbis	0x0e, 7	; 14
    21fe:	fe cf       	rjmp	.-4      	; 0x21fc <rf_set_cca_mode+0x34>
    2200:	80 91 f8 05 	lds	r24, 0x05F8
    2204:	8f b9       	out	0x0f, r24	; 15
    2206:	77 9b       	sbis	0x0e, 7	; 14
    2208:	fe cf       	rjmp	.-4      	; 0x2206 <rf_set_cca_mode+0x3e>
    220a:	c0 9a       	sbi	0x18, 0	; 24
}
    220c:	08 95       	ret

0000220e <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    220e:	c0 98       	cbi	0x18, 0	; 24
    2210:	84 e0       	ldi	r24, 0x04	; 4
    2212:	8f b9       	out	0x0f, r24	; 15
    2214:	77 9b       	sbis	0x0e, 7	; 14
    2216:	fe cf       	rjmp	.-4      	; 0x2214 <rf_carrier_on+0x6>
    2218:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    221a:	08 95       	ret

0000221c <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    221c:	c0 98       	cbi	0x18, 0	; 24
    221e:	86 e0       	ldi	r24, 0x06	; 6
    2220:	8f b9       	out	0x0f, r24	; 15
    2222:	77 9b       	sbis	0x0e, 7	; 14
    2224:	fe cf       	rjmp	.-4      	; 0x2222 <rf_carrier_off+0x6>
    2226:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2228:	08 95       	ret

0000222a <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    222a:	5f 9b       	sbis	0x0b, 7	; 11
    222c:	fe cf       	rjmp	.-4      	; 0x222a <getc0>
    222e:	5f 98       	cbi	0x0b, 7	; 11
    2230:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    2232:	08 95       	ret

00002234 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    2234:	5d 9b       	sbis	0x0b, 5	; 11
    2236:	fe cf       	rjmp	.-4      	; 0x2234 <putc0>
    2238:	5d 98       	cbi	0x0b, 5	; 11
    223a:	8c b9       	out	0x0c, r24	; 12
}
    223c:	08 95       	ret

0000223e <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    223e:	8f ef       	ldi	r24, 0xFF	; 255
    2240:	08 95       	ret

00002242 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    2242:	88 23       	and	r24, r24
    2244:	11 f4       	brne	.+4      	; 0x224a <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    2246:	8b b1       	in	r24, 0x0b	; 11
    2248:	04 c0       	rjmp	.+8      	; 0x2252 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    224a:	81 30       	cpi	r24, 0x01	; 1
    224c:	31 f4       	brne	.+12     	; 0x225a <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    224e:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    2252:	88 1f       	adc	r24, r24
    2254:	88 27       	eor	r24, r24
    2256:	88 1f       	adc	r24, r24
    2258:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    225a:	80 e0       	ldi	r24, 0x00	; 0
}
    225c:	08 95       	ret

0000225e <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    225e:	cf 93       	push	r28
    2260:	df 93       	push	r29
    2262:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    2264:	07 c0       	rjmp	.+14     	; 0x2274 <nrk_kprintf+0x16>
        putchar(c);
    2266:	60 91 fb 07 	lds	r22, 0x07FB
    226a:	70 91 fc 07 	lds	r23, 0x07FC
    226e:	90 e0       	ldi	r25, 0x00	; 0
    2270:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    2274:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    2276:	21 96       	adiw	r28, 0x01	; 1
    2278:	84 91       	lpm	r24, Z+
    227a:	88 23       	and	r24, r24
    227c:	a1 f7       	brne	.-24     	; 0x2266 <nrk_kprintf+0x8>
        putchar(c);
}
    227e:	df 91       	pop	r29
    2280:	cf 91       	pop	r28
    2282:	08 95       	ret

00002284 <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2284:	8f 3f       	cpi	r24, 0xFF	; 255
    2286:	09 f4       	brne	.+2      	; 0x228a <nrk_gpio_set+0x6>
    2288:	3f c0       	rjmp	.+126    	; 0x2308 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    228a:	98 2f       	mov	r25, r24
    228c:	96 95       	lsr	r25
    228e:	96 95       	lsr	r25
    2290:	96 95       	lsr	r25
    2292:	21 e0       	ldi	r18, 0x01	; 1
    2294:	30 e0       	ldi	r19, 0x00	; 0
    2296:	02 c0       	rjmp	.+4      	; 0x229c <nrk_gpio_set+0x18>
    2298:	22 0f       	add	r18, r18
    229a:	33 1f       	adc	r19, r19
    229c:	9a 95       	dec	r25
    229e:	e2 f7       	brpl	.-8      	; 0x2298 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    22a0:	90 e0       	ldi	r25, 0x00	; 0
    22a2:	87 70       	andi	r24, 0x07	; 7
    22a4:	90 70       	andi	r25, 0x00	; 0
    22a6:	82 30       	cpi	r24, 0x02	; 2
    22a8:	91 05       	cpc	r25, r1
    22aa:	d9 f0       	breq	.+54     	; 0x22e2 <nrk_gpio_set+0x5e>
    22ac:	83 30       	cpi	r24, 0x03	; 3
    22ae:	91 05       	cpc	r25, r1
    22b0:	34 f4       	brge	.+12     	; 0x22be <nrk_gpio_set+0x3a>
    22b2:	00 97       	sbiw	r24, 0x00	; 0
    22b4:	71 f0       	breq	.+28     	; 0x22d2 <nrk_gpio_set+0x4e>
    22b6:	81 30       	cpi	r24, 0x01	; 1
    22b8:	91 05       	cpc	r25, r1
    22ba:	41 f5       	brne	.+80     	; 0x230c <nrk_gpio_set+0x88>
    22bc:	0e c0       	rjmp	.+28     	; 0x22da <nrk_gpio_set+0x56>
    22be:	84 30       	cpi	r24, 0x04	; 4
    22c0:	91 05       	cpc	r25, r1
    22c2:	c1 f0       	breq	.+48     	; 0x22f4 <nrk_gpio_set+0x70>
    22c4:	84 30       	cpi	r24, 0x04	; 4
    22c6:	91 05       	cpc	r25, r1
    22c8:	8c f0       	brlt	.+34     	; 0x22ec <nrk_gpio_set+0x68>
    22ca:	85 30       	cpi	r24, 0x05	; 5
    22cc:	91 05       	cpc	r25, r1
    22ce:	f1 f4       	brne	.+60     	; 0x230c <nrk_gpio_set+0x88>
    22d0:	15 c0       	rjmp	.+42     	; 0x22fc <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    22d2:	8b b3       	in	r24, 0x1b	; 27
    22d4:	82 2b       	or	r24, r18
    22d6:	8b bb       	out	0x1b, r24	; 27
    22d8:	07 c0       	rjmp	.+14     	; 0x22e8 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    22da:	88 b3       	in	r24, 0x18	; 24
    22dc:	82 2b       	or	r24, r18
    22de:	88 bb       	out	0x18, r24	; 24
    22e0:	03 c0       	rjmp	.+6      	; 0x22e8 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    22e2:	85 b3       	in	r24, 0x15	; 21
    22e4:	82 2b       	or	r24, r18
    22e6:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    22e8:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    22ea:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    22ec:	82 b3       	in	r24, 0x12	; 18
    22ee:	82 2b       	or	r24, r18
    22f0:	82 bb       	out	0x12, r24	; 18
    22f2:	fa cf       	rjmp	.-12     	; 0x22e8 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    22f4:	83 b1       	in	r24, 0x03	; 3
    22f6:	82 2b       	or	r24, r18
    22f8:	83 b9       	out	0x03, r24	; 3
    22fa:	f6 cf       	rjmp	.-20     	; 0x22e8 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    22fc:	80 91 62 00 	lds	r24, 0x0062
    2300:	82 2b       	or	r24, r18
    2302:	80 93 62 00 	sts	0x0062, r24
    2306:	f0 cf       	rjmp	.-32     	; 0x22e8 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2308:	8f ef       	ldi	r24, 0xFF	; 255
    230a:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    230c:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    230e:	08 95       	ret

00002310 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2310:	8f 3f       	cpi	r24, 0xFF	; 255
    2312:	09 f4       	brne	.+2      	; 0x2316 <nrk_gpio_clr+0x6>
    2314:	40 c0       	rjmp	.+128    	; 0x2396 <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    2316:	98 2f       	mov	r25, r24
    2318:	96 95       	lsr	r25
    231a:	96 95       	lsr	r25
    231c:	96 95       	lsr	r25
    231e:	21 e0       	ldi	r18, 0x01	; 1
    2320:	30 e0       	ldi	r19, 0x00	; 0
    2322:	02 c0       	rjmp	.+4      	; 0x2328 <nrk_gpio_clr+0x18>
    2324:	22 0f       	add	r18, r18
    2326:	33 1f       	adc	r19, r19
    2328:	9a 95       	dec	r25
    232a:	e2 f7       	brpl	.-8      	; 0x2324 <nrk_gpio_clr+0x14>
    232c:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    232e:	90 e0       	ldi	r25, 0x00	; 0
    2330:	87 70       	andi	r24, 0x07	; 7
    2332:	90 70       	andi	r25, 0x00	; 0
    2334:	82 30       	cpi	r24, 0x02	; 2
    2336:	91 05       	cpc	r25, r1
    2338:	d9 f0       	breq	.+54     	; 0x2370 <nrk_gpio_clr+0x60>
    233a:	83 30       	cpi	r24, 0x03	; 3
    233c:	91 05       	cpc	r25, r1
    233e:	34 f4       	brge	.+12     	; 0x234c <nrk_gpio_clr+0x3c>
    2340:	00 97       	sbiw	r24, 0x00	; 0
    2342:	71 f0       	breq	.+28     	; 0x2360 <nrk_gpio_clr+0x50>
    2344:	81 30       	cpi	r24, 0x01	; 1
    2346:	91 05       	cpc	r25, r1
    2348:	41 f5       	brne	.+80     	; 0x239a <nrk_gpio_clr+0x8a>
    234a:	0e c0       	rjmp	.+28     	; 0x2368 <nrk_gpio_clr+0x58>
    234c:	84 30       	cpi	r24, 0x04	; 4
    234e:	91 05       	cpc	r25, r1
    2350:	c1 f0       	breq	.+48     	; 0x2382 <nrk_gpio_clr+0x72>
    2352:	84 30       	cpi	r24, 0x04	; 4
    2354:	91 05       	cpc	r25, r1
    2356:	8c f0       	brlt	.+34     	; 0x237a <nrk_gpio_clr+0x6a>
    2358:	85 30       	cpi	r24, 0x05	; 5
    235a:	91 05       	cpc	r25, r1
    235c:	f1 f4       	brne	.+60     	; 0x239a <nrk_gpio_clr+0x8a>
    235e:	15 c0       	rjmp	.+42     	; 0x238a <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    2360:	8b b3       	in	r24, 0x1b	; 27
    2362:	82 23       	and	r24, r18
    2364:	8b bb       	out	0x1b, r24	; 27
    2366:	07 c0       	rjmp	.+14     	; 0x2376 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    2368:	88 b3       	in	r24, 0x18	; 24
    236a:	82 23       	and	r24, r18
    236c:	88 bb       	out	0x18, r24	; 24
    236e:	03 c0       	rjmp	.+6      	; 0x2376 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    2370:	85 b3       	in	r24, 0x15	; 21
    2372:	82 23       	and	r24, r18
    2374:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2376:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    2378:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    237a:	82 b3       	in	r24, 0x12	; 18
    237c:	82 23       	and	r24, r18
    237e:	82 bb       	out	0x12, r24	; 18
    2380:	fa cf       	rjmp	.-12     	; 0x2376 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    2382:	83 b1       	in	r24, 0x03	; 3
    2384:	82 23       	and	r24, r18
    2386:	83 b9       	out	0x03, r24	; 3
    2388:	f6 cf       	rjmp	.-20     	; 0x2376 <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    238a:	80 91 62 00 	lds	r24, 0x0062
    238e:	82 23       	and	r24, r18
    2390:	80 93 62 00 	sts	0x0062, r24
    2394:	f0 cf       	rjmp	.-32     	; 0x2376 <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2396:	8f ef       	ldi	r24, 0xFF	; 255
    2398:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    239a:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    239c:	08 95       	ret

0000239e <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    239e:	8f 3f       	cpi	r24, 0xFF	; 255
    23a0:	89 f1       	breq	.+98     	; 0x2404 <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    23a2:	28 2f       	mov	r18, r24
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	27 70       	andi	r18, 0x07	; 7
    23a8:	30 70       	andi	r19, 0x00	; 0
    23aa:	22 30       	cpi	r18, 0x02	; 2
    23ac:	31 05       	cpc	r19, r1
    23ae:	c1 f0       	breq	.+48     	; 0x23e0 <nrk_gpio_get+0x42>
    23b0:	23 30       	cpi	r18, 0x03	; 3
    23b2:	31 05       	cpc	r19, r1
    23b4:	3c f4       	brge	.+14     	; 0x23c4 <nrk_gpio_get+0x26>
    23b6:	21 15       	cp	r18, r1
    23b8:	31 05       	cpc	r19, r1
    23ba:	71 f0       	breq	.+28     	; 0x23d8 <nrk_gpio_get+0x3a>
    23bc:	21 30       	cpi	r18, 0x01	; 1
    23be:	31 05       	cpc	r19, r1
    23c0:	09 f5       	brne	.+66     	; 0x2404 <nrk_gpio_get+0x66>
    23c2:	0c c0       	rjmp	.+24     	; 0x23dc <nrk_gpio_get+0x3e>
    23c4:	24 30       	cpi	r18, 0x04	; 4
    23c6:	31 05       	cpc	r19, r1
    23c8:	79 f0       	breq	.+30     	; 0x23e8 <nrk_gpio_get+0x4a>
    23ca:	24 30       	cpi	r18, 0x04	; 4
    23cc:	31 05       	cpc	r19, r1
    23ce:	54 f0       	brlt	.+20     	; 0x23e4 <nrk_gpio_get+0x46>
    23d0:	25 30       	cpi	r18, 0x05	; 5
    23d2:	31 05       	cpc	r19, r1
    23d4:	b9 f4       	brne	.+46     	; 0x2404 <nrk_gpio_get+0x66>
    23d6:	0a c0       	rjmp	.+20     	; 0x23ec <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    23d8:	29 b3       	in	r18, 0x19	; 25
    23da:	09 c0       	rjmp	.+18     	; 0x23ee <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    23dc:	26 b3       	in	r18, 0x16	; 22
    23de:	07 c0       	rjmp	.+14     	; 0x23ee <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    23e0:	23 b3       	in	r18, 0x13	; 19
    23e2:	05 c0       	rjmp	.+10     	; 0x23ee <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    23e4:	20 b3       	in	r18, 0x10	; 16
    23e6:	03 c0       	rjmp	.+6      	; 0x23ee <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    23e8:	21 b1       	in	r18, 0x01	; 1
    23ea:	01 c0       	rjmp	.+2      	; 0x23ee <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    23ec:	20 b1       	in	r18, 0x00	; 0
    23ee:	30 e0       	ldi	r19, 0x00	; 0
    23f0:	86 95       	lsr	r24
    23f2:	86 95       	lsr	r24
    23f4:	86 95       	lsr	r24
    23f6:	02 c0       	rjmp	.+4      	; 0x23fc <nrk_gpio_get+0x5e>
    23f8:	35 95       	asr	r19
    23fa:	27 95       	ror	r18
    23fc:	8a 95       	dec	r24
    23fe:	e2 f7       	brpl	.-8      	; 0x23f8 <nrk_gpio_get+0x5a>
    2400:	21 70       	andi	r18, 0x01	; 1
    2402:	01 c0       	rjmp	.+2      	; 0x2406 <nrk_gpio_get+0x68>
        default:
            return -1;
    2404:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    2406:	82 2f       	mov	r24, r18
    2408:	08 95       	ret

0000240a <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    240a:	88 23       	and	r24, r24
    240c:	19 f0       	breq	.+6      	; 0x2414 <nrk_gpio_pullups+0xa>
    240e:	80 b5       	in	r24, 0x20	; 32
    2410:	8b 7f       	andi	r24, 0xFB	; 251
    2412:	02 c0       	rjmp	.+4      	; 0x2418 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    2414:	80 b5       	in	r24, 0x20	; 32
    2416:	84 60       	ori	r24, 0x04	; 4
    2418:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    241a:	81 e0       	ldi	r24, 0x01	; 1
    241c:	08 95       	ret

0000241e <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    241e:	8f 3f       	cpi	r24, 0xFF	; 255
    2420:	09 f4       	brne	.+2      	; 0x2424 <nrk_gpio_toggle+0x6>
    2422:	3f c0       	rjmp	.+126    	; 0x24a2 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2424:	98 2f       	mov	r25, r24
    2426:	96 95       	lsr	r25
    2428:	96 95       	lsr	r25
    242a:	96 95       	lsr	r25
    242c:	21 e0       	ldi	r18, 0x01	; 1
    242e:	30 e0       	ldi	r19, 0x00	; 0
    2430:	02 c0       	rjmp	.+4      	; 0x2436 <nrk_gpio_toggle+0x18>
    2432:	22 0f       	add	r18, r18
    2434:	33 1f       	adc	r19, r19
    2436:	9a 95       	dec	r25
    2438:	e2 f7       	brpl	.-8      	; 0x2432 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    243a:	90 e0       	ldi	r25, 0x00	; 0
    243c:	87 70       	andi	r24, 0x07	; 7
    243e:	90 70       	andi	r25, 0x00	; 0
    2440:	82 30       	cpi	r24, 0x02	; 2
    2442:	91 05       	cpc	r25, r1
    2444:	d9 f0       	breq	.+54     	; 0x247c <nrk_gpio_toggle+0x5e>
    2446:	83 30       	cpi	r24, 0x03	; 3
    2448:	91 05       	cpc	r25, r1
    244a:	34 f4       	brge	.+12     	; 0x2458 <nrk_gpio_toggle+0x3a>
    244c:	00 97       	sbiw	r24, 0x00	; 0
    244e:	71 f0       	breq	.+28     	; 0x246c <nrk_gpio_toggle+0x4e>
    2450:	81 30       	cpi	r24, 0x01	; 1
    2452:	91 05       	cpc	r25, r1
    2454:	41 f5       	brne	.+80     	; 0x24a6 <nrk_gpio_toggle+0x88>
    2456:	0e c0       	rjmp	.+28     	; 0x2474 <nrk_gpio_toggle+0x56>
    2458:	84 30       	cpi	r24, 0x04	; 4
    245a:	91 05       	cpc	r25, r1
    245c:	c1 f0       	breq	.+48     	; 0x248e <nrk_gpio_toggle+0x70>
    245e:	84 30       	cpi	r24, 0x04	; 4
    2460:	91 05       	cpc	r25, r1
    2462:	8c f0       	brlt	.+34     	; 0x2486 <nrk_gpio_toggle+0x68>
    2464:	85 30       	cpi	r24, 0x05	; 5
    2466:	91 05       	cpc	r25, r1
    2468:	f1 f4       	brne	.+60     	; 0x24a6 <nrk_gpio_toggle+0x88>
    246a:	15 c0       	rjmp	.+42     	; 0x2496 <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    246c:	8b b3       	in	r24, 0x1b	; 27
    246e:	82 27       	eor	r24, r18
    2470:	8b bb       	out	0x1b, r24	; 27
    2472:	07 c0       	rjmp	.+14     	; 0x2482 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    2474:	88 b3       	in	r24, 0x18	; 24
    2476:	82 27       	eor	r24, r18
    2478:	88 bb       	out	0x18, r24	; 24
    247a:	03 c0       	rjmp	.+6      	; 0x2482 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    247c:	85 b3       	in	r24, 0x15	; 21
    247e:	82 27       	eor	r24, r18
    2480:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2482:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    2484:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    2486:	82 b3       	in	r24, 0x12	; 18
    2488:	82 27       	eor	r24, r18
    248a:	82 bb       	out	0x12, r24	; 18
    248c:	fa cf       	rjmp	.-12     	; 0x2482 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    248e:	83 b1       	in	r24, 0x03	; 3
    2490:	82 27       	eor	r24, r18
    2492:	83 b9       	out	0x03, r24	; 3
    2494:	f6 cf       	rjmp	.-20     	; 0x2482 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    2496:	80 91 62 00 	lds	r24, 0x0062
    249a:	82 27       	eor	r24, r18
    249c:	80 93 62 00 	sts	0x0062, r24
    24a0:	f0 cf       	rjmp	.-32     	; 0x2482 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24a2:	8f ef       	ldi	r24, 0xFF	; 255
    24a4:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    24a6:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    24a8:	08 95       	ret

000024aa <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24aa:	8f 3f       	cpi	r24, 0xFF	; 255
    24ac:	09 f4       	brne	.+2      	; 0x24b0 <nrk_gpio_direction+0x6>
    24ae:	8c c0       	rjmp	.+280    	; 0x25c8 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    24b0:	98 2f       	mov	r25, r24
    24b2:	96 95       	lsr	r25
    24b4:	96 95       	lsr	r25
    24b6:	96 95       	lsr	r25
    24b8:	21 e0       	ldi	r18, 0x01	; 1
    24ba:	30 e0       	ldi	r19, 0x00	; 0
    24bc:	02 c0       	rjmp	.+4      	; 0x24c2 <nrk_gpio_direction+0x18>
    24be:	22 0f       	add	r18, r18
    24c0:	33 1f       	adc	r19, r19
    24c2:	9a 95       	dec	r25
    24c4:	e2 f7       	brpl	.-8      	; 0x24be <nrk_gpio_direction+0x14>
    24c6:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    24c8:	66 23       	and	r22, r22
    24ca:	09 f0       	breq	.+2      	; 0x24ce <nrk_gpio_direction+0x24>
    24cc:	4a c0       	rjmp	.+148    	; 0x2562 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    24ce:	32 2f       	mov	r19, r18
    24d0:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    24d2:	87 70       	andi	r24, 0x07	; 7
    24d4:	90 70       	andi	r25, 0x00	; 0
    24d6:	82 30       	cpi	r24, 0x02	; 2
    24d8:	91 05       	cpc	r25, r1
    24da:	19 f1       	breq	.+70     	; 0x2522 <nrk_gpio_direction+0x78>
    24dc:	83 30       	cpi	r24, 0x03	; 3
    24de:	91 05       	cpc	r25, r1
    24e0:	3c f4       	brge	.+14     	; 0x24f0 <nrk_gpio_direction+0x46>
    24e2:	00 97       	sbiw	r24, 0x00	; 0
    24e4:	81 f0       	breq	.+32     	; 0x2506 <nrk_gpio_direction+0x5c>
    24e6:	81 30       	cpi	r24, 0x01	; 1
    24e8:	91 05       	cpc	r25, r1
    24ea:	09 f0       	breq	.+2      	; 0x24ee <nrk_gpio_direction+0x44>
    24ec:	6d c0       	rjmp	.+218    	; 0x25c8 <nrk_gpio_direction+0x11e>
    24ee:	12 c0       	rjmp	.+36     	; 0x2514 <nrk_gpio_direction+0x6a>
    24f0:	84 30       	cpi	r24, 0x04	; 4
    24f2:	91 05       	cpc	r25, r1
    24f4:	21 f1       	breq	.+72     	; 0x253e <nrk_gpio_direction+0x94>
    24f6:	84 30       	cpi	r24, 0x04	; 4
    24f8:	91 05       	cpc	r25, r1
    24fa:	d4 f0       	brlt	.+52     	; 0x2530 <nrk_gpio_direction+0x86>
    24fc:	85 30       	cpi	r24, 0x05	; 5
    24fe:	91 05       	cpc	r25, r1
    2500:	09 f0       	breq	.+2      	; 0x2504 <nrk_gpio_direction+0x5a>
    2502:	62 c0       	rjmp	.+196    	; 0x25c8 <nrk_gpio_direction+0x11e>
    2504:	23 c0       	rjmp	.+70     	; 0x254c <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    2506:	8a b3       	in	r24, 0x1a	; 26
    2508:	83 23       	and	r24, r19
    250a:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    250c:	8b b3       	in	r24, 0x1b	; 27
    250e:	82 2b       	or	r24, r18
    2510:	8b bb       	out	0x1b, r24	; 27
    2512:	58 c0       	rjmp	.+176    	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2514:	87 b3       	in	r24, 0x17	; 23
    2516:	83 23       	and	r24, r19
    2518:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    251a:	88 b3       	in	r24, 0x18	; 24
    251c:	82 2b       	or	r24, r18
    251e:	88 bb       	out	0x18, r24	; 24
    2520:	51 c0       	rjmp	.+162    	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2522:	84 b3       	in	r24, 0x14	; 20
    2524:	83 23       	and	r24, r19
    2526:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    2528:	85 b3       	in	r24, 0x15	; 21
    252a:	82 2b       	or	r24, r18
    252c:	85 bb       	out	0x15, r24	; 21
    252e:	4a c0       	rjmp	.+148    	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2530:	81 b3       	in	r24, 0x11	; 17
    2532:	83 23       	and	r24, r19
    2534:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    2536:	82 b3       	in	r24, 0x12	; 18
    2538:	82 2b       	or	r24, r18
    253a:	82 bb       	out	0x12, r24	; 18
    253c:	43 c0       	rjmp	.+134    	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    253e:	82 b1       	in	r24, 0x02	; 2
    2540:	83 23       	and	r24, r19
    2542:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    2544:	83 b1       	in	r24, 0x03	; 3
    2546:	82 2b       	or	r24, r18
    2548:	83 b9       	out	0x03, r24	; 3
    254a:	3c c0       	rjmp	.+120    	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    254c:	80 91 61 00 	lds	r24, 0x0061
    2550:	83 23       	and	r24, r19
    2552:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    2556:	80 91 62 00 	lds	r24, 0x0062
    255a:	82 2b       	or	r24, r18
    255c:	80 93 62 00 	sts	0x0062, r24
    2560:	31 c0       	rjmp	.+98     	; 0x25c4 <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    2562:	87 70       	andi	r24, 0x07	; 7
    2564:	90 70       	andi	r25, 0x00	; 0
    2566:	82 30       	cpi	r24, 0x02	; 2
    2568:	91 05       	cpc	r25, r1
    256a:	d9 f0       	breq	.+54     	; 0x25a2 <nrk_gpio_direction+0xf8>
    256c:	83 30       	cpi	r24, 0x03	; 3
    256e:	91 05       	cpc	r25, r1
    2570:	34 f4       	brge	.+12     	; 0x257e <nrk_gpio_direction+0xd4>
    2572:	00 97       	sbiw	r24, 0x00	; 0
    2574:	71 f0       	breq	.+28     	; 0x2592 <nrk_gpio_direction+0xe8>
    2576:	81 30       	cpi	r24, 0x01	; 1
    2578:	91 05       	cpc	r25, r1
    257a:	41 f5       	brne	.+80     	; 0x25cc <nrk_gpio_direction+0x122>
    257c:	0e c0       	rjmp	.+28     	; 0x259a <nrk_gpio_direction+0xf0>
    257e:	84 30       	cpi	r24, 0x04	; 4
    2580:	91 05       	cpc	r25, r1
    2582:	b9 f0       	breq	.+46     	; 0x25b2 <nrk_gpio_direction+0x108>
    2584:	84 30       	cpi	r24, 0x04	; 4
    2586:	91 05       	cpc	r25, r1
    2588:	84 f0       	brlt	.+32     	; 0x25aa <nrk_gpio_direction+0x100>
    258a:	85 30       	cpi	r24, 0x05	; 5
    258c:	91 05       	cpc	r25, r1
    258e:	f1 f4       	brne	.+60     	; 0x25cc <nrk_gpio_direction+0x122>
    2590:	14 c0       	rjmp	.+40     	; 0x25ba <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2592:	8a b3       	in	r24, 0x1a	; 26
    2594:	82 2b       	or	r24, r18
    2596:	8a bb       	out	0x1a, r24	; 26
    2598:	15 c0       	rjmp	.+42     	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    259a:	87 b3       	in	r24, 0x17	; 23
    259c:	82 2b       	or	r24, r18
    259e:	87 bb       	out	0x17, r24	; 23
    25a0:	11 c0       	rjmp	.+34     	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    25a2:	84 b3       	in	r24, 0x14	; 20
    25a4:	82 2b       	or	r24, r18
    25a6:	84 bb       	out	0x14, r24	; 20
    25a8:	0d c0       	rjmp	.+26     	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    25aa:	81 b3       	in	r24, 0x11	; 17
    25ac:	82 2b       	or	r24, r18
    25ae:	81 bb       	out	0x11, r24	; 17
    25b0:	09 c0       	rjmp	.+18     	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    25b2:	82 b1       	in	r24, 0x02	; 2
    25b4:	82 2b       	or	r24, r18
    25b6:	82 b9       	out	0x02, r24	; 2
    25b8:	05 c0       	rjmp	.+10     	; 0x25c4 <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    25ba:	80 91 61 00 	lds	r24, 0x0061
    25be:	82 2b       	or	r24, r18
    25c0:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    25c4:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    25c6:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    25c8:	8f ef       	ldi	r24, 0xFF	; 255
    25ca:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    25cc:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    25ce:	08 95       	ret

000025d0 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    25d0:	8f ef       	ldi	r24, 0xFF	; 255
    25d2:	08 95       	ret

000025d4 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    25d4:	00 97       	sbiw	r24, 0x00	; 0
    25d6:	11 f4       	brne	.+4      	; 0x25dc <nrk_led_toggle+0x8>
    25d8:	80 e0       	ldi	r24, 0x00	; 0
    25da:	09 c0       	rjmp	.+18     	; 0x25ee <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    25dc:	81 30       	cpi	r24, 0x01	; 1
    25de:	91 05       	cpc	r25, r1
    25e0:	11 f4       	brne	.+4      	; 0x25e6 <nrk_led_toggle+0x12>
    25e2:	88 e0       	ldi	r24, 0x08	; 8
    25e4:	04 c0       	rjmp	.+8      	; 0x25ee <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    25e6:	82 30       	cpi	r24, 0x02	; 2
    25e8:	91 05       	cpc	r25, r1
    25ea:	29 f4       	brne	.+10     	; 0x25f6 <nrk_led_toggle+0x22>
    25ec:	80 e1       	ldi	r24, 0x10	; 16
    25ee:	0e 94 0f 12 	call	0x241e	; 0x241e <nrk_gpio_toggle>
    else            return -1;

    return 1;
    25f2:	81 e0       	ldi	r24, 0x01	; 1
    25f4:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    25f6:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    25f8:	08 95       	ret

000025fa <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    25fa:	00 97       	sbiw	r24, 0x00	; 0
    25fc:	11 f4       	brne	.+4      	; 0x2602 <nrk_led_clr+0x8>
    25fe:	80 e0       	ldi	r24, 0x00	; 0
    2600:	09 c0       	rjmp	.+18     	; 0x2614 <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2602:	81 30       	cpi	r24, 0x01	; 1
    2604:	91 05       	cpc	r25, r1
    2606:	11 f4       	brne	.+4      	; 0x260c <nrk_led_clr+0x12>
    2608:	88 e0       	ldi	r24, 0x08	; 8
    260a:	04 c0       	rjmp	.+8      	; 0x2614 <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    260c:	82 30       	cpi	r24, 0x02	; 2
    260e:	91 05       	cpc	r25, r1
    2610:	29 f4       	brne	.+10     	; 0x261c <nrk_led_clr+0x22>
    2612:	80 e1       	ldi	r24, 0x10	; 16
    2614:	0e 94 42 11 	call	0x2284	; 0x2284 <nrk_gpio_set>
    else            return -1;

    return 1;
    2618:	81 e0       	ldi	r24, 0x01	; 1
    261a:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    261c:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    261e:	08 95       	ret

00002620 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2620:	80 b5       	in	r24, 0x20	; 32
    2622:	84 60       	ori	r24, 0x04	; 4
    2624:	80 bd       	out	0x20, r24	; 32
    2626:	87 e0       	ldi	r24, 0x07	; 7
    2628:	87 bb       	out	0x17, r24	; 23
    262a:	88 bb       	out	0x18, r24	; 24
    262c:	8f ef       	ldi	r24, 0xFF	; 255
    262e:	84 bb       	out	0x14, r24	; 20
    2630:	15 ba       	out	0x15, r1	; 21
    2632:	82 e0       	ldi	r24, 0x02	; 2
    2634:	82 b9       	out	0x02, r24	; 2
    2636:	87 e6       	ldi	r24, 0x67	; 103
    2638:	8a bb       	out	0x1a, r24	; 26
    263a:	80 e4       	ldi	r24, 0x40	; 64
    263c:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    263e:	80 e5       	ldi	r24, 0x50	; 80
    2640:	8d b9       	out	0x0d, r24	; 13
    2642:	81 e0       	ldi	r24, 0x01	; 1
    2644:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    2646:	80 e0       	ldi	r24, 0x00	; 0
    2648:	90 e0       	ldi	r25, 0x00	; 0
    264a:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
    nrk_led_clr(1);
    264e:	81 e0       	ldi	r24, 0x01	; 1
    2650:	90 e0       	ldi	r25, 0x00	; 0
    2652:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
    nrk_led_clr(2);
    2656:	82 e0       	ldi	r24, 0x02	; 2
    2658:	90 e0       	ldi	r25, 0x00	; 0
    265a:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
    nrk_led_clr(3);
    265e:	83 e0       	ldi	r24, 0x03	; 3
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
}
    2666:	08 95       	ret

00002668 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    2668:	00 97       	sbiw	r24, 0x00	; 0
    266a:	11 f4       	brne	.+4      	; 0x2670 <nrk_led_set+0x8>
    266c:	80 e0       	ldi	r24, 0x00	; 0
    266e:	09 c0       	rjmp	.+18     	; 0x2682 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2670:	81 30       	cpi	r24, 0x01	; 1
    2672:	91 05       	cpc	r25, r1
    2674:	11 f4       	brne	.+4      	; 0x267a <nrk_led_set+0x12>
    2676:	88 e0       	ldi	r24, 0x08	; 8
    2678:	04 c0       	rjmp	.+8      	; 0x2682 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    267a:	82 30       	cpi	r24, 0x02	; 2
    267c:	91 05       	cpc	r25, r1
    267e:	29 f4       	brne	.+10     	; 0x268a <nrk_led_set+0x22>
    2680:	80 e1       	ldi	r24, 0x10	; 16
    2682:	0e 94 88 11 	call	0x2310	; 0x2310 <nrk_gpio_clr>
    else            return -1;

    return 1;
    2686:	81 e0       	ldi	r24, 0x01	; 1
    2688:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    268a:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    268c:	08 95       	ret

0000268e <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    268e:	90 91 9b 00 	lds	r25, 0x009B
    2692:	95 ff       	sbrs	r25, 5
    2694:	fc cf       	rjmp	.-8      	; 0x268e <putc1>
    2696:	90 91 9b 00 	lds	r25, 0x009B
    269a:	9f 7d       	andi	r25, 0xDF	; 223
    269c:	90 93 9b 00 	sts	0x009B, r25
    26a0:	80 93 9c 00 	sts	0x009C, r24
}
    26a4:	08 95       	ret

000026a6 <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    26a6:	90 93 90 00 	sts	0x0090, r25
    26aa:	89 b9       	out	0x09, r24	; 9
    26ac:	86 e0       	ldi	r24, 0x06	; 6
    26ae:	80 93 95 00 	sts	0x0095, r24
    26b2:	52 98       	cbi	0x0a, 2	; 10
    26b4:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    26b6:	8a b1       	in	r24, 0x0a	; 10
    26b8:	88 61       	ori	r24, 0x18	; 24
    26ba:	8a b9       	out	0x0a, r24	; 10
}
    26bc:	08 95       	ret

000026be <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    26be:	0f 93       	push	r16
    26c0:	1f 93       	push	r17
    26c2:	cf 93       	push	r28
    26c4:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    26c6:	0e 94 53 13 	call	0x26a6	; 0x26a6 <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    26ca:	ca e1       	ldi	r28, 0x1A	; 26
    26cc:	d1 e1       	ldi	r29, 0x11	; 17
    26ce:	05 e1       	ldi	r16, 0x15	; 21
    26d0:	11 e1       	ldi	r17, 0x11	; 17
    26d2:	ce 01       	movw	r24, r28
    26d4:	b8 01       	movw	r22, r16
    26d6:	0e 94 b4 4b 	call	0x9768	; 0x9768 <fdevopen>
    26da:	90 93 fc 07 	sts	0x07FC, r25
    26de:	80 93 fb 07 	sts	0x07FB, r24
    stdin = fdevopen( putc0, getc0);
    26e2:	ce 01       	movw	r24, r28
    26e4:	b8 01       	movw	r22, r16
    26e6:	0e 94 b4 4b 	call	0x9768	; 0x9768 <fdevopen>
    26ea:	90 93 fa 07 	sts	0x07FA, r25
    26ee:	80 93 f9 07 	sts	0x07F9, r24
    ENABLE_UART0_RX_INT();
#endif



}
    26f2:	df 91       	pop	r29
    26f4:	cf 91       	pop	r28
    26f6:	1f 91       	pop	r17
    26f8:	0f 91       	pop	r16
    26fa:	08 95       	ret

000026fc <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    26fc:	90 93 98 00 	sts	0x0098, r25
    2700:	80 93 99 00 	sts	0x0099, r24
    2704:	86 e0       	ldi	r24, 0x06	; 6
    2706:	80 93 9d 00 	sts	0x009D, r24
    270a:	ea e9       	ldi	r30, 0x9A	; 154
    270c:	f0 e0       	ldi	r31, 0x00	; 0
    270e:	80 81       	ld	r24, Z
    2710:	8b 7f       	andi	r24, 0xFB	; 251
    2712:	80 83       	st	Z, r24
    2714:	ab e9       	ldi	r26, 0x9B	; 155
    2716:	b0 e0       	ldi	r27, 0x00	; 0
    2718:	8c 91       	ld	r24, X
    271a:	82 60       	ori	r24, 0x02	; 2
    271c:	8c 93       	st	X, r24
    ENABLE_UART1();
    271e:	80 81       	ld	r24, Z
    2720:	88 61       	ori	r24, 0x18	; 24
    2722:	80 83       	st	Z, r24
}
    2724:	08 95       	ret

00002726 <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    2726:	80 91 9b 00 	lds	r24, 0x009B
    272a:	87 ff       	sbrs	r24, 7
    272c:	fc cf       	rjmp	.-8      	; 0x2726 <getc1>
    272e:	80 91 9b 00 	lds	r24, 0x009B
    2732:	8f 77       	andi	r24, 0x7F	; 127
    2734:	80 93 9b 00 	sts	0x009B, r24
    2738:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    273c:	08 95       	ret

0000273e <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    2746:	01 97       	sbiw	r24, 0x01	; 1
    2748:	d1 f7       	brne	.-12     	; 0x273e <halWait>

} // halWait
    274a:	08 95       	ret

0000274c <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    274c:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
}
    2750:	08 95       	ret

00002752 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2752:	0e 94 4c 4d 	call	0x9a98	; 0x9a98 <__eewr_byte_m128>
    return 0;
}
    2756:	80 e0       	ldi	r24, 0x00	; 0
    2758:	08 95       	ret

0000275a <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    275a:	ef 92       	push	r14
    275c:	ff 92       	push	r15
    275e:	0f 93       	push	r16
    2760:	1f 93       	push	r17
    2762:	cf 93       	push	r28
    2764:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    2766:	e8 2e       	mov	r14, r24
    2768:	e7 01       	movw	r28, r14
    276a:	7e 01       	movw	r14, r28
    276c:	f9 2e       	mov	r15, r25
    276e:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2770:	80 e0       	ldi	r24, 0x00	; 0
    2772:	90 e0       	ldi	r25, 0x00	; 0
    2774:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    2778:	08 2f       	mov	r16, r24
    277a:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    277c:	81 e0       	ldi	r24, 0x01	; 1
    277e:	90 e0       	ldi	r25, 0x00	; 0
    2780:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    2784:	e8 2e       	mov	r14, r24
    2786:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2788:	82 e0       	ldi	r24, 0x02	; 2
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    2790:	f8 2e       	mov	r15, r24
    2792:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2794:	83 e0       	ldi	r24, 0x03	; 3
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    279c:	18 2f       	mov	r17, r24
    279e:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    27a0:	84 e0       	ldi	r24, 0x04	; 4
    27a2:	90 e0       	ldi	r25, 0x00	; 0
    27a4:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    27a8:	fe 0c       	add	r15, r14
    ct+=buf[2];
    27aa:	f0 0e       	add	r15, r16
    ct+=buf[3];
    27ac:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    27ae:	8f 15       	cp	r24, r15
    27b0:	11 f4       	brne	.+4      	; 0x27b6 <read_eeprom_mac_address+0x5c>
    27b2:	81 e0       	ldi	r24, 0x01	; 1
    27b4:	01 c0       	rjmp	.+2      	; 0x27b8 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    27b6:	8f ef       	ldi	r24, 0xFF	; 255
}
    27b8:	df 91       	pop	r29
    27ba:	cf 91       	pop	r28
    27bc:	1f 91       	pop	r17
    27be:	0f 91       	pop	r16
    27c0:	ff 90       	pop	r15
    27c2:	ef 90       	pop	r14
    27c4:	08 95       	ret

000027c6 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    27c6:	cf 93       	push	r28
    27c8:	df 93       	push	r29
    27ca:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    27cc:	85 e0       	ldi	r24, 0x05	; 5
    27ce:	90 e0       	ldi	r25, 0x00	; 0
    27d0:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    27d4:	88 83       	st	Y, r24
    return NRK_OK;
}
    27d6:	81 e0       	ldi	r24, 0x01	; 1
    27d8:	df 91       	pop	r29
    27da:	cf 91       	pop	r28
    27dc:	08 95       	ret

000027de <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    27de:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    27e0:	86 e0       	ldi	r24, 0x06	; 6
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	60 81       	ld	r22, Z
    27e6:	0e 94 4c 4d 	call	0x9a98	; 0x9a98 <__eewr_byte_m128>
    return NRK_OK;
}
    27ea:	81 e0       	ldi	r24, 0x01	; 1
    27ec:	08 95       	ret

000027ee <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    27ee:	cf 93       	push	r28
    27f0:	df 93       	push	r29
    27f2:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    27f4:	86 e0       	ldi	r24, 0x06	; 6
    27f6:	90 e0       	ldi	r25, 0x00	; 0
    27f8:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    27fc:	88 83       	st	Y, r24
    return NRK_OK;
}
    27fe:	81 e0       	ldi	r24, 0x01	; 1
    2800:	df 91       	pop	r29
    2802:	cf 91       	pop	r28
    2804:	08 95       	ret

00002806 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2806:	0f 93       	push	r16
    2808:	1f 93       	push	r17
    280a:	cf 93       	push	r28
    280c:	df 93       	push	r29
    280e:	08 2f       	mov	r16, r24
    2810:	19 2f       	mov	r17, r25
    2812:	c8 e0       	ldi	r28, 0x08	; 8
    2814:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2816:	ce 01       	movw	r24, r28
    2818:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    281c:	f8 01       	movw	r30, r16
    281e:	81 93       	st	Z+, r24
    2820:	8f 01       	movw	r16, r30
    2822:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    2824:	c8 31       	cpi	r28, 0x18	; 24
    2826:	d1 05       	cpc	r29, r1
    2828:	b1 f7       	brne	.-20     	; 0x2816 <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    282a:	81 e0       	ldi	r24, 0x01	; 1
    282c:	df 91       	pop	r29
    282e:	cf 91       	pop	r28
    2830:	1f 91       	pop	r17
    2832:	0f 91       	pop	r16
    2834:	08 95       	ret

00002836 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2836:	0f 93       	push	r16
    2838:	1f 93       	push	r17
    283a:	cf 93       	push	r28
    283c:	df 93       	push	r29
    283e:	08 2f       	mov	r16, r24
    2840:	19 2f       	mov	r17, r25
    2842:	c8 e0       	ldi	r28, 0x08	; 8
    2844:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2846:	f8 01       	movw	r30, r16
    2848:	61 91       	ld	r22, Z+
    284a:	8f 01       	movw	r16, r30
    284c:	ce 01       	movw	r24, r28
    284e:	0e 94 4c 4d 	call	0x9a98	; 0x9a98 <__eewr_byte_m128>
    2852:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    2854:	c8 31       	cpi	r28, 0x18	; 24
    2856:	d1 05       	cpc	r29, r1
    2858:	b1 f7       	brne	.-20     	; 0x2846 <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    285a:	81 e0       	ldi	r24, 0x01	; 1
    285c:	df 91       	pop	r29
    285e:	cf 91       	pop	r28
    2860:	1f 91       	pop	r17
    2862:	0f 91       	pop	r16
    2864:	08 95       	ret

00002866 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2866:	cf 93       	push	r28
    2868:	df 93       	push	r29
    286a:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    286c:	87 e0       	ldi	r24, 0x07	; 7
    286e:	90 e0       	ldi	r25, 0x00	; 0
    2870:	0e 94 44 4d 	call	0x9a88	; 0x9a88 <__eerd_byte_m128>
    2874:	88 83       	st	Y, r24
    return NRK_OK;
}
    2876:	81 e0       	ldi	r24, 0x01	; 1
    2878:	df 91       	pop	r29
    287a:	cf 91       	pop	r28
    287c:	08 95       	ret

0000287e <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    287e:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2880:	87 e0       	ldi	r24, 0x07	; 7
    2882:	90 e0       	ldi	r25, 0x00	; 0
    2884:	60 81       	ld	r22, Z
    2886:	0e 94 4c 4d 	call	0x9a98	; 0x9a98 <__eewr_byte_m128>
    return NRK_OK;
}
    288a:	81 e0       	ldi	r24, 0x01	; 1
    288c:	08 95       	ret

0000288e <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    288e:	f8 94       	cli
};
    2890:	08 95       	ret

00002892 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2892:	78 94       	sei
};
    2894:	08 95       	ret

00002896 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2896:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    289a:	ff cf       	rjmp	.-2      	; 0x289a <nrk_halt+0x4>

0000289c <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    289c:	0f 93       	push	r16
    289e:	1f 93       	push	r17
    28a0:	df 93       	push	r29
    28a2:	cf 93       	push	r28
    28a4:	cd b7       	in	r28, 0x3d	; 61
    28a6:	de b7       	in	r29, 0x3e	; 62
    28a8:	a8 97       	sbiw	r28, 0x28	; 40
    28aa:	0f b6       	in	r0, 0x3f	; 63
    28ac:	f8 94       	cli
    28ae:	de bf       	out	0x3e, r29	; 62
    28b0:	0f be       	out	0x3f, r0	; 63
    28b2:	cd bf       	out	0x3d, r28	; 61
	nrk_system_ceiling = NRK_SYSTEM_CEILING;
    28b4:	88 ee       	ldi	r24, 0xE8	; 232
    28b6:	93 e0       	ldi	r25, 0x03	; 3
    28b8:	90 93 c8 05 	sts	0x05C8, r25
    28bc:	80 93 c7 05 	sts	0x05C7, r24
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    28c0:	0e 94 fd 20 	call	0x41fa	; 0x41fa <nrk_signal_create>
    28c4:	80 93 e3 06 	sts	0x06E3, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    28c8:	8f 3f       	cpi	r24, 0xFF	; 255
    28ca:	21 f4       	brne	.+8      	; 0x28d4 <nrk_init+0x38>
    28cc:	8e e0       	ldi	r24, 0x0E	; 14
    28ce:	60 e0       	ldi	r22, 0x00	; 0
    28d0:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    28d4:	0e 94 51 30 	call	0x60a2	; 0x60a2 <_nrk_startup_error>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    28d8:	0e 94 c1 30 	call	0x6182	; 0x6182 <nrk_watchdog_check>
    28dc:	8f 3f       	cpi	r24, 0xFF	; 255
    28de:	31 f4       	brne	.+12     	; 0x28ec <nrk_init+0x50>
	{
    	nrk_watchdog_disable();
    28e0:	0e 94 a6 30 	call	0x614c	; 0x614c <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    28e4:	80 e1       	ldi	r24, 0x10	; 16
    28e6:	60 e0       	ldi	r22, 0x00	; 0
    28e8:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    28ec:	0e 94 b3 30 	call	0x6166	; 0x6166 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    28f0:	10 92 ee 06 	sts	0x06EE, r1
    nrk_cur_task_TCB = NULL;
    28f4:	10 92 fc 06 	sts	0x06FC, r1
    28f8:	10 92 fb 06 	sts	0x06FB, r1
    
    nrk_high_ready_TCB = NULL;
    28fc:	10 92 e5 06 	sts	0x06E5, r1
    2900:	10 92 e4 06 	sts	0x06E4, r1
    nrk_high_ready_prio = 0; 
    2904:	10 92 fd 06 	sts	0x06FD, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2908:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    290c:	10 92 fa 06 	sts	0x06FA, r1
    2910:	e3 ed       	ldi	r30, 0xD3	; 211
    2912:	f6 e0       	ldi	r31, 0x06	; 6

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2914:	8f ef       	ldi	r24, 0xFF	; 255
    2916:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    2918:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    291a:	81 83       	std	Z+1, r24	; 0x01
    291c:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    291e:	96 e0       	ldi	r25, 0x06	; 6
    2920:	e2 3e       	cpi	r30, 0xE2	; 226
    2922:	f9 07       	cpc	r31, r25
    2924:	c1 f7       	brne	.-16     	; 0x2916 <nrk_init+0x7a>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2926:	93 e6       	ldi	r25, 0x63	; 99
    2928:	90 93 18 06 	sts	0x0618, r25
        nrk_task_TCB[i].task_ID = -1; 
    292c:	80 93 16 06 	sts	0x0616, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2930:	90 93 3f 06 	sts	0x063F, r25
        nrk_task_TCB[i].task_ID = -1; 
    2934:	80 93 3d 06 	sts	0x063D, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2938:	90 93 66 06 	sts	0x0666, r25
        nrk_task_TCB[i].task_ID = -1; 
    293c:	80 93 64 06 	sts	0x0664, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2940:	90 93 8d 06 	sts	0x068D, r25
        nrk_task_TCB[i].task_ID = -1; 
    2944:	80 93 8b 06 	sts	0x068B, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2948:	90 93 b4 06 	sts	0x06B4, r25
        nrk_task_TCB[i].task_ID = -1; 
    294c:	80 93 b2 06 	sts	0x06B2, r24
    2950:	e0 ed       	ldi	r30, 0xD0	; 208
    2952:	f7 e0       	ldi	r31, 0x07	; 7
    2954:	20 e0       	ldi	r18, 0x00	; 0
    2956:	30 e0       	ldi	r19, 0x00	; 0
    2958:	01 c0       	rjmp	.+2      	; 0x295c <nrk_init+0xc0>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    295a:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    295c:	a9 01       	movw	r20, r18
    295e:	4f 5f       	subi	r20, 0xFF	; 255
    2960:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2962:	ca 01       	movw	r24, r20
    2964:	88 0f       	add	r24, r24
    2966:	99 1f       	adc	r25, r25
    2968:	88 0f       	add	r24, r24
    296a:	99 1f       	adc	r25, r25
    296c:	84 0f       	add	r24, r20
    296e:	95 1f       	adc	r25, r21
    2970:	83 53       	subi	r24, 0x33	; 51
    2972:	98 4f       	sbci	r25, 0xF8	; 248
    2974:	91 83       	std	Z+1, r25	; 0x01
    2976:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2978:	c9 01       	movw	r24, r18
    297a:	88 0f       	add	r24, r24
    297c:	99 1f       	adc	r25, r25
    297e:	88 0f       	add	r24, r24
    2980:	99 1f       	adc	r25, r25
    2982:	82 0f       	add	r24, r18
    2984:	93 1f       	adc	r25, r19
    2986:	83 53       	subi	r24, 0x33	; 51
    2988:	98 4f       	sbci	r25, 0xF8	; 248
    298a:	94 83       	std	Z+4, r25	; 0x04
    298c:	83 83       	std	Z+3, r24	; 0x03
    298e:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2990:	45 30       	cpi	r20, 0x05	; 5
    2992:	51 05       	cpc	r21, r1
    2994:	11 f7       	brne	.-60     	; 0x295a <nrk_init+0xbe>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2996:	10 92 cf 07 	sts	0x07CF, r1
    299a:	10 92 ce 07 	sts	0x07CE, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    299e:	10 92 ea 07 	sts	0x07EA, r1
    29a2:	10 92 e9 07 	sts	0x07E9, r1
	_head_node = NULL;
    29a6:	10 92 f1 06 	sts	0x06F1, r1
    29aa:	10 92 f0 06 	sts	0x06F0, r1
	_free_node = &_nrk_readyQ[0];
    29ae:	8d ec       	ldi	r24, 0xCD	; 205
    29b0:	97 e0       	ldi	r25, 0x07	; 7
    29b2:	90 93 0d 06 	sts	0x060D, r25
    29b6:	80 93 0c 06 	sts	0x060C, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    29ba:	8e 01       	movw	r16, r28
    29bc:	0f 5f       	subi	r16, 0xFF	; 255
    29be:	1f 4f       	sbci	r17, 0xFF	; 255
    29c0:	c8 01       	movw	r24, r16
    29c2:	68 eb       	ldi	r22, 0xB8	; 184
    29c4:	7a e2       	ldi	r23, 0x2A	; 42
    29c6:	0e 94 cb 30 	call	0x6196	; 0x6196 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    29ca:	c8 01       	movw	r24, r16
    29cc:	67 e4       	ldi	r22, 0x47	; 71
    29ce:	75 e0       	ldi	r23, 0x05	; 5
    29d0:	40 e8       	ldi	r20, 0x80	; 128
    29d2:	50 e0       	ldi	r21, 0x00	; 0
    29d4:	0e 94 11 31 	call	0x6222	; 0x6222 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    29d8:	85 e5       	ldi	r24, 0x55	; 85
    29da:	80 93 47 05 	sts	0x0547, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    29de:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    29e0:	1c 86       	std	Y+12, r1	; 0x0c
    29e2:	1d 86       	std	Y+13, r1	; 0x0d
    29e4:	1e 86       	std	Y+14, r1	; 0x0e
    29e6:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    29e8:	18 8a       	std	Y+16, r1	; 0x10
    29ea:	19 8a       	std	Y+17, r1	; 0x11
    29ec:	1a 8a       	std	Y+18, r1	; 0x12
    29ee:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    29f0:	1c 8a       	std	Y+20, r1	; 0x14
    29f2:	1d 8a       	std	Y+21, r1	; 0x15
    29f4:	1e 8a       	std	Y+22, r1	; 0x16
    29f6:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    29f8:	18 8e       	std	Y+24, r1	; 0x18
    29fa:	19 8e       	std	Y+25, r1	; 0x19
    29fc:	1a 8e       	std	Y+26, r1	; 0x1a
    29fe:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2a00:	1c 8e       	std	Y+28, r1	; 0x1c
    2a02:	1d 8e       	std	Y+29, r1	; 0x1d
    2a04:	1e 8e       	std	Y+30, r1	; 0x1e
    2a06:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2a08:	18 a2       	std	Y+32, r1	; 0x20
    2a0a:	19 a2       	std	Y+33, r1	; 0x21
    2a0c:	1a a2       	std	Y+34, r1	; 0x22
    2a0e:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2a10:	81 e0       	ldi	r24, 0x01	; 1
    2a12:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2a14:	92 e0       	ldi	r25, 0x02	; 2
    2a16:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2a18:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2a1a:	c8 01       	movw	r24, r16
    2a1c:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <nrk_activate_task>
	
}
    2a20:	a8 96       	adiw	r28, 0x28	; 40
    2a22:	0f b6       	in	r0, 0x3f	; 63
    2a24:	f8 94       	cli
    2a26:	de bf       	out	0x3e, r29	; 62
    2a28:	0f be       	out	0x3f, r0	; 63
    2a2a:	cd bf       	out	0x3d, r28	; 61
    2a2c:	cf 91       	pop	r28
    2a2e:	df 91       	pop	r29
    2a30:	1f 91       	pop	r17
    2a32:	0f 91       	pop	r16
    2a34:	08 95       	ret

00002a36 <nrk_SRPAssignPreempLevel>:
    // you should never get here    
    while(1);
}

//cath @T3 SRP: implementing the function to assign each task a preemption level based on their period (priority) and the order of arrival
void nrk_SRPAssignPreempLevel(void){
    2a36:	0f 93       	push	r16
    2a38:	1f 93       	push	r17
    2a3a:	cf 93       	push	r28
    2a3c:	df 93       	push	r29
	

	//firstly, initialize all task preemption levels to 0
	for (i=0; i<NRK_MAX_TASKS; i++)
	{
		nrk_task_TCB[i].SRPpreempLevel=0;
    2a3e:	10 92 2f 06 	sts	0x062F, r1
    2a42:	10 92 56 06 	sts	0x0656, r1
    2a46:	10 92 7d 06 	sts	0x067D, r1
    2a4a:	10 92 a4 06 	sts	0x06A4, r1
    2a4e:	10 92 cb 06 	sts	0x06CB, r1
    2a52:	a6 e1       	ldi	r26, 0x16	; 22
    2a54:	b6 e0       	ldi	r27, 0x06	; 6
	// For each task set in nrk_task_TCB, we check each of the other tasks if their period is longer than the current task's period.
	// If so, the preemption level will be incremented
	for(i=0; i<NRK_MAX_TASKS; i++)
	{
		task_ID=nrk_task_TCB[i].task_ID;
		curTaskPeriod = nrk_task_TCB[i].period;
    2a56:	53 96       	adiw	r26, 0x13	; 19
    2a58:	8d 91       	ld	r24, X+
    2a5a:	9c 91       	ld	r25, X
    2a5c:	54 97       	sbiw	r26, 0x14	; 20
	
		if(task_ID!=-1)
    2a5e:	2c 91       	ld	r18, X
    2a60:	2f 3f       	cpi	r18, 0xFF	; 255
    2a62:	79 f0       	breq	.+30     	; 0x2a82 <nrk_SRPAssignPreempLevel+0x4c>
    2a64:	e9 e2       	ldi	r30, 0x29	; 41
    2a66:	f6 e0       	ldi	r31, 0x06	; 6
		{
    			for(j=0; j<NRK_MAX_TASKS; j++ )
			{
				if (nrk_task_TCB[j].period>curTaskPeriod)
    2a68:	20 81       	ld	r18, Z
    2a6a:	31 81       	ldd	r19, Z+1	; 0x01
    2a6c:	82 17       	cp	r24, r18
    2a6e:	93 07       	cpc	r25, r19
    2a70:	18 f4       	brcc	.+6      	; 0x2a78 <nrk_SRPAssignPreempLevel+0x42>
					nrk_task_TCB[j].SRPpreempLevel++;
    2a72:	26 81       	ldd	r18, Z+6	; 0x06
    2a74:	2f 5f       	subi	r18, 0xFF	; 255
    2a76:	26 83       	std	Z+6, r18	; 0x06
    2a78:	b7 96       	adiw	r30, 0x27	; 39
		task_ID=nrk_task_TCB[i].task_ID;
		curTaskPeriod = nrk_task_TCB[i].period;
	
		if(task_ID!=-1)
		{
    			for(j=0; j<NRK_MAX_TASKS; j++ )
    2a7a:	26 e0       	ldi	r18, 0x06	; 6
    2a7c:	ec 3e       	cpi	r30, 0xEC	; 236
    2a7e:	f2 07       	cpc	r31, r18
    2a80:	99 f7       	brne	.-26     	; 0x2a68 <nrk_SRPAssignPreempLevel+0x32>
    2a82:	97 96       	adiw	r26, 0x27	; 39
		nrk_task_TCB[i].SRPpreempLevel=0;
	}
	
	// For each task set in nrk_task_TCB, we check each of the other tasks if their period is longer than the current task's period.
	// If so, the preemption level will be incremented
	for(i=0; i<NRK_MAX_TASKS; i++)
    2a84:	46 e0       	ldi	r20, 0x06	; 6
    2a86:	a9 3d       	cpi	r26, 0xD9	; 217
    2a88:	b4 07       	cpc	r27, r20
    2a8a:	29 f7       	brne	.-54     	; 0x2a56 <nrk_SRPAssignPreempLevel+0x20>
    2a8c:	cf e2       	ldi	r28, 0x2F	; 47
    2a8e:	d6 e0       	ldi	r29, 0x06	; 6
    2a90:	80 e0       	ldi	r24, 0x00	; 0
    2a92:	90 e0       	ldi	r25, 0x00	; 0
    // you should never get here    
    while(1);
}

//cath @T3 SRP: implementing the function to assign each task a preemption level based on their period (priority) and the order of arrival
void nrk_SRPAssignPreempLevel(void){
    2a94:	27 e2       	ldi	r18, 0x27	; 39
    2a96:	30 e0       	ldi	r19, 0x00	; 0
    2a98:	1b c0       	rjmp	.+54     	; 0x2ad0 <nrk_SRPAssignPreempLevel+0x9a>
	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
	{
		for (j = 0; j < NRK_MAX_RESOURCE_CNT; j++)
		{
			if (nrk_task_TCB[i].semaphores[j])
    2a9a:	4d 91       	ld	r20, X+
    2a9c:	44 23       	and	r20, r20
    2a9e:	71 f0       	breq	.+28     	; 0x2abc <nrk_SRPAssignPreempLevel+0x86>
			{
				if ((nrk_sem_list[j].resource_ceiling > nrk_task_TCB[i].SRPpreempLevel) ||
    2aa0:	00 81       	ld	r16, Z
    2aa2:	18 81       	ld	r17, Y
    2aa4:	60 2f       	mov	r22, r16
    2aa6:	77 27       	eor	r23, r23
    2aa8:	67 fd       	sbrc	r22, 7
    2aaa:	70 95       	com	r23
    2aac:	41 2f       	mov	r20, r17
    2aae:	50 e0       	ldi	r21, 0x00	; 0
    2ab0:	46 17       	cp	r20, r22
    2ab2:	57 07       	cpc	r21, r23
    2ab4:	14 f0       	brlt	.+4      	; 0x2aba <nrk_SRPAssignPreempLevel+0x84>
    2ab6:	0f 3f       	cpi	r16, 0xFF	; 255
    2ab8:	09 f4       	brne	.+2      	; 0x2abc <nrk_SRPAssignPreempLevel+0x86>
				    (nrk_sem_list[j].resource_ceiling == -1))
				{
					nrk_sem_list[j].resource_ceiling = nrk_task_TCB[i].SRPpreempLevel;
    2aba:	10 83       	st	Z, r17
    2abc:	33 96       	adiw	r30, 0x03	; 3
	}

	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
	{
		for (j = 0; j < NRK_MAX_RESOURCE_CNT; j++)
    2abe:	46 e0       	ldi	r20, 0x06	; 6
    2ac0:	e3 3e       	cpi	r30, 0xE3	; 227
    2ac2:	f4 07       	cpc	r31, r20
    2ac4:	51 f7       	brne	.-44     	; 0x2a9a <nrk_SRPAssignPreempLevel+0x64>
    2ac6:	01 96       	adiw	r24, 0x01	; 1
    2ac8:	a7 96       	adiw	r28, 0x27	; 39
			}
		}
	}

	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
    2aca:	85 30       	cpi	r24, 0x05	; 5
    2acc:	91 05       	cpc	r25, r1
    2ace:	61 f0       	breq	.+24     	; 0x2ae8 <nrk_SRPAssignPreempLevel+0xb2>
    // you should never get here    
    while(1);
}

//cath @T3 SRP: implementing the function to assign each task a preemption level based on their period (priority) and the order of arrival
void nrk_SRPAssignPreempLevel(void){
    2ad0:	82 9f       	mul	r24, r18
    2ad2:	d0 01       	movw	r26, r0
    2ad4:	83 9f       	mul	r24, r19
    2ad6:	b0 0d       	add	r27, r0
    2ad8:	92 9f       	mul	r25, r18
    2ada:	b0 0d       	add	r27, r0
    2adc:	11 24       	eor	r1, r1
    2ade:	a0 5d       	subi	r26, 0xD0	; 208
    2ae0:	b9 4f       	sbci	r27, 0xF9	; 249
			}
		}
	}

	// Update all semaphore max ceilings after task preemption levels have been set.
	for (i = 0; i < NRK_MAX_TASKS; i++)
    2ae2:	e4 ed       	ldi	r30, 0xD4	; 212
    2ae4:	f6 e0       	ldi	r31, 0x06	; 6
    2ae6:	d9 cf       	rjmp	.-78     	; 0x2a9a <nrk_SRPAssignPreempLevel+0x64>
					nrk_sem_list[j].resource_ceiling = nrk_task_TCB[i].SRPpreempLevel;
				}
			}
		}
	}
}
    2ae8:	df 91       	pop	r29
    2aea:	cf 91       	pop	r28
    2aec:	1f 91       	pop	r17
    2aee:	0f 91       	pop	r16
    2af0:	08 95       	ret

00002af2 <nrk_start>:




void nrk_start (void)
{
    2af2:	cf 92       	push	r12
    2af4:	df 92       	push	r13
    2af6:	ff 92       	push	r15
    2af8:	0f 93       	push	r16
    2afa:	1f 93       	push	r17
    2afc:	df 93       	push	r29
    2afe:	cf 93       	push	r28
    2b00:	00 d0       	rcall	.+0      	; 0x2b02 <nrk_start+0x10>
    2b02:	cd b7       	in	r28, 0x3d	; 61
    2b04:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2b06:	e6 e1       	ldi	r30, 0x16	; 22
    2b08:	ce 2e       	mov	r12, r30
    2b0a:	e6 e0       	ldi	r30, 0x06	; 6
    2b0c:	de 2e       	mov	r13, r30
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b0e:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2b10:	f6 01       	movw	r30, r12
    2b12:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2b14:	ff 2d       	mov	r31, r15
    2b16:	ff 3f       	cpi	r31, 0xFF	; 255
    2b18:	b1 f0       	breq	.+44     	; 0x2b46 <nrk_start+0x54>
    2b1a:	06 e1       	ldi	r16, 0x16	; 22
    2b1c:	16 e0       	ldi	r17, 0x06	; 6
    2b1e:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2b20:	92 17       	cp	r25, r18
    2b22:	61 f0       	breq	.+24     	; 0x2b3c <nrk_start+0x4a>
    2b24:	f8 01       	movw	r30, r16
    2b26:	80 81       	ld	r24, Z
    2b28:	f8 16       	cp	r15, r24
    2b2a:	41 f4       	brne	.+16     	; 0x2b3c <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2b2c:	85 e0       	ldi	r24, 0x05	; 5
    2b2e:	6f 2d       	mov	r22, r15
    2b30:	29 83       	std	Y+1, r18	; 0x01
    2b32:	9a 83       	std	Y+2, r25	; 0x02
    2b34:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
    2b38:	9a 81       	ldd	r25, Y+2	; 0x02
    2b3a:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2b3c:	2f 5f       	subi	r18, 0xFF	; 255
    2b3e:	09 5d       	subi	r16, 0xD9	; 217
    2b40:	1f 4f       	sbci	r17, 0xFF	; 255
    2b42:	25 30       	cpi	r18, 0x05	; 5
    2b44:	69 f7       	brne	.-38     	; 0x2b20 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b46:	9f 5f       	subi	r25, 0xFF	; 255
    2b48:	27 e2       	ldi	r18, 0x27	; 39
    2b4a:	30 e0       	ldi	r19, 0x00	; 0
    2b4c:	c2 0e       	add	r12, r18
    2b4e:	d3 1e       	adc	r13, r19
    2b50:	95 30       	cpi	r25, 0x05	; 5
    2b52:	f1 f6       	brne	.-68     	; 0x2b10 <nrk_start+0x1e>
	}

    }

//cath @T3 SRP: call the function to assign task preemption level
    nrk_SRPAssignPreempLevel();
    2b54:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <nrk_SRPAssignPreempLevel>

    task_ID = nrk_get_high_ready_task_ID();	
    2b58:	0e 94 4a 24 	call	0x4894	; 0x4894 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2b5c:	99 27       	eor	r25, r25
    2b5e:	87 fd       	sbrc	r24, 7
    2b60:	90 95       	com	r25
    2b62:	27 e2       	ldi	r18, 0x27	; 39
    2b64:	30 e0       	ldi	r19, 0x00	; 0
    2b66:	82 9f       	mul	r24, r18
    2b68:	f0 01       	movw	r30, r0
    2b6a:	83 9f       	mul	r24, r19
    2b6c:	f0 0d       	add	r31, r0
    2b6e:	92 9f       	mul	r25, r18
    2b70:	f0 0d       	add	r31, r0
    2b72:	11 24       	eor	r1, r1
    2b74:	e2 5f       	subi	r30, 0xF2	; 242
    2b76:	f9 4f       	sbci	r31, 0xF9	; 249
    2b78:	82 85       	ldd	r24, Z+10	; 0x0a
    2b7a:	80 93 fd 06 	sts	0x06FD, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2b7e:	f0 93 fc 06 	sts	0x06FC, r31
    2b82:	e0 93 fb 06 	sts	0x06FB, r30
    2b86:	f0 93 e5 06 	sts	0x06E5, r31
    2b8a:	e0 93 e4 06 	sts	0x06E4, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2b8e:	80 93 ee 06 	sts	0x06EE, r24
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/

    //cath @T3 SRP: call the function to assign task preemption level
   // nrk_SRPAssignPreempLevel();
    nrk_target_start();
    2b92:	0e 94 46 31 	call	0x628c	; 0x628c <nrk_target_start>
    nrk_stack_pointer_init(); 
    2b96:	0e 94 37 31 	call	0x626e	; 0x626e <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2b9a:	0e 94 93 3c 	call	0x7926	; 0x7926 <nrk_start_high_ready_task>
    2b9e:	ff cf       	rjmp	.-2      	; 0x2b9e <nrk_start+0xac>

00002ba0 <nrk_TCB_init>:
		}
	}
}

int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2ba0:	cf 92       	push	r12
    2ba2:	df 92       	push	r13
    2ba4:	ef 92       	push	r14
    2ba6:	ff 92       	push	r15
    2ba8:	0f 93       	push	r16
    2baa:	1f 93       	push	r17
    2bac:	cf 93       	push	r28
    2bae:	df 93       	push	r29
    2bb0:	ec 01       	movw	r28, r24
    2bb2:	8b 01       	movw	r16, r22
    2bb4:	6a 01       	movw	r12, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2bb6:	89 85       	ldd	r24, Y+9	; 0x09
    2bb8:	82 30       	cpi	r24, 0x02	; 2
    2bba:	21 f0       	breq	.+8      	; 0x2bc4 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    2bbc:	80 91 e2 06 	lds	r24, 0x06E2
    2bc0:	88 83       	st	Y, r24
    2bc2:	01 c0       	rjmp	.+2      	; 0x2bc6 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2bc4:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2bc6:	80 91 e2 06 	lds	r24, 0x06E2
    2bca:	85 30       	cpi	r24, 0x05	; 5
    2bcc:	20 f0       	brcs	.+8      	; 0x2bd6 <nrk_TCB_init+0x36>
    2bce:	87 e0       	ldi	r24, 0x07	; 7
    2bd0:	60 e0       	ldi	r22, 0x00	; 0
    2bd2:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2bd6:	89 85       	ldd	r24, Y+9	; 0x09
    2bd8:	82 30       	cpi	r24, 0x02	; 2
    2bda:	29 f0       	breq	.+10     	; 0x2be6 <nrk_TCB_init+0x46>
    2bdc:	80 91 e2 06 	lds	r24, 0x06E2
    2be0:	8f 5f       	subi	r24, 0xFF	; 255
    2be2:	80 93 e2 06 	sts	0x06E2, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2be6:	80 91 e2 06 	lds	r24, 0x06E2
    2bea:	88 23       	and	r24, r24
    2bec:	19 f4       	brne	.+6      	; 0x2bf4 <nrk_TCB_init+0x54>
    2bee:	81 e0       	ldi	r24, 0x01	; 1
    2bf0:	80 93 e2 06 	sts	0x06E2, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2bf4:	28 81       	ld	r18, Y
    2bf6:	33 27       	eor	r19, r19
    2bf8:	27 fd       	sbrc	r18, 7
    2bfa:	30 95       	com	r19
    2bfc:	87 e2       	ldi	r24, 0x27	; 39
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	28 9f       	mul	r18, r24
    2c02:	f0 01       	movw	r30, r0
    2c04:	29 9f       	mul	r18, r25
    2c06:	f0 0d       	add	r31, r0
    2c08:	38 9f       	mul	r19, r24
    2c0a:	f0 0d       	add	r31, r0
    2c0c:	11 24       	eor	r1, r1
    2c0e:	e2 5f       	subi	r30, 0xF2	; 242
    2c10:	f9 4f       	sbci	r31, 0xF9	; 249
    2c12:	11 83       	std	Z+1, r17	; 0x01
    2c14:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2c16:	28 85       	ldd	r18, Y+8	; 0x08
    2c18:	22 87       	std	Z+10, r18	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2c1a:	28 81       	ld	r18, Y
    2c1c:	33 27       	eor	r19, r19
    2c1e:	27 fd       	sbrc	r18, 7
    2c20:	30 95       	com	r19
    2c22:	28 9f       	mul	r18, r24
    2c24:	f0 01       	movw	r30, r0
    2c26:	29 9f       	mul	r18, r25
    2c28:	f0 0d       	add	r31, r0
    2c2a:	38 9f       	mul	r19, r24
    2c2c:	f0 0d       	add	r31, r0
    2c2e:	11 24       	eor	r1, r1
    2c30:	e2 5f       	subi	r30, 0xF2	; 242
    2c32:	f9 4f       	sbci	r31, 0xF9	; 249
    2c34:	23 e0       	ldi	r18, 0x03	; 3
    2c36:	21 87       	std	Z+9, r18	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2c38:	48 81       	ld	r20, Y
    2c3a:	24 2f       	mov	r18, r20
    2c3c:	33 27       	eor	r19, r19
    2c3e:	27 fd       	sbrc	r18, 7
    2c40:	30 95       	com	r19
    2c42:	28 9f       	mul	r18, r24
    2c44:	f0 01       	movw	r30, r0
    2c46:	29 9f       	mul	r18, r25
    2c48:	f0 0d       	add	r31, r0
    2c4a:	38 9f       	mul	r19, r24
    2c4c:	f0 0d       	add	r31, r0
    2c4e:	11 24       	eor	r1, r1
    2c50:	e2 5f       	subi	r30, 0xF2	; 242
    2c52:	f9 4f       	sbci	r31, 0xF9	; 249
    2c54:	40 87       	std	Z+8, r20	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2c56:	28 81       	ld	r18, Y
    2c58:	33 27       	eor	r19, r19
    2c5a:	27 fd       	sbrc	r18, 7
    2c5c:	30 95       	com	r19
    2c5e:	28 9f       	mul	r18, r24
    2c60:	80 01       	movw	r16, r0
    2c62:	29 9f       	mul	r18, r25
    2c64:	10 0d       	add	r17, r0
    2c66:	38 9f       	mul	r19, r24
    2c68:	10 0d       	add	r17, r0
    2c6a:	11 24       	eor	r1, r1
    2c6c:	02 5f       	subi	r16, 0xF2	; 242
    2c6e:	19 4f       	sbci	r17, 0xF9	; 249
    2c70:	f8 01       	movw	r30, r16
    2c72:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2c74:	ce 01       	movw	r24, r28
    2c76:	0b 96       	adiw	r24, 0x0b	; 11
    2c78:	0e 94 69 29 	call	0x52d2	; 0x52d2 <_nrk_time_to_ticks>
    2c7c:	f8 01       	movw	r30, r16
    2c7e:	94 8f       	std	Z+28, r25	; 0x1c
    2c80:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2c82:	8b 85       	ldd	r24, Y+11	; 0x0b
    2c84:	9c 85       	ldd	r25, Y+12	; 0x0c
    2c86:	ad 85       	ldd	r26, Y+13	; 0x0d
    2c88:	be 85       	ldd	r27, Y+14	; 0x0e
    2c8a:	8e 33       	cpi	r24, 0x3E	; 62
    2c8c:	91 05       	cpc	r25, r1
    2c8e:	a1 05       	cpc	r26, r1
    2c90:	b1 05       	cpc	r27, r1
    2c92:	20 f0       	brcs	.+8      	; 0x2c9c <nrk_TCB_init+0xfc>
    2c94:	86 e1       	ldi	r24, 0x16	; 22
    2c96:	68 81       	ld	r22, Y
    2c98:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2c9c:	08 81       	ld	r16, Y
    2c9e:	11 27       	eor	r17, r17
    2ca0:	07 fd       	sbrc	r16, 7
    2ca2:	10 95       	com	r17
    2ca4:	ce 01       	movw	r24, r28
    2ca6:	4b 96       	adiw	r24, 0x1b	; 27
    2ca8:	0e 94 69 29 	call	0x52d2	; 0x52d2 <_nrk_time_to_ticks>
    2cac:	f7 e2       	ldi	r31, 0x27	; 39
    2cae:	ef 2e       	mov	r14, r31
    2cb0:	f1 2c       	mov	r15, r1
    2cb2:	0e 9d       	mul	r16, r14
    2cb4:	f0 01       	movw	r30, r0
    2cb6:	0f 9d       	mul	r16, r15
    2cb8:	f0 0d       	add	r31, r0
    2cba:	1e 9d       	mul	r17, r14
    2cbc:	f0 0d       	add	r31, r0
    2cbe:	11 24       	eor	r1, r1
    2cc0:	e2 5f       	subi	r30, 0xF2	; 242
    2cc2:	f9 4f       	sbci	r31, 0xF9	; 249
    2cc4:	96 8b       	std	Z+22, r25	; 0x16
    2cc6:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2cc8:	88 81       	ld	r24, Y
    2cca:	99 27       	eor	r25, r25
    2ccc:	87 fd       	sbrc	r24, 7
    2cce:	90 95       	com	r25
    2cd0:	8e 9d       	mul	r24, r14
    2cd2:	80 01       	movw	r16, r0
    2cd4:	8f 9d       	mul	r24, r15
    2cd6:	10 0d       	add	r17, r0
    2cd8:	9e 9d       	mul	r25, r14
    2cda:	10 0d       	add	r17, r0
    2cdc:	11 24       	eor	r1, r1
    2cde:	02 5f       	subi	r16, 0xF2	; 242
    2ce0:	19 4f       	sbci	r17, 0xF9	; 249
    2ce2:	f8 01       	movw	r30, r16
    2ce4:	85 89       	ldd	r24, Z+21	; 0x15
    2ce6:	96 89       	ldd	r25, Z+22	; 0x16
    2ce8:	23 8d       	ldd	r18, Z+27	; 0x1b
    2cea:	34 8d       	ldd	r19, Z+28	; 0x1c
    2cec:	82 0f       	add	r24, r18
    2cee:	93 1f       	adc	r25, r19
    2cf0:	90 8f       	std	Z+24, r25	; 0x18
    2cf2:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2cf4:	ce 01       	movw	r24, r28
    2cf6:	43 96       	adiw	r24, 0x13	; 19
    2cf8:	0e 94 69 29 	call	0x52d2	; 0x52d2 <_nrk_time_to_ticks>
    2cfc:	f8 01       	movw	r30, r16
    2cfe:	96 8f       	std	Z+30, r25	; 0x1e
    2d00:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2d02:	88 81       	ld	r24, Y
    2d04:	99 27       	eor	r25, r25
    2d06:	87 fd       	sbrc	r24, 7
    2d08:	90 95       	com	r25
    2d0a:	8e 9d       	mul	r24, r14
    2d0c:	f0 01       	movw	r30, r0
    2d0e:	8f 9d       	mul	r24, r15
    2d10:	f0 0d       	add	r31, r0
    2d12:	9e 9d       	mul	r25, r14
    2d14:	f0 0d       	add	r31, r0
    2d16:	11 24       	eor	r1, r1
    2d18:	e2 5f       	subi	r30, 0xF2	; 242
    2d1a:	f9 4f       	sbci	r31, 0xF9	; 249
    2d1c:	85 8d       	ldd	r24, Z+29	; 0x1d
    2d1e:	96 8d       	ldd	r25, Z+30	; 0x1e
    2d20:	92 8f       	std	Z+26, r25	; 0x1a
    2d22:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2d24:	81 e0       	ldi	r24, 0x01	; 1
    2d26:	90 e0       	ldi	r25, 0x00	; 0
    2d28:	90 a3       	std	Z+32, r25	; 0x20
    2d2a:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2d2c:	d3 82       	std	Z+3, r13	; 0x03
    2d2e:	c2 82       	std	Z+2, r12	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2d30:	81 e0       	ldi	r24, 0x01	; 1
    2d32:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2d34:	df 91       	pop	r29
    2d36:	cf 91       	pop	r28
    2d38:	1f 91       	pop	r17
    2d3a:	0f 91       	pop	r16
    2d3c:	ff 90       	pop	r15
    2d3e:	ef 90       	pop	r14
    2d40:	df 90       	pop	r13
    2d42:	cf 90       	pop	r12
    2d44:	08 95       	ret

00002d46 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2d46:	0e 94 de 2a 	call	0x55bc	; 0x55bc <_nrk_scheduler>

  	return;
}
    2d4a:	08 95       	ret

00002d4c <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2d4c:	85 e6       	ldi	r24, 0x65	; 101
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	08 95       	ret

00002d52 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2d52:	10 92 e6 06 	sts	0x06E6, r1
    2d56:	10 92 e7 06 	sts	0x06E7, r1
    2d5a:	10 92 e8 06 	sts	0x06E8, r1
    2d5e:	10 92 e9 06 	sts	0x06E9, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2d62:	10 92 ea 06 	sts	0x06EA, r1
    2d66:	10 92 eb 06 	sts	0x06EB, r1
    2d6a:	10 92 ec 06 	sts	0x06EC, r1
    2d6e:	10 92 ed 06 	sts	0x06ED, r1
    2d72:	e7 e3       	ldi	r30, 0x37	; 55
    2d74:	f7 e0       	ldi	r31, 0x07	; 7
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2d76:	10 82       	st	Z, r1
    2d78:	11 82       	std	Z+1, r1	; 0x01
    2d7a:	12 82       	std	Z+2, r1	; 0x02
    2d7c:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2d7e:	10 86       	std	Z+8, r1	; 0x08
    2d80:	11 86       	std	Z+9, r1	; 0x09
    2d82:	12 86       	std	Z+10, r1	; 0x0a
    2d84:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2d86:	14 82       	std	Z+4, r1	; 0x04
    2d88:	15 82       	std	Z+5, r1	; 0x05
    2d8a:	16 82       	std	Z+6, r1	; 0x06
    2d8c:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2d8e:	14 86       	std	Z+12, r1	; 0x0c
    2d90:	15 86       	std	Z+13, r1	; 0x0d
    2d92:	16 86       	std	Z+14, r1	; 0x0e
    2d94:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2d96:	10 8a       	std	Z+16, r1	; 0x10
    2d98:	11 8a       	std	Z+17, r1	; 0x11
    2d9a:	12 8a       	std	Z+18, r1	; 0x12
    2d9c:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2d9e:	10 8e       	std	Z+24, r1	; 0x18
    2da0:	11 8e       	std	Z+25, r1	; 0x19
    2da2:	12 8e       	std	Z+26, r1	; 0x1a
    2da4:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2da6:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2da8:	15 8e       	std	Z+29, r1	; 0x1d
    2daa:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2dac:	87 e0       	ldi	r24, 0x07	; 7
    2dae:	ed 3c       	cpi	r30, 0xCD	; 205
    2db0:	f8 07       	cpc	r31, r24
    2db2:	09 f7       	brne	.-62     	; 0x2d76 <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2db4:	08 95       	ret

00002db6 <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    2db6:	68 2f       	mov	r22, r24
    2db8:	70 e0       	ldi	r23, 0x00	; 0
    2dba:	80 e0       	ldi	r24, 0x00	; 0
    2dbc:	90 e0       	ldi	r25, 0x00	; 0
    2dbe:	23 eb       	ldi	r18, 0xB3	; 179
    2dc0:	36 ee       	ldi	r19, 0xE6	; 230
    2dc2:	4e e0       	ldi	r20, 0x0E	; 14
    2dc4:	50 e0       	ldi	r21, 0x00	; 0
    2dc6:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    2dca:	20 91 ea 06 	lds	r18, 0x06EA
    2dce:	30 91 eb 06 	lds	r19, 0x06EB
    2dd2:	40 91 ec 06 	lds	r20, 0x06EC
    2dd6:	50 91 ed 06 	lds	r21, 0x06ED
    2dda:	62 0f       	add	r22, r18
    2ddc:	73 1f       	adc	r23, r19
    2dde:	84 1f       	adc	r24, r20
    2de0:	95 1f       	adc	r25, r21
    2de2:	60 93 ea 06 	sts	0x06EA, r22
    2de6:	70 93 eb 06 	sts	0x06EB, r23
    2dea:	80 93 ec 06 	sts	0x06EC, r24
    2dee:	90 93 ed 06 	sts	0x06ED, r25
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    2df2:	86 ee       	ldi	r24, 0xE6	; 230
    2df4:	96 e0       	ldi	r25, 0x06	; 6
    2df6:	0e 94 da 28 	call	0x51b4	; 0x51b4 <nrk_time_compact_nanos>
}
    2dfa:	08 95       	ret

00002dfc <nrk_stats_get_deep_sleep>:

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2dfc:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2dfe:	20 91 e6 06 	lds	r18, 0x06E6
    2e02:	30 91 e7 06 	lds	r19, 0x06E7
    2e06:	40 91 e8 06 	lds	r20, 0x06E8
    2e0a:	50 91 e9 06 	lds	r21, 0x06E9
    2e0e:	20 83       	st	Z, r18
    2e10:	31 83       	std	Z+1, r19	; 0x01
    2e12:	42 83       	std	Z+2, r20	; 0x02
    2e14:	53 83       	std	Z+3, r21	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2e16:	20 91 ea 06 	lds	r18, 0x06EA
    2e1a:	30 91 eb 06 	lds	r19, 0x06EB
    2e1e:	40 91 ec 06 	lds	r20, 0x06EC
    2e22:	50 91 ed 06 	lds	r21, 0x06ED
    2e26:	24 83       	std	Z+4, r18	; 0x04
    2e28:	35 83       	std	Z+5, r19	; 0x05
    2e2a:	46 83       	std	Z+6, r20	; 0x06
    2e2c:	57 83       	std	Z+7, r21	; 0x07
}
    2e2e:	08 95       	ret

00002e30 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2e30:	e8 2f       	mov	r30, r24
    2e32:	f0 e0       	ldi	r31, 0x00	; 0
    2e34:	9f 01       	movw	r18, r30
    2e36:	22 0f       	add	r18, r18
    2e38:	33 1f       	adc	r19, r19
    2e3a:	a5 e0       	ldi	r26, 0x05	; 5
    2e3c:	ee 0f       	add	r30, r30
    2e3e:	ff 1f       	adc	r31, r31
    2e40:	aa 95       	dec	r26
    2e42:	e1 f7       	brne	.-8      	; 0x2e3c <_nrk_stats_add_violation+0xc>
    2e44:	e2 1b       	sub	r30, r18
    2e46:	f3 0b       	sbc	r31, r19
    2e48:	e9 5c       	subi	r30, 0xC9	; 201
    2e4a:	f8 4f       	sbci	r31, 0xF8	; 248
    2e4c:	95 8d       	ldd	r25, Z+29	; 0x1d
    2e4e:	91 30       	cpi	r25, 0x01	; 1
    2e50:	89 f1       	breq	.+98     	; 0x2eb4 <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2e52:	e8 2f       	mov	r30, r24
    2e54:	f0 e0       	ldi	r31, 0x00	; 0
    2e56:	9f 01       	movw	r18, r30
    2e58:	22 0f       	add	r18, r18
    2e5a:	33 1f       	adc	r19, r19
    2e5c:	65 e0       	ldi	r22, 0x05	; 5
    2e5e:	ee 0f       	add	r30, r30
    2e60:	ff 1f       	adc	r31, r31
    2e62:	6a 95       	dec	r22
    2e64:	e1 f7       	brne	.-8      	; 0x2e5e <_nrk_stats_add_violation+0x2e>
    2e66:	e2 1b       	sub	r30, r18
    2e68:	f3 0b       	sbc	r31, r19
    2e6a:	e9 5c       	subi	r30, 0xC9	; 201
    2e6c:	f8 4f       	sbci	r31, 0xF8	; 248
    2e6e:	94 8d       	ldd	r25, Z+28	; 0x1c
    2e70:	9f 5f       	subi	r25, 0xFF	; 255
    2e72:	e8 2f       	mov	r30, r24
    2e74:	f0 e0       	ldi	r31, 0x00	; 0
    2e76:	9f 01       	movw	r18, r30
    2e78:	22 0f       	add	r18, r18
    2e7a:	33 1f       	adc	r19, r19
    2e7c:	45 e0       	ldi	r20, 0x05	; 5
    2e7e:	ee 0f       	add	r30, r30
    2e80:	ff 1f       	adc	r31, r31
    2e82:	4a 95       	dec	r20
    2e84:	e1 f7       	brne	.-8      	; 0x2e7e <_nrk_stats_add_violation+0x4e>
    2e86:	e2 1b       	sub	r30, r18
    2e88:	f3 0b       	sbc	r31, r19
    2e8a:	e9 5c       	subi	r30, 0xC9	; 201
    2e8c:	f8 4f       	sbci	r31, 0xF8	; 248
    2e8e:	94 8f       	std	Z+28, r25	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2e90:	9f 3f       	cpi	r25, 0xFF	; 255
    2e92:	81 f4       	brne	.+32     	; 0x2eb4 <_nrk_stats_add_violation+0x84>
    2e94:	e8 2f       	mov	r30, r24
    2e96:	f0 e0       	ldi	r31, 0x00	; 0
    2e98:	cf 01       	movw	r24, r30
    2e9a:	88 0f       	add	r24, r24
    2e9c:	99 1f       	adc	r25, r25
    2e9e:	25 e0       	ldi	r18, 0x05	; 5
    2ea0:	ee 0f       	add	r30, r30
    2ea2:	ff 1f       	adc	r31, r31
    2ea4:	2a 95       	dec	r18
    2ea6:	e1 f7       	brne	.-8      	; 0x2ea0 <_nrk_stats_add_violation+0x70>
    2ea8:	e8 1b       	sub	r30, r24
    2eaa:	f9 0b       	sbc	r31, r25
    2eac:	e9 5c       	subi	r30, 0xC9	; 201
    2eae:	f8 4f       	sbci	r31, 0xF8	; 248
    2eb0:	81 e0       	ldi	r24, 0x01	; 1
    2eb2:	85 8f       	std	Z+29, r24	; 0x1d
    2eb4:	08 95       	ret

00002eb6 <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2eb6:	e8 2f       	mov	r30, r24
    2eb8:	f0 e0       	ldi	r31, 0x00	; 0
    2eba:	9f 01       	movw	r18, r30
    2ebc:	22 0f       	add	r18, r18
    2ebe:	33 1f       	adc	r19, r19
    2ec0:	75 e0       	ldi	r23, 0x05	; 5
    2ec2:	ee 0f       	add	r30, r30
    2ec4:	ff 1f       	adc	r31, r31
    2ec6:	7a 95       	dec	r23
    2ec8:	e1 f7       	brne	.-8      	; 0x2ec2 <_nrk_stats_task_start+0xc>
    2eca:	e2 1b       	sub	r30, r18
    2ecc:	f3 0b       	sbc	r31, r19
    2ece:	e9 5c       	subi	r30, 0xC9	; 201
    2ed0:	f8 4f       	sbci	r31, 0xF8	; 248
    2ed2:	95 8d       	ldd	r25, Z+29	; 0x1d
    2ed4:	91 30       	cpi	r25, 0x01	; 1
    2ed6:	09 f4       	brne	.+2      	; 0x2eda <_nrk_stats_task_start+0x24>
    2ed8:	52 c0       	rjmp	.+164    	; 0x2f7e <_nrk_stats_task_start+0xc8>
    cur_task_stats[task_id].cur_ticks=0;
    2eda:	e8 2f       	mov	r30, r24
    2edc:	f0 e0       	ldi	r31, 0x00	; 0
    2ede:	9f 01       	movw	r18, r30
    2ee0:	22 0f       	add	r18, r18
    2ee2:	33 1f       	adc	r19, r19
    2ee4:	55 e0       	ldi	r21, 0x05	; 5
    2ee6:	ee 0f       	add	r30, r30
    2ee8:	ff 1f       	adc	r31, r31
    2eea:	5a 95       	dec	r21
    2eec:	e1 f7       	brne	.-8      	; 0x2ee6 <_nrk_stats_task_start+0x30>
    2eee:	e2 1b       	sub	r30, r18
    2ef0:	f3 0b       	sbc	r31, r19
    2ef2:	e9 5c       	subi	r30, 0xC9	; 201
    2ef4:	f8 4f       	sbci	r31, 0xF8	; 248
    2ef6:	14 8a       	std	Z+20, r1	; 0x14
    2ef8:	15 8a       	std	Z+21, r1	; 0x15
    2efa:	16 8a       	std	Z+22, r1	; 0x16
    2efc:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2efe:	e8 2f       	mov	r30, r24
    2f00:	f0 e0       	ldi	r31, 0x00	; 0
    2f02:	9f 01       	movw	r18, r30
    2f04:	22 0f       	add	r18, r18
    2f06:	33 1f       	adc	r19, r19
    2f08:	95 e0       	ldi	r25, 0x05	; 5
    2f0a:	ee 0f       	add	r30, r30
    2f0c:	ff 1f       	adc	r31, r31
    2f0e:	9a 95       	dec	r25
    2f10:	e1 f7       	brne	.-8      	; 0x2f0a <_nrk_stats_task_start+0x54>
    2f12:	e2 1b       	sub	r30, r18
    2f14:	f3 0b       	sbc	r31, r19
    2f16:	e9 5c       	subi	r30, 0xC9	; 201
    2f18:	f8 4f       	sbci	r31, 0xF8	; 248
    2f1a:	20 89       	ldd	r18, Z+16	; 0x10
    2f1c:	31 89       	ldd	r19, Z+17	; 0x11
    2f1e:	42 89       	ldd	r20, Z+18	; 0x12
    2f20:	53 89       	ldd	r21, Z+19	; 0x13
    2f22:	2f 5f       	subi	r18, 0xFF	; 255
    2f24:	3f 4f       	sbci	r19, 0xFF	; 255
    2f26:	4f 4f       	sbci	r20, 0xFF	; 255
    2f28:	5f 4f       	sbci	r21, 0xFF	; 255
    2f2a:	e8 2f       	mov	r30, r24
    2f2c:	f0 e0       	ldi	r31, 0x00	; 0
    2f2e:	bf 01       	movw	r22, r30
    2f30:	66 0f       	add	r22, r22
    2f32:	77 1f       	adc	r23, r23
    2f34:	a5 e0       	ldi	r26, 0x05	; 5
    2f36:	ee 0f       	add	r30, r30
    2f38:	ff 1f       	adc	r31, r31
    2f3a:	aa 95       	dec	r26
    2f3c:	e1 f7       	brne	.-8      	; 0x2f36 <_nrk_stats_task_start+0x80>
    2f3e:	e6 1b       	sub	r30, r22
    2f40:	f7 0b       	sbc	r31, r23
    2f42:	e9 5c       	subi	r30, 0xC9	; 201
    2f44:	f8 4f       	sbci	r31, 0xF8	; 248
    2f46:	20 8b       	std	Z+16, r18	; 0x10
    2f48:	31 8b       	std	Z+17, r19	; 0x11
    2f4a:	42 8b       	std	Z+18, r20	; 0x12
    2f4c:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2f4e:	2e 3f       	cpi	r18, 0xFE	; 254
    2f50:	9f ef       	ldi	r25, 0xFF	; 255
    2f52:	39 07       	cpc	r19, r25
    2f54:	9f ef       	ldi	r25, 0xFF	; 255
    2f56:	49 07       	cpc	r20, r25
    2f58:	9f ef       	ldi	r25, 0xFF	; 255
    2f5a:	59 07       	cpc	r21, r25
    2f5c:	81 f4       	brne	.+32     	; 0x2f7e <_nrk_stats_task_start+0xc8>
    2f5e:	e8 2f       	mov	r30, r24
    2f60:	f0 e0       	ldi	r31, 0x00	; 0
    2f62:	cf 01       	movw	r24, r30
    2f64:	88 0f       	add	r24, r24
    2f66:	99 1f       	adc	r25, r25
    2f68:	25 e0       	ldi	r18, 0x05	; 5
    2f6a:	ee 0f       	add	r30, r30
    2f6c:	ff 1f       	adc	r31, r31
    2f6e:	2a 95       	dec	r18
    2f70:	e1 f7       	brne	.-8      	; 0x2f6a <_nrk_stats_task_start+0xb4>
    2f72:	e8 1b       	sub	r30, r24
    2f74:	f9 0b       	sbc	r31, r25
    2f76:	e9 5c       	subi	r30, 0xC9	; 201
    2f78:	f8 4f       	sbci	r31, 0xF8	; 248
    2f7a:	81 e0       	ldi	r24, 0x01	; 1
    2f7c:	85 8f       	std	Z+29, r24	; 0x1d
    2f7e:	08 95       	ret

00002f80 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2f80:	ef 92       	push	r14
    2f82:	ff 92       	push	r15
    2f84:	cf 93       	push	r28
    2f86:	df 93       	push	r29
    2f88:	a8 2f       	mov	r26, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2f8a:	e8 2f       	mov	r30, r24
    2f8c:	f0 e0       	ldi	r31, 0x00	; 0
    2f8e:	cf 01       	movw	r24, r30
    2f90:	88 0f       	add	r24, r24
    2f92:	99 1f       	adc	r25, r25
    2f94:	75 e0       	ldi	r23, 0x05	; 5
    2f96:	ee 0f       	add	r30, r30
    2f98:	ff 1f       	adc	r31, r31
    2f9a:	7a 95       	dec	r23
    2f9c:	e1 f7       	brne	.-8      	; 0x2f96 <_nrk_stats_task_preempted+0x16>
    2f9e:	e8 1b       	sub	r30, r24
    2fa0:	f9 0b       	sbc	r31, r25
    2fa2:	e9 5c       	subi	r30, 0xC9	; 201
    2fa4:	f8 4f       	sbci	r31, 0xF8	; 248
    2fa6:	85 8d       	ldd	r24, Z+29	; 0x1d
    2fa8:	81 30       	cpi	r24, 0x01	; 1
    2faa:	09 f4       	brne	.+2      	; 0x2fae <_nrk_stats_task_preempted+0x2e>
    2fac:	b1 c0       	rjmp	.+354    	; 0x3110 <_nrk_stats_task_preempted+0x190>
    cur_task_stats[task_id].preempted++;
    2fae:	ea 2f       	mov	r30, r26
    2fb0:	f0 e0       	ldi	r31, 0x00	; 0
    2fb2:	cf 01       	movw	r24, r30
    2fb4:	88 0f       	add	r24, r24
    2fb6:	99 1f       	adc	r25, r25
    2fb8:	45 e0       	ldi	r20, 0x05	; 5
    2fba:	ee 0f       	add	r30, r30
    2fbc:	ff 1f       	adc	r31, r31
    2fbe:	4a 95       	dec	r20
    2fc0:	e1 f7       	brne	.-8      	; 0x2fba <_nrk_stats_task_preempted+0x3a>
    2fc2:	e8 1b       	sub	r30, r24
    2fc4:	f9 0b       	sbc	r31, r25
    2fc6:	e9 5c       	subi	r30, 0xC9	; 201
    2fc8:	f8 4f       	sbci	r31, 0xF8	; 248
    2fca:	ea 2e       	mov	r14, r26
    2fcc:	e7 01       	movw	r28, r14
    2fce:	7e 01       	movw	r14, r28
    2fd0:	20 e0       	ldi	r18, 0x00	; 0
    2fd2:	f2 2e       	mov	r15, r18
    2fd4:	e7 01       	movw	r28, r14
    2fd6:	c7 01       	movw	r24, r14
    2fd8:	88 0f       	add	r24, r24
    2fda:	99 1f       	adc	r25, r25
    2fdc:	25 e0       	ldi	r18, 0x05	; 5
    2fde:	cc 0f       	add	r28, r28
    2fe0:	dd 1f       	adc	r29, r29
    2fe2:	2a 95       	dec	r18
    2fe4:	e1 f7       	brne	.-8      	; 0x2fde <_nrk_stats_task_preempted+0x5e>
    2fe6:	c8 1b       	sub	r28, r24
    2fe8:	d9 0b       	sbc	r29, r25
    2fea:	c9 5c       	subi	r28, 0xC9	; 201
    2fec:	d8 4f       	sbci	r29, 0xF8	; 248
    2fee:	28 8d       	ldd	r18, Y+24	; 0x18
    2ff0:	39 8d       	ldd	r19, Y+25	; 0x19
    2ff2:	4a 8d       	ldd	r20, Y+26	; 0x1a
    2ff4:	5b 8d       	ldd	r21, Y+27	; 0x1b
    2ff6:	2f 5f       	subi	r18, 0xFF	; 255
    2ff8:	3f 4f       	sbci	r19, 0xFF	; 255
    2ffa:	4f 4f       	sbci	r20, 0xFF	; 255
    2ffc:	5f 4f       	sbci	r21, 0xFF	; 255
    2ffe:	20 8f       	std	Z+24, r18	; 0x18
    3000:	31 8f       	std	Z+25, r19	; 0x19
    3002:	42 8f       	std	Z+26, r20	; 0x1a
    3004:	53 8f       	std	Z+27, r21	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    3006:	70 e0       	ldi	r23, 0x00	; 0
    3008:	80 e0       	ldi	r24, 0x00	; 0
    300a:	90 e0       	ldi	r25, 0x00	; 0
    300c:	ea 2f       	mov	r30, r26
    300e:	f0 e0       	ldi	r31, 0x00	; 0
    3010:	9f 01       	movw	r18, r30
    3012:	22 0f       	add	r18, r18
    3014:	33 1f       	adc	r19, r19
    3016:	55 e0       	ldi	r21, 0x05	; 5
    3018:	ee 0f       	add	r30, r30
    301a:	ff 1f       	adc	r31, r31
    301c:	5a 95       	dec	r21
    301e:	e1 f7       	brne	.-8      	; 0x3018 <_nrk_stats_task_preempted+0x98>
    3020:	e2 1b       	sub	r30, r18
    3022:	f3 0b       	sbc	r31, r19
    3024:	e9 5c       	subi	r30, 0xC9	; 201
    3026:	f8 4f       	sbci	r31, 0xF8	; 248
    3028:	ea 2e       	mov	r14, r26
    302a:	e7 01       	movw	r28, r14
    302c:	7e 01       	movw	r14, r28
    302e:	20 e0       	ldi	r18, 0x00	; 0
    3030:	f2 2e       	mov	r15, r18
    3032:	e7 01       	movw	r28, r14
    3034:	97 01       	movw	r18, r14
    3036:	22 0f       	add	r18, r18
    3038:	33 1f       	adc	r19, r19
    303a:	b5 e0       	ldi	r27, 0x05	; 5
    303c:	cc 0f       	add	r28, r28
    303e:	dd 1f       	adc	r29, r29
    3040:	ba 95       	dec	r27
    3042:	e1 f7       	brne	.-8      	; 0x303c <_nrk_stats_task_preempted+0xbc>
    3044:	c2 1b       	sub	r28, r18
    3046:	d3 0b       	sbc	r29, r19
    3048:	c9 5c       	subi	r28, 0xC9	; 201
    304a:	d8 4f       	sbci	r29, 0xF8	; 248
    304c:	2c 89       	ldd	r18, Y+20	; 0x14
    304e:	3d 89       	ldd	r19, Y+21	; 0x15
    3050:	4e 89       	ldd	r20, Y+22	; 0x16
    3052:	5f 89       	ldd	r21, Y+23	; 0x17
    3054:	26 0f       	add	r18, r22
    3056:	37 1f       	adc	r19, r23
    3058:	48 1f       	adc	r20, r24
    305a:	59 1f       	adc	r21, r25
    305c:	24 8b       	std	Z+20, r18	; 0x14
    305e:	35 8b       	std	Z+21, r19	; 0x15
    3060:	46 8b       	std	Z+22, r20	; 0x16
    3062:	57 8b       	std	Z+23, r21	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    3064:	ea 2f       	mov	r30, r26
    3066:	f0 e0       	ldi	r31, 0x00	; 0
    3068:	9f 01       	movw	r18, r30
    306a:	22 0f       	add	r18, r18
    306c:	33 1f       	adc	r19, r19
    306e:	45 e0       	ldi	r20, 0x05	; 5
    3070:	ee 0f       	add	r30, r30
    3072:	ff 1f       	adc	r31, r31
    3074:	4a 95       	dec	r20
    3076:	e1 f7       	brne	.-8      	; 0x3070 <_nrk_stats_task_preempted+0xf0>
    3078:	e2 1b       	sub	r30, r18
    307a:	f3 0b       	sbc	r31, r19
    307c:	e9 5c       	subi	r30, 0xC9	; 201
    307e:	f8 4f       	sbci	r31, 0xF8	; 248
    3080:	ea 2e       	mov	r14, r26
    3082:	e7 01       	movw	r28, r14
    3084:	7e 01       	movw	r14, r28
    3086:	20 e0       	ldi	r18, 0x00	; 0
    3088:	f2 2e       	mov	r15, r18
    308a:	e7 01       	movw	r28, r14
    308c:	97 01       	movw	r18, r14
    308e:	22 0f       	add	r18, r18
    3090:	33 1f       	adc	r19, r19
    3092:	55 e0       	ldi	r21, 0x05	; 5
    3094:	cc 0f       	add	r28, r28
    3096:	dd 1f       	adc	r29, r29
    3098:	5a 95       	dec	r21
    309a:	e1 f7       	brne	.-8      	; 0x3094 <_nrk_stats_task_preempted+0x114>
    309c:	c2 1b       	sub	r28, r18
    309e:	d3 0b       	sbc	r29, r19
    30a0:	c9 5c       	subi	r28, 0xC9	; 201
    30a2:	d8 4f       	sbci	r29, 0xF8	; 248
    30a4:	28 81       	ld	r18, Y
    30a6:	39 81       	ldd	r19, Y+1	; 0x01
    30a8:	4a 81       	ldd	r20, Y+2	; 0x02
    30aa:	5b 81       	ldd	r21, Y+3	; 0x03
    30ac:	26 0f       	add	r18, r22
    30ae:	37 1f       	adc	r19, r23
    30b0:	48 1f       	adc	r20, r24
    30b2:	59 1f       	adc	r21, r25
    30b4:	20 83       	st	Z, r18
    30b6:	31 83       	std	Z+1, r19	; 0x01
    30b8:	42 83       	std	Z+2, r20	; 0x02
    30ba:	53 83       	std	Z+3, r21	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    30bc:	ea 2f       	mov	r30, r26
    30be:	f0 e0       	ldi	r31, 0x00	; 0
    30c0:	cf 01       	movw	r24, r30
    30c2:	88 0f       	add	r24, r24
    30c4:	99 1f       	adc	r25, r25
    30c6:	35 e0       	ldi	r19, 0x05	; 5
    30c8:	ee 0f       	add	r30, r30
    30ca:	ff 1f       	adc	r31, r31
    30cc:	3a 95       	dec	r19
    30ce:	e1 f7       	brne	.-8      	; 0x30c8 <_nrk_stats_task_preempted+0x148>
    30d0:	e8 1b       	sub	r30, r24
    30d2:	f9 0b       	sbc	r31, r25
    30d4:	e9 5c       	subi	r30, 0xC9	; 201
    30d6:	f8 4f       	sbci	r31, 0xF8	; 248
    30d8:	20 8d       	ldd	r18, Z+24	; 0x18
    30da:	31 8d       	ldd	r19, Z+25	; 0x19
    30dc:	42 8d       	ldd	r20, Z+26	; 0x1a
    30de:	53 8d       	ldd	r21, Z+27	; 0x1b
    30e0:	2e 3f       	cpi	r18, 0xFE	; 254
    30e2:	8f ef       	ldi	r24, 0xFF	; 255
    30e4:	38 07       	cpc	r19, r24
    30e6:	8f ef       	ldi	r24, 0xFF	; 255
    30e8:	48 07       	cpc	r20, r24
    30ea:	8f ef       	ldi	r24, 0xFF	; 255
    30ec:	58 07       	cpc	r21, r24
    30ee:	81 f4       	brne	.+32     	; 0x3110 <_nrk_stats_task_preempted+0x190>
    30f0:	ea 2f       	mov	r30, r26
    30f2:	f0 e0       	ldi	r31, 0x00	; 0
    30f4:	cf 01       	movw	r24, r30
    30f6:	88 0f       	add	r24, r24
    30f8:	99 1f       	adc	r25, r25
    30fa:	b5 e0       	ldi	r27, 0x05	; 5
    30fc:	ee 0f       	add	r30, r30
    30fe:	ff 1f       	adc	r31, r31
    3100:	ba 95       	dec	r27
    3102:	e1 f7       	brne	.-8      	; 0x30fc <_nrk_stats_task_preempted+0x17c>
    3104:	e8 1b       	sub	r30, r24
    3106:	f9 0b       	sbc	r31, r25
    3108:	e9 5c       	subi	r30, 0xC9	; 201
    310a:	f8 4f       	sbci	r31, 0xF8	; 248
    310c:	81 e0       	ldi	r24, 0x01	; 1
    310e:	85 8f       	std	Z+29, r24	; 0x1d
}
    3110:	df 91       	pop	r29
    3112:	cf 91       	pop	r28
    3114:	ff 90       	pop	r15
    3116:	ef 90       	pop	r14
    3118:	08 95       	ret

0000311a <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    311a:	ef 92       	push	r14
    311c:	ff 92       	push	r15
    311e:	cf 93       	push	r28
    3120:	df 93       	push	r29
    3122:	e8 2f       	mov	r30, r24
    if( cur_task_stats[task_id].overflow==1) return;
    3124:	a8 2f       	mov	r26, r24
    3126:	b0 e0       	ldi	r27, 0x00	; 0
    3128:	cd 01       	movw	r24, r26
    312a:	88 0f       	add	r24, r24
    312c:	99 1f       	adc	r25, r25
    312e:	75 e0       	ldi	r23, 0x05	; 5
    3130:	aa 0f       	add	r26, r26
    3132:	bb 1f       	adc	r27, r27
    3134:	7a 95       	dec	r23
    3136:	e1 f7       	brne	.-8      	; 0x3130 <_nrk_stats_task_suspend+0x16>
    3138:	a8 1b       	sub	r26, r24
    313a:	b9 0b       	sbc	r27, r25
    313c:	a9 5c       	subi	r26, 0xC9	; 201
    313e:	b8 4f       	sbci	r27, 0xF8	; 248
    3140:	5d 96       	adiw	r26, 0x1d	; 29
    3142:	8c 91       	ld	r24, X
    3144:	5d 97       	sbiw	r26, 0x1d	; 29
    3146:	81 30       	cpi	r24, 0x01	; 1
    3148:	09 f4       	brne	.+2      	; 0x314c <_nrk_stats_task_suspend+0x32>
    314a:	fa c0       	rjmp	.+500    	; 0x3340 <_nrk_stats_task_suspend+0x226>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    314c:	70 e0       	ldi	r23, 0x00	; 0
    314e:	80 e0       	ldi	r24, 0x00	; 0
    3150:	90 e0       	ldi	r25, 0x00	; 0
    3152:	ae 2f       	mov	r26, r30
    3154:	b0 e0       	ldi	r27, 0x00	; 0
    3156:	9d 01       	movw	r18, r26
    3158:	22 0f       	add	r18, r18
    315a:	33 1f       	adc	r19, r19
    315c:	45 e0       	ldi	r20, 0x05	; 5
    315e:	aa 0f       	add	r26, r26
    3160:	bb 1f       	adc	r27, r27
    3162:	4a 95       	dec	r20
    3164:	e1 f7       	brne	.-8      	; 0x315e <_nrk_stats_task_suspend+0x44>
    3166:	a2 1b       	sub	r26, r18
    3168:	b3 0b       	sbc	r27, r19
    316a:	a9 5c       	subi	r26, 0xC9	; 201
    316c:	b8 4f       	sbci	r27, 0xF8	; 248
    316e:	ee 2e       	mov	r14, r30
    3170:	e7 01       	movw	r28, r14
    3172:	7e 01       	movw	r14, r28
    3174:	20 e0       	ldi	r18, 0x00	; 0
    3176:	f2 2e       	mov	r15, r18
    3178:	e7 01       	movw	r28, r14
    317a:	97 01       	movw	r18, r14
    317c:	22 0f       	add	r18, r18
    317e:	33 1f       	adc	r19, r19
    3180:	55 e0       	ldi	r21, 0x05	; 5
    3182:	cc 0f       	add	r28, r28
    3184:	dd 1f       	adc	r29, r29
    3186:	5a 95       	dec	r21
    3188:	e1 f7       	brne	.-8      	; 0x3182 <_nrk_stats_task_suspend+0x68>
    318a:	c2 1b       	sub	r28, r18
    318c:	d3 0b       	sbc	r29, r19
    318e:	c9 5c       	subi	r28, 0xC9	; 201
    3190:	d8 4f       	sbci	r29, 0xF8	; 248
    3192:	2c 89       	ldd	r18, Y+20	; 0x14
    3194:	3d 89       	ldd	r19, Y+21	; 0x15
    3196:	4e 89       	ldd	r20, Y+22	; 0x16
    3198:	5f 89       	ldd	r21, Y+23	; 0x17
    319a:	26 0f       	add	r18, r22
    319c:	37 1f       	adc	r19, r23
    319e:	48 1f       	adc	r20, r24
    31a0:	59 1f       	adc	r21, r25
    31a2:	1c 96       	adiw	r26, 0x0c	; 12
    31a4:	2d 93       	st	X+, r18
    31a6:	3d 93       	st	X+, r19
    31a8:	4d 93       	st	X+, r20
    31aa:	5c 93       	st	X, r21
    31ac:	1f 97       	sbiw	r26, 0x0f	; 15
    cur_task_stats[task_id].total_ticks+=ticks;
    31ae:	ae 2f       	mov	r26, r30
    31b0:	b0 e0       	ldi	r27, 0x00	; 0
    31b2:	9d 01       	movw	r18, r26
    31b4:	22 0f       	add	r18, r18
    31b6:	33 1f       	adc	r19, r19
    31b8:	f5 e0       	ldi	r31, 0x05	; 5
    31ba:	aa 0f       	add	r26, r26
    31bc:	bb 1f       	adc	r27, r27
    31be:	fa 95       	dec	r31
    31c0:	e1 f7       	brne	.-8      	; 0x31ba <_nrk_stats_task_suspend+0xa0>
    31c2:	a2 1b       	sub	r26, r18
    31c4:	b3 0b       	sbc	r27, r19
    31c6:	a9 5c       	subi	r26, 0xC9	; 201
    31c8:	b8 4f       	sbci	r27, 0xF8	; 248
    31ca:	ee 2e       	mov	r14, r30
    31cc:	e7 01       	movw	r28, r14
    31ce:	7e 01       	movw	r14, r28
    31d0:	20 e0       	ldi	r18, 0x00	; 0
    31d2:	f2 2e       	mov	r15, r18
    31d4:	e7 01       	movw	r28, r14
    31d6:	97 01       	movw	r18, r14
    31d8:	22 0f       	add	r18, r18
    31da:	33 1f       	adc	r19, r19
    31dc:	45 e0       	ldi	r20, 0x05	; 5
    31de:	cc 0f       	add	r28, r28
    31e0:	dd 1f       	adc	r29, r29
    31e2:	4a 95       	dec	r20
    31e4:	e1 f7       	brne	.-8      	; 0x31de <_nrk_stats_task_suspend+0xc4>
    31e6:	c2 1b       	sub	r28, r18
    31e8:	d3 0b       	sbc	r29, r19
    31ea:	c9 5c       	subi	r28, 0xC9	; 201
    31ec:	d8 4f       	sbci	r29, 0xF8	; 248
    31ee:	28 81       	ld	r18, Y
    31f0:	39 81       	ldd	r19, Y+1	; 0x01
    31f2:	4a 81       	ldd	r20, Y+2	; 0x02
    31f4:	5b 81       	ldd	r21, Y+3	; 0x03
    31f6:	26 0f       	add	r18, r22
    31f8:	37 1f       	adc	r19, r23
    31fa:	48 1f       	adc	r20, r24
    31fc:	59 1f       	adc	r21, r25
    31fe:	2d 93       	st	X+, r18
    3200:	3d 93       	st	X+, r19
    3202:	4d 93       	st	X+, r20
    3204:	5c 93       	st	X, r21
    3206:	13 97       	sbiw	r26, 0x03	; 3

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    3208:	ae 2f       	mov	r26, r30
    320a:	b0 e0       	ldi	r27, 0x00	; 0
    320c:	cd 01       	movw	r24, r26
    320e:	88 0f       	add	r24, r24
    3210:	99 1f       	adc	r25, r25
    3212:	f5 e0       	ldi	r31, 0x05	; 5
    3214:	aa 0f       	add	r26, r26
    3216:	bb 1f       	adc	r27, r27
    3218:	fa 95       	dec	r31
    321a:	e1 f7       	brne	.-8      	; 0x3214 <_nrk_stats_task_suspend+0xfa>
    321c:	a8 1b       	sub	r26, r24
    321e:	b9 0b       	sbc	r27, r25
    3220:	a9 5c       	subi	r26, 0xC9	; 201
    3222:	b8 4f       	sbci	r27, 0xF8	; 248
    3224:	14 96       	adiw	r26, 0x04	; 4
    3226:	2d 91       	ld	r18, X+
    3228:	3d 91       	ld	r19, X+
    322a:	4d 91       	ld	r20, X+
    322c:	5c 91       	ld	r21, X
    322e:	17 97       	sbiw	r26, 0x07	; 7
    3230:	21 15       	cp	r18, r1
    3232:	31 05       	cpc	r19, r1
    3234:	41 05       	cpc	r20, r1
    3236:	51 05       	cpc	r21, r1
    3238:	c9 f0       	breq	.+50     	; 0x326c <_nrk_stats_task_suspend+0x152>
    323a:	ae 2f       	mov	r26, r30
    323c:	b0 e0       	ldi	r27, 0x00	; 0
    323e:	cd 01       	movw	r24, r26
    3240:	88 0f       	add	r24, r24
    3242:	99 1f       	adc	r25, r25
    3244:	65 e0       	ldi	r22, 0x05	; 5
    3246:	aa 0f       	add	r26, r26
    3248:	bb 1f       	adc	r27, r27
    324a:	6a 95       	dec	r22
    324c:	e1 f7       	brne	.-8      	; 0x3246 <_nrk_stats_task_suspend+0x12c>
    324e:	a8 1b       	sub	r26, r24
    3250:	b9 0b       	sbc	r27, r25
    3252:	a9 5c       	subi	r26, 0xC9	; 201
    3254:	b8 4f       	sbci	r27, 0xF8	; 248
    3256:	1c 96       	adiw	r26, 0x0c	; 12
    3258:	8d 91       	ld	r24, X+
    325a:	9d 91       	ld	r25, X+
    325c:	0d 90       	ld	r0, X+
    325e:	bc 91       	ld	r27, X
    3260:	a0 2d       	mov	r26, r0
    3262:	82 17       	cp	r24, r18
    3264:	93 07       	cpc	r25, r19
    3266:	a4 07       	cpc	r26, r20
    3268:	b5 07       	cpc	r27, r21
    326a:	50 f5       	brcc	.+84     	; 0x32c0 <_nrk_stats_task_suspend+0x1a6>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    326c:	8e 2f       	mov	r24, r30
    326e:	ec 01       	movw	r28, r24
    3270:	7e 01       	movw	r14, r28
    3272:	20 e0       	ldi	r18, 0x00	; 0
    3274:	f2 2e       	mov	r15, r18
    3276:	e7 01       	movw	r28, r14
    3278:	c7 01       	movw	r24, r14
    327a:	88 0f       	add	r24, r24
    327c:	99 1f       	adc	r25, r25
    327e:	45 e0       	ldi	r20, 0x05	; 5
    3280:	cc 0f       	add	r28, r28
    3282:	dd 1f       	adc	r29, r29
    3284:	4a 95       	dec	r20
    3286:	e1 f7       	brne	.-8      	; 0x3280 <_nrk_stats_task_suspend+0x166>
    3288:	c8 1b       	sub	r28, r24
    328a:	d9 0b       	sbc	r29, r25
    328c:	c9 5c       	subi	r28, 0xC9	; 201
    328e:	d8 4f       	sbci	r29, 0xF8	; 248
    3290:	ae 2f       	mov	r26, r30
    3292:	b0 e0       	ldi	r27, 0x00	; 0
    3294:	cd 01       	movw	r24, r26
    3296:	88 0f       	add	r24, r24
    3298:	99 1f       	adc	r25, r25
    329a:	25 e0       	ldi	r18, 0x05	; 5
    329c:	aa 0f       	add	r26, r26
    329e:	bb 1f       	adc	r27, r27
    32a0:	2a 95       	dec	r18
    32a2:	e1 f7       	brne	.-8      	; 0x329c <_nrk_stats_task_suspend+0x182>
    32a4:	a8 1b       	sub	r26, r24
    32a6:	b9 0b       	sbc	r27, r25
    32a8:	a9 5c       	subi	r26, 0xC9	; 201
    32aa:	b8 4f       	sbci	r27, 0xF8	; 248
    32ac:	1c 96       	adiw	r26, 0x0c	; 12
    32ae:	8d 91       	ld	r24, X+
    32b0:	9d 91       	ld	r25, X+
    32b2:	0d 90       	ld	r0, X+
    32b4:	bc 91       	ld	r27, X
    32b6:	a0 2d       	mov	r26, r0
    32b8:	8c 83       	std	Y+4, r24	; 0x04
    32ba:	9d 83       	std	Y+5, r25	; 0x05
    32bc:	ae 83       	std	Y+6, r26	; 0x06
    32be:	bf 83       	std	Y+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    32c0:	ae 2f       	mov	r26, r30
    32c2:	b0 e0       	ldi	r27, 0x00	; 0
    32c4:	cd 01       	movw	r24, r26
    32c6:	88 0f       	add	r24, r24
    32c8:	99 1f       	adc	r25, r25
    32ca:	75 e0       	ldi	r23, 0x05	; 5
    32cc:	aa 0f       	add	r26, r26
    32ce:	bb 1f       	adc	r27, r27
    32d0:	7a 95       	dec	r23
    32d2:	e1 f7       	brne	.-8      	; 0x32cc <_nrk_stats_task_suspend+0x1b2>
    32d4:	a8 1b       	sub	r26, r24
    32d6:	b9 0b       	sbc	r27, r25
    32d8:	a9 5c       	subi	r26, 0xC9	; 201
    32da:	b8 4f       	sbci	r27, 0xF8	; 248
    32dc:	1c 96       	adiw	r26, 0x0c	; 12
    32de:	2d 91       	ld	r18, X+
    32e0:	3d 91       	ld	r19, X+
    32e2:	4d 91       	ld	r20, X+
    32e4:	5c 91       	ld	r21, X
    32e6:	1f 97       	sbiw	r26, 0x0f	; 15
    32e8:	ae 2f       	mov	r26, r30
    32ea:	b0 e0       	ldi	r27, 0x00	; 0
    32ec:	cd 01       	movw	r24, r26
    32ee:	88 0f       	add	r24, r24
    32f0:	99 1f       	adc	r25, r25
    32f2:	f5 e0       	ldi	r31, 0x05	; 5
    32f4:	aa 0f       	add	r26, r26
    32f6:	bb 1f       	adc	r27, r27
    32f8:	fa 95       	dec	r31
    32fa:	e1 f7       	brne	.-8      	; 0x32f4 <_nrk_stats_task_suspend+0x1da>
    32fc:	a8 1b       	sub	r26, r24
    32fe:	b9 0b       	sbc	r27, r25
    3300:	a9 5c       	subi	r26, 0xC9	; 201
    3302:	b8 4f       	sbci	r27, 0xF8	; 248
    3304:	18 96       	adiw	r26, 0x08	; 8
    3306:	6d 91       	ld	r22, X+
    3308:	7d 91       	ld	r23, X+
    330a:	8d 91       	ld	r24, X+
    330c:	9c 91       	ld	r25, X
    330e:	1b 97       	sbiw	r26, 0x0b	; 11
    3310:	62 17       	cp	r22, r18
    3312:	73 07       	cpc	r23, r19
    3314:	84 07       	cpc	r24, r20
    3316:	95 07       	cpc	r25, r21
    3318:	98 f4       	brcc	.+38     	; 0x3340 <_nrk_stats_task_suspend+0x226>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    331a:	8e 2f       	mov	r24, r30
    331c:	90 e0       	ldi	r25, 0x00	; 0
    331e:	bc 01       	movw	r22, r24
    3320:	66 0f       	add	r22, r22
    3322:	77 1f       	adc	r23, r23
    3324:	fc 01       	movw	r30, r24
    3326:	85 e0       	ldi	r24, 0x05	; 5
    3328:	ee 0f       	add	r30, r30
    332a:	ff 1f       	adc	r31, r31
    332c:	8a 95       	dec	r24
    332e:	e1 f7       	brne	.-8      	; 0x3328 <_nrk_stats_task_suspend+0x20e>
    3330:	e6 1b       	sub	r30, r22
    3332:	f7 0b       	sbc	r31, r23
    3334:	e9 5c       	subi	r30, 0xC9	; 201
    3336:	f8 4f       	sbci	r31, 0xF8	; 248
    3338:	20 87       	std	Z+8, r18	; 0x08
    333a:	31 87       	std	Z+9, r19	; 0x09
    333c:	42 87       	std	Z+10, r20	; 0x0a
    333e:	53 87       	std	Z+11, r21	; 0x0b

}
    3340:	df 91       	pop	r29
    3342:	cf 91       	pop	r28
    3344:	ff 90       	pop	r15
    3346:	ef 90       	pop	r14
    3348:	08 95       	ret

0000334a <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    334a:	8f 92       	push	r8
    334c:	9f 92       	push	r9
    334e:	af 92       	push	r10
    3350:	bf 92       	push	r11
    3352:	cf 92       	push	r12
    3354:	df 92       	push	r13
    3356:	ef 92       	push	r14
    3358:	ff 92       	push	r15
    335a:	1f 93       	push	r17
    335c:	df 93       	push	r29
    335e:	cf 93       	push	r28
    3360:	cd b7       	in	r28, 0x3d	; 61
    3362:	de b7       	in	r29, 0x3e	; 62
    3364:	60 97       	sbiw	r28, 0x10	; 16
    3366:	0f b6       	in	r0, 0x3f	; 63
    3368:	f8 94       	cli
    336a:	de bf       	out	0x3e, r29	; 62
    336c:	0f be       	out	0x3f, r0	; 63
    336e:	cd bf       	out	0x3d, r28	; 61
    3370:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    3372:	82 e1       	ldi	r24, 0x12	; 18
    3374:	93 e0       	ldi	r25, 0x03	; 3
    3376:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    printf( "%d",pid );
    337a:	00 d0       	rcall	.+0      	; 0x337c <nrk_stats_display_pid+0x32>
    337c:	00 d0       	rcall	.+0      	; 0x337e <nrk_stats_display_pid+0x34>
    337e:	ed b7       	in	r30, 0x3d	; 61
    3380:	fe b7       	in	r31, 0x3e	; 62
    3382:	31 96       	adiw	r30, 0x01	; 1
    3384:	87 ea       	ldi	r24, 0xA7	; 167
    3386:	91 e0       	ldi	r25, 0x01	; 1
    3388:	ad b7       	in	r26, 0x3d	; 61
    338a:	be b7       	in	r27, 0x3e	; 62
    338c:	12 96       	adiw	r26, 0x02	; 2
    338e:	9c 93       	st	X, r25
    3390:	8e 93       	st	-X, r24
    3392:	11 97       	sbiw	r26, 0x01	; 1
    3394:	12 83       	std	Z+2, r17	; 0x02
    3396:	13 82       	std	Z+3, r1	; 0x03
    3398:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    if(pid==NRK_IDLE_TASK_ID)
    339c:	0f 90       	pop	r0
    339e:	0f 90       	pop	r0
    33a0:	0f 90       	pop	r0
    33a2:	0f 90       	pop	r0
    33a4:	11 23       	and	r17, r17
    33a6:	09 f0       	breq	.+2      	; 0x33aa <nrk_stats_display_pid+0x60>
    33a8:	85 c0       	rjmp	.+266    	; 0x34b4 <nrk_stats_display_pid+0x16a>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    33aa:	87 ef       	ldi	r24, 0xF7	; 247
    33ac:	92 e0       	ldi	r25, 0x02	; 2
    33ae:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        nrk_time_get(&t);
    33b2:	ce 01       	movw	r24, r28
    33b4:	01 96       	adiw	r24, 0x01	; 1
    33b6:	0e 94 ed 27 	call	0x4fda	; 0x4fda <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    33ba:	ed b7       	in	r30, 0x3d	; 61
    33bc:	fe b7       	in	r31, 0x3e	; 62
    33be:	3a 97       	sbiw	r30, 0x0a	; 10
    33c0:	0f b6       	in	r0, 0x3f	; 63
    33c2:	f8 94       	cli
    33c4:	fe bf       	out	0x3e, r31	; 62
    33c6:	0f be       	out	0x3f, r0	; 63
    33c8:	ed bf       	out	0x3d, r30	; 61
    33ca:	8d b6       	in	r8, 0x3d	; 61
    33cc:	9e b6       	in	r9, 0x3e	; 62
    33ce:	08 94       	sec
    33d0:	81 1c       	adc	r8, r1
    33d2:	91 1c       	adc	r9, r1
    33d4:	3a ea       	ldi	r19, 0xAA	; 170
    33d6:	a3 2e       	mov	r10, r19
    33d8:	31 e0       	ldi	r19, 0x01	; 1
    33da:	b3 2e       	mov	r11, r19
    33dc:	b2 82       	std	Z+2, r11	; 0x02
    33de:	a1 82       	std	Z+1, r10	; 0x01
    33e0:	89 81       	ldd	r24, Y+1	; 0x01
    33e2:	9a 81       	ldd	r25, Y+2	; 0x02
    33e4:	ab 81       	ldd	r26, Y+3	; 0x03
    33e6:	bc 81       	ldd	r27, Y+4	; 0x04
    33e8:	f4 01       	movw	r30, r8
    33ea:	82 83       	std	Z+2, r24	; 0x02
    33ec:	93 83       	std	Z+3, r25	; 0x03
    33ee:	a4 83       	std	Z+4, r26	; 0x04
    33f0:	b5 83       	std	Z+5, r27	; 0x05
    33f2:	6d 81       	ldd	r22, Y+5	; 0x05
    33f4:	7e 81       	ldd	r23, Y+6	; 0x06
    33f6:	8f 81       	ldd	r24, Y+7	; 0x07
    33f8:	98 85       	ldd	r25, Y+8	; 0x08
    33fa:	20 e4       	ldi	r18, 0x40	; 64
    33fc:	c2 2e       	mov	r12, r18
    33fe:	22 e4       	ldi	r18, 0x42	; 66
    3400:	d2 2e       	mov	r13, r18
    3402:	2f e0       	ldi	r18, 0x0F	; 15
    3404:	e2 2e       	mov	r14, r18
    3406:	f1 2c       	mov	r15, r1
    3408:	a7 01       	movw	r20, r14
    340a:	96 01       	movw	r18, r12
    340c:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    3410:	d4 01       	movw	r26, r8
    3412:	16 96       	adiw	r26, 0x06	; 6
    3414:	2d 93       	st	X+, r18
    3416:	3d 93       	st	X+, r19
    3418:	4d 93       	st	X+, r20
    341a:	5c 93       	st	X, r21
    341c:	19 97       	sbiw	r26, 0x09	; 9
    341e:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    3422:	ed b7       	in	r30, 0x3d	; 61
    3424:	fe b7       	in	r31, 0x3e	; 62
    3426:	3a 96       	adiw	r30, 0x0a	; 10
    3428:	0f b6       	in	r0, 0x3f	; 63
    342a:	f8 94       	cli
    342c:	fe bf       	out	0x3e, r31	; 62
    342e:	0f be       	out	0x3f, r0	; 63
    3430:	ed bf       	out	0x3d, r30	; 61
    3432:	86 ed       	ldi	r24, 0xD6	; 214
    3434:	92 e0       	ldi	r25, 0x02	; 2
    3436:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    343a:	8d b7       	in	r24, 0x3d	; 61
    343c:	9e b7       	in	r25, 0x3e	; 62
    343e:	0a 97       	sbiw	r24, 0x0a	; 10
    3440:	0f b6       	in	r0, 0x3f	; 63
    3442:	f8 94       	cli
    3444:	9e bf       	out	0x3e, r25	; 62
    3446:	0f be       	out	0x3f, r0	; 63
    3448:	8d bf       	out	0x3d, r24	; 61
    344a:	8d b6       	in	r8, 0x3d	; 61
    344c:	9e b6       	in	r9, 0x3e	; 62
    344e:	08 94       	sec
    3450:	81 1c       	adc	r8, r1
    3452:	91 1c       	adc	r9, r1
    3454:	ad b7       	in	r26, 0x3d	; 61
    3456:	be b7       	in	r27, 0x3e	; 62
    3458:	12 96       	adiw	r26, 0x02	; 2
    345a:	bc 92       	st	X, r11
    345c:	ae 92       	st	-X, r10
    345e:	11 97       	sbiw	r26, 0x01	; 1
    3460:	80 91 e6 06 	lds	r24, 0x06E6
    3464:	90 91 e7 06 	lds	r25, 0x06E7
    3468:	a0 91 e8 06 	lds	r26, 0x06E8
    346c:	b0 91 e9 06 	lds	r27, 0x06E9
    3470:	f4 01       	movw	r30, r8
    3472:	82 83       	std	Z+2, r24	; 0x02
    3474:	93 83       	std	Z+3, r25	; 0x03
    3476:	a4 83       	std	Z+4, r26	; 0x04
    3478:	b5 83       	std	Z+5, r27	; 0x05
    347a:	60 91 ea 06 	lds	r22, 0x06EA
    347e:	70 91 eb 06 	lds	r23, 0x06EB
    3482:	80 91 ec 06 	lds	r24, 0x06EC
    3486:	90 91 ed 06 	lds	r25, 0x06ED
    348a:	a7 01       	movw	r20, r14
    348c:	96 01       	movw	r18, r12
    348e:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    3492:	d4 01       	movw	r26, r8
    3494:	16 96       	adiw	r26, 0x06	; 6
    3496:	2d 93       	st	X+, r18
    3498:	3d 93       	st	X+, r19
    349a:	4d 93       	st	X+, r20
    349c:	5c 93       	st	X, r21
    349e:	19 97       	sbiw	r26, 0x09	; 9
    34a0:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    34a4:	ed b7       	in	r30, 0x3d	; 61
    34a6:	fe b7       	in	r31, 0x3e	; 62
    34a8:	3a 96       	adiw	r30, 0x0a	; 10
    34aa:	0f b6       	in	r0, 0x3f	; 63
    34ac:	f8 94       	cli
    34ae:	fe bf       	out	0x3e, r31	; 62
    34b0:	0f be       	out	0x3f, r0	; 63
    34b2:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    34b4:	85 ec       	ldi	r24, 0xC5	; 197
    34b6:	92 e0       	ldi	r25, 0x02	; 2
    34b8:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    34bc:	e1 2f       	mov	r30, r17
    34be:	f0 e0       	ldi	r31, 0x00	; 0
    34c0:	cf 01       	movw	r24, r30
    34c2:	88 0f       	add	r24, r24
    34c4:	99 1f       	adc	r25, r25
    34c6:	a5 e0       	ldi	r26, 0x05	; 5
    34c8:	ee 0f       	add	r30, r30
    34ca:	ff 1f       	adc	r31, r31
    34cc:	aa 95       	dec	r26
    34ce:	e1 f7       	brne	.-8      	; 0x34c8 <nrk_stats_display_pid+0x17e>
    34d0:	e8 1b       	sub	r30, r24
    34d2:	f9 0b       	sbc	r31, r25
    34d4:	e9 5c       	subi	r30, 0xC9	; 201
    34d6:	f8 4f       	sbci	r31, 0xF8	; 248
    34d8:	60 81       	ld	r22, Z
    34da:	71 81       	ldd	r23, Z+1	; 0x01
    34dc:	82 81       	ldd	r24, Z+2	; 0x02
    34de:	93 81       	ldd	r25, Z+3	; 0x03
    34e0:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <_nrk_ticks_to_time>
    34e4:	29 87       	std	Y+9, r18	; 0x09
    34e6:	3a 87       	std	Y+10, r19	; 0x0a
    34e8:	4b 87       	std	Y+11, r20	; 0x0b
    34ea:	5c 87       	std	Y+12, r21	; 0x0c
    34ec:	6d 87       	std	Y+13, r22	; 0x0d
    34ee:	7e 87       	std	Y+14, r23	; 0x0e
    34f0:	8f 87       	std	Y+15, r24	; 0x0f
    34f2:	98 8b       	std	Y+16, r25	; 0x10
    34f4:	de 01       	movw	r26, r28
    34f6:	11 96       	adiw	r26, 0x01	; 1
    34f8:	fe 01       	movw	r30, r28
    34fa:	39 96       	adiw	r30, 0x09	; 9
    34fc:	88 e0       	ldi	r24, 0x08	; 8
    34fe:	01 90       	ld	r0, Z+
    3500:	0d 92       	st	X+, r0
    3502:	81 50       	subi	r24, 0x01	; 1
    3504:	e1 f7       	brne	.-8      	; 0x34fe <nrk_stats_display_pid+0x1b4>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3506:	8d b7       	in	r24, 0x3d	; 61
    3508:	9e b7       	in	r25, 0x3e	; 62
    350a:	0a 97       	sbiw	r24, 0x0a	; 10
    350c:	0f b6       	in	r0, 0x3f	; 63
    350e:	f8 94       	cli
    3510:	9e bf       	out	0x3e, r25	; 62
    3512:	0f be       	out	0x3f, r0	; 63
    3514:	8d bf       	out	0x3d, r24	; 61
    3516:	cd b6       	in	r12, 0x3d	; 61
    3518:	de b6       	in	r13, 0x3e	; 62
    351a:	08 94       	sec
    351c:	c1 1c       	adc	r12, r1
    351e:	d1 1c       	adc	r13, r1
    3520:	8a ea       	ldi	r24, 0xAA	; 170
    3522:	91 e0       	ldi	r25, 0x01	; 1
    3524:	ad b7       	in	r26, 0x3d	; 61
    3526:	be b7       	in	r27, 0x3e	; 62
    3528:	12 96       	adiw	r26, 0x02	; 2
    352a:	9c 93       	st	X, r25
    352c:	8e 93       	st	-X, r24
    352e:	11 97       	sbiw	r26, 0x01	; 1
    3530:	89 81       	ldd	r24, Y+1	; 0x01
    3532:	9a 81       	ldd	r25, Y+2	; 0x02
    3534:	ab 81       	ldd	r26, Y+3	; 0x03
    3536:	bc 81       	ldd	r27, Y+4	; 0x04
    3538:	f6 01       	movw	r30, r12
    353a:	82 83       	std	Z+2, r24	; 0x02
    353c:	93 83       	std	Z+3, r25	; 0x03
    353e:	a4 83       	std	Z+4, r26	; 0x04
    3540:	b5 83       	std	Z+5, r27	; 0x05
    3542:	6d 81       	ldd	r22, Y+5	; 0x05
    3544:	7e 81       	ldd	r23, Y+6	; 0x06
    3546:	8f 81       	ldd	r24, Y+7	; 0x07
    3548:	98 85       	ldd	r25, Y+8	; 0x08
    354a:	20 e4       	ldi	r18, 0x40	; 64
    354c:	32 e4       	ldi	r19, 0x42	; 66
    354e:	4f e0       	ldi	r20, 0x0F	; 15
    3550:	50 e0       	ldi	r21, 0x00	; 0
    3552:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    3556:	d6 01       	movw	r26, r12
    3558:	16 96       	adiw	r26, 0x06	; 6
    355a:	2d 93       	st	X+, r18
    355c:	3d 93       	st	X+, r19
    355e:	4d 93       	st	X+, r20
    3560:	5c 93       	st	X, r21
    3562:	19 97       	sbiw	r26, 0x09	; 9
    3564:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3568:	ed b7       	in	r30, 0x3d	; 61
    356a:	fe b7       	in	r31, 0x3e	; 62
    356c:	3a 96       	adiw	r30, 0x0a	; 10
    356e:	0f b6       	in	r0, 0x3f	; 63
    3570:	f8 94       	cli
    3572:	fe bf       	out	0x3e, r31	; 62
    3574:	0f be       	out	0x3f, r0	; 63
    3576:	ed bf       	out	0x3d, r30	; 61
    3578:	8a ea       	ldi	r24, 0xAA	; 170
    357a:	92 e0       	ldi	r25, 0x02	; 2
    357c:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    3580:	e1 2f       	mov	r30, r17
    3582:	f0 e0       	ldi	r31, 0x00	; 0
    3584:	cf 01       	movw	r24, r30
    3586:	88 0f       	add	r24, r24
    3588:	99 1f       	adc	r25, r25
    358a:	65 e0       	ldi	r22, 0x05	; 5
    358c:	ee 0f       	add	r30, r30
    358e:	ff 1f       	adc	r31, r31
    3590:	6a 95       	dec	r22
    3592:	e1 f7       	brne	.-8      	; 0x358c <nrk_stats_display_pid+0x242>
    3594:	e8 1b       	sub	r30, r24
    3596:	f9 0b       	sbc	r31, r25
    3598:	e9 5c       	subi	r30, 0xC9	; 201
    359a:	f8 4f       	sbci	r31, 0xF8	; 248
    359c:	64 81       	ldd	r22, Z+4	; 0x04
    359e:	75 81       	ldd	r23, Z+5	; 0x05
    35a0:	86 81       	ldd	r24, Z+6	; 0x06
    35a2:	97 81       	ldd	r25, Z+7	; 0x07
    35a4:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <_nrk_ticks_to_time>
    35a8:	29 87       	std	Y+9, r18	; 0x09
    35aa:	3a 87       	std	Y+10, r19	; 0x0a
    35ac:	4b 87       	std	Y+11, r20	; 0x0b
    35ae:	5c 87       	std	Y+12, r21	; 0x0c
    35b0:	6d 87       	std	Y+13, r22	; 0x0d
    35b2:	7e 87       	std	Y+14, r23	; 0x0e
    35b4:	8f 87       	std	Y+15, r24	; 0x0f
    35b6:	98 8b       	std	Y+16, r25	; 0x10
    35b8:	de 01       	movw	r26, r28
    35ba:	11 96       	adiw	r26, 0x01	; 1
    35bc:	fe 01       	movw	r30, r28
    35be:	39 96       	adiw	r30, 0x09	; 9
    35c0:	88 e0       	ldi	r24, 0x08	; 8
    35c2:	01 90       	ld	r0, Z+
    35c4:	0d 92       	st	X+, r0
    35c6:	81 50       	subi	r24, 0x01	; 1
    35c8:	e1 f7       	brne	.-8      	; 0x35c2 <nrk_stats_display_pid+0x278>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    35ca:	8d b7       	in	r24, 0x3d	; 61
    35cc:	9e b7       	in	r25, 0x3e	; 62
    35ce:	0a 97       	sbiw	r24, 0x0a	; 10
    35d0:	0f b6       	in	r0, 0x3f	; 63
    35d2:	f8 94       	cli
    35d4:	9e bf       	out	0x3e, r25	; 62
    35d6:	0f be       	out	0x3f, r0	; 63
    35d8:	8d bf       	out	0x3d, r24	; 61
    35da:	cd b6       	in	r12, 0x3d	; 61
    35dc:	de b6       	in	r13, 0x3e	; 62
    35de:	08 94       	sec
    35e0:	c1 1c       	adc	r12, r1
    35e2:	d1 1c       	adc	r13, r1
    35e4:	8a eb       	ldi	r24, 0xBA	; 186
    35e6:	91 e0       	ldi	r25, 0x01	; 1
    35e8:	ad b7       	in	r26, 0x3d	; 61
    35ea:	be b7       	in	r27, 0x3e	; 62
    35ec:	12 96       	adiw	r26, 0x02	; 2
    35ee:	9c 93       	st	X, r25
    35f0:	8e 93       	st	-X, r24
    35f2:	11 97       	sbiw	r26, 0x01	; 1
    35f4:	89 81       	ldd	r24, Y+1	; 0x01
    35f6:	9a 81       	ldd	r25, Y+2	; 0x02
    35f8:	ab 81       	ldd	r26, Y+3	; 0x03
    35fa:	bc 81       	ldd	r27, Y+4	; 0x04
    35fc:	f6 01       	movw	r30, r12
    35fe:	82 83       	std	Z+2, r24	; 0x02
    3600:	93 83       	std	Z+3, r25	; 0x03
    3602:	a4 83       	std	Z+4, r26	; 0x04
    3604:	b5 83       	std	Z+5, r27	; 0x05
    3606:	6d 81       	ldd	r22, Y+5	; 0x05
    3608:	7e 81       	ldd	r23, Y+6	; 0x06
    360a:	8f 81       	ldd	r24, Y+7	; 0x07
    360c:	98 85       	ldd	r25, Y+8	; 0x08
    360e:	20 e4       	ldi	r18, 0x40	; 64
    3610:	32 e4       	ldi	r19, 0x42	; 66
    3612:	4f e0       	ldi	r20, 0x0F	; 15
    3614:	50 e0       	ldi	r21, 0x00	; 0
    3616:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    361a:	d6 01       	movw	r26, r12
    361c:	16 96       	adiw	r26, 0x06	; 6
    361e:	2d 93       	st	X+, r18
    3620:	3d 93       	st	X+, r19
    3622:	4d 93       	st	X+, r20
    3624:	5c 93       	st	X, r21
    3626:	19 97       	sbiw	r26, 0x09	; 9
    3628:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    362c:	ed b7       	in	r30, 0x3d	; 61
    362e:	fe b7       	in	r31, 0x3e	; 62
    3630:	3a 96       	adiw	r30, 0x0a	; 10
    3632:	0f b6       	in	r0, 0x3f	; 63
    3634:	f8 94       	cli
    3636:	fe bf       	out	0x3e, r31	; 62
    3638:	0f be       	out	0x3f, r0	; 63
    363a:	ed bf       	out	0x3d, r30	; 61
    363c:	e1 2f       	mov	r30, r17
    363e:	f0 e0       	ldi	r31, 0x00	; 0
    3640:	cf 01       	movw	r24, r30
    3642:	88 0f       	add	r24, r24
    3644:	99 1f       	adc	r25, r25
    3646:	45 e0       	ldi	r20, 0x05	; 5
    3648:	ee 0f       	add	r30, r30
    364a:	ff 1f       	adc	r31, r31
    364c:	4a 95       	dec	r20
    364e:	e1 f7       	brne	.-8      	; 0x3648 <nrk_stats_display_pid+0x2fe>
    3650:	e8 1b       	sub	r30, r24
    3652:	f9 0b       	sbc	r31, r25
    3654:	e9 5c       	subi	r30, 0xC9	; 201
    3656:	f8 4f       	sbci	r31, 0xF8	; 248
    3658:	64 85       	ldd	r22, Z+12	; 0x0c
    365a:	75 85       	ldd	r23, Z+13	; 0x0d
    365c:	86 85       	ldd	r24, Z+14	; 0x0e
    365e:	97 85       	ldd	r25, Z+15	; 0x0f
    3660:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <_nrk_ticks_to_time>
    3664:	29 87       	std	Y+9, r18	; 0x09
    3666:	3a 87       	std	Y+10, r19	; 0x0a
    3668:	4b 87       	std	Y+11, r20	; 0x0b
    366a:	5c 87       	std	Y+12, r21	; 0x0c
    366c:	6d 87       	std	Y+13, r22	; 0x0d
    366e:	7e 87       	std	Y+14, r23	; 0x0e
    3670:	8f 87       	std	Y+15, r24	; 0x0f
    3672:	98 8b       	std	Y+16, r25	; 0x10
    3674:	de 01       	movw	r26, r28
    3676:	11 96       	adiw	r26, 0x01	; 1
    3678:	fe 01       	movw	r30, r28
    367a:	39 96       	adiw	r30, 0x09	; 9
    367c:	88 e0       	ldi	r24, 0x08	; 8
    367e:	01 90       	ld	r0, Z+
    3680:	0d 92       	st	X+, r0
    3682:	81 50       	subi	r24, 0x01	; 1
    3684:	e1 f7       	brne	.-8      	; 0x367e <nrk_stats_display_pid+0x334>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3686:	8d b7       	in	r24, 0x3d	; 61
    3688:	9e b7       	in	r25, 0x3e	; 62
    368a:	0a 97       	sbiw	r24, 0x0a	; 10
    368c:	0f b6       	in	r0, 0x3f	; 63
    368e:	f8 94       	cli
    3690:	9e bf       	out	0x3e, r25	; 62
    3692:	0f be       	out	0x3f, r0	; 63
    3694:	8d bf       	out	0x3d, r24	; 61
    3696:	cd b6       	in	r12, 0x3d	; 61
    3698:	de b6       	in	r13, 0x3e	; 62
    369a:	08 94       	sec
    369c:	c1 1c       	adc	r12, r1
    369e:	d1 1c       	adc	r13, r1
    36a0:	8a eb       	ldi	r24, 0xBA	; 186
    36a2:	91 e0       	ldi	r25, 0x01	; 1
    36a4:	ad b7       	in	r26, 0x3d	; 61
    36a6:	be b7       	in	r27, 0x3e	; 62
    36a8:	12 96       	adiw	r26, 0x02	; 2
    36aa:	9c 93       	st	X, r25
    36ac:	8e 93       	st	-X, r24
    36ae:	11 97       	sbiw	r26, 0x01	; 1
    36b0:	89 81       	ldd	r24, Y+1	; 0x01
    36b2:	9a 81       	ldd	r25, Y+2	; 0x02
    36b4:	ab 81       	ldd	r26, Y+3	; 0x03
    36b6:	bc 81       	ldd	r27, Y+4	; 0x04
    36b8:	f6 01       	movw	r30, r12
    36ba:	82 83       	std	Z+2, r24	; 0x02
    36bc:	93 83       	std	Z+3, r25	; 0x03
    36be:	a4 83       	std	Z+4, r26	; 0x04
    36c0:	b5 83       	std	Z+5, r27	; 0x05
    36c2:	6d 81       	ldd	r22, Y+5	; 0x05
    36c4:	7e 81       	ldd	r23, Y+6	; 0x06
    36c6:	8f 81       	ldd	r24, Y+7	; 0x07
    36c8:	98 85       	ldd	r25, Y+8	; 0x08
    36ca:	20 e4       	ldi	r18, 0x40	; 64
    36cc:	32 e4       	ldi	r19, 0x42	; 66
    36ce:	4f e0       	ldi	r20, 0x0F	; 15
    36d0:	50 e0       	ldi	r21, 0x00	; 0
    36d2:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    36d6:	d6 01       	movw	r26, r12
    36d8:	16 96       	adiw	r26, 0x06	; 6
    36da:	2d 93       	st	X+, r18
    36dc:	3d 93       	st	X+, r19
    36de:	4d 93       	st	X+, r20
    36e0:	5c 93       	st	X, r21
    36e2:	19 97       	sbiw	r26, 0x09	; 9
    36e4:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    36e8:	ed b7       	in	r30, 0x3d	; 61
    36ea:	fe b7       	in	r31, 0x3e	; 62
    36ec:	3a 96       	adiw	r30, 0x0a	; 10
    36ee:	0f b6       	in	r0, 0x3f	; 63
    36f0:	f8 94       	cli
    36f2:	fe bf       	out	0x3e, r31	; 62
    36f4:	0f be       	out	0x3f, r0	; 63
    36f6:	ed bf       	out	0x3d, r30	; 61
    36f8:	e1 2f       	mov	r30, r17
    36fa:	f0 e0       	ldi	r31, 0x00	; 0
    36fc:	cf 01       	movw	r24, r30
    36fe:	88 0f       	add	r24, r24
    3700:	99 1f       	adc	r25, r25
    3702:	25 e0       	ldi	r18, 0x05	; 5
    3704:	ee 0f       	add	r30, r30
    3706:	ff 1f       	adc	r31, r31
    3708:	2a 95       	dec	r18
    370a:	e1 f7       	brne	.-8      	; 0x3704 <nrk_stats_display_pid+0x3ba>
    370c:	e8 1b       	sub	r30, r24
    370e:	f9 0b       	sbc	r31, r25
    3710:	e9 5c       	subi	r30, 0xC9	; 201
    3712:	f8 4f       	sbci	r31, 0xF8	; 248
    3714:	60 85       	ldd	r22, Z+8	; 0x08
    3716:	71 85       	ldd	r23, Z+9	; 0x09
    3718:	82 85       	ldd	r24, Z+10	; 0x0a
    371a:	93 85       	ldd	r25, Z+11	; 0x0b
    371c:	0e 94 f8 29 	call	0x53f0	; 0x53f0 <_nrk_ticks_to_time>
    3720:	29 87       	std	Y+9, r18	; 0x09
    3722:	3a 87       	std	Y+10, r19	; 0x0a
    3724:	4b 87       	std	Y+11, r20	; 0x0b
    3726:	5c 87       	std	Y+12, r21	; 0x0c
    3728:	6d 87       	std	Y+13, r22	; 0x0d
    372a:	7e 87       	std	Y+14, r23	; 0x0e
    372c:	8f 87       	std	Y+15, r24	; 0x0f
    372e:	98 8b       	std	Y+16, r25	; 0x10
    3730:	de 01       	movw	r26, r28
    3732:	11 96       	adiw	r26, 0x01	; 1
    3734:	fe 01       	movw	r30, r28
    3736:	39 96       	adiw	r30, 0x09	; 9
    3738:	88 e0       	ldi	r24, 0x08	; 8
    373a:	01 90       	ld	r0, Z+
    373c:	0d 92       	st	X+, r0
    373e:	81 50       	subi	r24, 0x01	; 1
    3740:	e1 f7       	brne	.-8      	; 0x373a <nrk_stats_display_pid+0x3f0>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3742:	8d b7       	in	r24, 0x3d	; 61
    3744:	9e b7       	in	r25, 0x3e	; 62
    3746:	0a 97       	sbiw	r24, 0x0a	; 10
    3748:	0f b6       	in	r0, 0x3f	; 63
    374a:	f8 94       	cli
    374c:	9e bf       	out	0x3e, r25	; 62
    374e:	0f be       	out	0x3f, r0	; 63
    3750:	8d bf       	out	0x3d, r24	; 61
    3752:	cd b6       	in	r12, 0x3d	; 61
    3754:	de b6       	in	r13, 0x3e	; 62
    3756:	08 94       	sec
    3758:	c1 1c       	adc	r12, r1
    375a:	d1 1c       	adc	r13, r1
    375c:	8a ea       	ldi	r24, 0xAA	; 170
    375e:	91 e0       	ldi	r25, 0x01	; 1
    3760:	ad b7       	in	r26, 0x3d	; 61
    3762:	be b7       	in	r27, 0x3e	; 62
    3764:	12 96       	adiw	r26, 0x02	; 2
    3766:	9c 93       	st	X, r25
    3768:	8e 93       	st	-X, r24
    376a:	11 97       	sbiw	r26, 0x01	; 1
    376c:	89 81       	ldd	r24, Y+1	; 0x01
    376e:	9a 81       	ldd	r25, Y+2	; 0x02
    3770:	ab 81       	ldd	r26, Y+3	; 0x03
    3772:	bc 81       	ldd	r27, Y+4	; 0x04
    3774:	f6 01       	movw	r30, r12
    3776:	82 83       	std	Z+2, r24	; 0x02
    3778:	93 83       	std	Z+3, r25	; 0x03
    377a:	a4 83       	std	Z+4, r26	; 0x04
    377c:	b5 83       	std	Z+5, r27	; 0x05
    377e:	6d 81       	ldd	r22, Y+5	; 0x05
    3780:	7e 81       	ldd	r23, Y+6	; 0x06
    3782:	8f 81       	ldd	r24, Y+7	; 0x07
    3784:	98 85       	ldd	r25, Y+8	; 0x08
    3786:	20 e4       	ldi	r18, 0x40	; 64
    3788:	32 e4       	ldi	r19, 0x42	; 66
    378a:	4f e0       	ldi	r20, 0x0F	; 15
    378c:	50 e0       	ldi	r21, 0x00	; 0
    378e:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    3792:	d6 01       	movw	r26, r12
    3794:	16 96       	adiw	r26, 0x06	; 6
    3796:	2d 93       	st	X+, r18
    3798:	3d 93       	st	X+, r19
    379a:	4d 93       	st	X+, r20
    379c:	5c 93       	st	X, r21
    379e:	19 97       	sbiw	r26, 0x09	; 9
    37a0:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    37a4:	ed b7       	in	r30, 0x3d	; 61
    37a6:	fe b7       	in	r31, 0x3e	; 62
    37a8:	3a 96       	adiw	r30, 0x0a	; 10
    37aa:	0f b6       	in	r0, 0x3f	; 63
    37ac:	f8 94       	cli
    37ae:	fe bf       	out	0x3e, r31	; 62
    37b0:	0f be       	out	0x3f, r0	; 63
    37b2:	ed bf       	out	0x3d, r30	; 61
    37b4:	8a e9       	ldi	r24, 0x9A	; 154
    37b6:	92 e0       	ldi	r25, 0x02	; 2
    37b8:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    37bc:	00 d0       	rcall	.+0      	; 0x37be <nrk_stats_display_pid+0x474>
    37be:	00 d0       	rcall	.+0      	; 0x37c0 <nrk_stats_display_pid+0x476>
    37c0:	00 d0       	rcall	.+0      	; 0x37c2 <nrk_stats_display_pid+0x478>
    37c2:	8c ec       	ldi	r24, 0xCC	; 204
    37c4:	c8 2e       	mov	r12, r24
    37c6:	81 e0       	ldi	r24, 0x01	; 1
    37c8:	d8 2e       	mov	r13, r24
    37ca:	ad b7       	in	r26, 0x3d	; 61
    37cc:	be b7       	in	r27, 0x3e	; 62
    37ce:	12 96       	adiw	r26, 0x02	; 2
    37d0:	dc 92       	st	X, r13
    37d2:	ce 92       	st	-X, r12
    37d4:	11 97       	sbiw	r26, 0x01	; 1
    37d6:	e1 2f       	mov	r30, r17
    37d8:	f0 e0       	ldi	r31, 0x00	; 0
    37da:	cf 01       	movw	r24, r30
    37dc:	88 0f       	add	r24, r24
    37de:	99 1f       	adc	r25, r25
    37e0:	a5 e0       	ldi	r26, 0x05	; 5
    37e2:	ee 0f       	add	r30, r30
    37e4:	ff 1f       	adc	r31, r31
    37e6:	aa 95       	dec	r26
    37e8:	e1 f7       	brne	.-8      	; 0x37e2 <nrk_stats_display_pid+0x498>
    37ea:	e8 1b       	sub	r30, r24
    37ec:	f9 0b       	sbc	r31, r25
    37ee:	e9 5c       	subi	r30, 0xC9	; 201
    37f0:	f8 4f       	sbci	r31, 0xF8	; 248
    37f2:	80 89       	ldd	r24, Z+16	; 0x10
    37f4:	91 89       	ldd	r25, Z+17	; 0x11
    37f6:	a2 89       	ldd	r26, Z+18	; 0x12
    37f8:	b3 89       	ldd	r27, Z+19	; 0x13
    37fa:	ed b7       	in	r30, 0x3d	; 61
    37fc:	fe b7       	in	r31, 0x3e	; 62
    37fe:	83 83       	std	Z+3, r24	; 0x03
    3800:	94 83       	std	Z+4, r25	; 0x04
    3802:	a5 83       	std	Z+5, r26	; 0x05
    3804:	b6 83       	std	Z+6, r27	; 0x06
    3806:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    380a:	8d b7       	in	r24, 0x3d	; 61
    380c:	9e b7       	in	r25, 0x3e	; 62
    380e:	06 96       	adiw	r24, 0x06	; 6
    3810:	0f b6       	in	r0, 0x3f	; 63
    3812:	f8 94       	cli
    3814:	9e bf       	out	0x3e, r25	; 62
    3816:	0f be       	out	0x3f, r0	; 63
    3818:	8d bf       	out	0x3d, r24	; 61
    381a:	87 e8       	ldi	r24, 0x87	; 135
    381c:	92 e0       	ldi	r25, 0x02	; 2
    381e:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3822:	00 d0       	rcall	.+0      	; 0x3824 <nrk_stats_display_pid+0x4da>
    3824:	00 d0       	rcall	.+0      	; 0x3826 <nrk_stats_display_pid+0x4dc>
    3826:	00 d0       	rcall	.+0      	; 0x3828 <nrk_stats_display_pid+0x4de>
    3828:	ad b7       	in	r26, 0x3d	; 61
    382a:	be b7       	in	r27, 0x3e	; 62
    382c:	12 96       	adiw	r26, 0x02	; 2
    382e:	dc 92       	st	X, r13
    3830:	ce 92       	st	-X, r12
    3832:	11 97       	sbiw	r26, 0x01	; 1
    3834:	e1 2f       	mov	r30, r17
    3836:	f0 e0       	ldi	r31, 0x00	; 0
    3838:	cf 01       	movw	r24, r30
    383a:	88 0f       	add	r24, r24
    383c:	99 1f       	adc	r25, r25
    383e:	65 e0       	ldi	r22, 0x05	; 5
    3840:	ee 0f       	add	r30, r30
    3842:	ff 1f       	adc	r31, r31
    3844:	6a 95       	dec	r22
    3846:	e1 f7       	brne	.-8      	; 0x3840 <nrk_stats_display_pid+0x4f6>
    3848:	e8 1b       	sub	r30, r24
    384a:	f9 0b       	sbc	r31, r25
    384c:	e9 5c       	subi	r30, 0xC9	; 201
    384e:	f8 4f       	sbci	r31, 0xF8	; 248
    3850:	80 8d       	ldd	r24, Z+24	; 0x18
    3852:	91 8d       	ldd	r25, Z+25	; 0x19
    3854:	a2 8d       	ldd	r26, Z+26	; 0x1a
    3856:	b3 8d       	ldd	r27, Z+27	; 0x1b
    3858:	ed b7       	in	r30, 0x3d	; 61
    385a:	fe b7       	in	r31, 0x3e	; 62
    385c:	83 83       	std	Z+3, r24	; 0x03
    385e:	94 83       	std	Z+4, r25	; 0x04
    3860:	a5 83       	std	Z+5, r26	; 0x05
    3862:	b6 83       	std	Z+6, r27	; 0x06
    3864:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    3868:	8d b7       	in	r24, 0x3d	; 61
    386a:	9e b7       	in	r25, 0x3e	; 62
    386c:	06 96       	adiw	r24, 0x06	; 6
    386e:	0f b6       	in	r0, 0x3f	; 63
    3870:	f8 94       	cli
    3872:	9e bf       	out	0x3e, r25	; 62
    3874:	0f be       	out	0x3f, r0	; 63
    3876:	8d bf       	out	0x3d, r24	; 61
    3878:	8e e6       	ldi	r24, 0x6E	; 110
    387a:	92 e0       	ldi	r25, 0x02	; 2
    387c:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    3880:	00 d0       	rcall	.+0      	; 0x3882 <nrk_stats_display_pid+0x538>
    3882:	00 d0       	rcall	.+0      	; 0x3884 <nrk_stats_display_pid+0x53a>
    3884:	ad b7       	in	r26, 0x3d	; 61
    3886:	be b7       	in	r27, 0x3e	; 62
    3888:	11 96       	adiw	r26, 0x01	; 1
    388a:	50 ed       	ldi	r21, 0xD0	; 208
    388c:	c5 2e       	mov	r12, r21
    388e:	51 e0       	ldi	r21, 0x01	; 1
    3890:	d5 2e       	mov	r13, r21
    3892:	ed b7       	in	r30, 0x3d	; 61
    3894:	fe b7       	in	r31, 0x3e	; 62
    3896:	d2 82       	std	Z+2, r13	; 0x02
    3898:	c1 82       	std	Z+1, r12	; 0x01
    389a:	e1 2f       	mov	r30, r17
    389c:	f0 e0       	ldi	r31, 0x00	; 0
    389e:	cf 01       	movw	r24, r30
    38a0:	88 0f       	add	r24, r24
    38a2:	99 1f       	adc	r25, r25
    38a4:	35 e0       	ldi	r19, 0x05	; 5
    38a6:	ee 0f       	add	r30, r30
    38a8:	ff 1f       	adc	r31, r31
    38aa:	3a 95       	dec	r19
    38ac:	e1 f7       	brne	.-8      	; 0x38a6 <nrk_stats_display_pid+0x55c>
    38ae:	e8 1b       	sub	r30, r24
    38b0:	f9 0b       	sbc	r31, r25
    38b2:	e9 5c       	subi	r30, 0xC9	; 201
    38b4:	f8 4f       	sbci	r31, 0xF8	; 248
    38b6:	84 8d       	ldd	r24, Z+28	; 0x1c
    38b8:	12 96       	adiw	r26, 0x02	; 2
    38ba:	8c 93       	st	X, r24
    38bc:	12 97       	sbiw	r26, 0x02	; 2
    38be:	13 96       	adiw	r26, 0x03	; 3
    38c0:	1c 92       	st	X, r1
    38c2:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    38c6:	0f 90       	pop	r0
    38c8:	0f 90       	pop	r0
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	81 e5       	ldi	r24, 0x51	; 81
    38d0:	92 e0       	ldi	r25, 0x02	; 2
    38d2:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    38d6:	00 d0       	rcall	.+0      	; 0x38d8 <nrk_stats_display_pid+0x58e>
    38d8:	00 d0       	rcall	.+0      	; 0x38da <nrk_stats_display_pid+0x590>
    38da:	ad b7       	in	r26, 0x3d	; 61
    38dc:	be b7       	in	r27, 0x3e	; 62
    38de:	11 96       	adiw	r26, 0x01	; 1
    38e0:	ed b7       	in	r30, 0x3d	; 61
    38e2:	fe b7       	in	r31, 0x3e	; 62
    38e4:	d2 82       	std	Z+2, r13	; 0x02
    38e6:	c1 82       	std	Z+1, r12	; 0x01
    38e8:	e1 2f       	mov	r30, r17
    38ea:	f0 e0       	ldi	r31, 0x00	; 0
    38ec:	cf 01       	movw	r24, r30
    38ee:	88 0f       	add	r24, r24
    38f0:	99 1f       	adc	r25, r25
    38f2:	15 e0       	ldi	r17, 0x05	; 5
    38f4:	ee 0f       	add	r30, r30
    38f6:	ff 1f       	adc	r31, r31
    38f8:	1a 95       	dec	r17
    38fa:	e1 f7       	brne	.-8      	; 0x38f4 <nrk_stats_display_pid+0x5aa>
    38fc:	e8 1b       	sub	r30, r24
    38fe:	f9 0b       	sbc	r31, r25
    3900:	e9 5c       	subi	r30, 0xC9	; 201
    3902:	f8 4f       	sbci	r31, 0xF8	; 248
    3904:	85 8d       	ldd	r24, Z+29	; 0x1d
    3906:	12 96       	adiw	r26, 0x02	; 2
    3908:	8c 93       	st	X, r24
    390a:	12 97       	sbiw	r26, 0x02	; 2
    390c:	13 96       	adiw	r26, 0x03	; 3
    390e:	1c 92       	st	X, r1
    3910:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    nrk_kprintf( PSTR("\r\n") );
    3914:	0f 90       	pop	r0
    3916:	0f 90       	pop	r0
    3918:	0f 90       	pop	r0
    391a:	0f 90       	pop	r0
    391c:	8e e4       	ldi	r24, 0x4E	; 78
    391e:	92 e0       	ldi	r25, 0x02	; 2
    3920:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>

}
    3924:	60 96       	adiw	r28, 0x10	; 16
    3926:	0f b6       	in	r0, 0x3f	; 63
    3928:	f8 94       	cli
    392a:	de bf       	out	0x3e, r29	; 62
    392c:	0f be       	out	0x3f, r0	; 63
    392e:	cd bf       	out	0x3d, r28	; 61
    3930:	cf 91       	pop	r28
    3932:	df 91       	pop	r29
    3934:	1f 91       	pop	r17
    3936:	ff 90       	pop	r15
    3938:	ef 90       	pop	r14
    393a:	df 90       	pop	r13
    393c:	cf 90       	pop	r12
    393e:	bf 90       	pop	r11
    3940:	af 90       	pop	r10
    3942:	9f 90       	pop	r9
    3944:	8f 90       	pop	r8
    3946:	08 95       	ret

00003948 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    3948:	81 e3       	ldi	r24, 0x31	; 49
    394a:	92 e0       	ldi	r25, 0x02	; 2
    394c:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3950:	80 e0       	ldi	r24, 0x00	; 0
    3952:	0e 94 a5 19 	call	0x334a	; 0x334a <nrk_stats_display_pid>
    3956:	81 e0       	ldi	r24, 0x01	; 1
    3958:	0e 94 a5 19 	call	0x334a	; 0x334a <nrk_stats_display_pid>
    395c:	82 e0       	ldi	r24, 0x02	; 2
    395e:	0e 94 a5 19 	call	0x334a	; 0x334a <nrk_stats_display_pid>
    3962:	83 e0       	ldi	r24, 0x03	; 3
    3964:	0e 94 a5 19 	call	0x334a	; 0x334a <nrk_stats_display_pid>
    3968:	84 e0       	ldi	r24, 0x04	; 4
    396a:	0e 94 a5 19 	call	0x334a	; 0x334a <nrk_stats_display_pid>
}
    396e:	08 95       	ret

00003970 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    3970:	fb 01       	movw	r30, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3972:	85 30       	cpi	r24, 0x05	; 5
    3974:	08 f0       	brcs	.+2      	; 0x3978 <nrk_stats_get+0x8>
    3976:	cb c0       	rjmp	.+406    	; 0x3b0e <nrk_stats_get+0x19e>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3978:	a8 2f       	mov	r26, r24
    397a:	b0 e0       	ldi	r27, 0x00	; 0
    397c:	9d 01       	movw	r18, r26
    397e:	22 0f       	add	r18, r18
    3980:	33 1f       	adc	r19, r19
    3982:	55 e0       	ldi	r21, 0x05	; 5
    3984:	aa 0f       	add	r26, r26
    3986:	bb 1f       	adc	r27, r27
    3988:	5a 95       	dec	r21
    398a:	e1 f7       	brne	.-8      	; 0x3984 <nrk_stats_get+0x14>
    398c:	a2 1b       	sub	r26, r18
    398e:	b3 0b       	sbc	r27, r19
    3990:	a9 5c       	subi	r26, 0xC9	; 201
    3992:	b8 4f       	sbci	r27, 0xF8	; 248
    3994:	2d 91       	ld	r18, X+
    3996:	3d 91       	ld	r19, X+
    3998:	4d 91       	ld	r20, X+
    399a:	5c 91       	ld	r21, X
    399c:	20 83       	st	Z, r18
    399e:	31 83       	std	Z+1, r19	; 0x01
    39a0:	42 83       	std	Z+2, r20	; 0x02
    39a2:	53 83       	std	Z+3, r21	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    39a4:	a8 2f       	mov	r26, r24
    39a6:	b0 e0       	ldi	r27, 0x00	; 0
    39a8:	9d 01       	movw	r18, r26
    39aa:	22 0f       	add	r18, r18
    39ac:	33 1f       	adc	r19, r19
    39ae:	95 e0       	ldi	r25, 0x05	; 5
    39b0:	aa 0f       	add	r26, r26
    39b2:	bb 1f       	adc	r27, r27
    39b4:	9a 95       	dec	r25
    39b6:	e1 f7       	brne	.-8      	; 0x39b0 <nrk_stats_get+0x40>
    39b8:	a2 1b       	sub	r26, r18
    39ba:	b3 0b       	sbc	r27, r19
    39bc:	a9 5c       	subi	r26, 0xC9	; 201
    39be:	b8 4f       	sbci	r27, 0xF8	; 248
    39c0:	14 96       	adiw	r26, 0x04	; 4
    39c2:	2d 91       	ld	r18, X+
    39c4:	3d 91       	ld	r19, X+
    39c6:	4d 91       	ld	r20, X+
    39c8:	5c 91       	ld	r21, X
    39ca:	17 97       	sbiw	r26, 0x07	; 7
    39cc:	24 83       	std	Z+4, r18	; 0x04
    39ce:	35 83       	std	Z+5, r19	; 0x05
    39d0:	46 83       	std	Z+6, r20	; 0x06
    39d2:	57 83       	std	Z+7, r21	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    39d4:	a8 2f       	mov	r26, r24
    39d6:	b0 e0       	ldi	r27, 0x00	; 0
    39d8:	9d 01       	movw	r18, r26
    39da:	22 0f       	add	r18, r18
    39dc:	33 1f       	adc	r19, r19
    39de:	65 e0       	ldi	r22, 0x05	; 5
    39e0:	aa 0f       	add	r26, r26
    39e2:	bb 1f       	adc	r27, r27
    39e4:	6a 95       	dec	r22
    39e6:	e1 f7       	brne	.-8      	; 0x39e0 <nrk_stats_get+0x70>
    39e8:	a2 1b       	sub	r26, r18
    39ea:	b3 0b       	sbc	r27, r19
    39ec:	a9 5c       	subi	r26, 0xC9	; 201
    39ee:	b8 4f       	sbci	r27, 0xF8	; 248
    39f0:	18 96       	adiw	r26, 0x08	; 8
    39f2:	2d 91       	ld	r18, X+
    39f4:	3d 91       	ld	r19, X+
    39f6:	4d 91       	ld	r20, X+
    39f8:	5c 91       	ld	r21, X
    39fa:	1b 97       	sbiw	r26, 0x0b	; 11
    39fc:	20 87       	std	Z+8, r18	; 0x08
    39fe:	31 87       	std	Z+9, r19	; 0x09
    3a00:	42 87       	std	Z+10, r20	; 0x0a
    3a02:	53 87       	std	Z+11, r21	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    3a04:	a8 2f       	mov	r26, r24
    3a06:	b0 e0       	ldi	r27, 0x00	; 0
    3a08:	9d 01       	movw	r18, r26
    3a0a:	22 0f       	add	r18, r18
    3a0c:	33 1f       	adc	r19, r19
    3a0e:	45 e0       	ldi	r20, 0x05	; 5
    3a10:	aa 0f       	add	r26, r26
    3a12:	bb 1f       	adc	r27, r27
    3a14:	4a 95       	dec	r20
    3a16:	e1 f7       	brne	.-8      	; 0x3a10 <nrk_stats_get+0xa0>
    3a18:	a2 1b       	sub	r26, r18
    3a1a:	b3 0b       	sbc	r27, r19
    3a1c:	a9 5c       	subi	r26, 0xC9	; 201
    3a1e:	b8 4f       	sbci	r27, 0xF8	; 248
    3a20:	1c 96       	adiw	r26, 0x0c	; 12
    3a22:	2d 91       	ld	r18, X+
    3a24:	3d 91       	ld	r19, X+
    3a26:	4d 91       	ld	r20, X+
    3a28:	5c 91       	ld	r21, X
    3a2a:	1f 97       	sbiw	r26, 0x0f	; 15
    3a2c:	24 87       	std	Z+12, r18	; 0x0c
    3a2e:	35 87       	std	Z+13, r19	; 0x0d
    3a30:	46 87       	std	Z+14, r20	; 0x0e
    3a32:	57 87       	std	Z+15, r21	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    3a34:	a8 2f       	mov	r26, r24
    3a36:	b0 e0       	ldi	r27, 0x00	; 0
    3a38:	9d 01       	movw	r18, r26
    3a3a:	22 0f       	add	r18, r18
    3a3c:	33 1f       	adc	r19, r19
    3a3e:	75 e0       	ldi	r23, 0x05	; 5
    3a40:	aa 0f       	add	r26, r26
    3a42:	bb 1f       	adc	r27, r27
    3a44:	7a 95       	dec	r23
    3a46:	e1 f7       	brne	.-8      	; 0x3a40 <nrk_stats_get+0xd0>
    3a48:	a2 1b       	sub	r26, r18
    3a4a:	b3 0b       	sbc	r27, r19
    3a4c:	a9 5c       	subi	r26, 0xC9	; 201
    3a4e:	b8 4f       	sbci	r27, 0xF8	; 248
    3a50:	50 96       	adiw	r26, 0x10	; 16
    3a52:	2d 91       	ld	r18, X+
    3a54:	3d 91       	ld	r19, X+
    3a56:	4d 91       	ld	r20, X+
    3a58:	5c 91       	ld	r21, X
    3a5a:	53 97       	sbiw	r26, 0x13	; 19
    3a5c:	20 8b       	std	Z+16, r18	; 0x10
    3a5e:	31 8b       	std	Z+17, r19	; 0x11
    3a60:	42 8b       	std	Z+18, r20	; 0x12
    3a62:	53 8b       	std	Z+19, r21	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3a64:	a8 2f       	mov	r26, r24
    3a66:	b0 e0       	ldi	r27, 0x00	; 0
    3a68:	9d 01       	movw	r18, r26
    3a6a:	22 0f       	add	r18, r18
    3a6c:	33 1f       	adc	r19, r19
    3a6e:	55 e0       	ldi	r21, 0x05	; 5
    3a70:	aa 0f       	add	r26, r26
    3a72:	bb 1f       	adc	r27, r27
    3a74:	5a 95       	dec	r21
    3a76:	e1 f7       	brne	.-8      	; 0x3a70 <nrk_stats_get+0x100>
    3a78:	a2 1b       	sub	r26, r18
    3a7a:	b3 0b       	sbc	r27, r19
    3a7c:	a9 5c       	subi	r26, 0xC9	; 201
    3a7e:	b8 4f       	sbci	r27, 0xF8	; 248
    3a80:	54 96       	adiw	r26, 0x14	; 20
    3a82:	2d 91       	ld	r18, X+
    3a84:	3d 91       	ld	r19, X+
    3a86:	4d 91       	ld	r20, X+
    3a88:	5c 91       	ld	r21, X
    3a8a:	57 97       	sbiw	r26, 0x17	; 23
    3a8c:	24 8b       	std	Z+20, r18	; 0x14
    3a8e:	35 8b       	std	Z+21, r19	; 0x15
    3a90:	46 8b       	std	Z+22, r20	; 0x16
    3a92:	57 8b       	std	Z+23, r21	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    3a94:	a8 2f       	mov	r26, r24
    3a96:	b0 e0       	ldi	r27, 0x00	; 0
    3a98:	9d 01       	movw	r18, r26
    3a9a:	22 0f       	add	r18, r18
    3a9c:	33 1f       	adc	r19, r19
    3a9e:	95 e0       	ldi	r25, 0x05	; 5
    3aa0:	aa 0f       	add	r26, r26
    3aa2:	bb 1f       	adc	r27, r27
    3aa4:	9a 95       	dec	r25
    3aa6:	e1 f7       	brne	.-8      	; 0x3aa0 <nrk_stats_get+0x130>
    3aa8:	a2 1b       	sub	r26, r18
    3aaa:	b3 0b       	sbc	r27, r19
    3aac:	a9 5c       	subi	r26, 0xC9	; 201
    3aae:	b8 4f       	sbci	r27, 0xF8	; 248
    3ab0:	58 96       	adiw	r26, 0x18	; 24
    3ab2:	2d 91       	ld	r18, X+
    3ab4:	3d 91       	ld	r19, X+
    3ab6:	4d 91       	ld	r20, X+
    3ab8:	5c 91       	ld	r21, X
    3aba:	5b 97       	sbiw	r26, 0x1b	; 27
    3abc:	20 8f       	std	Z+24, r18	; 0x18
    3abe:	31 8f       	std	Z+25, r19	; 0x19
    3ac0:	42 8f       	std	Z+26, r20	; 0x1a
    3ac2:	53 8f       	std	Z+27, r21	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    3ac4:	a8 2f       	mov	r26, r24
    3ac6:	b0 e0       	ldi	r27, 0x00	; 0
    3ac8:	9d 01       	movw	r18, r26
    3aca:	22 0f       	add	r18, r18
    3acc:	33 1f       	adc	r19, r19
    3ace:	65 e0       	ldi	r22, 0x05	; 5
    3ad0:	aa 0f       	add	r26, r26
    3ad2:	bb 1f       	adc	r27, r27
    3ad4:	6a 95       	dec	r22
    3ad6:	e1 f7       	brne	.-8      	; 0x3ad0 <nrk_stats_get+0x160>
    3ad8:	a2 1b       	sub	r26, r18
    3ada:	b3 0b       	sbc	r27, r19
    3adc:	a9 5c       	subi	r26, 0xC9	; 201
    3ade:	b8 4f       	sbci	r27, 0xF8	; 248
    3ae0:	5c 96       	adiw	r26, 0x1c	; 28
    3ae2:	9c 91       	ld	r25, X
    3ae4:	94 8f       	std	Z+28, r25	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    3ae6:	a8 2f       	mov	r26, r24
    3ae8:	b0 e0       	ldi	r27, 0x00	; 0
    3aea:	cd 01       	movw	r24, r26
    3aec:	88 0f       	add	r24, r24
    3aee:	99 1f       	adc	r25, r25
    3af0:	45 e0       	ldi	r20, 0x05	; 5
    3af2:	aa 0f       	add	r26, r26
    3af4:	bb 1f       	adc	r27, r27
    3af6:	4a 95       	dec	r20
    3af8:	e1 f7       	brne	.-8      	; 0x3af2 <nrk_stats_get+0x182>
    3afa:	a8 1b       	sub	r26, r24
    3afc:	b9 0b       	sbc	r27, r25
    3afe:	a9 5c       	subi	r26, 0xC9	; 201
    3b00:	b8 4f       	sbci	r27, 0xF8	; 248
    3b02:	5d 96       	adiw	r26, 0x1d	; 29
    3b04:	8c 91       	ld	r24, X
    3b06:	5d 97       	sbiw	r26, 0x1d	; 29
    3b08:	85 8f       	std	Z+29, r24	; 0x1d

    return NRK_OK;
    3b0a:	81 e0       	ldi	r24, 0x01	; 1
    3b0c:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3b0e:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    3b10:	08 95       	ret

00003b12 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3b12:	e0 91 fb 06 	lds	r30, 0x06FB
    3b16:	f0 91 fc 06 	lds	r31, 0x06FC
    3b1a:	84 87       	std	Z+12, r24	; 0x0c
}
    3b1c:	08 95       	ret

00003b1e <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    3b1e:	e0 91 fb 06 	lds	r30, 0x06FB
    3b22:	f0 91 fc 06 	lds	r31, 0x06FC
}
    3b26:	84 85       	ldd	r24, Z+12	; 0x0c
    3b28:	08 95       	ret

00003b2a <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3b2a:	ff 92       	push	r15
    3b2c:	0f 93       	push	r16
    3b2e:	1f 93       	push	r17
    3b30:	f8 2e       	mov	r15, r24
    3b32:	06 2f       	mov	r16, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3b34:	80 e0       	ldi	r24, 0x00	; 0
    3b36:	92 e0       	ldi	r25, 0x02	; 2
    3b38:	0e 94 a6 13 	call	0x274c	; 0x274c <nrk_eeprom_read_byte>
    error_cnt++;
    3b3c:	8f 5f       	subi	r24, 0xFF	; 255
    3b3e:	80 93 58 03 	sts	0x0358, r24
    if(error_cnt==255) error_cnt=0;
    3b42:	8f 3f       	cpi	r24, 0xFF	; 255
    3b44:	11 f4       	brne	.+4      	; 0x3b4a <_nrk_log_error+0x20>
    3b46:	10 92 58 03 	sts	0x0358, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3b4a:	20 91 58 03 	lds	r18, 0x0358
    3b4e:	16 e0       	ldi	r17, 0x06	; 6
    3b50:	21 9f       	mul	r18, r17
    3b52:	90 01       	movw	r18, r0
    3b54:	11 24       	eor	r1, r1
    3b56:	c9 01       	movw	r24, r18
    3b58:	8f 5f       	subi	r24, 0xFF	; 255
    3b5a:	9d 4f       	sbci	r25, 0xFD	; 253
    3b5c:	6f 2d       	mov	r22, r15
    3b5e:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3b62:	80 91 58 03 	lds	r24, 0x0358
    3b66:	81 9f       	mul	r24, r17
    3b68:	c0 01       	movw	r24, r0
    3b6a:	11 24       	eor	r1, r1
    3b6c:	8e 5f       	subi	r24, 0xFE	; 254
    3b6e:	9d 4f       	sbci	r25, 0xFD	; 253
    3b70:	60 2f       	mov	r22, r16
    3b72:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3b76:	80 91 58 03 	lds	r24, 0x0358
    3b7a:	81 9f       	mul	r24, r17
    3b7c:	c0 01       	movw	r24, r0
    3b7e:	11 24       	eor	r1, r1
    3b80:	20 91 f2 06 	lds	r18, 0x06F2
    3b84:	30 91 f3 06 	lds	r19, 0x06F3
    3b88:	40 91 f4 06 	lds	r20, 0x06F4
    3b8c:	50 91 f5 06 	lds	r21, 0x06F5
    3b90:	25 2f       	mov	r18, r21
    3b92:	33 27       	eor	r19, r19
    3b94:	44 27       	eor	r20, r20
    3b96:	55 27       	eor	r21, r21
    3b98:	8d 5f       	subi	r24, 0xFD	; 253
    3b9a:	9d 4f       	sbci	r25, 0xFD	; 253
    3b9c:	62 2f       	mov	r22, r18
    3b9e:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3ba2:	80 91 58 03 	lds	r24, 0x0358
    3ba6:	81 9f       	mul	r24, r17
    3ba8:	c0 01       	movw	r24, r0
    3baa:	11 24       	eor	r1, r1
    3bac:	20 91 f2 06 	lds	r18, 0x06F2
    3bb0:	30 91 f3 06 	lds	r19, 0x06F3
    3bb4:	40 91 f4 06 	lds	r20, 0x06F4
    3bb8:	50 91 f5 06 	lds	r21, 0x06F5
    3bbc:	9a 01       	movw	r18, r20
    3bbe:	44 27       	eor	r20, r20
    3bc0:	55 27       	eor	r21, r21
    3bc2:	8c 5f       	subi	r24, 0xFC	; 252
    3bc4:	9d 4f       	sbci	r25, 0xFD	; 253
    3bc6:	62 2f       	mov	r22, r18
    3bc8:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3bcc:	80 91 58 03 	lds	r24, 0x0358
    3bd0:	81 9f       	mul	r24, r17
    3bd2:	c0 01       	movw	r24, r0
    3bd4:	11 24       	eor	r1, r1
    3bd6:	20 91 f2 06 	lds	r18, 0x06F2
    3bda:	30 91 f3 06 	lds	r19, 0x06F3
    3bde:	40 91 f4 06 	lds	r20, 0x06F4
    3be2:	50 91 f5 06 	lds	r21, 0x06F5
    3be6:	23 2f       	mov	r18, r19
    3be8:	34 2f       	mov	r19, r20
    3bea:	45 2f       	mov	r20, r21
    3bec:	55 27       	eor	r21, r21
    3bee:	8b 5f       	subi	r24, 0xFB	; 251
    3bf0:	9d 4f       	sbci	r25, 0xFD	; 253
    3bf2:	62 2f       	mov	r22, r18
    3bf4:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3bf8:	80 91 58 03 	lds	r24, 0x0358
    3bfc:	81 9f       	mul	r24, r17
    3bfe:	c0 01       	movw	r24, r0
    3c00:	11 24       	eor	r1, r1
    3c02:	8a 5f       	subi	r24, 0xFA	; 250
    3c04:	9d 4f       	sbci	r25, 0xFD	; 253
    3c06:	60 91 f2 06 	lds	r22, 0x06F2
    3c0a:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3c0e:	80 e0       	ldi	r24, 0x00	; 0
    3c10:	92 e0       	ldi	r25, 0x02	; 2
    3c12:	60 91 58 03 	lds	r22, 0x0358
    3c16:	0e 94 a9 13 	call	0x2752	; 0x2752 <nrk_eeprom_write_byte>
}
    3c1a:	1f 91       	pop	r17
    3c1c:	0f 91       	pop	r16
    3c1e:	ff 90       	pop	r15
    3c20:	08 95       	ret

00003c22 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    3c22:	20 91 46 05 	lds	r18, 0x0546
    3c26:	22 23       	and	r18, r18
    3c28:	41 f0       	breq	.+16     	; 0x3c3a <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    3c2a:	fb 01       	movw	r30, r22
    3c2c:	20 83       	st	Z, r18
    *task_id = error_task;
    3c2e:	20 91 ea 03 	lds	r18, 0x03EA
    3c32:	fc 01       	movw	r30, r24
    3c34:	20 83       	st	Z, r18
    return 1;
    3c36:	81 e0       	ldi	r24, 0x01	; 1
    3c38:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    3c3a:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    3c3c:	08 95       	ret

00003c3e <nrk_error_print>:

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3c3e:	80 91 46 05 	lds	r24, 0x0546
    3c42:	88 23       	and	r24, r24
    3c44:	09 f4       	brne	.+2      	; 0x3c48 <nrk_error_print+0xa>
    3c46:	9b c0       	rjmp	.+310    	; 0x3d7e <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3c48:	89 e4       	ldi	r24, 0x49	; 73
    3c4a:	95 e0       	ldi	r25, 0x05	; 5
    3c4c:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        printf ("%d", error_task);
    3c50:	00 d0       	rcall	.+0      	; 0x3c52 <nrk_error_print+0x14>
    3c52:	00 d0       	rcall	.+0      	; 0x3c54 <nrk_error_print+0x16>
    3c54:	ed b7       	in	r30, 0x3d	; 61
    3c56:	fe b7       	in	r31, 0x3e	; 62
    3c58:	31 96       	adiw	r30, 0x01	; 1
    3c5a:	83 ed       	ldi	r24, 0xD3	; 211
    3c5c:	91 e0       	ldi	r25, 0x01	; 1
    3c5e:	ad b7       	in	r26, 0x3d	; 61
    3c60:	be b7       	in	r27, 0x3e	; 62
    3c62:	12 96       	adiw	r26, 0x02	; 2
    3c64:	9c 93       	st	X, r25
    3c66:	8e 93       	st	-X, r24
    3c68:	11 97       	sbiw	r26, 0x01	; 1
    3c6a:	80 91 ea 03 	lds	r24, 0x03EA
    3c6e:	82 83       	std	Z+2, r24	; 0x02
    3c70:	13 82       	std	Z+3, r1	; 0x03
    3c72:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
        nrk_kprintf (PSTR ("): "));
    3c76:	0f 90       	pop	r0
    3c78:	0f 90       	pop	r0
    3c7a:	0f 90       	pop	r0
    3c7c:	0f 90       	pop	r0
    3c7e:	85 e4       	ldi	r24, 0x45	; 69
    3c80:	95 e0       	ldi	r25, 0x05	; 5
    3c82:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3c86:	80 91 46 05 	lds	r24, 0x0546
    3c8a:	88 31       	cpi	r24, 0x18	; 24
    3c8c:	10 f0       	brcs	.+4      	; 0x3c92 <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    3c8e:	10 92 46 05 	sts	0x0546, r1
        switch (error_num)
    3c92:	80 91 46 05 	lds	r24, 0x0546
    3c96:	90 e0       	ldi	r25, 0x00	; 0
    3c98:	01 97       	sbiw	r24, 0x01	; 1
    3c9a:	86 31       	cpi	r24, 0x16	; 22
    3c9c:	91 05       	cpc	r25, r1
    3c9e:	08 f0       	brcs	.+2      	; 0x3ca2 <nrk_error_print+0x64>
    3ca0:	4b c0       	rjmp	.+150    	; 0x3d38 <nrk_error_print+0xfa>
    3ca2:	8a 5b       	subi	r24, 0xBA	; 186
    3ca4:	9f 4f       	sbci	r25, 0xFF	; 255
    3ca6:	fc 01       	movw	r30, r24
    3ca8:	ee 0f       	add	r30, r30
    3caa:	ff 1f       	adc	r31, r31
    3cac:	05 90       	lpm	r0, Z+
    3cae:	f4 91       	lpm	r31, Z+
    3cb0:	e0 2d       	mov	r30, r0
    3cb2:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3cb4:	89 e0       	ldi	r24, 0x09	; 9
    3cb6:	95 e0       	ldi	r25, 0x05	; 5
    3cb8:	41 c0       	rjmp	.+130    	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3cba:	82 ee       	ldi	r24, 0xE2	; 226
    3cbc:	94 e0       	ldi	r25, 0x04	; 4
    3cbe:	3e c0       	rjmp	.+124    	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3cc0:	8e ec       	ldi	r24, 0xCE	; 206
    3cc2:	94 e0       	ldi	r25, 0x04	; 4
    3cc4:	3b c0       	rjmp	.+118    	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    3cc6:	88 eb       	ldi	r24, 0xB8	; 184
    3cc8:	94 e0       	ldi	r25, 0x04	; 4
    3cca:	38 c0       	rjmp	.+112    	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3ccc:	8d e9       	ldi	r24, 0x9D	; 157
    3cce:	94 e0       	ldi	r25, 0x04	; 4
    3cd0:	35 c0       	rjmp	.+106    	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3cd2:	87 e8       	ldi	r24, 0x87	; 135
    3cd4:	94 e0       	ldi	r25, 0x04	; 4
    3cd6:	32 c0       	rjmp	.+100    	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3cd8:	8f e6       	ldi	r24, 0x6F	; 111
    3cda:	94 e0       	ldi	r25, 0x04	; 4
    3cdc:	2f c0       	rjmp	.+94     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3cde:	8c e5       	ldi	r24, 0x5C	; 92
    3ce0:	94 e0       	ldi	r25, 0x04	; 4
    3ce2:	2c c0       	rjmp	.+88     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3ce4:	89 e4       	ldi	r24, 0x49	; 73
    3ce6:	94 e0       	ldi	r25, 0x04	; 4
    3ce8:	29 c0       	rjmp	.+82     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3cea:	8b e2       	ldi	r24, 0x2B	; 43
    3cec:	94 e0       	ldi	r25, 0x04	; 4
    3cee:	26 c0       	rjmp	.+76     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3cf0:	86 e0       	ldi	r24, 0x06	; 6
    3cf2:	94 e0       	ldi	r25, 0x04	; 4
    3cf4:	23 c0       	rjmp	.+70     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3cf6:	8a ef       	ldi	r24, 0xFA	; 250
    3cf8:	93 e0       	ldi	r25, 0x03	; 3
    3cfa:	20 c0       	rjmp	.+64     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3cfc:	8f ed       	ldi	r24, 0xDF	; 223
    3cfe:	93 e0       	ldi	r25, 0x03	; 3
    3d00:	1d c0       	rjmp	.+58     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3d02:	80 ed       	ldi	r24, 0xD0	; 208
    3d04:	93 e0       	ldi	r25, 0x03	; 3
    3d06:	1a c0       	rjmp	.+52     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3d08:	8c eb       	ldi	r24, 0xBC	; 188
    3d0a:	93 e0       	ldi	r25, 0x03	; 3
    3d0c:	17 c0       	rjmp	.+46     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3d0e:	8b ea       	ldi	r24, 0xAB	; 171
    3d10:	93 e0       	ldi	r25, 0x03	; 3
    3d12:	14 c0       	rjmp	.+40     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3d14:	87 e9       	ldi	r24, 0x97	; 151
    3d16:	93 e0       	ldi	r25, 0x03	; 3
    3d18:	11 c0       	rjmp	.+34     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3d1a:	87 e7       	ldi	r24, 0x77	; 119
    3d1c:	93 e0       	ldi	r25, 0x03	; 3
    3d1e:	0e c0       	rjmp	.+28     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3d20:	8f e5       	ldi	r24, 0x5F	; 95
    3d22:	93 e0       	ldi	r25, 0x03	; 3
    3d24:	0b c0       	rjmp	.+22     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3d26:	84 e4       	ldi	r24, 0x44	; 68
    3d28:	93 e0       	ldi	r25, 0x03	; 3
    3d2a:	08 c0       	rjmp	.+16     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3d2c:	83 e3       	ldi	r24, 0x33	; 51
    3d2e:	93 e0       	ldi	r25, 0x03	; 3
    3d30:	05 c0       	rjmp	.+10     	; 0x3d3c <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3d32:	84 e2       	ldi	r24, 0x24	; 36
    3d34:	93 e0       	ldi	r25, 0x03	; 3
    3d36:	02 c0       	rjmp	.+4      	; 0x3d3c <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3d38:	8d e1       	ldi	r24, 0x1D	; 29
    3d3a:	93 e0       	ldi	r25, 0x03	; 3
    3d3c:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>
        }
        putchar ('\r');
    3d40:	60 91 fb 07 	lds	r22, 0x07FB
    3d44:	70 91 fc 07 	lds	r23, 0x07FC
    3d48:	8d e0       	ldi	r24, 0x0D	; 13
    3d4a:	90 e0       	ldi	r25, 0x00	; 0
    3d4c:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
        putchar ('\n');
    3d50:	60 91 fb 07 	lds	r22, 0x07FB
    3d54:	70 91 fc 07 	lds	r23, 0x07FC
    3d58:	8a e0       	ldi	r24, 0x0A	; 10
    3d5a:	90 e0       	ldi	r25, 0x00	; 0
    3d5c:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3d60:	80 91 46 05 	lds	r24, 0x0546
    3d64:	80 31       	cpi	r24, 0x10	; 16
    3d66:	49 f0       	breq	.+18     	; 0x3d7a <nrk_error_print+0x13c>
    3d68:	83 31       	cpi	r24, 0x13	; 19
    3d6a:	39 f0       	breq	.+14     	; 0x3d7a <nrk_error_print+0x13c>
    3d6c:	84 31       	cpi	r24, 0x14	; 20
    3d6e:	29 f0       	breq	.+10     	; 0x3d7a <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3d70:	0e 94 b3 30 	call	0x6166	; 0x6166 <nrk_watchdog_enable>
            nrk_int_disable();
    3d74:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    3d78:	ff cf       	rjmp	.-2      	; 0x3d78 <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3d7a:	10 92 46 05 	sts	0x0546, r1
    return t;
}
    3d7e:	80 e0       	ldi	r24, 0x00	; 0
    3d80:	08 95       	ret

00003d82 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3d82:	1f 93       	push	r17
    3d84:	18 2f       	mov	r17, r24
    error_num = n;
    3d86:	80 93 46 05 	sts	0x0546, r24
    error_task = task;
    3d8a:	60 93 ea 03 	sts	0x03EA, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3d8e:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3d92:	0e 94 1f 1e 	call	0x3c3e	; 0x3c3e <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    3d96:	10 31       	cpi	r17, 0x10	; 16
    3d98:	49 f0       	breq	.+18     	; 0x3dac <nrk_kernel_error_add+0x2a>
    3d9a:	13 31       	cpi	r17, 0x13	; 19
    3d9c:	39 f0       	breq	.+14     	; 0x3dac <nrk_kernel_error_add+0x2a>
    3d9e:	14 31       	cpi	r17, 0x14	; 20
    3da0:	29 f0       	breq	.+10     	; 0x3dac <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    3da2:	0e 94 b3 30 	call	0x6166	; 0x6166 <nrk_watchdog_enable>
        nrk_int_disable();
    3da6:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    3daa:	ff cf       	rjmp	.-2      	; 0x3daa <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    3dac:	1f 91       	pop	r17
    3dae:	08 95       	ret

00003db0 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3db0:	80 93 46 05 	sts	0x0546, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3db4:	e0 91 fb 06 	lds	r30, 0x06FB
    3db8:	f0 91 fc 06 	lds	r31, 0x06FC
    3dbc:	60 85       	ldd	r22, Z+8	; 0x08
    3dbe:	60 93 ea 03 	sts	0x03EA, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3dc2:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3dc6:	0e 94 1f 1e 	call	0x3c3e	; 0x3c3e <nrk_error_print>
#endif  /*  */
}
    3dca:	08 95       	ret

00003dcc <pause>:
    }

}

void pause()
{
    3dcc:	df 93       	push	r29
    3dce:	cf 93       	push	r28
    3dd0:	0f 92       	push	r0
    3dd2:	cd b7       	in	r28, 0x3d	; 61
    3dd4:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3dd6:	19 82       	std	Y+1, r1	; 0x01
    3dd8:	07 c0       	rjmp	.+14     	; 0x3de8 <pause+0x1c>
        nrk_spin_wait_us (2000);
    3dda:	80 ed       	ldi	r24, 0xD0	; 208
    3ddc:	97 e0       	ldi	r25, 0x07	; 7
    3dde:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3de2:	89 81       	ldd	r24, Y+1	; 0x01
    3de4:	8f 5f       	subi	r24, 0xFF	; 255
    3de6:	89 83       	std	Y+1, r24	; 0x01
    3de8:	89 81       	ldd	r24, Y+1	; 0x01
    3dea:	84 36       	cpi	r24, 0x64	; 100
    3dec:	b0 f3       	brcs	.-20     	; 0x3dda <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3dee:	0f 90       	pop	r0
    3df0:	cf 91       	pop	r28
    3df2:	df 91       	pop	r29
    3df4:	08 95       	ret

00003df6 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3df6:	81 e0       	ldi	r24, 0x01	; 1
    3df8:	90 e0       	ldi	r25, 0x00	; 0
    3dfa:	0e 94 34 13 	call	0x2668	; 0x2668 <nrk_led_set>
    pause();
    3dfe:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
    nrk_led_clr(GREEN_LED);
    3e02:	81 e0       	ldi	r24, 0x01	; 1
    3e04:	90 e0       	ldi	r25, 0x00	; 0
    3e06:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
    pause();
    3e0a:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
}
    3e0e:	08 95       	ret

00003e10 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3e10:	81 e0       	ldi	r24, 0x01	; 1
    3e12:	90 e0       	ldi	r25, 0x00	; 0
    3e14:	0e 94 34 13 	call	0x2668	; 0x2668 <nrk_led_set>
    pause();
    3e18:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
    pause();
    3e1c:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
    pause();
    3e20:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
    nrk_led_clr(GREEN_LED);
    3e24:	81 e0       	ldi	r24, 0x01	; 1
    3e26:	90 e0       	ldi	r25, 0x00	; 0
    3e28:	0e 94 fd 12 	call	0x25fa	; 0x25fa <nrk_led_clr>
    pause();
    3e2c:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
}
    3e30:	08 95       	ret

00003e32 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3e32:	ff 92       	push	r15
    3e34:	0f 93       	push	r16
    3e36:	1f 93       	push	r17
    3e38:	df 93       	push	r29
    3e3a:	cf 93       	push	r28
    3e3c:	00 d0       	rcall	.+0      	; 0x3e3e <blink_morse_code_error+0xc>
    3e3e:	0f 92       	push	r0
    3e40:	cd b7       	in	r28, 0x3d	; 61
    3e42:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3e44:	00 d0       	rcall	.+0      	; 0x3e46 <blink_morse_code_error+0x14>
    3e46:	00 d0       	rcall	.+0      	; 0x3e48 <blink_morse_code_error+0x16>
    3e48:	00 d0       	rcall	.+0      	; 0x3e4a <blink_morse_code_error+0x18>
    3e4a:	ed b7       	in	r30, 0x3d	; 61
    3e4c:	fe b7       	in	r31, 0x3e	; 62
    3e4e:	31 96       	adiw	r30, 0x01	; 1
    3e50:	8e 01       	movw	r16, r28
    3e52:	0f 5f       	subi	r16, 0xFF	; 255
    3e54:	1f 4f       	sbci	r17, 0xFF	; 255
    3e56:	ad b7       	in	r26, 0x3d	; 61
    3e58:	be b7       	in	r27, 0x3e	; 62
    3e5a:	12 96       	adiw	r26, 0x02	; 2
    3e5c:	1c 93       	st	X, r17
    3e5e:	0e 93       	st	-X, r16
    3e60:	11 97       	sbiw	r26, 0x01	; 1
    3e62:	23 ed       	ldi	r18, 0xD3	; 211
    3e64:	31 e0       	ldi	r19, 0x01	; 1
    3e66:	33 83       	std	Z+3, r19	; 0x03
    3e68:	22 83       	std	Z+2, r18	; 0x02
    3e6a:	84 83       	std	Z+4, r24	; 0x04
    3e6c:	15 82       	std	Z+5, r1	; 0x05
    3e6e:	0e 94 b6 4c 	call	0x996c	; 0x996c <sprintf>

    for(i=0; i<strlen(str); i++ )
    3e72:	ed b7       	in	r30, 0x3d	; 61
    3e74:	fe b7       	in	r31, 0x3e	; 62
    3e76:	36 96       	adiw	r30, 0x06	; 6
    3e78:	0f b6       	in	r0, 0x3f	; 63
    3e7a:	f8 94       	cli
    3e7c:	fe bf       	out	0x3e, r31	; 62
    3e7e:	0f be       	out	0x3f, r0	; 63
    3e80:	ed bf       	out	0x3d, r30	; 61
    3e82:	ff 24       	eor	r15, r15
    3e84:	72 c0       	rjmp	.+228    	; 0x3f6a <blink_morse_code_error+0x138>
    {
        switch( str[i])
    3e86:	80 0f       	add	r24, r16
    3e88:	91 1f       	adc	r25, r17
    3e8a:	dc 01       	movw	r26, r24
    3e8c:	8c 91       	ld	r24, X
    3e8e:	84 33       	cpi	r24, 0x34	; 52
    3e90:	d1 f1       	breq	.+116    	; 0x3f06 <blink_morse_code_error+0xd4>
    3e92:	85 33       	cpi	r24, 0x35	; 53
    3e94:	70 f4       	brcc	.+28     	; 0x3eb2 <blink_morse_code_error+0x80>
    3e96:	81 33       	cpi	r24, 0x31	; 49
    3e98:	f9 f0       	breq	.+62     	; 0x3ed8 <blink_morse_code_error+0xa6>
    3e9a:	82 33       	cpi	r24, 0x32	; 50
    3e9c:	20 f4       	brcc	.+8      	; 0x3ea6 <blink_morse_code_error+0x74>
    3e9e:	80 33       	cpi	r24, 0x30	; 48
    3ea0:	09 f0       	breq	.+2      	; 0x3ea4 <blink_morse_code_error+0x72>
    3ea2:	5c c0       	rjmp	.+184    	; 0x3f5c <blink_morse_code_error+0x12a>
    3ea4:	16 c0       	rjmp	.+44     	; 0x3ed2 <blink_morse_code_error+0xa0>
    3ea6:	82 33       	cpi	r24, 0x32	; 50
    3ea8:	11 f1       	breq	.+68     	; 0x3eee <blink_morse_code_error+0xbc>
    3eaa:	83 33       	cpi	r24, 0x33	; 51
    3eac:	09 f0       	breq	.+2      	; 0x3eb0 <blink_morse_code_error+0x7e>
    3eae:	56 c0       	rjmp	.+172    	; 0x3f5c <blink_morse_code_error+0x12a>
    3eb0:	23 c0       	rjmp	.+70     	; 0x3ef8 <blink_morse_code_error+0xc6>
    3eb2:	87 33       	cpi	r24, 0x37	; 55
    3eb4:	c9 f1       	breq	.+114    	; 0x3f28 <blink_morse_code_error+0xf6>
    3eb6:	88 33       	cpi	r24, 0x38	; 56
    3eb8:	30 f4       	brcc	.+12     	; 0x3ec6 <blink_morse_code_error+0x94>
    3eba:	85 33       	cpi	r24, 0x35	; 53
    3ebc:	69 f1       	breq	.+90     	; 0x3f18 <blink_morse_code_error+0xe6>
    3ebe:	86 33       	cpi	r24, 0x36	; 54
    3ec0:	09 f0       	breq	.+2      	; 0x3ec4 <blink_morse_code_error+0x92>
    3ec2:	4c c0       	rjmp	.+152    	; 0x3f5c <blink_morse_code_error+0x12a>
    3ec4:	2c c0       	rjmp	.+88     	; 0x3f1e <blink_morse_code_error+0xec>
    3ec6:	88 33       	cpi	r24, 0x38	; 56
    3ec8:	b1 f1       	breq	.+108    	; 0x3f36 <blink_morse_code_error+0x104>
    3eca:	89 33       	cpi	r24, 0x39	; 57
    3ecc:	09 f0       	breq	.+2      	; 0x3ed0 <blink_morse_code_error+0x9e>
    3ece:	46 c0       	rjmp	.+140    	; 0x3f5c <blink_morse_code_error+0x12a>
    3ed0:	3b c0       	rjmp	.+118    	; 0x3f48 <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    3ed2:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
    3ed6:	02 c0       	rjmp	.+4      	; 0x3edc <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3ed8:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dash();
    3edc:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3ee0:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3ee4:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3ee8:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            break;
    3eec:	37 c0       	rjmp	.+110    	; 0x3f5c <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    3eee:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dot();
    3ef2:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3ef6:	f4 cf       	rjmp	.-24     	; 0x3ee0 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3ef8:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dot();
    3efc:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dot();
    3f00:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3f04:	ef cf       	rjmp	.-34     	; 0x3ee4 <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3f06:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dot();
    3f0a:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dot();
    3f0e:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            blink_dot();
    3f12:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3f16:	e8 cf       	rjmp	.-48     	; 0x3ee8 <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3f18:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3f1c:	02 c0       	rjmp	.+4      	; 0x3f22 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3f1e:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dot();
    3f22:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3f26:	04 c0       	rjmp	.+8      	; 0x3f30 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3f28:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3f2c:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dot();
    3f30:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3f34:	06 c0       	rjmp	.+12     	; 0x3f42 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3f36:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3f3a:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3f3e:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dot();
    3f42:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
    3f46:	08 c0       	rjmp	.+16     	; 0x3f58 <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3f48:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3f4c:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3f50:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dash();
    3f54:	0e 94 08 1f 	call	0x3e10	; 0x3e10 <blink_dash>
            blink_dot();
    3f58:	0e 94 fb 1e 	call	0x3df6	; 0x3df6 <blink_dot>
            break;
        }
        pause();
    3f5c:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
        pause();
    3f60:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
        pause();
    3f64:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3f68:	f3 94       	inc	r15
    3f6a:	f8 01       	movw	r30, r16
    3f6c:	01 90       	ld	r0, Z+
    3f6e:	00 20       	and	r0, r0
    3f70:	e9 f7       	brne	.-6      	; 0x3f6c <blink_morse_code_error+0x13a>
    3f72:	31 97       	sbiw	r30, 0x01	; 1
    3f74:	e0 1b       	sub	r30, r16
    3f76:	f1 0b       	sbc	r31, r17
    3f78:	8f 2d       	mov	r24, r15
    3f7a:	90 e0       	ldi	r25, 0x00	; 0
    3f7c:	8e 17       	cp	r24, r30
    3f7e:	9f 07       	cpc	r25, r31
    3f80:	08 f4       	brcc	.+2      	; 0x3f84 <blink_morse_code_error+0x152>
    3f82:	81 cf       	rjmp	.-254    	; 0x3e86 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3f84:	0f 90       	pop	r0
    3f86:	0f 90       	pop	r0
    3f88:	0f 90       	pop	r0
    3f8a:	cf 91       	pop	r28
    3f8c:	df 91       	pop	r29
    3f8e:	1f 91       	pop	r17
    3f90:	0f 91       	pop	r16
    3f92:	ff 90       	pop	r15
    3f94:	08 95       	ret

00003f96 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3f96:	4f 92       	push	r4
    3f98:	5f 92       	push	r5
    3f9a:	6f 92       	push	r6
    3f9c:	7f 92       	push	r7
    3f9e:	8f 92       	push	r8
    3fa0:	9f 92       	push	r9
    3fa2:	af 92       	push	r10
    3fa4:	bf 92       	push	r11
    3fa6:	cf 92       	push	r12
    3fa8:	df 92       	push	r13
    3faa:	ef 92       	push	r14
    3fac:	ff 92       	push	r15
    3fae:	0f 93       	push	r16
    3fb0:	1f 93       	push	r17
    3fb2:	cf 93       	push	r28
    3fb4:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3fb6:	85 e5       	ldi	r24, 0x55	; 85
    3fb8:	95 e0       	ldi	r25, 0x05	; 5
    3fba:	0e 94 2f 11 	call	0x225e	; 0x225e <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3fbe:	00 d0       	rcall	.+0      	; 0x3fc0 <dump_stack_info+0x2a>
    3fc0:	00 d0       	rcall	.+0      	; 0x3fc2 <dump_stack_info+0x2c>
    3fc2:	86 ed       	ldi	r24, 0xD6	; 214
    3fc4:	91 e0       	ldi	r25, 0x01	; 1
    3fc6:	ad b7       	in	r26, 0x3d	; 61
    3fc8:	be b7       	in	r27, 0x3e	; 62
    3fca:	12 96       	adiw	r26, 0x02	; 2
    3fcc:	9c 93       	st	X, r25
    3fce:	8e 93       	st	-X, r24
    3fd0:	11 97       	sbiw	r26, 0x01	; 1
    3fd2:	e0 91 fb 06 	lds	r30, 0x06FB
    3fd6:	f0 91 fc 06 	lds	r31, 0x06FC
    3fda:	80 85       	ldd	r24, Z+8	; 0x08
    3fdc:	99 27       	eor	r25, r25
    3fde:	87 fd       	sbrc	r24, 7
    3fe0:	90 95       	com	r25
    3fe2:	14 96       	adiw	r26, 0x04	; 4
    3fe4:	9c 93       	st	X, r25
    3fe6:	8e 93       	st	-X, r24
    3fe8:	13 97       	sbiw	r26, 0x03	; 3
    3fea:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3fee:	e0 91 fb 06 	lds	r30, 0x06FB
    3ff2:	f0 91 fc 06 	lds	r31, 0x06FC
    3ff6:	c2 81       	ldd	r28, Z+2	; 0x02
    3ff8:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3ffa:	8f ed       	ldi	r24, 0xDF	; 223
    3ffc:	91 e0       	ldi	r25, 0x01	; 1
    3ffe:	ed b7       	in	r30, 0x3d	; 61
    4000:	fe b7       	in	r31, 0x3e	; 62
    4002:	92 83       	std	Z+2, r25	; 0x02
    4004:	81 83       	std	Z+1, r24	; 0x01
    4006:	d4 83       	std	Z+4, r29	; 0x04
    4008:	c3 83       	std	Z+3, r28	; 0x03
    400a:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    printf( "canary = %x ",*stkc );
    400e:	ed b7       	in	r30, 0x3d	; 61
    4010:	fe b7       	in	r31, 0x3e	; 62
    4012:	31 96       	adiw	r30, 0x01	; 1
    4014:	4c ee       	ldi	r20, 0xEC	; 236
    4016:	e4 2e       	mov	r14, r20
    4018:	41 e0       	ldi	r20, 0x01	; 1
    401a:	f4 2e       	mov	r15, r20
    401c:	ad b7       	in	r26, 0x3d	; 61
    401e:	be b7       	in	r27, 0x3e	; 62
    4020:	12 96       	adiw	r26, 0x02	; 2
    4022:	fc 92       	st	X, r15
    4024:	ee 92       	st	-X, r14
    4026:	11 97       	sbiw	r26, 0x01	; 1
    4028:	88 81       	ld	r24, Y
    402a:	82 83       	std	Z+2, r24	; 0x02
    402c:	13 82       	std	Z+3, r1	; 0x03
    402e:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    4032:	39 ef       	ldi	r19, 0xF9	; 249
    4034:	c3 2e       	mov	r12, r19
    4036:	31 e0       	ldi	r19, 0x01	; 1
    4038:	d3 2e       	mov	r13, r19
    403a:	ed b7       	in	r30, 0x3d	; 61
    403c:	fe b7       	in	r31, 0x3e	; 62
    403e:	d2 82       	std	Z+2, r13	; 0x02
    4040:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    4042:	e0 91 fb 06 	lds	r30, 0x06FB
    4046:	f0 91 fc 06 	lds	r31, 0x06FC
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    404a:	80 81       	ld	r24, Z
    404c:	91 81       	ldd	r25, Z+1	; 0x01
    404e:	ad b7       	in	r26, 0x3d	; 61
    4050:	be b7       	in	r27, 0x3e	; 62
    4052:	14 96       	adiw	r26, 0x04	; 4
    4054:	9c 93       	st	X, r25
    4056:	8e 93       	st	-X, r24
    4058:	13 97       	sbiw	r26, 0x03	; 3
    405a:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    405e:	23 e0       	ldi	r18, 0x03	; 3
    4060:	a2 2e       	mov	r10, r18
    4062:	22 e0       	ldi	r18, 0x02	; 2
    4064:	b2 2e       	mov	r11, r18
    4066:	ed b7       	in	r30, 0x3d	; 61
    4068:	fe b7       	in	r31, 0x3e	; 62
    406a:	b2 82       	std	Z+2, r11	; 0x02
    406c:	a1 82       	std	Z+1, r10	; 0x01
    406e:	80 91 fb 06 	lds	r24, 0x06FB
    4072:	90 91 fc 06 	lds	r25, 0x06FC
    4076:	94 83       	std	Z+4, r25	; 0x04
    4078:	83 83       	std	Z+3, r24	; 0x03
    407a:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    407e:	0e e0       	ldi	r16, 0x0E	; 14
    4080:	16 e0       	ldi	r17, 0x06	; 6
    4082:	0f 90       	pop	r0
    4084:	0f 90       	pop	r0
    4086:	0f 90       	pop	r0
    4088:	0f 90       	pop	r0
    408a:	c0 e0       	ldi	r28, 0x00	; 0
    408c:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    408e:	93 e1       	ldi	r25, 0x13	; 19
    4090:	49 2e       	mov	r4, r25
    4092:	92 e0       	ldi	r25, 0x02	; 2
    4094:	59 2e       	mov	r5, r25
        printf( "canary = %x ",*stkc );
    4096:	9e 2c       	mov	r9, r14
    4098:	6f 2c       	mov	r6, r15
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    409a:	7c 2c       	mov	r7, r12
    409c:	8d 2c       	mov	r8, r13
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    409e:	c5 01       	movw	r24, r10
    40a0:	ba 2c       	mov	r11, r10
    40a2:	a9 2e       	mov	r10, r25
    40a4:	87 e2       	ldi	r24, 0x27	; 39
    40a6:	c8 2e       	mov	r12, r24
    40a8:	d1 2c       	mov	r13, r1
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    40aa:	d8 01       	movw	r26, r16
    40ac:	12 96       	adiw	r26, 0x02	; 2
    40ae:	ed 90       	ld	r14, X+
    40b0:	fc 90       	ld	r15, X
    40b2:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    40b4:	00 d0       	rcall	.+0      	; 0x40b6 <dump_stack_info+0x120>
    40b6:	00 d0       	rcall	.+0      	; 0x40b8 <dump_stack_info+0x122>
    40b8:	00 d0       	rcall	.+0      	; 0x40ba <dump_stack_info+0x124>
    40ba:	ed b7       	in	r30, 0x3d	; 61
    40bc:	fe b7       	in	r31, 0x3e	; 62
    40be:	31 96       	adiw	r30, 0x01	; 1
    40c0:	ad b7       	in	r26, 0x3d	; 61
    40c2:	be b7       	in	r27, 0x3e	; 62
    40c4:	12 96       	adiw	r26, 0x02	; 2
    40c6:	5c 92       	st	X, r5
    40c8:	4e 92       	st	-X, r4
    40ca:	11 97       	sbiw	r26, 0x01	; 1
    40cc:	d3 83       	std	Z+3, r29	; 0x03
    40ce:	c2 83       	std	Z+2, r28	; 0x02
    40d0:	f5 82       	std	Z+5, r15	; 0x05
    40d2:	e4 82       	std	Z+4, r14	; 0x04
    40d4:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
        printf( "canary = %x ",*stkc );
    40d8:	0f 90       	pop	r0
    40da:	0f 90       	pop	r0
    40dc:	ed b7       	in	r30, 0x3d	; 61
    40de:	fe b7       	in	r31, 0x3e	; 62
    40e0:	31 96       	adiw	r30, 0x01	; 1
    40e2:	ad b7       	in	r26, 0x3d	; 61
    40e4:	be b7       	in	r27, 0x3e	; 62
    40e6:	11 96       	adiw	r26, 0x01	; 1
    40e8:	9c 92       	st	X, r9
    40ea:	11 97       	sbiw	r26, 0x01	; 1
    40ec:	12 96       	adiw	r26, 0x02	; 2
    40ee:	6c 92       	st	X, r6
    40f0:	d7 01       	movw	r26, r14
    40f2:	8c 91       	ld	r24, X
    40f4:	82 83       	std	Z+2, r24	; 0x02
    40f6:	13 82       	std	Z+3, r1	; 0x03
    40f8:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    40fc:	ed b7       	in	r30, 0x3d	; 61
    40fe:	fe b7       	in	r31, 0x3e	; 62
    4100:	71 82       	std	Z+1, r7	; 0x01
    4102:	82 82       	std	Z+2, r8	; 0x02
    4104:	d8 01       	movw	r26, r16
    4106:	8d 91       	ld	r24, X+
    4108:	9c 91       	ld	r25, X
    410a:	94 83       	std	Z+4, r25	; 0x04
    410c:	83 83       	std	Z+3, r24	; 0x03
    410e:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    4112:	ed b7       	in	r30, 0x3d	; 61
    4114:	fe b7       	in	r31, 0x3e	; 62
    4116:	b1 82       	std	Z+1, r11	; 0x01
    4118:	a2 82       	std	Z+2, r10	; 0x02
    411a:	cc 9d       	mul	r28, r12
    411c:	c0 01       	movw	r24, r0
    411e:	cd 9d       	mul	r28, r13
    4120:	90 0d       	add	r25, r0
    4122:	dc 9d       	mul	r29, r12
    4124:	90 0d       	add	r25, r0
    4126:	11 24       	eor	r1, r1
    4128:	82 5f       	subi	r24, 0xF2	; 242
    412a:	99 4f       	sbci	r25, 0xF9	; 249
    412c:	94 83       	std	Z+4, r25	; 0x04
    412e:	83 83       	std	Z+3, r24	; 0x03
    4130:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
    4134:	21 96       	adiw	r28, 0x01	; 1
    4136:	09 5d       	subi	r16, 0xD9	; 217
    4138:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    413a:	0f 90       	pop	r0
    413c:	0f 90       	pop	r0
    413e:	0f 90       	pop	r0
    4140:	0f 90       	pop	r0
    4142:	c5 30       	cpi	r28, 0x05	; 5
    4144:	d1 05       	cpc	r29, r1
    4146:	09 f0       	breq	.+2      	; 0x414a <dump_stack_info+0x1b4>
    4148:	b0 cf       	rjmp	.-160    	; 0x40aa <dump_stack_info+0x114>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    414a:	df 91       	pop	r29
    414c:	cf 91       	pop	r28
    414e:	1f 91       	pop	r17
    4150:	0f 91       	pop	r16
    4152:	ff 90       	pop	r15
    4154:	ef 90       	pop	r14
    4156:	df 90       	pop	r13
    4158:	cf 90       	pop	r12
    415a:	bf 90       	pop	r11
    415c:	af 90       	pop	r10
    415e:	9f 90       	pop	r9
    4160:	8f 90       	pop	r8
    4162:	7f 90       	pop	r7
    4164:	6f 90       	pop	r6
    4166:	5f 90       	pop	r5
    4168:	4f 90       	pop	r4
    416a:	08 95       	ret

0000416c <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    416c:	cf 93       	push	r28
    416e:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    4170:	e0 91 fb 06 	lds	r30, 0x06FB
    4174:	f0 91 fc 06 	lds	r31, 0x06FC
    4178:	c2 81       	ldd	r28, Z+2	; 0x02
    417a:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    417c:	88 81       	ld	r24, Y
    417e:	85 35       	cpi	r24, 0x55	; 85
    4180:	39 f0       	breq	.+14     	; 0x4190 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    4182:	0e 94 cb 1f 	call	0x3f96	; 0x3f96 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    4186:	81 e0       	ldi	r24, 0x01	; 1
    4188:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    418c:	85 e5       	ldi	r24, 0x55	; 85
    418e:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    4190:	e0 91 fb 06 	lds	r30, 0x06FB
    4194:	f0 91 fc 06 	lds	r31, 0x06FC
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    4198:	80 81       	ld	r24, Z
    419a:	91 81       	ldd	r25, Z+1	; 0x01
    419c:	21 e1       	ldi	r18, 0x11	; 17
    419e:	80 30       	cpi	r24, 0x00	; 0
    41a0:	92 07       	cpc	r25, r18
    41a2:	28 f0       	brcs	.+10     	; 0x41ae <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    41a4:	0e 94 cb 1f 	call	0x3f96	; 0x3f96 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    41a8:	82 e1       	ldi	r24, 0x12	; 18
    41aa:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <nrk_error_add>




#endif
}
    41ae:	df 91       	pop	r29
    41b0:	cf 91       	pop	r28
    41b2:	08 95       	ret

000041b4 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    41b4:	99 27       	eor	r25, r25
    41b6:	87 fd       	sbrc	r24, 7
    41b8:	90 95       	com	r25
    41ba:	27 e2       	ldi	r18, 0x27	; 39
    41bc:	30 e0       	ldi	r19, 0x00	; 0
    41be:	82 9f       	mul	r24, r18
    41c0:	f0 01       	movw	r30, r0
    41c2:	83 9f       	mul	r24, r19
    41c4:	f0 0d       	add	r31, r0
    41c6:	92 9f       	mul	r25, r18
    41c8:	f0 0d       	add	r31, r0
    41ca:	11 24       	eor	r1, r1
    41cc:	e2 5f       	subi	r30, 0xF2	; 242
    41ce:	f9 4f       	sbci	r31, 0xF9	; 249
    41d0:	a2 81       	ldd	r26, Z+2	; 0x02
    41d2:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    41d4:	8c 91       	ld	r24, X
    41d6:	85 35       	cpi	r24, 0x55	; 85
    41d8:	19 f0       	breq	.+6      	; 0x41e0 <nrk_stack_check_pid+0x2c>
    {
        *stkc=STK_CANARY_VAL;
    41da:	85 e5       	ldi	r24, 0x55	; 85
    41dc:	8c 93       	st	X, r24
    41de:	09 c0       	rjmp	.+18     	; 0x41f2 <nrk_stack_check_pid+0x3e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    41e0:	80 81       	ld	r24, Z
    41e2:	91 81       	ldd	r25, Z+1	; 0x01
    41e4:	21 e1       	ldi	r18, 0x11	; 17
    41e6:	80 30       	cpi	r24, 0x00	; 0
    41e8:	92 07       	cpc	r25, r18
    41ea:	28 f0       	brcs	.+10     	; 0x41f6 <nrk_stack_check_pid+0x42>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    41ec:	82 e1       	ldi	r24, 0x12	; 18
    41ee:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <nrk_error_add>
        return NRK_ERROR;
    41f2:	8f ef       	ldi	r24, 0xFF	; 255
    41f4:	08 95       	ret
    }
#endif
    return NRK_OK;
    41f6:	81 e0       	ldi	r24, 0x01	; 1
}
    41f8:	08 95       	ret

000041fa <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    41fa:	60 91 96 04 	lds	r22, 0x0496
    41fe:	70 91 97 04 	lds	r23, 0x0497
    4202:	80 91 98 04 	lds	r24, 0x0498
    4206:	90 91 99 04 	lds	r25, 0x0499
    420a:	e0 e0       	ldi	r30, 0x00	; 0
    420c:	f0 e0       	ldi	r31, 0x00	; 0
    420e:	9b 01       	movw	r18, r22
    4210:	ac 01       	movw	r20, r24
    4212:	0e 2e       	mov	r0, r30
    4214:	04 c0       	rjmp	.+8      	; 0x421e <nrk_signal_create+0x24>
    4216:	56 95       	lsr	r21
    4218:	47 95       	ror	r20
    421a:	37 95       	ror	r19
    421c:	27 95       	ror	r18
    421e:	0a 94       	dec	r0
    4220:	d2 f7       	brpl	.-12     	; 0x4216 <nrk_signal_create+0x1c>
    4222:	20 fd       	sbrc	r18, 0
    4224:	1a c0       	rjmp	.+52     	; 0x425a <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    4226:	21 e0       	ldi	r18, 0x01	; 1
    4228:	30 e0       	ldi	r19, 0x00	; 0
    422a:	40 e0       	ldi	r20, 0x00	; 0
    422c:	50 e0       	ldi	r21, 0x00	; 0
    422e:	0e 2e       	mov	r0, r30
    4230:	04 c0       	rjmp	.+8      	; 0x423a <nrk_signal_create+0x40>
    4232:	22 0f       	add	r18, r18
    4234:	33 1f       	adc	r19, r19
    4236:	44 1f       	adc	r20, r20
    4238:	55 1f       	adc	r21, r21
    423a:	0a 94       	dec	r0
    423c:	d2 f7       	brpl	.-12     	; 0x4232 <nrk_signal_create+0x38>
    423e:	26 2b       	or	r18, r22
    4240:	37 2b       	or	r19, r23
    4242:	48 2b       	or	r20, r24
    4244:	59 2b       	or	r21, r25
    4246:	20 93 96 04 	sts	0x0496, r18
    424a:	30 93 97 04 	sts	0x0497, r19
    424e:	40 93 98 04 	sts	0x0498, r20
    4252:	50 93 99 04 	sts	0x0499, r21
			return i;
    4256:	8e 2f       	mov	r24, r30
    4258:	08 95       	ret
    425a:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    425c:	e0 32       	cpi	r30, 0x20	; 32
    425e:	f1 05       	cpc	r31, r1
    4260:	b1 f6       	brne	.-84     	; 0x420e <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    4262:	8f ef       	ldi	r24, 0xFF	; 255


}
    4264:	08 95       	ret

00004266 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    4266:	e0 91 fb 06 	lds	r30, 0x06FB
    426a:	f0 91 fc 06 	lds	r31, 0x06FC


}

uint32_t nrk_signal_get_registered_mask()
{
    426e:	65 85       	ldd	r22, Z+13	; 0x0d
    4270:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    4272:	87 85       	ldd	r24, Z+15	; 0x0f
    4274:	90 89       	ldd	r25, Z+16	; 0x10
    4276:	08 95       	ret

00004278 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    4278:	df 92       	push	r13
    427a:	ef 92       	push	r14
    427c:	ff 92       	push	r15
    427e:	0f 93       	push	r16
    4280:	1f 93       	push	r17
    4282:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    4284:	81 e0       	ldi	r24, 0x01	; 1
    4286:	e8 2e       	mov	r14, r24
    4288:	f1 2c       	mov	r15, r1
    428a:	01 2d       	mov	r16, r1
    428c:	11 2d       	mov	r17, r1
    428e:	0d 2c       	mov	r0, r13
    4290:	04 c0       	rjmp	.+8      	; 0x429a <nrk_signal_delete+0x22>
    4292:	ee 0c       	add	r14, r14
    4294:	ff 1c       	adc	r15, r15
    4296:	00 1f       	adc	r16, r16
    4298:	11 1f       	adc	r17, r17
    429a:	0a 94       	dec	r0
    429c:	d2 f7       	brpl	.-12     	; 0x4292 <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    429e:	80 91 96 04 	lds	r24, 0x0496
    42a2:	90 91 97 04 	lds	r25, 0x0497
    42a6:	a0 91 98 04 	lds	r26, 0x0498
    42aa:	b0 91 99 04 	lds	r27, 0x0499
    42ae:	8e 21       	and	r24, r14
    42b0:	9f 21       	and	r25, r15
    42b2:	a0 23       	and	r26, r16
    42b4:	b1 23       	and	r27, r17
    42b6:	00 97       	sbiw	r24, 0x00	; 0
    42b8:	a1 05       	cpc	r26, r1
    42ba:	b1 05       	cpc	r27, r1
    42bc:	09 f4       	brne	.+2      	; 0x42c0 <nrk_signal_delete+0x48>
    42be:	5d c0       	rjmp	.+186    	; 0x437a <nrk_signal_delete+0x102>

	nrk_int_disable();
    42c0:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    42c4:	e5 e1       	ldi	r30, 0x15	; 21
    42c6:	f6 e0       	ldi	r31, 0x06	; 6
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    42c8:	a8 01       	movw	r20, r16
    42ca:	97 01       	movw	r18, r14
    42cc:	20 95       	com	r18
    42ce:	30 95       	com	r19
    42d0:	40 95       	com	r20
    42d2:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    42d4:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    42d6:	81 81       	ldd	r24, Z+1	; 0x01
    42d8:	8f 3f       	cpi	r24, 0xFF	; 255
    42da:	39 f1       	breq	.+78     	; 0x432a <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    42dc:	86 81       	ldd	r24, Z+6	; 0x06
    42de:	97 81       	ldd	r25, Z+7	; 0x07
    42e0:	a0 85       	ldd	r26, Z+8	; 0x08
    42e2:	b1 85       	ldd	r27, Z+9	; 0x09
    42e4:	8e 15       	cp	r24, r14
    42e6:	9f 05       	cpc	r25, r15
    42e8:	a0 07       	cpc	r26, r16
    42ea:	b1 07       	cpc	r27, r17
    42ec:	31 f4       	brne	.+12     	; 0x42fa <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    42ee:	12 86       	std	Z+10, r1	; 0x0a
    42f0:	13 86       	std	Z+11, r1	; 0x0b
    42f2:	14 86       	std	Z+12, r1	; 0x0c
    42f4:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    42f6:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    42f8:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    42fa:	86 81       	ldd	r24, Z+6	; 0x06
    42fc:	97 81       	ldd	r25, Z+7	; 0x07
    42fe:	a0 85       	ldd	r26, Z+8	; 0x08
    4300:	b1 85       	ldd	r27, Z+9	; 0x09
    4302:	82 23       	and	r24, r18
    4304:	93 23       	and	r25, r19
    4306:	a4 23       	and	r26, r20
    4308:	b5 23       	and	r27, r21
    430a:	86 83       	std	Z+6, r24	; 0x06
    430c:	97 83       	std	Z+7, r25	; 0x07
    430e:	a0 87       	std	Z+8, r26	; 0x08
    4310:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4312:	82 85       	ldd	r24, Z+10	; 0x0a
    4314:	93 85       	ldd	r25, Z+11	; 0x0b
    4316:	a4 85       	ldd	r26, Z+12	; 0x0c
    4318:	b5 85       	ldd	r27, Z+13	; 0x0d
    431a:	82 23       	and	r24, r18
    431c:	93 23       	and	r25, r19
    431e:	a4 23       	and	r26, r20
    4320:	b5 23       	and	r27, r21
    4322:	82 87       	std	Z+10, r24	; 0x0a
    4324:	93 87       	std	Z+11, r25	; 0x0b
    4326:	a4 87       	std	Z+12, r26	; 0x0c
    4328:	b5 87       	std	Z+13, r27	; 0x0d
    432a:	b7 96       	adiw	r30, 0x27	; 39
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    432c:	86 e0       	ldi	r24, 0x06	; 6
    432e:	e8 3d       	cpi	r30, 0xD8	; 216
    4330:	f8 07       	cpc	r31, r24
    4332:	89 f6       	brne	.-94     	; 0x42d6 <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    4334:	2e ef       	ldi	r18, 0xFE	; 254
    4336:	3f ef       	ldi	r19, 0xFF	; 255
    4338:	4f ef       	ldi	r20, 0xFF	; 255
    433a:	5f ef       	ldi	r21, 0xFF	; 255
    433c:	04 c0       	rjmp	.+8      	; 0x4346 <nrk_signal_delete+0xce>
    433e:	22 0f       	add	r18, r18
    4340:	33 1f       	adc	r19, r19
    4342:	44 1f       	adc	r20, r20
    4344:	55 1f       	adc	r21, r21
    4346:	da 94       	dec	r13
    4348:	d2 f7       	brpl	.-12     	; 0x433e <nrk_signal_delete+0xc6>
    434a:	80 91 96 04 	lds	r24, 0x0496
    434e:	90 91 97 04 	lds	r25, 0x0497
    4352:	a0 91 98 04 	lds	r26, 0x0498
    4356:	b0 91 99 04 	lds	r27, 0x0499
    435a:	82 23       	and	r24, r18
    435c:	93 23       	and	r25, r19
    435e:	a4 23       	and	r26, r20
    4360:	b5 23       	and	r27, r21
    4362:	80 93 96 04 	sts	0x0496, r24
    4366:	90 93 97 04 	sts	0x0497, r25
    436a:	a0 93 98 04 	sts	0x0498, r26
    436e:	b0 93 99 04 	sts	0x0499, r27
	nrk_int_enable();
    4372:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>

	return NRK_OK;
    4376:	81 e0       	ldi	r24, 0x01	; 1
    4378:	01 c0       	rjmp	.+2      	; 0x437c <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    437a:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    437c:	1f 91       	pop	r17
    437e:	0f 91       	pop	r16
    4380:	ff 90       	pop	r15
    4382:	ef 90       	pop	r14
    4384:	df 90       	pop	r13
    4386:	08 95       	ret

00004388 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    4388:	ef 92       	push	r14
    438a:	ff 92       	push	r15
    438c:	0f 93       	push	r16
    438e:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4390:	21 e0       	ldi	r18, 0x01	; 1
    4392:	30 e0       	ldi	r19, 0x00	; 0
    4394:	40 e0       	ldi	r20, 0x00	; 0
    4396:	50 e0       	ldi	r21, 0x00	; 0
    4398:	04 c0       	rjmp	.+8      	; 0x43a2 <nrk_signal_unregister+0x1a>
    439a:	22 0f       	add	r18, r18
    439c:	33 1f       	adc	r19, r19
    439e:	44 1f       	adc	r20, r20
    43a0:	55 1f       	adc	r21, r21
    43a2:	8a 95       	dec	r24
    43a4:	d2 f7       	brpl	.-12     	; 0x439a <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    43a6:	e0 91 fb 06 	lds	r30, 0x06FB
    43aa:	f0 91 fc 06 	lds	r31, 0x06FC
    43ae:	85 85       	ldd	r24, Z+13	; 0x0d
    43b0:	96 85       	ldd	r25, Z+14	; 0x0e
    43b2:	a7 85       	ldd	r26, Z+15	; 0x0f
    43b4:	b0 89       	ldd	r27, Z+16	; 0x10
    43b6:	79 01       	movw	r14, r18
    43b8:	8a 01       	movw	r16, r20
    43ba:	e8 22       	and	r14, r24
    43bc:	f9 22       	and	r15, r25
    43be:	0a 23       	and	r16, r26
    43c0:	1b 23       	and	r17, r27
    43c2:	e1 14       	cp	r14, r1
    43c4:	f1 04       	cpc	r15, r1
    43c6:	01 05       	cpc	r16, r1
    43c8:	11 05       	cpc	r17, r1
    43ca:	d1 f0       	breq	.+52     	; 0x4400 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    43cc:	20 95       	com	r18
    43ce:	30 95       	com	r19
    43d0:	40 95       	com	r20
    43d2:	50 95       	com	r21
    43d4:	82 23       	and	r24, r18
    43d6:	93 23       	and	r25, r19
    43d8:	a4 23       	and	r26, r20
    43da:	b5 23       	and	r27, r21
    43dc:	85 87       	std	Z+13, r24	; 0x0d
    43de:	96 87       	std	Z+14, r25	; 0x0e
    43e0:	a7 87       	std	Z+15, r26	; 0x0f
    43e2:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    43e4:	81 89       	ldd	r24, Z+17	; 0x11
    43e6:	92 89       	ldd	r25, Z+18	; 0x12
    43e8:	a3 89       	ldd	r26, Z+19	; 0x13
    43ea:	b4 89       	ldd	r27, Z+20	; 0x14
    43ec:	82 23       	and	r24, r18
    43ee:	93 23       	and	r25, r19
    43f0:	a4 23       	and	r26, r20
    43f2:	b5 23       	and	r27, r21
    43f4:	81 8b       	std	Z+17, r24	; 0x11
    43f6:	92 8b       	std	Z+18, r25	; 0x12
    43f8:	a3 8b       	std	Z+19, r26	; 0x13
    43fa:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    43fc:	81 e0       	ldi	r24, 0x01	; 1
    43fe:	01 c0       	rjmp	.+2      	; 0x4402 <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    4400:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    4402:	1f 91       	pop	r17
    4404:	0f 91       	pop	r16
    4406:	ff 90       	pop	r15
    4408:	ef 90       	pop	r14
    440a:	08 95       	ret

0000440c <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    440c:	20 91 96 04 	lds	r18, 0x0496
    4410:	30 91 97 04 	lds	r19, 0x0497
    4414:	40 91 98 04 	lds	r20, 0x0498
    4418:	50 91 99 04 	lds	r21, 0x0499
    441c:	08 2e       	mov	r0, r24
    441e:	04 c0       	rjmp	.+8      	; 0x4428 <nrk_signal_register+0x1c>
    4420:	56 95       	lsr	r21
    4422:	47 95       	ror	r20
    4424:	37 95       	ror	r19
    4426:	27 95       	ror	r18
    4428:	0a 94       	dec	r0
    442a:	d2 f7       	brpl	.-12     	; 0x4420 <nrk_signal_register+0x14>
    442c:	21 70       	andi	r18, 0x01	; 1
    442e:	30 70       	andi	r19, 0x00	; 0
    4430:	21 15       	cp	r18, r1
    4432:	31 05       	cpc	r19, r1
    4434:	e9 f0       	breq	.+58     	; 0x4470 <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    4436:	e0 91 fb 06 	lds	r30, 0x06FB
    443a:	f0 91 fc 06 	lds	r31, 0x06FC
    443e:	21 e0       	ldi	r18, 0x01	; 1
    4440:	30 e0       	ldi	r19, 0x00	; 0
    4442:	40 e0       	ldi	r20, 0x00	; 0
    4444:	50 e0       	ldi	r21, 0x00	; 0
    4446:	04 c0       	rjmp	.+8      	; 0x4450 <nrk_signal_register+0x44>
    4448:	22 0f       	add	r18, r18
    444a:	33 1f       	adc	r19, r19
    444c:	44 1f       	adc	r20, r20
    444e:	55 1f       	adc	r21, r21
    4450:	8a 95       	dec	r24
    4452:	d2 f7       	brpl	.-12     	; 0x4448 <nrk_signal_register+0x3c>
    4454:	85 85       	ldd	r24, Z+13	; 0x0d
    4456:	96 85       	ldd	r25, Z+14	; 0x0e
    4458:	a7 85       	ldd	r26, Z+15	; 0x0f
    445a:	b0 89       	ldd	r27, Z+16	; 0x10
    445c:	82 2b       	or	r24, r18
    445e:	93 2b       	or	r25, r19
    4460:	a4 2b       	or	r26, r20
    4462:	b5 2b       	or	r27, r21
    4464:	85 87       	std	Z+13, r24	; 0x0d
    4466:	96 87       	std	Z+14, r25	; 0x0e
    4468:	a7 87       	std	Z+15, r26	; 0x0f
    446a:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    446c:	81 e0       	ldi	r24, 0x01	; 1
    446e:	08 95       	ret
	}
            
	return NRK_ERROR;
    4470:	8f ef       	ldi	r24, 0xFF	; 255
}
    4472:	08 95       	ret

00004474 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    4474:	ef 92       	push	r14
    4476:	ff 92       	push	r15
    4478:	0f 93       	push	r16
    447a:	1f 93       	push	r17
    447c:	df 93       	push	r29
    447e:	cf 93       	push	r28
    4480:	0f 92       	push	r0
    4482:	cd b7       	in	r28, 0x3d	; 61
    4484:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    4486:	91 e0       	ldi	r25, 0x01	; 1
    4488:	e9 2e       	mov	r14, r25
    448a:	f1 2c       	mov	r15, r1
    448c:	01 2d       	mov	r16, r1
    448e:	11 2d       	mov	r17, r1
    4490:	04 c0       	rjmp	.+8      	; 0x449a <nrk_event_signal+0x26>
    4492:	ee 0c       	add	r14, r14
    4494:	ff 1c       	adc	r15, r15
    4496:	00 1f       	adc	r16, r16
    4498:	11 1f       	adc	r17, r17
    449a:	8a 95       	dec	r24
    449c:	d2 f7       	brpl	.-12     	; 0x4492 <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    449e:	80 91 96 04 	lds	r24, 0x0496
    44a2:	90 91 97 04 	lds	r25, 0x0497
    44a6:	a0 91 98 04 	lds	r26, 0x0498
    44aa:	b0 91 99 04 	lds	r27, 0x0499
    44ae:	8e 21       	and	r24, r14
    44b0:	9f 21       	and	r25, r15
    44b2:	a0 23       	and	r26, r16
    44b4:	b1 23       	and	r27, r17
    44b6:	00 97       	sbiw	r24, 0x00	; 0
    44b8:	a1 05       	cpc	r26, r1
    44ba:	b1 05       	cpc	r27, r1
    44bc:	11 f4       	brne	.+4      	; 0x44c2 <nrk_event_signal+0x4e>
    44be:	81 e0       	ldi	r24, 0x01	; 1
    44c0:	3f c0       	rjmp	.+126    	; 0x4540 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    44c2:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    44c6:	e5 e1       	ldi	r30, 0x15	; 21
    44c8:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    44ca:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    44cc:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    44ce:	80 81       	ld	r24, Z
    44d0:	81 30       	cpi	r24, 0x01	; 1
    44d2:	a9 f4       	brne	.+42     	; 0x44fe <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    44d4:	82 85       	ldd	r24, Z+10	; 0x0a
    44d6:	93 85       	ldd	r25, Z+11	; 0x0b
    44d8:	a4 85       	ldd	r26, Z+12	; 0x0c
    44da:	b5 85       	ldd	r27, Z+13	; 0x0d
    44dc:	8e 21       	and	r24, r14
    44de:	9f 21       	and	r25, r15
    44e0:	a0 23       	and	r26, r16
    44e2:	b1 23       	and	r27, r17
    44e4:	00 97       	sbiw	r24, 0x00	; 0
    44e6:	a1 05       	cpc	r26, r1
    44e8:	b1 05       	cpc	r27, r1
    44ea:	49 f0       	breq	.+18     	; 0x44fe <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    44ec:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    44ee:	17 86       	std	Z+15, r1	; 0x0f
    44f0:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    44f2:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    44f4:	e2 86       	std	Z+10, r14	; 0x0a
    44f6:	f3 86       	std	Z+11, r15	; 0x0b
    44f8:	04 87       	std	Z+12, r16	; 0x0c
    44fa:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    44fc:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    44fe:	80 81       	ld	r24, Z
    4500:	82 30       	cpi	r24, 0x02	; 2
    4502:	91 f4       	brne	.+36     	; 0x4528 <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    4504:	82 85       	ldd	r24, Z+10	; 0x0a
    4506:	93 85       	ldd	r25, Z+11	; 0x0b
    4508:	a4 85       	ldd	r26, Z+12	; 0x0c
    450a:	b5 85       	ldd	r27, Z+13	; 0x0d
    450c:	8e 15       	cp	r24, r14
    450e:	9f 05       	cpc	r25, r15
    4510:	a0 07       	cpc	r26, r16
    4512:	b1 07       	cpc	r27, r17
    4514:	49 f4       	brne	.+18     	; 0x4528 <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4516:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4518:	17 86       	std	Z+15, r1	; 0x0f
    451a:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    451c:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    451e:	12 86       	std	Z+10, r1	; 0x0a
    4520:	13 86       	std	Z+11, r1	; 0x0b
    4522:	14 86       	std	Z+12, r1	; 0x0c
    4524:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    4526:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4528:	b7 96       	adiw	r30, 0x27	; 39
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    452a:	86 e0       	ldi	r24, 0x06	; 6
    452c:	e8 3d       	cpi	r30, 0xD8	; 216
    452e:	f8 07       	cpc	r31, r24
    4530:	71 f6       	brne	.-100    	; 0x44ce <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    4532:	29 83       	std	Y+1, r18	; 0x01
    4534:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
	if(event_occured)
    4538:	29 81       	ldd	r18, Y+1	; 0x01
    453a:	22 23       	and	r18, r18
    453c:	29 f4       	brne	.+10     	; 0x4548 <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    453e:	82 e0       	ldi	r24, 0x02	; 2
    4540:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <_nrk_errno_set>
	return NRK_ERROR;
    4544:	8f ef       	ldi	r24, 0xFF	; 255
    4546:	01 c0       	rjmp	.+2      	; 0x454a <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    4548:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    454a:	0f 90       	pop	r0
    454c:	cf 91       	pop	r28
    454e:	df 91       	pop	r29
    4550:	1f 91       	pop	r17
    4552:	0f 91       	pop	r16
    4554:	ff 90       	pop	r15
    4556:	ef 90       	pop	r14
    4558:	08 95       	ret

0000455a <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    455a:	e0 91 fb 06 	lds	r30, 0x06FB
    455e:	f0 91 fc 06 	lds	r31, 0x06FC
    4562:	25 85       	ldd	r18, Z+13	; 0x0d
    4564:	36 85       	ldd	r19, Z+14	; 0x0e
    4566:	47 85       	ldd	r20, Z+15	; 0x0f
    4568:	50 89       	ldd	r21, Z+16	; 0x10
    456a:	26 23       	and	r18, r22
    456c:	37 23       	and	r19, r23
    456e:	48 23       	and	r20, r24
    4570:	59 23       	and	r21, r25
    4572:	21 15       	cp	r18, r1
    4574:	31 05       	cpc	r19, r1
    4576:	41 05       	cpc	r20, r1
    4578:	51 05       	cpc	r21, r1
    457a:	21 f1       	breq	.+72     	; 0x45c4 <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    457c:	61 8b       	std	Z+17, r22	; 0x11
    457e:	72 8b       	std	Z+18, r23	; 0x12
    4580:	83 8b       	std	Z+19, r24	; 0x13
    4582:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4584:	21 e0       	ldi	r18, 0x01	; 1
    4586:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    4588:	00 90 e3 06 	lds	r0, 0x06E3
    458c:	04 c0       	rjmp	.+8      	; 0x4596 <nrk_event_wait+0x3c>
    458e:	96 95       	lsr	r25
    4590:	87 95       	ror	r24
    4592:	77 95       	ror	r23
    4594:	67 95       	ror	r22
    4596:	0a 94       	dec	r0
    4598:	d2 f7       	brpl	.-12     	; 0x458e <nrk_event_wait+0x34>
    459a:	61 70       	andi	r22, 0x01	; 1
    459c:	70 70       	andi	r23, 0x00	; 0
    459e:	61 15       	cp	r22, r1
    45a0:	71 05       	cpc	r23, r1
    45a2:	19 f0       	breq	.+6      	; 0x45aa <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    45a4:	0e 94 8e 26 	call	0x4d1c	; 0x4d1c <nrk_wait_until_nw>
    45a8:	04 c0       	rjmp	.+8      	; 0x45b2 <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    45aa:	80 e0       	ldi	r24, 0x00	; 0
    45ac:	90 e0       	ldi	r25, 0x00	; 0
    45ae:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    45b2:	e0 91 fb 06 	lds	r30, 0x06FB
    45b6:	f0 91 fc 06 	lds	r31, 0x06FC
    45ba:	21 89       	ldd	r18, Z+17	; 0x11
    45bc:	32 89       	ldd	r19, Z+18	; 0x12
    45be:	43 89       	ldd	r20, Z+19	; 0x13
    45c0:	54 89       	ldd	r21, Z+20	; 0x14
    45c2:	03 c0       	rjmp	.+6      	; 0x45ca <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    45c4:	20 e0       	ldi	r18, 0x00	; 0
    45c6:	30 e0       	ldi	r19, 0x00	; 0
    45c8:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    45ca:	b9 01       	movw	r22, r18
    45cc:	ca 01       	movw	r24, r20
    45ce:	08 95       	ret

000045d0 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>(NRK_MAX_RESOURCE_CNT-1)) {
    45d0:	40 91 fa 06 	lds	r20, 0x06FA
    45d4:	45 30       	cpi	r20, 0x05	; 5
    45d6:	08 f1       	brcs	.+66     	; 0x461a <nrk_sem_create+0x4a>
		printf("resource count: %d, max: %d\n",_nrk_resource_cnt,NRK_MAX_RESOURCE_CNT);
    45d8:	00 d0       	rcall	.+0      	; 0x45da <nrk_sem_create+0xa>
    45da:	00 d0       	rcall	.+0      	; 0x45dc <nrk_sem_create+0xc>
    45dc:	00 d0       	rcall	.+0      	; 0x45de <nrk_sem_create+0xe>
    45de:	ed b7       	in	r30, 0x3d	; 61
    45e0:	fe b7       	in	r31, 0x3e	; 62
    45e2:	31 96       	adiw	r30, 0x01	; 1
    45e4:	84 e2       	ldi	r24, 0x24	; 36
    45e6:	92 e0       	ldi	r25, 0x02	; 2
    45e8:	ad b7       	in	r26, 0x3d	; 61
    45ea:	be b7       	in	r27, 0x3e	; 62
    45ec:	12 96       	adiw	r26, 0x02	; 2
    45ee:	9c 93       	st	X, r25
    45f0:	8e 93       	st	-X, r24
    45f2:	11 97       	sbiw	r26, 0x01	; 1
    45f4:	42 83       	std	Z+2, r20	; 0x02
    45f6:	13 82       	std	Z+3, r1	; 0x03
    45f8:	85 e0       	ldi	r24, 0x05	; 5
    45fa:	90 e0       	ldi	r25, 0x00	; 0
    45fc:	95 83       	std	Z+5, r25	; 0x05
    45fe:	84 83       	std	Z+4, r24	; 0x04
    4600:	0e 94 6d 4c 	call	0x98da	; 0x98da <printf>
		return NULL;
    4604:	8d b7       	in	r24, 0x3d	; 61
    4606:	9e b7       	in	r25, 0x3e	; 62
    4608:	06 96       	adiw	r24, 0x06	; 6
    460a:	0f b6       	in	r0, 0x3f	; 63
    460c:	f8 94       	cli
    460e:	9e bf       	out	0x3e, r25	; 62
    4610:	0f be       	out	0x3f, r0	; 63
    4612:	8d bf       	out	0x3d, r24	; 61
    4614:	20 e0       	ldi	r18, 0x00	; 0
    4616:	30 e0       	ldi	r19, 0x00	; 0
    4618:	19 c0       	rjmp	.+50     	; 0x464c <nrk_sem_create+0x7c>
    461a:	e3 ed       	ldi	r30, 0xD3	; 211
    461c:	f6 e0       	ldi	r31, 0x06	; 6
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>(NRK_MAX_RESOURCE_CNT-1)) {
    461e:	20 e0       	ldi	r18, 0x00	; 0
		printf("resource count: %d, max: %d\n",_nrk_resource_cnt,NRK_MAX_RESOURCE_CNT);
		return NULL;
	}  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    4620:	90 81       	ld	r25, Z
    4622:	9f 3f       	cpi	r25, 0xFF	; 255
    4624:	21 f0       	breq	.+8      	; 0x462e <nrk_sem_create+0x5e>
uint8_t i;
	if(_nrk_resource_cnt>(NRK_MAX_RESOURCE_CNT-1)) {
		printf("resource count: %d, max: %d\n",_nrk_resource_cnt,NRK_MAX_RESOURCE_CNT);
		return NULL;
	}  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    4626:	2f 5f       	subi	r18, 0xFF	; 255
    4628:	33 96       	adiw	r30, 0x03	; 3
    462a:	25 30       	cpi	r18, 0x05	; 5
    462c:	c9 f7       	brne	.-14     	; 0x4620 <nrk_sem_create+0x50>
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    462e:	30 e0       	ldi	r19, 0x00	; 0
    4630:	f9 01       	movw	r30, r18
    4632:	ee 0f       	add	r30, r30
    4634:	ff 1f       	adc	r31, r31
    4636:	e2 0f       	add	r30, r18
    4638:	f3 1f       	adc	r31, r19
    463a:	ed 52       	subi	r30, 0x2D	; 45
    463c:	f9 4f       	sbci	r31, 0xF9	; 249
    463e:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    4640:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    4642:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    4644:	4f 5f       	subi	r20, 0xFF	; 255
    4646:	40 93 fa 06 	sts	0x06FA, r20
	return	&nrk_sem_list[i];
    464a:	9f 01       	movw	r18, r30
}
    464c:	c9 01       	movw	r24, r18
    464e:	08 95       	ret

00004650 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    4650:	bc 01       	movw	r22, r24
    4652:	20 e0       	ldi	r18, 0x00	; 0
    4654:	30 e0       	ldi	r19, 0x00	; 0
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    4656:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    4658:	a9 01       	movw	r20, r18
    465a:	44 0f       	add	r20, r20
    465c:	55 1f       	adc	r21, r21
    465e:	42 0f       	add	r20, r18
    4660:	53 1f       	adc	r21, r19
    4662:	4d 52       	subi	r20, 0x2D	; 45
    4664:	59 4f       	sbci	r21, 0xF9	; 249
    4666:	64 17       	cp	r22, r20
    4668:	75 07       	cpc	r23, r21
    466a:	31 f0       	breq	.+12     	; 0x4678 <nrk_get_resource_index+0x28>
    466c:	2f 5f       	subi	r18, 0xFF	; 255
    466e:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    4670:	25 30       	cpi	r18, 0x05	; 5
    4672:	31 05       	cpc	r19, r1
    4674:	81 f7       	brne	.-32     	; 0x4656 <nrk_get_resource_index+0x6>
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    4676:	8f ef       	ldi	r24, 0xFF	; 255
}
    4678:	08 95       	ret

0000467a <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    467a:	0e 94 28 23 	call	0x4650	; 0x4650 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    467e:	8f 3f       	cpi	r24, 0xFF	; 255
    4680:	11 f4       	brne	.+4      	; 0x4686 <nrk_sem_delete+0xc>
    4682:	81 e0       	ldi	r24, 0x01	; 1
    4684:	03 c0       	rjmp	.+6      	; 0x468c <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4686:	85 30       	cpi	r24, 0x05	; 5
    4688:	29 f4       	brne	.+10     	; 0x4694 <nrk_sem_delete+0x1a>
    468a:	82 e0       	ldi	r24, 0x02	; 2
    468c:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <_nrk_errno_set>
    4690:	8f ef       	ldi	r24, 0xFF	; 255
    4692:	08 95       	ret

	nrk_sem_list[id].count=-1;
    4694:	99 27       	eor	r25, r25
    4696:	87 fd       	sbrc	r24, 7
    4698:	90 95       	com	r25
    469a:	fc 01       	movw	r30, r24
    469c:	ee 0f       	add	r30, r30
    469e:	ff 1f       	adc	r31, r31
    46a0:	e8 0f       	add	r30, r24
    46a2:	f9 1f       	adc	r31, r25
    46a4:	ed 52       	subi	r30, 0x2D	; 45
    46a6:	f9 4f       	sbci	r31, 0xF9	; 249
    46a8:	8f ef       	ldi	r24, 0xFF	; 255
    46aa:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    46ac:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    46ae:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    46b0:	80 91 fa 06 	lds	r24, 0x06FA
    46b4:	81 50       	subi	r24, 0x01	; 1
    46b6:	80 93 fa 06 	sts	0x06FA, r24
return NRK_OK;
    46ba:	81 e0       	ldi	r24, 0x01	; 1
}
    46bc:	08 95       	ret

000046be <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    46be:	0e 94 28 23 	call	0x4650	; 0x4650 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    46c2:	8f 3f       	cpi	r24, 0xFF	; 255
    46c4:	11 f4       	brne	.+4      	; 0x46ca <nrk_sem_query+0xc>
    46c6:	81 e0       	ldi	r24, 0x01	; 1
    46c8:	03 c0       	rjmp	.+6      	; 0x46d0 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    46ca:	85 30       	cpi	r24, 0x05	; 5
    46cc:	29 f4       	brne	.+10     	; 0x46d8 <nrk_sem_query+0x1a>
    46ce:	82 e0       	ldi	r24, 0x02	; 2
    46d0:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <_nrk_errno_set>
    46d4:	8f ef       	ldi	r24, 0xFF	; 255
    46d6:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    46d8:	99 27       	eor	r25, r25
    46da:	87 fd       	sbrc	r24, 7
    46dc:	90 95       	com	r25
    46de:	fc 01       	movw	r30, r24
    46e0:	ee 0f       	add	r30, r30
    46e2:	ff 1f       	adc	r31, r31
    46e4:	e8 0f       	add	r30, r24
    46e6:	f9 1f       	adc	r31, r25
    46e8:	ed 52       	subi	r30, 0x2D	; 45
    46ea:	f9 4f       	sbci	r31, 0xF9	; 249
    46ec:	82 81       	ldd	r24, Z+2	; 0x02
}
    46ee:	08 95       	ret

000046f0 <update_system_ceiling>:

uint8_t i; //counter

//initialize a tmp_SC (system ceiling) variable for system ceiling to a very large variable

int8_t tmp_SC = NRK_MIN_RESOURCE_CEILING; //can change the value later...I assume we don't want more than 100 tasks for our simulation right...?unless we want stress testing........
    46f0:	e4 ed       	ldi	r30, 0xD4	; 212
    46f2:	f6 e0       	ldi	r31, 0x06	; 6
    46f4:	8f e7       	ldi	r24, 0x7F	; 127
//going through nrk_sem_list (a global array holding information for all semaphores)
for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ ){

//constantly check if there is a semaphore with value>0 and resource_ceiling < tmp_SC. If true update tmp_SC
	 
	if(nrk_sem_list[i].value >= 0 && nrk_sem_list[i].resource_ceiling < tmp_SC)
    46f6:	91 81       	ldd	r25, Z+1	; 0x01
    46f8:	97 fd       	sbrc	r25, 7
    46fa:	04 c0       	rjmp	.+8      	; 0x4704 <update_system_ceiling+0x14>
    46fc:	90 81       	ld	r25, Z
    46fe:	98 17       	cp	r25, r24
    4700:	0c f4       	brge	.+2      	; 0x4704 <update_system_ceiling+0x14>
    4702:	89 2f       	mov	r24, r25
    4704:	33 96       	adiw	r30, 0x03	; 3
//initialize a tmp_SC (system ceiling) variable for system ceiling to a very large variable

int8_t tmp_SC = NRK_MIN_RESOURCE_CEILING; //can change the value later...I assume we don't want more than 100 tasks for our simulation right...?unless we want stress testing........

//going through nrk_sem_list (a global array holding information for all semaphores)
for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ ){
    4706:	96 e0       	ldi	r25, 0x06	; 6
    4708:	e3 3e       	cpi	r30, 0xE3	; 227
    470a:	f9 07       	cpc	r31, r25
    470c:	a1 f7       	brne	.-24     	; 0x46f6 <update_system_ceiling+0x6>
			tmp_SC = nrk_sem_list[i].resource_ceiling;

}
//end of loop. Update global variable NRK_SYSTEM_CEILING (defined in nrk_defs.h)

	nrk_system_ceiling = tmp_SC;
    470e:	99 27       	eor	r25, r25
    4710:	87 fd       	sbrc	r24, 7
    4712:	90 95       	com	r25
    4714:	90 93 c8 05 	sts	0x05C8, r25
    4718:	80 93 c7 05 	sts	0x05C7, r24
	
}
    471c:	08 95       	ret

0000471e <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    471e:	0f 93       	push	r16
    4720:	1f 93       	push	r17
    4722:	df 93       	push	r29
    4724:	cf 93       	push	r28
    4726:	0f 92       	push	r0
    4728:	cd b7       	in	r28, 0x3d	; 61
    472a:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    472c:	0e 94 28 23 	call	0x4650	; 0x4650 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4730:	8f 3f       	cpi	r24, 0xFF	; 255
    4732:	11 f4       	brne	.+4      	; 0x4738 <nrk_sem_post+0x1a>
    4734:	81 e0       	ldi	r24, 0x01	; 1
    4736:	03 c0       	rjmp	.+6      	; 0x473e <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4738:	85 30       	cpi	r24, 0x05	; 5
    473a:	29 f4       	brne	.+10     	; 0x4746 <nrk_sem_post+0x28>
    473c:	82 e0       	ldi	r24, 0x02	; 2
    473e:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <_nrk_errno_set>
    4742:	8f ef       	ldi	r24, 0xFF	; 255
    4744:	45 c0       	rjmp	.+138    	; 0x47d0 <nrk_sem_post+0xb2>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4746:	28 2f       	mov	r18, r24
    4748:	33 27       	eor	r19, r19
    474a:	27 fd       	sbrc	r18, 7
    474c:	30 95       	com	r19
    474e:	89 01       	movw	r16, r18
    4750:	00 0f       	add	r16, r16
    4752:	11 1f       	adc	r17, r17
    4754:	02 0f       	add	r16, r18
    4756:	13 1f       	adc	r17, r19
    4758:	0d 52       	subi	r16, 0x2D	; 45
    475a:	19 4f       	sbci	r17, 0xF9	; 249
    475c:	d8 01       	movw	r26, r16
    475e:	12 96       	adiw	r26, 0x02	; 2
    4760:	2c 91       	ld	r18, X
    4762:	12 97       	sbiw	r26, 0x02	; 2
    4764:	9c 91       	ld	r25, X
    4766:	29 17       	cp	r18, r25
    4768:	84 f5       	brge	.+96     	; 0x47ca <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    476a:	89 83       	std	Y+1, r24	; 0x01
    476c:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>

		nrk_sem_list[id].value++;
    4770:	f8 01       	movw	r30, r16
    4772:	92 81       	ldd	r25, Z+2	; 0x02
    4774:	9f 5f       	subi	r25, 0xFF	; 255
    4776:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    4778:	e0 91 fb 06 	lds	r30, 0x06FB
    477c:	f0 91 fc 06 	lds	r31, 0x06FC
    4780:	14 82       	std	Z+4, r1	; 0x04
    4782:	e5 e1       	ldi	r30, 0x15	; 21
    4784:	f6 e0       	ldi	r31, 0x06	; 6

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4786:	89 81       	ldd	r24, Y+1	; 0x01
    4788:	99 27       	eor	r25, r25
    478a:	87 fd       	sbrc	r24, 7
    478c:	90 95       	com	r25
    478e:	a9 2f       	mov	r26, r25
    4790:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4792:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4794:	20 81       	ld	r18, Z
    4796:	22 30       	cpi	r18, 0x02	; 2
    4798:	89 f4       	brne	.+34     	; 0x47bc <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    479a:	22 85       	ldd	r18, Z+10	; 0x0a
    479c:	33 85       	ldd	r19, Z+11	; 0x0b
    479e:	44 85       	ldd	r20, Z+12	; 0x0c
    47a0:	55 85       	ldd	r21, Z+13	; 0x0d
    47a2:	28 17       	cp	r18, r24
    47a4:	39 07       	cpc	r19, r25
    47a6:	4a 07       	cpc	r20, r26
    47a8:	5b 07       	cpc	r21, r27
    47aa:	41 f4       	brne	.+16     	; 0x47bc <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    47ac:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    47ae:	17 86       	std	Z+15, r1	; 0x0f
    47b0:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    47b2:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    47b4:	12 86       	std	Z+10, r1	; 0x0a
    47b6:	13 86       	std	Z+11, r1	; 0x0b
    47b8:	14 86       	std	Z+12, r1	; 0x0c
    47ba:	15 86       	std	Z+13, r1	; 0x0d
    47bc:	b7 96       	adiw	r30, 0x27	; 39
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    47be:	26 e0       	ldi	r18, 0x06	; 6
    47c0:	e8 3d       	cpi	r30, 0xD8	; 216
    47c2:	f2 07       	cpc	r31, r18
    47c4:	39 f7       	brne	.-50     	; 0x4794 <nrk_sem_post+0x76>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    47c6:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
	}

	//cath @T3 SRP: call the update_system_ceiling function to update the system ceiling
	update_system_ceiling();
    47ca:	0e 94 78 23 	call	0x46f0	; 0x46f0 <update_system_ceiling>
		
return NRK_OK;
    47ce:	81 e0       	ldi	r24, 0x01	; 1
}
    47d0:	0f 90       	pop	r0
    47d2:	cf 91       	pop	r28
    47d4:	df 91       	pop	r29
    47d6:	1f 91       	pop	r17
    47d8:	0f 91       	pop	r16
    47da:	08 95       	ret

000047dc <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    47dc:	0f 93       	push	r16
    47de:	1f 93       	push	r17
    47e0:	df 93       	push	r29
    47e2:	cf 93       	push	r28
    47e4:	0f 92       	push	r0
    47e6:	cd b7       	in	r28, 0x3d	; 61
    47e8:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    47ea:	0e 94 28 23 	call	0x4650	; 0x4650 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    47ee:	8f 3f       	cpi	r24, 0xFF	; 255
    47f0:	11 f4       	brne	.+4      	; 0x47f6 <nrk_sem_pend+0x1a>
    47f2:	81 e0       	ldi	r24, 0x01	; 1
    47f4:	03 c0       	rjmp	.+6      	; 0x47fc <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    47f6:	85 30       	cpi	r24, 0x05	; 5
    47f8:	29 f4       	brne	.+10     	; 0x4804 <nrk_sem_pend+0x28>
    47fa:	82 e0       	ldi	r24, 0x02	; 2
    47fc:	0e 94 89 1d 	call	0x3b12	; 0x3b12 <_nrk_errno_set>
    4800:	8f ef       	ldi	r24, 0xFF	; 255
    4802:	42 c0       	rjmp	.+132    	; 0x4888 <nrk_sem_pend+0xac>
	
	nrk_int_disable();
    4804:	89 83       	std	Y+1, r24	; 0x01
    4806:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    480a:	89 81       	ldd	r24, Y+1	; 0x01
    480c:	08 2f       	mov	r16, r24
    480e:	11 27       	eor	r17, r17
    4810:	07 fd       	sbrc	r16, 7
    4812:	10 95       	com	r17
    4814:	f8 01       	movw	r30, r16
    4816:	ee 0f       	add	r30, r30
    4818:	ff 1f       	adc	r31, r31
    481a:	e0 0f       	add	r30, r16
    481c:	f1 1f       	adc	r31, r17
    481e:	ed 52       	subi	r30, 0x2D	; 45
    4820:	f9 4f       	sbci	r31, 0xF9	; 249
    4822:	92 81       	ldd	r25, Z+2	; 0x02
    4824:	99 23       	and	r25, r25
    4826:	b1 f4       	brne	.+44     	; 0x4854 <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    4828:	e0 91 fb 06 	lds	r30, 0x06FB
    482c:	f0 91 fc 06 	lds	r31, 0x06FC
    4830:	97 81       	ldd	r25, Z+7	; 0x07
    4832:	92 60       	ori	r25, 0x02	; 2
    4834:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    4836:	99 27       	eor	r25, r25
    4838:	87 fd       	sbrc	r24, 7
    483a:	90 95       	com	r25
    483c:	a9 2f       	mov	r26, r25
    483e:	b9 2f       	mov	r27, r25
    4840:	81 8b       	std	Z+17, r24	; 0x11
    4842:	92 8b       	std	Z+18, r25	; 0x12
    4844:	a3 8b       	std	Z+19, r26	; 0x13
    4846:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    4848:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    484c:	80 e0       	ldi	r24, 0x00	; 0
    484e:	90 e0       	ldi	r25, 0x00	; 0
    4850:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4854:	f8 01       	movw	r30, r16
    4856:	ee 0f       	add	r30, r30
    4858:	ff 1f       	adc	r31, r31
    485a:	e0 0f       	add	r30, r16
    485c:	f1 1f       	adc	r31, r17
    485e:	ed 52       	subi	r30, 0x2D	; 45
    4860:	f9 4f       	sbci	r31, 0xF9	; 249
    4862:	82 81       	ldd	r24, Z+2	; 0x02
    4864:	81 50       	subi	r24, 0x01	; 1
    4866:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    4868:	a0 91 fb 06 	lds	r26, 0x06FB
    486c:	b0 91 fc 06 	lds	r27, 0x06FC
    4870:	81 81       	ldd	r24, Z+1	; 0x01
    4872:	1b 96       	adiw	r26, 0x0b	; 11
    4874:	8c 93       	st	X, r24
    4876:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    4878:	81 e0       	ldi	r24, 0x01	; 1
    487a:	14 96       	adiw	r26, 0x04	; 4
    487c:	8c 93       	st	X, r24
	nrk_int_enable();
    487e:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>

	//cath @T3 SRP: call the update_system_ceiling function to update the system ceiling
	update_system_ceiling();
    4882:	0e 94 78 23 	call	0x46f0	; 0x46f0 <update_system_ceiling>

	return NRK_OK;
    4886:	81 e0       	ldi	r24, 0x01	; 1
}
    4888:	0f 90       	pop	r0
    488a:	cf 91       	pop	r28
    488c:	df 91       	pop	r29
    488e:	1f 91       	pop	r17
    4890:	0f 91       	pop	r16
    4892:	08 95       	ret

00004894 <nrk_get_high_ready_task_ID>:
inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	nrk_queue *ptr;
    ptr = _head_node;
    4894:	e0 91 f0 06 	lds	r30, 0x06F0
    4898:	f0 91 f1 06 	lds	r31, 0x06F1
	//check task_preemption level to see if it is above system ceiling
	while (true) {
		if (nrk_task_TCB[ptr->task_ID].SRPpreempLevel < nrk_system_ceiling)
    489c:	40 91 c7 05 	lds	r20, 0x05C7
    48a0:	50 91 c8 05 	lds	r21, 0x05C8
    48a4:	27 e2       	ldi	r18, 0x27	; 39
    48a6:	30 e0       	ldi	r19, 0x00	; 0
    48a8:	80 81       	ld	r24, Z
    48aa:	68 2f       	mov	r22, r24
    48ac:	70 e0       	ldi	r23, 0x00	; 0
    48ae:	62 9f       	mul	r22, r18
    48b0:	d0 01       	movw	r26, r0
    48b2:	63 9f       	mul	r22, r19
    48b4:	b0 0d       	add	r27, r0
    48b6:	72 9f       	mul	r23, r18
    48b8:	b0 0d       	add	r27, r0
    48ba:	11 24       	eor	r1, r1
    48bc:	a2 5f       	subi	r26, 0xF2	; 242
    48be:	b9 4f       	sbci	r27, 0xF9	; 249
    48c0:	91 96       	adiw	r26, 0x21	; 33
    48c2:	6c 91       	ld	r22, X
    48c4:	91 97       	sbiw	r26, 0x21	; 33
    48c6:	70 e0       	ldi	r23, 0x00	; 0
    48c8:	64 17       	cp	r22, r20
    48ca:	75 07       	cpc	r23, r21
    48cc:	24 f0       	brlt	.+8      	; 0x48d6 <nrk_get_high_ready_task_ID+0x42>
			break;
			
		ptr = ptr->Next;
    48ce:	03 80       	ldd	r0, Z+3	; 0x03
    48d0:	f4 81       	ldd	r31, Z+4	; 0x04
    48d2:	e0 2d       	mov	r30, r0
	}
    48d4:	e9 cf       	rjmp	.-46     	; 0x48a8 <nrk_get_high_ready_task_ID+0x14>
		
    return (ptr->task_ID);
}
    48d6:	08 95       	ret

000048d8 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    48d8:	e0 91 f0 06 	lds	r30, 0x06F0
    48dc:	f0 91 f1 06 	lds	r31, 0x06F1
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    48e0:	03 c0       	rjmp	.+6      	; 0x48e8 <nrk_print_readyQ+0x10>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    48e2:	03 80       	ldd	r0, Z+3	; 0x03
    48e4:	f4 81       	ldd	r31, Z+4	; 0x04
    48e6:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    48e8:	30 97       	sbiw	r30, 0x00	; 0
    48ea:	d9 f7       	brne	.-10     	; 0x48e2 <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    48ec:	08 95       	ret

000048ee <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    48ee:	cf 92       	push	r12
    48f0:	df 92       	push	r13
    48f2:	ef 92       	push	r14
    48f4:	ff 92       	push	r15
    48f6:	0f 93       	push	r16
    48f8:	1f 93       	push	r17
    48fa:	cf 93       	push	r28
    48fc:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    48fe:	e0 91 0c 06 	lds	r30, 0x060C
    4902:	f0 91 0d 06 	lds	r31, 0x060D
    4906:	30 97       	sbiw	r30, 0x00	; 0
    4908:	09 f4       	brne	.+2      	; 0x490c <nrk_add_to_readyQ+0x1e>
    490a:	91 c0       	rjmp	.+290    	; 0x4a2e <nrk_add_to_readyQ+0x140>
    {
        return;
    }


    NextNode = _head_node;
    490c:	20 91 f0 06 	lds	r18, 0x06F0
    4910:	30 91 f1 06 	lds	r19, 0x06F1
    CurNode = _free_node;

    if (_head_node != NULL)
    4914:	21 15       	cp	r18, r1
    4916:	31 05       	cpc	r19, r1
    4918:	09 f4       	brne	.+2      	; 0x491c <nrk_add_to_readyQ+0x2e>
    491a:	4d c0       	rjmp	.+154    	; 0x49b6 <nrk_add_to_readyQ+0xc8>
    491c:	d9 01       	movw	r26, r18
	    	if(NextNode->task_ID == 0)
			break;

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
    491e:	67 e2       	ldi	r22, 0x27	; 39
    4920:	70 e0       	ldi	r23, 0x00	; 0
    4922:	48 2f       	mov	r20, r24
    4924:	55 27       	eor	r21, r21
    4926:	47 fd       	sbrc	r20, 7
    4928:	50 95       	com	r21
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
    492a:	46 9f       	mul	r20, r22
    492c:	e0 01       	movw	r28, r0
    492e:	47 9f       	mul	r20, r23
    4930:	d0 0d       	add	r29, r0
    4932:	56 9f       	mul	r21, r22
    4934:	d0 0d       	add	r29, r0
    4936:	11 24       	eor	r1, r1
    4938:	c2 5f       	subi	r28, 0xF2	; 242
    493a:	d9 4f       	sbci	r29, 0xF9	; 249
    493c:	ae 01       	movw	r20, r28
    493e:	4b 5e       	subi	r20, 0xEB	; 235
    4940:	5f 4f       	sbci	r21, 0xFF	; 255

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
    4942:	9b e1       	ldi	r25, 0x1B	; 27
    4944:	e9 2e       	mov	r14, r25
    4946:	f1 2c       	mov	r15, r1
    4948:	ec 0e       	add	r14, r28
    494a:	fd 1e       	adc	r15, r29
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
*/

		// Put any new tasks in front of the idle task
	    	if(NextNode->task_ID == 0)
    494c:	0c 91       	ld	r16, X
    494e:	00 23       	and	r16, r16
    4950:	a1 f1       	breq	.+104    	; 0x49ba <nrk_add_to_readyQ+0xcc>
			break;

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
    4952:	10 e0       	ldi	r17, 0x00	; 0
    4954:	06 9f       	mul	r16, r22
    4956:	60 01       	movw	r12, r0
    4958:	07 9f       	mul	r16, r23
    495a:	d0 0c       	add	r13, r0
    495c:	16 9f       	mul	r17, r22
    495e:	d0 0c       	add	r13, r0
    4960:	11 24       	eor	r1, r1
    4962:	ce e0       	ldi	r28, 0x0E	; 14
    4964:	d6 e0       	ldi	r29, 0x06	; 6
    4966:	cc 0e       	add	r12, r28
    4968:	dd 1e       	adc	r13, r29
    496a:	e6 01       	movw	r28, r12
    496c:	0d 89       	ldd	r16, Y+21	; 0x15
    496e:	1e 89       	ldd	r17, Y+22	; 0x16
    4970:	01 15       	cp	r16, r1
    4972:	11 05       	cpc	r17, r1
    4974:	81 f4       	brne	.+32     	; 0x4996 <nrk_add_to_readyQ+0xa8>
    4976:	ea 01       	movw	r28, r20
    4978:	08 81       	ld	r16, Y
    497a:	19 81       	ldd	r17, Y+1	; 0x01
    497c:	01 15       	cp	r16, r1
    497e:	11 05       	cpc	r17, r1
    4980:	99 f4       	brne	.+38     	; 0x49a8 <nrk_add_to_readyQ+0xba>
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
    4982:	e7 01       	movw	r28, r14
    4984:	08 81       	ld	r16, Y
    4986:	19 81       	ldd	r17, Y+1	; 0x01
    4988:	e6 01       	movw	r28, r12
    498a:	cb 8c       	ldd	r12, Y+27	; 0x1b
    498c:	dc 8c       	ldd	r13, Y+28	; 0x1c
    498e:	0c 15       	cp	r16, r12
    4990:	1d 05       	cpc	r17, r13
    4992:	50 f4       	brcc	.+20     	; 0x49a8 <nrk_add_to_readyQ+0xba>
    4994:	12 c0       	rjmp	.+36     	; 0x49ba <nrk_add_to_readyQ+0xcc>
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
    4996:	ea 01       	movw	r28, r20
    4998:	c8 80       	ld	r12, Y
    499a:	d9 80       	ldd	r13, Y+1	; 0x01
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
    499c:	c1 14       	cp	r12, r1
    499e:	d1 04       	cpc	r13, r1
    49a0:	61 f0       	breq	.+24     	; 0x49ba <nrk_add_to_readyQ+0xcc>
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
                nrk_task_TCB[task_ID].next_wakeup < nrk_task_TCB[NextNode->task_ID].next_wakeup)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
		nrk_task_TCB[task_ID].next_wakeup != 0 &&
    49a2:	c0 16       	cp	r12, r16
    49a4:	d1 06       	cpc	r13, r17
    49a6:	48 f0       	brcs	.+18     	; 0x49ba <nrk_add_to_readyQ+0xcc>
		nrk_task_TCB[task_ID].next_wakeup < nrk_task_TCB[NextNode->task_ID].next_wakeup)
			break;

            	NextNode = NextNode->Next;
    49a8:	13 96       	adiw	r26, 0x03	; 3
    49aa:	0d 90       	ld	r0, X+
    49ac:	bc 91       	ld	r27, X
    49ae:	a0 2d       	mov	r26, r0
    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    {
        while (NextNode != NULL)
    49b0:	10 97       	sbiw	r26, 0x00	; 0
    49b2:	61 f6       	brne	.-104    	; 0x494c <nrk_add_to_readyQ+0x5e>
    49b4:	02 c0       	rjmp	.+4      	; 0x49ba <nrk_add_to_readyQ+0xcc>


    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    49b6:	a0 e0       	ldi	r26, 0x00	; 0
    49b8:	b0 e0       	ldi	r27, 0x00	; 0
            	NextNode = NextNode->Next;
        }
    }


    CurNode->task_ID = task_ID;
    49ba:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    49bc:	c3 81       	ldd	r28, Z+3	; 0x03
    49be:	d4 81       	ldd	r29, Z+4	; 0x04
    49c0:	d0 93 0d 06 	sts	0x060D, r29
    49c4:	c0 93 0c 06 	sts	0x060C, r28

    if (NextNode == _head_node)
    49c8:	a2 17       	cp	r26, r18
    49ca:	b3 07       	cpc	r27, r19
    49cc:	b1 f4       	brne	.+44     	; 0x49fa <nrk_add_to_readyQ+0x10c>
    {
        //at start
        if (_head_node != NULL)
    49ce:	10 97       	sbiw	r26, 0x00	; 0
    49d0:	49 f0       	breq	.+18     	; 0x49e4 <nrk_add_to_readyQ+0xf6>
        {
            CurNode->Next = _head_node;
    49d2:	b4 83       	std	Z+4, r27	; 0x04
    49d4:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    49d6:	12 82       	std	Z+2, r1	; 0x02
    49d8:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    49da:	12 96       	adiw	r26, 0x02	; 2
    49dc:	fc 93       	st	X, r31
    49de:	ee 93       	st	-X, r30
    49e0:	11 97       	sbiw	r26, 0x01	; 1
    49e2:	06 c0       	rjmp	.+12     	; 0x49f0 <nrk_add_to_readyQ+0x102>
        }
        else
        {
            CurNode->Next = NULL;
    49e4:	14 82       	std	Z+4, r1	; 0x04
    49e6:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    49e8:	12 82       	std	Z+2, r1	; 0x02
    49ea:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    49ec:	fa 83       	std	Y+2, r31	; 0x02
    49ee:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    49f0:	f0 93 f1 06 	sts	0x06F1, r31
    49f4:	e0 93 f0 06 	sts	0x06F0, r30
    49f8:	1a c0       	rjmp	.+52     	; 0x4a2e <nrk_add_to_readyQ+0x140>
    49fa:	11 96       	adiw	r26, 0x01	; 1
    49fc:	8d 91       	ld	r24, X+
    49fe:	9c 91       	ld	r25, X
    4a00:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    4a02:	ac 17       	cp	r26, r28
    4a04:	bd 07       	cpc	r27, r29
    4a06:	59 f0       	breq	.+22     	; 0x4a1e <nrk_add_to_readyQ+0x130>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4a08:	92 83       	std	Z+2, r25	; 0x02
    4a0a:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    4a0c:	b4 83       	std	Z+4, r27	; 0x04
    4a0e:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    4a10:	11 96       	adiw	r26, 0x01	; 1
    4a12:	cd 91       	ld	r28, X+
    4a14:	dc 91       	ld	r29, X
    4a16:	12 97       	sbiw	r26, 0x02	; 2
    4a18:	fc 83       	std	Y+4, r31	; 0x04
    4a1a:	eb 83       	std	Y+3, r30	; 0x03
    4a1c:	04 c0       	rjmp	.+8      	; 0x4a26 <nrk_add_to_readyQ+0x138>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4a1e:	14 82       	std	Z+4, r1	; 0x04
    4a20:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    4a22:	92 83       	std	Z+2, r25	; 0x02
    4a24:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4a26:	12 96       	adiw	r26, 0x02	; 2
    4a28:	fc 93       	st	X, r31
    4a2a:	ee 93       	st	-X, r30
    4a2c:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4a2e:	df 91       	pop	r29
    4a30:	cf 91       	pop	r28
    4a32:	1f 91       	pop	r17
    4a34:	0f 91       	pop	r16
    4a36:	ff 90       	pop	r15
    4a38:	ef 90       	pop	r14
    4a3a:	df 90       	pop	r13
    4a3c:	cf 90       	pop	r12
    4a3e:	08 95       	ret

00004a40 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4a40:	cf 93       	push	r28
    4a42:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    4a44:	e0 91 f0 06 	lds	r30, 0x06F0
    4a48:	f0 91 f1 06 	lds	r31, 0x06F1
    4a4c:	30 97       	sbiw	r30, 0x00	; 0
    4a4e:	09 f4       	brne	.+2      	; 0x4a52 <nrk_rem_from_readyQ+0x12>
    4a50:	44 c0       	rjmp	.+136    	; 0x4ada <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4a52:	99 27       	eor	r25, r25
    4a54:	87 fd       	sbrc	r24, 7
    4a56:	90 95       	com	r25
    4a58:	20 81       	ld	r18, Z
    4a5a:	30 e0       	ldi	r19, 0x00	; 0
    4a5c:	28 17       	cp	r18, r24
    4a5e:	39 07       	cpc	r19, r25
    4a60:	81 f4       	brne	.+32     	; 0x4a82 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4a62:	a3 81       	ldd	r26, Z+3	; 0x03
    4a64:	b4 81       	ldd	r27, Z+4	; 0x04
    4a66:	b0 93 f1 06 	sts	0x06F1, r27
    4a6a:	a0 93 f0 06 	sts	0x06F0, r26
        _head_node->Prev = NULL;
    4a6e:	12 96       	adiw	r26, 0x02	; 2
    4a70:	1c 92       	st	X, r1
    4a72:	1e 92       	st	-X, r1
    4a74:	11 97       	sbiw	r26, 0x01	; 1
    4a76:	18 c0       	rjmp	.+48     	; 0x4aa8 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    4a78:	03 80       	ldd	r0, Z+3	; 0x03
    4a7a:	f4 81       	ldd	r31, Z+4	; 0x04
    4a7c:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4a7e:	30 97       	sbiw	r30, 0x00	; 0
    4a80:	61 f1       	breq	.+88     	; 0x4ada <nrk_rem_from_readyQ+0x9a>
    4a82:	20 81       	ld	r18, Z
    4a84:	30 e0       	ldi	r19, 0x00	; 0
    4a86:	28 17       	cp	r18, r24
    4a88:	39 07       	cpc	r19, r25
    4a8a:	b1 f7       	brne	.-20     	; 0x4a78 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4a8c:	c1 81       	ldd	r28, Z+1	; 0x01
    4a8e:	d2 81       	ldd	r29, Z+2	; 0x02
    4a90:	83 81       	ldd	r24, Z+3	; 0x03
    4a92:	94 81       	ldd	r25, Z+4	; 0x04
    4a94:	9c 83       	std	Y+4, r25	; 0x04
    4a96:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    4a98:	a3 81       	ldd	r26, Z+3	; 0x03
    4a9a:	b4 81       	ldd	r27, Z+4	; 0x04
    4a9c:	10 97       	sbiw	r26, 0x00	; 0
    4a9e:	21 f0       	breq	.+8      	; 0x4aa8 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4aa0:	12 96       	adiw	r26, 0x02	; 2
    4aa2:	dc 93       	st	X, r29
    4aa4:	ce 93       	st	-X, r28
    4aa6:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    4aa8:	a0 91 0c 06 	lds	r26, 0x060C
    4aac:	b0 91 0d 06 	lds	r27, 0x060D
    4ab0:	10 97       	sbiw	r26, 0x00	; 0
    4ab2:	39 f4       	brne	.+14     	; 0x4ac2 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    4ab4:	f0 93 0d 06 	sts	0x060D, r31
    4ab8:	e0 93 0c 06 	sts	0x060C, r30
        _free_node->Next = NULL;
    4abc:	14 82       	std	Z+4, r1	; 0x04
    4abe:	13 82       	std	Z+3, r1	; 0x03
    4ac0:	0a c0       	rjmp	.+20     	; 0x4ad6 <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    4ac2:	b4 83       	std	Z+4, r27	; 0x04
    4ac4:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    4ac6:	12 96       	adiw	r26, 0x02	; 2
    4ac8:	fc 93       	st	X, r31
    4aca:	ee 93       	st	-X, r30
    4acc:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    4ace:	f0 93 0d 06 	sts	0x060D, r31
    4ad2:	e0 93 0c 06 	sts	0x060C, r30
    }
    _free_node->Prev = NULL;
    4ad6:	12 82       	std	Z+2, r1	; 0x02
    4ad8:	11 82       	std	Z+1, r1	; 0x01
}
    4ada:	df 91       	pop	r29
    4adc:	cf 91       	pop	r28
    4ade:	08 95       	ret

00004ae0 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4ae0:	ef 92       	push	r14
    4ae2:	ff 92       	push	r15
    4ae4:	0f 93       	push	r16
    4ae6:	1f 93       	push	r17
    4ae8:	cf 93       	push	r28
    4aea:	df 93       	push	r29
    4aec:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4aee:	69 81       	ldd	r22, Y+1	; 0x01
    4af0:	7a 81       	ldd	r23, Y+2	; 0x02
    4af2:	4b 81       	ldd	r20, Y+3	; 0x03
    4af4:	5c 81       	ldd	r21, Y+4	; 0x04
    4af6:	8d 81       	ldd	r24, Y+5	; 0x05
    4af8:	9e 81       	ldd	r25, Y+6	; 0x06
    4afa:	0e 94 e6 30 	call	0x61cc	; 0x61cc <nrk_task_stk_init>
    4afe:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4b00:	8f 81       	ldd	r24, Y+7	; 0x07
    4b02:	88 23       	and	r24, r24
    4b04:	69 f0       	breq	.+26     	; 0x4b20 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4b06:	4b 81       	ldd	r20, Y+3	; 0x03
    4b08:	5c 81       	ldd	r21, Y+4	; 0x04
    4b0a:	ce 01       	movw	r24, r28
    4b0c:	20 e0       	ldi	r18, 0x00	; 0
    4b0e:	30 e0       	ldi	r19, 0x00	; 0
    4b10:	00 e0       	ldi	r16, 0x00	; 0
    4b12:	10 e0       	ldi	r17, 0x00	; 0
    4b14:	ee 24       	eor	r14, r14
    4b16:	ff 24       	eor	r15, r15
    4b18:	0e 94 d0 15 	call	0x2ba0	; 0x2ba0 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4b1c:	1f 82       	std	Y+7, r1	; 0x07
    4b1e:	15 c0       	rjmp	.+42     	; 0x4b4a <nrk_activate_task+0x6a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4b20:	28 81       	ld	r18, Y
    4b22:	33 27       	eor	r19, r19
    4b24:	27 fd       	sbrc	r18, 7
    4b26:	30 95       	com	r19
    4b28:	87 e2       	ldi	r24, 0x27	; 39
    4b2a:	90 e0       	ldi	r25, 0x00	; 0
    4b2c:	28 9f       	mul	r18, r24
    4b2e:	f0 01       	movw	r30, r0
    4b30:	29 9f       	mul	r18, r25
    4b32:	f0 0d       	add	r31, r0
    4b34:	38 9f       	mul	r19, r24
    4b36:	f0 0d       	add	r31, r0
    4b38:	11 24       	eor	r1, r1
    4b3a:	e2 5f       	subi	r30, 0xF2	; 242
    4b3c:	f9 4f       	sbci	r31, 0xF9	; 249
    4b3e:	81 85       	ldd	r24, Z+9	; 0x09
    4b40:	83 30       	cpi	r24, 0x03	; 3
    4b42:	09 f0       	breq	.+2      	; 0x4b46 <nrk_activate_task+0x66>
    4b44:	4a c0       	rjmp	.+148    	; 0x4bda <nrk_activate_task+0xfa>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4b46:	71 83       	std	Z+1, r23	; 0x01
    4b48:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    4b4a:	28 81       	ld	r18, Y
    4b4c:	33 27       	eor	r19, r19
    4b4e:	27 fd       	sbrc	r18, 7
    4b50:	30 95       	com	r19
    4b52:	87 e2       	ldi	r24, 0x27	; 39
    4b54:	90 e0       	ldi	r25, 0x00	; 0
    4b56:	28 9f       	mul	r18, r24
    4b58:	f0 01       	movw	r30, r0
    4b5a:	29 9f       	mul	r18, r25
    4b5c:	f0 0d       	add	r31, r0
    4b5e:	38 9f       	mul	r19, r24
    4b60:	f0 0d       	add	r31, r0
    4b62:	11 24       	eor	r1, r1
    4b64:	e2 5f       	subi	r30, 0xF2	; 242
    4b66:	f9 4f       	sbci	r31, 0xF9	; 249
    4b68:	85 89       	ldd	r24, Z+21	; 0x15
    4b6a:	96 89       	ldd	r25, Z+22	; 0x16
    4b6c:	00 97       	sbiw	r24, 0x00	; 0
    4b6e:	29 f4       	brne	.+10     	; 0x4b7a <nrk_activate_task+0x9a>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4b70:	82 e0       	ldi	r24, 0x02	; 2
    4b72:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4b74:	88 81       	ld	r24, Y
    4b76:	0e 94 77 24 	call	0x48ee	; 0x48ee <nrk_add_to_readyQ>





nrk_status_t nrk_activate_task (nrk_task_type * Task)
    4b7a:	de 01       	movw	r26, r28
    4b7c:	93 96       	adiw	r26, 0x23	; 35
    4b7e:	80 e0       	ldi	r24, 0x00	; 0
    4b80:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
        if (Task->semaphores[i])
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;
    4b82:	27 e2       	ldi	r18, 0x27	; 39
    4b84:	30 e0       	ldi	r19, 0x00	; 0

    // @T3 SRP: Transfer semaphores to TCB.
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
        if (Task->semaphores[i])
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
    4b86:	61 e0       	ldi	r22, 0x01	; 1
    }

    // @T3 SRP: Transfer semaphores to TCB.
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
        if (Task->semaphores[i])
    4b88:	5d 91       	ld	r21, X+
    4b8a:	48 81       	ld	r20, Y
    4b8c:	55 23       	and	r21, r21
    4b8e:	81 f0       	breq	.+32     	; 0x4bb0 <nrk_activate_task+0xd0>
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
    4b90:	55 27       	eor	r21, r21
    4b92:	47 fd       	sbrc	r20, 7
    4b94:	50 95       	com	r21
    4b96:	42 9f       	mul	r20, r18
    4b98:	f0 01       	movw	r30, r0
    4b9a:	43 9f       	mul	r20, r19
    4b9c:	f0 0d       	add	r31, r0
    4b9e:	52 9f       	mul	r21, r18
    4ba0:	f0 0d       	add	r31, r0
    4ba2:	11 24       	eor	r1, r1
    4ba4:	e2 5f       	subi	r30, 0xF2	; 242
    4ba6:	f9 4f       	sbci	r31, 0xF9	; 249
    4ba8:	e8 0f       	add	r30, r24
    4baa:	f9 1f       	adc	r31, r25
    4bac:	62 a3       	std	Z+34, r22	; 0x22
    4bae:	0f c0       	rjmp	.+30     	; 0x4bce <nrk_activate_task+0xee>
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;
    4bb0:	55 27       	eor	r21, r21
    4bb2:	47 fd       	sbrc	r20, 7
    4bb4:	50 95       	com	r21
    4bb6:	42 9f       	mul	r20, r18
    4bb8:	f0 01       	movw	r30, r0
    4bba:	43 9f       	mul	r20, r19
    4bbc:	f0 0d       	add	r31, r0
    4bbe:	52 9f       	mul	r21, r18
    4bc0:	f0 0d       	add	r31, r0
    4bc2:	11 24       	eor	r1, r1
    4bc4:	e2 5f       	subi	r30, 0xF2	; 242
    4bc6:	f9 4f       	sbci	r31, 0xF9	; 249
    4bc8:	e8 0f       	add	r30, r24
    4bca:	f9 1f       	adc	r31, r25
    4bcc:	12 a2       	std	Z+34, r1	; 0x22
    4bce:	01 96       	adiw	r24, 0x01	; 1
        nrk_add_to_readyQ (Task->task_ID);
    }

    // @T3 SRP: Transfer semaphores to TCB.
    uint8_t i;
    for (i = 0; i < NRK_MAX_RESOURCE_CNT; i++)
    4bd0:	85 30       	cpi	r24, 0x05	; 5
    4bd2:	91 05       	cpc	r25, r1
    4bd4:	c9 f6       	brne	.-78     	; 0x4b88 <nrk_activate_task+0xa8>
        if (Task->semaphores[i])
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;

    return NRK_OK;
    4bd6:	81 e0       	ldi	r24, 0x01	; 1
    4bd8:	01 c0       	rjmp	.+2      	; 0x4bdc <nrk_activate_task+0xfc>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4bda:	8f ef       	ldi	r24, 0xFF	; 255
            nrk_task_TCB[Task->task_ID].semaphores[i] = true;
        else
            nrk_task_TCB[Task->task_ID].semaphores[i] = false;

    return NRK_OK;
}
    4bdc:	df 91       	pop	r29
    4bde:	cf 91       	pop	r28
    4be0:	1f 91       	pop	r17
    4be2:	0f 91       	pop	r16
    4be4:	ff 90       	pop	r15
    4be6:	ef 90       	pop	r14
    4be8:	08 95       	ret

00004bea <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    4bea:	1f 93       	push	r17
    4bec:	df 93       	push	r29
    4bee:	cf 93       	push	r28
    4bf0:	cd b7       	in	r28, 0x3d	; 61
    4bf2:	de b7       	in	r29, 0x3e	; 62
    4bf4:	28 97       	sbiw	r28, 0x08	; 8
    4bf6:	0f b6       	in	r0, 0x3f	; 63
    4bf8:	f8 94       	cli
    4bfa:	de bf       	out	0x3e, r29	; 62
    4bfc:	0f be       	out	0x3f, r0	; 63
    4bfe:	cd bf       	out	0x3d, r28	; 61
    4c00:	29 83       	std	Y+1, r18	; 0x01
    4c02:	3a 83       	std	Y+2, r19	; 0x02
    4c04:	4b 83       	std	Y+3, r20	; 0x03
    4c06:	5c 83       	std	Y+4, r21	; 0x04
    4c08:	6d 83       	std	Y+5, r22	; 0x05
    4c0a:	7e 83       	std	Y+6, r23	; 0x06
    4c0c:	8f 83       	std	Y+7, r24	; 0x07
    4c0e:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4c10:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4c14:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    4c18:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    4c1a:	ce 01       	movw	r24, r28
    4c1c:	01 96       	adiw	r24, 0x01	; 1
    4c1e:	0e 94 69 29 	call	0x52d2	; 0x52d2 <_nrk_time_to_ticks>
    4c22:	9c 01       	movw	r18, r24
    if (nw <= TIME_PAD)
    4c24:	83 30       	cpi	r24, 0x03	; 3
    4c26:	91 05       	cpc	r25, r1
    4c28:	60 f0       	brcs	.+24     	; 0x4c42 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4c2a:	e0 91 fb 06 	lds	r30, 0x06FB
    4c2e:	f0 91 fc 06 	lds	r31, 0x06FC
    4c32:	21 0f       	add	r18, r17
    4c34:	31 1d       	adc	r19, r1
    4c36:	36 8b       	std	Z+22, r19	; 0x16
    4c38:	25 8b       	std	Z+21, r18	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4c3a:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>

    return NRK_OK;
    4c3e:	81 e0       	ldi	r24, 0x01	; 1
    4c40:	01 c0       	rjmp	.+2      	; 0x4c44 <nrk_set_next_wakeup+0x5a>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks (&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    4c42:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4c44:	28 96       	adiw	r28, 0x08	; 8
    4c46:	0f b6       	in	r0, 0x3f	; 63
    4c48:	f8 94       	cli
    4c4a:	de bf       	out	0x3e, r29	; 62
    4c4c:	0f be       	out	0x3f, r0	; 63
    4c4e:	cd bf       	out	0x3d, r28	; 61
    4c50:	cf 91       	pop	r28
    4c52:	df 91       	pop	r29
    4c54:	1f 91       	pop	r17
    4c56:	08 95       	ret

00004c58 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4c58:	0e 94 db 30 	call	0x61b6	; 0x61b6 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4c5c:	e0 91 fb 06 	lds	r30, 0x06FB
    4c60:	f0 91 fc 06 	lds	r31, 0x06FC
    4c64:	85 81       	ldd	r24, Z+5	; 0x05
    4c66:	88 23       	and	r24, r24
    4c68:	b9 f7       	brne	.-18     	; 0x4c58 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4c6a:	08 95       	ret

00004c6c <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    4c6c:	ff 92       	push	r15
    4c6e:	0f 93       	push	r16
    4c70:	1f 93       	push	r17
    4c72:	df 93       	push	r29
    4c74:	cf 93       	push	r28
    4c76:	cd b7       	in	r28, 0x3d	; 61
    4c78:	de b7       	in	r29, 0x3e	; 62
    4c7a:	28 97       	sbiw	r28, 0x08	; 8
    4c7c:	0f b6       	in	r0, 0x3f	; 63
    4c7e:	f8 94       	cli
    4c80:	de bf       	out	0x3e, r29	; 62
    4c82:	0f be       	out	0x3f, r0	; 63
    4c84:	cd bf       	out	0x3d, r28	; 61
    4c86:	29 83       	std	Y+1, r18	; 0x01
    4c88:	3a 83       	std	Y+2, r19	; 0x02
    4c8a:	4b 83       	std	Y+3, r20	; 0x03
    4c8c:	5c 83       	std	Y+4, r21	; 0x04
    4c8e:	6d 83       	std	Y+5, r22	; 0x05
    4c90:	7e 83       	std	Y+6, r23	; 0x06
    4c92:	8f 83       	std	Y+7, r24	; 0x07
    4c94:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    4c96:	0e 94 b6 20 	call	0x416c	; 0x416c <nrk_stack_check>

    nrk_int_disable ();
    4c9a:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4c9e:	e0 91 fb 06 	lds	r30, 0x06FB
    4ca2:	f0 91 fc 06 	lds	r31, 0x06FC
    4ca6:	81 e0       	ldi	r24, 0x01	; 1
    4ca8:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    4caa:	81 e0       	ldi	r24, 0x01	; 1
    4cac:	90 e0       	ldi	r25, 0x00	; 0
    4cae:	90 a3       	std	Z+32, r25	; 0x20
    4cb0:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    4cb2:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    4cb6:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    4cb8:	ce 01       	movw	r24, r28
    4cba:	01 96       	adiw	r24, 0x01	; 1
    4cbc:	0e 94 69 29 	call	0x52d2	; 0x52d2 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4cc0:	e0 91 fb 06 	lds	r30, 0x06FB
    4cc4:	f0 91 fc 06 	lds	r31, 0x06FC
    4cc8:	0f 2d       	mov	r16, r15
    4cca:	10 e0       	ldi	r17, 0x00	; 0
    4ccc:	98 01       	movw	r18, r16
    4cce:	28 0f       	add	r18, r24
    4cd0:	39 1f       	adc	r19, r25
    4cd2:	36 8b       	std	Z+22, r19	; 0x16
    4cd4:	25 8b       	std	Z+21, r18	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4cd6:	8f 2d       	mov	r24, r15
    4cd8:	88 3f       	cpi	r24, 0xF8	; 248
    4cda:	78 f4       	brcc	.+30     	; 0x4cfa <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4cdc:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    4ce0:	0f 5f       	subi	r16, 0xFF	; 255
    4ce2:	1f 4f       	sbci	r17, 0xFF	; 255
    4ce4:	28 2f       	mov	r18, r24
    4ce6:	30 e0       	ldi	r19, 0x00	; 0
    4ce8:	02 17       	cp	r16, r18
    4cea:	13 07       	cpc	r17, r19
    4cec:	34 f4       	brge	.+12     	; 0x4cfa <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    4cee:	8f 2d       	mov	r24, r15
    4cf0:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4cf2:	80 93 45 05 	sts	0x0545, r24
            _nrk_set_next_wakeup (timer);
    4cf6:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4cfa:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4cfe:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4d02:	81 e0       	ldi	r24, 0x01	; 1
    4d04:	28 96       	adiw	r28, 0x08	; 8
    4d06:	0f b6       	in	r0, 0x3f	; 63
    4d08:	f8 94       	cli
    4d0a:	de bf       	out	0x3e, r29	; 62
    4d0c:	0f be       	out	0x3f, r0	; 63
    4d0e:	cd bf       	out	0x3d, r28	; 61
    4d10:	cf 91       	pop	r28
    4d12:	df 91       	pop	r29
    4d14:	1f 91       	pop	r17
    4d16:	0f 91       	pop	r16
    4d18:	ff 90       	pop	r15
    4d1a:	08 95       	ret

00004d1c <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4d1c:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    4d1e:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4d22:	e0 91 fb 06 	lds	r30, 0x06FB
    4d26:	f0 91 fc 06 	lds	r31, 0x06FC
    4d2a:	81 e0       	ldi	r24, 0x01	; 1
    4d2c:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4d2e:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4d30:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    4d34:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4d36:	88 3f       	cpi	r24, 0xF8	; 248
    4d38:	88 f4       	brcc	.+34     	; 0x4d5c <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4d3a:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    4d3e:	21 2f       	mov	r18, r17
    4d40:	30 e0       	ldi	r19, 0x00	; 0
    4d42:	2f 5f       	subi	r18, 0xFF	; 255
    4d44:	3f 4f       	sbci	r19, 0xFF	; 255
    4d46:	48 2f       	mov	r20, r24
    4d48:	50 e0       	ldi	r21, 0x00	; 0
    4d4a:	24 17       	cp	r18, r20
    4d4c:	35 07       	cpc	r19, r21
    4d4e:	34 f4       	brge	.+12     	; 0x4d5c <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    4d50:	81 2f       	mov	r24, r17
    4d52:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4d54:	80 93 45 05 	sts	0x0545, r24
            _nrk_set_next_wakeup (timer);
    4d58:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4d5c:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4d60:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4d64:	81 e0       	ldi	r24, 0x01	; 1
    4d66:	1f 91       	pop	r17
    4d68:	08 95       	ret

00004d6a <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4d6a:	1f 93       	push	r17
    4d6c:	cf 93       	push	r28
    4d6e:	df 93       	push	r29
    4d70:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    4d72:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4d76:	e0 91 fb 06 	lds	r30, 0x06FB
    4d7a:	f0 91 fc 06 	lds	r31, 0x06FC
    4d7e:	81 e0       	ldi	r24, 0x01	; 1
    4d80:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4d82:	d6 8b       	std	Z+22, r29	; 0x16
    4d84:	c5 8b       	std	Z+21, r28	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    4d86:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    4d8a:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4d8c:	88 3f       	cpi	r24, 0xF8	; 248
    4d8e:	88 f4       	brcc	.+34     	; 0x4db2 <nrk_wait_until_ticks+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4d90:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    4d94:	21 2f       	mov	r18, r17
    4d96:	30 e0       	ldi	r19, 0x00	; 0
    4d98:	2f 5f       	subi	r18, 0xFF	; 255
    4d9a:	3f 4f       	sbci	r19, 0xFF	; 255
    4d9c:	48 2f       	mov	r20, r24
    4d9e:	50 e0       	ldi	r21, 0x00	; 0
    4da0:	24 17       	cp	r18, r20
    4da2:	35 07       	cpc	r19, r21
    4da4:	34 f4       	brge	.+12     	; 0x4db2 <nrk_wait_until_ticks+0x48>
        {
            timer += TIME_PAD;
    4da6:	81 2f       	mov	r24, r17
    4da8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4daa:	80 93 45 05 	sts	0x0545, r24
            _nrk_set_next_wakeup (timer);
    4dae:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4db2:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4db6:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4dba:	81 e0       	ldi	r24, 0x01	; 1
    4dbc:	df 91       	pop	r29
    4dbe:	cf 91       	pop	r28
    4dc0:	1f 91       	pop	r17
    4dc2:	08 95       	ret

00004dc4 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4dc4:	ef 92       	push	r14
    4dc6:	ff 92       	push	r15
    4dc8:	0f 93       	push	r16
    4dca:	1f 93       	push	r17
    4dcc:	df 93       	push	r29
    4dce:	cf 93       	push	r28
    4dd0:	0f 92       	push	r0
    4dd2:	cd b7       	in	r28, 0x3d	; 61
    4dd4:	de b7       	in	r29, 0x3e	; 62
    4dd6:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4dd8:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4ddc:	e0 91 fb 06 	lds	r30, 0x06FB
    4de0:	f0 91 fc 06 	lds	r31, 0x06FC
    4de4:	81 e0       	ldi	r24, 0x01	; 1
    4de6:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4de8:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4dec:	e0 91 fb 06 	lds	r30, 0x06FB
    4df0:	f0 91 fc 06 	lds	r31, 0x06FC
    4df4:	e8 2e       	mov	r14, r24
    4df6:	ff 24       	eor	r15, r15
    4df8:	0e 0d       	add	r16, r14
    4dfa:	1f 1d       	adc	r17, r15
    4dfc:	16 8b       	std	Z+22, r17	; 0x16
    4dfe:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4e00:	88 3f       	cpi	r24, 0xF8	; 248
    4e02:	90 f4       	brcc	.+36     	; 0x4e28 <nrk_wait_ticks+0x64>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4e04:	89 83       	std	Y+1, r24	; 0x01
    4e06:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    4e0a:	08 94       	sec
    4e0c:	e1 1c       	adc	r14, r1
    4e0e:	f1 1c       	adc	r15, r1
    4e10:	28 2f       	mov	r18, r24
    4e12:	30 e0       	ldi	r19, 0x00	; 0
    4e14:	99 81       	ldd	r25, Y+1	; 0x01
    4e16:	e2 16       	cp	r14, r18
    4e18:	f3 06       	cpc	r15, r19
    4e1a:	34 f4       	brge	.+12     	; 0x4e28 <nrk_wait_ticks+0x64>
        {
            timer += TIME_PAD;
    4e1c:	89 2f       	mov	r24, r25
    4e1e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4e20:	80 93 45 05 	sts	0x0545, r24
            _nrk_set_next_wakeup (timer);
    4e24:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4e28:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4e2c:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4e30:	81 e0       	ldi	r24, 0x01	; 1
    4e32:	0f 90       	pop	r0
    4e34:	cf 91       	pop	r28
    4e36:	df 91       	pop	r29
    4e38:	1f 91       	pop	r17
    4e3a:	0f 91       	pop	r16
    4e3c:	ff 90       	pop	r15
    4e3e:	ef 90       	pop	r14
    4e40:	08 95       	ret

00004e42 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4e42:	1f 93       	push	r17
    4e44:	cf 93       	push	r28
    4e46:	df 93       	push	r29
    4e48:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4e4a:	0e 94 b6 20 	call	0x416c	; 0x416c <nrk_stack_check>

    if (p == 0)
    4e4e:	20 97       	sbiw	r28, 0x00	; 0
    4e50:	11 f4       	brne	.+4      	; 0x4e56 <nrk_wait_until_next_n_periods+0x14>
        p = 1;
    4e52:	c1 e0       	ldi	r28, 0x01	; 1
    4e54:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4e56:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4e5a:	e0 91 fb 06 	lds	r30, 0x06FB
    4e5e:	f0 91 fc 06 	lds	r31, 0x06FC
    4e62:	81 e0       	ldi	r24, 0x01	; 1
    4e64:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4e66:	d0 a3       	std	Z+32, r29	; 0x20
    4e68:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    4e6a:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    4e6e:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4e70:	88 3f       	cpi	r24, 0xF8	; 248
    4e72:	88 f4       	brcc	.+34     	; 0x4e96 <nrk_wait_until_next_n_periods+0x54>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4e74:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    4e78:	21 2f       	mov	r18, r17
    4e7a:	30 e0       	ldi	r19, 0x00	; 0
    4e7c:	2f 5f       	subi	r18, 0xFF	; 255
    4e7e:	3f 4f       	sbci	r19, 0xFF	; 255
    4e80:	48 2f       	mov	r20, r24
    4e82:	50 e0       	ldi	r21, 0x00	; 0
    4e84:	24 17       	cp	r18, r20
    4e86:	35 07       	cpc	r19, r21
    4e88:	34 f4       	brge	.+12     	; 0x4e96 <nrk_wait_until_next_n_periods+0x54>
        {
            timer += TIME_PAD;
    4e8a:	81 2f       	mov	r24, r17
    4e8c:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4e8e:	80 93 45 05 	sts	0x0545, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4e92:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4e96:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4e9a:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4e9e:	81 e0       	ldi	r24, 0x01	; 1
    4ea0:	df 91       	pop	r29
    4ea2:	cf 91       	pop	r28
    4ea4:	1f 91       	pop	r17
    4ea6:	08 95       	ret

00004ea8 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4ea8:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4eaa:	0e 94 b6 20 	call	0x416c	; 0x416c <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4eae:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4eb2:	e0 91 fb 06 	lds	r30, 0x06FB
    4eb6:	f0 91 fc 06 	lds	r31, 0x06FC
    4eba:	81 e0       	ldi	r24, 0x01	; 1
    4ebc:	90 e0       	ldi	r25, 0x00	; 0
    4ebe:	90 a3       	std	Z+32, r25	; 0x20
    4ec0:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    4ec2:	81 e0       	ldi	r24, 0x01	; 1
    4ec4:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4ec6:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    4eca:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4ecc:	88 3f       	cpi	r24, 0xF8	; 248
    4ece:	88 f4       	brcc	.+34     	; 0x4ef2 <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4ed0:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    4ed4:	21 2f       	mov	r18, r17
    4ed6:	30 e0       	ldi	r19, 0x00	; 0
    4ed8:	2f 5f       	subi	r18, 0xFF	; 255
    4eda:	3f 4f       	sbci	r19, 0xFF	; 255
    4edc:	48 2f       	mov	r20, r24
    4ede:	50 e0       	ldi	r21, 0x00	; 0
    4ee0:	24 17       	cp	r18, r20
    4ee2:	35 07       	cpc	r19, r21
    4ee4:	34 f4       	brge	.+12     	; 0x4ef2 <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    4ee6:	81 2f       	mov	r24, r17
    4ee8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4eea:	80 93 45 05 	sts	0x0545, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4eee:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4ef2:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4ef6:	0e 94 2c 26 	call	0x4c58	; 0x4c58 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4efa:	81 e0       	ldi	r24, 0x01	; 1
    4efc:	1f 91       	pop	r17
    4efe:	08 95       	ret

00004f00 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4f00:	e0 91 fb 06 	lds	r30, 0x06FB
    4f04:	f0 91 fc 06 	lds	r31, 0x06FC
    4f08:	80 85       	ldd	r24, Z+8	; 0x08
    4f0a:	0e 94 20 25 	call	0x4a40	; 0x4a40 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4f0e:	e0 91 fb 06 	lds	r30, 0x06FB
    4f12:	f0 91 fc 06 	lds	r31, 0x06FC
    4f16:	84 e0       	ldi	r24, 0x04	; 4
    4f18:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4f1a:	0e 94 54 27 	call	0x4ea8	; 0x4ea8 <nrk_wait_until_next_period>
    return NRK_OK;
}
    4f1e:	81 e0       	ldi	r24, 0x01	; 1
    4f20:	08 95       	ret

00004f22 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4f22:	8f 92       	push	r8
    4f24:	9f 92       	push	r9
    4f26:	af 92       	push	r10
    4f28:	bf 92       	push	r11
    4f2a:	cf 92       	push	r12
    4f2c:	df 92       	push	r13
    4f2e:	ef 92       	push	r14
    4f30:	ff 92       	push	r15
    4f32:	0f 93       	push	r16
    4f34:	1f 93       	push	r17
    4f36:	df 93       	push	r29
    4f38:	cf 93       	push	r28
    4f3a:	cd b7       	in	r28, 0x3d	; 61
    4f3c:	de b7       	in	r29, 0x3e	; 62
    4f3e:	60 97       	sbiw	r28, 0x10	; 16
    4f40:	0f b6       	in	r0, 0x3f	; 63
    4f42:	f8 94       	cli
    4f44:	de bf       	out	0x3e, r29	; 62
    4f46:	0f be       	out	0x3f, r0	; 63
    4f48:	cd bf       	out	0x3d, r28	; 61
    4f4a:	29 87       	std	Y+9, r18	; 0x09
    4f4c:	3a 87       	std	Y+10, r19	; 0x0a
    4f4e:	4b 87       	std	Y+11, r20	; 0x0b
    4f50:	5c 87       	std	Y+12, r21	; 0x0c
    4f52:	6d 87       	std	Y+13, r22	; 0x0d
    4f54:	7e 87       	std	Y+14, r23	; 0x0e
    4f56:	8f 87       	std	Y+15, r24	; 0x0f
    4f58:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4f5a:	ce 01       	movw	r24, r28
    4f5c:	01 96       	adiw	r24, 0x01	; 1
    4f5e:	0e 94 ed 27 	call	0x4fda	; 0x4fda <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4f62:	ce 01       	movw	r24, r28
    4f64:	09 96       	adiw	r24, 0x09	; 9
    4f66:	09 85       	ldd	r16, Y+9	; 0x09
    4f68:	1a 85       	ldd	r17, Y+10	; 0x0a
    4f6a:	2b 85       	ldd	r18, Y+11	; 0x0b
    4f6c:	3c 85       	ldd	r19, Y+12	; 0x0c
    4f6e:	4d 85       	ldd	r20, Y+13	; 0x0d
    4f70:	5e 85       	ldd	r21, Y+14	; 0x0e
    4f72:	6f 85       	ldd	r22, Y+15	; 0x0f
    4f74:	78 89       	ldd	r23, Y+16	; 0x10
    4f76:	89 80       	ldd	r8, Y+1	; 0x01
    4f78:	9a 80       	ldd	r9, Y+2	; 0x02
    4f7a:	ab 80       	ldd	r10, Y+3	; 0x03
    4f7c:	bc 80       	ldd	r11, Y+4	; 0x04
    4f7e:	cd 80       	ldd	r12, Y+5	; 0x05
    4f80:	de 80       	ldd	r13, Y+6	; 0x06
    4f82:	ef 80       	ldd	r14, Y+7	; 0x07
    4f84:	f8 84       	ldd	r15, Y+8	; 0x08
    4f86:	0e 94 4b 28 	call	0x5096	; 0x5096 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4f8a:	8f 3f       	cpi	r24, 0xFF	; 255
    4f8c:	61 f0       	breq	.+24     	; 0x4fa6 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4f8e:	29 85       	ldd	r18, Y+9	; 0x09
    4f90:	3a 85       	ldd	r19, Y+10	; 0x0a
    4f92:	4b 85       	ldd	r20, Y+11	; 0x0b
    4f94:	5c 85       	ldd	r21, Y+12	; 0x0c
    4f96:	6d 85       	ldd	r22, Y+13	; 0x0d
    4f98:	7e 85       	ldd	r23, Y+14	; 0x0e
    4f9a:	8f 85       	ldd	r24, Y+15	; 0x0f
    4f9c:	98 89       	ldd	r25, Y+16	; 0x10
    4f9e:	0e 94 36 26 	call	0x4c6c	; 0x4c6c <nrk_wait>

    return NRK_OK;
    4fa2:	81 e0       	ldi	r24, 0x01	; 1
    4fa4:	01 c0       	rjmp	.+2      	; 0x4fa8 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4fa6:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4fa8:	60 96       	adiw	r28, 0x10	; 16
    4faa:	0f b6       	in	r0, 0x3f	; 63
    4fac:	f8 94       	cli
    4fae:	de bf       	out	0x3e, r29	; 62
    4fb0:	0f be       	out	0x3f, r0	; 63
    4fb2:	cd bf       	out	0x3d, r28	; 61
    4fb4:	cf 91       	pop	r28
    4fb6:	df 91       	pop	r29
    4fb8:	1f 91       	pop	r17
    4fba:	0f 91       	pop	r16
    4fbc:	ff 90       	pop	r15
    4fbe:	ef 90       	pop	r14
    4fc0:	df 90       	pop	r13
    4fc2:	cf 90       	pop	r12
    4fc4:	bf 90       	pop	r11
    4fc6:	af 90       	pop	r10
    4fc8:	9f 90       	pop	r9
    4fca:	8f 90       	pop	r8
    4fcc:	08 95       	ret

00004fce <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4fce:	e0 91 fb 06 	lds	r30, 0x06FB
    4fd2:	f0 91 fc 06 	lds	r31, 0x06FC
}
    4fd6:	80 85       	ldd	r24, Z+8	; 0x08
    4fd8:	08 95       	ret

00004fda <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4fda:	ef 92       	push	r14
    4fdc:	ff 92       	push	r15
    4fde:	0f 93       	push	r16
    4fe0:	1f 93       	push	r17
    4fe2:	cf 93       	push	r28
    4fe4:	df 93       	push	r29
    4fe6:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4fe8:	1c 82       	std	Y+4, r1	; 0x04
    4fea:	1d 82       	std	Y+5, r1	; 0x05
    4fec:	1e 82       	std	Y+6, r1	; 0x06
    4fee:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4ff0:	80 91 f2 06 	lds	r24, 0x06F2
    4ff4:	90 91 f3 06 	lds	r25, 0x06F3
    4ff8:	a0 91 f4 06 	lds	r26, 0x06F4
    4ffc:	b0 91 f5 06 	lds	r27, 0x06F5
    5000:	88 83       	st	Y, r24
    5002:	99 83       	std	Y+1, r25	; 0x01
    5004:	aa 83       	std	Y+2, r26	; 0x02
    5006:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    5008:	e0 90 f6 06 	lds	r14, 0x06F6
    500c:	f0 90 f7 06 	lds	r15, 0x06F7
    5010:	00 91 f8 06 	lds	r16, 0x06F8
    5014:	10 91 f9 06 	lds	r17, 0x06F9
    5018:	ec 82       	std	Y+4, r14	; 0x04
    501a:	fd 82       	std	Y+5, r15	; 0x05
    501c:	0e 83       	std	Y+6, r16	; 0x06
    501e:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    5020:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    5024:	68 2f       	mov	r22, r24
    5026:	70 e0       	ldi	r23, 0x00	; 0
    5028:	80 e0       	ldi	r24, 0x00	; 0
    502a:	90 e0       	ldi	r25, 0x00	; 0
    502c:	23 eb       	ldi	r18, 0xB3	; 179
    502e:	36 ee       	ldi	r19, 0xE6	; 230
    5030:	4e e0       	ldi	r20, 0x0E	; 14
    5032:	50 e0       	ldi	r21, 0x00	; 0
    5034:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    5038:	6e 0d       	add	r22, r14
    503a:	7f 1d       	adc	r23, r15
    503c:	80 1f       	adc	r24, r16
    503e:	91 1f       	adc	r25, r17
    5040:	6c 83       	std	Y+4, r22	; 0x04
    5042:	7d 83       	std	Y+5, r23	; 0x05
    5044:	8e 83       	std	Y+6, r24	; 0x06
    5046:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    5048:	13 c0       	rjmp	.+38     	; 0x5070 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    504a:	80 50       	subi	r24, 0x00	; 0
    504c:	9a 4c       	sbci	r25, 0xCA	; 202
    504e:	aa 49       	sbci	r26, 0x9A	; 154
    5050:	bb 43       	sbci	r27, 0x3B	; 59
    5052:	8c 83       	std	Y+4, r24	; 0x04
    5054:	9d 83       	std	Y+5, r25	; 0x05
    5056:	ae 83       	std	Y+6, r26	; 0x06
    5058:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    505a:	88 81       	ld	r24, Y
    505c:	99 81       	ldd	r25, Y+1	; 0x01
    505e:	aa 81       	ldd	r26, Y+2	; 0x02
    5060:	bb 81       	ldd	r27, Y+3	; 0x03
    5062:	01 96       	adiw	r24, 0x01	; 1
    5064:	a1 1d       	adc	r26, r1
    5066:	b1 1d       	adc	r27, r1
    5068:	88 83       	st	Y, r24
    506a:	99 83       	std	Y+1, r25	; 0x01
    506c:	aa 83       	std	Y+2, r26	; 0x02
    506e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    5070:	8c 81       	ldd	r24, Y+4	; 0x04
    5072:	9d 81       	ldd	r25, Y+5	; 0x05
    5074:	ae 81       	ldd	r26, Y+6	; 0x06
    5076:	bf 81       	ldd	r27, Y+7	; 0x07
    5078:	80 30       	cpi	r24, 0x00	; 0
    507a:	2a ec       	ldi	r18, 0xCA	; 202
    507c:	92 07       	cpc	r25, r18
    507e:	2a e9       	ldi	r18, 0x9A	; 154
    5080:	a2 07       	cpc	r26, r18
    5082:	2b e3       	ldi	r18, 0x3B	; 59
    5084:	b2 07       	cpc	r27, r18
    5086:	08 f7       	brcc	.-62     	; 0x504a <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    5088:	df 91       	pop	r29
    508a:	cf 91       	pop	r28
    508c:	1f 91       	pop	r17
    508e:	0f 91       	pop	r16
    5090:	ff 90       	pop	r15
    5092:	ef 90       	pop	r14
    5094:	08 95       	ret

00005096 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    5096:	8f 92       	push	r8
    5098:	9f 92       	push	r9
    509a:	af 92       	push	r10
    509c:	bf 92       	push	r11
    509e:	cf 92       	push	r12
    50a0:	df 92       	push	r13
    50a2:	ef 92       	push	r14
    50a4:	ff 92       	push	r15
    50a6:	0f 93       	push	r16
    50a8:	1f 93       	push	r17
    50aa:	df 93       	push	r29
    50ac:	cf 93       	push	r28
    50ae:	cd b7       	in	r28, 0x3d	; 61
    50b0:	de b7       	in	r29, 0x3e	; 62
    50b2:	60 97       	sbiw	r28, 0x10	; 16
    50b4:	0f b6       	in	r0, 0x3f	; 63
    50b6:	f8 94       	cli
    50b8:	de bf       	out	0x3e, r29	; 62
    50ba:	0f be       	out	0x3f, r0	; 63
    50bc:	cd bf       	out	0x3d, r28	; 61
    50be:	fc 01       	movw	r30, r24
    50c0:	09 83       	std	Y+1, r16	; 0x01
    50c2:	1a 83       	std	Y+2, r17	; 0x02
    50c4:	2b 83       	std	Y+3, r18	; 0x03
    50c6:	3c 83       	std	Y+4, r19	; 0x04
    50c8:	4d 83       	std	Y+5, r20	; 0x05
    50ca:	5e 83       	std	Y+6, r21	; 0x06
    50cc:	6f 83       	std	Y+7, r22	; 0x07
    50ce:	78 87       	std	Y+8, r23	; 0x08
    50d0:	89 86       	std	Y+9, r8	; 0x09
    50d2:	9a 86       	std	Y+10, r9	; 0x0a
    50d4:	ab 86       	std	Y+11, r10	; 0x0b
    50d6:	bc 86       	std	Y+12, r11	; 0x0c
    50d8:	cd 86       	std	Y+13, r12	; 0x0d
    50da:	de 86       	std	Y+14, r13	; 0x0e
    50dc:	ef 86       	std	Y+15, r14	; 0x0f
    50de:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    50e0:	e9 80       	ldd	r14, Y+1	; 0x01
    50e2:	fa 80       	ldd	r15, Y+2	; 0x02
    50e4:	0b 81       	ldd	r16, Y+3	; 0x03
    50e6:	1c 81       	ldd	r17, Y+4	; 0x04
    50e8:	2d 81       	ldd	r18, Y+5	; 0x05
    50ea:	3e 81       	ldd	r19, Y+6	; 0x06
    50ec:	4f 81       	ldd	r20, Y+7	; 0x07
    50ee:	58 85       	ldd	r21, Y+8	; 0x08
    50f0:	a9 84       	ldd	r10, Y+9	; 0x09
    50f2:	ba 84       	ldd	r11, Y+10	; 0x0a
    50f4:	cb 84       	ldd	r12, Y+11	; 0x0b
    50f6:	dc 84       	ldd	r13, Y+12	; 0x0c
    50f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    50fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    50fc:	af 85       	ldd	r26, Y+15	; 0x0f
    50fe:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    5100:	ea 14       	cp	r14, r10
    5102:	fb 04       	cpc	r15, r11
    5104:	0c 05       	cpc	r16, r12
    5106:	1d 05       	cpc	r17, r13
    5108:	08 f4       	brcc	.+2      	; 0x510c <nrk_time_sub+0x76>
    510a:	40 c0       	rjmp	.+128    	; 0x518c <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    510c:	ae 14       	cp	r10, r14
    510e:	bf 04       	cpc	r11, r15
    5110:	c0 06       	cpc	r12, r16
    5112:	d1 06       	cpc	r13, r17
    5114:	91 f4       	brne	.+36     	; 0x513a <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    5116:	28 17       	cp	r18, r24
    5118:	39 07       	cpc	r19, r25
    511a:	4a 07       	cpc	r20, r26
    511c:	5b 07       	cpc	r21, r27
    511e:	b0 f1       	brcs	.+108    	; 0x518c <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    5120:	28 1b       	sub	r18, r24
    5122:	39 0b       	sbc	r19, r25
    5124:	4a 0b       	sbc	r20, r26
    5126:	5b 0b       	sbc	r21, r27
    5128:	24 83       	std	Z+4, r18	; 0x04
    512a:	35 83       	std	Z+5, r19	; 0x05
    512c:	46 83       	std	Z+6, r20	; 0x06
    512e:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    5130:	10 82       	st	Z, r1
    5132:	11 82       	std	Z+1, r1	; 0x01
    5134:	12 82       	std	Z+2, r1	; 0x02
    5136:	13 82       	std	Z+3, r1	; 0x03
    5138:	27 c0       	rjmp	.+78     	; 0x5188 <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    513a:	28 17       	cp	r18, r24
    513c:	39 07       	cpc	r19, r25
    513e:	4a 07       	cpc	r20, r26
    5140:	5b 07       	cpc	r21, r27
    5142:	90 f4       	brcc	.+36     	; 0x5168 <nrk_time_sub+0xd2>
{
	high.secs--;
    5144:	08 94       	sec
    5146:	e1 08       	sbc	r14, r1
    5148:	f1 08       	sbc	r15, r1
    514a:	01 09       	sbc	r16, r1
    514c:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    514e:	ea 18       	sub	r14, r10
    5150:	fb 08       	sbc	r15, r11
    5152:	0c 09       	sbc	r16, r12
    5154:	1d 09       	sbc	r17, r13
    5156:	e0 82       	st	Z, r14
    5158:	f1 82       	std	Z+1, r15	; 0x01
    515a:	02 83       	std	Z+2, r16	; 0x02
    515c:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    515e:	20 50       	subi	r18, 0x00	; 0
    5160:	36 43       	sbci	r19, 0x36	; 54
    5162:	45 46       	sbci	r20, 0x65	; 101
    5164:	54 4c       	sbci	r21, 0xC4	; 196
    5166:	08 c0       	rjmp	.+16     	; 0x5178 <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    5168:	ea 18       	sub	r14, r10
    516a:	fb 08       	sbc	r15, r11
    516c:	0c 09       	sbc	r16, r12
    516e:	1d 09       	sbc	r17, r13
    5170:	e0 82       	st	Z, r14
    5172:	f1 82       	std	Z+1, r15	; 0x01
    5174:	02 83       	std	Z+2, r16	; 0x02
    5176:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    5178:	28 1b       	sub	r18, r24
    517a:	39 0b       	sbc	r19, r25
    517c:	4a 0b       	sbc	r20, r26
    517e:	5b 0b       	sbc	r21, r27
    5180:	24 83       	std	Z+4, r18	; 0x04
    5182:	35 83       	std	Z+5, r19	; 0x05
    5184:	46 83       	std	Z+6, r20	; 0x06
    5186:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    5188:	81 e0       	ldi	r24, 0x01	; 1
    518a:	01 c0       	rjmp	.+2      	; 0x518e <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    518c:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    518e:	60 96       	adiw	r28, 0x10	; 16
    5190:	0f b6       	in	r0, 0x3f	; 63
    5192:	f8 94       	cli
    5194:	de bf       	out	0x3e, r29	; 62
    5196:	0f be       	out	0x3f, r0	; 63
    5198:	cd bf       	out	0x3d, r28	; 61
    519a:	cf 91       	pop	r28
    519c:	df 91       	pop	r29
    519e:	1f 91       	pop	r17
    51a0:	0f 91       	pop	r16
    51a2:	ff 90       	pop	r15
    51a4:	ef 90       	pop	r14
    51a6:	df 90       	pop	r13
    51a8:	cf 90       	pop	r12
    51aa:	bf 90       	pop	r11
    51ac:	af 90       	pop	r10
    51ae:	9f 90       	pop	r9
    51b0:	8f 90       	pop	r8
    51b2:	08 95       	ret

000051b4 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    51b4:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    51b6:	14 c0       	rjmp	.+40     	; 0x51e0 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    51b8:	20 50       	subi	r18, 0x00	; 0
    51ba:	3a 4c       	sbci	r19, 0xCA	; 202
    51bc:	4a 49       	sbci	r20, 0x9A	; 154
    51be:	5b 43       	sbci	r21, 0x3B	; 59
    51c0:	24 83       	std	Z+4, r18	; 0x04
    51c2:	35 83       	std	Z+5, r19	; 0x05
    51c4:	46 83       	std	Z+6, r20	; 0x06
    51c6:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    51c8:	20 81       	ld	r18, Z
    51ca:	31 81       	ldd	r19, Z+1	; 0x01
    51cc:	42 81       	ldd	r20, Z+2	; 0x02
    51ce:	53 81       	ldd	r21, Z+3	; 0x03
    51d0:	2f 5f       	subi	r18, 0xFF	; 255
    51d2:	3f 4f       	sbci	r19, 0xFF	; 255
    51d4:	4f 4f       	sbci	r20, 0xFF	; 255
    51d6:	5f 4f       	sbci	r21, 0xFF	; 255
    51d8:	20 83       	st	Z, r18
    51da:	31 83       	std	Z+1, r19	; 0x01
    51dc:	42 83       	std	Z+2, r20	; 0x02
    51de:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    51e0:	24 81       	ldd	r18, Z+4	; 0x04
    51e2:	35 81       	ldd	r19, Z+5	; 0x05
    51e4:	46 81       	ldd	r20, Z+6	; 0x06
    51e6:	57 81       	ldd	r21, Z+7	; 0x07
    51e8:	20 30       	cpi	r18, 0x00	; 0
    51ea:	8a ec       	ldi	r24, 0xCA	; 202
    51ec:	38 07       	cpc	r19, r24
    51ee:	8a e9       	ldi	r24, 0x9A	; 154
    51f0:	48 07       	cpc	r20, r24
    51f2:	8b e3       	ldi	r24, 0x3B	; 59
    51f4:	58 07       	cpc	r21, r24
    51f6:	00 f7       	brcc	.-64     	; 0x51b8 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    51f8:	08 95       	ret

000051fa <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    51fa:	8f 92       	push	r8
    51fc:	9f 92       	push	r9
    51fe:	af 92       	push	r10
    5200:	bf 92       	push	r11
    5202:	cf 92       	push	r12
    5204:	df 92       	push	r13
    5206:	ef 92       	push	r14
    5208:	ff 92       	push	r15
    520a:	0f 93       	push	r16
    520c:	1f 93       	push	r17
    520e:	df 93       	push	r29
    5210:	cf 93       	push	r28
    5212:	cd b7       	in	r28, 0x3d	; 61
    5214:	de b7       	in	r29, 0x3e	; 62
    5216:	60 97       	sbiw	r28, 0x10	; 16
    5218:	0f b6       	in	r0, 0x3f	; 63
    521a:	f8 94       	cli
    521c:	de bf       	out	0x3e, r29	; 62
    521e:	0f be       	out	0x3f, r0	; 63
    5220:	cd bf       	out	0x3d, r28	; 61
    5222:	09 83       	std	Y+1, r16	; 0x01
    5224:	1a 83       	std	Y+2, r17	; 0x02
    5226:	2b 83       	std	Y+3, r18	; 0x03
    5228:	3c 83       	std	Y+4, r19	; 0x04
    522a:	4d 83       	std	Y+5, r20	; 0x05
    522c:	5e 83       	std	Y+6, r21	; 0x06
    522e:	6f 83       	std	Y+7, r22	; 0x07
    5230:	78 87       	std	Y+8, r23	; 0x08
    5232:	89 86       	std	Y+9, r8	; 0x09
    5234:	9a 86       	std	Y+10, r9	; 0x0a
    5236:	ab 86       	std	Y+11, r10	; 0x0b
    5238:	bc 86       	std	Y+12, r11	; 0x0c
    523a:	cd 86       	std	Y+13, r12	; 0x0d
    523c:	de 86       	std	Y+14, r13	; 0x0e
    523e:	ef 86       	std	Y+15, r14	; 0x0f
    5240:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    5242:	29 85       	ldd	r18, Y+9	; 0x09
    5244:	3a 85       	ldd	r19, Y+10	; 0x0a
    5246:	4b 85       	ldd	r20, Y+11	; 0x0b
    5248:	5c 85       	ldd	r21, Y+12	; 0x0c
    524a:	e9 80       	ldd	r14, Y+1	; 0x01
    524c:	fa 80       	ldd	r15, Y+2	; 0x02
    524e:	0b 81       	ldd	r16, Y+3	; 0x03
    5250:	1c 81       	ldd	r17, Y+4	; 0x04
    5252:	2e 0d       	add	r18, r14
    5254:	3f 1d       	adc	r19, r15
    5256:	40 1f       	adc	r20, r16
    5258:	51 1f       	adc	r21, r17
    525a:	fc 01       	movw	r30, r24
    525c:	20 83       	st	Z, r18
    525e:	31 83       	std	Z+1, r19	; 0x01
    5260:	42 83       	std	Z+2, r20	; 0x02
    5262:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    5264:	2d 85       	ldd	r18, Y+13	; 0x0d
    5266:	3e 85       	ldd	r19, Y+14	; 0x0e
    5268:	4f 85       	ldd	r20, Y+15	; 0x0f
    526a:	58 89       	ldd	r21, Y+16	; 0x10
    526c:	ed 80       	ldd	r14, Y+5	; 0x05
    526e:	fe 80       	ldd	r15, Y+6	; 0x06
    5270:	0f 81       	ldd	r16, Y+7	; 0x07
    5272:	18 85       	ldd	r17, Y+8	; 0x08
    5274:	2e 0d       	add	r18, r14
    5276:	3f 1d       	adc	r19, r15
    5278:	40 1f       	adc	r20, r16
    527a:	51 1f       	adc	r21, r17
    527c:	24 83       	std	Z+4, r18	; 0x04
    527e:	35 83       	std	Z+5, r19	; 0x05
    5280:	46 83       	std	Z+6, r20	; 0x06
    5282:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    5284:	0e 94 da 28 	call	0x51b4	; 0x51b4 <nrk_time_compact_nanos>
return NRK_OK;
}
    5288:	81 e0       	ldi	r24, 0x01	; 1
    528a:	60 96       	adiw	r28, 0x10	; 16
    528c:	0f b6       	in	r0, 0x3f	; 63
    528e:	f8 94       	cli
    5290:	de bf       	out	0x3e, r29	; 62
    5292:	0f be       	out	0x3f, r0	; 63
    5294:	cd bf       	out	0x3d, r28	; 61
    5296:	cf 91       	pop	r28
    5298:	df 91       	pop	r29
    529a:	1f 91       	pop	r17
    529c:	0f 91       	pop	r16
    529e:	ff 90       	pop	r15
    52a0:	ef 90       	pop	r14
    52a2:	df 90       	pop	r13
    52a4:	cf 90       	pop	r12
    52a6:	bf 90       	pop	r11
    52a8:	af 90       	pop	r10
    52aa:	9f 90       	pop	r9
    52ac:	8f 90       	pop	r8
    52ae:	08 95       	ret

000052b0 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    52b0:	60 93 f2 06 	sts	0x06F2, r22
    52b4:	70 93 f3 06 	sts	0x06F3, r23
    52b8:	80 93 f4 06 	sts	0x06F4, r24
    52bc:	90 93 f5 06 	sts	0x06F5, r25
  nrk_system_time.nano_secs=nano_secs;
    52c0:	20 93 f6 06 	sts	0x06F6, r18
    52c4:	30 93 f7 06 	sts	0x06F7, r19
    52c8:	40 93 f8 06 	sts	0x06F8, r20
    52cc:	50 93 f9 06 	sts	0x06F9, r21
}
    52d0:	08 95       	ret

000052d2 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    52d2:	8f 92       	push	r8
    52d4:	9f 92       	push	r9
    52d6:	af 92       	push	r10
    52d8:	bf 92       	push	r11
    52da:	cf 92       	push	r12
    52dc:	df 92       	push	r13
    52de:	ef 92       	push	r14
    52e0:	ff 92       	push	r15
    52e2:	0f 93       	push	r16
    52e4:	1f 93       	push	r17
    52e6:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    52e8:	20 81       	ld	r18, Z
    52ea:	31 81       	ldd	r19, Z+1	; 0x01
    52ec:	42 81       	ldd	r20, Z+2	; 0x02
    52ee:	53 81       	ldd	r21, Z+3	; 0x03
    52f0:	64 81       	ldd	r22, Z+4	; 0x04
    52f2:	75 81       	ldd	r23, Z+5	; 0x05
    52f4:	86 81       	ldd	r24, Z+6	; 0x06
    52f6:	97 81       	ldd	r25, Z+7	; 0x07
    52f8:	21 15       	cp	r18, r1
    52fa:	31 05       	cpc	r19, r1
    52fc:	41 05       	cpc	r20, r1
    52fe:	51 05       	cpc	r21, r1
    5300:	09 f4       	brne	.+2      	; 0x5304 <_nrk_time_to_ticks+0x32>
    5302:	61 c0       	rjmp	.+194    	; 0x53c6 <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    5304:	22 34       	cpi	r18, 0x42	; 66
    5306:	31 05       	cpc	r19, r1
    5308:	41 05       	cpc	r20, r1
    530a:	51 05       	cpc	r21, r1
    530c:	08 f0       	brcs	.+2      	; 0x5310 <_nrk_time_to_ticks+0x3e>
    530e:	62 c0       	rjmp	.+196    	; 0x53d4 <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    5310:	5b 01       	movw	r10, r22
    5312:	6c 01       	movw	r12, r24
    5314:	ee 24       	eor	r14, r14
    5316:	ff 24       	eor	r15, r15
    5318:	87 01       	movw	r16, r14
    531a:	60 e0       	ldi	r22, 0x00	; 0
    531c:	38 c0       	rjmp	.+112    	; 0x538e <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    531e:	8a 2c       	mov	r8, r10
    5320:	ab 2d       	mov	r26, r11
    5322:	a6 53       	subi	r26, 0x36	; 54
    5324:	f1 e0       	ldi	r31, 0x01	; 1
    5326:	ab 15       	cp	r26, r11
    5328:	08 f0       	brcs	.+2      	; 0x532c <_nrk_time_to_ticks+0x5a>
    532a:	f0 e0       	ldi	r31, 0x00	; 0
    532c:	8c 2d       	mov	r24, r12
    532e:	86 56       	subi	r24, 0x66	; 102
    5330:	91 e0       	ldi	r25, 0x01	; 1
    5332:	8c 15       	cp	r24, r12
    5334:	08 f0       	brcs	.+2      	; 0x5338 <_nrk_time_to_ticks+0x66>
    5336:	90 e0       	ldi	r25, 0x00	; 0
    5338:	f8 0f       	add	r31, r24
    533a:	71 e0       	ldi	r23, 0x01	; 1
    533c:	f8 17       	cp	r31, r24
    533e:	08 f0       	brcs	.+2      	; 0x5342 <_nrk_time_to_ticks+0x70>
    5340:	70 e0       	ldi	r23, 0x00	; 0
    5342:	97 2b       	or	r25, r23
    5344:	7d 2d       	mov	r23, r13
    5346:	75 5c       	subi	r23, 0xC5	; 197
    5348:	e1 e0       	ldi	r30, 0x01	; 1
    534a:	7d 15       	cp	r23, r13
    534c:	08 f0       	brcs	.+2      	; 0x5350 <_nrk_time_to_ticks+0x7e>
    534e:	e0 e0       	ldi	r30, 0x00	; 0
    5350:	97 0f       	add	r25, r23
    5352:	81 e0       	ldi	r24, 0x01	; 1
    5354:	97 17       	cp	r25, r23
    5356:	08 f0       	brcs	.+2      	; 0x535a <_nrk_time_to_ticks+0x88>
    5358:	80 e0       	ldi	r24, 0x00	; 0
    535a:	8e 2b       	or	r24, r30
    535c:	8e 0d       	add	r24, r14
    535e:	e1 e0       	ldi	r30, 0x01	; 1
    5360:	8e 15       	cp	r24, r14
    5362:	08 f0       	brcs	.+2      	; 0x5366 <_nrk_time_to_ticks+0x94>
    5364:	e0 e0       	ldi	r30, 0x00	; 0
    5366:	ef 0d       	add	r30, r15
    5368:	71 e0       	ldi	r23, 0x01	; 1
    536a:	ef 15       	cp	r30, r15
    536c:	08 f0       	brcs	.+2      	; 0x5370 <_nrk_time_to_ticks+0x9e>
    536e:	70 e0       	ldi	r23, 0x00	; 0
    5370:	70 0f       	add	r23, r16
    5372:	b1 e0       	ldi	r27, 0x01	; 1
    5374:	70 17       	cp	r23, r16
    5376:	08 f0       	brcs	.+2      	; 0x537a <_nrk_time_to_ticks+0xa8>
    5378:	b0 e0       	ldi	r27, 0x00	; 0
    537a:	b1 0f       	add	r27, r17
    537c:	a8 2c       	mov	r10, r8
    537e:	ba 2e       	mov	r11, r26
    5380:	cf 2e       	mov	r12, r31
    5382:	d9 2e       	mov	r13, r25
    5384:	e8 2e       	mov	r14, r24
    5386:	fe 2e       	mov	r15, r30
    5388:	07 2f       	mov	r16, r23
    538a:	1b 2f       	mov	r17, r27
    538c:	6f 5f       	subi	r22, 0xFF	; 255
    538e:	86 2f       	mov	r24, r22
    5390:	90 e0       	ldi	r25, 0x00	; 0
    5392:	a0 e0       	ldi	r26, 0x00	; 0
    5394:	b0 e0       	ldi	r27, 0x00	; 0
    5396:	82 17       	cp	r24, r18
    5398:	93 07       	cpc	r25, r19
    539a:	a4 07       	cpc	r26, r20
    539c:	b5 07       	cpc	r27, r21
    539e:	08 f4       	brcc	.+2      	; 0x53a2 <_nrk_time_to_ticks+0xd0>
    53a0:	be cf       	rjmp	.-132    	; 0x531e <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    53a2:	95 01       	movw	r18, r10
    53a4:	a6 01       	movw	r20, r12
    53a6:	b7 01       	movw	r22, r14
    53a8:	c8 01       	movw	r24, r16
    53aa:	a3 eb       	ldi	r26, 0xB3	; 179
    53ac:	aa 2e       	mov	r10, r26
    53ae:	f6 ee       	ldi	r31, 0xE6	; 230
    53b0:	bf 2e       	mov	r11, r31
    53b2:	ee e0       	ldi	r30, 0x0E	; 14
    53b4:	ce 2e       	mov	r12, r30
    53b6:	dd 24       	eor	r13, r13
    53b8:	ee 24       	eor	r14, r14
    53ba:	ff 24       	eor	r15, r15
    53bc:	00 e0       	ldi	r16, 0x00	; 0
    53be:	10 e0       	ldi	r17, 0x00	; 0
    53c0:	0e 94 be 3c 	call	0x797c	; 0x797c <__udivdi3>
    53c4:	09 c0       	rjmp	.+18     	; 0x53d8 <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    53c6:	23 eb       	ldi	r18, 0xB3	; 179
    53c8:	36 ee       	ldi	r19, 0xE6	; 230
    53ca:	4e e0       	ldi	r20, 0x0E	; 14
    53cc:	50 e0       	ldi	r21, 0x00	; 0
    53ce:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    53d2:	02 c0       	rjmp	.+4      	; 0x53d8 <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    53d4:	20 e0       	ldi	r18, 0x00	; 0
    53d6:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    53d8:	c9 01       	movw	r24, r18
    53da:	1f 91       	pop	r17
    53dc:	0f 91       	pop	r16
    53de:	ff 90       	pop	r15
    53e0:	ef 90       	pop	r14
    53e2:	df 90       	pop	r13
    53e4:	cf 90       	pop	r12
    53e6:	bf 90       	pop	r11
    53e8:	af 90       	pop	r10
    53ea:	9f 90       	pop	r9
    53ec:	8f 90       	pop	r8
    53ee:	08 95       	ret

000053f0 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    53f0:	ef 92       	push	r14
    53f2:	ff 92       	push	r15
    53f4:	0f 93       	push	r16
    53f6:	1f 93       	push	r17
    53f8:	df 93       	push	r29
    53fa:	cf 93       	push	r28
    53fc:	cd b7       	in	r28, 0x3d	; 61
    53fe:	de b7       	in	r29, 0x3e	; 62
    5400:	28 97       	sbiw	r28, 0x08	; 8
    5402:	0f b6       	in	r0, 0x3f	; 63
    5404:	f8 94       	cli
    5406:	de bf       	out	0x3e, r29	; 62
    5408:	0f be       	out	0x3f, r0	; 63
    540a:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    540c:	7b 01       	movw	r14, r22
    540e:	8c 01       	movw	r16, r24
    5410:	ba e0       	ldi	r27, 0x0A	; 10
    5412:	16 95       	lsr	r17
    5414:	07 95       	ror	r16
    5416:	f7 94       	ror	r15
    5418:	e7 94       	ror	r14
    541a:	ba 95       	dec	r27
    541c:	d1 f7       	brne	.-12     	; 0x5412 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    541e:	e9 82       	std	Y+1, r14	; 0x01
    5420:	fa 82       	std	Y+2, r15	; 0x02
    5422:	0b 83       	std	Y+3, r16	; 0x03
    5424:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    5426:	73 70       	andi	r23, 0x03	; 3
    5428:	80 70       	andi	r24, 0x00	; 0
    542a:	90 70       	andi	r25, 0x00	; 0
    542c:	23 eb       	ldi	r18, 0xB3	; 179
    542e:	36 ee       	ldi	r19, 0xE6	; 230
    5430:	4e e0       	ldi	r20, 0x0E	; 14
    5432:	50 e0       	ldi	r21, 0x00	; 0
    5434:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5438:	6d 83       	std	Y+5, r22	; 0x05
    543a:	7e 83       	std	Y+6, r23	; 0x06
    543c:	8f 83       	std	Y+7, r24	; 0x07
    543e:	98 87       	std	Y+8, r25	; 0x08
    5440:	2e 2d       	mov	r18, r14
    5442:	3a 81       	ldd	r19, Y+2	; 0x02
    5444:	4b 81       	ldd	r20, Y+3	; 0x03
    5446:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    5448:	28 96       	adiw	r28, 0x08	; 8
    544a:	0f b6       	in	r0, 0x3f	; 63
    544c:	f8 94       	cli
    544e:	de bf       	out	0x3e, r29	; 62
    5450:	0f be       	out	0x3f, r0	; 63
    5452:	cd bf       	out	0x3d, r28	; 61
    5454:	cf 91       	pop	r28
    5456:	df 91       	pop	r29
    5458:	1f 91       	pop	r17
    545a:	0f 91       	pop	r16
    545c:	ff 90       	pop	r15
    545e:	ef 90       	pop	r14
    5460:	08 95       	ret

00005462 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    5462:	8f 92       	push	r8
    5464:	9f 92       	push	r9
    5466:	af 92       	push	r10
    5468:	bf 92       	push	r11
    546a:	cf 92       	push	r12
    546c:	df 92       	push	r13
    546e:	ef 92       	push	r14
    5470:	ff 92       	push	r15
    5472:	0f 93       	push	r16
    5474:	1f 93       	push	r17
    5476:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    5478:	20 81       	ld	r18, Z
    547a:	31 81       	ldd	r19, Z+1	; 0x01
    547c:	42 81       	ldd	r20, Z+2	; 0x02
    547e:	53 81       	ldd	r21, Z+3	; 0x03
    5480:	64 81       	ldd	r22, Z+4	; 0x04
    5482:	75 81       	ldd	r23, Z+5	; 0x05
    5484:	86 81       	ldd	r24, Z+6	; 0x06
    5486:	97 81       	ldd	r25, Z+7	; 0x07
    5488:	21 15       	cp	r18, r1
    548a:	31 05       	cpc	r19, r1
    548c:	41 05       	cpc	r20, r1
    548e:	51 05       	cpc	r21, r1
    5490:	09 f4       	brne	.+2      	; 0x5494 <_nrk_time_to_ticks_long+0x32>
    5492:	5b c0       	rjmp	.+182    	; 0x554a <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    5494:	5b 01       	movw	r10, r22
    5496:	6c 01       	movw	r12, r24
    5498:	ee 24       	eor	r14, r14
    549a:	ff 24       	eor	r15, r15
    549c:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    549e:	60 e0       	ldi	r22, 0x00	; 0
    54a0:	38 c0       	rjmp	.+112    	; 0x5512 <_nrk_time_to_ticks_long+0xb0>
    54a2:	8a 2c       	mov	r8, r10
    54a4:	ab 2d       	mov	r26, r11
    54a6:	a6 53       	subi	r26, 0x36	; 54
    54a8:	f1 e0       	ldi	r31, 0x01	; 1
    54aa:	ab 15       	cp	r26, r11
    54ac:	08 f0       	brcs	.+2      	; 0x54b0 <_nrk_time_to_ticks_long+0x4e>
    54ae:	f0 e0       	ldi	r31, 0x00	; 0
    54b0:	8c 2d       	mov	r24, r12
    54b2:	86 56       	subi	r24, 0x66	; 102
    54b4:	91 e0       	ldi	r25, 0x01	; 1
    54b6:	8c 15       	cp	r24, r12
    54b8:	08 f0       	brcs	.+2      	; 0x54bc <_nrk_time_to_ticks_long+0x5a>
    54ba:	90 e0       	ldi	r25, 0x00	; 0
    54bc:	f8 0f       	add	r31, r24
    54be:	71 e0       	ldi	r23, 0x01	; 1
    54c0:	f8 17       	cp	r31, r24
    54c2:	08 f0       	brcs	.+2      	; 0x54c6 <_nrk_time_to_ticks_long+0x64>
    54c4:	70 e0       	ldi	r23, 0x00	; 0
    54c6:	97 2b       	or	r25, r23
    54c8:	7d 2d       	mov	r23, r13
    54ca:	75 5c       	subi	r23, 0xC5	; 197
    54cc:	e1 e0       	ldi	r30, 0x01	; 1
    54ce:	7d 15       	cp	r23, r13
    54d0:	08 f0       	brcs	.+2      	; 0x54d4 <_nrk_time_to_ticks_long+0x72>
    54d2:	e0 e0       	ldi	r30, 0x00	; 0
    54d4:	97 0f       	add	r25, r23
    54d6:	81 e0       	ldi	r24, 0x01	; 1
    54d8:	97 17       	cp	r25, r23
    54da:	08 f0       	brcs	.+2      	; 0x54de <_nrk_time_to_ticks_long+0x7c>
    54dc:	80 e0       	ldi	r24, 0x00	; 0
    54de:	8e 2b       	or	r24, r30
    54e0:	8e 0d       	add	r24, r14
    54e2:	e1 e0       	ldi	r30, 0x01	; 1
    54e4:	8e 15       	cp	r24, r14
    54e6:	08 f0       	brcs	.+2      	; 0x54ea <_nrk_time_to_ticks_long+0x88>
    54e8:	e0 e0       	ldi	r30, 0x00	; 0
    54ea:	ef 0d       	add	r30, r15
    54ec:	71 e0       	ldi	r23, 0x01	; 1
    54ee:	ef 15       	cp	r30, r15
    54f0:	08 f0       	brcs	.+2      	; 0x54f4 <_nrk_time_to_ticks_long+0x92>
    54f2:	70 e0       	ldi	r23, 0x00	; 0
    54f4:	70 0f       	add	r23, r16
    54f6:	b1 e0       	ldi	r27, 0x01	; 1
    54f8:	70 17       	cp	r23, r16
    54fa:	08 f0       	brcs	.+2      	; 0x54fe <_nrk_time_to_ticks_long+0x9c>
    54fc:	b0 e0       	ldi	r27, 0x00	; 0
    54fe:	b1 0f       	add	r27, r17
    5500:	a8 2c       	mov	r10, r8
    5502:	ba 2e       	mov	r11, r26
    5504:	cf 2e       	mov	r12, r31
    5506:	d9 2e       	mov	r13, r25
    5508:	e8 2e       	mov	r14, r24
    550a:	fe 2e       	mov	r15, r30
    550c:	07 2f       	mov	r16, r23
    550e:	1b 2f       	mov	r17, r27
    5510:	6f 5f       	subi	r22, 0xFF	; 255
    5512:	86 2f       	mov	r24, r22
    5514:	90 e0       	ldi	r25, 0x00	; 0
    5516:	a0 e0       	ldi	r26, 0x00	; 0
    5518:	b0 e0       	ldi	r27, 0x00	; 0
    551a:	82 17       	cp	r24, r18
    551c:	93 07       	cpc	r25, r19
    551e:	a4 07       	cpc	r26, r20
    5520:	b5 07       	cpc	r27, r21
    5522:	08 f4       	brcc	.+2      	; 0x5526 <_nrk_time_to_ticks_long+0xc4>
    5524:	be cf       	rjmp	.-132    	; 0x54a2 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    5526:	95 01       	movw	r18, r10
    5528:	a6 01       	movw	r20, r12
    552a:	b7 01       	movw	r22, r14
    552c:	c8 01       	movw	r24, r16
    552e:	e3 eb       	ldi	r30, 0xB3	; 179
    5530:	ae 2e       	mov	r10, r30
    5532:	06 ee       	ldi	r16, 0xE6	; 230
    5534:	b0 2e       	mov	r11, r16
    5536:	1e e0       	ldi	r17, 0x0E	; 14
    5538:	c1 2e       	mov	r12, r17
    553a:	dd 24       	eor	r13, r13
    553c:	ee 24       	eor	r14, r14
    553e:	ff 24       	eor	r15, r15
    5540:	00 e0       	ldi	r16, 0x00	; 0
    5542:	10 e0       	ldi	r17, 0x00	; 0
    5544:	0e 94 be 3c 	call	0x797c	; 0x797c <__udivdi3>
    5548:	06 c0       	rjmp	.+12     	; 0x5556 <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    554a:	23 eb       	ldi	r18, 0xB3	; 179
    554c:	36 ee       	ldi	r19, 0xE6	; 230
    554e:	4e e0       	ldi	r20, 0x0E	; 14
    5550:	50 e0       	ldi	r21, 0x00	; 0
    5552:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    5556:	b9 01       	movw	r22, r18
    5558:	ca 01       	movw	r24, r20
}
return ticks;
}
    555a:	1f 91       	pop	r17
    555c:	0f 91       	pop	r16
    555e:	ff 90       	pop	r15
    5560:	ef 90       	pop	r14
    5562:	df 90       	pop	r13
    5564:	cf 90       	pop	r12
    5566:	bf 90       	pop	r11
    5568:	af 90       	pop	r10
    556a:	9f 90       	pop	r9
    556c:	8f 90       	pop	r8
    556e:	08 95       	ret

00005570 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    5570:	0f 93       	push	r16
    5572:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    5574:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    5576:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    5578:	0e 94 b6 20 	call	0x416c	; 0x416c <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    557c:	0e 94 69 2f 	call	0x5ed2	; 0x5ed2 <_nrk_get_next_wakeup>
    5580:	85 31       	cpi	r24, 0x15	; 21
    5582:	28 f4       	brcc	.+10     	; 0x558e <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    5584:	00 93 ef 06 	sts	0x06EF, r16
	    nrk_idle();
    5588:	0e 94 db 30 	call	0x61b6	; 0x61b6 <nrk_idle>
    558c:	08 c0       	rjmp	.+16     	; 0x559e <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    558e:	8a e0       	ldi	r24, 0x0A	; 10
    5590:	90 e0       	ldi	r25, 0x00	; 0
    5592:	0e 94 d8 2e 	call	0x5db0	; 0x5db0 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    5596:	10 93 ef 06 	sts	0x06EF, r17
	    nrk_sleep();
    559a:	0e 94 cf 30 	call	0x619e	; 0x619e <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    559e:	80 91 47 05 	lds	r24, 0x0547
    55a2:	85 35       	cpi	r24, 0x55	; 85
    55a4:	19 f0       	breq	.+6      	; 0x55ac <nrk_idle_task+0x3c>
    55a6:	88 e0       	ldi	r24, 0x08	; 8
    55a8:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    55ac:	80 91 7e 10 	lds	r24, 0x107E
    55b0:	85 35       	cpi	r24, 0x55	; 85
    55b2:	11 f3       	breq	.-60     	; 0x5578 <nrk_idle_task+0x8>
    55b4:	88 e0       	ldi	r24, 0x08	; 8
    55b6:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <nrk_error_add>
    55ba:	de cf       	rjmp	.-68     	; 0x5578 <nrk_idle_task+0x8>

000055bc <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    55bc:	4f 92       	push	r4
    55be:	5f 92       	push	r5
    55c0:	6f 92       	push	r6
    55c2:	7f 92       	push	r7
    55c4:	8f 92       	push	r8
    55c6:	9f 92       	push	r9
    55c8:	af 92       	push	r10
    55ca:	bf 92       	push	r11
    55cc:	cf 92       	push	r12
    55ce:	df 92       	push	r13
    55d0:	ef 92       	push	r14
    55d2:	ff 92       	push	r15
    55d4:	0f 93       	push	r16
    55d6:	1f 93       	push	r17
    55d8:	df 93       	push	r29
    55da:	cf 93       	push	r28
    55dc:	0f 92       	push	r0
    55de:	cd b7       	in	r28, 0x3d	; 61
    55e0:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    55e2:	0e 94 68 2f 	call	0x5ed0	; 0x5ed0 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    55e6:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    55ea:	8a ef       	ldi	r24, 0xFA	; 250
    55ec:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    55f0:	0e 94 c8 30 	call	0x6190	; 0x6190 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    55f4:	0e 94 68 2d 	call	0x5ad0	; 0x5ad0 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    55f8:	00 91 45 05 	lds	r16, 0x0545
    55fc:	60 2f       	mov	r22, r16
    55fe:	70 e0       	ldi	r23, 0x00	; 0
    5600:	80 e0       	ldi	r24, 0x00	; 0
    5602:	90 e0       	ldi	r25, 0x00	; 0
    5604:	23 eb       	ldi	r18, 0xB3	; 179
    5606:	36 ee       	ldi	r19, 0xE6	; 230
    5608:	4e e0       	ldi	r20, 0x0E	; 14
    560a:	50 e0       	ldi	r21, 0x00	; 0
    560c:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    5610:	6b 01       	movw	r12, r22
    5612:	7c 01       	movw	r14, r24
    5614:	80 91 f6 06 	lds	r24, 0x06F6
    5618:	90 91 f7 06 	lds	r25, 0x06F7
    561c:	a0 91 f8 06 	lds	r26, 0x06F8
    5620:	b0 91 f9 06 	lds	r27, 0x06F9
    5624:	c8 0e       	add	r12, r24
    5626:	d9 1e       	adc	r13, r25
    5628:	ea 1e       	adc	r14, r26
    562a:	fb 1e       	adc	r15, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    562c:	c7 01       	movw	r24, r14
    562e:	b6 01       	movw	r22, r12
    5630:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    5634:	c6 1a       	sub	r12, r22
    5636:	d7 0a       	sbc	r13, r23
    5638:	e8 0a       	sbc	r14, r24
    563a:	f9 0a       	sbc	r15, r25
    563c:	c0 92 f6 06 	sts	0x06F6, r12
    5640:	d0 92 f7 06 	sts	0x06F7, r13
    5644:	e0 92 f8 06 	sts	0x06F8, r14
    5648:	f0 92 f9 06 	sts	0x06F9, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    564c:	e0 91 fb 06 	lds	r30, 0x06FB
    5650:	f0 91 fc 06 	lds	r31, 0x06FC
    5654:	80 85       	ldd	r24, Z+8	; 0x08
    5656:	88 23       	and	r24, r24
    5658:	81 f5       	brne	.+96     	; 0x56ba <_nrk_scheduler+0xfe>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    565a:	80 91 ef 06 	lds	r24, 0x06EF
    565e:	82 30       	cpi	r24, 0x02	; 2
    5660:	19 f4       	brne	.+6      	; 0x5668 <_nrk_scheduler+0xac>
    5662:	80 2f       	mov	r24, r16
    5664:	0e 94 db 16 	call	0x2db6	; 0x2db6 <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5668:	e0 91 fb 06 	lds	r30, 0x06FB
    566c:	f0 91 fc 06 	lds	r31, 0x06FC
    5670:	80 85       	ldd	r24, Z+8	; 0x08
    5672:	60 91 45 05 	lds	r22, 0x0545
    5676:	0e 94 c0 17 	call	0x2f80	; 0x2f80 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    567a:	e0 91 fb 06 	lds	r30, 0x06FB
    567e:	f0 91 fc 06 	lds	r31, 0x06FC
    5682:	80 85       	ldd	r24, Z+8	; 0x08
    5684:	60 e0       	ldi	r22, 0x00	; 0
    5686:	0e 94 8d 18 	call	0x311a	; 0x311a <_nrk_stats_task_suspend>
    568a:	80 91 f2 06 	lds	r24, 0x06F2
    568e:	90 91 f3 06 	lds	r25, 0x06F3
    5692:	a0 91 f4 06 	lds	r26, 0x06F4
    5696:	b0 91 f5 06 	lds	r27, 0x06F5
    569a:	c0 90 f6 06 	lds	r12, 0x06F6
    569e:	d0 90 f7 06 	lds	r13, 0x06F7
    56a2:	e0 90 f8 06 	lds	r14, 0x06F8
    56a6:	f0 90 f9 06 	lds	r15, 0x06F9

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    56aa:	63 eb       	ldi	r22, 0xB3	; 179
    56ac:	86 2e       	mov	r8, r22
    56ae:	66 ee       	ldi	r22, 0xE6	; 230
    56b0:	96 2e       	mov	r9, r22
    56b2:	6e e0       	ldi	r22, 0x0E	; 14
    56b4:	a6 2e       	mov	r10, r22
    56b6:	b1 2c       	mov	r11, r1
    56b8:	1d c0       	rjmp	.+58     	; 0x56f4 <_nrk_scheduler+0x138>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    56ba:	95 81       	ldd	r25, Z+5	; 0x05
    56bc:	99 23       	and	r25, r25
    56be:	11 f0       	breq	.+4      	; 0x56c4 <_nrk_scheduler+0x108>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    56c0:	60 2f       	mov	r22, r16
    56c2:	e1 cf       	rjmp	.-62     	; 0x5686 <_nrk_scheduler+0xca>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    56c4:	60 2f       	mov	r22, r16
    56c6:	0e 94 c0 17 	call	0x2f80	; 0x2f80 <_nrk_stats_task_preempted>
    56ca:	df cf       	rjmp	.-66     	; 0x568a <_nrk_scheduler+0xce>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    56cc:	80 e0       	ldi	r24, 0x00	; 0
    56ce:	96 e3       	ldi	r25, 0x36	; 54
    56d0:	a5 e6       	ldi	r26, 0x65	; 101
    56d2:	b4 ec       	ldi	r27, 0xC4	; 196
    56d4:	c8 0e       	add	r12, r24
    56d6:	d9 1e       	adc	r13, r25
    56d8:	ea 1e       	adc	r14, r26
    56da:	fb 1e       	adc	r15, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    56dc:	c7 01       	movw	r24, r14
    56de:	b6 01       	movw	r22, r12
    56e0:	a5 01       	movw	r20, r10
    56e2:	94 01       	movw	r18, r8
    56e4:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    56e8:	c6 1a       	sub	r12, r22
    56ea:	d7 0a       	sbc	r13, r23
    56ec:	e8 0a       	sbc	r14, r24
    56ee:	f9 0a       	sbc	r15, r25
    56f0:	d3 01       	movw	r26, r6
    56f2:	c2 01       	movw	r24, r4
    56f4:	2c 01       	movw	r4, r24
    56f6:	3d 01       	movw	r6, r26
    56f8:	08 94       	sec
    56fa:	41 1c       	adc	r4, r1
    56fc:	51 1c       	adc	r5, r1
    56fe:	61 1c       	adc	r6, r1
    5700:	71 1c       	adc	r7, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5702:	e0 e0       	ldi	r30, 0x00	; 0
    5704:	ce 16       	cp	r12, r30
    5706:	ea ec       	ldi	r30, 0xCA	; 202
    5708:	de 06       	cpc	r13, r30
    570a:	ea e9       	ldi	r30, 0x9A	; 154
    570c:	ee 06       	cpc	r14, r30
    570e:	eb e3       	ldi	r30, 0x3B	; 59
    5710:	fe 06       	cpc	r15, r30
    5712:	e0 f6       	brcc	.-72     	; 0x56cc <_nrk_scheduler+0x110>
    5714:	80 93 f2 06 	sts	0x06F2, r24
    5718:	90 93 f3 06 	sts	0x06F3, r25
    571c:	a0 93 f4 06 	sts	0x06F4, r26
    5720:	b0 93 f5 06 	sts	0x06F5, r27
    5724:	c0 92 f6 06 	sts	0x06F6, r12
    5728:	d0 92 f7 06 	sts	0x06F7, r13
    572c:	e0 92 f8 06 	sts	0x06F8, r14
    5730:	f0 92 f9 06 	sts	0x06F9, r15
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    5734:	e0 91 fb 06 	lds	r30, 0x06FB
    5738:	f0 91 fc 06 	lds	r31, 0x06FC
    573c:	85 81       	ldd	r24, Z+5	; 0x05
    573e:	88 23       	and	r24, r24
    5740:	b9 f0       	breq	.+46     	; 0x5770 <_nrk_scheduler+0x1b4>
    5742:	81 85       	ldd	r24, Z+9	; 0x09
    5744:	84 30       	cpi	r24, 0x04	; 4
    5746:	a1 f0       	breq	.+40     	; 0x5770 <_nrk_scheduler+0x1b4>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    5748:	87 81       	ldd	r24, Z+7	; 0x07
    574a:	82 30       	cpi	r24, 0x02	; 2
    574c:	29 f0       	breq	.+10     	; 0x5758 <_nrk_scheduler+0x19c>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    574e:	88 23       	and	r24, r24
    5750:	41 f0       	breq	.+16     	; 0x5762 <_nrk_scheduler+0x1a6>
    5752:	86 81       	ldd	r24, Z+6	; 0x06
    5754:	88 23       	and	r24, r24
    5756:	11 f4       	brne	.+4      	; 0x575c <_nrk_scheduler+0x1a0>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    5758:	85 e0       	ldi	r24, 0x05	; 5
    575a:	01 c0       	rjmp	.+2      	; 0x575e <_nrk_scheduler+0x1a2>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    575c:	83 e0       	ldi	r24, 0x03	; 3
    575e:	81 87       	std	Z+9, r24	; 0x09
    5760:	04 c0       	rjmp	.+8      	; 0x576a <_nrk_scheduler+0x1ae>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5762:	83 e0       	ldi	r24, 0x03	; 3
    5764:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    5766:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    5768:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    576a:	80 85       	ldd	r24, Z+8	; 0x08
    576c:	0e 94 20 25 	call	0x4a40	; 0x4a40 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    5770:	e0 91 fb 06 	lds	r30, 0x06FB
    5774:	f0 91 fc 06 	lds	r31, 0x06FC
    5778:	85 8d       	ldd	r24, Z+29	; 0x1d
    577a:	96 8d       	ldd	r25, Z+30	; 0x1e
    577c:	00 97       	sbiw	r24, 0x00	; 0
    577e:	e9 f1       	breq	.+122    	; 0x57fa <_nrk_scheduler+0x23e>
    5780:	80 85       	ldd	r24, Z+8	; 0x08
    5782:	88 23       	and	r24, r24
    5784:	d1 f1       	breq	.+116    	; 0x57fa <_nrk_scheduler+0x23e>
    5786:	91 85       	ldd	r25, Z+9	; 0x09
    5788:	94 30       	cpi	r25, 0x04	; 4
    578a:	b9 f1       	breq	.+110    	; 0x57fa <_nrk_scheduler+0x23e>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    578c:	41 8d       	ldd	r20, Z+25	; 0x19
    578e:	52 8d       	ldd	r21, Z+26	; 0x1a
    5790:	20 91 45 05 	lds	r18, 0x0545
    5794:	30 e0       	ldi	r19, 0x00	; 0
    5796:	42 17       	cp	r20, r18
    5798:	53 07       	cpc	r21, r19
    579a:	88 f4       	brcc	.+34     	; 0x57be <_nrk_scheduler+0x202>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    579c:	0e 94 18 17 	call	0x2e30	; 0x2e30 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    57a0:	e0 91 fb 06 	lds	r30, 0x06FB
    57a4:	f0 91 fc 06 	lds	r31, 0x06FC
    57a8:	82 e0       	ldi	r24, 0x02	; 2
    57aa:	60 85       	ldd	r22, Z+8	; 0x08
    57ac:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    57b0:	e0 91 fb 06 	lds	r30, 0x06FB
    57b4:	f0 91 fc 06 	lds	r31, 0x06FC
    57b8:	12 8e       	std	Z+26, r1	; 0x1a
    57ba:	11 8e       	std	Z+25, r1	; 0x19
    57bc:	04 c0       	rjmp	.+8      	; 0x57c6 <_nrk_scheduler+0x20a>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    57be:	42 1b       	sub	r20, r18
    57c0:	53 0b       	sbc	r21, r19
    57c2:	52 8f       	std	Z+26, r21	; 0x1a
    57c4:	41 8f       	std	Z+25, r20	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    57c6:	e0 91 fb 06 	lds	r30, 0x06FB
    57ca:	f0 91 fc 06 	lds	r31, 0x06FC
    57ce:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    57d0:	21 8d       	ldd	r18, Z+25	; 0x19
    57d2:	32 8d       	ldd	r19, Z+26	; 0x1a
    57d4:	21 15       	cp	r18, r1
    57d6:	31 05       	cpc	r19, r1
    57d8:	81 f4       	brne	.+32     	; 0x57fa <_nrk_scheduler+0x23e>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    57da:	80 2f       	mov	r24, r16
    57dc:	0e 94 18 17 	call	0x2e30	; 0x2e30 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    57e0:	83 e0       	ldi	r24, 0x03	; 3
    57e2:	60 2f       	mov	r22, r16
    57e4:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    57e8:	e0 91 fb 06 	lds	r30, 0x06FB
    57ec:	f0 91 fc 06 	lds	r31, 0x06FC
    57f0:	83 e0       	ldi	r24, 0x03	; 3
    57f2:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    57f4:	80 2f       	mov	r24, r16
    57f6:	0e 94 20 25 	call	0x4a40	; 0x4a40 <nrk_rem_from_readyQ>
    57fa:	53 e1       	ldi	r21, 0x13	; 19
    57fc:	65 2e       	mov	r6, r21
    57fe:	56 e0       	ldi	r21, 0x06	; 6
    5800:	75 2e       	mov	r7, r21

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5802:	00 e6       	ldi	r16, 0x60	; 96
    5804:	1a ee       	ldi	r17, 0xEA	; 234
    5806:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    5808:	41 e0       	ldi	r20, 0x01	; 1
    580a:	44 2e       	mov	r4, r20
    580c:	51 2c       	mov	r5, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    580e:	3a ef       	ldi	r19, 0xFA	; 250
    5810:	c3 2e       	mov	r12, r19
    5812:	d1 2c       	mov	r13, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    5814:	92 e0       	ldi	r25, 0x02	; 2
    5816:	f9 2e       	mov	r15, r25
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5818:	81 e0       	ldi	r24, 0x01	; 1
    581a:	88 2e       	mov	r8, r24
    581c:	91 2c       	mov	r9, r1
    581e:	a1 2c       	mov	r10, r1
    5820:	b1 2c       	mov	r11, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    5822:	d3 01       	movw	r26, r6
    5824:	13 96       	adiw	r26, 0x03	; 3
    5826:	8c 91       	ld	r24, X
    5828:	13 97       	sbiw	r26, 0x03	; 3
    582a:	8f 3f       	cpi	r24, 0xFF	; 255
    582c:	09 f4       	brne	.+2      	; 0x5830 <_nrk_scheduler+0x274>
    582e:	c4 c0       	rjmp	.+392    	; 0x59b8 <_nrk_scheduler+0x3fc>
        nrk_task_TCB[task_ID].suspend_flag=0;
    5830:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    5832:	88 23       	and	r24, r24
    5834:	09 f4       	brne	.+2      	; 0x5838 <_nrk_scheduler+0x27c>
    5836:	43 c0       	rjmp	.+134    	; 0x58be <_nrk_scheduler+0x302>
    5838:	14 96       	adiw	r26, 0x04	; 4
    583a:	8c 91       	ld	r24, X
    583c:	14 97       	sbiw	r26, 0x04	; 4
    583e:	84 30       	cpi	r24, 0x04	; 4
    5840:	f1 f1       	breq	.+124    	; 0x58be <_nrk_scheduler+0x302>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    5842:	50 96       	adiw	r26, 0x10	; 16
    5844:	4d 91       	ld	r20, X+
    5846:	5c 91       	ld	r21, X
    5848:	51 97       	sbiw	r26, 0x11	; 17
    584a:	80 91 45 05 	lds	r24, 0x0545
    584e:	90 e0       	ldi	r25, 0x00	; 0
    5850:	48 17       	cp	r20, r24
    5852:	59 07       	cpc	r21, r25
    5854:	38 f0       	brcs	.+14     	; 0x5864 <_nrk_scheduler+0x2a8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    5856:	48 1b       	sub	r20, r24
    5858:	59 0b       	sbc	r21, r25
    585a:	51 96       	adiw	r26, 0x11	; 17
    585c:	5c 93       	st	X, r21
    585e:	4e 93       	st	-X, r20
    5860:	50 97       	sbiw	r26, 0x10	; 16
    5862:	03 c0       	rjmp	.+6      	; 0x586a <_nrk_scheduler+0x2ae>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    5864:	f3 01       	movw	r30, r6
    5866:	11 8a       	std	Z+17, r1	; 0x11
    5868:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    586a:	d3 01       	movw	r26, r6
    586c:	52 96       	adiw	r26, 0x12	; 18
    586e:	4d 91       	ld	r20, X+
    5870:	5c 91       	ld	r21, X
    5872:	53 97       	sbiw	r26, 0x13	; 19
    5874:	48 17       	cp	r20, r24
    5876:	59 07       	cpc	r21, r25
    5878:	38 f0       	brcs	.+14     	; 0x5888 <_nrk_scheduler+0x2cc>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    587a:	48 1b       	sub	r20, r24
    587c:	59 0b       	sbc	r21, r25
    587e:	53 96       	adiw	r26, 0x13	; 19
    5880:	5c 93       	st	X, r21
    5882:	4e 93       	st	-X, r20
    5884:	52 97       	sbiw	r26, 0x12	; 18
    5886:	12 c0       	rjmp	.+36     	; 0x58ac <_nrk_scheduler+0x2f0>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    5888:	f3 01       	movw	r30, r6
    588a:	66 89       	ldd	r22, Z+22	; 0x16
    588c:	77 89       	ldd	r23, Z+23	; 0x17
    588e:	86 17       	cp	r24, r22
    5890:	97 07       	cpc	r25, r23
    5892:	28 f4       	brcc	.+10     	; 0x589e <_nrk_scheduler+0x2e2>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    5894:	68 1b       	sub	r22, r24
    5896:	79 0b       	sbc	r23, r25
    5898:	73 8b       	std	Z+19, r23	; 0x13
    589a:	62 8b       	std	Z+18, r22	; 0x12
    589c:	07 c0       	rjmp	.+14     	; 0x58ac <_nrk_scheduler+0x2f0>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    589e:	0e 94 59 4a 	call	0x94b2	; 0x94b2 <__udivmodhi4>
    58a2:	d3 01       	movw	r26, r6
    58a4:	53 96       	adiw	r26, 0x13	; 19
    58a6:	9c 93       	st	X, r25
    58a8:	8e 93       	st	-X, r24
    58aa:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    58ac:	f3 01       	movw	r30, r6
    58ae:	82 89       	ldd	r24, Z+18	; 0x12
    58b0:	93 89       	ldd	r25, Z+19	; 0x13
    58b2:	00 97       	sbiw	r24, 0x00	; 0
    58b4:	21 f4       	brne	.+8      	; 0x58be <_nrk_scheduler+0x302>
    58b6:	86 89       	ldd	r24, Z+22	; 0x16
    58b8:	97 89       	ldd	r25, Z+23	; 0x17
    58ba:	93 8b       	std	Z+19, r25	; 0x13
    58bc:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    58be:	d3 01       	movw	r26, r6
    58c0:	14 96       	adiw	r26, 0x04	; 4
    58c2:	8c 91       	ld	r24, X
    58c4:	14 97       	sbiw	r26, 0x04	; 4
    58c6:	83 30       	cpi	r24, 0x03	; 3
    58c8:	09 f0       	breq	.+2      	; 0x58cc <_nrk_scheduler+0x310>
    58ca:	76 c0       	rjmp	.+236    	; 0x59b8 <_nrk_scheduler+0x3fc>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    58cc:	50 96       	adiw	r26, 0x10	; 16
    58ce:	8d 91       	ld	r24, X+
    58d0:	9c 91       	ld	r25, X
    58d2:	51 97       	sbiw	r26, 0x11	; 17
    58d4:	00 97       	sbiw	r24, 0x00	; 0
    58d6:	09 f0       	breq	.+2      	; 0x58da <_nrk_scheduler+0x31e>
    58d8:	66 c0       	rjmp	.+204    	; 0x59a6 <_nrk_scheduler+0x3ea>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    58da:	12 96       	adiw	r26, 0x02	; 2
    58dc:	8c 91       	ld	r24, X
    58de:	12 97       	sbiw	r26, 0x02	; 2
    58e0:	88 23       	and	r24, r24
    58e2:	a9 f0       	breq	.+42     	; 0x590e <_nrk_scheduler+0x352>
    58e4:	11 96       	adiw	r26, 0x01	; 1
    58e6:	8c 91       	ld	r24, X
    58e8:	11 97       	sbiw	r26, 0x01	; 1
    58ea:	88 23       	and	r24, r24
    58ec:	81 f0       	breq	.+32     	; 0x590e <_nrk_scheduler+0x352>
    58ee:	d5 01       	movw	r26, r10
    58f0:	c4 01       	movw	r24, r8
    58f2:	00 90 e3 06 	lds	r0, 0x06E3
    58f6:	04 c0       	rjmp	.+8      	; 0x5900 <_nrk_scheduler+0x344>
    58f8:	88 0f       	add	r24, r24
    58fa:	99 1f       	adc	r25, r25
    58fc:	aa 1f       	adc	r26, r26
    58fe:	bb 1f       	adc	r27, r27
    5900:	0a 94       	dec	r0
    5902:	d2 f7       	brpl	.-12     	; 0x58f8 <_nrk_scheduler+0x33c>
    5904:	f3 01       	movw	r30, r6
    5906:	84 87       	std	Z+12, r24	; 0x0c
    5908:	95 87       	std	Z+13, r25	; 0x0d
    590a:	a6 87       	std	Z+14, r26	; 0x0e
    590c:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    590e:	d3 01       	movw	r26, r6
    5910:	12 96       	adiw	r26, 0x02	; 2
    5912:	1c 92       	st	X, r1
    5914:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    5916:	11 96       	adiw	r26, 0x01	; 1
    5918:	1c 92       	st	X, r1
    591a:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    591c:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    591e:	5a 96       	adiw	r26, 0x1a	; 26
    5920:	4d 91       	ld	r20, X+
    5922:	5c 91       	ld	r21, X
    5924:	5b 97       	sbiw	r26, 0x1b	; 27
    5926:	56 96       	adiw	r26, 0x16	; 22
    5928:	8d 91       	ld	r24, X+
    592a:	9c 91       	ld	r25, X
    592c:	57 97       	sbiw	r26, 0x17	; 23
    592e:	58 96       	adiw	r26, 0x18	; 24
    5930:	6d 91       	ld	r22, X+
    5932:	7c 91       	ld	r23, X
    5934:	59 97       	sbiw	r26, 0x19	; 25
    5936:	41 30       	cpi	r20, 0x01	; 1
    5938:	51 05       	cpc	r21, r1
    593a:	d9 f4       	brne	.+54     	; 0x5972 <_nrk_scheduler+0x3b6>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    593c:	55 96       	adiw	r26, 0x15	; 21
    593e:	7c 93       	st	X, r23
    5940:	6e 93       	st	-X, r22
    5942:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    5944:	14 96       	adiw	r26, 0x04	; 4
    5946:	fc 92       	st	X, r15
    5948:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    594a:	52 96       	adiw	r26, 0x12	; 18
    594c:	4d 91       	ld	r20, X+
    594e:	5c 91       	ld	r21, X
    5950:	53 97       	sbiw	r26, 0x13	; 19
    5952:	51 96       	adiw	r26, 0x11	; 17
    5954:	5c 93       	st	X, r21
    5956:	4e 93       	st	-X, r20
    5958:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    595a:	00 97       	sbiw	r24, 0x00	; 0
    595c:	21 f4       	brne	.+8      	; 0x5966 <_nrk_scheduler+0x3aa>
    595e:	51 96       	adiw	r26, 0x11	; 17
    5960:	dc 92       	st	X, r13
    5962:	ce 92       	st	-X, r12
    5964:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    5966:	82 2f       	mov	r24, r18
    5968:	29 83       	std	Y+1, r18	; 0x01
    596a:	0e 94 77 24 	call	0x48ee	; 0x48ee <nrk_add_to_readyQ>
    596e:	29 81       	ldd	r18, Y+1	; 0x01
    5970:	1a c0       	rjmp	.+52     	; 0x59a6 <_nrk_scheduler+0x3ea>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5972:	f3 01       	movw	r30, r6
    5974:	75 8b       	std	Z+21, r23	; 0x15
    5976:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5978:	ba 01       	movw	r22, r20
    597a:	61 50       	subi	r22, 0x01	; 1
    597c:	70 40       	sbci	r23, 0x00	; 0
    597e:	68 9f       	mul	r22, r24
    5980:	a0 01       	movw	r20, r0
    5982:	69 9f       	mul	r22, r25
    5984:	50 0d       	add	r21, r0
    5986:	78 9f       	mul	r23, r24
    5988:	50 0d       	add	r21, r0
    598a:	11 24       	eor	r1, r1
    598c:	51 8b       	std	Z+17, r21	; 0x11
    598e:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5990:	53 8b       	std	Z+19, r21	; 0x13
    5992:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5994:	00 97       	sbiw	r24, 0x00	; 0
    5996:	11 f4       	brne	.+4      	; 0x599c <_nrk_scheduler+0x3e0>
    5998:	d1 8a       	std	Z+17, r13	; 0x11
    599a:	c0 8a       	std	Z+16, r12	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    599c:	d3 01       	movw	r26, r6
    599e:	5b 96       	adiw	r26, 0x1b	; 27
    59a0:	5c 92       	st	X, r5
    59a2:	4e 92       	st	-X, r4
    59a4:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    59a6:	f3 01       	movw	r30, r6
    59a8:	80 89       	ldd	r24, Z+16	; 0x10
    59aa:	91 89       	ldd	r25, Z+17	; 0x11
    59ac:	00 97       	sbiw	r24, 0x00	; 0
    59ae:	21 f0       	breq	.+8      	; 0x59b8 <_nrk_scheduler+0x3fc>
    59b0:	80 17       	cp	r24, r16
    59b2:	91 07       	cpc	r25, r17
    59b4:	08 f4       	brcc	.+2      	; 0x59b8 <_nrk_scheduler+0x3fc>
    59b6:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    59b8:	2f 5f       	subi	r18, 0xFF	; 255
    59ba:	87 e2       	ldi	r24, 0x27	; 39
    59bc:	90 e0       	ldi	r25, 0x00	; 0
    59be:	68 0e       	add	r6, r24
    59c0:	79 1e       	adc	r7, r25
    59c2:	25 30       	cpi	r18, 0x05	; 5
    59c4:	09 f0       	breq	.+2      	; 0x59c8 <_nrk_scheduler+0x40c>
    59c6:	2d cf       	rjmp	.-422    	; 0x5822 <_nrk_scheduler+0x266>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    59c8:	e0 91 fb 06 	lds	r30, 0x06FB
    59cc:	f0 91 fc 06 	lds	r31, 0x06FC
    59d0:	80 85       	ldd	r24, Z+8	; 0x08
    59d2:	0e 94 5b 17 	call	0x2eb6	; 0x2eb6 <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    59d6:	0e 94 4a 24 	call	0x4894	; 0x4894 <nrk_get_high_ready_task_ID>
    59da:	f8 2e       	mov	r15, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    59dc:	48 2f       	mov	r20, r24
    59de:	55 27       	eor	r21, r21
    59e0:	47 fd       	sbrc	r20, 7
    59e2:	50 95       	com	r21
    59e4:	27 e2       	ldi	r18, 0x27	; 39
    59e6:	30 e0       	ldi	r19, 0x00	; 0
    59e8:	42 9f       	mul	r20, r18
    59ea:	f0 01       	movw	r30, r0
    59ec:	43 9f       	mul	r20, r19
    59ee:	f0 0d       	add	r31, r0
    59f0:	52 9f       	mul	r21, r18
    59f2:	f0 0d       	add	r31, r0
    59f4:	11 24       	eor	r1, r1
    59f6:	e2 5f       	subi	r30, 0xF2	; 242
    59f8:	f9 4f       	sbci	r31, 0xF9	; 249
    59fa:	82 85       	ldd	r24, Z+10	; 0x0a
    59fc:	80 93 fd 06 	sts	0x06FD, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5a00:	f0 93 e5 06 	sts	0x06E5, r31
    5a04:	e0 93 e4 06 	sts	0x06E4, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    5a08:	ff 20       	and	r15, r15
    5a0a:	99 f0       	breq	.+38     	; 0x5a32 <_nrk_scheduler+0x476>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5a0c:	25 8d       	ldd	r18, Z+29	; 0x1d
    5a0e:	36 8d       	ldd	r19, Z+30	; 0x1e
    5a10:	21 15       	cp	r18, r1
    5a12:	31 05       	cpc	r19, r1
    5a14:	51 f0       	breq	.+20     	; 0x5a2a <_nrk_scheduler+0x46e>
    5a16:	21 8d       	ldd	r18, Z+25	; 0x19
    5a18:	32 8d       	ldd	r19, Z+26	; 0x1a
    5a1a:	2a 3f       	cpi	r18, 0xFA	; 250
    5a1c:	31 05       	cpc	r19, r1
    5a1e:	28 f4       	brcc	.+10     	; 0x5a2a <_nrk_scheduler+0x46e>
    5a20:	20 17       	cp	r18, r16
    5a22:	31 07       	cpc	r19, r17
    5a24:	f8 f4       	brcc	.+62     	; 0x5a64 <_nrk_scheduler+0x4a8>
    5a26:	89 01       	movw	r16, r18
    5a28:	1d c0       	rjmp	.+58     	; 0x5a64 <_nrk_scheduler+0x4a8>
    5a2a:	0b 3f       	cpi	r16, 0xFB	; 251
    5a2c:	11 05       	cpc	r17, r1
    5a2e:	d0 f0       	brcs	.+52     	; 0x5a64 <_nrk_scheduler+0x4a8>
    5a30:	14 c0       	rjmp	.+40     	; 0x5a5a <_nrk_scheduler+0x49e>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    5a32:	05 31       	cpi	r16, 0x15	; 21
    5a34:	11 05       	cpc	r17, r1
    5a36:	b0 f0       	brcs	.+44     	; 0x5a64 <_nrk_scheduler+0x4a8>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    5a38:	98 01       	movw	r18, r16
    5a3a:	24 51       	subi	r18, 0x14	; 20
    5a3c:	30 40       	sbci	r19, 0x00	; 0
    5a3e:	2a 3f       	cpi	r18, 0xFA	; 250
    5a40:	31 05       	cpc	r19, r1
    5a42:	38 f4       	brcc	.+14     	; 0x5a52 <_nrk_scheduler+0x496>
    5a44:	89 01       	movw	r16, r18
    5a46:	23 31       	cpi	r18, 0x13	; 19
    5a48:	31 05       	cpc	r19, r1
    5a4a:	60 f4       	brcc	.+24     	; 0x5a64 <_nrk_scheduler+0x4a8>
    5a4c:	03 e1       	ldi	r16, 0x13	; 19
    5a4e:	10 e0       	ldi	r17, 0x00	; 0
    5a50:	09 c0       	rjmp	.+18     	; 0x5a64 <_nrk_scheduler+0x4a8>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    5a52:	91 e0       	ldi	r25, 0x01	; 1
    5a54:	0e 30       	cpi	r16, 0x0E	; 14
    5a56:	19 07       	cpc	r17, r25
    5a58:	19 f0       	breq	.+6      	; 0x5a60 <_nrk_scheduler+0x4a4>
            {
                next_wake=MAX_SCHED_WAKEUP_TIME;
    5a5a:	0a ef       	ldi	r16, 0xFA	; 250
    5a5c:	10 e0       	ldi	r17, 0x00	; 0
    5a5e:	02 c0       	rjmp	.+4      	; 0x5a64 <_nrk_scheduler+0x4a8>
            }
            else
            {
                next_wake=MAX_SCHED_WAKEUP_TIME-NRK_SLEEP_WAKEUP_TIME;
    5a60:	06 ee       	ldi	r16, 0xE6	; 230
    5a62:	10 e0       	ldi	r17, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    5a64:	80 93 ee 06 	sts	0x06EE, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    5a68:	f0 93 fc 06 	sts	0x06FC, r31
    5a6c:	e0 93 fb 06 	sts	0x06FB, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    5a70:	00 93 45 05 	sts	0x0545, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    5a74:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    5a78:	28 2f       	mov	r18, r24
    5a7a:	30 e0       	ldi	r19, 0x00	; 0
    5a7c:	2f 5f       	subi	r18, 0xFF	; 255
    5a7e:	3f 4f       	sbci	r19, 0xFF	; 255
    5a80:	20 17       	cp	r18, r16
    5a82:	31 07       	cpc	r19, r17
    5a84:	40 f0       	brcs	.+16     	; 0x5a96 <_nrk_scheduler+0x4da>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    5a86:	0e 94 6f 2f 	call	0x5ede	; 0x5ede <_nrk_os_timer_get>
    5a8a:	08 2f       	mov	r16, r24
    5a8c:	10 e0       	ldi	r17, 0x00	; 0
    5a8e:	0e 5f       	subi	r16, 0xFE	; 254
    5a90:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    5a92:	00 93 45 05 	sts	0x0545, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5a96:	ff 20       	and	r15, r15
    5a98:	11 f0       	breq	.+4      	; 0x5a9e <_nrk_scheduler+0x4e2>
    5a9a:	10 92 ef 06 	sts	0x06EF, r1

    _nrk_set_next_wakeup(next_wake);
    5a9e:	80 2f       	mov	r24, r16
    5aa0:	0e 94 6c 2f 	call	0x5ed8	; 0x5ed8 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    5aa4:	0e 94 30 31 	call	0x6260	; 0x6260 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5aa8:	0e 94 93 3c 	call	0x7926	; 0x7926 <nrk_start_high_ready_task>

}
    5aac:	0f 90       	pop	r0
    5aae:	cf 91       	pop	r28
    5ab0:	df 91       	pop	r29
    5ab2:	1f 91       	pop	r17
    5ab4:	0f 91       	pop	r16
    5ab6:	ff 90       	pop	r15
    5ab8:	ef 90       	pop	r14
    5aba:	df 90       	pop	r13
    5abc:	cf 90       	pop	r12
    5abe:	bf 90       	pop	r11
    5ac0:	af 90       	pop	r10
    5ac2:	9f 90       	pop	r9
    5ac4:	8f 90       	pop	r8
    5ac6:	7f 90       	pop	r7
    5ac8:	6f 90       	pop	r6
    5aca:	5f 90       	pop	r5
    5acc:	4f 90       	pop	r4
    5ace:	08 95       	ret

00005ad0 <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5ad0:	2f 92       	push	r2
    5ad2:	3f 92       	push	r3
    5ad4:	4f 92       	push	r4
    5ad6:	5f 92       	push	r5
    5ad8:	6f 92       	push	r6
    5ada:	7f 92       	push	r7
    5adc:	8f 92       	push	r8
    5ade:	9f 92       	push	r9
    5ae0:	af 92       	push	r10
    5ae2:	bf 92       	push	r11
    5ae4:	cf 92       	push	r12
    5ae6:	df 92       	push	r13
    5ae8:	ef 92       	push	r14
    5aea:	ff 92       	push	r15
    5aec:	0f 93       	push	r16
    5aee:	1f 93       	push	r17
    5af0:	df 93       	push	r29
    5af2:	cf 93       	push	r28
    5af4:	cd b7       	in	r28, 0x3d	; 61
    5af6:	de b7       	in	r29, 0x3e	; 62
    5af8:	60 97       	sbiw	r28, 0x10	; 16
    5afa:	0f b6       	in	r0, 0x3f	; 63
    5afc:	f8 94       	cli
    5afe:	de bf       	out	0x3e, r29	; 62
    5b00:	0f be       	out	0x3f, r0	; 63
    5b02:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    5b04:	ce 01       	movw	r24, r28
    5b06:	01 96       	adiw	r24, 0x01	; 1
    5b08:	0e 94 ed 27 	call	0x4fda	; 0x4fda <nrk_time_get>
    5b0c:	9e ef       	ldi	r25, 0xFE	; 254
    5b0e:	49 2e       	mov	r4, r25
    5b10:	96 e0       	ldi	r25, 0x06	; 6
    5b12:	59 2e       	mov	r5, r25
    5b14:	66 24       	eor	r6, r6
    5b16:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    5b18:	89 e0       	ldi	r24, 0x09	; 9
    5b1a:	28 2e       	mov	r2, r24
    5b1c:	31 2c       	mov	r3, r1
    5b1e:	2c 0e       	add	r2, r28
    5b20:	3d 1e       	adc	r3, r29
    5b22:	d2 01       	movw	r26, r4
    5b24:	12 96       	adiw	r26, 0x02	; 2
    5b26:	8c 91       	ld	r24, X
    5b28:	12 97       	sbiw	r26, 0x02	; 2
    5b2a:	81 30       	cpi	r24, 0x01	; 1
    5b2c:	71 f5       	brne	.+92     	; 0x5b8a <_nrk_sw_wdt_check+0xba>
    5b2e:	83 e1       	ldi	r24, 0x13	; 19
    5b30:	90 e0       	ldi	r25, 0x00	; 0
    5b32:	68 9e       	mul	r6, r24
    5b34:	f0 01       	movw	r30, r0
    5b36:	69 9e       	mul	r6, r25
    5b38:	f0 0d       	add	r31, r0
    5b3a:	78 9e       	mul	r7, r24
    5b3c:	f0 0d       	add	r31, r0
    5b3e:	11 24       	eor	r1, r1
    5b40:	e7 5f       	subi	r30, 0xF7	; 247
    5b42:	f8 4f       	sbci	r31, 0xF8	; 248
    5b44:	c1 01       	movw	r24, r2
    5b46:	00 81       	ld	r16, Z
    5b48:	11 81       	ldd	r17, Z+1	; 0x01
    5b4a:	22 81       	ldd	r18, Z+2	; 0x02
    5b4c:	33 81       	ldd	r19, Z+3	; 0x03
    5b4e:	44 81       	ldd	r20, Z+4	; 0x04
    5b50:	55 81       	ldd	r21, Z+5	; 0x05
    5b52:	66 81       	ldd	r22, Z+6	; 0x06
    5b54:	77 81       	ldd	r23, Z+7	; 0x07
    5b56:	89 80       	ldd	r8, Y+1	; 0x01
    5b58:	9a 80       	ldd	r9, Y+2	; 0x02
    5b5a:	ab 80       	ldd	r10, Y+3	; 0x03
    5b5c:	bc 80       	ldd	r11, Y+4	; 0x04
    5b5e:	cd 80       	ldd	r12, Y+5	; 0x05
    5b60:	de 80       	ldd	r13, Y+6	; 0x06
    5b62:	ef 80       	ldd	r14, Y+7	; 0x07
    5b64:	f8 84       	ldd	r15, Y+8	; 0x08
    5b66:	0e 94 4b 28 	call	0x5096	; 0x5096 <nrk_time_sub>
    5b6a:	8f 3f       	cpi	r24, 0xFF	; 255
    5b6c:	71 f4       	brne	.+28     	; 0x5b8a <_nrk_sw_wdt_check+0xba>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    5b6e:	85 e1       	ldi	r24, 0x15	; 21
    5b70:	66 2d       	mov	r22, r6
    5b72:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    5b76:	d2 01       	movw	r26, r4
    5b78:	ed 91       	ld	r30, X+
    5b7a:	fc 91       	ld	r31, X
    5b7c:	11 97       	sbiw	r26, 0x01	; 1
    5b7e:	30 97       	sbiw	r30, 0x00	; 0
    5b80:	19 f4       	brne	.+6      	; 0x5b88 <_nrk_sw_wdt_check+0xb8>
                // if hw wtd set, this will reboot node
                nrk_halt();
    5b82:	0e 94 4b 14 	call	0x2896	; 0x2896 <nrk_halt>
    5b86:	01 c0       	rjmp	.+2      	; 0x5b8a <_nrk_sw_wdt_check+0xba>
            else
                sw_wdts[i].error_func();
    5b88:	09 95       	icall
    5b8a:	08 94       	sec
    5b8c:	61 1c       	adc	r6, r1
    5b8e:	71 1c       	adc	r7, r1
    5b90:	e3 e1       	ldi	r30, 0x13	; 19
    5b92:	f0 e0       	ldi	r31, 0x00	; 0
    5b94:	4e 0e       	add	r4, r30
    5b96:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    5b98:	f3 e0       	ldi	r31, 0x03	; 3
    5b9a:	6f 16       	cp	r6, r31
    5b9c:	71 04       	cpc	r7, r1
    5b9e:	09 f6       	brne	.-126    	; 0x5b22 <_nrk_sw_wdt_check+0x52>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    5ba0:	60 96       	adiw	r28, 0x10	; 16
    5ba2:	0f b6       	in	r0, 0x3f	; 63
    5ba4:	f8 94       	cli
    5ba6:	de bf       	out	0x3e, r29	; 62
    5ba8:	0f be       	out	0x3f, r0	; 63
    5baa:	cd bf       	out	0x3d, r28	; 61
    5bac:	cf 91       	pop	r28
    5bae:	df 91       	pop	r29
    5bb0:	1f 91       	pop	r17
    5bb2:	0f 91       	pop	r16
    5bb4:	ff 90       	pop	r15
    5bb6:	ef 90       	pop	r14
    5bb8:	df 90       	pop	r13
    5bba:	cf 90       	pop	r12
    5bbc:	bf 90       	pop	r11
    5bbe:	af 90       	pop	r10
    5bc0:	9f 90       	pop	r9
    5bc2:	8f 90       	pop	r8
    5bc4:	7f 90       	pop	r7
    5bc6:	6f 90       	pop	r6
    5bc8:	5f 90       	pop	r5
    5bca:	4f 90       	pop	r4
    5bcc:	3f 90       	pop	r3
    5bce:	2f 90       	pop	r2
    5bd0:	08 95       	ret

00005bd2 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5bd2:	10 92 00 07 	sts	0x0700, r1
    5bd6:	10 92 13 07 	sts	0x0713, r1
    5bda:	10 92 26 07 	sts	0x0726, r1
}
    5bde:	08 95       	ret

00005be0 <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5be0:	cf 93       	push	r28
    5be2:	df 93       	push	r29
    5be4:	fb 01       	movw	r30, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5be6:	83 30       	cpi	r24, 0x03	; 3
    5be8:	08 f5       	brcc	.+66     	; 0x5c2c <nrk_sw_wdt_init+0x4c>
    sw_wdts[id].error_func=func;
    5bea:	90 e0       	ldi	r25, 0x00	; 0
    5bec:	23 e1       	ldi	r18, 0x13	; 19
    5bee:	30 e0       	ldi	r19, 0x00	; 0
    5bf0:	82 9f       	mul	r24, r18
    5bf2:	e0 01       	movw	r28, r0
    5bf4:	83 9f       	mul	r24, r19
    5bf6:	d0 0d       	add	r29, r0
    5bf8:	92 9f       	mul	r25, r18
    5bfa:	d0 0d       	add	r29, r0
    5bfc:	11 24       	eor	r1, r1
    5bfe:	c2 50       	subi	r28, 0x02	; 2
    5c00:	d9 4f       	sbci	r29, 0xF9	; 249
    5c02:	59 83       	std	Y+1, r21	; 0x01
    5c04:	48 83       	st	Y, r20
    sw_wdts[id].period.secs=period->secs;
    5c06:	80 81       	ld	r24, Z
    5c08:	91 81       	ldd	r25, Z+1	; 0x01
    5c0a:	a2 81       	ldd	r26, Z+2	; 0x02
    5c0c:	b3 81       	ldd	r27, Z+3	; 0x03
    5c0e:	8b 83       	std	Y+3, r24	; 0x03
    5c10:	9c 83       	std	Y+4, r25	; 0x04
    5c12:	ad 83       	std	Y+5, r26	; 0x05
    5c14:	be 83       	std	Y+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    5c16:	84 81       	ldd	r24, Z+4	; 0x04
    5c18:	95 81       	ldd	r25, Z+5	; 0x05
    5c1a:	a6 81       	ldd	r26, Z+6	; 0x06
    5c1c:	b7 81       	ldd	r27, Z+7	; 0x07
    5c1e:	8f 83       	std	Y+7, r24	; 0x07
    5c20:	98 87       	std	Y+8, r25	; 0x08
    5c22:	a9 87       	std	Y+9, r26	; 0x09
    5c24:	ba 87       	std	Y+10, r27	; 0x0a
    sw_wdts[id].active=0;
    5c26:	1a 82       	std	Y+2, r1	; 0x02
    return NRK_OK;
    5c28:	81 e0       	ldi	r24, 0x01	; 1
    5c2a:	01 c0       	rjmp	.+2      	; 0x5c2e <nrk_sw_wdt_init+0x4e>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5c2c:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5c2e:	df 91       	pop	r29
    5c30:	cf 91       	pop	r28
    5c32:	08 95       	ret

00005c34 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5c34:	cf 92       	push	r12
    5c36:	df 92       	push	r13
    5c38:	ef 92       	push	r14
    5c3a:	ff 92       	push	r15
    5c3c:	0f 93       	push	r16
    5c3e:	1f 93       	push	r17
    5c40:	df 93       	push	r29
    5c42:	cf 93       	push	r28
    5c44:	cd b7       	in	r28, 0x3d	; 61
    5c46:	de b7       	in	r29, 0x3e	; 62
    5c48:	28 97       	sbiw	r28, 0x08	; 8
    5c4a:	0f b6       	in	r0, 0x3f	; 63
    5c4c:	f8 94       	cli
    5c4e:	de bf       	out	0x3e, r29	; 62
    5c50:	0f be       	out	0x3f, r0	; 63
    5c52:	cd bf       	out	0x3d, r28	; 61
    5c54:	08 2f       	mov	r16, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5c56:	83 30       	cpi	r24, 0x03	; 3
    5c58:	d8 f5       	brcc	.+118    	; 0x5cd0 <nrk_sw_wdt_update+0x9c>
    nrk_time_get(&now);
    5c5a:	ce 01       	movw	r24, r28
    5c5c:	01 96       	adiw	r24, 0x01	; 1
    5c5e:	0e 94 ed 27 	call	0x4fda	; 0x4fda <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5c62:	40 2f       	mov	r20, r16
    5c64:	50 e0       	ldi	r21, 0x00	; 0
    5c66:	23 e1       	ldi	r18, 0x13	; 19
    5c68:	30 e0       	ldi	r19, 0x00	; 0
    5c6a:	42 9f       	mul	r20, r18
    5c6c:	c0 01       	movw	r24, r0
    5c6e:	43 9f       	mul	r20, r19
    5c70:	90 0d       	add	r25, r0
    5c72:	52 9f       	mul	r21, r18
    5c74:	90 0d       	add	r25, r0
    5c76:	11 24       	eor	r1, r1
    5c78:	8c 01       	movw	r16, r24
    5c7a:	02 50       	subi	r16, 0x02	; 2
    5c7c:	19 4f       	sbci	r17, 0xF9	; 249
    5c7e:	f8 01       	movw	r30, r16
    5c80:	23 81       	ldd	r18, Z+3	; 0x03
    5c82:	34 81       	ldd	r19, Z+4	; 0x04
    5c84:	45 81       	ldd	r20, Z+5	; 0x05
    5c86:	56 81       	ldd	r21, Z+6	; 0x06
    5c88:	c9 80       	ldd	r12, Y+1	; 0x01
    5c8a:	da 80       	ldd	r13, Y+2	; 0x02
    5c8c:	eb 80       	ldd	r14, Y+3	; 0x03
    5c8e:	fc 80       	ldd	r15, Y+4	; 0x04
    5c90:	2c 0d       	add	r18, r12
    5c92:	3d 1d       	adc	r19, r13
    5c94:	4e 1d       	adc	r20, r14
    5c96:	5f 1d       	adc	r21, r15
    5c98:	23 87       	std	Z+11, r18	; 0x0b
    5c9a:	34 87       	std	Z+12, r19	; 0x0c
    5c9c:	45 87       	std	Z+13, r20	; 0x0d
    5c9e:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5ca0:	27 81       	ldd	r18, Z+7	; 0x07
    5ca2:	30 85       	ldd	r19, Z+8	; 0x08
    5ca4:	41 85       	ldd	r20, Z+9	; 0x09
    5ca6:	52 85       	ldd	r21, Z+10	; 0x0a
    5ca8:	cd 80       	ldd	r12, Y+5	; 0x05
    5caa:	de 80       	ldd	r13, Y+6	; 0x06
    5cac:	ef 80       	ldd	r14, Y+7	; 0x07
    5cae:	f8 84       	ldd	r15, Y+8	; 0x08
    5cb0:	2c 0d       	add	r18, r12
    5cb2:	3d 1d       	adc	r19, r13
    5cb4:	4e 1d       	adc	r20, r14
    5cb6:	5f 1d       	adc	r21, r15
    5cb8:	27 87       	std	Z+15, r18	; 0x0f
    5cba:	30 8b       	std	Z+16, r19	; 0x10
    5cbc:	41 8b       	std	Z+17, r20	; 0x11
    5cbe:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5cc0:	87 5f       	subi	r24, 0xF7	; 247
    5cc2:	98 4f       	sbci	r25, 0xF8	; 248
    5cc4:	0e 94 da 28 	call	0x51b4	; 0x51b4 <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5cc8:	81 e0       	ldi	r24, 0x01	; 1
    5cca:	f8 01       	movw	r30, r16
    5ccc:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5cce:	01 c0       	rjmp	.+2      	; 0x5cd2 <nrk_sw_wdt_update+0x9e>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5cd0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    5cd2:	28 96       	adiw	r28, 0x08	; 8
    5cd4:	0f b6       	in	r0, 0x3f	; 63
    5cd6:	f8 94       	cli
    5cd8:	de bf       	out	0x3e, r29	; 62
    5cda:	0f be       	out	0x3f, r0	; 63
    5cdc:	cd bf       	out	0x3d, r28	; 61
    5cde:	cf 91       	pop	r28
    5ce0:	df 91       	pop	r29
    5ce2:	1f 91       	pop	r17
    5ce4:	0f 91       	pop	r16
    5ce6:	ff 90       	pop	r15
    5ce8:	ef 90       	pop	r14
    5cea:	df 90       	pop	r13
    5cec:	cf 90       	pop	r12
    5cee:	08 95       	ret

00005cf0 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5cf0:	1f 93       	push	r17
    5cf2:	df 93       	push	r29
    5cf4:	cf 93       	push	r28
    5cf6:	cd b7       	in	r28, 0x3d	; 61
    5cf8:	de b7       	in	r29, 0x3e	; 62
    5cfa:	28 97       	sbiw	r28, 0x08	; 8
    5cfc:	0f b6       	in	r0, 0x3f	; 63
    5cfe:	f8 94       	cli
    5d00:	de bf       	out	0x3e, r29	; 62
    5d02:	0f be       	out	0x3f, r0	; 63
    5d04:	cd bf       	out	0x3d, r28	; 61
    5d06:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5d08:	83 30       	cpi	r24, 0x03	; 3
    5d0a:	a0 f5       	brcc	.+104    	; 0x5d74 <nrk_sw_wdt_start+0x84>
    nrk_time_get(&now);
    5d0c:	ce 01       	movw	r24, r28
    5d0e:	01 96       	adiw	r24, 0x01	; 1
    5d10:	0e 94 ed 27 	call	0x4fda	; 0x4fda <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5d14:	81 2f       	mov	r24, r17
    5d16:	90 e0       	ldi	r25, 0x00	; 0
    5d18:	23 e1       	ldi	r18, 0x13	; 19
    5d1a:	30 e0       	ldi	r19, 0x00	; 0
    5d1c:	82 9f       	mul	r24, r18
    5d1e:	f0 01       	movw	r30, r0
    5d20:	83 9f       	mul	r24, r19
    5d22:	f0 0d       	add	r31, r0
    5d24:	92 9f       	mul	r25, r18
    5d26:	f0 0d       	add	r31, r0
    5d28:	11 24       	eor	r1, r1
    5d2a:	e2 50       	subi	r30, 0x02	; 2
    5d2c:	f9 4f       	sbci	r31, 0xF9	; 249
    5d2e:	83 81       	ldd	r24, Z+3	; 0x03
    5d30:	94 81       	ldd	r25, Z+4	; 0x04
    5d32:	a5 81       	ldd	r26, Z+5	; 0x05
    5d34:	b6 81       	ldd	r27, Z+6	; 0x06
    5d36:	29 81       	ldd	r18, Y+1	; 0x01
    5d38:	3a 81       	ldd	r19, Y+2	; 0x02
    5d3a:	4b 81       	ldd	r20, Y+3	; 0x03
    5d3c:	5c 81       	ldd	r21, Y+4	; 0x04
    5d3e:	82 0f       	add	r24, r18
    5d40:	93 1f       	adc	r25, r19
    5d42:	a4 1f       	adc	r26, r20
    5d44:	b5 1f       	adc	r27, r21
    5d46:	83 87       	std	Z+11, r24	; 0x0b
    5d48:	94 87       	std	Z+12, r25	; 0x0c
    5d4a:	a5 87       	std	Z+13, r26	; 0x0d
    5d4c:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5d4e:	87 81       	ldd	r24, Z+7	; 0x07
    5d50:	90 85       	ldd	r25, Z+8	; 0x08
    5d52:	a1 85       	ldd	r26, Z+9	; 0x09
    5d54:	b2 85       	ldd	r27, Z+10	; 0x0a
    5d56:	2d 81       	ldd	r18, Y+5	; 0x05
    5d58:	3e 81       	ldd	r19, Y+6	; 0x06
    5d5a:	4f 81       	ldd	r20, Y+7	; 0x07
    5d5c:	58 85       	ldd	r21, Y+8	; 0x08
    5d5e:	82 0f       	add	r24, r18
    5d60:	93 1f       	adc	r25, r19
    5d62:	a4 1f       	adc	r26, r20
    5d64:	b5 1f       	adc	r27, r21
    5d66:	87 87       	std	Z+15, r24	; 0x0f
    5d68:	90 8b       	std	Z+16, r25	; 0x10
    5d6a:	a1 8b       	std	Z+17, r26	; 0x11
    5d6c:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5d6e:	81 e0       	ldi	r24, 0x01	; 1
    5d70:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    5d72:	01 c0       	rjmp	.+2      	; 0x5d76 <nrk_sw_wdt_start+0x86>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5d74:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    5d76:	28 96       	adiw	r28, 0x08	; 8
    5d78:	0f b6       	in	r0, 0x3f	; 63
    5d7a:	f8 94       	cli
    5d7c:	de bf       	out	0x3e, r29	; 62
    5d7e:	0f be       	out	0x3f, r0	; 63
    5d80:	cd bf       	out	0x3d, r28	; 61
    5d82:	cf 91       	pop	r28
    5d84:	df 91       	pop	r29
    5d86:	1f 91       	pop	r17
    5d88:	08 95       	ret

00005d8a <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5d8a:	83 30       	cpi	r24, 0x03	; 3
    5d8c:	78 f4       	brcc	.+30     	; 0x5dac <nrk_sw_wdt_stop+0x22>
    sw_wdts[id].active=0;
    5d8e:	90 e0       	ldi	r25, 0x00	; 0
    5d90:	23 e1       	ldi	r18, 0x13	; 19
    5d92:	30 e0       	ldi	r19, 0x00	; 0
    5d94:	82 9f       	mul	r24, r18
    5d96:	f0 01       	movw	r30, r0
    5d98:	83 9f       	mul	r24, r19
    5d9a:	f0 0d       	add	r31, r0
    5d9c:	92 9f       	mul	r25, r18
    5d9e:	f0 0d       	add	r31, r0
    5da0:	11 24       	eor	r1, r1
    5da2:	e2 50       	subi	r30, 0x02	; 2
    5da4:	f9 4f       	sbci	r31, 0xF9	; 249
    5da6:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    5da8:	81 e0       	ldi	r24, 0x01	; 1
    5daa:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5dac:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5dae:	08 95       	ret

00005db0 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    5db8:	01 97       	sbiw	r24, 0x01	; 1
    5dba:	d1 f7       	brne	.-12     	; 0x5db0 <nrk_spin_wait_us>

}
    5dbc:	08 95       	ret

00005dbe <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5dbe:	1e bc       	out	0x2e, r1	; 46
}
    5dc0:	08 95       	ret

00005dc2 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5dc2:	81 e0       	ldi	r24, 0x01	; 1
    5dc4:	8e bd       	out	0x2e, r24	; 46
}
    5dc6:	08 95       	ret

00005dc8 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    5dc8:	80 b5       	in	r24, 0x20	; 32
    5dca:	81 60       	ori	r24, 0x01	; 1
    5dcc:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5dce:	1d bc       	out	0x2d, r1	; 45
    5dd0:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5dd2:	08 95       	ret

00005dd4 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    5dd4:	df 93       	push	r29
    5dd6:	cf 93       	push	r28
    5dd8:	00 d0       	rcall	.+0      	; 0x5dda <_nrk_high_speed_timer_get+0x6>
    5dda:	cd b7       	in	r28, 0x3d	; 61
    5ddc:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5dde:	8c b5       	in	r24, 0x2c	; 44
    5de0:	9d b5       	in	r25, 0x2d	; 45
    5de2:	9a 83       	std	Y+2, r25	; 0x02
    5de4:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5de6:	29 81       	ldd	r18, Y+1	; 0x01
    5de8:	3a 81       	ldd	r19, Y+2	; 0x02
}
    5dea:	c9 01       	movw	r24, r18
    5dec:	0f 90       	pop	r0
    5dee:	0f 90       	pop	r0
    5df0:	cf 91       	pop	r28
    5df2:	df 91       	pop	r29
    5df4:	08 95       	ret

00005df6 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5df6:	ef 92       	push	r14
    5df8:	ff 92       	push	r15
    5dfa:	0f 93       	push	r16
    5dfc:	1f 93       	push	r17
    5dfe:	cf 93       	push	r28
    5e00:	df 93       	push	r29
    5e02:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    5e04:	8f ef       	ldi	r24, 0xFF	; 255
    5e06:	c9 37       	cpi	r28, 0x79	; 121
    5e08:	d8 07       	cpc	r29, r24
    5e0a:	10 f0       	brcs	.+4      	; 0x5e10 <nrk_high_speed_timer_wait+0x1a>
    5e0c:	c0 e0       	ldi	r28, 0x00	; 0
    5e0e:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    5e10:	7e 01       	movw	r14, r28
    5e12:	00 e0       	ldi	r16, 0x00	; 0
    5e14:	10 e0       	ldi	r17, 0x00	; 0
    5e16:	80 e0       	ldi	r24, 0x00	; 0
    5e18:	90 e0       	ldi	r25, 0x00	; 0
    5e1a:	e6 0e       	add	r14, r22
    5e1c:	f7 1e       	adc	r15, r23
    5e1e:	08 1f       	adc	r16, r24
    5e20:	19 1f       	adc	r17, r25
    if(tmp>65536)
    5e22:	91 e0       	ldi	r25, 0x01	; 1
    5e24:	e9 16       	cp	r14, r25
    5e26:	90 e0       	ldi	r25, 0x00	; 0
    5e28:	f9 06       	cpc	r15, r25
    5e2a:	91 e0       	ldi	r25, 0x01	; 1
    5e2c:	09 07       	cpc	r16, r25
    5e2e:	90 e0       	ldi	r25, 0x00	; 0
    5e30:	19 07       	cpc	r17, r25
    5e32:	68 f0       	brcs	.+26     	; 0x5e4e <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    5e34:	80 e0       	ldi	r24, 0x00	; 0
    5e36:	90 e0       	ldi	r25, 0x00	; 0
    5e38:	af ef       	ldi	r26, 0xFF	; 255
    5e3a:	bf ef       	ldi	r27, 0xFF	; 255
    5e3c:	e8 0e       	add	r14, r24
    5e3e:	f9 1e       	adc	r15, r25
    5e40:	0a 1f       	adc	r16, r26
    5e42:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    5e44:	0e 94 ea 2e 	call	0x5dd4	; 0x5dd4 <_nrk_high_speed_timer_get>
    5e48:	c8 17       	cp	r28, r24
    5e4a:	d9 07       	cpc	r29, r25
    5e4c:	d8 f3       	brcs	.-10     	; 0x5e44 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5e4e:	0e 94 ea 2e 	call	0x5dd4	; 0x5dd4 <_nrk_high_speed_timer_get>
    5e52:	8e 15       	cp	r24, r14
    5e54:	9f 05       	cpc	r25, r15
    5e56:	d8 f3       	brcs	.-10     	; 0x5e4e <nrk_high_speed_timer_wait+0x58>
}
    5e58:	df 91       	pop	r29
    5e5a:	cf 91       	pop	r28
    5e5c:	1f 91       	pop	r17
    5e5e:	0f 91       	pop	r16
    5e60:	ff 90       	pop	r15
    5e62:	ef 90       	pop	r14
    5e64:	08 95       	ret

00005e66 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5e66:	82 bf       	out	0x32, r24	; 50
}
    5e68:	08 95       	ret

00005e6a <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5e6a:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5e6c:	87 b7       	in	r24, 0x37	; 55
    5e6e:	8d 7f       	andi	r24, 0xFD	; 253
    5e70:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5e72:	87 b7       	in	r24, 0x37	; 55
    5e74:	8e 7f       	andi	r24, 0xFE	; 254
    5e76:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5e78:	08 95       	ret

00005e7a <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5e7a:	8b e0       	ldi	r24, 0x0B	; 11
    5e7c:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5e7e:	87 b7       	in	r24, 0x37	; 55
    5e80:	83 60       	ori	r24, 0x03	; 3
    5e82:	87 bf       	out	0x37, r24	; 55
}
    5e84:	08 95       	ret

00005e86 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5e86:	80 b5       	in	r24, 0x20	; 32
    5e88:	82 60       	ori	r24, 0x02	; 2
    5e8a:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5e8c:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5e8e:	10 92 ed 03 	sts	0x03ED, r1
    _nrk_prev_timer_val=0;
    5e92:	10 92 45 05 	sts	0x0545, r1
}
    5e96:	08 95       	ret

00005e98 <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    5e98:	8e ef       	ldi	r24, 0xFE	; 254
    5e9a:	80 93 45 05 	sts	0x0545, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5e9e:	98 e0       	ldi	r25, 0x08	; 8
    5ea0:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    5ea2:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5ea4:	83 e0       	ldi	r24, 0x03	; 3
    5ea6:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5ea8:	8b e0       	ldi	r24, 0x0B	; 11
    5eaa:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    5eac:	80 b5       	in	r24, 0x20	; 32
    5eae:	87 60       	ori	r24, 0x07	; 7
    5eb0:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5eb2:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5eb4:	81 e0       	ldi	r24, 0x01	; 1
    5eb6:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5eb8:	1d bc       	out	0x2d, r1	; 45
    5eba:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5ebc:	80 b5       	in	r24, 0x20	; 32
    5ebe:	81 60       	ori	r24, 0x01	; 1
    5ec0:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    5ec2:	0e 94 43 2f 	call	0x5e86	; 0x5e86 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    5ec6:	0e 94 3d 2f 	call	0x5e7a	; 0x5e7a <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    5eca:	10 92 ed 03 	sts	0x03ED, r1
}
    5ece:	08 95       	ret

00005ed0 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    5ed0:	08 95       	ret

00005ed2 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5ed2:	81 b7       	in	r24, 0x31	; 49
}
    5ed4:	8f 5f       	subi	r24, 0xFF	; 255
    5ed6:	08 95       	ret

00005ed8 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5ed8:	81 50       	subi	r24, 0x01	; 1
    5eda:	81 bf       	out	0x31, r24	; 49
}
    5edc:	08 95       	ret

00005ede <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5ede:	82 b7       	in	r24, 0x32	; 50
}
    5ee0:	08 95       	ret

00005ee2 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    5ee2:	1f 92       	push	r1
    5ee4:	0f 92       	push	r0
    5ee6:	0f b6       	in	r0, 0x3f	; 63
    5ee8:	0f 92       	push	r0
    5eea:	0b b6       	in	r0, 0x3b	; 59
    5eec:	0f 92       	push	r0
    5eee:	11 24       	eor	r1, r1
    5ef0:	2f 93       	push	r18
    5ef2:	3f 93       	push	r19
    5ef4:	4f 93       	push	r20
    5ef6:	5f 93       	push	r21
    5ef8:	6f 93       	push	r22
    5efa:	7f 93       	push	r23
    5efc:	8f 93       	push	r24
    5efe:	9f 93       	push	r25
    5f00:	af 93       	push	r26
    5f02:	bf 93       	push	r27
    5f04:	ef 93       	push	r30
    5f06:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f08:	8a e0       	ldi	r24, 0x0A	; 10
    5f0a:	60 e0       	ldi	r22, 0x00	; 0
    5f0c:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
}
    5f10:	ff 91       	pop	r31
    5f12:	ef 91       	pop	r30
    5f14:	bf 91       	pop	r27
    5f16:	af 91       	pop	r26
    5f18:	9f 91       	pop	r25
    5f1a:	8f 91       	pop	r24
    5f1c:	7f 91       	pop	r23
    5f1e:	6f 91       	pop	r22
    5f20:	5f 91       	pop	r21
    5f22:	4f 91       	pop	r20
    5f24:	3f 91       	pop	r19
    5f26:	2f 91       	pop	r18
    5f28:	0f 90       	pop	r0
    5f2a:	0b be       	out	0x3b, r0	; 59
    5f2c:	0f 90       	pop	r0
    5f2e:	0f be       	out	0x3f, r0	; 63
    5f30:	0f 90       	pop	r0
    5f32:	1f 90       	pop	r1
    5f34:	18 95       	reti

00005f36 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5f36:	0f 92       	push	r0
    5f38:	0f b6       	in	r0, 0x3f	; 63
    5f3a:	0f 92       	push	r0
    5f3c:	1f 92       	push	r1
    5f3e:	2f 92       	push	r2
    5f40:	3f 92       	push	r3
    5f42:	4f 92       	push	r4
    5f44:	5f 92       	push	r5
    5f46:	6f 92       	push	r6
    5f48:	7f 92       	push	r7
    5f4a:	8f 92       	push	r8
    5f4c:	9f 92       	push	r9
    5f4e:	af 92       	push	r10
    5f50:	bf 92       	push	r11
    5f52:	cf 92       	push	r12
    5f54:	df 92       	push	r13
    5f56:	ef 92       	push	r14
    5f58:	ff 92       	push	r15
    5f5a:	0f 93       	push	r16
    5f5c:	1f 93       	push	r17
    5f5e:	2f 93       	push	r18
    5f60:	3f 93       	push	r19
    5f62:	4f 93       	push	r20
    5f64:	5f 93       	push	r21
    5f66:	6f 93       	push	r22
    5f68:	7f 93       	push	r23
    5f6a:	8f 93       	push	r24
    5f6c:	9f 93       	push	r25
    5f6e:	af 93       	push	r26
    5f70:	bf 93       	push	r27
    5f72:	cf 93       	push	r28
    5f74:	df 93       	push	r29
    5f76:	ef 93       	push	r30
    5f78:	ff 93       	push	r31
    5f7a:	a0 91 fb 06 	lds	r26, 0x06FB
    5f7e:	b0 91 fc 06 	lds	r27, 0x06FC
    5f82:	0d b6       	in	r0, 0x3d	; 61
    5f84:	0d 92       	st	X+, r0
    5f86:	0e b6       	in	r0, 0x3e	; 62
    5f88:	0d 92       	st	X+, r0
    5f8a:	1f 92       	push	r1
    5f8c:	a0 91 42 05 	lds	r26, 0x0542
    5f90:	b0 91 43 05 	lds	r27, 0x0543
    5f94:	1e 90       	ld	r1, -X
    5f96:	be bf       	out	0x3e, r27	; 62
    5f98:	ad bf       	out	0x3d, r26	; 61
    5f9a:	08 95       	ret

00005f9c <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5f9c:	88 23       	and	r24, r24
    5f9e:	19 f4       	brne	.+6      	; 0x5fa6 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5fa0:	87 b7       	in	r24, 0x37	; 55
    5fa2:	8f 77       	andi	r24, 0x7F	; 127
    5fa4:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5fa6:	8f ef       	ldi	r24, 0xFF	; 255
    5fa8:	08 95       	ret

00005faa <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5faa:	88 23       	and	r24, r24
    5fac:	19 f4       	brne	.+6      	; 0x5fb4 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    5fae:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    5fb0:	81 e0       	ldi	r24, 0x01	; 1
    5fb2:	08 95       	ret
    }
    return NRK_ERROR;
    5fb4:	8f ef       	ldi	r24, 0xFF	; 255
}
    5fb6:	08 95       	ret

00005fb8 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5fb8:	88 23       	and	r24, r24
    5fba:	19 f4       	brne	.+6      	; 0x5fc2 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    5fbc:	24 b5       	in	r18, 0x24	; 36
    5fbe:	30 e0       	ldi	r19, 0x00	; 0
    5fc0:	02 c0       	rjmp	.+4      	; 0x5fc6 <nrk_timer_int_read+0xe>
    }
    return 0;
    5fc2:	20 e0       	ldi	r18, 0x00	; 0
    5fc4:	30 e0       	ldi	r19, 0x00	; 0

}
    5fc6:	c9 01       	movw	r24, r18
    5fc8:	08 95       	ret

00005fca <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    5fca:	88 23       	and	r24, r24
    5fcc:	29 f4       	brne	.+10     	; 0x5fd8 <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    5fce:	87 b7       	in	r24, 0x37	; 55
    5fd0:	80 68       	ori	r24, 0x80	; 128
    5fd2:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    5fd4:	81 e0       	ldi	r24, 0x01	; 1
    5fd6:	08 95       	ret
    }
    return NRK_ERROR;
    5fd8:	8f ef       	ldi	r24, 0xFF	; 255
}
    5fda:	08 95       	ret

00005fdc <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    5fdc:	88 23       	and	r24, r24
    5fde:	59 f5       	brne	.+86     	; 0x6036 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5fe0:	cb 01       	movw	r24, r22
    5fe2:	01 97       	sbiw	r24, 0x01	; 1
    5fe4:	85 30       	cpi	r24, 0x05	; 5
    5fe6:	91 05       	cpc	r25, r1
    5fe8:	10 f4       	brcc	.+4      	; 0x5fee <nrk_timer_int_configure+0x12>
    5fea:	60 93 44 05 	sts	0x0544, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    5fee:	88 e0       	ldi	r24, 0x08	; 8
    5ff0:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    5ff2:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    5ff4:	30 93 69 03 	sts	0x0369, r19
    5ff8:	20 93 68 03 	sts	0x0368, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    5ffc:	80 91 44 05 	lds	r24, 0x0544
    6000:	81 30       	cpi	r24, 0x01	; 1
    6002:	19 f4       	brne	.+6      	; 0x600a <nrk_timer_int_configure+0x2e>
    6004:	85 b5       	in	r24, 0x25	; 37
    6006:	81 60       	ori	r24, 0x01	; 1
    6008:	09 c0       	rjmp	.+18     	; 0x601c <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    600a:	82 30       	cpi	r24, 0x02	; 2
    600c:	19 f4       	brne	.+6      	; 0x6014 <nrk_timer_int_configure+0x38>
    600e:	85 b5       	in	r24, 0x25	; 37
    6010:	82 60       	ori	r24, 0x02	; 2
    6012:	04 c0       	rjmp	.+8      	; 0x601c <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    6014:	83 30       	cpi	r24, 0x03	; 3
    6016:	29 f4       	brne	.+10     	; 0x6022 <nrk_timer_int_configure+0x46>
    6018:	85 b5       	in	r24, 0x25	; 37
    601a:	83 60       	ori	r24, 0x03	; 3
    601c:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    601e:	81 e0       	ldi	r24, 0x01	; 1
    6020:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    6022:	84 30       	cpi	r24, 0x04	; 4
    6024:	19 f4       	brne	.+6      	; 0x602c <nrk_timer_int_configure+0x50>
    6026:	85 b5       	in	r24, 0x25	; 37
    6028:	84 60       	ori	r24, 0x04	; 4
    602a:	f8 cf       	rjmp	.-16     	; 0x601c <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    602c:	85 30       	cpi	r24, 0x05	; 5
    602e:	29 f4       	brne	.+10     	; 0x603a <nrk_timer_int_configure+0x5e>
    6030:	85 b5       	in	r24, 0x25	; 37
    6032:	85 60       	ori	r24, 0x05	; 5
    6034:	f3 cf       	rjmp	.-26     	; 0x601c <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    6036:	8f ef       	ldi	r24, 0xFF	; 255
    6038:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    603a:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    603c:	08 95       	ret

0000603e <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    603e:	1f 92       	push	r1
    6040:	0f 92       	push	r0
    6042:	0f b6       	in	r0, 0x3f	; 63
    6044:	0f 92       	push	r0
    6046:	0b b6       	in	r0, 0x3b	; 59
    6048:	0f 92       	push	r0
    604a:	11 24       	eor	r1, r1
    604c:	2f 93       	push	r18
    604e:	3f 93       	push	r19
    6050:	4f 93       	push	r20
    6052:	5f 93       	push	r21
    6054:	6f 93       	push	r22
    6056:	7f 93       	push	r23
    6058:	8f 93       	push	r24
    605a:	9f 93       	push	r25
    605c:	af 93       	push	r26
    605e:	bf 93       	push	r27
    6060:	ef 93       	push	r30
    6062:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    6064:	e0 91 68 03 	lds	r30, 0x0368
    6068:	f0 91 69 03 	lds	r31, 0x0369
    606c:	30 97       	sbiw	r30, 0x00	; 0
    606e:	11 f0       	breq	.+4      	; 0x6074 <__vector_9+0x36>
    6070:	09 95       	icall
    6072:	04 c0       	rjmp	.+8      	; 0x607c <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    6074:	8a e0       	ldi	r24, 0x0A	; 10
    6076:	60 e0       	ldi	r22, 0x00	; 0
    6078:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
    return;
}
    607c:	ff 91       	pop	r31
    607e:	ef 91       	pop	r30
    6080:	bf 91       	pop	r27
    6082:	af 91       	pop	r26
    6084:	9f 91       	pop	r25
    6086:	8f 91       	pop	r24
    6088:	7f 91       	pop	r23
    608a:	6f 91       	pop	r22
    608c:	5f 91       	pop	r21
    608e:	4f 91       	pop	r20
    6090:	3f 91       	pop	r19
    6092:	2f 91       	pop	r18
    6094:	0f 90       	pop	r0
    6096:	0b be       	out	0x3b, r0	; 59
    6098:	0f 90       	pop	r0
    609a:	0f be       	out	0x3f, r0	; 63
    609c:	0f 90       	pop	r0
    609e:	1f 90       	pop	r1
    60a0:	18 95       	reti

000060a2 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    60a2:	04 b6       	in	r0, 0x34	; 52
    60a4:	03 fc       	sbrc	r0, 3
    60a6:	02 c0       	rjmp	.+4      	; 0x60ac <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    60a8:	80 e0       	ldi	r24, 0x00	; 0
    60aa:	01 c0       	rjmp	.+2      	; 0x60ae <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    60ac:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    60ae:	04 b6       	in	r0, 0x34	; 52
    60b0:	02 fe       	sbrs	r0, 2
    60b2:	06 c0       	rjmp	.+12     	; 0x60c0 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    60b4:	94 b7       	in	r25, 0x34	; 52
    60b6:	9b 7f       	andi	r25, 0xFB	; 251
    60b8:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    60ba:	04 b6       	in	r0, 0x34	; 52
    60bc:	00 fe       	sbrs	r0, 0
		error|=0x04;
    60be:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    60c0:	04 b6       	in	r0, 0x34	; 52
    60c2:	01 fe       	sbrs	r0, 1
    60c4:	05 c0       	rjmp	.+10     	; 0x60d0 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    60c6:	94 b7       	in	r25, 0x34	; 52
    60c8:	9d 7f       	andi	r25, 0xFD	; 253
    60ca:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    60cc:	82 60       	ori	r24, 0x02	; 2
    60ce:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    60d0:	88 23       	and	r24, r24
    60d2:	59 f4       	brne	.+22     	; 0x60ea <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    60d4:	04 b6       	in	r0, 0x34	; 52
    60d6:	00 fe       	sbrs	r0, 0
    60d8:	04 c0       	rjmp	.+8      	; 0x60e2 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    60da:	94 b7       	in	r25, 0x34	; 52
    60dc:	9e 7f       	andi	r25, 0xFE	; 254
    60de:	94 bf       	out	0x34, r25	; 52
    60e0:	01 c0       	rjmp	.+2      	; 0x60e4 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    60e2:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    60e4:	93 b7       	in	r25, 0x33	; 51
    60e6:	91 11       	cpse	r25, r1
    60e8:	81 60       	ori	r24, 0x01	; 1

return error;
}
    60ea:	08 95       	ret

000060ec <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    60ec:	8f ef       	ldi	r24, 0xFF	; 255
    60ee:	08 95       	ret

000060f0 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    60f0:	8f ef       	ldi	r24, 0xFF	; 255
    60f2:	08 95       	ret

000060f4 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    60f4:	8f ef       	ldi	r24, 0xFF	; 255
    60f6:	08 95       	ret

000060f8 <__vector_1>:



SIGNAL(INT0_vect) {
    60f8:	1f 92       	push	r1
    60fa:	0f 92       	push	r0
    60fc:	0f b6       	in	r0, 0x3f	; 63
    60fe:	0f 92       	push	r0
    6100:	0b b6       	in	r0, 0x3b	; 59
    6102:	0f 92       	push	r0
    6104:	11 24       	eor	r1, r1
    6106:	2f 93       	push	r18
    6108:	3f 93       	push	r19
    610a:	4f 93       	push	r20
    610c:	5f 93       	push	r21
    610e:	6f 93       	push	r22
    6110:	7f 93       	push	r23
    6112:	8f 93       	push	r24
    6114:	9f 93       	push	r25
    6116:	af 93       	push	r26
    6118:	bf 93       	push	r27
    611a:	ef 93       	push	r30
    611c:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    611e:	8a e0       	ldi	r24, 0x0A	; 10
    6120:	60 e0       	ldi	r22, 0x00	; 0
    6122:	0e 94 c1 1e 	call	0x3d82	; 0x3d82 <nrk_kernel_error_add>
	return;  	
}
    6126:	ff 91       	pop	r31
    6128:	ef 91       	pop	r30
    612a:	bf 91       	pop	r27
    612c:	af 91       	pop	r26
    612e:	9f 91       	pop	r25
    6130:	8f 91       	pop	r24
    6132:	7f 91       	pop	r23
    6134:	6f 91       	pop	r22
    6136:	5f 91       	pop	r21
    6138:	4f 91       	pop	r20
    613a:	3f 91       	pop	r19
    613c:	2f 91       	pop	r18
    613e:	0f 90       	pop	r0
    6140:	0b be       	out	0x3b, r0	; 59
    6142:	0f 90       	pop	r0
    6144:	0f be       	out	0x3f, r0	; 63
    6146:	0f 90       	pop	r0
    6148:	1f 90       	pop	r1
    614a:	18 95       	reti

0000614c <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    614c:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    6150:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    6152:	84 b7       	in	r24, 0x34	; 52
    6154:	87 7f       	andi	r24, 0xF7	; 247
    6156:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    6158:	81 b5       	in	r24, 0x21	; 33
    615a:	88 61       	ori	r24, 0x18	; 24
    615c:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    615e:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    6160:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>
}
    6164:	08 95       	ret

00006166 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    6166:	0e 94 47 14 	call	0x288e	; 0x288e <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    616a:	84 b7       	in	r24, 0x34	; 52
    616c:	87 7f       	andi	r24, 0xF7	; 247
    616e:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    6170:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    6172:	81 b5       	in	r24, 0x21	; 33
    6174:	88 61       	ori	r24, 0x18	; 24
    6176:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    6178:	8f e0       	ldi	r24, 0x0F	; 15
    617a:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    617c:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>

}
    6180:	08 95       	ret

00006182 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    6182:	04 b6       	in	r0, 0x34	; 52
    6184:	03 fc       	sbrc	r0, 3
    6186:	02 c0       	rjmp	.+4      	; 0x618c <nrk_watchdog_check+0xa>
    6188:	81 e0       	ldi	r24, 0x01	; 1
    618a:	08 95       	ret
    return NRK_ERROR;
    618c:	8f ef       	ldi	r24, 0xFF	; 255
}
    618e:	08 95       	ret

00006190 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    6190:	a8 95       	wdr

}
    6192:	08 95       	ret

00006194 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    6194:	08 95       	ret

00006196 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    6196:	fc 01       	movw	r30, r24
    6198:	76 83       	std	Z+6, r23	; 0x06
    619a:	65 83       	std	Z+5, r22	; 0x05
}
    619c:	08 95       	ret

0000619e <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    619e:	85 b7       	in	r24, 0x35	; 53
    61a0:	83 7e       	andi	r24, 0xE3	; 227
    61a2:	88 61       	ori	r24, 0x18	; 24
    61a4:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    61a6:	85 b7       	in	r24, 0x35	; 53
    61a8:	80 62       	ori	r24, 0x20	; 32
    61aa:	85 bf       	out	0x35, r24	; 53
    61ac:	88 95       	sleep
    61ae:	85 b7       	in	r24, 0x35	; 53
    61b0:	8f 7d       	andi	r24, 0xDF	; 223
    61b2:	85 bf       	out	0x35, r24	; 53

}
    61b4:	08 95       	ret

000061b6 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    61b6:	85 b7       	in	r24, 0x35	; 53
    61b8:	83 7e       	andi	r24, 0xE3	; 227
    61ba:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    61bc:	85 b7       	in	r24, 0x35	; 53
    61be:	80 62       	ori	r24, 0x20	; 32
    61c0:	85 bf       	out	0x35, r24	; 53
    61c2:	88 95       	sleep
    61c4:	85 b7       	in	r24, 0x35	; 53
    61c6:	8f 7d       	andi	r24, 0xDF	; 223
    61c8:	85 bf       	out	0x35, r24	; 53

}
    61ca:	08 95       	ret

000061cc <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    61cc:	25 e5       	ldi	r18, 0x55	; 85
    61ce:	fa 01       	movw	r30, r20
    61d0:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    61d2:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    61d4:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    61d6:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    61d8:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    61da:	12 92       	st	-Z, r1
    61dc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61de:	12 92       	st	-Z, r1
    61e0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61e2:	12 92       	st	-Z, r1
    61e4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61e6:	12 92       	st	-Z, r1
    61e8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61ea:	12 92       	st	-Z, r1
    61ec:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61ee:	12 92       	st	-Z, r1
    61f0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61f2:	12 92       	st	-Z, r1
    61f4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61f6:	12 92       	st	-Z, r1
    61f8:	12 92       	st	-Z, r1

    *(--stk) = 0;
    61fa:	12 92       	st	-Z, r1
    61fc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    61fe:	12 92       	st	-Z, r1
    6200:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6202:	12 92       	st	-Z, r1
    6204:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6206:	12 92       	st	-Z, r1
    6208:	12 92       	st	-Z, r1
    *(--stk) = 0;
    620a:	12 92       	st	-Z, r1
    620c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    620e:	12 92       	st	-Z, r1
    6210:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6212:	12 92       	st	-Z, r1
    6214:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6216:	12 92       	st	-Z, r1
    6218:	12 92       	st	-Z, r1
    *(--stk) = 0;
    621a:	12 92       	st	-Z, r1
    621c:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    621e:	cf 01       	movw	r24, r30
    6220:	08 95       	ret

00006222 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    6222:	ef 92       	push	r14
    6224:	ff 92       	push	r15
    6226:	0f 93       	push	r16
    6228:	1f 93       	push	r17
    622a:	cf 93       	push	r28
    622c:	df 93       	push	r29
    622e:	ec 01       	movw	r28, r24
    6230:	8b 01       	movw	r16, r22
    6232:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    6234:	40 32       	cpi	r20, 0x20	; 32
    6236:	51 05       	cpc	r21, r1
    6238:	18 f4       	brcc	.+6      	; 0x6240 <nrk_task_set_stk+0x1e>
    623a:	81 e1       	ldi	r24, 0x11	; 17
    623c:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    6240:	08 94       	sec
    6242:	e1 08       	sbc	r14, r1
    6244:	f1 08       	sbc	r15, r1
    6246:	e0 0e       	add	r14, r16
    6248:	f1 1e       	adc	r15, r17
    624a:	fa 82       	std	Y+2, r15	; 0x02
    624c:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    624e:	1c 83       	std	Y+4, r17	; 0x04
    6250:	0b 83       	std	Y+3, r16	; 0x03

}
    6252:	df 91       	pop	r29
    6254:	cf 91       	pop	r28
    6256:	1f 91       	pop	r17
    6258:	0f 91       	pop	r16
    625a:	ff 90       	pop	r15
    625c:	ef 90       	pop	r14
    625e:	08 95       	ret

00006260 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6260:	83 ea       	ldi	r24, 0xA3	; 163
    6262:	96 e1       	ldi	r25, 0x16	; 22
    6264:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6268:	80 93 ff 10 	sts	0x10FF, r24
}
    626c:	08 95       	ret

0000626e <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    626e:	85 e5       	ldi	r24, 0x55	; 85
    6270:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    6274:	ee ef       	ldi	r30, 0xFE	; 254
    6276:	f0 e1       	ldi	r31, 0x10	; 16
    6278:	f0 93 43 05 	sts	0x0543, r31
    627c:	e0 93 42 05 	sts	0x0542, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    6280:	83 ea       	ldi	r24, 0xA3	; 163
    6282:	96 e1       	ldi	r25, 0x16	; 22
    6284:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    6286:	80 93 ff 10 	sts	0x10FF, r24

}
    628a:	08 95       	ret

0000628c <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    628c:	0e 94 4c 2f 	call	0x5e98	; 0x5e98 <_nrk_setup_timer>
    nrk_int_enable();
    6290:	0e 94 49 14 	call	0x2892	; 0x2892 <nrk_int_enable>

}
    6294:	08 95       	ret

00006296 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    6296:	0e 94 a1 31 	call	0x6342	; 0x6342 <i2c_init>
}
    629a:	08 95       	ret

0000629c <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    629c:	1f 93       	push	r17
    629e:	df 93       	push	r29
    62a0:	cf 93       	push	r28
    62a2:	0f 92       	push	r0
    62a4:	cd b7       	in	r28, 0x3d	; 61
    62a6:	de b7       	in	r29, 0x3e	; 62
    62a8:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    62aa:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    62ac:	8c 62       	ori	r24, 0x2C	; 44
    62ae:	69 83       	std	Y+1, r22	; 0x01
    62b0:	0e 94 0c 32 	call	0x6418	; 0x6418 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    62b4:	69 81       	ldd	r22, Y+1	; 0x01
    62b6:	61 30       	cpi	r22, 0x01	; 1
    62b8:	11 f4       	brne	.+4      	; 0x62be <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    62ba:	80 e0       	ldi	r24, 0x00	; 0
    62bc:	01 c0       	rjmp	.+2      	; 0x62c0 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    62be:	80 e8       	ldi	r24, 0x80	; 128
    62c0:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    62c4:	81 2f       	mov	r24, r17
    62c6:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2c_send>
		
	i2c_stop();
    62ca:	0e 94 c8 31 	call	0x6390	; 0x6390 <i2c_stop>
}
    62ce:	0f 90       	pop	r0
    62d0:	cf 91       	pop	r28
    62d2:	df 91       	pop	r29
    62d4:	1f 91       	pop	r17
    62d6:	08 95       	ret

000062d8 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    62d8:	df 93       	push	r29
    62da:	cf 93       	push	r28
    62dc:	00 d0       	rcall	.+0      	; 0x62de <adc_init+0x6>
    62de:	cd b7       	in	r28, 0x3d	; 61
    62e0:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    62e2:	80 e4       	ldi	r24, 0x40	; 64
    62e4:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    62e6:	86 e0       	ldi	r24, 0x06	; 6
    62e8:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    62ea:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    62ec:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    62ee:	36 99       	sbic	0x06, 6	; 6
    62f0:	fe cf       	rjmp	.-4      	; 0x62ee <adc_init+0x16>
  dummy = ADCW;
    62f2:	84 b1       	in	r24, 0x04	; 4
    62f4:	95 b1       	in	r25, 0x05	; 5
    62f6:	9a 83       	std	Y+2, r25	; 0x02
    62f8:	89 83       	std	Y+1, r24	; 0x01
}
    62fa:	0f 90       	pop	r0
    62fc:	0f 90       	pop	r0
    62fe:	cf 91       	pop	r28
    6300:	df 91       	pop	r29
    6302:	08 95       	ret

00006304 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    6304:	37 98       	cbi	0x06, 7	; 6
}
    6306:	08 95       	ret

00006308 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    6308:	97 b1       	in	r25, 0x07	; 7
    630a:	8f 71       	andi	r24, 0x1F	; 31
    630c:	90 7e       	andi	r25, 0xE0	; 224
    630e:	89 2b       	or	r24, r25
    6310:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6312:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    6314:	36 99       	sbic	0x06, 6	; 6
    6316:	fe cf       	rjmp	.-4      	; 0x6314 <adc_GetChannel+0xc>
  return ADCW;
    6318:	24 b1       	in	r18, 0x04	; 4
    631a:	35 b1       	in	r19, 0x05	; 5
}
    631c:	c9 01       	movw	r24, r18
    631e:	08 95       	ret

00006320 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    6320:	8e e1       	ldi	r24, 0x1E	; 30
    6322:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    6326:	bc 01       	movw	r22, r24
    6328:	80 e0       	ldi	r24, 0x00	; 0
    632a:	90 e0       	ldi	r25, 0x00	; 0
    632c:	0e 94 bc 47 	call	0x8f78	; 0x8f78 <__floatunsisf>
    6330:	9b 01       	movw	r18, r22
    6332:	ac 01       	movw	r20, r24
    6334:	64 ea       	ldi	r22, 0xA4	; 164
    6336:	70 e7       	ldi	r23, 0x70	; 112
    6338:	8d e9       	ldi	r24, 0x9D	; 157
    633a:	94 e4       	ldi	r25, 0x44	; 68
    633c:	0e 94 28 47 	call	0x8e50	; 0x8e50 <__divsf3>
}
    6340:	08 95       	ret

00006342 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    6342:	e1 e7       	ldi	r30, 0x71	; 113
    6344:	f0 e0       	ldi	r31, 0x00	; 0
    6346:	80 81       	ld	r24, Z
    6348:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    634a:	81 e0       	ldi	r24, 0x01	; 1
    634c:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    6350:	84 e0       	ldi	r24, 0x04	; 4
    6352:	80 93 74 00 	sts	0x0074, r24
}
    6356:	08 95       	ret

00006358 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    6358:	80 91 74 00 	lds	r24, 0x0074
    635c:	87 ff       	sbrs	r24, 7
    635e:	fc cf       	rjmp	.-8      	; 0x6358 <i2c_waitForInterruptFlag>
}
    6360:	08 95       	ret

00006362 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6362:	e4 e7       	ldi	r30, 0x74	; 116
    6364:	f0 e0       	ldi	r31, 0x00	; 0
    6366:	80 81       	ld	r24, Z
    6368:	80 68       	ori	r24, 0x80	; 128
    636a:	80 83       	st	Z, r24
}
    636c:	08 95       	ret

0000636e <i2c_start>:



void i2c_start()
{
    636e:	cf 93       	push	r28
    6370:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    6372:	c4 e7       	ldi	r28, 0x74	; 116
    6374:	d0 e0       	ldi	r29, 0x00	; 0
    6376:	88 81       	ld	r24, Y
    6378:	80 62       	ori	r24, 0x20	; 32
    637a:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    637c:	0e 94 b1 31 	call	0x6362	; 0x6362 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    6380:	0e 94 ac 31 	call	0x6358	; 0x6358 <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    6384:	88 81       	ld	r24, Y
    6386:	8f 7d       	andi	r24, 0xDF	; 223
    6388:	88 83       	st	Y, r24
}
    638a:	df 91       	pop	r29
    638c:	cf 91       	pop	r28
    638e:	08 95       	ret

00006390 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    6390:	80 91 74 00 	lds	r24, 0x0074
    6394:	80 61       	ori	r24, 0x10	; 16
    6396:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    639a:	0e 94 b1 31 	call	0x6362	; 0x6362 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    639e:	80 91 74 00 	lds	r24, 0x0074
    63a2:	84 fd       	sbrc	r24, 4
    63a4:	fc cf       	rjmp	.-8      	; 0x639e <i2c_stop+0xe>
}
    63a6:	08 95       	ret

000063a8 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    63a8:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    63ac:	0e 94 b1 31 	call	0x6362	; 0x6362 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    63b0:	0e 94 ac 31 	call	0x6358	; 0x6358 <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    63b4:	80 91 71 00 	lds	r24, 0x0071
    63b8:	88 7f       	andi	r24, 0xF8	; 248
    63ba:	88 32       	cpi	r24, 0x28	; 40
    63bc:	41 f0       	breq	.+16     	; 0x63ce <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    63be:	90 91 71 00 	lds	r25, 0x0071
    63c2:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    63c4:	81 e0       	ldi	r24, 0x01	; 1
    63c6:	98 31       	cpi	r25, 0x18	; 24
    63c8:	19 f4       	brne	.+6      	; 0x63d0 <i2c_send+0x28>
    63ca:	80 e0       	ldi	r24, 0x00	; 0
    63cc:	08 95       	ret
    63ce:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    63d0:	08 95       	ret

000063d2 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    63d2:	00 97       	sbiw	r24, 0x00	; 0
    63d4:	21 f0       	breq	.+8      	; 0x63de <i2c_receive+0xc>
    63d6:	80 91 74 00 	lds	r24, 0x0074
    63da:	80 64       	ori	r24, 0x40	; 64
    63dc:	03 c0       	rjmp	.+6      	; 0x63e4 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    63de:	80 91 74 00 	lds	r24, 0x0074
    63e2:	8f 7b       	andi	r24, 0xBF	; 191
    63e4:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    63e8:	0e 94 b1 31 	call	0x6362	; 0x6362 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    63ec:	0e 94 ac 31 	call	0x6358	; 0x6358 <i2c_waitForInterruptFlag>
	return TWDR;
    63f0:	80 91 73 00 	lds	r24, 0x0073
}
    63f4:	08 95       	ret

000063f6 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    63f6:	df 93       	push	r29
    63f8:	cf 93       	push	r28
    63fa:	0f 92       	push	r0
    63fc:	cd b7       	in	r28, 0x3d	; 61
    63fe:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    6400:	89 83       	std	Y+1, r24	; 0x01
    6402:	0e 94 b7 31 	call	0x636e	; 0x636e <i2c_start>
	i2c_send((address << 1) | 0x01);
    6406:	89 81       	ldd	r24, Y+1	; 0x01
    6408:	88 0f       	add	r24, r24
    640a:	81 60       	ori	r24, 0x01	; 1
    640c:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2c_send>
}
    6410:	0f 90       	pop	r0
    6412:	cf 91       	pop	r28
    6414:	df 91       	pop	r29
    6416:	08 95       	ret

00006418 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    6418:	df 93       	push	r29
    641a:	cf 93       	push	r28
    641c:	0f 92       	push	r0
    641e:	cd b7       	in	r28, 0x3d	; 61
    6420:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    6422:	89 83       	std	Y+1, r24	; 0x01
    6424:	0e 94 b7 31 	call	0x636e	; 0x636e <i2c_start>
	i2c_send(address << 1);
    6428:	89 81       	ldd	r24, Y+1	; 0x01
    642a:	88 0f       	add	r24, r24
    642c:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <i2c_send>
}
    6430:	0f 90       	pop	r0
    6432:	cf 91       	pop	r28
    6434:	df 91       	pop	r29
    6436:	08 95       	ret

00006438 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    6438:	0e 94 6c 31 	call	0x62d8	; 0x62d8 <adc_init>
	mda100_initDone = 1;
    643c:	81 e0       	ldi	r24, 0x01	; 1
    643e:	80 93 59 03 	sts	0x0359, r24
}
    6442:	08 95       	ret

00006444 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    6444:	80 91 59 03 	lds	r24, 0x0359
    6448:	88 23       	and	r24, r24
    644a:	11 f4       	brne	.+4      	; 0x6450 <mda100_Powersave+0xc>
    644c:	0e 94 1c 32 	call	0x6438	; 0x6438 <mda100_init>
	adc_Powersave();
    6450:	0e 94 82 31 	call	0x6304	; 0x6304 <adc_Powersave>
}
    6454:	08 95       	ret

00006456 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    6456:	df 93       	push	r29
    6458:	cf 93       	push	r28
    645a:	0f 92       	push	r0
    645c:	cd b7       	in	r28, 0x3d	; 61
    645e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6460:	90 91 59 03 	lds	r25, 0x0359
    6464:	99 23       	and	r25, r25
    6466:	21 f4       	brne	.+8      	; 0x6470 <mda100_LightSensor_Power+0x1a>
    6468:	89 83       	std	Y+1, r24	; 0x01
    646a:	0e 94 1c 32 	call	0x6438	; 0x6438 <mda100_init>
    646e:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    6470:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    6472:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    6474:	81 30       	cpi	r24, 0x01	; 1
    6476:	19 f4       	brne	.+6      	; 0x647e <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    6478:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    647a:	15 9a       	sbi	0x02, 5	; 2
    647c:	02 c0       	rjmp	.+4      	; 0x6482 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    647e:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    6480:	15 98       	cbi	0x02, 5	; 2
	}
}
    6482:	0f 90       	pop	r0
    6484:	cf 91       	pop	r28
    6486:	df 91       	pop	r29
    6488:	08 95       	ret

0000648a <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    648a:	df 93       	push	r29
    648c:	cf 93       	push	r28
    648e:	0f 92       	push	r0
    6490:	cd b7       	in	r28, 0x3d	; 61
    6492:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6494:	90 91 59 03 	lds	r25, 0x0359
    6498:	99 23       	and	r25, r25
    649a:	21 f4       	brne	.+8      	; 0x64a4 <mda100_TemperatureSensor_Power+0x1a>
    649c:	89 83       	std	Y+1, r24	; 0x01
    649e:	0e 94 1c 32 	call	0x6438	; 0x6438 <mda100_init>
    64a2:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    64a4:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    64a6:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    64a8:	81 30       	cpi	r24, 0x01	; 1
    64aa:	19 f4       	brne	.+6      	; 0x64b2 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    64ac:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    64ae:	a0 9a       	sbi	0x14, 0	; 20
    64b0:	02 c0       	rjmp	.+4      	; 0x64b6 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    64b2:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    64b4:	a0 98       	cbi	0x14, 0	; 20
	}
}
    64b6:	0f 90       	pop	r0
    64b8:	cf 91       	pop	r28
    64ba:	df 91       	pop	r29
    64bc:	08 95       	ret

000064be <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    64be:	80 91 59 03 	lds	r24, 0x0359
    64c2:	88 23       	and	r24, r24
    64c4:	11 f4       	brne	.+4      	; 0x64ca <mda100_LightSensor_GetCounts+0xc>
    64c6:	0e 94 1c 32 	call	0x6438	; 0x6438 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    64ca:	81 e0       	ldi	r24, 0x01	; 1
    64cc:	0e 94 2b 32 	call	0x6456	; 0x6456 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    64d0:	81 e0       	ldi	r24, 0x01	; 1
    64d2:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    64d6:	08 95       	ret

000064d8 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    64d8:	80 91 59 03 	lds	r24, 0x0359
    64dc:	88 23       	and	r24, r24
    64de:	11 f4       	brne	.+4      	; 0x64e4 <mda100_TemperatureSensor_GetCounts+0xc>
    64e0:	0e 94 1c 32 	call	0x6438	; 0x6438 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    64e4:	81 e0       	ldi	r24, 0x01	; 1
    64e6:	0e 94 45 32 	call	0x648a	; 0x648a <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    64ea:	81 e0       	ldi	r24, 0x01	; 1
    64ec:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    64f0:	08 95       	ret

000064f2 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    64f2:	af 92       	push	r10
    64f4:	bf 92       	push	r11
    64f6:	cf 92       	push	r12
    64f8:	df 92       	push	r13
    64fa:	ef 92       	push	r14
    64fc:	ff 92       	push	r15
    64fe:	0f 93       	push	r16
    6500:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    6502:	0e 94 6c 32 	call	0x64d8	; 0x64d8 <mda100_TemperatureSensor_GetCounts>
    6506:	bc 01       	movw	r22, r24
    6508:	80 e0       	ldi	r24, 0x00	; 0
    650a:	90 e0       	ldi	r25, 0x00	; 0
    650c:	0e 94 bc 47 	call	0x8f78	; 0x8f78 <__floatunsisf>
    6510:	8b 01       	movw	r16, r22
    6512:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    6514:	60 e0       	ldi	r22, 0x00	; 0
    6516:	70 ec       	ldi	r23, 0xC0	; 192
    6518:	8f e7       	ldi	r24, 0x7F	; 127
    651a:	94 e4       	ldi	r25, 0x44	; 68
    651c:	20 2f       	mov	r18, r16
    651e:	31 2f       	mov	r19, r17
    6520:	4e 2d       	mov	r20, r14
    6522:	5f 2d       	mov	r21, r15
    6524:	0e 94 c3 46 	call	0x8d86	; 0x8d86 <__subsf3>
    6528:	20 e0       	ldi	r18, 0x00	; 0
    652a:	30 e4       	ldi	r19, 0x40	; 64
    652c:	4c e1       	ldi	r20, 0x1C	; 28
    652e:	56 e4       	ldi	r21, 0x46	; 70
    6530:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    6534:	20 2f       	mov	r18, r16
    6536:	31 2f       	mov	r19, r17
    6538:	4e 2d       	mov	r20, r14
    653a:	5f 2d       	mov	r21, r15
    653c:	0e 94 28 47 	call	0x8e50	; 0x8e50 <__divsf3>
    6540:	0e 94 53 48 	call	0x90a6	; 0x90a6 <log>
    6544:	7b 01       	movw	r14, r22
    6546:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    6548:	20 e0       	ldi	r18, 0x00	; 0
    654a:	30 e0       	ldi	r19, 0x00	; 0
    654c:	40 e4       	ldi	r20, 0x40	; 64
    654e:	50 e4       	ldi	r21, 0x40	; 64
    6550:	0e 94 f6 48 	call	0x91ec	; 0x91ec <pow>
    6554:	d6 2e       	mov	r13, r22
    6556:	c7 2e       	mov	r12, r23
    6558:	b8 2e       	mov	r11, r24
    655a:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    655c:	c8 01       	movw	r24, r16
    655e:	b7 01       	movw	r22, r14
    6560:	29 e7       	ldi	r18, 0x79	; 121
    6562:	33 ee       	ldi	r19, 0xE3	; 227
    6564:	4d e7       	ldi	r20, 0x7D	; 125
    6566:	59 e3       	ldi	r21, 0x39	; 57
    6568:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    656c:	28 ec       	ldi	r18, 0xC8	; 200
    656e:	32 e6       	ldi	r19, 0x62	; 98
    6570:	44 e8       	ldi	r20, 0x84	; 132
    6572:	5a e3       	ldi	r21, 0x3A	; 58
    6574:	0e 94 c4 46 	call	0x8d88	; 0x8d88 <__addsf3>
    6578:	7b 01       	movw	r14, r22
    657a:	8c 01       	movw	r16, r24
    657c:	a6 01       	movw	r20, r12
    657e:	95 01       	movw	r18, r10
    6580:	65 2f       	mov	r22, r21
    6582:	74 2f       	mov	r23, r20
    6584:	83 2f       	mov	r24, r19
    6586:	92 2f       	mov	r25, r18
    6588:	2d e2       	ldi	r18, 0x2D	; 45
    658a:	34 ec       	ldi	r19, 0xC4	; 196
    658c:	4c e1       	ldi	r20, 0x1C	; 28
    658e:	54 e3       	ldi	r21, 0x34	; 52
    6590:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    6594:	9b 01       	movw	r18, r22
    6596:	ac 01       	movw	r20, r24
    6598:	c8 01       	movw	r24, r16
    659a:	b7 01       	movw	r22, r14
    659c:	0e 94 c4 46 	call	0x8d88	; 0x8d88 <__addsf3>
    65a0:	9b 01       	movw	r18, r22
    65a2:	ac 01       	movw	r20, r24
    65a4:	60 e0       	ldi	r22, 0x00	; 0
    65a6:	70 e0       	ldi	r23, 0x00	; 0
    65a8:	80 e8       	ldi	r24, 0x80	; 128
    65aa:	9f e3       	ldi	r25, 0x3F	; 63
    65ac:	0e 94 28 47 	call	0x8e50	; 0x8e50 <__divsf3>
}
    65b0:	1f 91       	pop	r17
    65b2:	0f 91       	pop	r16
    65b4:	ff 90       	pop	r15
    65b6:	ef 90       	pop	r14
    65b8:	df 90       	pop	r13
    65ba:	cf 90       	pop	r12
    65bc:	bf 90       	pop	r11
    65be:	af 90       	pop	r10
    65c0:	08 95       	ret

000065c2 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    65c2:	0e 94 79 32 	call	0x64f2	; 0x64f2 <mda100_TemperatureSensor_GetKelvin>
    65c6:	23 e3       	ldi	r18, 0x33	; 51
    65c8:	33 e9       	ldi	r19, 0x93	; 147
    65ca:	48 e8       	ldi	r20, 0x88	; 136
    65cc:	53 e4       	ldi	r21, 0x43	; 67
    65ce:	0e 94 c3 46 	call	0x8d86	; 0x8d86 <__subsf3>
}
    65d2:	08 95       	ret

000065d4 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    65d4:	0e 94 6c 31 	call	0x62d8	; 0x62d8 <adc_init>
	ad5242_init();
    65d8:	0e 94 4b 31 	call	0x6296	; 0x6296 <ad5242_init>
	mts310cb_initDone = 1;
    65dc:	81 e0       	ldi	r24, 0x01	; 1
    65de:	80 93 5a 03 	sts	0x035A, r24
}
    65e2:	08 95       	ret

000065e4 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    65e4:	80 91 5a 03 	lds	r24, 0x035A
    65e8:	88 23       	and	r24, r24
    65ea:	11 f4       	brne	.+4      	; 0x65f0 <mts310cb_Powersave+0xc>
    65ec:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	adc_Powersave();
    65f0:	0e 94 82 31 	call	0x6304	; 0x6304 <adc_Powersave>
}
    65f4:	08 95       	ret

000065f6 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    65f6:	df 93       	push	r29
    65f8:	cf 93       	push	r28
    65fa:	0f 92       	push	r0
    65fc:	cd b7       	in	r28, 0x3d	; 61
    65fe:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6600:	90 91 5a 03 	lds	r25, 0x035A
    6604:	99 23       	and	r25, r25
    6606:	21 f4       	brne	.+8      	; 0x6610 <mts310cb_Accelerometer_Power+0x1a>
    6608:	89 83       	std	Y+1, r24	; 0x01
    660a:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    660e:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    6610:	81 30       	cpi	r24, 0x01	; 1
    6612:	11 f4       	brne	.+4      	; 0x6618 <mts310cb_Accelerometer_Power+0x22>
    6614:	ac 9a       	sbi	0x15, 4	; 21
    6616:	01 c0       	rjmp	.+2      	; 0x661a <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    6618:	ac 98       	cbi	0x15, 4	; 21
}
    661a:	0f 90       	pop	r0
    661c:	cf 91       	pop	r28
    661e:	df 91       	pop	r29
    6620:	08 95       	ret

00006622 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    6622:	df 93       	push	r29
    6624:	cf 93       	push	r28
    6626:	0f 92       	push	r0
    6628:	cd b7       	in	r28, 0x3d	; 61
    662a:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    662c:	90 91 5a 03 	lds	r25, 0x035A
    6630:	99 23       	and	r25, r25
    6632:	21 f4       	brne	.+8      	; 0x663c <mts310cb_Magnetometer_Power+0x1a>
    6634:	89 83       	std	Y+1, r24	; 0x01
    6636:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    663a:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    663c:	81 30       	cpi	r24, 0x01	; 1
    663e:	11 f4       	brne	.+4      	; 0x6644 <mts310cb_Magnetometer_Power+0x22>
    6640:	ad 9a       	sbi	0x15, 5	; 21
    6642:	01 c0       	rjmp	.+2      	; 0x6646 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    6644:	ad 98       	cbi	0x15, 5	; 21
}
    6646:	0f 90       	pop	r0
    6648:	cf 91       	pop	r28
    664a:	df 91       	pop	r29
    664c:	08 95       	ret

0000664e <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    664e:	1f 93       	push	r17
    6650:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6652:	80 91 5a 03 	lds	r24, 0x035A
    6656:	88 23       	and	r24, r24
    6658:	11 f4       	brne	.+4      	; 0x665e <mts310cb_TemperatureSensor_Power+0x10>
    665a:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    665e:	80 e0       	ldi	r24, 0x00	; 0
    6660:	0e 94 3b 33 	call	0x6676	; 0x6676 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    6664:	11 30       	cpi	r17, 0x01	; 1
    6666:	19 f4       	brne	.+6      	; 0x666e <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    6668:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    666a:	a0 9a       	sbi	0x14, 0	; 20
    666c:	02 c0       	rjmp	.+4      	; 0x6672 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    666e:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    6670:	a0 98       	cbi	0x14, 0	; 20
	}
}
    6672:	1f 91       	pop	r17
    6674:	08 95       	ret

00006676 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    6676:	1f 93       	push	r17
    6678:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    667a:	80 91 5a 03 	lds	r24, 0x035A
    667e:	88 23       	and	r24, r24
    6680:	11 f4       	brne	.+4      	; 0x6686 <mts310cb_LightSensor_Power+0x10>
    6682:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    6686:	80 e0       	ldi	r24, 0x00	; 0
    6688:	0e 94 27 33 	call	0x664e	; 0x664e <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    668c:	11 30       	cpi	r17, 0x01	; 1
    668e:	19 f4       	brne	.+6      	; 0x6696 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    6690:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    6692:	15 9a       	sbi	0x02, 5	; 2
    6694:	02 c0       	rjmp	.+4      	; 0x669a <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    6696:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    6698:	15 98       	cbi	0x02, 5	; 2
	}
}
    669a:	1f 91       	pop	r17
    669c:	08 95       	ret

0000669e <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    669e:	df 93       	push	r29
    66a0:	cf 93       	push	r28
    66a2:	0f 92       	push	r0
    66a4:	cd b7       	in	r28, 0x3d	; 61
    66a6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    66a8:	90 91 5a 03 	lds	r25, 0x035A
    66ac:	99 23       	and	r25, r25
    66ae:	21 f4       	brne	.+8      	; 0x66b8 <mts310cb_Sounder_Power+0x1a>
    66b0:	89 83       	std	Y+1, r24	; 0x01
    66b2:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    66b6:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    66b8:	81 30       	cpi	r24, 0x01	; 1
    66ba:	11 f4       	brne	.+4      	; 0x66c0 <mts310cb_Sounder_Power+0x22>
    66bc:	aa 9a       	sbi	0x15, 2	; 21
    66be:	01 c0       	rjmp	.+2      	; 0x66c2 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    66c0:	aa 98       	cbi	0x15, 2	; 21
}
    66c2:	0f 90       	pop	r0
    66c4:	cf 91       	pop	r28
    66c6:	df 91       	pop	r29
    66c8:	08 95       	ret

000066ca <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    66ca:	df 93       	push	r29
    66cc:	cf 93       	push	r28
    66ce:	0f 92       	push	r0
    66d0:	cd b7       	in	r28, 0x3d	; 61
    66d2:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    66d4:	90 91 5a 03 	lds	r25, 0x035A
    66d8:	99 23       	and	r25, r25
    66da:	21 f4       	brne	.+8      	; 0x66e4 <mts310cb_Microphone_Power+0x1a>
    66dc:	89 83       	std	Y+1, r24	; 0x01
    66de:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    66e2:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    66e4:	81 30       	cpi	r24, 0x01	; 1
    66e6:	11 f4       	brne	.+4      	; 0x66ec <mts310cb_Microphone_Power+0x22>
    66e8:	ab 9a       	sbi	0x15, 3	; 21
    66ea:	01 c0       	rjmp	.+2      	; 0x66ee <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    66ec:	ab 98       	cbi	0x15, 3	; 21
}
    66ee:	0f 90       	pop	r0
    66f0:	cf 91       	pop	r28
    66f2:	df 91       	pop	r29
    66f4:	08 95       	ret

000066f6 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    66f6:	df 93       	push	r29
    66f8:	cf 93       	push	r28
    66fa:	0f 92       	push	r0
    66fc:	cd b7       	in	r28, 0x3d	; 61
    66fe:	de b7       	in	r29, 0x3e	; 62
    6700:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    6702:	80 91 5a 03 	lds	r24, 0x035A
    6706:	88 23       	and	r24, r24
    6708:	21 f4       	brne	.+8      	; 0x6712 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    670a:	49 83       	std	Y+1, r20	; 0x01
    670c:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    6710:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    6712:	80 e0       	ldi	r24, 0x00	; 0
    6714:	61 e0       	ldi	r22, 0x01	; 1
    6716:	0e 94 4e 31 	call	0x629c	; 0x629c <ad5242_set>
}
    671a:	0f 90       	pop	r0
    671c:	cf 91       	pop	r28
    671e:	df 91       	pop	r29
    6720:	08 95       	ret

00006722 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    6722:	df 93       	push	r29
    6724:	cf 93       	push	r28
    6726:	0f 92       	push	r0
    6728:	cd b7       	in	r28, 0x3d	; 61
    672a:	de b7       	in	r29, 0x3e	; 62
    672c:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    672e:	80 91 5a 03 	lds	r24, 0x035A
    6732:	88 23       	and	r24, r24
    6734:	21 f4       	brne	.+8      	; 0x673e <mts310cb_Magnetometer_y_SetOffset+0x1c>
    6736:	49 83       	std	Y+1, r20	; 0x01
    6738:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    673c:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    673e:	80 e0       	ldi	r24, 0x00	; 0
    6740:	62 e0       	ldi	r22, 0x02	; 2
    6742:	0e 94 4e 31 	call	0x629c	; 0x629c <ad5242_set>
}
    6746:	0f 90       	pop	r0
    6748:	cf 91       	pop	r28
    674a:	df 91       	pop	r29
    674c:	08 95       	ret

0000674e <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    674e:	df 93       	push	r29
    6750:	cf 93       	push	r28
    6752:	0f 92       	push	r0
    6754:	cd b7       	in	r28, 0x3d	; 61
    6756:	de b7       	in	r29, 0x3e	; 62
    6758:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    675a:	80 91 5a 03 	lds	r24, 0x035A
    675e:	88 23       	and	r24, r24
    6760:	21 f4       	brne	.+8      	; 0x676a <mts310cb_Microphone_SetGain+0x1c>
    6762:	49 83       	std	Y+1, r20	; 0x01
    6764:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    6768:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    676a:	81 e0       	ldi	r24, 0x01	; 1
    676c:	61 e0       	ldi	r22, 0x01	; 1
    676e:	0e 94 4e 31 	call	0x629c	; 0x629c <ad5242_set>
}
    6772:	0f 90       	pop	r0
    6774:	cf 91       	pop	r28
    6776:	df 91       	pop	r29
    6778:	08 95       	ret

0000677a <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    677a:	df 93       	push	r29
    677c:	cf 93       	push	r28
    677e:	0f 92       	push	r0
    6780:	cd b7       	in	r28, 0x3d	; 61
    6782:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6784:	90 91 5a 03 	lds	r25, 0x035A
    6788:	99 23       	and	r25, r25
    678a:	21 f4       	brne	.+8      	; 0x6794 <mts310cb_Microphone_SetMode+0x1a>
    678c:	89 83       	std	Y+1, r24	; 0x01
    678e:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
    6792:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    6794:	88 23       	and	r24, r24
    6796:	11 f4       	brne	.+4      	; 0x679c <mts310cb_Microphone_SetMode+0x22>
    6798:	ae 9a       	sbi	0x15, 6	; 21
    679a:	03 c0       	rjmp	.+6      	; 0x67a2 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    679c:	81 30       	cpi	r24, 0x01	; 1
    679e:	09 f4       	brne	.+2      	; 0x67a2 <mts310cb_Microphone_SetMode+0x28>
    67a0:	ae 98       	cbi	0x15, 6	; 21
}
    67a2:	0f 90       	pop	r0
    67a4:	cf 91       	pop	r28
    67a6:	df 91       	pop	r29
    67a8:	08 95       	ret

000067aa <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    67aa:	80 91 5a 03 	lds	r24, 0x035A
    67ae:	88 23       	and	r24, r24
    67b0:	11 f4       	brne	.+4      	; 0x67b6 <mts310cb_LightSensor_GetCounts+0xc>
    67b2:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    67b6:	81 e0       	ldi	r24, 0x01	; 1
    67b8:	0e 94 3b 33 	call	0x6676	; 0x6676 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    67bc:	81 e0       	ldi	r24, 0x01	; 1
    67be:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    67c2:	08 95       	ret

000067c4 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    67c4:	80 91 5a 03 	lds	r24, 0x035A
    67c8:	88 23       	and	r24, r24
    67ca:	11 f4       	brne	.+4      	; 0x67d0 <mts310cb_TemperatureSensor_GetCounts+0xc>
    67cc:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    67d0:	81 e0       	ldi	r24, 0x01	; 1
    67d2:	0e 94 27 33 	call	0x664e	; 0x664e <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    67d6:	81 e0       	ldi	r24, 0x01	; 1
    67d8:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    67dc:	08 95       	ret

000067de <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    67de:	80 91 5a 03 	lds	r24, 0x035A
    67e2:	88 23       	and	r24, r24
    67e4:	11 f4       	brne	.+4      	; 0x67ea <mts310cb_Microphone_GetCounts+0xc>
    67e6:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	return adc_GetChannel(2);
    67ea:	82 e0       	ldi	r24, 0x02	; 2
    67ec:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    67f0:	08 95       	ret

000067f2 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    67f2:	80 91 5a 03 	lds	r24, 0x035A
    67f6:	88 23       	and	r24, r24
    67f8:	11 f4       	brne	.+4      	; 0x67fe <mts310cb_Accelerometer_x_GetCounts+0xc>
    67fa:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	return adc_GetChannel(3);
    67fe:	83 e0       	ldi	r24, 0x03	; 3
    6800:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    6804:	08 95       	ret

00006806 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    6806:	80 91 5a 03 	lds	r24, 0x035A
    680a:	88 23       	and	r24, r24
    680c:	11 f4       	brne	.+4      	; 0x6812 <mts310cb_Accelerometer_y_GetCounts+0xc>
    680e:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	return adc_GetChannel(4);
    6812:	84 e0       	ldi	r24, 0x04	; 4
    6814:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    6818:	08 95       	ret

0000681a <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    681a:	80 91 5a 03 	lds	r24, 0x035A
    681e:	88 23       	and	r24, r24
    6820:	11 f4       	brne	.+4      	; 0x6826 <mts310cb_Magnetometer_x_GetCounts+0xc>
    6822:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	return adc_GetChannel(5);
    6826:	85 e0       	ldi	r24, 0x05	; 5
    6828:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    682c:	08 95       	ret

0000682e <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    682e:	80 91 5a 03 	lds	r24, 0x035A
    6832:	88 23       	and	r24, r24
    6834:	11 f4       	brne	.+4      	; 0x683a <mts310cb_Magnetometer_y_GetCounts+0xc>
    6836:	0e 94 ea 32 	call	0x65d4	; 0x65d4 <mts310cb_init>
	return adc_GetChannel(6);
    683a:	86 e0       	ldi	r24, 0x06	; 6
    683c:	0e 94 84 31 	call	0x6308	; 0x6308 <adc_GetChannel>
}
    6840:	08 95       	ret

00006842 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    6842:	89 e9       	ldi	r24, 0x99	; 153
    6844:	93 e0       	ldi	r25, 0x03	; 3
    6846:	01 97       	sbiw	r24, 0x01	; 1
    6848:	f1 f7       	brne	.-4      	; 0x6846 <Maxim_1Wire_ResetPulse+0x4>
    684a:	00 c0       	rjmp	.+0      	; 0x684c <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    684c:	dc 98       	cbi	0x1b, 4	; 27
    684e:	d4 9a       	sbi	0x1a, 4	; 26
    6850:	89 e9       	ldi	r24, 0x99	; 153
    6852:	93 e0       	ldi	r25, 0x03	; 3
    6854:	01 97       	sbiw	r24, 0x01	; 1
    6856:	f1 f7       	brne	.-4      	; 0x6854 <Maxim_1Wire_ResetPulse+0x12>
    6858:	00 c0       	rjmp	.+0      	; 0x685a <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    685a:	d4 98       	cbi	0x1a, 4	; 26
    685c:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    685e:	cc 9b       	sbis	0x19, 4	; 25
    6860:	fe cf       	rjmp	.-4      	; 0x685e <Maxim_1Wire_ResetPulse+0x1c>
    6862:	80 e0       	ldi	r24, 0x00	; 0
    6864:	07 c0       	rjmp	.+14     	; 0x6874 <Maxim_1Wire_ResetPulse+0x32>
    6866:	91 e3       	ldi	r25, 0x31	; 49
    6868:	9a 95       	dec	r25
    686a:	f1 f7       	brne	.-4      	; 0x6868 <Maxim_1Wire_ResetPulse+0x26>
    686c:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    686e:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    6870:	8f 31       	cpi	r24, 0x1F	; 31
    6872:	49 f0       	breq	.+18     	; 0x6886 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    6874:	cc 99       	sbic	0x19, 4	; 25
    6876:	f7 cf       	rjmp	.-18     	; 0x6866 <Maxim_1Wire_ResetPulse+0x24>
    6878:	89 e9       	ldi	r24, 0x99	; 153
    687a:	93 e0       	ldi	r25, 0x03	; 3
    687c:	01 97       	sbiw	r24, 0x01	; 1
    687e:	f1 f7       	brne	.-4      	; 0x687c <Maxim_1Wire_ResetPulse+0x3a>
    6880:	00 c0       	rjmp	.+0      	; 0x6882 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    6882:	80 e0       	ldi	r24, 0x00	; 0
    6884:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    6886:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    6888:	08 95       	ret

0000688a <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    688a:	88 23       	and	r24, r24
    688c:	61 f4       	brne	.+24     	; 0x68a6 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    688e:	dc 98       	cbi	0x1b, 4	; 27
    6890:	d4 9a       	sbi	0x1a, 4	; 26
    6892:	84 ec       	ldi	r24, 0xC4	; 196
    6894:	8a 95       	dec	r24
    6896:	f1 f7       	brne	.-4      	; 0x6894 <Maxim_1Wire_WriteBit+0xa>
    6898:	00 c0       	rjmp	.+0      	; 0x689a <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    689a:	d4 98       	cbi	0x1a, 4	; 26
    689c:	dc 9a       	sbi	0x1b, 4	; 27
    689e:	81 e3       	ldi	r24, 0x31	; 49
    68a0:	8a 95       	dec	r24
    68a2:	f1 f7       	brne	.-4      	; 0x68a0 <Maxim_1Wire_WriteBit+0x16>
    68a4:	0b c0       	rjmp	.+22     	; 0x68bc <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    68a6:	dc 98       	cbi	0x1b, 4	; 27
    68a8:	d4 9a       	sbi	0x1a, 4	; 26
    68aa:	88 e1       	ldi	r24, 0x18	; 24
    68ac:	8a 95       	dec	r24
    68ae:	f1 f7       	brne	.-4      	; 0x68ac <Maxim_1Wire_WriteBit+0x22>
    68b0:	00 c0       	rjmp	.+0      	; 0x68b2 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    68b2:	d4 98       	cbi	0x1a, 4	; 26
    68b4:	dc 9a       	sbi	0x1b, 4	; 27
    68b6:	8d ed       	ldi	r24, 0xDD	; 221
    68b8:	8a 95       	dec	r24
    68ba:	f1 f7       	brne	.-4      	; 0x68b8 <Maxim_1Wire_WriteBit+0x2e>
    68bc:	00 00       	nop
    68be:	08 95       	ret

000068c0 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    68c0:	dc 98       	cbi	0x1b, 4	; 27
    68c2:	d4 9a       	sbi	0x1a, 4	; 26
    68c4:	82 e0       	ldi	r24, 0x02	; 2
    68c6:	8a 95       	dec	r24
    68c8:	f1 f7       	brne	.-4      	; 0x68c6 <Maxim_1Wire_ReadBit+0x6>
    68ca:	00 c0       	rjmp	.+0      	; 0x68cc <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    68cc:	d4 98       	cbi	0x1a, 4	; 26
    68ce:	dc 9a       	sbi	0x1b, 4	; 27
    68d0:	96 e1       	ldi	r25, 0x16	; 22
    68d2:	9a 95       	dec	r25
    68d4:	f1 f7       	brne	.-4      	; 0x68d2 <Maxim_1Wire_ReadBit+0x12>
    68d6:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    68d8:	89 b3       	in	r24, 0x19	; 25
    68da:	94 ec       	ldi	r25, 0xC4	; 196
    68dc:	9a 95       	dec	r25
    68de:	f1 f7       	brne	.-4      	; 0x68dc <Maxim_1Wire_ReadBit+0x1c>
    68e0:	00 c0       	rjmp	.+0      	; 0x68e2 <Maxim_1Wire_ReadBit+0x22>
    68e2:	90 e0       	ldi	r25, 0x00	; 0
    68e4:	80 71       	andi	r24, 0x10	; 16
    68e6:	90 70       	andi	r25, 0x00	; 0
    68e8:	24 e0       	ldi	r18, 0x04	; 4
    68ea:	95 95       	asr	r25
    68ec:	87 95       	ror	r24
    68ee:	2a 95       	dec	r18
    68f0:	e1 f7       	brne	.-8      	; 0x68ea <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    68f2:	08 95       	ret

000068f4 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    68f4:	ff 92       	push	r15
    68f6:	0f 93       	push	r16
    68f8:	1f 93       	push	r17
    68fa:	cf 93       	push	r28
    68fc:	df 93       	push	r29
    68fe:	f8 2e       	mov	r15, r24
    6900:	c0 e0       	ldi	r28, 0x00	; 0
    6902:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    6904:	01 e0       	ldi	r16, 0x01	; 1
    6906:	10 e0       	ldi	r17, 0x00	; 0
    6908:	98 01       	movw	r18, r16
    690a:	0c 2e       	mov	r0, r28
    690c:	02 c0       	rjmp	.+4      	; 0x6912 <Maxim_1Wire_WriteByte+0x1e>
    690e:	22 0f       	add	r18, r18
    6910:	33 1f       	adc	r19, r19
    6912:	0a 94       	dec	r0
    6914:	e2 f7       	brpl	.-8      	; 0x690e <Maxim_1Wire_WriteByte+0x1a>
    6916:	8f 2d       	mov	r24, r15
    6918:	82 23       	and	r24, r18
    691a:	0e 94 45 34 	call	0x688a	; 0x688a <Maxim_1Wire_WriteBit>
    691e:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6920:	c8 30       	cpi	r28, 0x08	; 8
    6922:	d1 05       	cpc	r29, r1
    6924:	89 f7       	brne	.-30     	; 0x6908 <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    6926:	df 91       	pop	r29
    6928:	cf 91       	pop	r28
    692a:	1f 91       	pop	r17
    692c:	0f 91       	pop	r16
    692e:	ff 90       	pop	r15
    6930:	08 95       	ret

00006932 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    6932:	1f 93       	push	r17
    6934:	cf 93       	push	r28
    6936:	df 93       	push	r29
    6938:	c0 e0       	ldi	r28, 0x00	; 0
    693a:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    693c:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    693e:	0e 94 60 34 	call	0x68c0	; 0x68c0 <Maxim_1Wire_ReadBit>
    6942:	28 2f       	mov	r18, r24
    6944:	30 e0       	ldi	r19, 0x00	; 0
    6946:	0c 2e       	mov	r0, r28
    6948:	02 c0       	rjmp	.+4      	; 0x694e <Maxim_1Wire_ReadByte+0x1c>
    694a:	22 0f       	add	r18, r18
    694c:	33 1f       	adc	r19, r19
    694e:	0a 94       	dec	r0
    6950:	e2 f7       	brpl	.-8      	; 0x694a <Maxim_1Wire_ReadByte+0x18>
    6952:	12 2b       	or	r17, r18
    6954:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6956:	c8 30       	cpi	r28, 0x08	; 8
    6958:	d1 05       	cpc	r29, r1
    695a:	89 f7       	brne	.-30     	; 0x693e <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    695c:	81 2f       	mov	r24, r17
    695e:	df 91       	pop	r29
    6960:	cf 91       	pop	r28
    6962:	1f 91       	pop	r17
    6964:	08 95       	ret

00006966 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    6966:	8f e0       	ldi	r24, 0x0F	; 15
    6968:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_WriteByte>
}
    696c:	08 95       	ret

0000696e <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    696e:	80 b5       	in	r24, 0x20	; 32
    6970:	8b 7f       	andi	r24, 0xFB	; 251
    6972:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    6974:	d4 98       	cbi	0x1a, 4	; 26
    6976:	dc 9a       	sbi	0x1b, 4	; 27
    6978:	86 ef       	ldi	r24, 0xF6	; 246
    697a:	8a 95       	dec	r24
    697c:	f1 f7       	brne	.-4      	; 0x697a <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    697e:	08 95       	ret

00006980 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    6980:	ef 92       	push	r14
    6982:	ff 92       	push	r15
    6984:	0f 93       	push	r16
    6986:	1f 93       	push	r17
    6988:	df 93       	push	r29
    698a:	cf 93       	push	r28
    698c:	00 d0       	rcall	.+0      	; 0x698e <DS2401_getSerialNumber+0xe>
    698e:	00 d0       	rcall	.+0      	; 0x6990 <DS2401_getSerialNumber+0x10>
    6990:	cd b7       	in	r28, 0x3d	; 61
    6992:	de b7       	in	r29, 0x3e	; 62
    6994:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    6996:	19 82       	std	Y+1, r1	; 0x01
    6998:	1a 82       	std	Y+2, r1	; 0x02
    699a:	1b 82       	std	Y+3, r1	; 0x03
    699c:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    699e:	0e 94 21 34 	call	0x6842	; 0x6842 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    69a2:	88 23       	and	r24, r24
    69a4:	39 f0       	breq	.+14     	; 0x69b4 <DS2401_getSerialNumber+0x34>
    69a6:	28 2f       	mov	r18, r24
    69a8:	33 27       	eor	r19, r19
    69aa:	27 fd       	sbrc	r18, 7
    69ac:	30 95       	com	r19
    69ae:	43 2f       	mov	r20, r19
    69b0:	53 2f       	mov	r21, r19
    69b2:	27 c0       	rjmp	.+78     	; 0x6a02 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    69b4:	0e 94 b3 34 	call	0x6966	; 0x6966 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    69b8:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    69bc:	81 30       	cpi	r24, 0x01	; 1
    69be:	19 f0       	breq	.+6      	; 0x69c6 <DS2401_getSerialNumber+0x46>
    69c0:	8e ef       	ldi	r24, 0xFE	; 254
    69c2:	f7 01       	movw	r30, r14
    69c4:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    69c6:	8e 01       	movw	r16, r28
    69c8:	0f 5f       	subi	r16, 0xFF	; 255
    69ca:	1f 4f       	sbci	r17, 0xFF	; 255
    69cc:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    69d0:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    69d2:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    69d6:	f8 01       	movw	r30, r16
    69d8:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    69da:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    69de:	f8 01       	movw	r30, r16
    69e0:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    69e2:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    69e6:	f8 01       	movw	r30, r16
    69e8:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    69ea:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    69ee:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    69f2:	0e 94 99 34 	call	0x6932	; 0x6932 <Maxim_1Wire_ReadByte>
    *valid = 0;
    69f6:	f7 01       	movw	r30, r14
    69f8:	10 82       	st	Z, r1
    return serialNumber;
    69fa:	29 81       	ldd	r18, Y+1	; 0x01
    69fc:	3a 81       	ldd	r19, Y+2	; 0x02
    69fe:	4b 81       	ldd	r20, Y+3	; 0x03
    6a00:	5c 81       	ldd	r21, Y+4	; 0x04
}
    6a02:	b9 01       	movw	r22, r18
    6a04:	ca 01       	movw	r24, r20
    6a06:	0f 90       	pop	r0
    6a08:	0f 90       	pop	r0
    6a0a:	0f 90       	pop	r0
    6a0c:	0f 90       	pop	r0
    6a0e:	cf 91       	pop	r28
    6a10:	df 91       	pop	r29
    6a12:	1f 91       	pop	r17
    6a14:	0f 91       	pop	r16
    6a16:	ff 90       	pop	r15
    6a18:	ef 90       	pop	r14
    6a1a:	08 95       	ret

00006a1c <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    6a1c:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    6a1e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    6a20:	87 ff       	sbrs	r24, 7
    6a22:	02 c0       	rjmp	.+4      	; 0x6a28 <DOGM128_6_usart1_sendByte+0xc>
    6a24:	93 9a       	sbi	0x12, 3	; 18
    6a26:	01 c0       	rjmp	.+2      	; 0x6a2a <DOGM128_6_usart1_sendByte+0xe>
    6a28:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a2a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a2c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    6a2e:	86 ff       	sbrs	r24, 6
    6a30:	02 c0       	rjmp	.+4      	; 0x6a36 <DOGM128_6_usart1_sendByte+0x1a>
    6a32:	93 9a       	sbi	0x12, 3	; 18
    6a34:	01 c0       	rjmp	.+2      	; 0x6a38 <DOGM128_6_usart1_sendByte+0x1c>
    6a36:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a38:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a3a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    6a3c:	85 ff       	sbrs	r24, 5
    6a3e:	02 c0       	rjmp	.+4      	; 0x6a44 <DOGM128_6_usart1_sendByte+0x28>
    6a40:	93 9a       	sbi	0x12, 3	; 18
    6a42:	01 c0       	rjmp	.+2      	; 0x6a46 <DOGM128_6_usart1_sendByte+0x2a>
    6a44:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a46:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a48:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    6a4a:	84 ff       	sbrs	r24, 4
    6a4c:	02 c0       	rjmp	.+4      	; 0x6a52 <DOGM128_6_usart1_sendByte+0x36>
    6a4e:	93 9a       	sbi	0x12, 3	; 18
    6a50:	01 c0       	rjmp	.+2      	; 0x6a54 <DOGM128_6_usart1_sendByte+0x38>
    6a52:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a54:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a56:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    6a58:	83 ff       	sbrs	r24, 3
    6a5a:	02 c0       	rjmp	.+4      	; 0x6a60 <DOGM128_6_usart1_sendByte+0x44>
    6a5c:	93 9a       	sbi	0x12, 3	; 18
    6a5e:	01 c0       	rjmp	.+2      	; 0x6a62 <DOGM128_6_usart1_sendByte+0x46>
    6a60:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a62:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a64:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    6a66:	82 ff       	sbrs	r24, 2
    6a68:	02 c0       	rjmp	.+4      	; 0x6a6e <DOGM128_6_usart1_sendByte+0x52>
    6a6a:	93 9a       	sbi	0x12, 3	; 18
    6a6c:	01 c0       	rjmp	.+2      	; 0x6a70 <DOGM128_6_usart1_sendByte+0x54>
    6a6e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a70:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a72:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    6a74:	81 ff       	sbrs	r24, 1
    6a76:	02 c0       	rjmp	.+4      	; 0x6a7c <DOGM128_6_usart1_sendByte+0x60>
    6a78:	93 9a       	sbi	0x12, 3	; 18
    6a7a:	01 c0       	rjmp	.+2      	; 0x6a7e <DOGM128_6_usart1_sendByte+0x62>
    6a7c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a7e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a80:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    6a82:	80 ff       	sbrs	r24, 0
    6a84:	02 c0       	rjmp	.+4      	; 0x6a8a <DOGM128_6_usart1_sendByte+0x6e>
    6a86:	93 9a       	sbi	0x12, 3	; 18
    6a88:	01 c0       	rjmp	.+2      	; 0x6a8c <DOGM128_6_usart1_sendByte+0x70>
    6a8a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a8c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    6a8e:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    6a90:	aa 9a       	sbi	0x15, 2	; 21
}
    6a92:	08 95       	ret

00006a94 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    6a94:	df 93       	push	r29
    6a96:	cf 93       	push	r28
    6a98:	00 d0       	rcall	.+0      	; 0x6a9a <DOGM128_6_clear_display+0x6>
    6a9a:	0f 92       	push	r0
    6a9c:	cd b7       	in	r28, 0x3d	; 61
    6a9e:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    6aa0:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    6aa2:	19 82       	std	Y+1, r1	; 0x01
    6aa4:	1f c0       	rjmp	.+62     	; 0x6ae4 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    6aa6:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    6aa8:	89 81       	ldd	r24, Y+1	; 0x01
    6aaa:	80 55       	subi	r24, 0x50	; 80
    6aac:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    6ab0:	80 e1       	ldi	r24, 0x10	; 16
    6ab2:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    6ab6:	80 e0       	ldi	r24, 0x00	; 0
    6ab8:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
    DisA0high;
    6abc:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    6abe:	1b 82       	std	Y+3, r1	; 0x03
    6ac0:	1a 82       	std	Y+2, r1	; 0x02
    6ac2:	08 c0       	rjmp	.+16     	; 0x6ad4 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    6ac4:	80 e0       	ldi	r24, 0x00	; 0
    6ac6:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    6aca:	8a 81       	ldd	r24, Y+2	; 0x02
    6acc:	9b 81       	ldd	r25, Y+3	; 0x03
    6ace:	01 96       	adiw	r24, 0x01	; 1
    6ad0:	9b 83       	std	Y+3, r25	; 0x03
    6ad2:	8a 83       	std	Y+2, r24	; 0x02
    6ad4:	8a 81       	ldd	r24, Y+2	; 0x02
    6ad6:	9b 81       	ldd	r25, Y+3	; 0x03
    6ad8:	80 38       	cpi	r24, 0x80	; 128
    6ada:	91 05       	cpc	r25, r1
    6adc:	9c f3       	brlt	.-26     	; 0x6ac4 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    6ade:	89 81       	ldd	r24, Y+1	; 0x01
    6ae0:	8f 5f       	subi	r24, 0xFF	; 255
    6ae2:	89 83       	std	Y+1, r24	; 0x01
    6ae4:	89 81       	ldd	r24, Y+1	; 0x01
    6ae6:	88 30       	cpi	r24, 0x08	; 8
    6ae8:	f0 f2       	brcs	.-68     	; 0x6aa6 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    6aea:	0f 90       	pop	r0
    6aec:	0f 90       	pop	r0
    6aee:	0f 90       	pop	r0
    6af0:	cf 91       	pop	r28
    6af2:	df 91       	pop	r29
    6af4:	08 95       	ret

00006af6 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    6af6:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    6af8:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    6afa:	85 b3       	in	r24, 0x15	; 21
    6afc:	87 60       	ori	r24, 0x07	; 7
    6afe:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    6b00:	84 b3       	in	r24, 0x14	; 20
    6b02:	87 60       	ori	r24, 0x07	; 7
    6b04:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    6b06:	81 b3       	in	r24, 0x11	; 17
    6b08:	88 62       	ori	r24, 0x28	; 40
    6b0a:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    6b0c:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    6b0e:	88 e7       	ldi	r24, 0x78	; 120
    6b10:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    6b12:	84 b3       	in	r24, 0x14	; 20
    6b14:	87 78       	andi	r24, 0x87	; 135
    6b16:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    6b18:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    6b1a:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    6b1c:	8f ef       	ldi	r24, 0xFF	; 255
    6b1e:	9f e3       	ldi	r25, 0x3F	; 63
    6b20:	a2 e0       	ldi	r26, 0x02	; 2
    6b22:	81 50       	subi	r24, 0x01	; 1
    6b24:	90 40       	sbci	r25, 0x00	; 0
    6b26:	a0 40       	sbci	r26, 0x00	; 0
    6b28:	e1 f7       	brne	.-8      	; 0x6b22 <DOGM128_6_display_init+0x2c>
    6b2a:	00 c0       	rjmp	.+0      	; 0x6b2c <DOGM128_6_display_init+0x36>
    6b2c:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    6b2e:	a9 9a       	sbi	0x15, 1	; 21
    6b30:	8f ef       	ldi	r24, 0xFF	; 255
    6b32:	9f e3       	ldi	r25, 0x3F	; 63
    6b34:	a2 e0       	ldi	r26, 0x02	; 2
    6b36:	81 50       	subi	r24, 0x01	; 1
    6b38:	90 40       	sbci	r25, 0x00	; 0
    6b3a:	a0 40       	sbci	r26, 0x00	; 0
    6b3c:	e1 f7       	brne	.-8      	; 0x6b36 <DOGM128_6_display_init+0x40>
    6b3e:	00 c0       	rjmp	.+0      	; 0x6b40 <DOGM128_6_display_init+0x4a>
    6b40:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    6b42:	80 e4       	ldi	r24, 0x40	; 64
    6b44:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    6b48:	81 ea       	ldi	r24, 0xA1	; 161
    6b4a:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    6b4e:	80 ec       	ldi	r24, 0xC0	; 192
    6b50:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    6b54:	86 ea       	ldi	r24, 0xA6	; 166
    6b56:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    6b5a:	82 ea       	ldi	r24, 0xA2	; 162
    6b5c:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    6b60:	8f e2       	ldi	r24, 0x2F	; 47
    6b62:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    6b66:	88 ef       	ldi	r24, 0xF8	; 248
    6b68:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6b6c:	80 e0       	ldi	r24, 0x00	; 0
    6b6e:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    6b72:	87 e2       	ldi	r24, 0x27	; 39
    6b74:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    6b78:	81 e8       	ldi	r24, 0x81	; 129
    6b7a:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    6b7e:	80 e1       	ldi	r24, 0x10	; 16
    6b80:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    6b84:	8c ea       	ldi	r24, 0xAC	; 172
    6b86:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6b8a:	80 e0       	ldi	r24, 0x00	; 0
    6b8c:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    6b90:	8f ea       	ldi	r24, 0xAF	; 175
    6b92:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    6b96:	0e 94 4a 35 	call	0x6a94	; 0x6a94 <DOGM128_6_clear_display>
}
    6b9a:	08 95       	ret

00006b9c <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    6b9c:	81 30       	cpi	r24, 0x01	; 1
    6b9e:	11 f4       	brne	.+4      	; 0x6ba4 <DOGM128_6_display_backlight+0x8>
    6ba0:	c4 9a       	sbi	0x18, 4	; 24
    6ba2:	08 95       	ret
	else DisBLIGHToff;
    6ba4:	c4 98       	cbi	0x18, 4	; 24
    6ba6:	08 95       	ret

00006ba8 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    6ba8:	ef 92       	push	r14
    6baa:	ff 92       	push	r15
    6bac:	0f 93       	push	r16
    6bae:	1f 93       	push	r17
    6bb0:	df 93       	push	r29
    6bb2:	cf 93       	push	r28
    6bb4:	0f 92       	push	r0
    6bb6:	cd b7       	in	r28, 0x3d	; 61
    6bb8:	de b7       	in	r29, 0x3e	; 62
    6bba:	08 2f       	mov	r16, r24
    6bbc:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    6bbe:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    6bc0:	84 2f       	mov	r24, r20
    6bc2:	80 55       	subi	r24, 0x50	; 80
    6bc4:	99 83       	std	Y+1, r25	; 0x01
    6bc6:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    6bca:	81 2f       	mov	r24, r17
    6bcc:	82 95       	swap	r24
    6bce:	8f 70       	andi	r24, 0x0F	; 15
    6bd0:	80 61       	ori	r24, 0x10	; 16
    6bd2:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    6bd6:	81 2f       	mov	r24, r17
    6bd8:	8f 70       	andi	r24, 0x0F	; 15
    6bda:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>

	DisA0high;
    6bde:	a8 9a       	sbi	0x15, 0	; 21
    6be0:	99 81       	ldd	r25, Y+1	; 0x01
    6be2:	60 2f       	mov	r22, r16
    6be4:	79 2f       	mov	r23, r25
    6be6:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    6be8:	1a c0       	rjmp	.+52     	; 0x6c1e <DOGM128_6_LCD_print+0x76>
    6bea:	00 e0       	ldi	r16, 0x00	; 0
    6bec:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6bee:	d7 01       	movw	r26, r14
    6bf0:	ec 91       	ld	r30, X
    6bf2:	b5 e0       	ldi	r27, 0x05	; 5
    6bf4:	eb 9f       	mul	r30, r27
    6bf6:	f0 01       	movw	r30, r0
    6bf8:	11 24       	eor	r1, r1
    6bfa:	e0 0f       	add	r30, r16
    6bfc:	f1 1f       	adc	r31, r17
    6bfe:	ec 59       	subi	r30, 0x9C	; 156
    6c00:	fa 4f       	sbci	r31, 0xFA	; 250
    6c02:	84 91       	lpm	r24, Z+
    6c04:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    6c08:	0f 5f       	subi	r16, 0xFF	; 255
    6c0a:	1f 4f       	sbci	r17, 0xFF	; 255
    6c0c:	05 30       	cpi	r16, 0x05	; 5
    6c0e:	11 05       	cpc	r17, r1
    6c10:	71 f7       	brne	.-36     	; 0x6bee <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    6c12:	80 e0       	ldi	r24, 0x00	; 0
    6c14:	0e 94 0e 35 	call	0x6a1c	; 0x6a1c <DOGM128_6_usart1_sendByte>
    6c18:	08 94       	sec
    6c1a:	e1 1c       	adc	r14, r1
    6c1c:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6c1e:	f7 01       	movw	r30, r14
    6c20:	80 81       	ld	r24, Z
    6c22:	88 23       	and	r24, r24
    6c24:	11 f7       	brne	.-60     	; 0x6bea <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    6c26:	0f 90       	pop	r0
    6c28:	cf 91       	pop	r28
    6c2a:	df 91       	pop	r29
    6c2c:	1f 91       	pop	r17
    6c2e:	0f 91       	pop	r16
    6c30:	ff 90       	pop	r15
    6c32:	ef 90       	pop	r14
    6c34:	08 95       	ret

00006c36 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6c36:	60 91 fb 07 	lds	r22, 0x07FB
    6c3a:	70 91 fc 07 	lds	r23, 0x07FC
    6c3e:	90 e0       	ldi	r25, 0x00	; 0
    6c40:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
}
    6c44:	08 95       	ret

00006c46 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    6c46:	80 e0       	ldi	r24, 0x00	; 0
    6c48:	0e 94 21 11 	call	0x2242	; 0x2242 <nrk_uart_data_ready>
    6c4c:	88 23       	and	r24, r24
    6c4e:	49 f0       	breq	.+18     	; 0x6c62 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    6c50:	80 91 f9 07 	lds	r24, 0x07F9
    6c54:	90 91 fa 07 	lds	r25, 0x07FA
    6c58:	0e 94 ff 4b 	call	0x97fe	; 0x97fe <fgetc>
    6c5c:	28 2f       	mov	r18, r24
    6c5e:	30 e0       	ldi	r19, 0x00	; 0
    6c60:	02 c0       	rjmp	.+4      	; 0x6c66 <USART0_getchar+0x20>
	else return -1;
    6c62:	2f ef       	ldi	r18, 0xFF	; 255
    6c64:	3f ef       	ldi	r19, 0xFF	; 255
}
    6c66:	c9 01       	movw	r24, r18
    6c68:	08 95       	ret

00006c6a <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    6c6a:	bf 92       	push	r11
    6c6c:	cf 92       	push	r12
    6c6e:	df 92       	push	r13
    6c70:	ef 92       	push	r14
    6c72:	ff 92       	push	r15
    6c74:	0f 93       	push	r16
    6c76:	1f 93       	push	r17
    6c78:	df 93       	push	r29
    6c7a:	cf 93       	push	r28
    6c7c:	00 d0       	rcall	.+0      	; 0x6c7e <eDIP240_7_Display_send_packet+0x14>
    6c7e:	00 d0       	rcall	.+0      	; 0x6c80 <eDIP240_7_Display_send_packet+0x16>
    6c80:	0f 92       	push	r0
    6c82:	cd b7       	in	r28, 0x3d	; 61
    6c84:	de b7       	in	r29, 0x3e	; 62
    6c86:	d8 2e       	mov	r13, r24
    6c88:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    6c8a:	20 ea       	ldi	r18, 0xA0	; 160
    6c8c:	36 e8       	ldi	r19, 0x86	; 134
    6c8e:	41 e0       	ldi	r20, 0x01	; 1
    6c90:	50 e0       	ldi	r21, 0x00	; 0
    6c92:	29 83       	std	Y+1, r18	; 0x01
    6c94:	3a 83       	std	Y+2, r19	; 0x02
    6c96:	4b 83       	std	Y+3, r20	; 0x03
    6c98:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    6c9a:	81 e1       	ldi	r24, 0x11	; 17
    6c9c:	9d 83       	std	Y+5, r25	; 0x05
    6c9e:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    6ca2:	8b 2d       	mov	r24, r11
    6ca4:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 checksum = 0x11 + length;
    6ca8:	81 e1       	ldi	r24, 0x11	; 17
    6caa:	c8 2e       	mov	r12, r24
    6cac:	cb 0c       	add	r12, r11
 while(i < length)
    6cae:	9d 81       	ldd	r25, Y+5	; 0x05
    6cb0:	0d 2d       	mov	r16, r13
    6cb2:	19 2f       	mov	r17, r25
    6cb4:	09 c0       	rjmp	.+18     	; 0x6cc8 <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    6cb6:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    6cb8:	f8 01       	movw	r30, r16
    6cba:	81 91       	ld	r24, Z+
    6cbc:	8f 01       	movw	r16, r30
    6cbe:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
	checksum += data[i];
    6cc2:	f7 01       	movw	r30, r14
    6cc4:	80 81       	ld	r24, Z
    6cc6:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    6cc8:	80 2f       	mov	r24, r16
    6cca:	8d 19       	sub	r24, r13
    6ccc:	8b 15       	cp	r24, r11
    6cce:	98 f3       	brcs	.-26     	; 0x6cb6 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    6cd0:	8c 2d       	mov	r24, r12
    6cd2:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6cd6:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    6cda:	29 81       	ldd	r18, Y+1	; 0x01
    6cdc:	3a 81       	ldd	r19, Y+2	; 0x02
    6cde:	4b 81       	ldd	r20, Y+3	; 0x03
    6ce0:	5c 81       	ldd	r21, Y+4	; 0x04
    6ce2:	21 50       	subi	r18, 0x01	; 1
    6ce4:	30 40       	sbci	r19, 0x00	; 0
    6ce6:	40 40       	sbci	r20, 0x00	; 0
    6ce8:	50 40       	sbci	r21, 0x00	; 0
    6cea:	29 83       	std	Y+1, r18	; 0x01
    6cec:	3a 83       	std	Y+2, r19	; 0x02
    6cee:	4b 83       	std	Y+3, r20	; 0x03
    6cf0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6cf2:	86 30       	cpi	r24, 0x06	; 6
    6cf4:	51 f0       	breq	.+20     	; 0x6d0a <eDIP240_7_Display_send_packet+0xa0>
    6cf6:	89 81       	ldd	r24, Y+1	; 0x01
    6cf8:	9a 81       	ldd	r25, Y+2	; 0x02
    6cfa:	ab 81       	ldd	r26, Y+3	; 0x03
    6cfc:	bc 81       	ldd	r27, Y+4	; 0x04
    6cfe:	00 97       	sbiw	r24, 0x00	; 0
    6d00:	a1 05       	cpc	r26, r1
    6d02:	b1 05       	cpc	r27, r1
    6d04:	41 f7       	brne	.-48     	; 0x6cd6 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    6d06:	8f ef       	ldi	r24, 0xFF	; 255
    6d08:	01 c0       	rjmp	.+2      	; 0x6d0c <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    6d0a:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6d0c:	0f 90       	pop	r0
    6d0e:	0f 90       	pop	r0
    6d10:	0f 90       	pop	r0
    6d12:	0f 90       	pop	r0
    6d14:	0f 90       	pop	r0
    6d16:	cf 91       	pop	r28
    6d18:	df 91       	pop	r29
    6d1a:	1f 91       	pop	r17
    6d1c:	0f 91       	pop	r16
    6d1e:	ff 90       	pop	r15
    6d20:	ef 90       	pop	r14
    6d22:	df 90       	pop	r13
    6d24:	cf 90       	pop	r12
    6d26:	bf 90       	pop	r11
    6d28:	08 95       	ret

00006d2a <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    6d2a:	cf 92       	push	r12
    6d2c:	df 92       	push	r13
    6d2e:	ef 92       	push	r14
    6d30:	ff 92       	push	r15
    6d32:	0f 93       	push	r16
    6d34:	1f 93       	push	r17
    6d36:	df 93       	push	r29
    6d38:	cf 93       	push	r28
    6d3a:	00 d0       	rcall	.+0      	; 0x6d3c <eDIP240_7_Display_get_buffer+0x12>
    6d3c:	00 d0       	rcall	.+0      	; 0x6d3e <eDIP240_7_Display_get_buffer+0x14>
    6d3e:	cd b7       	in	r28, 0x3d	; 61
    6d40:	de b7       	in	r29, 0x3e	; 62
    6d42:	f8 2e       	mov	r15, r24
    6d44:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    6d46:	20 ea       	ldi	r18, 0xA0	; 160
    6d48:	36 e8       	ldi	r19, 0x86	; 134
    6d4a:	41 e0       	ldi	r20, 0x01	; 1
    6d4c:	50 e0       	ldi	r21, 0x00	; 0
    6d4e:	29 83       	std	Y+1, r18	; 0x01
    6d50:	3a 83       	std	Y+2, r19	; 0x02
    6d52:	4b 83       	std	Y+3, r20	; 0x03
    6d54:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6d56:	82 e1       	ldi	r24, 0x12	; 18
    6d58:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6d5c:	81 e0       	ldi	r24, 0x01	; 1
    6d5e:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    6d62:	83 e5       	ldi	r24, 0x53	; 83
    6d64:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    6d68:	86 e6       	ldi	r24, 0x66	; 102
    6d6a:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6d6e:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    6d72:	29 81       	ldd	r18, Y+1	; 0x01
    6d74:	3a 81       	ldd	r19, Y+2	; 0x02
    6d76:	4b 81       	ldd	r20, Y+3	; 0x03
    6d78:	5c 81       	ldd	r21, Y+4	; 0x04
    6d7a:	21 50       	subi	r18, 0x01	; 1
    6d7c:	30 40       	sbci	r19, 0x00	; 0
    6d7e:	40 40       	sbci	r20, 0x00	; 0
    6d80:	50 40       	sbci	r21, 0x00	; 0
    6d82:	29 83       	std	Y+1, r18	; 0x01
    6d84:	3a 83       	std	Y+2, r19	; 0x02
    6d86:	4b 83       	std	Y+3, r20	; 0x03
    6d88:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6d8a:	86 30       	cpi	r24, 0x06	; 6
    6d8c:	61 f0       	breq	.+24     	; 0x6da6 <eDIP240_7_Display_get_buffer+0x7c>
    6d8e:	29 81       	ldd	r18, Y+1	; 0x01
    6d90:	3a 81       	ldd	r19, Y+2	; 0x02
    6d92:	4b 81       	ldd	r20, Y+3	; 0x03
    6d94:	5c 81       	ldd	r21, Y+4	; 0x04
    6d96:	21 15       	cp	r18, r1
    6d98:	31 05       	cpc	r19, r1
    6d9a:	41 05       	cpc	r20, r1
    6d9c:	51 05       	cpc	r21, r1
    6d9e:	39 f7       	brne	.-50     	; 0x6d6e <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    6da0:	ee 24       	eor	r14, r14
    6da2:	e3 94       	inc	r14
    6da4:	01 c0       	rjmp	.+2      	; 0x6da8 <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    6da6:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6da8:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6dac:	2f ef       	ldi	r18, 0xFF	; 255
    6dae:	8f 3f       	cpi	r24, 0xFF	; 255
    6db0:	92 07       	cpc	r25, r18
    6db2:	d1 f3       	breq	.-12     	; 0x6da8 <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6db4:	81 31       	cpi	r24, 0x11	; 17
    6db6:	91 05       	cpc	r25, r1
    6db8:	59 f5       	brne	.+86     	; 0x6e10 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6dba:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6dbe:	ef ef       	ldi	r30, 0xFF	; 255
    6dc0:	8f 3f       	cpi	r24, 0xFF	; 255
    6dc2:	9e 07       	cpc	r25, r30
    6dc4:	d1 f3       	breq	.-12     	; 0x6dba <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    6dc6:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    6dc8:	91 e1       	ldi	r25, 0x11	; 17
    6dca:	c9 2e       	mov	r12, r25
    6dcc:	cd 0c       	add	r12, r13
	while (i < length)
    6dce:	80 2f       	mov	r24, r16
    6dd0:	0f 2d       	mov	r16, r15
    6dd2:	18 2f       	mov	r17, r24
    6dd4:	0a c0       	rjmp	.+20     	; 0x6dea <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6dd6:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6dda:	ff ef       	ldi	r31, 0xFF	; 255
    6ddc:	8f 3f       	cpi	r24, 0xFF	; 255
    6dde:	9f 07       	cpc	r25, r31
    6de0:	d1 f3       	breq	.-12     	; 0x6dd6 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    6de2:	f8 01       	movw	r30, r16
    6de4:	81 93       	st	Z+, r24
    6de6:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    6de8:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6dea:	80 2f       	mov	r24, r16
    6dec:	8f 19       	sub	r24, r15
    6dee:	8d 15       	cp	r24, r13
    6df0:	90 f3       	brcs	.-28     	; 0x6dd6 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6df2:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6df6:	ff ef       	ldi	r31, 0xFF	; 255
    6df8:	8f 3f       	cpi	r24, 0xFF	; 255
    6dfa:	9f 07       	cpc	r25, r31
    6dfc:	d1 f3       	breq	.-12     	; 0x6df2 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    6dfe:	2c 2d       	mov	r18, r12
    6e00:	30 e0       	ldi	r19, 0x00	; 0
    6e02:	82 17       	cp	r24, r18
    6e04:	93 07       	cpc	r25, r19
    6e06:	21 f4       	brne	.+8      	; 0x6e10 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    6e08:	ee 20       	and	r14, r14
    6e0a:	11 f4       	brne	.+4      	; 0x6e10 <eDIP240_7_Display_get_buffer+0xe6>
    6e0c:	8d 2d       	mov	r24, r13
    6e0e:	01 c0       	rjmp	.+2      	; 0x6e12 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    6e10:	8f ef       	ldi	r24, 0xFF	; 255
}
    6e12:	0f 90       	pop	r0
    6e14:	0f 90       	pop	r0
    6e16:	0f 90       	pop	r0
    6e18:	0f 90       	pop	r0
    6e1a:	cf 91       	pop	r28
    6e1c:	df 91       	pop	r29
    6e1e:	1f 91       	pop	r17
    6e20:	0f 91       	pop	r16
    6e22:	ff 90       	pop	r15
    6e24:	ef 90       	pop	r14
    6e26:	df 90       	pop	r13
    6e28:	cf 90       	pop	r12
    6e2a:	08 95       	ret

00006e2c <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    6e2c:	cf 92       	push	r12
    6e2e:	df 92       	push	r13
    6e30:	ef 92       	push	r14
    6e32:	ff 92       	push	r15
    6e34:	0f 93       	push	r16
    6e36:	1f 93       	push	r17
    6e38:	df 93       	push	r29
    6e3a:	cf 93       	push	r28
    6e3c:	00 d0       	rcall	.+0      	; 0x6e3e <eDIP240_7_Display_request_buffer_info+0x12>
    6e3e:	00 d0       	rcall	.+0      	; 0x6e40 <eDIP240_7_Display_request_buffer_info+0x14>
    6e40:	cd b7       	in	r28, 0x3d	; 61
    6e42:	de b7       	in	r29, 0x3e	; 62
    6e44:	8c 01       	movw	r16, r24
    6e46:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6e48:	80 e4       	ldi	r24, 0x40	; 64
    6e4a:	92 e4       	ldi	r25, 0x42	; 66
    6e4c:	af e0       	ldi	r26, 0x0F	; 15
    6e4e:	b0 e0       	ldi	r27, 0x00	; 0
    6e50:	89 83       	std	Y+1, r24	; 0x01
    6e52:	9a 83       	std	Y+2, r25	; 0x02
    6e54:	ab 83       	std	Y+3, r26	; 0x03
    6e56:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6e58:	82 e1       	ldi	r24, 0x12	; 18
    6e5a:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6e5e:	81 e0       	ldi	r24, 0x01	; 1
    6e60:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    6e64:	89 e4       	ldi	r24, 0x49	; 73
    6e66:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    6e6a:	8c e5       	ldi	r24, 0x5C	; 92
    6e6c:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6e70:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    6e74:	29 81       	ldd	r18, Y+1	; 0x01
    6e76:	3a 81       	ldd	r19, Y+2	; 0x02
    6e78:	4b 81       	ldd	r20, Y+3	; 0x03
    6e7a:	5c 81       	ldd	r21, Y+4	; 0x04
    6e7c:	21 50       	subi	r18, 0x01	; 1
    6e7e:	30 40       	sbci	r19, 0x00	; 0
    6e80:	40 40       	sbci	r20, 0x00	; 0
    6e82:	50 40       	sbci	r21, 0x00	; 0
    6e84:	29 83       	std	Y+1, r18	; 0x01
    6e86:	3a 83       	std	Y+2, r19	; 0x02
    6e88:	4b 83       	std	Y+3, r20	; 0x03
    6e8a:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6e8c:	86 30       	cpi	r24, 0x06	; 6
    6e8e:	59 f0       	breq	.+22     	; 0x6ea6 <eDIP240_7_Display_request_buffer_info+0x7a>
    6e90:	89 81       	ldd	r24, Y+1	; 0x01
    6e92:	9a 81       	ldd	r25, Y+2	; 0x02
    6e94:	ab 81       	ldd	r26, Y+3	; 0x03
    6e96:	bc 81       	ldd	r27, Y+4	; 0x04
    6e98:	00 97       	sbiw	r24, 0x00	; 0
    6e9a:	a1 05       	cpc	r26, r1
    6e9c:	b1 05       	cpc	r27, r1
    6e9e:	41 f7       	brne	.-48     	; 0x6e70 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    6ea0:	dd 24       	eor	r13, r13
    6ea2:	d3 94       	inc	r13
    6ea4:	01 c0       	rjmp	.+2      	; 0x6ea8 <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    6ea6:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6ea8:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6eac:	2f ef       	ldi	r18, 0xFF	; 255
    6eae:	8f 3f       	cpi	r24, 0xFF	; 255
    6eb0:	92 07       	cpc	r25, r18
    6eb2:	d1 f3       	breq	.-12     	; 0x6ea8 <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6eb4:	82 31       	cpi	r24, 0x12	; 18
    6eb6:	91 05       	cpc	r25, r1
    6eb8:	51 f5       	brne	.+84     	; 0x6f0e <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6eba:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6ebe:	ef ef       	ldi	r30, 0xFF	; 255
    6ec0:	8f 3f       	cpi	r24, 0xFF	; 255
    6ec2:	9e 07       	cpc	r25, r30
    6ec4:	d1 f3       	breq	.-12     	; 0x6eba <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    6ec6:	82 30       	cpi	r24, 0x02	; 2
    6ec8:	11 f5       	brne	.+68     	; 0x6f0e <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6eca:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6ece:	ff ef       	ldi	r31, 0xFF	; 255
    6ed0:	8f 3f       	cpi	r24, 0xFF	; 255
    6ed2:	9f 07       	cpc	r25, r31
    6ed4:	d1 f3       	breq	.-12     	; 0x6eca <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    6ed6:	24 e1       	ldi	r18, 0x14	; 20
    6ed8:	c2 2e       	mov	r12, r18
    6eda:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    6edc:	f8 01       	movw	r30, r16
    6ede:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6ee0:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6ee4:	ff ef       	ldi	r31, 0xFF	; 255
    6ee6:	8f 3f       	cpi	r24, 0xFF	; 255
    6ee8:	9f 07       	cpc	r25, r31
    6eea:	d1 f3       	breq	.-12     	; 0x6ee0 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    6eec:	0c 2d       	mov	r16, r12
    6eee:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    6ef0:	f7 01       	movw	r30, r14
    6ef2:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6ef4:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    6ef8:	ff ef       	ldi	r31, 0xFF	; 255
    6efa:	8f 3f       	cpi	r24, 0xFF	; 255
    6efc:	9f 07       	cpc	r25, r31
    6efe:	d1 f3       	breq	.-12     	; 0x6ef4 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6f00:	20 2f       	mov	r18, r16
    6f02:	30 e0       	ldi	r19, 0x00	; 0
    6f04:	82 17       	cp	r24, r18
    6f06:	93 07       	cpc	r25, r19
    6f08:	11 f4       	brne	.+4      	; 0x6f0e <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6f0a:	dd 20       	and	r13, r13
    6f0c:	11 f0       	breq	.+4      	; 0x6f12 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    6f0e:	8f ef       	ldi	r24, 0xFF	; 255
    6f10:	01 c0       	rjmp	.+2      	; 0x6f14 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6f12:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6f14:	0f 90       	pop	r0
    6f16:	0f 90       	pop	r0
    6f18:	0f 90       	pop	r0
    6f1a:	0f 90       	pop	r0
    6f1c:	cf 91       	pop	r28
    6f1e:	df 91       	pop	r29
    6f20:	1f 91       	pop	r17
    6f22:	0f 91       	pop	r16
    6f24:	ff 90       	pop	r15
    6f26:	ef 90       	pop	r14
    6f28:	df 90       	pop	r13
    6f2a:	cf 90       	pop	r12
    6f2c:	08 95       	ret

00006f2e <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6f2e:	0f 93       	push	r16
    6f30:	1f 93       	push	r17
    6f32:	df 93       	push	r29
    6f34:	cf 93       	push	r28
    6f36:	00 d0       	rcall	.+0      	; 0x6f38 <eDIP240_7_Display_set_protocol+0xa>
    6f38:	00 d0       	rcall	.+0      	; 0x6f3a <eDIP240_7_Display_set_protocol+0xc>
    6f3a:	cd b7       	in	r28, 0x3d	; 61
    6f3c:	de b7       	in	r29, 0x3e	; 62
    6f3e:	18 2f       	mov	r17, r24
    6f40:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6f42:	20 e4       	ldi	r18, 0x40	; 64
    6f44:	32 e4       	ldi	r19, 0x42	; 66
    6f46:	4f e0       	ldi	r20, 0x0F	; 15
    6f48:	50 e0       	ldi	r21, 0x00	; 0
    6f4a:	29 83       	std	Y+1, r18	; 0x01
    6f4c:	3a 83       	std	Y+2, r19	; 0x02
    6f4e:	4b 83       	std	Y+3, r20	; 0x03
    6f50:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6f52:	82 e1       	ldi	r24, 0x12	; 18
    6f54:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(3);
    6f58:	83 e0       	ldi	r24, 0x03	; 3
    6f5a:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('D');
    6f5e:	84 e4       	ldi	r24, 0x44	; 68
    6f60:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    6f64:	81 2f       	mov	r24, r17
    6f66:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(timeout);
    6f6a:	80 2f       	mov	r24, r16
    6f6c:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    6f70:	81 2f       	mov	r24, r17
    6f72:	87 5a       	subi	r24, 0xA7	; 167
    6f74:	80 0f       	add	r24, r16
    6f76:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6f7a:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    6f7e:	29 81       	ldd	r18, Y+1	; 0x01
    6f80:	3a 81       	ldd	r19, Y+2	; 0x02
    6f82:	4b 81       	ldd	r20, Y+3	; 0x03
    6f84:	5c 81       	ldd	r21, Y+4	; 0x04
    6f86:	21 50       	subi	r18, 0x01	; 1
    6f88:	30 40       	sbci	r19, 0x00	; 0
    6f8a:	40 40       	sbci	r20, 0x00	; 0
    6f8c:	50 40       	sbci	r21, 0x00	; 0
    6f8e:	29 83       	std	Y+1, r18	; 0x01
    6f90:	3a 83       	std	Y+2, r19	; 0x02
    6f92:	4b 83       	std	Y+3, r20	; 0x03
    6f94:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6f96:	86 30       	cpi	r24, 0x06	; 6
    6f98:	51 f0       	breq	.+20     	; 0x6fae <eDIP240_7_Display_set_protocol+0x80>
    6f9a:	89 81       	ldd	r24, Y+1	; 0x01
    6f9c:	9a 81       	ldd	r25, Y+2	; 0x02
    6f9e:	ab 81       	ldd	r26, Y+3	; 0x03
    6fa0:	bc 81       	ldd	r27, Y+4	; 0x04
    6fa2:	00 97       	sbiw	r24, 0x00	; 0
    6fa4:	a1 05       	cpc	r26, r1
    6fa6:	b1 05       	cpc	r27, r1
    6fa8:	41 f7       	brne	.-48     	; 0x6f7a <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    6faa:	8f ef       	ldi	r24, 0xFF	; 255
    6fac:	01 c0       	rjmp	.+2      	; 0x6fb0 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    6fae:	80 e0       	ldi	r24, 0x00	; 0
}
    6fb0:	0f 90       	pop	r0
    6fb2:	0f 90       	pop	r0
    6fb4:	0f 90       	pop	r0
    6fb6:	0f 90       	pop	r0
    6fb8:	cf 91       	pop	r28
    6fba:	df 91       	pop	r29
    6fbc:	1f 91       	pop	r17
    6fbe:	0f 91       	pop	r16
    6fc0:	08 95       	ret

00006fc2 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    6fc2:	bf 92       	push	r11
    6fc4:	cf 92       	push	r12
    6fc6:	df 92       	push	r13
    6fc8:	ef 92       	push	r14
    6fca:	ff 92       	push	r15
    6fcc:	0f 93       	push	r16
    6fce:	1f 93       	push	r17
    6fd0:	df 93       	push	r29
    6fd2:	cf 93       	push	r28
    6fd4:	00 d0       	rcall	.+0      	; 0x6fd6 <eDIP240_7_Display_get_protocoll_info+0x14>
    6fd6:	00 d0       	rcall	.+0      	; 0x6fd8 <eDIP240_7_Display_get_protocoll_info+0x16>
    6fd8:	cd b7       	in	r28, 0x3d	; 61
    6fda:	de b7       	in	r29, 0x3e	; 62
    6fdc:	6c 01       	movw	r12, r24
    6fde:	8b 01       	movw	r16, r22
    6fe0:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6fe2:	80 e4       	ldi	r24, 0x40	; 64
    6fe4:	92 e4       	ldi	r25, 0x42	; 66
    6fe6:	af e0       	ldi	r26, 0x0F	; 15
    6fe8:	b0 e0       	ldi	r27, 0x00	; 0
    6fea:	89 83       	std	Y+1, r24	; 0x01
    6fec:	9a 83       	std	Y+2, r25	; 0x02
    6fee:	ab 83       	std	Y+3, r26	; 0x03
    6ff0:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6ff2:	82 e1       	ldi	r24, 0x12	; 18
    6ff4:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(1);
    6ff8:	81 e0       	ldi	r24, 0x01	; 1
    6ffa:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('P');
    6ffe:	80 e5       	ldi	r24, 0x50	; 80
    7000:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    7004:	83 e6       	ldi	r24, 0x63	; 99
    7006:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    700a:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    700e:	29 81       	ldd	r18, Y+1	; 0x01
    7010:	3a 81       	ldd	r19, Y+2	; 0x02
    7012:	4b 81       	ldd	r20, Y+3	; 0x03
    7014:	5c 81       	ldd	r21, Y+4	; 0x04
    7016:	21 50       	subi	r18, 0x01	; 1
    7018:	30 40       	sbci	r19, 0x00	; 0
    701a:	40 40       	sbci	r20, 0x00	; 0
    701c:	50 40       	sbci	r21, 0x00	; 0
    701e:	29 83       	std	Y+1, r18	; 0x01
    7020:	3a 83       	std	Y+2, r19	; 0x02
    7022:	4b 83       	std	Y+3, r20	; 0x03
    7024:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7026:	86 30       	cpi	r24, 0x06	; 6
    7028:	49 f0       	breq	.+18     	; 0x703c <eDIP240_7_Display_get_protocoll_info+0x7a>
    702a:	89 81       	ldd	r24, Y+1	; 0x01
    702c:	9a 81       	ldd	r25, Y+2	; 0x02
    702e:	ab 81       	ldd	r26, Y+3	; 0x03
    7030:	bc 81       	ldd	r27, Y+4	; 0x04
    7032:	00 97       	sbiw	r24, 0x00	; 0
    7034:	a1 05       	cpc	r26, r1
    7036:	b1 05       	cpc	r27, r1
    7038:	41 f7       	brne	.-48     	; 0x700a <eDIP240_7_Display_get_protocoll_info+0x48>
    703a:	3b c0       	rjmp	.+118    	; 0x70b2 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    703c:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7040:	2f ef       	ldi	r18, 0xFF	; 255
    7042:	8f 3f       	cpi	r24, 0xFF	; 255
    7044:	92 07       	cpc	r25, r18
    7046:	d1 f3       	breq	.-12     	; 0x703c <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    7048:	82 31       	cpi	r24, 0x12	; 18
    704a:	91 05       	cpc	r25, r1
    704c:	91 f5       	brne	.+100    	; 0x70b2 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    704e:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7052:	ef ef       	ldi	r30, 0xFF	; 255
    7054:	8f 3f       	cpi	r24, 0xFF	; 255
    7056:	9e 07       	cpc	r25, r30
    7058:	d1 f3       	breq	.-12     	; 0x704e <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    705a:	83 30       	cpi	r24, 0x03	; 3
    705c:	51 f5       	brne	.+84     	; 0x70b2 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    705e:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7062:	ff ef       	ldi	r31, 0xFF	; 255
    7064:	8f 3f       	cpi	r24, 0xFF	; 255
    7066:	9f 07       	cpc	r25, r31
    7068:	d1 f3       	breq	.-12     	; 0x705e <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    706a:	35 e1       	ldi	r19, 0x15	; 21
    706c:	b3 2e       	mov	r11, r19
    706e:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    7070:	f6 01       	movw	r30, r12
    7072:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    7074:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7078:	ff ef       	ldi	r31, 0xFF	; 255
    707a:	8f 3f       	cpi	r24, 0xFF	; 255
    707c:	9f 07       	cpc	r25, r31
    707e:	d1 f3       	breq	.-12     	; 0x7074 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    7080:	cb 2c       	mov	r12, r11
    7082:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    7084:	f8 01       	movw	r30, r16
    7086:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    7088:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    708c:	ff ef       	ldi	r31, 0xFF	; 255
    708e:	8f 3f       	cpi	r24, 0xFF	; 255
    7090:	9f 07       	cpc	r25, r31
    7092:	d1 f3       	breq	.-12     	; 0x7088 <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    7094:	0c 2d       	mov	r16, r12
    7096:	08 0f       	add	r16, r24
	  *timeout = ch;
    7098:	f7 01       	movw	r30, r14
    709a:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    709c:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    70a0:	ff ef       	ldi	r31, 0xFF	; 255
    70a2:	8f 3f       	cpi	r24, 0xFF	; 255
    70a4:	9f 07       	cpc	r25, r31
    70a6:	d1 f3       	breq	.-12     	; 0x709c <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    70a8:	20 2f       	mov	r18, r16
    70aa:	30 e0       	ldi	r19, 0x00	; 0
    70ac:	82 17       	cp	r24, r18
    70ae:	93 07       	cpc	r25, r19
    70b0:	11 f0       	breq	.+4      	; 0x70b6 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    70b2:	8f ef       	ldi	r24, 0xFF	; 255
    70b4:	01 c0       	rjmp	.+2      	; 0x70b8 <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    70b6:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    70b8:	0f 90       	pop	r0
    70ba:	0f 90       	pop	r0
    70bc:	0f 90       	pop	r0
    70be:	0f 90       	pop	r0
    70c0:	cf 91       	pop	r28
    70c2:	df 91       	pop	r29
    70c4:	1f 91       	pop	r17
    70c6:	0f 91       	pop	r16
    70c8:	ff 90       	pop	r15
    70ca:	ef 90       	pop	r14
    70cc:	df 90       	pop	r13
    70ce:	cf 90       	pop	r12
    70d0:	bf 90       	pop	r11
    70d2:	08 95       	ret

000070d4 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    70d4:	ef 92       	push	r14
    70d6:	ff 92       	push	r15
    70d8:	0f 93       	push	r16
    70da:	1f 93       	push	r17
    70dc:	df 93       	push	r29
    70de:	cf 93       	push	r28
    70e0:	00 d0       	rcall	.+0      	; 0x70e2 <eDIP240_7_Display_repeat_last_packet+0xe>
    70e2:	00 d0       	rcall	.+0      	; 0x70e4 <eDIP240_7_Display_repeat_last_packet+0x10>
    70e4:	cd b7       	in	r28, 0x3d	; 61
    70e6:	de b7       	in	r29, 0x3e	; 62
    70e8:	f8 2e       	mov	r15, r24
    70ea:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    70ec:	20 e4       	ldi	r18, 0x40	; 64
    70ee:	32 e4       	ldi	r19, 0x42	; 66
    70f0:	4f e0       	ldi	r20, 0x0F	; 15
    70f2:	50 e0       	ldi	r21, 0x00	; 0
    70f4:	29 83       	std	Y+1, r18	; 0x01
    70f6:	3a 83       	std	Y+2, r19	; 0x02
    70f8:	4b 83       	std	Y+3, r20	; 0x03
    70fa:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    70fc:	82 e1       	ldi	r24, 0x12	; 18
    70fe:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(1);
    7102:	81 e0       	ldi	r24, 0x01	; 1
    7104:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('R');
    7108:	82 e5       	ldi	r24, 0x52	; 82
    710a:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    710e:	85 e6       	ldi	r24, 0x65	; 101
    7110:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7114:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    7118:	29 81       	ldd	r18, Y+1	; 0x01
    711a:	3a 81       	ldd	r19, Y+2	; 0x02
    711c:	4b 81       	ldd	r20, Y+3	; 0x03
    711e:	5c 81       	ldd	r21, Y+4	; 0x04
    7120:	21 50       	subi	r18, 0x01	; 1
    7122:	30 40       	sbci	r19, 0x00	; 0
    7124:	40 40       	sbci	r20, 0x00	; 0
    7126:	50 40       	sbci	r21, 0x00	; 0
    7128:	29 83       	std	Y+1, r18	; 0x01
    712a:	3a 83       	std	Y+2, r19	; 0x02
    712c:	4b 83       	std	Y+3, r20	; 0x03
    712e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7130:	86 30       	cpi	r24, 0x06	; 6
    7132:	59 f0       	breq	.+22     	; 0x714a <eDIP240_7_Display_repeat_last_packet+0x76>
    7134:	29 81       	ldd	r18, Y+1	; 0x01
    7136:	3a 81       	ldd	r19, Y+2	; 0x02
    7138:	4b 81       	ldd	r20, Y+3	; 0x03
    713a:	5c 81       	ldd	r21, Y+4	; 0x04
    713c:	21 15       	cp	r18, r1
    713e:	31 05       	cpc	r19, r1
    7140:	41 05       	cpc	r20, r1
    7142:	51 05       	cpc	r21, r1
    7144:	39 f7       	brne	.-50     	; 0x7114 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    7146:	8f ef       	ldi	r24, 0xFF	; 255
    7148:	28 c0       	rjmp	.+80     	; 0x719a <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    714a:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    714e:	2f ef       	ldi	r18, 0xFF	; 255
    7150:	8f 3f       	cpi	r24, 0xFF	; 255
    7152:	92 07       	cpc	r25, r18
    7154:	d1 f3       	breq	.-12     	; 0x714a <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    7156:	81 31       	cpi	r24, 0x11	; 17
    7158:	91 05       	cpc	r25, r1
    715a:	f1 f4       	brne	.+60     	; 0x7198 <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    715c:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7160:	ef ef       	ldi	r30, 0xFF	; 255
    7162:	8f 3f       	cpi	r24, 0xFF	; 255
    7164:	9e 07       	cpc	r25, r30
    7166:	d1 f3       	breq	.-12     	; 0x715c <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    7168:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    716a:	80 2f       	mov	r24, r16
    716c:	0f 2d       	mov	r16, r15
    716e:	18 2f       	mov	r17, r24
    7170:	09 c0       	rjmp	.+18     	; 0x7184 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    7172:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7176:	ff ef       	ldi	r31, 0xFF	; 255
    7178:	8f 3f       	cpi	r24, 0xFF	; 255
    717a:	9f 07       	cpc	r25, r31
    717c:	d1 f3       	breq	.-12     	; 0x7172 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    717e:	f8 01       	movw	r30, r16
    7180:	81 93       	st	Z+, r24
    7182:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    7184:	80 2f       	mov	r24, r16
    7186:	8f 19       	sub	r24, r15
    7188:	8e 15       	cp	r24, r14
    718a:	98 f3       	brcs	.-26     	; 0x7172 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    718c:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
    7190:	ff ef       	ldi	r31, 0xFF	; 255
    7192:	8f 3f       	cpi	r24, 0xFF	; 255
    7194:	9f 07       	cpc	r25, r31
    7196:	d1 f3       	breq	.-12     	; 0x718c <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    7198:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    719a:	0f 90       	pop	r0
    719c:	0f 90       	pop	r0
    719e:	0f 90       	pop	r0
    71a0:	0f 90       	pop	r0
    71a2:	cf 91       	pop	r28
    71a4:	df 91       	pop	r29
    71a6:	1f 91       	pop	r17
    71a8:	0f 91       	pop	r16
    71aa:	ff 90       	pop	r15
    71ac:	ef 90       	pop	r14
    71ae:	08 95       	ret

000071b0 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    71b0:	1f 93       	push	r17
    71b2:	df 93       	push	r29
    71b4:	cf 93       	push	r28
    71b6:	00 d0       	rcall	.+0      	; 0x71b8 <eDIP240_7_Display_select+0x8>
    71b8:	00 d0       	rcall	.+0      	; 0x71ba <eDIP240_7_Display_select+0xa>
    71ba:	cd b7       	in	r28, 0x3d	; 61
    71bc:	de b7       	in	r29, 0x3e	; 62
    71be:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    71c0:	20 e4       	ldi	r18, 0x40	; 64
    71c2:	32 e4       	ldi	r19, 0x42	; 66
    71c4:	4f e0       	ldi	r20, 0x0F	; 15
    71c6:	50 e0       	ldi	r21, 0x00	; 0
    71c8:	29 83       	std	Y+1, r18	; 0x01
    71ca:	3a 83       	std	Y+2, r19	; 0x02
    71cc:	4b 83       	std	Y+3, r20	; 0x03
    71ce:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    71d0:	82 e1       	ldi	r24, 0x12	; 18
    71d2:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(3);
    71d6:	83 e0       	ldi	r24, 0x03	; 3
    71d8:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('A');
    71dc:	81 e4       	ldi	r24, 0x41	; 65
    71de:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('S');
    71e2:	83 e5       	ldi	r24, 0x53	; 83
    71e4:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(address);
    71e8:	81 2f       	mov	r24, r17
    71ea:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    71ee:	81 2f       	mov	r24, r17
    71f0:	87 55       	subi	r24, 0x57	; 87
    71f2:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    71f6:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    71fa:	29 81       	ldd	r18, Y+1	; 0x01
    71fc:	3a 81       	ldd	r19, Y+2	; 0x02
    71fe:	4b 81       	ldd	r20, Y+3	; 0x03
    7200:	5c 81       	ldd	r21, Y+4	; 0x04
    7202:	21 50       	subi	r18, 0x01	; 1
    7204:	30 40       	sbci	r19, 0x00	; 0
    7206:	40 40       	sbci	r20, 0x00	; 0
    7208:	50 40       	sbci	r21, 0x00	; 0
    720a:	29 83       	std	Y+1, r18	; 0x01
    720c:	3a 83       	std	Y+2, r19	; 0x02
    720e:	4b 83       	std	Y+3, r20	; 0x03
    7210:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7212:	86 30       	cpi	r24, 0x06	; 6
    7214:	51 f0       	breq	.+20     	; 0x722a <eDIP240_7_Display_select+0x7a>
    7216:	89 81       	ldd	r24, Y+1	; 0x01
    7218:	9a 81       	ldd	r25, Y+2	; 0x02
    721a:	ab 81       	ldd	r26, Y+3	; 0x03
    721c:	bc 81       	ldd	r27, Y+4	; 0x04
    721e:	00 97       	sbiw	r24, 0x00	; 0
    7220:	a1 05       	cpc	r26, r1
    7222:	b1 05       	cpc	r27, r1
    7224:	41 f7       	brne	.-48     	; 0x71f6 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    7226:	8f ef       	ldi	r24, 0xFF	; 255
    7228:	01 c0       	rjmp	.+2      	; 0x722c <eDIP240_7_Display_select+0x7c>
 return 0;
    722a:	80 e0       	ldi	r24, 0x00	; 0
}
    722c:	0f 90       	pop	r0
    722e:	0f 90       	pop	r0
    7230:	0f 90       	pop	r0
    7232:	0f 90       	pop	r0
    7234:	cf 91       	pop	r28
    7236:	df 91       	pop	r29
    7238:	1f 91       	pop	r17
    723a:	08 95       	ret

0000723c <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    723c:	1f 93       	push	r17
    723e:	df 93       	push	r29
    7240:	cf 93       	push	r28
    7242:	00 d0       	rcall	.+0      	; 0x7244 <eDIP240_7_Display_deselect+0x8>
    7244:	00 d0       	rcall	.+0      	; 0x7246 <eDIP240_7_Display_deselect+0xa>
    7246:	cd b7       	in	r28, 0x3d	; 61
    7248:	de b7       	in	r29, 0x3e	; 62
    724a:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    724c:	20 e4       	ldi	r18, 0x40	; 64
    724e:	32 e4       	ldi	r19, 0x42	; 66
    7250:	4f e0       	ldi	r20, 0x0F	; 15
    7252:	50 e0       	ldi	r21, 0x00	; 0
    7254:	29 83       	std	Y+1, r18	; 0x01
    7256:	3a 83       	std	Y+2, r19	; 0x02
    7258:	4b 83       	std	Y+3, r20	; 0x03
    725a:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    725c:	82 e1       	ldi	r24, 0x12	; 18
    725e:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(3);
    7262:	83 e0       	ldi	r24, 0x03	; 3
    7264:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('A');
    7268:	81 e4       	ldi	r24, 0x41	; 65
    726a:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar('D');
    726e:	84 e4       	ldi	r24, 0x44	; 68
    7270:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar(address);
    7274:	81 2f       	mov	r24, r17
    7276:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    727a:	81 2f       	mov	r24, r17
    727c:	86 56       	subi	r24, 0x66	; 102
    727e:	0e 94 1b 36 	call	0x6c36	; 0x6c36 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7282:	0e 94 23 36 	call	0x6c46	; 0x6c46 <USART0_getchar>
	ack_timeout--;
    7286:	29 81       	ldd	r18, Y+1	; 0x01
    7288:	3a 81       	ldd	r19, Y+2	; 0x02
    728a:	4b 81       	ldd	r20, Y+3	; 0x03
    728c:	5c 81       	ldd	r21, Y+4	; 0x04
    728e:	21 50       	subi	r18, 0x01	; 1
    7290:	30 40       	sbci	r19, 0x00	; 0
    7292:	40 40       	sbci	r20, 0x00	; 0
    7294:	50 40       	sbci	r21, 0x00	; 0
    7296:	29 83       	std	Y+1, r18	; 0x01
    7298:	3a 83       	std	Y+2, r19	; 0x02
    729a:	4b 83       	std	Y+3, r20	; 0x03
    729c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    729e:	86 30       	cpi	r24, 0x06	; 6
    72a0:	51 f0       	breq	.+20     	; 0x72b6 <eDIP240_7_Display_deselect+0x7a>
    72a2:	89 81       	ldd	r24, Y+1	; 0x01
    72a4:	9a 81       	ldd	r25, Y+2	; 0x02
    72a6:	ab 81       	ldd	r26, Y+3	; 0x03
    72a8:	bc 81       	ldd	r27, Y+4	; 0x04
    72aa:	00 97       	sbiw	r24, 0x00	; 0
    72ac:	a1 05       	cpc	r26, r1
    72ae:	b1 05       	cpc	r27, r1
    72b0:	41 f7       	brne	.-48     	; 0x7282 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    72b2:	8f ef       	ldi	r24, 0xFF	; 255
    72b4:	01 c0       	rjmp	.+2      	; 0x72b8 <eDIP240_7_Display_deselect+0x7c>
 return 0;
    72b6:	80 e0       	ldi	r24, 0x00	; 0
}
    72b8:	0f 90       	pop	r0
    72ba:	0f 90       	pop	r0
    72bc:	0f 90       	pop	r0
    72be:	0f 90       	pop	r0
    72c0:	cf 91       	pop	r28
    72c2:	df 91       	pop	r29
    72c4:	1f 91       	pop	r17
    72c6:	08 95       	ret

000072c8 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    72c8:	dc 01       	movw	r26, r24
    72ca:	0d 90       	ld	r0, X+
    72cc:	00 20       	and	r0, r0
    72ce:	e9 f7       	brne	.-6      	; 0x72ca <eDIP240_7_Display_send_string+0x2>
    72d0:	bd 01       	movw	r22, r26
    72d2:	61 50       	subi	r22, 0x01	; 1
    72d4:	70 40       	sbci	r23, 0x00	; 0
    72d6:	68 1b       	sub	r22, r24
    72d8:	79 0b       	sbc	r23, r25
    72da:	0e 94 35 36 	call	0x6c6a	; 0x6c6a <eDIP240_7_Display_send_packet>
}
    72de:	08 95       	ret

000072e0 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    72e0:	dc 01       	movw	r26, r24
    72e2:	0d 90       	ld	r0, X+
    72e4:	00 20       	and	r0, r0
    72e6:	e9 f7       	brne	.-6      	; 0x72e2 <eDIP240_7_Display_send_string_with_NULL+0x2>
    72e8:	6a 2f       	mov	r22, r26
    72ea:	68 1b       	sub	r22, r24
    72ec:	0e 94 35 36 	call	0x6c6a	; 0x6c6a <eDIP240_7_Display_send_packet>
}
    72f0:	08 95       	ret

000072f2 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    72f2:	83 70       	andi	r24, 0x03	; 3
    72f4:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    72f6:	23 e0       	ldi	r18, 0x03	; 3
    72f8:	30 e0       	ldi	r19, 0x00	; 0
    72fa:	08 2e       	mov	r0, r24
    72fc:	02 c0       	rjmp	.+4      	; 0x7302 <setLedMode+0x10>
    72fe:	22 0f       	add	r18, r18
    7300:	33 1f       	adc	r19, r19
    7302:	0a 94       	dec	r0
    7304:	e2 f7       	brpl	.-8      	; 0x72fe <setLedMode+0xc>
    7306:	92 2f       	mov	r25, r18
    7308:	90 95       	com	r25
    730a:	40 91 65 03 	lds	r20, 0x0365
    730e:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7310:	01 c0       	rjmp	.+2      	; 0x7314 <setLedMode+0x22>
    7312:	66 0f       	add	r22, r22
    7314:	8a 95       	dec	r24
    7316:	ea f7       	brpl	.-6      	; 0x7312 <setLedMode+0x20>
    7318:	62 23       	and	r22, r18
    731a:	96 2b       	or	r25, r22
    731c:	90 93 65 03 	sts	0x0365, r25
}
    7320:	08 95       	ret

00007322 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    7322:	48 2f       	mov	r20, r24
    7324:	43 70       	andi	r20, 0x03	; 3
    7326:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    7328:	83 e0       	ldi	r24, 0x03	; 3
    732a:	90 e0       	ldi	r25, 0x00	; 0
    732c:	04 2e       	mov	r0, r20
    732e:	02 c0       	rjmp	.+4      	; 0x7334 <getLedMode+0x12>
    7330:	88 0f       	add	r24, r24
    7332:	99 1f       	adc	r25, r25
    7334:	0a 94       	dec	r0
    7336:	e2 f7       	brpl	.-8      	; 0x7330 <getLedMode+0xe>
    7338:	20 91 65 03 	lds	r18, 0x0365
    733c:	30 e0       	ldi	r19, 0x00	; 0
    733e:	82 23       	and	r24, r18
    7340:	93 23       	and	r25, r19
    7342:	02 c0       	rjmp	.+4      	; 0x7348 <getLedMode+0x26>
    7344:	95 95       	asr	r25
    7346:	87 95       	ror	r24
    7348:	4a 95       	dec	r20
    734a:	e2 f7       	brpl	.-8      	; 0x7344 <getLedMode+0x22>
}
    734c:	08 95       	ret

0000734e <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    734e:	68 2f       	mov	r22, r24
    7350:	70 e0       	ldi	r23, 0x00	; 0
    7352:	80 e0       	ldi	r24, 0x00	; 0
    7354:	90 e0       	ldi	r25, 0x00	; 0
    7356:	0e 94 bc 47 	call	0x8f78	; 0x8f78 <__floatunsisf>
    735a:	20 91 4b 02 	lds	r18, 0x024B
    735e:	30 91 4c 02 	lds	r19, 0x024C
    7362:	40 91 4d 02 	lds	r20, 0x024D
    7366:	50 91 4e 02 	lds	r21, 0x024E
    736a:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    736e:	20 e0       	ldi	r18, 0x00	; 0
    7370:	30 e0       	ldi	r19, 0x00	; 0
    7372:	40 e8       	ldi	r20, 0x80	; 128
    7374:	5b e3       	ldi	r21, 0x3B	; 59
    7376:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    737a:	08 95       	ret

0000737c <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    737c:	20 e0       	ldi	r18, 0x00	; 0
    737e:	30 e0       	ldi	r19, 0x00	; 0
    7380:	40 e8       	ldi	r20, 0x80	; 128
    7382:	53 e4       	ldi	r21, 0x43	; 67
    7384:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    7388:	20 91 4b 02 	lds	r18, 0x024B
    738c:	30 91 4c 02 	lds	r19, 0x024C
    7390:	40 91 4d 02 	lds	r20, 0x024D
    7394:	50 91 4e 02 	lds	r21, 0x024E
    7398:	0e 94 28 47 	call	0x8e50	; 0x8e50 <__divsf3>
    739c:	0e 94 90 47 	call	0x8f20	; 0x8f20 <__fixunssfsi>
    73a0:	86 2f       	mov	r24, r22
    73a2:	08 95       	ret

000073a4 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    73a4:	68 23       	and	r22, r24
    73a6:	84 2f       	mov	r24, r20
    73a8:	86 2b       	or	r24, r22
    73aa:	08 95       	ret

000073ac <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    73ac:	ef 92       	push	r14
    73ae:	ff 92       	push	r15
    73b0:	0f 93       	push	r16
    73b2:	1f 93       	push	r17
    73b4:	7b 01       	movw	r14, r22
    73b6:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    73b8:	20 e0       	ldi	r18, 0x00	; 0
    73ba:	38 e6       	ldi	r19, 0x68	; 104
    73bc:	47 e1       	ldi	r20, 0x17	; 23
    73be:	57 e4       	ldi	r21, 0x47	; 71
    73c0:	0e 94 4a 48 	call	0x9094	; 0x9094 <__gesf2>
    73c4:	18 16       	cp	r1, r24
    73c6:	e4 f0       	brlt	.+56     	; 0x7400 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    73c8:	c8 01       	movw	r24, r16
    73ca:	b7 01       	movw	r22, r14
    73cc:	26 e3       	ldi	r18, 0x36	; 54
    73ce:	34 e9       	ldi	r19, 0x94	; 148
    73d0:	47 ed       	ldi	r20, 0xD7	; 215
    73d2:	5b e3       	ldi	r21, 0x3B	; 59
    73d4:	0e 94 4a 48 	call	0x9094	; 0x9094 <__gesf2>
    73d8:	87 fd       	sbrc	r24, 7
    73da:	14 c0       	rjmp	.+40     	; 0x7404 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    73dc:	c8 01       	movw	r24, r16
    73de:	b7 01       	movw	r22, r14
    73e0:	20 e0       	ldi	r18, 0x00	; 0
    73e2:	30 e0       	ldi	r19, 0x00	; 0
    73e4:	48 e1       	ldi	r20, 0x18	; 24
    73e6:	53 e4       	ldi	r21, 0x43	; 67
    73e8:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    73ec:	20 e0       	ldi	r18, 0x00	; 0
    73ee:	30 e0       	ldi	r19, 0x00	; 0
    73f0:	40 e8       	ldi	r20, 0x80	; 128
    73f2:	5f e3       	ldi	r21, 0x3F	; 63
    73f4:	0e 94 c3 46 	call	0x8d86	; 0x8d86 <__subsf3>
    73f8:	0e 94 90 47 	call	0x8f20	; 0x8f20 <__fixunssfsi>
    73fc:	86 2f       	mov	r24, r22
    73fe:	03 c0       	rjmp	.+6      	; 0x7406 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    7400:	8f ef       	ldi	r24, 0xFF	; 255
    7402:	01 c0       	rjmp	.+2      	; 0x7406 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    7404:	80 e0       	ldi	r24, 0x00	; 0
}
    7406:	1f 91       	pop	r17
    7408:	0f 91       	pop	r16
    740a:	ff 90       	pop	r15
    740c:	ef 90       	pop	r14
    740e:	08 95       	ret

00007410 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    7410:	ef 92       	push	r14
    7412:	ff 92       	push	r15
    7414:	0f 93       	push	r16
    7416:	1f 93       	push	r17
    7418:	7b 01       	movw	r14, r22
    741a:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    741c:	20 e0       	ldi	r18, 0x00	; 0
    741e:	30 e0       	ldi	r19, 0x00	; 0
    7420:	40 e8       	ldi	r20, 0x80	; 128
    7422:	5f e3       	ldi	r21, 0x3F	; 63
    7424:	0e 94 4a 48 	call	0x9094	; 0x9094 <__gesf2>
    7428:	87 ff       	sbrs	r24, 7
    742a:	16 c0       	rjmp	.+44     	; 0x7458 <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    742c:	c8 01       	movw	r24, r16
    742e:	b7 01       	movw	r22, r14
    7430:	20 e0       	ldi	r18, 0x00	; 0
    7432:	30 e0       	ldi	r19, 0x00	; 0
    7434:	40 e8       	ldi	r20, 0x80	; 128
    7436:	5b e3       	ldi	r21, 0x3B	; 59
    7438:	0e 94 4a 48 	call	0x9094	; 0x9094 <__gesf2>
    743c:	87 fd       	sbrc	r24, 7
    743e:	0e c0       	rjmp	.+28     	; 0x745c <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    7440:	c8 01       	movw	r24, r16
    7442:	b7 01       	movw	r22, r14
    7444:	20 e0       	ldi	r18, 0x00	; 0
    7446:	30 e0       	ldi	r19, 0x00	; 0
    7448:	40 e8       	ldi	r20, 0x80	; 128
    744a:	53 e4       	ldi	r21, 0x43	; 67
    744c:	0e 94 93 48 	call	0x9126	; 0x9126 <__mulsf3>
    7450:	0e 94 90 47 	call	0x8f20	; 0x8f20 <__fixunssfsi>
    7454:	86 2f       	mov	r24, r22
    7456:	03 c0       	rjmp	.+6      	; 0x745e <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    7458:	8f ef       	ldi	r24, 0xFF	; 255
    745a:	01 c0       	rjmp	.+2      	; 0x745e <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    745c:	80 e0       	ldi	r24, 0x00	; 0
}
    745e:	1f 91       	pop	r17
    7460:	0f 91       	pop	r16
    7462:	ff 90       	pop	r15
    7464:	ef 90       	pop	r14
    7466:	08 95       	ret

00007468 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    7468:	80 91 5b 03 	lds	r24, 0x035B
    746c:	08 95       	ret

0000746e <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    746e:	ef 92       	push	r14
    7470:	ff 92       	push	r15
    7472:	0f 93       	push	r16
    7474:	1f 93       	push	r17
    7476:	79 01       	movw	r14, r18
    7478:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    747a:	0e 94 d6 39 	call	0x73ac	; 0x73ac <prescalerSec2Hex>
    747e:	80 93 66 03 	sts	0x0366, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    7482:	c8 01       	movw	r24, r16
    7484:	b7 01       	movw	r22, r14
    7486:	0e 94 08 3a 	call	0x7410	; 0x7410 <pwmFrac2Hex>
    748a:	80 93 4f 02 	sts	0x024F, r24
}
    748e:	1f 91       	pop	r17
    7490:	0f 91       	pop	r16
    7492:	ff 90       	pop	r15
    7494:	ef 90       	pop	r14
    7496:	08 95       	ret

00007498 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    7498:	ef 92       	push	r14
    749a:	ff 92       	push	r15
    749c:	0f 93       	push	r16
    749e:	1f 93       	push	r17
    74a0:	79 01       	movw	r14, r18
    74a2:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    74a4:	0e 94 d6 39 	call	0x73ac	; 0x73ac <prescalerSec2Hex>
    74a8:	80 93 67 03 	sts	0x0367, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    74ac:	c8 01       	movw	r24, r16
    74ae:	b7 01       	movw	r22, r14
    74b0:	0e 94 08 3a 	call	0x7410	; 0x7410 <pwmFrac2Hex>
    74b4:	80 93 50 02 	sts	0x0250, r24
}
    74b8:	1f 91       	pop	r17
    74ba:	0f 91       	pop	r16
    74bc:	ff 90       	pop	r15
    74be:	ef 90       	pop	r14
    74c0:	08 95       	ret

000074c2 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    74c2:	10 92 66 03 	sts	0x0366, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    74c6:	0e 94 08 3a 	call	0x7410	; 0x7410 <pwmFrac2Hex>
    74ca:	80 93 4f 02 	sts	0x024F, r24
}
    74ce:	08 95       	ret

000074d0 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    74d0:	10 92 67 03 	sts	0x0367, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    74d4:	0e 94 08 3a 	call	0x7410	; 0x7410 <pwmFrac2Hex>
    74d8:	80 93 50 02 	sts	0x0250, r24
}
    74dc:	08 95       	ret

000074de <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    74de:	92 b3       	in	r25, 0x12	; 18
    74e0:	93 60       	ori	r25, 0x03	; 3
    74e2:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    74e4:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    74e8:	9e e3       	ldi	r25, 0x3E	; 62
    74ea:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    74ee:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    74f2:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    74f6:	94 ea       	ldi	r25, 0xA4	; 164
    74f8:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    74fc:	90 91 74 00 	lds	r25, 0x0074
    7500:	97 ff       	sbrs	r25, 7
    7502:	fc cf       	rjmp	.-8      	; 0x74fc <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    7504:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    7508:	84 e8       	ldi	r24, 0x84	; 132
    750a:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    750e:	80 91 74 00 	lds	r24, 0x0074
    7512:	87 ff       	sbrs	r24, 7
    7514:	fc cf       	rjmp	.-8      	; 0x750e <TWI_write+0x30>
    7516:	84 2f       	mov	r24, r20
    7518:	95 2f       	mov	r25, r21
    751a:	fc 01       	movw	r30, r24
    751c:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    751e:	94 e8       	ldi	r25, 0x84	; 132
    7520:	0a c0       	rjmp	.+20     	; 0x7536 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    7522:	21 91       	ld	r18, Z+
    7524:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    7528:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    752c:	20 91 74 00 	lds	r18, 0x0074
    7530:	27 ff       	sbrs	r18, 7
    7532:	fc cf       	rjmp	.-8      	; 0x752c <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7534:	8f 5f       	subi	r24, 0xFF	; 255
    7536:	86 17       	cp	r24, r22
    7538:	a0 f3       	brcs	.-24     	; 0x7522 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    753a:	84 e9       	ldi	r24, 0x94	; 148
    753c:	80 93 74 00 	sts	0x0074, r24
}
    7540:	08 95       	ret

00007542 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    7542:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    7544:	92 b3       	in	r25, 0x12	; 18
    7546:	93 60       	ori	r25, 0x03	; 3
    7548:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    754a:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    754e:	9e e3       	ldi	r25, 0x3E	; 62
    7550:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    7554:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    7558:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    755c:	94 ea       	ldi	r25, 0xA4	; 164
    755e:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    7562:	90 91 74 00 	lds	r25, 0x0074
    7566:	97 ff       	sbrs	r25, 7
    7568:	fc cf       	rjmp	.-8      	; 0x7562 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    756a:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    756e:	84 e8       	ldi	r24, 0x84	; 132
    7570:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    7574:	80 91 74 00 	lds	r24, 0x0074
    7578:	87 ff       	sbrs	r24, 7
    757a:	fc cf       	rjmp	.-8      	; 0x7574 <TWI_read+0x32>
    757c:	84 2f       	mov	r24, r20
    757e:	95 2f       	mov	r25, r21
    7580:	fc 01       	movw	r30, r24
    7582:	80 e0       	ldi	r24, 0x00	; 0
    7584:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    7586:	26 2f       	mov	r18, r22
    7588:	30 e0       	ldi	r19, 0x00	; 0
    758a:	21 50       	subi	r18, 0x01	; 1
    758c:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    758e:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    7590:	44 ec       	ldi	r20, 0xC4	; 196
    7592:	10 c0       	rjmp	.+32     	; 0x75b4 <TWI_read+0x72>
    7594:	82 17       	cp	r24, r18
    7596:	93 07       	cpc	r25, r19
    7598:	1c f4       	brge	.+6      	; 0x75a0 <TWI_read+0x5e>
    759a:	40 93 74 00 	sts	0x0074, r20
    759e:	02 c0       	rjmp	.+4      	; 0x75a4 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    75a0:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    75a4:	70 91 74 00 	lds	r23, 0x0074
    75a8:	77 ff       	sbrs	r23, 7
    75aa:	fc cf       	rjmp	.-8      	; 0x75a4 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    75ac:	70 91 73 00 	lds	r23, 0x0073
    75b0:	71 93       	st	Z+, r23
    75b2:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    75b4:	86 17       	cp	r24, r22
    75b6:	70 f3       	brcs	.-36     	; 0x7594 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    75b8:	84 e9       	ldi	r24, 0x94	; 148
    75ba:	80 93 74 00 	sts	0x0074, r24
}
    75be:	08 95       	ret

000075c0 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    75c0:	80 91 f5 07 	lds	r24, 0x07F5
    75c4:	88 23       	and	r24, r24
    75c6:	49 f4       	brne	.+18     	; 0x75da <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    75c8:	80 91 f7 07 	lds	r24, 0x07F7
    75cc:	60 91 f4 07 	lds	r22, 0x07F4
    75d0:	4c e5       	ldi	r20, 0x5C	; 92
    75d2:	53 e0       	ldi	r21, 0x03	; 3
    75d4:	0e 94 6f 3a 	call	0x74de	; 0x74de <TWI_write>
    75d8:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    75da:	80 91 f7 07 	lds	r24, 0x07F7
    75de:	60 91 f4 07 	lds	r22, 0x07F4
    75e2:	4c e5       	ldi	r20, 0x5C	; 92
    75e4:	53 e0       	ldi	r21, 0x03	; 3
    75e6:	0e 94 a1 3a 	call	0x7542	; 0x7542 <TWI_read>
    75ea:	08 95       	ret

000075ec <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    75ec:	86 e0       	ldi	r24, 0x06	; 6
    75ee:	80 93 f4 07 	sts	0x07F4, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    75f2:	81 e1       	ldi	r24, 0x11	; 17
    75f4:	80 93 5c 03 	sts	0x035C, r24
	i2cData[1] = m_prescaler[ 0 ];
    75f8:	80 91 66 03 	lds	r24, 0x0366
    75fc:	80 93 5d 03 	sts	0x035D, r24
	i2cData[2] = m_pwm[ 0 ];
    7600:	80 91 4f 02 	lds	r24, 0x024F
    7604:	80 93 5e 03 	sts	0x035E, r24
	i2cData[3] = m_prescaler[ 1 ];
    7608:	80 91 67 03 	lds	r24, 0x0367
    760c:	80 93 5f 03 	sts	0x035F, r24
	i2cData[4] = m_pwm[ 1 ];
    7610:	80 91 50 02 	lds	r24, 0x0250
    7614:	80 93 60 03 	sts	0x0360, r24
	i2cData[5] = m_ledstate;
    7618:	80 91 65 03 	lds	r24, 0x0365
    761c:	80 93 61 03 	sts	0x0361, r24
	i2cDataDirection = i2cWrite;
    7620:	10 92 f5 07 	sts	0x07F5, r1
	i2cDestination = PCA9533;
    7624:	86 ec       	ldi	r24, 0xC6	; 198
    7626:	90 e0       	ldi	r25, 0x00	; 0
    7628:	90 93 f8 07 	sts	0x07F8, r25
    762c:	80 93 f7 07 	sts	0x07F7, r24

	i2cAction();
    7630:	0e 94 e0 3a 	call	0x75c0	; 0x75c0 <i2cAction>
}
    7634:	08 95       	ret

00007636 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    7636:	68 2f       	mov	r22, r24
    7638:	61 70       	andi	r22, 0x01	; 1
    763a:	62 60       	ori	r22, 0x02	; 2
    763c:	82 e0       	ldi	r24, 0x02	; 2
    763e:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7642:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7646:	08 95       	ret

00007648 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    7648:	82 e0       	ldi	r24, 0x02	; 2
    764a:	0e 94 91 39 	call	0x7322	; 0x7322 <getLedMode>
    764e:	61 e0       	ldi	r22, 0x01	; 1
    7650:	68 27       	eor	r22, r24
    7652:	82 e0       	ldi	r24, 0x02	; 2
    7654:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7658:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    765c:	08 95       	ret

0000765e <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    765e:	82 e0       	ldi	r24, 0x02	; 2
    7660:	60 e0       	ldi	r22, 0x00	; 0
    7662:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7666:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    766a:	08 95       	ret

0000766c <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    766c:	82 e0       	ldi	r24, 0x02	; 2
    766e:	61 e0       	ldi	r22, 0x01	; 1
    7670:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7674:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7678:	08 95       	ret

0000767a <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    767a:	68 2f       	mov	r22, r24
    767c:	61 70       	andi	r22, 0x01	; 1
    767e:	62 60       	ori	r22, 0x02	; 2
    7680:	81 e0       	ldi	r24, 0x01	; 1
    7682:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7686:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    768a:	08 95       	ret

0000768c <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    768c:	81 e0       	ldi	r24, 0x01	; 1
    768e:	0e 94 91 39 	call	0x7322	; 0x7322 <getLedMode>
    7692:	61 e0       	ldi	r22, 0x01	; 1
    7694:	68 27       	eor	r22, r24
    7696:	81 e0       	ldi	r24, 0x01	; 1
    7698:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    769c:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    76a0:	08 95       	ret

000076a2 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    76a2:	81 e0       	ldi	r24, 0x01	; 1
    76a4:	60 e0       	ldi	r22, 0x00	; 0
    76a6:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    76aa:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    76ae:	08 95       	ret

000076b0 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    76b0:	81 e0       	ldi	r24, 0x01	; 1
    76b2:	61 e0       	ldi	r22, 0x01	; 1
    76b4:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    76b8:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    76bc:	08 95       	ret

000076be <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    76be:	68 2f       	mov	r22, r24
    76c0:	61 70       	andi	r22, 0x01	; 1
    76c2:	62 60       	ori	r22, 0x02	; 2
    76c4:	80 e0       	ldi	r24, 0x00	; 0
    76c6:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    76ca:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    76ce:	08 95       	ret

000076d0 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    76d0:	80 e0       	ldi	r24, 0x00	; 0
    76d2:	0e 94 91 39 	call	0x7322	; 0x7322 <getLedMode>
    76d6:	61 e0       	ldi	r22, 0x01	; 1
    76d8:	68 27       	eor	r22, r24
    76da:	80 e0       	ldi	r24, 0x00	; 0
    76dc:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    76e0:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    76e4:	08 95       	ret

000076e6 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    76e6:	80 e0       	ldi	r24, 0x00	; 0
    76e8:	60 e0       	ldi	r22, 0x00	; 0
    76ea:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    76ee:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    76f2:	08 95       	ret

000076f4 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    76f4:	80 e0       	ldi	r24, 0x00	; 0
    76f6:	61 e0       	ldi	r22, 0x01	; 1
    76f8:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    76fc:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7700:	08 95       	ret

00007702 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    7702:	68 2f       	mov	r22, r24
    7704:	61 70       	andi	r22, 0x01	; 1
    7706:	62 60       	ori	r22, 0x02	; 2
    7708:	83 e0       	ldi	r24, 0x03	; 3
    770a:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    770e:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7712:	08 95       	ret

00007714 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    7714:	83 e0       	ldi	r24, 0x03	; 3
    7716:	0e 94 91 39 	call	0x7322	; 0x7322 <getLedMode>
    771a:	61 e0       	ldi	r22, 0x01	; 1
    771c:	68 27       	eor	r22, r24
    771e:	83 e0       	ldi	r24, 0x03	; 3
    7720:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7724:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7728:	08 95       	ret

0000772a <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    772a:	83 e0       	ldi	r24, 0x03	; 3
    772c:	60 e0       	ldi	r22, 0x00	; 0
    772e:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7732:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7736:	08 95       	ret

00007738 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    7738:	83 e0       	ldi	r24, 0x03	; 3
    773a:	61 e0       	ldi	r22, 0x01	; 1
    773c:	0e 94 79 39 	call	0x72f2	; 0x72f2 <setLedMode>
    7740:	0e 94 f6 3a 	call	0x75ec	; 0x75ec <setLeds>
    7744:	08 95       	ret

00007746 <readADC>:
}



void readADC( uint8_t channel )
{
    7746:	1f 93       	push	r17
    7748:	cf 93       	push	r28
    774a:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    774c:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    774e:	80 93 f6 07 	sts	0x07F6, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    7752:	10 92 f5 07 	sts	0x07F5, r1
	i2cDataLen = 1;
    7756:	11 e0       	ldi	r17, 0x01	; 1
    7758:	10 93 f4 07 	sts	0x07F4, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    775c:	80 64       	ori	r24, 0x40	; 64
    775e:	80 93 5c 03 	sts	0x035C, r24
	i2cDestination = PCF8591;
    7762:	c0 e9       	ldi	r28, 0x90	; 144
    7764:	d0 e0       	ldi	r29, 0x00	; 0
    7766:	d0 93 f8 07 	sts	0x07F8, r29
    776a:	c0 93 f7 07 	sts	0x07F7, r28

	i2cAction();
    776e:	0e 94 e0 3a 	call	0x75c0	; 0x75c0 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    7772:	10 93 f5 07 	sts	0x07F5, r17
	i2cDataLen = 2;
    7776:	82 e0       	ldi	r24, 0x02	; 2
    7778:	80 93 f4 07 	sts	0x07F4, r24
	i2cDestination = PCF8591;
    777c:	d0 93 f8 07 	sts	0x07F8, r29
    7780:	c0 93 f7 07 	sts	0x07F7, r28

	i2cAction();
    7784:	0e 94 e0 3a 	call	0x75c0	; 0x75c0 <i2cAction>
}
    7788:	df 91       	pop	r29
    778a:	cf 91       	pop	r28
    778c:	1f 91       	pop	r17
    778e:	08 95       	ret

00007790 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    7790:	0e 94 a3 3b 	call	0x7746	; 0x7746 <readADC>
    7794:	08 95       	ret

00007796 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    7796:	83 e0       	ldi	r24, 0x03	; 3
    7798:	0e 94 a3 3b 	call	0x7746	; 0x7746 <readADC>
    779c:	08 95       	ret

0000779e <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    779e:	82 e0       	ldi	r24, 0x02	; 2
    77a0:	0e 94 a3 3b 	call	0x7746	; 0x7746 <readADC>
    77a4:	08 95       	ret

000077a6 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    77a6:	81 e0       	ldi	r24, 0x01	; 1
    77a8:	0e 94 a3 3b 	call	0x7746	; 0x7746 <readADC>
    77ac:	08 95       	ret

000077ae <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    77ae:	80 e0       	ldi	r24, 0x00	; 0
    77b0:	0e 94 a3 3b 	call	0x7746	; 0x7746 <readADC>
    77b4:	08 95       	ret

000077b6 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    77b6:	10 92 f5 07 	sts	0x07F5, r1
	i2cDataLen = 2;
    77ba:	92 e0       	ldi	r25, 0x02	; 2
    77bc:	90 93 f4 07 	sts	0x07F4, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    77c0:	90 e4       	ldi	r25, 0x40	; 64
    77c2:	90 93 5c 03 	sts	0x035C, r25
	i2cData[ 1 ] = value;
    77c6:	80 93 5d 03 	sts	0x035D, r24
	i2cDestination = PCF8591;
    77ca:	80 e9       	ldi	r24, 0x90	; 144
    77cc:	90 e0       	ldi	r25, 0x00	; 0
    77ce:	90 93 f8 07 	sts	0x07F8, r25
    77d2:	80 93 f7 07 	sts	0x07F7, r24

	i2cAction();
    77d6:	0e 94 e0 3a 	call	0x75c0	; 0x75c0 <i2cAction>
}
    77da:	08 95       	ret

000077dc <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    77dc:	0e 94 be 39 	call	0x737c	; 0x737c <V2S>
    77e0:	0e 94 db 3b 	call	0x77b6	; 0x77b6 <writeDAC>
    77e4:	08 95       	ret

000077e6 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    77e6:	81 e0       	ldi	r24, 0x01	; 1
    77e8:	80 93 f5 07 	sts	0x07F5, r24
	i2cDataLen = 1;
    77ec:	80 93 f4 07 	sts	0x07F4, r24
	i2cDestination = PCF8574;
    77f0:	80 e4       	ldi	r24, 0x40	; 64
    77f2:	90 e0       	ldi	r25, 0x00	; 0
    77f4:	90 93 f8 07 	sts	0x07F8, r25
    77f8:	80 93 f7 07 	sts	0x07F7, r24

	i2cAction();
    77fc:	0e 94 e0 3a 	call	0x75c0	; 0x75c0 <i2cAction>
}
    7800:	08 95       	ret

00007802 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    7802:	80 93 64 03 	sts	0x0364, r24
    7806:	80 93 5c 03 	sts	0x035C, r24
	i2cDataLen = 1;
    780a:	81 e0       	ldi	r24, 0x01	; 1
    780c:	80 93 f4 07 	sts	0x07F4, r24
	i2cDataDirection = i2cWrite;
    7810:	10 92 f5 07 	sts	0x07F5, r1
	i2cDestination = PCF8574;
    7814:	80 e4       	ldi	r24, 0x40	; 64
    7816:	90 e0       	ldi	r25, 0x00	; 0
    7818:	90 93 f8 07 	sts	0x07F8, r25
    781c:	80 93 f7 07 	sts	0x07F7, r24

	i2cAction();
    7820:	0e 94 e0 3a 	call	0x75c0	; 0x75c0 <i2cAction>
}
    7824:	08 95       	ret

00007826 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7826:	80 91 5b 03 	lds	r24, 0x035B
    782a:	e3 e4       	ldi	r30, 0x43	; 67
    782c:	f2 e0       	ldi	r31, 0x02	; 2
    782e:	e8 0f       	add	r30, r24
    7830:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7832:	80 91 64 03 	lds	r24, 0x0364
    7836:	8f 70       	andi	r24, 0x0F	; 15
    7838:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    783a:	89 2b       	or	r24, r25
    783c:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    7840:	80 91 5b 03 	lds	r24, 0x035B
    7844:	89 5f       	subi	r24, 0xF9	; 249
    7846:	87 70       	andi	r24, 0x07	; 7
    7848:	80 93 5b 03 	sts	0x035B, r24
}
    784c:	08 95       	ret

0000784e <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    784e:	80 91 5b 03 	lds	r24, 0x035B
    7852:	e3 e4       	ldi	r30, 0x43	; 67
    7854:	f2 e0       	ldi	r31, 0x02	; 2
    7856:	e8 0f       	add	r30, r24
    7858:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    785a:	80 91 64 03 	lds	r24, 0x0364
    785e:	8f 70       	andi	r24, 0x0F	; 15
    7860:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7862:	89 2b       	or	r24, r25
    7864:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    7868:	80 91 5b 03 	lds	r24, 0x035B
    786c:	8f 5f       	subi	r24, 0xFF	; 255
    786e:	87 70       	andi	r24, 0x07	; 7
    7870:	80 93 5b 03 	sts	0x035B, r24
}
    7874:	08 95       	ret

00007876 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7876:	80 91 5b 03 	lds	r24, 0x035B
    787a:	e3 e4       	ldi	r30, 0x43	; 67
    787c:	f2 e0       	ldi	r31, 0x02	; 2
    787e:	e8 0f       	add	r30, r24
    7880:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7882:	80 91 64 03 	lds	r24, 0x0364
    7886:	8f 70       	andi	r24, 0x0F	; 15
    7888:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    788a:	89 2b       	or	r24, r25
    788c:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    7890:	80 91 5b 03 	lds	r24, 0x035B
    7894:	8a 5f       	subi	r24, 0xFA	; 250
    7896:	86 70       	andi	r24, 0x06	; 6
    7898:	80 93 5b 03 	sts	0x035B, r24
}
    789c:	08 95       	ret

0000789e <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    789e:	80 91 5b 03 	lds	r24, 0x035B
    78a2:	e3 e4       	ldi	r30, 0x43	; 67
    78a4:	f2 e0       	ldi	r31, 0x02	; 2
    78a6:	e8 0f       	add	r30, r24
    78a8:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    78aa:	80 91 64 03 	lds	r24, 0x0364
    78ae:	8f 70       	andi	r24, 0x0F	; 15
    78b0:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    78b2:	89 2b       	or	r24, r25
    78b4:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    78b8:	80 91 5b 03 	lds	r24, 0x035B
    78bc:	8e 5f       	subi	r24, 0xFE	; 254
    78be:	86 70       	andi	r24, 0x06	; 6
    78c0:	80 93 5b 03 	sts	0x035B, r24
}
    78c4:	08 95       	ret

000078c6 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    78c6:	80 91 64 03 	lds	r24, 0x0364
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    78ca:	80 6f       	ori	r24, 0xF0	; 240
    78cc:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
}
    78d0:	08 95       	ret

000078d2 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    78d2:	90 91 64 03 	lds	r25, 0x0364
    78d6:	88 23       	and	r24, r24
    78d8:	11 f4       	brne	.+4      	; 0x78de <TUM_LKN_Sensorboard_setBeeper+0xc>
    78da:	88 e0       	ldi	r24, 0x08	; 8
    78dc:	01 c0       	rjmp	.+2      	; 0x78e0 <TUM_LKN_Sensorboard_setBeeper+0xe>
    78de:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    78e0:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    78e2:	89 2b       	or	r24, r25
    78e4:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
    78e8:	08 95       	ret

000078ea <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    78ea:	90 91 64 03 	lds	r25, 0x0364
    78ee:	21 e0       	ldi	r18, 0x01	; 1
    78f0:	30 e0       	ldi	r19, 0x00	; 0
    78f2:	02 c0       	rjmp	.+4      	; 0x78f8 <TUM_LKN_Sensorboard_writeIO+0xe>
    78f4:	22 0f       	add	r18, r18
    78f6:	33 1f       	adc	r19, r19
    78f8:	8a 95       	dec	r24
    78fa:	e2 f7       	brpl	.-8      	; 0x78f4 <TUM_LKN_Sensorboard_writeIO+0xa>
    78fc:	82 2f       	mov	r24, r18
    78fe:	80 95       	com	r24
    7900:	66 23       	and	r22, r22
    7902:	09 f4       	brne	.+2      	; 0x7906 <TUM_LKN_Sensorboard_writeIO+0x1c>
    7904:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7906:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    7908:	82 2f       	mov	r24, r18
    790a:	89 2b       	or	r24, r25
    790c:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
    7910:	08 95       	ret

00007912 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    7912:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
    7916:	08 95       	ret

00007918 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    7918:	8f ef       	ldi	r24, 0xFF	; 255
    791a:	0e 94 01 3c 	call	0x7802	; 0x7802 <writeIOs>
    791e:	80 e0       	ldi	r24, 0x00	; 0
    7920:	0e 94 db 3b 	call	0x77b6	; 0x77b6 <writeDAC>
    7924:	08 95       	ret

00007926 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    7926:	a0 91 e4 06 	lds	r26, 0x06E4
	lds r27,nrk_high_ready_TCB+1
    792a:	b0 91 e5 06 	lds	r27, 0x06E5

    	;x points to &OSTCB[x]
    
	ld r28,x+
    792e:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    7930:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    7932:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    7934:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    7936:	ff 91       	pop	r31
	pop r30
    7938:	ef 91       	pop	r30
	pop r29
    793a:	df 91       	pop	r29
	pop r28
    793c:	cf 91       	pop	r28
	pop r27
    793e:	bf 91       	pop	r27
	pop r26
    7940:	af 91       	pop	r26
	pop r25
    7942:	9f 91       	pop	r25
	pop r24			
    7944:	8f 91       	pop	r24
	pop r23
    7946:	7f 91       	pop	r23
	pop r22
    7948:	6f 91       	pop	r22
	pop r21
    794a:	5f 91       	pop	r21
	pop r20	
    794c:	4f 91       	pop	r20
	pop r19
    794e:	3f 91       	pop	r19
	pop r18	
    7950:	2f 91       	pop	r18
	pop r17
    7952:	1f 91       	pop	r17
	pop r16
    7954:	0f 91       	pop	r16
	pop r15
    7956:	ff 90       	pop	r15
	pop r14
    7958:	ef 90       	pop	r14
	pop r13
    795a:	df 90       	pop	r13
	pop r12
    795c:	cf 90       	pop	r12
	pop r11
    795e:	bf 90       	pop	r11
	pop r10
    7960:	af 90       	pop	r10
	pop r9
    7962:	9f 90       	pop	r9
	pop r8
    7964:	8f 90       	pop	r8
	pop r7
    7966:	7f 90       	pop	r7
	pop r6
    7968:	6f 90       	pop	r6
	pop r5
    796a:	5f 90       	pop	r5
	pop r4
    796c:	4f 90       	pop	r4
	pop r3
    796e:	3f 90       	pop	r3
	pop r2
    7970:	2f 90       	pop	r2
	pop r1
    7972:	1f 90       	pop	r1
	pop r0
    7974:	0f 90       	pop	r0
	out __SREG__, r0
    7976:	0f be       	out	0x3f, r0	; 63
	pop r0	
    7978:	0f 90       	pop	r0
	   
    	reti 
    797a:	18 95       	reti

0000797c <__udivdi3>:
    797c:	a8 e3       	ldi	r26, 0x38	; 56
    797e:	b0 e0       	ldi	r27, 0x00	; 0
    7980:	e4 ec       	ldi	r30, 0xC4	; 196
    7982:	fc e3       	ldi	r31, 0x3C	; 60
    7984:	0c 94 8f 4a 	jmp	0x951e	; 0x951e <__prologue_saves__>
    7988:	29 83       	std	Y+1, r18	; 0x01
    798a:	3a 83       	std	Y+2, r19	; 0x02
    798c:	4b 83       	std	Y+3, r20	; 0x03
    798e:	5c 83       	std	Y+4, r21	; 0x04
    7990:	6d 83       	std	Y+5, r22	; 0x05
    7992:	7e 83       	std	Y+6, r23	; 0x06
    7994:	8f 83       	std	Y+7, r24	; 0x07
    7996:	98 87       	std	Y+8, r25	; 0x08
    7998:	a9 86       	std	Y+9, r10	; 0x09
    799a:	ba 86       	std	Y+10, r11	; 0x0a
    799c:	cb 86       	std	Y+11, r12	; 0x0b
    799e:	dc 86       	std	Y+12, r13	; 0x0c
    79a0:	ed 86       	std	Y+13, r14	; 0x0d
    79a2:	fe 86       	std	Y+14, r15	; 0x0e
    79a4:	0f 87       	std	Y+15, r16	; 0x0f
    79a6:	18 8b       	std	Y+16, r17	; 0x10
    79a8:	e9 84       	ldd	r14, Y+9	; 0x09
    79aa:	fa 84       	ldd	r15, Y+10	; 0x0a
    79ac:	0b 85       	ldd	r16, Y+11	; 0x0b
    79ae:	1c 85       	ldd	r17, Y+12	; 0x0c
    79b0:	2d 85       	ldd	r18, Y+13	; 0x0d
    79b2:	3e 85       	ldd	r19, Y+14	; 0x0e
    79b4:	4f 85       	ldd	r20, Y+15	; 0x0f
    79b6:	58 89       	ldd	r21, Y+16	; 0x10
    79b8:	29 80       	ldd	r2, Y+1	; 0x01
    79ba:	3a 80       	ldd	r3, Y+2	; 0x02
    79bc:	4b 80       	ldd	r4, Y+3	; 0x03
    79be:	5c 80       	ldd	r5, Y+4	; 0x04
    79c0:	2d a2       	std	Y+37, r2	; 0x25
    79c2:	3e a2       	std	Y+38, r3	; 0x26
    79c4:	4f a2       	std	Y+39, r4	; 0x27
    79c6:	58 a6       	std	Y+40, r5	; 0x28
    79c8:	ad 80       	ldd	r10, Y+5	; 0x05
    79ca:	be 80       	ldd	r11, Y+6	; 0x06
    79cc:	cf 80       	ldd	r12, Y+7	; 0x07
    79ce:	d8 84       	ldd	r13, Y+8	; 0x08
    79d0:	21 15       	cp	r18, r1
    79d2:	31 05       	cpc	r19, r1
    79d4:	41 05       	cpc	r20, r1
    79d6:	51 05       	cpc	r21, r1
    79d8:	09 f0       	breq	.+2      	; 0x79dc <__udivdi3+0x60>
    79da:	be c3       	rjmp	.+1916   	; 0x8158 <__udivdi3+0x7dc>
    79dc:	ae 14       	cp	r10, r14
    79de:	bf 04       	cpc	r11, r15
    79e0:	c0 06       	cpc	r12, r16
    79e2:	d1 06       	cpc	r13, r17
    79e4:	08 f0       	brcs	.+2      	; 0x79e8 <__udivdi3+0x6c>
    79e6:	4f c1       	rjmp	.+670    	; 0x7c86 <__udivdi3+0x30a>
    79e8:	20 e0       	ldi	r18, 0x00	; 0
    79ea:	e2 16       	cp	r14, r18
    79ec:	20 e0       	ldi	r18, 0x00	; 0
    79ee:	f2 06       	cpc	r15, r18
    79f0:	21 e0       	ldi	r18, 0x01	; 1
    79f2:	02 07       	cpc	r16, r18
    79f4:	20 e0       	ldi	r18, 0x00	; 0
    79f6:	12 07       	cpc	r17, r18
    79f8:	58 f4       	brcc	.+22     	; 0x7a10 <__udivdi3+0x94>
    79fa:	3f ef       	ldi	r19, 0xFF	; 255
    79fc:	e3 16       	cp	r14, r19
    79fe:	f1 04       	cpc	r15, r1
    7a00:	01 05       	cpc	r16, r1
    7a02:	11 05       	cpc	r17, r1
    7a04:	09 f0       	breq	.+2      	; 0x7a08 <__udivdi3+0x8c>
    7a06:	90 f4       	brcc	.+36     	; 0x7a2c <__udivdi3+0xb0>
    7a08:	20 e0       	ldi	r18, 0x00	; 0
    7a0a:	30 e0       	ldi	r19, 0x00	; 0
    7a0c:	a9 01       	movw	r20, r18
    7a0e:	17 c0       	rjmp	.+46     	; 0x7a3e <__udivdi3+0xc2>
    7a10:	40 e0       	ldi	r20, 0x00	; 0
    7a12:	e4 16       	cp	r14, r20
    7a14:	40 e0       	ldi	r20, 0x00	; 0
    7a16:	f4 06       	cpc	r15, r20
    7a18:	40 e0       	ldi	r20, 0x00	; 0
    7a1a:	04 07       	cpc	r16, r20
    7a1c:	41 e0       	ldi	r20, 0x01	; 1
    7a1e:	14 07       	cpc	r17, r20
    7a20:	50 f4       	brcc	.+20     	; 0x7a36 <__udivdi3+0xba>
    7a22:	20 e1       	ldi	r18, 0x10	; 16
    7a24:	30 e0       	ldi	r19, 0x00	; 0
    7a26:	40 e0       	ldi	r20, 0x00	; 0
    7a28:	50 e0       	ldi	r21, 0x00	; 0
    7a2a:	09 c0       	rjmp	.+18     	; 0x7a3e <__udivdi3+0xc2>
    7a2c:	28 e0       	ldi	r18, 0x08	; 8
    7a2e:	30 e0       	ldi	r19, 0x00	; 0
    7a30:	40 e0       	ldi	r20, 0x00	; 0
    7a32:	50 e0       	ldi	r21, 0x00	; 0
    7a34:	04 c0       	rjmp	.+8      	; 0x7a3e <__udivdi3+0xc2>
    7a36:	28 e1       	ldi	r18, 0x18	; 24
    7a38:	30 e0       	ldi	r19, 0x00	; 0
    7a3a:	40 e0       	ldi	r20, 0x00	; 0
    7a3c:	50 e0       	ldi	r21, 0x00	; 0
    7a3e:	d8 01       	movw	r26, r16
    7a40:	c7 01       	movw	r24, r14
    7a42:	02 2e       	mov	r0, r18
    7a44:	04 c0       	rjmp	.+8      	; 0x7a4e <__udivdi3+0xd2>
    7a46:	b6 95       	lsr	r27
    7a48:	a7 95       	ror	r26
    7a4a:	97 95       	ror	r25
    7a4c:	87 95       	ror	r24
    7a4e:	0a 94       	dec	r0
    7a50:	d2 f7       	brpl	.-12     	; 0x7a46 <__udivdi3+0xca>
    7a52:	8f 5a       	subi	r24, 0xAF	; 175
    7a54:	9d 4f       	sbci	r25, 0xFD	; 253
    7a56:	dc 01       	movw	r26, r24
    7a58:	6c 91       	ld	r22, X
    7a5a:	80 e2       	ldi	r24, 0x20	; 32
    7a5c:	90 e0       	ldi	r25, 0x00	; 0
    7a5e:	a0 e0       	ldi	r26, 0x00	; 0
    7a60:	b0 e0       	ldi	r27, 0x00	; 0
    7a62:	82 1b       	sub	r24, r18
    7a64:	93 0b       	sbc	r25, r19
    7a66:	a4 0b       	sbc	r26, r20
    7a68:	b5 0b       	sbc	r27, r21
    7a6a:	86 1b       	sub	r24, r22
    7a6c:	91 09       	sbc	r25, r1
    7a6e:	a1 09       	sbc	r26, r1
    7a70:	b1 09       	sbc	r27, r1
    7a72:	00 97       	sbiw	r24, 0x00	; 0
    7a74:	a1 05       	cpc	r26, r1
    7a76:	b1 05       	cpc	r27, r1
    7a78:	a1 f1       	breq	.+104    	; 0x7ae2 <__udivdi3+0x166>
    7a7a:	08 2e       	mov	r0, r24
    7a7c:	04 c0       	rjmp	.+8      	; 0x7a86 <__udivdi3+0x10a>
    7a7e:	ee 0c       	add	r14, r14
    7a80:	ff 1c       	adc	r15, r15
    7a82:	00 1f       	adc	r16, r16
    7a84:	11 1f       	adc	r17, r17
    7a86:	0a 94       	dec	r0
    7a88:	d2 f7       	brpl	.-12     	; 0x7a7e <__udivdi3+0x102>
    7a8a:	a6 01       	movw	r20, r12
    7a8c:	95 01       	movw	r18, r10
    7a8e:	08 2e       	mov	r0, r24
    7a90:	04 c0       	rjmp	.+8      	; 0x7a9a <__udivdi3+0x11e>
    7a92:	22 0f       	add	r18, r18
    7a94:	33 1f       	adc	r19, r19
    7a96:	44 1f       	adc	r20, r20
    7a98:	55 1f       	adc	r21, r21
    7a9a:	0a 94       	dec	r0
    7a9c:	d2 f7       	brpl	.-12     	; 0x7a92 <__udivdi3+0x116>
    7a9e:	60 e2       	ldi	r22, 0x20	; 32
    7aa0:	70 e0       	ldi	r23, 0x00	; 0
    7aa2:	68 1b       	sub	r22, r24
    7aa4:	79 0b       	sbc	r23, r25
    7aa6:	ad a0       	ldd	r10, Y+37	; 0x25
    7aa8:	be a0       	ldd	r11, Y+38	; 0x26
    7aaa:	cf a0       	ldd	r12, Y+39	; 0x27
    7aac:	d8 a4       	ldd	r13, Y+40	; 0x28
    7aae:	04 c0       	rjmp	.+8      	; 0x7ab8 <__udivdi3+0x13c>
    7ab0:	d6 94       	lsr	r13
    7ab2:	c7 94       	ror	r12
    7ab4:	b7 94       	ror	r11
    7ab6:	a7 94       	ror	r10
    7ab8:	6a 95       	dec	r22
    7aba:	d2 f7       	brpl	.-12     	; 0x7ab0 <__udivdi3+0x134>
    7abc:	a2 2a       	or	r10, r18
    7abe:	b3 2a       	or	r11, r19
    7ac0:	c4 2a       	or	r12, r20
    7ac2:	d5 2a       	or	r13, r21
    7ac4:	2d a0       	ldd	r2, Y+37	; 0x25
    7ac6:	3e a0       	ldd	r3, Y+38	; 0x26
    7ac8:	4f a0       	ldd	r4, Y+39	; 0x27
    7aca:	58 a4       	ldd	r5, Y+40	; 0x28
    7acc:	04 c0       	rjmp	.+8      	; 0x7ad6 <__udivdi3+0x15a>
    7ace:	22 0c       	add	r2, r2
    7ad0:	33 1c       	adc	r3, r3
    7ad2:	44 1c       	adc	r4, r4
    7ad4:	55 1c       	adc	r5, r5
    7ad6:	8a 95       	dec	r24
    7ad8:	d2 f7       	brpl	.-12     	; 0x7ace <__udivdi3+0x152>
    7ada:	2d a2       	std	Y+37, r2	; 0x25
    7adc:	3e a2       	std	Y+38, r3	; 0x26
    7ade:	4f a2       	std	Y+39, r4	; 0x27
    7ae0:	58 a6       	std	Y+40, r5	; 0x28
    7ae2:	38 01       	movw	r6, r16
    7ae4:	88 24       	eor	r8, r8
    7ae6:	99 24       	eor	r9, r9
    7ae8:	a8 01       	movw	r20, r16
    7aea:	97 01       	movw	r18, r14
    7aec:	40 70       	andi	r20, 0x00	; 0
    7aee:	50 70       	andi	r21, 0x00	; 0
    7af0:	2d 8f       	std	Y+29, r18	; 0x1d
    7af2:	3e 8f       	std	Y+30, r19	; 0x1e
    7af4:	4f 8f       	std	Y+31, r20	; 0x1f
    7af6:	58 a3       	std	Y+32, r21	; 0x20
    7af8:	c6 01       	movw	r24, r12
    7afa:	b5 01       	movw	r22, r10
    7afc:	a4 01       	movw	r20, r8
    7afe:	93 01       	movw	r18, r6
    7b00:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7b04:	22 2e       	mov	r2, r18
    7b06:	53 2e       	mov	r5, r19
    7b08:	44 2e       	mov	r4, r20
    7b0a:	35 2e       	mov	r3, r21
    7b0c:	69 a3       	std	Y+33, r22	; 0x21
    7b0e:	7a a3       	std	Y+34, r23	; 0x22
    7b10:	8b a3       	std	Y+35, r24	; 0x23
    7b12:	9c a3       	std	Y+36, r25	; 0x24
    7b14:	c6 01       	movw	r24, r12
    7b16:	b5 01       	movw	r22, r10
    7b18:	a4 01       	movw	r20, r8
    7b1a:	93 01       	movw	r18, r6
    7b1c:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7b20:	82 2d       	mov	r24, r2
    7b22:	95 2d       	mov	r25, r5
    7b24:	a4 2d       	mov	r26, r4
    7b26:	b3 2d       	mov	r27, r3
    7b28:	89 8f       	std	Y+25, r24	; 0x19
    7b2a:	9a 8f       	std	Y+26, r25	; 0x1a
    7b2c:	ab 8f       	std	Y+27, r26	; 0x1b
    7b2e:	bc 8f       	std	Y+28, r27	; 0x1c
    7b30:	bc 01       	movw	r22, r24
    7b32:	cd 01       	movw	r24, r26
    7b34:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7b36:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7b38:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7b3a:	58 a1       	ldd	r21, Y+32	; 0x20
    7b3c:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    7b40:	5b 01       	movw	r10, r22
    7b42:	6c 01       	movw	r12, r24
    7b44:	49 a1       	ldd	r20, Y+33	; 0x21
    7b46:	5a a1       	ldd	r21, Y+34	; 0x22
    7b48:	6b a1       	ldd	r22, Y+35	; 0x23
    7b4a:	7c a1       	ldd	r23, Y+36	; 0x24
    7b4c:	da 01       	movw	r26, r20
    7b4e:	99 27       	eor	r25, r25
    7b50:	88 27       	eor	r24, r24
    7b52:	2d a0       	ldd	r2, Y+37	; 0x25
    7b54:	3e a0       	ldd	r3, Y+38	; 0x26
    7b56:	4f a0       	ldd	r4, Y+39	; 0x27
    7b58:	58 a4       	ldd	r5, Y+40	; 0x28
    7b5a:	92 01       	movw	r18, r4
    7b5c:	44 27       	eor	r20, r20
    7b5e:	55 27       	eor	r21, r21
    7b60:	82 2b       	or	r24, r18
    7b62:	93 2b       	or	r25, r19
    7b64:	a4 2b       	or	r26, r20
    7b66:	b5 2b       	or	r27, r21
    7b68:	8a 15       	cp	r24, r10
    7b6a:	9b 05       	cpc	r25, r11
    7b6c:	ac 05       	cpc	r26, r12
    7b6e:	bd 05       	cpc	r27, r13
    7b70:	30 f5       	brcc	.+76     	; 0x7bbe <__udivdi3+0x242>
    7b72:	29 8d       	ldd	r18, Y+25	; 0x19
    7b74:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7b76:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7b78:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7b7a:	21 50       	subi	r18, 0x01	; 1
    7b7c:	30 40       	sbci	r19, 0x00	; 0
    7b7e:	40 40       	sbci	r20, 0x00	; 0
    7b80:	50 40       	sbci	r21, 0x00	; 0
    7b82:	29 8f       	std	Y+25, r18	; 0x19
    7b84:	3a 8f       	std	Y+26, r19	; 0x1a
    7b86:	4b 8f       	std	Y+27, r20	; 0x1b
    7b88:	5c 8f       	std	Y+28, r21	; 0x1c
    7b8a:	8e 0d       	add	r24, r14
    7b8c:	9f 1d       	adc	r25, r15
    7b8e:	a0 1f       	adc	r26, r16
    7b90:	b1 1f       	adc	r27, r17
    7b92:	8e 15       	cp	r24, r14
    7b94:	9f 05       	cpc	r25, r15
    7b96:	a0 07       	cpc	r26, r16
    7b98:	b1 07       	cpc	r27, r17
    7b9a:	88 f0       	brcs	.+34     	; 0x7bbe <__udivdi3+0x242>
    7b9c:	8a 15       	cp	r24, r10
    7b9e:	9b 05       	cpc	r25, r11
    7ba0:	ac 05       	cpc	r26, r12
    7ba2:	bd 05       	cpc	r27, r13
    7ba4:	60 f4       	brcc	.+24     	; 0x7bbe <__udivdi3+0x242>
    7ba6:	21 50       	subi	r18, 0x01	; 1
    7ba8:	30 40       	sbci	r19, 0x00	; 0
    7baa:	40 40       	sbci	r20, 0x00	; 0
    7bac:	50 40       	sbci	r21, 0x00	; 0
    7bae:	29 8f       	std	Y+25, r18	; 0x19
    7bb0:	3a 8f       	std	Y+26, r19	; 0x1a
    7bb2:	4b 8f       	std	Y+27, r20	; 0x1b
    7bb4:	5c 8f       	std	Y+28, r21	; 0x1c
    7bb6:	8e 0d       	add	r24, r14
    7bb8:	9f 1d       	adc	r25, r15
    7bba:	a0 1f       	adc	r26, r16
    7bbc:	b1 1f       	adc	r27, r17
    7bbe:	ac 01       	movw	r20, r24
    7bc0:	bd 01       	movw	r22, r26
    7bc2:	4a 19       	sub	r20, r10
    7bc4:	5b 09       	sbc	r21, r11
    7bc6:	6c 09       	sbc	r22, r12
    7bc8:	7d 09       	sbc	r23, r13
    7bca:	5a 01       	movw	r10, r20
    7bcc:	6b 01       	movw	r12, r22
    7bce:	cb 01       	movw	r24, r22
    7bd0:	ba 01       	movw	r22, r20
    7bd2:	a4 01       	movw	r20, r8
    7bd4:	93 01       	movw	r18, r6
    7bd6:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7bda:	22 2e       	mov	r2, r18
    7bdc:	53 2e       	mov	r5, r19
    7bde:	44 2e       	mov	r4, r20
    7be0:	35 2e       	mov	r3, r21
    7be2:	69 a3       	std	Y+33, r22	; 0x21
    7be4:	7a a3       	std	Y+34, r23	; 0x22
    7be6:	8b a3       	std	Y+35, r24	; 0x23
    7be8:	9c a3       	std	Y+36, r25	; 0x24
    7bea:	c6 01       	movw	r24, r12
    7bec:	b5 01       	movw	r22, r10
    7bee:	a4 01       	movw	r20, r8
    7bf0:	93 01       	movw	r18, r6
    7bf2:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7bf6:	a2 2c       	mov	r10, r2
    7bf8:	b5 2c       	mov	r11, r5
    7bfa:	c4 2c       	mov	r12, r4
    7bfc:	d3 2c       	mov	r13, r3
    7bfe:	c6 01       	movw	r24, r12
    7c00:	b5 01       	movw	r22, r10
    7c02:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7c04:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7c06:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7c08:	58 a1       	ldd	r21, Y+32	; 0x20
    7c0a:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    7c0e:	3b 01       	movw	r6, r22
    7c10:	4c 01       	movw	r8, r24
    7c12:	69 a1       	ldd	r22, Y+33	; 0x21
    7c14:	7a a1       	ldd	r23, Y+34	; 0x22
    7c16:	8b a1       	ldd	r24, Y+35	; 0x23
    7c18:	9c a1       	ldd	r25, Y+36	; 0x24
    7c1a:	ab 01       	movw	r20, r22
    7c1c:	33 27       	eor	r19, r19
    7c1e:	22 27       	eor	r18, r18
    7c20:	8d a1       	ldd	r24, Y+37	; 0x25
    7c22:	9e a1       	ldd	r25, Y+38	; 0x26
    7c24:	af a1       	ldd	r26, Y+39	; 0x27
    7c26:	b8 a5       	ldd	r27, Y+40	; 0x28
    7c28:	a0 70       	andi	r26, 0x00	; 0
    7c2a:	b0 70       	andi	r27, 0x00	; 0
    7c2c:	28 2b       	or	r18, r24
    7c2e:	39 2b       	or	r19, r25
    7c30:	4a 2b       	or	r20, r26
    7c32:	5b 2b       	or	r21, r27
    7c34:	26 15       	cp	r18, r6
    7c36:	37 05       	cpc	r19, r7
    7c38:	48 05       	cpc	r20, r8
    7c3a:	59 05       	cpc	r21, r9
    7c3c:	c0 f4       	brcc	.+48     	; 0x7c6e <__udivdi3+0x2f2>
    7c3e:	08 94       	sec
    7c40:	a1 08       	sbc	r10, r1
    7c42:	b1 08       	sbc	r11, r1
    7c44:	c1 08       	sbc	r12, r1
    7c46:	d1 08       	sbc	r13, r1
    7c48:	2e 0d       	add	r18, r14
    7c4a:	3f 1d       	adc	r19, r15
    7c4c:	40 1f       	adc	r20, r16
    7c4e:	51 1f       	adc	r21, r17
    7c50:	2e 15       	cp	r18, r14
    7c52:	3f 05       	cpc	r19, r15
    7c54:	40 07       	cpc	r20, r16
    7c56:	51 07       	cpc	r21, r17
    7c58:	50 f0       	brcs	.+20     	; 0x7c6e <__udivdi3+0x2f2>
    7c5a:	26 15       	cp	r18, r6
    7c5c:	37 05       	cpc	r19, r7
    7c5e:	48 05       	cpc	r20, r8
    7c60:	59 05       	cpc	r21, r9
    7c62:	28 f4       	brcc	.+10     	; 0x7c6e <__udivdi3+0x2f2>
    7c64:	08 94       	sec
    7c66:	a1 08       	sbc	r10, r1
    7c68:	b1 08       	sbc	r11, r1
    7c6a:	c1 08       	sbc	r12, r1
    7c6c:	d1 08       	sbc	r13, r1
    7c6e:	89 8d       	ldd	r24, Y+25	; 0x19
    7c70:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7c72:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7c74:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7c76:	8c 01       	movw	r16, r24
    7c78:	ff 24       	eor	r15, r15
    7c7a:	ee 24       	eor	r14, r14
    7c7c:	ea 28       	or	r14, r10
    7c7e:	fb 28       	or	r15, r11
    7c80:	0c 29       	or	r16, r12
    7c82:	1d 29       	or	r17, r13
    7c84:	b3 c4       	rjmp	.+2406   	; 0x85ec <__udivdi3+0xc70>
    7c86:	e1 14       	cp	r14, r1
    7c88:	f1 04       	cpc	r15, r1
    7c8a:	01 05       	cpc	r16, r1
    7c8c:	11 05       	cpc	r17, r1
    7c8e:	59 f4       	brne	.+22     	; 0x7ca6 <__udivdi3+0x32a>
    7c90:	61 e0       	ldi	r22, 0x01	; 1
    7c92:	70 e0       	ldi	r23, 0x00	; 0
    7c94:	80 e0       	ldi	r24, 0x00	; 0
    7c96:	90 e0       	ldi	r25, 0x00	; 0
    7c98:	a8 01       	movw	r20, r16
    7c9a:	97 01       	movw	r18, r14
    7c9c:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7ca0:	79 01       	movw	r14, r18
    7ca2:	8a 01       	movw	r16, r20
    7ca4:	10 c0       	rjmp	.+32     	; 0x7cc6 <__udivdi3+0x34a>
    7ca6:	90 e0       	ldi	r25, 0x00	; 0
    7ca8:	e9 16       	cp	r14, r25
    7caa:	90 e0       	ldi	r25, 0x00	; 0
    7cac:	f9 06       	cpc	r15, r25
    7cae:	91 e0       	ldi	r25, 0x01	; 1
    7cb0:	09 07       	cpc	r16, r25
    7cb2:	90 e0       	ldi	r25, 0x00	; 0
    7cb4:	19 07       	cpc	r17, r25
    7cb6:	58 f4       	brcc	.+22     	; 0x7cce <__udivdi3+0x352>
    7cb8:	af ef       	ldi	r26, 0xFF	; 255
    7cba:	ea 16       	cp	r14, r26
    7cbc:	f1 04       	cpc	r15, r1
    7cbe:	01 05       	cpc	r16, r1
    7cc0:	11 05       	cpc	r17, r1
    7cc2:	09 f0       	breq	.+2      	; 0x7cc6 <__udivdi3+0x34a>
    7cc4:	90 f4       	brcc	.+36     	; 0x7cea <__udivdi3+0x36e>
    7cc6:	20 e0       	ldi	r18, 0x00	; 0
    7cc8:	30 e0       	ldi	r19, 0x00	; 0
    7cca:	a9 01       	movw	r20, r18
    7ccc:	17 c0       	rjmp	.+46     	; 0x7cfc <__udivdi3+0x380>
    7cce:	b0 e0       	ldi	r27, 0x00	; 0
    7cd0:	eb 16       	cp	r14, r27
    7cd2:	b0 e0       	ldi	r27, 0x00	; 0
    7cd4:	fb 06       	cpc	r15, r27
    7cd6:	b0 e0       	ldi	r27, 0x00	; 0
    7cd8:	0b 07       	cpc	r16, r27
    7cda:	b1 e0       	ldi	r27, 0x01	; 1
    7cdc:	1b 07       	cpc	r17, r27
    7cde:	50 f4       	brcc	.+20     	; 0x7cf4 <__udivdi3+0x378>
    7ce0:	20 e1       	ldi	r18, 0x10	; 16
    7ce2:	30 e0       	ldi	r19, 0x00	; 0
    7ce4:	40 e0       	ldi	r20, 0x00	; 0
    7ce6:	50 e0       	ldi	r21, 0x00	; 0
    7ce8:	09 c0       	rjmp	.+18     	; 0x7cfc <__udivdi3+0x380>
    7cea:	28 e0       	ldi	r18, 0x08	; 8
    7cec:	30 e0       	ldi	r19, 0x00	; 0
    7cee:	40 e0       	ldi	r20, 0x00	; 0
    7cf0:	50 e0       	ldi	r21, 0x00	; 0
    7cf2:	04 c0       	rjmp	.+8      	; 0x7cfc <__udivdi3+0x380>
    7cf4:	28 e1       	ldi	r18, 0x18	; 24
    7cf6:	30 e0       	ldi	r19, 0x00	; 0
    7cf8:	40 e0       	ldi	r20, 0x00	; 0
    7cfa:	50 e0       	ldi	r21, 0x00	; 0
    7cfc:	d8 01       	movw	r26, r16
    7cfe:	c7 01       	movw	r24, r14
    7d00:	02 2e       	mov	r0, r18
    7d02:	04 c0       	rjmp	.+8      	; 0x7d0c <__udivdi3+0x390>
    7d04:	b6 95       	lsr	r27
    7d06:	a7 95       	ror	r26
    7d08:	97 95       	ror	r25
    7d0a:	87 95       	ror	r24
    7d0c:	0a 94       	dec	r0
    7d0e:	d2 f7       	brpl	.-12     	; 0x7d04 <__udivdi3+0x388>
    7d10:	8f 5a       	subi	r24, 0xAF	; 175
    7d12:	9d 4f       	sbci	r25, 0xFD	; 253
    7d14:	fc 01       	movw	r30, r24
    7d16:	80 81       	ld	r24, Z
    7d18:	28 0f       	add	r18, r24
    7d1a:	31 1d       	adc	r19, r1
    7d1c:	41 1d       	adc	r20, r1
    7d1e:	51 1d       	adc	r21, r1
    7d20:	80 e2       	ldi	r24, 0x20	; 32
    7d22:	90 e0       	ldi	r25, 0x00	; 0
    7d24:	a0 e0       	ldi	r26, 0x00	; 0
    7d26:	b0 e0       	ldi	r27, 0x00	; 0
    7d28:	82 1b       	sub	r24, r18
    7d2a:	93 0b       	sbc	r25, r19
    7d2c:	a4 0b       	sbc	r26, r20
    7d2e:	b5 0b       	sbc	r27, r21
    7d30:	61 f4       	brne	.+24     	; 0x7d4a <__udivdi3+0x3ce>
    7d32:	15 01       	movw	r2, r10
    7d34:	26 01       	movw	r4, r12
    7d36:	2e 18       	sub	r2, r14
    7d38:	3f 08       	sbc	r3, r15
    7d3a:	40 0a       	sbc	r4, r16
    7d3c:	51 0a       	sbc	r5, r17
    7d3e:	81 e0       	ldi	r24, 0x01	; 1
    7d40:	a8 2e       	mov	r10, r24
    7d42:	b1 2c       	mov	r11, r1
    7d44:	c1 2c       	mov	r12, r1
    7d46:	d1 2c       	mov	r13, r1
    7d48:	29 c1       	rjmp	.+594    	; 0x7f9c <__udivdi3+0x620>
    7d4a:	08 2e       	mov	r0, r24
    7d4c:	04 c0       	rjmp	.+8      	; 0x7d56 <__udivdi3+0x3da>
    7d4e:	ee 0c       	add	r14, r14
    7d50:	ff 1c       	adc	r15, r15
    7d52:	00 1f       	adc	r16, r16
    7d54:	11 1f       	adc	r17, r17
    7d56:	0a 94       	dec	r0
    7d58:	d2 f7       	brpl	.-12     	; 0x7d4e <__udivdi3+0x3d2>
    7d5a:	15 01       	movw	r2, r10
    7d5c:	26 01       	movw	r4, r12
    7d5e:	02 2e       	mov	r0, r18
    7d60:	04 c0       	rjmp	.+8      	; 0x7d6a <__udivdi3+0x3ee>
    7d62:	56 94       	lsr	r5
    7d64:	47 94       	ror	r4
    7d66:	37 94       	ror	r3
    7d68:	27 94       	ror	r2
    7d6a:	0a 94       	dec	r0
    7d6c:	d2 f7       	brpl	.-12     	; 0x7d62 <__udivdi3+0x3e6>
    7d6e:	29 8e       	std	Y+25, r2	; 0x19
    7d70:	3a 8e       	std	Y+26, r3	; 0x1a
    7d72:	4b 8e       	std	Y+27, r4	; 0x1b
    7d74:	5c 8e       	std	Y+28, r5	; 0x1c
    7d76:	b6 01       	movw	r22, r12
    7d78:	a5 01       	movw	r20, r10
    7d7a:	08 2e       	mov	r0, r24
    7d7c:	04 c0       	rjmp	.+8      	; 0x7d86 <__udivdi3+0x40a>
    7d7e:	44 0f       	add	r20, r20
    7d80:	55 1f       	adc	r21, r21
    7d82:	66 1f       	adc	r22, r22
    7d84:	77 1f       	adc	r23, r23
    7d86:	0a 94       	dec	r0
    7d88:	d2 f7       	brpl	.-12     	; 0x7d7e <__udivdi3+0x402>
    7d8a:	4d 8f       	std	Y+29, r20	; 0x1d
    7d8c:	5e 8f       	std	Y+30, r21	; 0x1e
    7d8e:	6f 8f       	std	Y+31, r22	; 0x1f
    7d90:	78 a3       	std	Y+32, r23	; 0x20
    7d92:	2d a0       	ldd	r2, Y+37	; 0x25
    7d94:	3e a0       	ldd	r3, Y+38	; 0x26
    7d96:	4f a0       	ldd	r4, Y+39	; 0x27
    7d98:	58 a4       	ldd	r5, Y+40	; 0x28
    7d9a:	04 c0       	rjmp	.+8      	; 0x7da4 <__udivdi3+0x428>
    7d9c:	56 94       	lsr	r5
    7d9e:	47 94       	ror	r4
    7da0:	37 94       	ror	r3
    7da2:	27 94       	ror	r2
    7da4:	2a 95       	dec	r18
    7da6:	d2 f7       	brpl	.-12     	; 0x7d9c <__udivdi3+0x420>
    7da8:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7daa:	be 8c       	ldd	r11, Y+30	; 0x1e
    7dac:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7dae:	d8 a0       	ldd	r13, Y+32	; 0x20
    7db0:	a2 28       	or	r10, r2
    7db2:	b3 28       	or	r11, r3
    7db4:	c4 28       	or	r12, r4
    7db6:	d5 28       	or	r13, r5
    7db8:	ad 8e       	std	Y+29, r10	; 0x1d
    7dba:	be 8e       	std	Y+30, r11	; 0x1e
    7dbc:	cf 8e       	std	Y+31, r12	; 0x1f
    7dbe:	d8 a2       	std	Y+32, r13	; 0x20
    7dc0:	2d a1       	ldd	r18, Y+37	; 0x25
    7dc2:	3e a1       	ldd	r19, Y+38	; 0x26
    7dc4:	4f a1       	ldd	r20, Y+39	; 0x27
    7dc6:	58 a5       	ldd	r21, Y+40	; 0x28
    7dc8:	04 c0       	rjmp	.+8      	; 0x7dd2 <__udivdi3+0x456>
    7dca:	22 0f       	add	r18, r18
    7dcc:	33 1f       	adc	r19, r19
    7dce:	44 1f       	adc	r20, r20
    7dd0:	55 1f       	adc	r21, r21
    7dd2:	8a 95       	dec	r24
    7dd4:	d2 f7       	brpl	.-12     	; 0x7dca <__udivdi3+0x44e>
    7dd6:	2d a3       	std	Y+37, r18	; 0x25
    7dd8:	3e a3       	std	Y+38, r19	; 0x26
    7dda:	4f a3       	std	Y+39, r20	; 0x27
    7ddc:	58 a7       	std	Y+40, r21	; 0x28
    7dde:	38 01       	movw	r6, r16
    7de0:	88 24       	eor	r8, r8
    7de2:	99 24       	eor	r9, r9
    7de4:	b8 01       	movw	r22, r16
    7de6:	a7 01       	movw	r20, r14
    7de8:	60 70       	andi	r22, 0x00	; 0
    7dea:	70 70       	andi	r23, 0x00	; 0
    7dec:	49 a3       	std	Y+33, r20	; 0x21
    7dee:	5a a3       	std	Y+34, r21	; 0x22
    7df0:	6b a3       	std	Y+35, r22	; 0x23
    7df2:	7c a3       	std	Y+36, r23	; 0x24
    7df4:	69 8d       	ldd	r22, Y+25	; 0x19
    7df6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    7df8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    7dfa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7dfc:	a4 01       	movw	r20, r8
    7dfe:	93 01       	movw	r18, r6
    7e00:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7e04:	22 2e       	mov	r2, r18
    7e06:	53 2e       	mov	r5, r19
    7e08:	44 2e       	mov	r4, r20
    7e0a:	35 2e       	mov	r3, r21
    7e0c:	69 a7       	std	Y+41, r22	; 0x29
    7e0e:	7a a7       	std	Y+42, r23	; 0x2a
    7e10:	8b a7       	std	Y+43, r24	; 0x2b
    7e12:	9c a7       	std	Y+44, r25	; 0x2c
    7e14:	69 8d       	ldd	r22, Y+25	; 0x19
    7e16:	7a 8d       	ldd	r23, Y+26	; 0x1a
    7e18:	8b 8d       	ldd	r24, Y+27	; 0x1b
    7e1a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7e1c:	a4 01       	movw	r20, r8
    7e1e:	93 01       	movw	r18, r6
    7e20:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7e24:	a2 2c       	mov	r10, r2
    7e26:	b5 2c       	mov	r11, r5
    7e28:	c4 2c       	mov	r12, r4
    7e2a:	d3 2c       	mov	r13, r3
    7e2c:	a9 8e       	std	Y+25, r10	; 0x19
    7e2e:	ba 8e       	std	Y+26, r11	; 0x1a
    7e30:	cb 8e       	std	Y+27, r12	; 0x1b
    7e32:	dc 8e       	std	Y+28, r13	; 0x1c
    7e34:	c6 01       	movw	r24, r12
    7e36:	b5 01       	movw	r22, r10
    7e38:	29 a1       	ldd	r18, Y+33	; 0x21
    7e3a:	3a a1       	ldd	r19, Y+34	; 0x22
    7e3c:	4b a1       	ldd	r20, Y+35	; 0x23
    7e3e:	5c a1       	ldd	r21, Y+36	; 0x24
    7e40:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    7e44:	5b 01       	movw	r10, r22
    7e46:	6c 01       	movw	r12, r24
    7e48:	29 a4       	ldd	r2, Y+41	; 0x29
    7e4a:	3a a4       	ldd	r3, Y+42	; 0x2a
    7e4c:	4b a4       	ldd	r4, Y+43	; 0x2b
    7e4e:	5c a4       	ldd	r5, Y+44	; 0x2c
    7e50:	d1 01       	movw	r26, r2
    7e52:	99 27       	eor	r25, r25
    7e54:	88 27       	eor	r24, r24
    7e56:	2d 8c       	ldd	r2, Y+29	; 0x1d
    7e58:	3e 8c       	ldd	r3, Y+30	; 0x1e
    7e5a:	4f 8c       	ldd	r4, Y+31	; 0x1f
    7e5c:	58 a0       	ldd	r5, Y+32	; 0x20
    7e5e:	92 01       	movw	r18, r4
    7e60:	44 27       	eor	r20, r20
    7e62:	55 27       	eor	r21, r21
    7e64:	82 2b       	or	r24, r18
    7e66:	93 2b       	or	r25, r19
    7e68:	a4 2b       	or	r26, r20
    7e6a:	b5 2b       	or	r27, r21
    7e6c:	8a 15       	cp	r24, r10
    7e6e:	9b 05       	cpc	r25, r11
    7e70:	ac 05       	cpc	r26, r12
    7e72:	bd 05       	cpc	r27, r13
    7e74:	30 f5       	brcc	.+76     	; 0x7ec2 <__udivdi3+0x546>
    7e76:	29 8d       	ldd	r18, Y+25	; 0x19
    7e78:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7e7a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7e7c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7e7e:	21 50       	subi	r18, 0x01	; 1
    7e80:	30 40       	sbci	r19, 0x00	; 0
    7e82:	40 40       	sbci	r20, 0x00	; 0
    7e84:	50 40       	sbci	r21, 0x00	; 0
    7e86:	29 8f       	std	Y+25, r18	; 0x19
    7e88:	3a 8f       	std	Y+26, r19	; 0x1a
    7e8a:	4b 8f       	std	Y+27, r20	; 0x1b
    7e8c:	5c 8f       	std	Y+28, r21	; 0x1c
    7e8e:	8e 0d       	add	r24, r14
    7e90:	9f 1d       	adc	r25, r15
    7e92:	a0 1f       	adc	r26, r16
    7e94:	b1 1f       	adc	r27, r17
    7e96:	8e 15       	cp	r24, r14
    7e98:	9f 05       	cpc	r25, r15
    7e9a:	a0 07       	cpc	r26, r16
    7e9c:	b1 07       	cpc	r27, r17
    7e9e:	88 f0       	brcs	.+34     	; 0x7ec2 <__udivdi3+0x546>
    7ea0:	8a 15       	cp	r24, r10
    7ea2:	9b 05       	cpc	r25, r11
    7ea4:	ac 05       	cpc	r26, r12
    7ea6:	bd 05       	cpc	r27, r13
    7ea8:	60 f4       	brcc	.+24     	; 0x7ec2 <__udivdi3+0x546>
    7eaa:	21 50       	subi	r18, 0x01	; 1
    7eac:	30 40       	sbci	r19, 0x00	; 0
    7eae:	40 40       	sbci	r20, 0x00	; 0
    7eb0:	50 40       	sbci	r21, 0x00	; 0
    7eb2:	29 8f       	std	Y+25, r18	; 0x19
    7eb4:	3a 8f       	std	Y+26, r19	; 0x1a
    7eb6:	4b 8f       	std	Y+27, r20	; 0x1b
    7eb8:	5c 8f       	std	Y+28, r21	; 0x1c
    7eba:	8e 0d       	add	r24, r14
    7ebc:	9f 1d       	adc	r25, r15
    7ebe:	a0 1f       	adc	r26, r16
    7ec0:	b1 1f       	adc	r27, r17
    7ec2:	ac 01       	movw	r20, r24
    7ec4:	bd 01       	movw	r22, r26
    7ec6:	4a 19       	sub	r20, r10
    7ec8:	5b 09       	sbc	r21, r11
    7eca:	6c 09       	sbc	r22, r12
    7ecc:	7d 09       	sbc	r23, r13
    7ece:	5a 01       	movw	r10, r20
    7ed0:	6b 01       	movw	r12, r22
    7ed2:	cb 01       	movw	r24, r22
    7ed4:	ba 01       	movw	r22, r20
    7ed6:	a4 01       	movw	r20, r8
    7ed8:	93 01       	movw	r18, r6
    7eda:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7ede:	22 2e       	mov	r2, r18
    7ee0:	53 2e       	mov	r5, r19
    7ee2:	44 2e       	mov	r4, r20
    7ee4:	35 2e       	mov	r3, r21
    7ee6:	69 a7       	std	Y+41, r22	; 0x29
    7ee8:	7a a7       	std	Y+42, r23	; 0x2a
    7eea:	8b a7       	std	Y+43, r24	; 0x2b
    7eec:	9c a7       	std	Y+44, r25	; 0x2c
    7eee:	c6 01       	movw	r24, r12
    7ef0:	b5 01       	movw	r22, r10
    7ef2:	a4 01       	movw	r20, r8
    7ef4:	93 01       	movw	r18, r6
    7ef6:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7efa:	62 2c       	mov	r6, r2
    7efc:	75 2c       	mov	r7, r5
    7efe:	84 2c       	mov	r8, r4
    7f00:	93 2c       	mov	r9, r3
    7f02:	c4 01       	movw	r24, r8
    7f04:	b3 01       	movw	r22, r6
    7f06:	29 a1       	ldd	r18, Y+33	; 0x21
    7f08:	3a a1       	ldd	r19, Y+34	; 0x22
    7f0a:	4b a1       	ldd	r20, Y+35	; 0x23
    7f0c:	5c a1       	ldd	r21, Y+36	; 0x24
    7f0e:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    7f12:	9b 01       	movw	r18, r22
    7f14:	ac 01       	movw	r20, r24
    7f16:	69 a5       	ldd	r22, Y+41	; 0x29
    7f18:	7a a5       	ldd	r23, Y+42	; 0x2a
    7f1a:	8b a5       	ldd	r24, Y+43	; 0x2b
    7f1c:	9c a5       	ldd	r25, Y+44	; 0x2c
    7f1e:	6b 01       	movw	r12, r22
    7f20:	bb 24       	eor	r11, r11
    7f22:	aa 24       	eor	r10, r10
    7f24:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7f26:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7f28:	af 8d       	ldd	r26, Y+31	; 0x1f
    7f2a:	b8 a1       	ldd	r27, Y+32	; 0x20
    7f2c:	a0 70       	andi	r26, 0x00	; 0
    7f2e:	b0 70       	andi	r27, 0x00	; 0
    7f30:	a8 2a       	or	r10, r24
    7f32:	b9 2a       	or	r11, r25
    7f34:	ca 2a       	or	r12, r26
    7f36:	db 2a       	or	r13, r27
    7f38:	a2 16       	cp	r10, r18
    7f3a:	b3 06       	cpc	r11, r19
    7f3c:	c4 06       	cpc	r12, r20
    7f3e:	d5 06       	cpc	r13, r21
    7f40:	e0 f4       	brcc	.+56     	; 0x7f7a <__udivdi3+0x5fe>
    7f42:	08 94       	sec
    7f44:	61 08       	sbc	r6, r1
    7f46:	71 08       	sbc	r7, r1
    7f48:	81 08       	sbc	r8, r1
    7f4a:	91 08       	sbc	r9, r1
    7f4c:	ae 0c       	add	r10, r14
    7f4e:	bf 1c       	adc	r11, r15
    7f50:	c0 1e       	adc	r12, r16
    7f52:	d1 1e       	adc	r13, r17
    7f54:	ae 14       	cp	r10, r14
    7f56:	bf 04       	cpc	r11, r15
    7f58:	c0 06       	cpc	r12, r16
    7f5a:	d1 06       	cpc	r13, r17
    7f5c:	70 f0       	brcs	.+28     	; 0x7f7a <__udivdi3+0x5fe>
    7f5e:	a2 16       	cp	r10, r18
    7f60:	b3 06       	cpc	r11, r19
    7f62:	c4 06       	cpc	r12, r20
    7f64:	d5 06       	cpc	r13, r21
    7f66:	48 f4       	brcc	.+18     	; 0x7f7a <__udivdi3+0x5fe>
    7f68:	08 94       	sec
    7f6a:	61 08       	sbc	r6, r1
    7f6c:	71 08       	sbc	r7, r1
    7f6e:	81 08       	sbc	r8, r1
    7f70:	91 08       	sbc	r9, r1
    7f72:	ae 0c       	add	r10, r14
    7f74:	bf 1c       	adc	r11, r15
    7f76:	c0 1e       	adc	r12, r16
    7f78:	d1 1e       	adc	r13, r17
    7f7a:	15 01       	movw	r2, r10
    7f7c:	26 01       	movw	r4, r12
    7f7e:	22 1a       	sub	r2, r18
    7f80:	33 0a       	sbc	r3, r19
    7f82:	44 0a       	sbc	r4, r20
    7f84:	55 0a       	sbc	r5, r21
    7f86:	89 8d       	ldd	r24, Y+25	; 0x19
    7f88:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7f8a:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7f8c:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7f8e:	6c 01       	movw	r12, r24
    7f90:	bb 24       	eor	r11, r11
    7f92:	aa 24       	eor	r10, r10
    7f94:	a6 28       	or	r10, r6
    7f96:	b7 28       	or	r11, r7
    7f98:	c8 28       	or	r12, r8
    7f9a:	d9 28       	or	r13, r9
    7f9c:	98 01       	movw	r18, r16
    7f9e:	44 27       	eor	r20, r20
    7fa0:	55 27       	eor	r21, r21
    7fa2:	2d 8f       	std	Y+29, r18	; 0x1d
    7fa4:	3e 8f       	std	Y+30, r19	; 0x1e
    7fa6:	4f 8f       	std	Y+31, r20	; 0x1f
    7fa8:	58 a3       	std	Y+32, r21	; 0x20
    7faa:	b8 01       	movw	r22, r16
    7fac:	a7 01       	movw	r20, r14
    7fae:	60 70       	andi	r22, 0x00	; 0
    7fb0:	70 70       	andi	r23, 0x00	; 0
    7fb2:	49 a3       	std	Y+33, r20	; 0x21
    7fb4:	5a a3       	std	Y+34, r21	; 0x22
    7fb6:	6b a3       	std	Y+35, r22	; 0x23
    7fb8:	7c a3       	std	Y+36, r23	; 0x24
    7fba:	c2 01       	movw	r24, r4
    7fbc:	b1 01       	movw	r22, r2
    7fbe:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7fc0:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7fc2:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7fc4:	58 a1       	ldd	r21, Y+32	; 0x20
    7fc6:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7fca:	62 2e       	mov	r6, r18
    7fcc:	93 2e       	mov	r9, r19
    7fce:	84 2e       	mov	r8, r20
    7fd0:	75 2e       	mov	r7, r21
    7fd2:	69 a7       	std	Y+41, r22	; 0x29
    7fd4:	7a a7       	std	Y+42, r23	; 0x2a
    7fd6:	8b a7       	std	Y+43, r24	; 0x2b
    7fd8:	9c a7       	std	Y+44, r25	; 0x2c
    7fda:	c2 01       	movw	r24, r4
    7fdc:	b1 01       	movw	r22, r2
    7fde:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7fe0:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7fe2:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7fe4:	58 a1       	ldd	r21, Y+32	; 0x20
    7fe6:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    7fea:	86 2d       	mov	r24, r6
    7fec:	99 2d       	mov	r25, r9
    7fee:	a8 2d       	mov	r26, r8
    7ff0:	b7 2d       	mov	r27, r7
    7ff2:	89 8f       	std	Y+25, r24	; 0x19
    7ff4:	9a 8f       	std	Y+26, r25	; 0x1a
    7ff6:	ab 8f       	std	Y+27, r26	; 0x1b
    7ff8:	bc 8f       	std	Y+28, r27	; 0x1c
    7ffa:	bc 01       	movw	r22, r24
    7ffc:	cd 01       	movw	r24, r26
    7ffe:	29 a1       	ldd	r18, Y+33	; 0x21
    8000:	3a a1       	ldd	r19, Y+34	; 0x22
    8002:	4b a1       	ldd	r20, Y+35	; 0x23
    8004:	5c a1       	ldd	r21, Y+36	; 0x24
    8006:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    800a:	3b 01       	movw	r6, r22
    800c:	4c 01       	movw	r8, r24
    800e:	29 a4       	ldd	r2, Y+41	; 0x29
    8010:	3a a4       	ldd	r3, Y+42	; 0x2a
    8012:	4b a4       	ldd	r4, Y+43	; 0x2b
    8014:	5c a4       	ldd	r5, Y+44	; 0x2c
    8016:	d1 01       	movw	r26, r2
    8018:	99 27       	eor	r25, r25
    801a:	88 27       	eor	r24, r24
    801c:	2d a0       	ldd	r2, Y+37	; 0x25
    801e:	3e a0       	ldd	r3, Y+38	; 0x26
    8020:	4f a0       	ldd	r4, Y+39	; 0x27
    8022:	58 a4       	ldd	r5, Y+40	; 0x28
    8024:	92 01       	movw	r18, r4
    8026:	44 27       	eor	r20, r20
    8028:	55 27       	eor	r21, r21
    802a:	82 2b       	or	r24, r18
    802c:	93 2b       	or	r25, r19
    802e:	a4 2b       	or	r26, r20
    8030:	b5 2b       	or	r27, r21
    8032:	86 15       	cp	r24, r6
    8034:	97 05       	cpc	r25, r7
    8036:	a8 05       	cpc	r26, r8
    8038:	b9 05       	cpc	r27, r9
    803a:	30 f5       	brcc	.+76     	; 0x8088 <__udivdi3+0x70c>
    803c:	29 8d       	ldd	r18, Y+25	; 0x19
    803e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    8040:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8042:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8044:	21 50       	subi	r18, 0x01	; 1
    8046:	30 40       	sbci	r19, 0x00	; 0
    8048:	40 40       	sbci	r20, 0x00	; 0
    804a:	50 40       	sbci	r21, 0x00	; 0
    804c:	29 8f       	std	Y+25, r18	; 0x19
    804e:	3a 8f       	std	Y+26, r19	; 0x1a
    8050:	4b 8f       	std	Y+27, r20	; 0x1b
    8052:	5c 8f       	std	Y+28, r21	; 0x1c
    8054:	8e 0d       	add	r24, r14
    8056:	9f 1d       	adc	r25, r15
    8058:	a0 1f       	adc	r26, r16
    805a:	b1 1f       	adc	r27, r17
    805c:	8e 15       	cp	r24, r14
    805e:	9f 05       	cpc	r25, r15
    8060:	a0 07       	cpc	r26, r16
    8062:	b1 07       	cpc	r27, r17
    8064:	88 f0       	brcs	.+34     	; 0x8088 <__udivdi3+0x70c>
    8066:	86 15       	cp	r24, r6
    8068:	97 05       	cpc	r25, r7
    806a:	a8 05       	cpc	r26, r8
    806c:	b9 05       	cpc	r27, r9
    806e:	60 f4       	brcc	.+24     	; 0x8088 <__udivdi3+0x70c>
    8070:	21 50       	subi	r18, 0x01	; 1
    8072:	30 40       	sbci	r19, 0x00	; 0
    8074:	40 40       	sbci	r20, 0x00	; 0
    8076:	50 40       	sbci	r21, 0x00	; 0
    8078:	29 8f       	std	Y+25, r18	; 0x19
    807a:	3a 8f       	std	Y+26, r19	; 0x1a
    807c:	4b 8f       	std	Y+27, r20	; 0x1b
    807e:	5c 8f       	std	Y+28, r21	; 0x1c
    8080:	8e 0d       	add	r24, r14
    8082:	9f 1d       	adc	r25, r15
    8084:	a0 1f       	adc	r26, r16
    8086:	b1 1f       	adc	r27, r17
    8088:	ac 01       	movw	r20, r24
    808a:	bd 01       	movw	r22, r26
    808c:	46 19       	sub	r20, r6
    808e:	57 09       	sbc	r21, r7
    8090:	68 09       	sbc	r22, r8
    8092:	79 09       	sbc	r23, r9
    8094:	3a 01       	movw	r6, r20
    8096:	4b 01       	movw	r8, r22
    8098:	cb 01       	movw	r24, r22
    809a:	ba 01       	movw	r22, r20
    809c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    809e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    80a0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    80a2:	58 a1       	ldd	r21, Y+32	; 0x20
    80a4:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    80a8:	52 2e       	mov	r5, r18
    80aa:	43 2e       	mov	r4, r19
    80ac:	34 2e       	mov	r3, r20
    80ae:	25 2e       	mov	r2, r21
    80b0:	69 a7       	std	Y+41, r22	; 0x29
    80b2:	7a a7       	std	Y+42, r23	; 0x2a
    80b4:	8b a7       	std	Y+43, r24	; 0x2b
    80b6:	9c a7       	std	Y+44, r25	; 0x2c
    80b8:	c4 01       	movw	r24, r8
    80ba:	b3 01       	movw	r22, r6
    80bc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    80be:	3e 8d       	ldd	r19, Y+30	; 0x1e
    80c0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    80c2:	58 a1       	ldd	r21, Y+32	; 0x20
    80c4:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    80c8:	65 2c       	mov	r6, r5
    80ca:	74 2c       	mov	r7, r4
    80cc:	83 2c       	mov	r8, r3
    80ce:	92 2c       	mov	r9, r2
    80d0:	c4 01       	movw	r24, r8
    80d2:	b3 01       	movw	r22, r6
    80d4:	29 a1       	ldd	r18, Y+33	; 0x21
    80d6:	3a a1       	ldd	r19, Y+34	; 0x22
    80d8:	4b a1       	ldd	r20, Y+35	; 0x23
    80da:	5c a1       	ldd	r21, Y+36	; 0x24
    80dc:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    80e0:	1b 01       	movw	r2, r22
    80e2:	2c 01       	movw	r4, r24
    80e4:	69 a5       	ldd	r22, Y+41	; 0x29
    80e6:	7a a5       	ldd	r23, Y+42	; 0x2a
    80e8:	8b a5       	ldd	r24, Y+43	; 0x2b
    80ea:	9c a5       	ldd	r25, Y+44	; 0x2c
    80ec:	ab 01       	movw	r20, r22
    80ee:	33 27       	eor	r19, r19
    80f0:	22 27       	eor	r18, r18
    80f2:	8d a1       	ldd	r24, Y+37	; 0x25
    80f4:	9e a1       	ldd	r25, Y+38	; 0x26
    80f6:	af a1       	ldd	r26, Y+39	; 0x27
    80f8:	b8 a5       	ldd	r27, Y+40	; 0x28
    80fa:	a0 70       	andi	r26, 0x00	; 0
    80fc:	b0 70       	andi	r27, 0x00	; 0
    80fe:	28 2b       	or	r18, r24
    8100:	39 2b       	or	r19, r25
    8102:	4a 2b       	or	r20, r26
    8104:	5b 2b       	or	r21, r27
    8106:	22 15       	cp	r18, r2
    8108:	33 05       	cpc	r19, r3
    810a:	44 05       	cpc	r20, r4
    810c:	55 05       	cpc	r21, r5
    810e:	c0 f4       	brcc	.+48     	; 0x8140 <__udivdi3+0x7c4>
    8110:	08 94       	sec
    8112:	61 08       	sbc	r6, r1
    8114:	71 08       	sbc	r7, r1
    8116:	81 08       	sbc	r8, r1
    8118:	91 08       	sbc	r9, r1
    811a:	2e 0d       	add	r18, r14
    811c:	3f 1d       	adc	r19, r15
    811e:	40 1f       	adc	r20, r16
    8120:	51 1f       	adc	r21, r17
    8122:	2e 15       	cp	r18, r14
    8124:	3f 05       	cpc	r19, r15
    8126:	40 07       	cpc	r20, r16
    8128:	51 07       	cpc	r21, r17
    812a:	50 f0       	brcs	.+20     	; 0x8140 <__udivdi3+0x7c4>
    812c:	22 15       	cp	r18, r2
    812e:	33 05       	cpc	r19, r3
    8130:	44 05       	cpc	r20, r4
    8132:	55 05       	cpc	r21, r5
    8134:	28 f4       	brcc	.+10     	; 0x8140 <__udivdi3+0x7c4>
    8136:	08 94       	sec
    8138:	61 08       	sbc	r6, r1
    813a:	71 08       	sbc	r7, r1
    813c:	81 08       	sbc	r8, r1
    813e:	91 08       	sbc	r9, r1
    8140:	89 8d       	ldd	r24, Y+25	; 0x19
    8142:	9a 8d       	ldd	r25, Y+26	; 0x1a
    8144:	ab 8d       	ldd	r26, Y+27	; 0x1b
    8146:	bc 8d       	ldd	r27, Y+28	; 0x1c
    8148:	8c 01       	movw	r16, r24
    814a:	ff 24       	eor	r15, r15
    814c:	ee 24       	eor	r14, r14
    814e:	e6 28       	or	r14, r6
    8150:	f7 28       	or	r15, r7
    8152:	08 29       	or	r16, r8
    8154:	19 29       	or	r17, r9
    8156:	4d c2       	rjmp	.+1178   	; 0x85f2 <__udivdi3+0xc76>
    8158:	a2 16       	cp	r10, r18
    815a:	b3 06       	cpc	r11, r19
    815c:	c4 06       	cpc	r12, r20
    815e:	d5 06       	cpc	r13, r21
    8160:	08 f4       	brcc	.+2      	; 0x8164 <__udivdi3+0x7e8>
    8162:	34 c2       	rjmp	.+1128   	; 0x85cc <__udivdi3+0xc50>
    8164:	20 30       	cpi	r18, 0x00	; 0
    8166:	90 e0       	ldi	r25, 0x00	; 0
    8168:	39 07       	cpc	r19, r25
    816a:	91 e0       	ldi	r25, 0x01	; 1
    816c:	49 07       	cpc	r20, r25
    816e:	90 e0       	ldi	r25, 0x00	; 0
    8170:	59 07       	cpc	r21, r25
    8172:	50 f4       	brcc	.+20     	; 0x8188 <__udivdi3+0x80c>
    8174:	2f 3f       	cpi	r18, 0xFF	; 255
    8176:	31 05       	cpc	r19, r1
    8178:	41 05       	cpc	r20, r1
    817a:	51 05       	cpc	r21, r1
    817c:	09 f0       	breq	.+2      	; 0x8180 <__udivdi3+0x804>
    817e:	90 f4       	brcc	.+36     	; 0x81a4 <__udivdi3+0x828>
    8180:	66 24       	eor	r6, r6
    8182:	77 24       	eor	r7, r7
    8184:	43 01       	movw	r8, r6
    8186:	19 c0       	rjmp	.+50     	; 0x81ba <__udivdi3+0x83e>
    8188:	20 30       	cpi	r18, 0x00	; 0
    818a:	a0 e0       	ldi	r26, 0x00	; 0
    818c:	3a 07       	cpc	r19, r26
    818e:	a0 e0       	ldi	r26, 0x00	; 0
    8190:	4a 07       	cpc	r20, r26
    8192:	a1 e0       	ldi	r26, 0x01	; 1
    8194:	5a 07       	cpc	r21, r26
    8196:	60 f4       	brcc	.+24     	; 0x81b0 <__udivdi3+0x834>
    8198:	90 e1       	ldi	r25, 0x10	; 16
    819a:	69 2e       	mov	r6, r25
    819c:	71 2c       	mov	r7, r1
    819e:	81 2c       	mov	r8, r1
    81a0:	91 2c       	mov	r9, r1
    81a2:	0b c0       	rjmp	.+22     	; 0x81ba <__udivdi3+0x83e>
    81a4:	88 e0       	ldi	r24, 0x08	; 8
    81a6:	68 2e       	mov	r6, r24
    81a8:	71 2c       	mov	r7, r1
    81aa:	81 2c       	mov	r8, r1
    81ac:	91 2c       	mov	r9, r1
    81ae:	05 c0       	rjmp	.+10     	; 0x81ba <__udivdi3+0x83e>
    81b0:	b8 e1       	ldi	r27, 0x18	; 24
    81b2:	6b 2e       	mov	r6, r27
    81b4:	71 2c       	mov	r7, r1
    81b6:	81 2c       	mov	r8, r1
    81b8:	91 2c       	mov	r9, r1
    81ba:	da 01       	movw	r26, r20
    81bc:	c9 01       	movw	r24, r18
    81be:	06 2c       	mov	r0, r6
    81c0:	04 c0       	rjmp	.+8      	; 0x81ca <__udivdi3+0x84e>
    81c2:	b6 95       	lsr	r27
    81c4:	a7 95       	ror	r26
    81c6:	97 95       	ror	r25
    81c8:	87 95       	ror	r24
    81ca:	0a 94       	dec	r0
    81cc:	d2 f7       	brpl	.-12     	; 0x81c2 <__udivdi3+0x846>
    81ce:	8f 5a       	subi	r24, 0xAF	; 175
    81d0:	9d 4f       	sbci	r25, 0xFD	; 253
    81d2:	fc 01       	movw	r30, r24
    81d4:	80 81       	ld	r24, Z
    81d6:	68 0e       	add	r6, r24
    81d8:	71 1c       	adc	r7, r1
    81da:	81 1c       	adc	r8, r1
    81dc:	91 1c       	adc	r9, r1
    81de:	80 e2       	ldi	r24, 0x20	; 32
    81e0:	90 e0       	ldi	r25, 0x00	; 0
    81e2:	a0 e0       	ldi	r26, 0x00	; 0
    81e4:	b0 e0       	ldi	r27, 0x00	; 0
    81e6:	86 19       	sub	r24, r6
    81e8:	97 09       	sbc	r25, r7
    81ea:	a8 09       	sbc	r26, r8
    81ec:	b9 09       	sbc	r27, r9
    81ee:	89 f4       	brne	.+34     	; 0x8212 <__udivdi3+0x896>
    81f0:	2a 15       	cp	r18, r10
    81f2:	3b 05       	cpc	r19, r11
    81f4:	4c 05       	cpc	r20, r12
    81f6:	5d 05       	cpc	r21, r13
    81f8:	08 f4       	brcc	.+2      	; 0x81fc <__udivdi3+0x880>
    81fa:	ef c1       	rjmp	.+990    	; 0x85da <__udivdi3+0xc5e>
    81fc:	2d a0       	ldd	r2, Y+37	; 0x25
    81fe:	3e a0       	ldd	r3, Y+38	; 0x26
    8200:	4f a0       	ldd	r4, Y+39	; 0x27
    8202:	58 a4       	ldd	r5, Y+40	; 0x28
    8204:	2e 14       	cp	r2, r14
    8206:	3f 04       	cpc	r3, r15
    8208:	40 06       	cpc	r4, r16
    820a:	51 06       	cpc	r5, r17
    820c:	08 f0       	brcs	.+2      	; 0x8210 <__udivdi3+0x894>
    820e:	e5 c1       	rjmp	.+970    	; 0x85da <__udivdi3+0xc5e>
    8210:	dd c1       	rjmp	.+954    	; 0x85cc <__udivdi3+0xc50>
    8212:	89 a7       	std	Y+41, r24	; 0x29
    8214:	19 01       	movw	r2, r18
    8216:	2a 01       	movw	r4, r20
    8218:	04 c0       	rjmp	.+8      	; 0x8222 <__udivdi3+0x8a6>
    821a:	22 0c       	add	r2, r2
    821c:	33 1c       	adc	r3, r3
    821e:	44 1c       	adc	r4, r4
    8220:	55 1c       	adc	r5, r5
    8222:	8a 95       	dec	r24
    8224:	d2 f7       	brpl	.-12     	; 0x821a <__udivdi3+0x89e>
    8226:	d8 01       	movw	r26, r16
    8228:	c7 01       	movw	r24, r14
    822a:	06 2c       	mov	r0, r6
    822c:	04 c0       	rjmp	.+8      	; 0x8236 <__udivdi3+0x8ba>
    822e:	b6 95       	lsr	r27
    8230:	a7 95       	ror	r26
    8232:	97 95       	ror	r25
    8234:	87 95       	ror	r24
    8236:	0a 94       	dec	r0
    8238:	d2 f7       	brpl	.-12     	; 0x822e <__udivdi3+0x8b2>
    823a:	28 2a       	or	r2, r24
    823c:	39 2a       	or	r3, r25
    823e:	4a 2a       	or	r4, r26
    8240:	5b 2a       	or	r5, r27
    8242:	a8 01       	movw	r20, r16
    8244:	97 01       	movw	r18, r14
    8246:	09 a4       	ldd	r0, Y+41	; 0x29
    8248:	04 c0       	rjmp	.+8      	; 0x8252 <__udivdi3+0x8d6>
    824a:	22 0f       	add	r18, r18
    824c:	33 1f       	adc	r19, r19
    824e:	44 1f       	adc	r20, r20
    8250:	55 1f       	adc	r21, r21
    8252:	0a 94       	dec	r0
    8254:	d2 f7       	brpl	.-12     	; 0x824a <__udivdi3+0x8ce>
    8256:	29 ab       	std	Y+49, r18	; 0x31
    8258:	3a ab       	std	Y+50, r19	; 0x32
    825a:	4b ab       	std	Y+51, r20	; 0x33
    825c:	5c ab       	std	Y+52, r21	; 0x34
    825e:	86 01       	movw	r16, r12
    8260:	75 01       	movw	r14, r10
    8262:	06 2c       	mov	r0, r6
    8264:	04 c0       	rjmp	.+8      	; 0x826e <__udivdi3+0x8f2>
    8266:	16 95       	lsr	r17
    8268:	07 95       	ror	r16
    826a:	f7 94       	ror	r15
    826c:	e7 94       	ror	r14
    826e:	0a 94       	dec	r0
    8270:	d2 f7       	brpl	.-12     	; 0x8266 <__udivdi3+0x8ea>
    8272:	b6 01       	movw	r22, r12
    8274:	a5 01       	movw	r20, r10
    8276:	09 a4       	ldd	r0, Y+41	; 0x29
    8278:	04 c0       	rjmp	.+8      	; 0x8282 <__udivdi3+0x906>
    827a:	44 0f       	add	r20, r20
    827c:	55 1f       	adc	r21, r21
    827e:	66 1f       	adc	r22, r22
    8280:	77 1f       	adc	r23, r23
    8282:	0a 94       	dec	r0
    8284:	d2 f7       	brpl	.-12     	; 0x827a <__udivdi3+0x8fe>
    8286:	4d 8f       	std	Y+29, r20	; 0x1d
    8288:	5e 8f       	std	Y+30, r21	; 0x1e
    828a:	6f 8f       	std	Y+31, r22	; 0x1f
    828c:	78 a3       	std	Y+32, r23	; 0x20
    828e:	6d a1       	ldd	r22, Y+37	; 0x25
    8290:	7e a1       	ldd	r23, Y+38	; 0x26
    8292:	8f a1       	ldd	r24, Y+39	; 0x27
    8294:	98 a5       	ldd	r25, Y+40	; 0x28
    8296:	04 c0       	rjmp	.+8      	; 0x82a0 <__udivdi3+0x924>
    8298:	96 95       	lsr	r25
    829a:	87 95       	ror	r24
    829c:	77 95       	ror	r23
    829e:	67 95       	ror	r22
    82a0:	6a 94       	dec	r6
    82a2:	d2 f7       	brpl	.-12     	; 0x8298 <__udivdi3+0x91c>
    82a4:	3b 01       	movw	r6, r22
    82a6:	4c 01       	movw	r8, r24
    82a8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    82aa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    82ac:	af 8d       	ldd	r26, Y+31	; 0x1f
    82ae:	b8 a1       	ldd	r27, Y+32	; 0x20
    82b0:	86 29       	or	r24, r6
    82b2:	97 29       	or	r25, r7
    82b4:	a8 29       	or	r26, r8
    82b6:	b9 29       	or	r27, r9
    82b8:	8d 8f       	std	Y+29, r24	; 0x1d
    82ba:	9e 8f       	std	Y+30, r25	; 0x1e
    82bc:	af 8f       	std	Y+31, r26	; 0x1f
    82be:	b8 a3       	std	Y+32, r27	; 0x20
    82c0:	52 01       	movw	r10, r4
    82c2:	cc 24       	eor	r12, r12
    82c4:	dd 24       	eor	r13, r13
    82c6:	a9 a2       	std	Y+33, r10	; 0x21
    82c8:	ba a2       	std	Y+34, r11	; 0x22
    82ca:	cb a2       	std	Y+35, r12	; 0x23
    82cc:	dc a2       	std	Y+36, r13	; 0x24
    82ce:	a2 01       	movw	r20, r4
    82d0:	91 01       	movw	r18, r2
    82d2:	40 70       	andi	r20, 0x00	; 0
    82d4:	50 70       	andi	r21, 0x00	; 0
    82d6:	2d ab       	std	Y+53, r18	; 0x35
    82d8:	3e ab       	std	Y+54, r19	; 0x36
    82da:	4f ab       	std	Y+55, r20	; 0x37
    82dc:	58 af       	std	Y+56, r21	; 0x38
    82de:	c8 01       	movw	r24, r16
    82e0:	b7 01       	movw	r22, r14
    82e2:	a6 01       	movw	r20, r12
    82e4:	95 01       	movw	r18, r10
    82e6:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    82ea:	62 2e       	mov	r6, r18
    82ec:	a3 2e       	mov	r10, r19
    82ee:	d4 2e       	mov	r13, r20
    82f0:	c5 2e       	mov	r12, r21
    82f2:	6d a7       	std	Y+45, r22	; 0x2d
    82f4:	7e a7       	std	Y+46, r23	; 0x2e
    82f6:	8f a7       	std	Y+47, r24	; 0x2f
    82f8:	98 ab       	std	Y+48, r25	; 0x30
    82fa:	c8 01       	movw	r24, r16
    82fc:	b7 01       	movw	r22, r14
    82fe:	29 a1       	ldd	r18, Y+33	; 0x21
    8300:	3a a1       	ldd	r19, Y+34	; 0x22
    8302:	4b a1       	ldd	r20, Y+35	; 0x23
    8304:	5c a1       	ldd	r21, Y+36	; 0x24
    8306:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    830a:	e6 2c       	mov	r14, r6
    830c:	fa 2c       	mov	r15, r10
    830e:	0d 2d       	mov	r16, r13
    8310:	1c 2d       	mov	r17, r12
    8312:	e9 8e       	std	Y+25, r14	; 0x19
    8314:	fa 8e       	std	Y+26, r15	; 0x1a
    8316:	0b 8f       	std	Y+27, r16	; 0x1b
    8318:	1c 8f       	std	Y+28, r17	; 0x1c
    831a:	c8 01       	movw	r24, r16
    831c:	b7 01       	movw	r22, r14
    831e:	2d a9       	ldd	r18, Y+53	; 0x35
    8320:	3e a9       	ldd	r19, Y+54	; 0x36
    8322:	4f a9       	ldd	r20, Y+55	; 0x37
    8324:	58 ad       	ldd	r21, Y+56	; 0x38
    8326:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    832a:	ad a4       	ldd	r10, Y+45	; 0x2d
    832c:	be a4       	ldd	r11, Y+46	; 0x2e
    832e:	cf a4       	ldd	r12, Y+47	; 0x2f
    8330:	d8 a8       	ldd	r13, Y+48	; 0x30
    8332:	85 01       	movw	r16, r10
    8334:	ff 24       	eor	r15, r15
    8336:	ee 24       	eor	r14, r14
    8338:	ad 8c       	ldd	r10, Y+29	; 0x1d
    833a:	be 8c       	ldd	r11, Y+30	; 0x1e
    833c:	cf 8c       	ldd	r12, Y+31	; 0x1f
    833e:	d8 a0       	ldd	r13, Y+32	; 0x20
    8340:	96 01       	movw	r18, r12
    8342:	44 27       	eor	r20, r20
    8344:	55 27       	eor	r21, r21
    8346:	e2 2a       	or	r14, r18
    8348:	f3 2a       	or	r15, r19
    834a:	04 2b       	or	r16, r20
    834c:	15 2b       	or	r17, r21
    834e:	e6 16       	cp	r14, r22
    8350:	f7 06       	cpc	r15, r23
    8352:	08 07       	cpc	r16, r24
    8354:	19 07       	cpc	r17, r25
    8356:	30 f5       	brcc	.+76     	; 0x83a4 <__udivdi3+0xa28>
    8358:	29 8d       	ldd	r18, Y+25	; 0x19
    835a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    835c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    835e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8360:	21 50       	subi	r18, 0x01	; 1
    8362:	30 40       	sbci	r19, 0x00	; 0
    8364:	40 40       	sbci	r20, 0x00	; 0
    8366:	50 40       	sbci	r21, 0x00	; 0
    8368:	29 8f       	std	Y+25, r18	; 0x19
    836a:	3a 8f       	std	Y+26, r19	; 0x1a
    836c:	4b 8f       	std	Y+27, r20	; 0x1b
    836e:	5c 8f       	std	Y+28, r21	; 0x1c
    8370:	e2 0c       	add	r14, r2
    8372:	f3 1c       	adc	r15, r3
    8374:	04 1d       	adc	r16, r4
    8376:	15 1d       	adc	r17, r5
    8378:	e2 14       	cp	r14, r2
    837a:	f3 04       	cpc	r15, r3
    837c:	04 05       	cpc	r16, r4
    837e:	15 05       	cpc	r17, r5
    8380:	88 f0       	brcs	.+34     	; 0x83a4 <__udivdi3+0xa28>
    8382:	e6 16       	cp	r14, r22
    8384:	f7 06       	cpc	r15, r23
    8386:	08 07       	cpc	r16, r24
    8388:	19 07       	cpc	r17, r25
    838a:	60 f4       	brcc	.+24     	; 0x83a4 <__udivdi3+0xa28>
    838c:	21 50       	subi	r18, 0x01	; 1
    838e:	30 40       	sbci	r19, 0x00	; 0
    8390:	40 40       	sbci	r20, 0x00	; 0
    8392:	50 40       	sbci	r21, 0x00	; 0
    8394:	29 8f       	std	Y+25, r18	; 0x19
    8396:	3a 8f       	std	Y+26, r19	; 0x1a
    8398:	4b 8f       	std	Y+27, r20	; 0x1b
    839a:	5c 8f       	std	Y+28, r21	; 0x1c
    839c:	e2 0c       	add	r14, r2
    839e:	f3 1c       	adc	r15, r3
    83a0:	04 1d       	adc	r16, r4
    83a2:	15 1d       	adc	r17, r5
    83a4:	e6 1a       	sub	r14, r22
    83a6:	f7 0a       	sbc	r15, r23
    83a8:	08 0b       	sbc	r16, r24
    83aa:	19 0b       	sbc	r17, r25
    83ac:	c8 01       	movw	r24, r16
    83ae:	b7 01       	movw	r22, r14
    83b0:	29 a1       	ldd	r18, Y+33	; 0x21
    83b2:	3a a1       	ldd	r19, Y+34	; 0x22
    83b4:	4b a1       	ldd	r20, Y+35	; 0x23
    83b6:	5c a1       	ldd	r21, Y+36	; 0x24
    83b8:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    83bc:	a2 2e       	mov	r10, r18
    83be:	d3 2e       	mov	r13, r19
    83c0:	c4 2e       	mov	r12, r20
    83c2:	b5 2e       	mov	r11, r21
    83c4:	6d a7       	std	Y+45, r22	; 0x2d
    83c6:	7e a7       	std	Y+46, r23	; 0x2e
    83c8:	8f a7       	std	Y+47, r24	; 0x2f
    83ca:	98 ab       	std	Y+48, r25	; 0x30
    83cc:	c8 01       	movw	r24, r16
    83ce:	b7 01       	movw	r22, r14
    83d0:	29 a1       	ldd	r18, Y+33	; 0x21
    83d2:	3a a1       	ldd	r19, Y+34	; 0x22
    83d4:	4b a1       	ldd	r20, Y+35	; 0x23
    83d6:	5c a1       	ldd	r21, Y+36	; 0x24
    83d8:	0e 94 6d 4a 	call	0x94da	; 0x94da <__udivmodsi4>
    83dc:	6a 2c       	mov	r6, r10
    83de:	7d 2c       	mov	r7, r13
    83e0:	8c 2c       	mov	r8, r12
    83e2:	9b 2c       	mov	r9, r11
    83e4:	c4 01       	movw	r24, r8
    83e6:	b3 01       	movw	r22, r6
    83e8:	2d a9       	ldd	r18, Y+53	; 0x35
    83ea:	3e a9       	ldd	r19, Y+54	; 0x36
    83ec:	4f a9       	ldd	r20, Y+55	; 0x37
    83ee:	58 ad       	ldd	r21, Y+56	; 0x38
    83f0:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    83f4:	9b 01       	movw	r18, r22
    83f6:	ac 01       	movw	r20, r24
    83f8:	ad a4       	ldd	r10, Y+45	; 0x2d
    83fa:	be a4       	ldd	r11, Y+46	; 0x2e
    83fc:	cf a4       	ldd	r12, Y+47	; 0x2f
    83fe:	d8 a8       	ldd	r13, Y+48	; 0x30
    8400:	d5 01       	movw	r26, r10
    8402:	99 27       	eor	r25, r25
    8404:	88 27       	eor	r24, r24
    8406:	ad 8c       	ldd	r10, Y+29	; 0x1d
    8408:	be 8c       	ldd	r11, Y+30	; 0x1e
    840a:	cf 8c       	ldd	r12, Y+31	; 0x1f
    840c:	d8 a0       	ldd	r13, Y+32	; 0x20
    840e:	6f ef       	ldi	r22, 0xFF	; 255
    8410:	e6 2e       	mov	r14, r22
    8412:	6f ef       	ldi	r22, 0xFF	; 255
    8414:	f6 2e       	mov	r15, r22
    8416:	01 2d       	mov	r16, r1
    8418:	11 2d       	mov	r17, r1
    841a:	ae 20       	and	r10, r14
    841c:	bf 20       	and	r11, r15
    841e:	c0 22       	and	r12, r16
    8420:	d1 22       	and	r13, r17
    8422:	8a 29       	or	r24, r10
    8424:	9b 29       	or	r25, r11
    8426:	ac 29       	or	r26, r12
    8428:	bd 29       	or	r27, r13
    842a:	82 17       	cp	r24, r18
    842c:	93 07       	cpc	r25, r19
    842e:	a4 07       	cpc	r26, r20
    8430:	b5 07       	cpc	r27, r21
    8432:	e0 f4       	brcc	.+56     	; 0x846c <__udivdi3+0xaf0>
    8434:	08 94       	sec
    8436:	61 08       	sbc	r6, r1
    8438:	71 08       	sbc	r7, r1
    843a:	81 08       	sbc	r8, r1
    843c:	91 08       	sbc	r9, r1
    843e:	82 0d       	add	r24, r2
    8440:	93 1d       	adc	r25, r3
    8442:	a4 1d       	adc	r26, r4
    8444:	b5 1d       	adc	r27, r5
    8446:	82 15       	cp	r24, r2
    8448:	93 05       	cpc	r25, r3
    844a:	a4 05       	cpc	r26, r4
    844c:	b5 05       	cpc	r27, r5
    844e:	70 f0       	brcs	.+28     	; 0x846c <__udivdi3+0xaf0>
    8450:	82 17       	cp	r24, r18
    8452:	93 07       	cpc	r25, r19
    8454:	a4 07       	cpc	r26, r20
    8456:	b5 07       	cpc	r27, r21
    8458:	48 f4       	brcc	.+18     	; 0x846c <__udivdi3+0xaf0>
    845a:	08 94       	sec
    845c:	61 08       	sbc	r6, r1
    845e:	71 08       	sbc	r7, r1
    8460:	81 08       	sbc	r8, r1
    8462:	91 08       	sbc	r9, r1
    8464:	82 0d       	add	r24, r2
    8466:	93 1d       	adc	r25, r3
    8468:	a4 1d       	adc	r26, r4
    846a:	b5 1d       	adc	r27, r5
    846c:	1c 01       	movw	r2, r24
    846e:	2d 01       	movw	r4, r26
    8470:	22 1a       	sub	r2, r18
    8472:	33 0a       	sbc	r3, r19
    8474:	44 0a       	sbc	r4, r20
    8476:	55 0a       	sbc	r5, r21
    8478:	2d 8e       	std	Y+29, r2	; 0x1d
    847a:	3e 8e       	std	Y+30, r3	; 0x1e
    847c:	4f 8e       	std	Y+31, r4	; 0x1f
    847e:	58 a2       	std	Y+32, r5	; 0x20
    8480:	a9 8c       	ldd	r10, Y+25	; 0x19
    8482:	ba 8c       	ldd	r11, Y+26	; 0x1a
    8484:	cb 8c       	ldd	r12, Y+27	; 0x1b
    8486:	dc 8c       	ldd	r13, Y+28	; 0x1c
    8488:	85 01       	movw	r16, r10
    848a:	ff 24       	eor	r15, r15
    848c:	ee 24       	eor	r14, r14
    848e:	e6 28       	or	r14, r6
    8490:	f7 28       	or	r15, r7
    8492:	08 29       	or	r16, r8
    8494:	19 29       	or	r17, r9
    8496:	af ef       	ldi	r26, 0xFF	; 255
    8498:	aa 2e       	mov	r10, r26
    849a:	af ef       	ldi	r26, 0xFF	; 255
    849c:	ba 2e       	mov	r11, r26
    849e:	c1 2c       	mov	r12, r1
    84a0:	d1 2c       	mov	r13, r1
    84a2:	ae 20       	and	r10, r14
    84a4:	bf 20       	and	r11, r15
    84a6:	c0 22       	and	r12, r16
    84a8:	d1 22       	and	r13, r17
    84aa:	18 01       	movw	r2, r16
    84ac:	44 24       	eor	r4, r4
    84ae:	55 24       	eor	r5, r5
    84b0:	69 a8       	ldd	r6, Y+49	; 0x31
    84b2:	7a a8       	ldd	r7, Y+50	; 0x32
    84b4:	8b a8       	ldd	r8, Y+51	; 0x33
    84b6:	9c a8       	ldd	r9, Y+52	; 0x34
    84b8:	2f ef       	ldi	r18, 0xFF	; 255
    84ba:	3f ef       	ldi	r19, 0xFF	; 255
    84bc:	40 e0       	ldi	r20, 0x00	; 0
    84be:	50 e0       	ldi	r21, 0x00	; 0
    84c0:	62 22       	and	r6, r18
    84c2:	73 22       	and	r7, r19
    84c4:	84 22       	and	r8, r20
    84c6:	95 22       	and	r9, r21
    84c8:	69 a9       	ldd	r22, Y+49	; 0x31
    84ca:	7a a9       	ldd	r23, Y+50	; 0x32
    84cc:	8b a9       	ldd	r24, Y+51	; 0x33
    84ce:	9c a9       	ldd	r25, Y+52	; 0x34
    84d0:	ac 01       	movw	r20, r24
    84d2:	66 27       	eor	r22, r22
    84d4:	77 27       	eor	r23, r23
    84d6:	49 8f       	std	Y+25, r20	; 0x19
    84d8:	5a 8f       	std	Y+26, r21	; 0x1a
    84da:	6b 8f       	std	Y+27, r22	; 0x1b
    84dc:	7c 8f       	std	Y+28, r23	; 0x1c
    84de:	c6 01       	movw	r24, r12
    84e0:	b5 01       	movw	r22, r10
    84e2:	a4 01       	movw	r20, r8
    84e4:	93 01       	movw	r18, r6
    84e6:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    84ea:	69 a3       	std	Y+33, r22	; 0x21
    84ec:	7a a3       	std	Y+34, r23	; 0x22
    84ee:	8b a3       	std	Y+35, r24	; 0x23
    84f0:	9c a3       	std	Y+36, r25	; 0x24
    84f2:	c6 01       	movw	r24, r12
    84f4:	b5 01       	movw	r22, r10
    84f6:	29 8d       	ldd	r18, Y+25	; 0x19
    84f8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    84fa:	4b 8d       	ldd	r20, Y+27	; 0x1b
    84fc:	5c 8d       	ldd	r21, Y+28	; 0x1c
    84fe:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    8502:	5b 01       	movw	r10, r22
    8504:	6c 01       	movw	r12, r24
    8506:	c2 01       	movw	r24, r4
    8508:	b1 01       	movw	r22, r2
    850a:	a4 01       	movw	r20, r8
    850c:	93 01       	movw	r18, r6
    850e:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    8512:	3b 01       	movw	r6, r22
    8514:	4c 01       	movw	r8, r24
    8516:	c2 01       	movw	r24, r4
    8518:	b1 01       	movw	r22, r2
    851a:	29 8d       	ldd	r18, Y+25	; 0x19
    851c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    851e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    8520:	5c 8d       	ldd	r21, Y+28	; 0x1c
    8522:	0e 94 3a 4a 	call	0x9474	; 0x9474 <__mulsi3>
    8526:	9b 01       	movw	r18, r22
    8528:	ac 01       	movw	r20, r24
    852a:	a6 0c       	add	r10, r6
    852c:	b7 1c       	adc	r11, r7
    852e:	c8 1c       	adc	r12, r8
    8530:	d9 1c       	adc	r13, r9
    8532:	29 a0       	ldd	r2, Y+33	; 0x21
    8534:	3a a0       	ldd	r3, Y+34	; 0x22
    8536:	4b a0       	ldd	r4, Y+35	; 0x23
    8538:	5c a0       	ldd	r5, Y+36	; 0x24
    853a:	c2 01       	movw	r24, r4
    853c:	aa 27       	eor	r26, r26
    853e:	bb 27       	eor	r27, r27
    8540:	a8 0e       	add	r10, r24
    8542:	b9 1e       	adc	r11, r25
    8544:	ca 1e       	adc	r12, r26
    8546:	db 1e       	adc	r13, r27
    8548:	a6 14       	cp	r10, r6
    854a:	b7 04       	cpc	r11, r7
    854c:	c8 04       	cpc	r12, r8
    854e:	d9 04       	cpc	r13, r9
    8550:	20 f4       	brcc	.+8      	; 0x855a <__udivdi3+0xbde>
    8552:	20 50       	subi	r18, 0x00	; 0
    8554:	30 40       	sbci	r19, 0x00	; 0
    8556:	4f 4f       	sbci	r20, 0xFF	; 255
    8558:	5f 4f       	sbci	r21, 0xFF	; 255
    855a:	c6 01       	movw	r24, r12
    855c:	aa 27       	eor	r26, r26
    855e:	bb 27       	eor	r27, r27
    8560:	82 0f       	add	r24, r18
    8562:	93 1f       	adc	r25, r19
    8564:	a4 1f       	adc	r26, r20
    8566:	b5 1f       	adc	r27, r21
    8568:	2d 8d       	ldd	r18, Y+29	; 0x1d
    856a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    856c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    856e:	58 a1       	ldd	r21, Y+32	; 0x20
    8570:	28 17       	cp	r18, r24
    8572:	39 07       	cpc	r19, r25
    8574:	4a 07       	cpc	r20, r26
    8576:	5b 07       	cpc	r21, r27
    8578:	18 f1       	brcs	.+70     	; 0x85c0 <__udivdi3+0xc44>
    857a:	82 17       	cp	r24, r18
    857c:	93 07       	cpc	r25, r19
    857e:	a4 07       	cpc	r26, r20
    8580:	b5 07       	cpc	r27, r21
    8582:	a1 f5       	brne	.+104    	; 0x85ec <__udivdi3+0xc70>
    8584:	65 01       	movw	r12, r10
    8586:	bb 24       	eor	r11, r11
    8588:	aa 24       	eor	r10, r10
    858a:	89 a1       	ldd	r24, Y+33	; 0x21
    858c:	9a a1       	ldd	r25, Y+34	; 0x22
    858e:	ab a1       	ldd	r26, Y+35	; 0x23
    8590:	bc a1       	ldd	r27, Y+36	; 0x24
    8592:	a0 70       	andi	r26, 0x00	; 0
    8594:	b0 70       	andi	r27, 0x00	; 0
    8596:	a8 0e       	add	r10, r24
    8598:	b9 1e       	adc	r11, r25
    859a:	ca 1e       	adc	r12, r26
    859c:	db 1e       	adc	r13, r27
    859e:	8d a1       	ldd	r24, Y+37	; 0x25
    85a0:	9e a1       	ldd	r25, Y+38	; 0x26
    85a2:	af a1       	ldd	r26, Y+39	; 0x27
    85a4:	b8 a5       	ldd	r27, Y+40	; 0x28
    85a6:	09 a4       	ldd	r0, Y+41	; 0x29
    85a8:	04 c0       	rjmp	.+8      	; 0x85b2 <__udivdi3+0xc36>
    85aa:	88 0f       	add	r24, r24
    85ac:	99 1f       	adc	r25, r25
    85ae:	aa 1f       	adc	r26, r26
    85b0:	bb 1f       	adc	r27, r27
    85b2:	0a 94       	dec	r0
    85b4:	d2 f7       	brpl	.-12     	; 0x85aa <__udivdi3+0xc2e>
    85b6:	8a 15       	cp	r24, r10
    85b8:	9b 05       	cpc	r25, r11
    85ba:	ac 05       	cpc	r26, r12
    85bc:	bd 05       	cpc	r27, r13
    85be:	b0 f4       	brcc	.+44     	; 0x85ec <__udivdi3+0xc70>
    85c0:	08 94       	sec
    85c2:	e1 08       	sbc	r14, r1
    85c4:	f1 08       	sbc	r15, r1
    85c6:	01 09       	sbc	r16, r1
    85c8:	11 09       	sbc	r17, r1
    85ca:	10 c0       	rjmp	.+32     	; 0x85ec <__udivdi3+0xc70>
    85cc:	aa 24       	eor	r10, r10
    85ce:	bb 24       	eor	r11, r11
    85d0:	65 01       	movw	r12, r10
    85d2:	ee 24       	eor	r14, r14
    85d4:	ff 24       	eor	r15, r15
    85d6:	87 01       	movw	r16, r14
    85d8:	0c c0       	rjmp	.+24     	; 0x85f2 <__udivdi3+0xc76>
    85da:	aa 24       	eor	r10, r10
    85dc:	bb 24       	eor	r11, r11
    85de:	65 01       	movw	r12, r10
    85e0:	81 e0       	ldi	r24, 0x01	; 1
    85e2:	e8 2e       	mov	r14, r24
    85e4:	f1 2c       	mov	r15, r1
    85e6:	01 2d       	mov	r16, r1
    85e8:	11 2d       	mov	r17, r1
    85ea:	03 c0       	rjmp	.+6      	; 0x85f2 <__udivdi3+0xc76>
    85ec:	aa 24       	eor	r10, r10
    85ee:	bb 24       	eor	r11, r11
    85f0:	65 01       	movw	r12, r10
    85f2:	fe 01       	movw	r30, r28
    85f4:	71 96       	adiw	r30, 0x11	; 17
    85f6:	88 e0       	ldi	r24, 0x08	; 8
    85f8:	df 01       	movw	r26, r30
    85fa:	1d 92       	st	X+, r1
    85fc:	8a 95       	dec	r24
    85fe:	e9 f7       	brne	.-6      	; 0x85fa <__udivdi3+0xc7e>
    8600:	e9 8a       	std	Y+17, r14	; 0x11
    8602:	fa 8a       	std	Y+18, r15	; 0x12
    8604:	0b 8b       	std	Y+19, r16	; 0x13
    8606:	1c 8b       	std	Y+20, r17	; 0x14
    8608:	ad 8a       	std	Y+21, r10	; 0x15
    860a:	be 8a       	std	Y+22, r11	; 0x16
    860c:	cf 8a       	std	Y+23, r12	; 0x17
    860e:	d8 8e       	std	Y+24, r13	; 0x18
    8610:	2e 2d       	mov	r18, r14
    8612:	3a 89       	ldd	r19, Y+18	; 0x12
    8614:	4b 89       	ldd	r20, Y+19	; 0x13
    8616:	5c 89       	ldd	r21, Y+20	; 0x14
    8618:	6a 2d       	mov	r22, r10
    861a:	7e 89       	ldd	r23, Y+22	; 0x16
    861c:	8f 89       	ldd	r24, Y+23	; 0x17
    861e:	98 8d       	ldd	r25, Y+24	; 0x18
    8620:	e8 96       	adiw	r28, 0x38	; 56
    8622:	e2 e1       	ldi	r30, 0x12	; 18
    8624:	0c 94 ab 4a 	jmp	0x9556	; 0x9556 <__epilogue_restores__>

00008628 <vfprintf>:
    8628:	2f 92       	push	r2
    862a:	3f 92       	push	r3
    862c:	4f 92       	push	r4
    862e:	5f 92       	push	r5
    8630:	6f 92       	push	r6
    8632:	7f 92       	push	r7
    8634:	8f 92       	push	r8
    8636:	9f 92       	push	r9
    8638:	af 92       	push	r10
    863a:	bf 92       	push	r11
    863c:	cf 92       	push	r12
    863e:	df 92       	push	r13
    8640:	ef 92       	push	r14
    8642:	ff 92       	push	r15
    8644:	0f 93       	push	r16
    8646:	1f 93       	push	r17
    8648:	df 93       	push	r29
    864a:	cf 93       	push	r28
    864c:	cd b7       	in	r28, 0x3d	; 61
    864e:	de b7       	in	r29, 0x3e	; 62
    8650:	63 97       	sbiw	r28, 0x13	; 19
    8652:	0f b6       	in	r0, 0x3f	; 63
    8654:	f8 94       	cli
    8656:	de bf       	out	0x3e, r29	; 62
    8658:	0f be       	out	0x3f, r0	; 63
    865a:	cd bf       	out	0x3d, r28	; 61
    865c:	6c 01       	movw	r12, r24
    865e:	7f 87       	std	Y+15, r23	; 0x0f
    8660:	6e 87       	std	Y+14, r22	; 0x0e
    8662:	fc 01       	movw	r30, r24
    8664:	17 82       	std	Z+7, r1	; 0x07
    8666:	16 82       	std	Z+6, r1	; 0x06
    8668:	83 81       	ldd	r24, Z+3	; 0x03
    866a:	81 fd       	sbrc	r24, 1
    866c:	04 c0       	rjmp	.+8      	; 0x8676 <vfprintf+0x4e>
    866e:	6f c3       	rjmp	.+1758   	; 0x8d4e <vfprintf+0x726>
    8670:	4c 85       	ldd	r20, Y+12	; 0x0c
    8672:	5d 85       	ldd	r21, Y+13	; 0x0d
    8674:	04 c0       	rjmp	.+8      	; 0x867e <vfprintf+0x56>
    8676:	1e 01       	movw	r2, r28
    8678:	08 94       	sec
    867a:	21 1c       	adc	r2, r1
    867c:	31 1c       	adc	r3, r1
    867e:	f6 01       	movw	r30, r12
    8680:	93 81       	ldd	r25, Z+3	; 0x03
    8682:	ee 85       	ldd	r30, Y+14	; 0x0e
    8684:	ff 85       	ldd	r31, Y+15	; 0x0f
    8686:	93 fd       	sbrc	r25, 3
    8688:	85 91       	lpm	r24, Z+
    868a:	93 ff       	sbrs	r25, 3
    868c:	81 91       	ld	r24, Z+
    868e:	ff 87       	std	Y+15, r31	; 0x0f
    8690:	ee 87       	std	Y+14, r30	; 0x0e
    8692:	88 23       	and	r24, r24
    8694:	09 f4       	brne	.+2      	; 0x8698 <vfprintf+0x70>
    8696:	57 c3       	rjmp	.+1710   	; 0x8d46 <vfprintf+0x71e>
    8698:	85 32       	cpi	r24, 0x25	; 37
    869a:	41 f4       	brne	.+16     	; 0x86ac <vfprintf+0x84>
    869c:	93 fd       	sbrc	r25, 3
    869e:	85 91       	lpm	r24, Z+
    86a0:	93 ff       	sbrs	r25, 3
    86a2:	81 91       	ld	r24, Z+
    86a4:	ff 87       	std	Y+15, r31	; 0x0f
    86a6:	ee 87       	std	Y+14, r30	; 0x0e
    86a8:	85 32       	cpi	r24, 0x25	; 37
    86aa:	59 f4       	brne	.+22     	; 0x86c2 <vfprintf+0x9a>
    86ac:	90 e0       	ldi	r25, 0x00	; 0
    86ae:	b6 01       	movw	r22, r12
    86b0:	4a 8b       	std	Y+18, r20	; 0x12
    86b2:	5b 8b       	std	Y+19, r21	; 0x13
    86b4:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    86b8:	4a 89       	ldd	r20, Y+18	; 0x12
    86ba:	5b 89       	ldd	r21, Y+19	; 0x13
    86bc:	5d 87       	std	Y+13, r21	; 0x0d
    86be:	4c 87       	std	Y+12, r20	; 0x0c
    86c0:	d7 cf       	rjmp	.-82     	; 0x8670 <vfprintf+0x48>
    86c2:	10 e0       	ldi	r17, 0x00	; 0
    86c4:	ff 24       	eor	r15, r15
    86c6:	00 e0       	ldi	r16, 0x00	; 0
    86c8:	00 32       	cpi	r16, 0x20	; 32
    86ca:	b0 f4       	brcc	.+44     	; 0x86f8 <vfprintf+0xd0>
    86cc:	8b 32       	cpi	r24, 0x2B	; 43
    86ce:	69 f0       	breq	.+26     	; 0x86ea <vfprintf+0xc2>
    86d0:	8c 32       	cpi	r24, 0x2C	; 44
    86d2:	28 f4       	brcc	.+10     	; 0x86de <vfprintf+0xb6>
    86d4:	80 32       	cpi	r24, 0x20	; 32
    86d6:	51 f0       	breq	.+20     	; 0x86ec <vfprintf+0xc4>
    86d8:	83 32       	cpi	r24, 0x23	; 35
    86da:	71 f4       	brne	.+28     	; 0x86f8 <vfprintf+0xd0>
    86dc:	0b c0       	rjmp	.+22     	; 0x86f4 <vfprintf+0xcc>
    86de:	8d 32       	cpi	r24, 0x2D	; 45
    86e0:	39 f0       	breq	.+14     	; 0x86f0 <vfprintf+0xc8>
    86e2:	80 33       	cpi	r24, 0x30	; 48
    86e4:	49 f4       	brne	.+18     	; 0x86f8 <vfprintf+0xd0>
    86e6:	01 60       	ori	r16, 0x01	; 1
    86e8:	2c c0       	rjmp	.+88     	; 0x8742 <vfprintf+0x11a>
    86ea:	02 60       	ori	r16, 0x02	; 2
    86ec:	04 60       	ori	r16, 0x04	; 4
    86ee:	29 c0       	rjmp	.+82     	; 0x8742 <vfprintf+0x11a>
    86f0:	08 60       	ori	r16, 0x08	; 8
    86f2:	27 c0       	rjmp	.+78     	; 0x8742 <vfprintf+0x11a>
    86f4:	00 61       	ori	r16, 0x10	; 16
    86f6:	25 c0       	rjmp	.+74     	; 0x8742 <vfprintf+0x11a>
    86f8:	07 fd       	sbrc	r16, 7
    86fa:	2e c0       	rjmp	.+92     	; 0x8758 <vfprintf+0x130>
    86fc:	28 2f       	mov	r18, r24
    86fe:	20 53       	subi	r18, 0x30	; 48
    8700:	2a 30       	cpi	r18, 0x0A	; 10
    8702:	98 f4       	brcc	.+38     	; 0x872a <vfprintf+0x102>
    8704:	06 ff       	sbrs	r16, 6
    8706:	08 c0       	rjmp	.+16     	; 0x8718 <vfprintf+0xf0>
    8708:	81 2f       	mov	r24, r17
    870a:	88 0f       	add	r24, r24
    870c:	18 2f       	mov	r17, r24
    870e:	11 0f       	add	r17, r17
    8710:	11 0f       	add	r17, r17
    8712:	18 0f       	add	r17, r24
    8714:	12 0f       	add	r17, r18
    8716:	15 c0       	rjmp	.+42     	; 0x8742 <vfprintf+0x11a>
    8718:	8f 2d       	mov	r24, r15
    871a:	88 0f       	add	r24, r24
    871c:	f8 2e       	mov	r15, r24
    871e:	ff 0c       	add	r15, r15
    8720:	ff 0c       	add	r15, r15
    8722:	f8 0e       	add	r15, r24
    8724:	f2 0e       	add	r15, r18
    8726:	00 62       	ori	r16, 0x20	; 32
    8728:	0c c0       	rjmp	.+24     	; 0x8742 <vfprintf+0x11a>
    872a:	8e 32       	cpi	r24, 0x2E	; 46
    872c:	21 f4       	brne	.+8      	; 0x8736 <vfprintf+0x10e>
    872e:	06 fd       	sbrc	r16, 6
    8730:	0a c3       	rjmp	.+1556   	; 0x8d46 <vfprintf+0x71e>
    8732:	00 64       	ori	r16, 0x40	; 64
    8734:	06 c0       	rjmp	.+12     	; 0x8742 <vfprintf+0x11a>
    8736:	8c 36       	cpi	r24, 0x6C	; 108
    8738:	11 f4       	brne	.+4      	; 0x873e <vfprintf+0x116>
    873a:	00 68       	ori	r16, 0x80	; 128
    873c:	02 c0       	rjmp	.+4      	; 0x8742 <vfprintf+0x11a>
    873e:	88 36       	cpi	r24, 0x68	; 104
    8740:	59 f4       	brne	.+22     	; 0x8758 <vfprintf+0x130>
    8742:	ee 85       	ldd	r30, Y+14	; 0x0e
    8744:	ff 85       	ldd	r31, Y+15	; 0x0f
    8746:	93 fd       	sbrc	r25, 3
    8748:	85 91       	lpm	r24, Z+
    874a:	93 ff       	sbrs	r25, 3
    874c:	81 91       	ld	r24, Z+
    874e:	ff 87       	std	Y+15, r31	; 0x0f
    8750:	ee 87       	std	Y+14, r30	; 0x0e
    8752:	88 23       	and	r24, r24
    8754:	09 f0       	breq	.+2      	; 0x8758 <vfprintf+0x130>
    8756:	b8 cf       	rjmp	.-144    	; 0x86c8 <vfprintf+0xa0>
    8758:	98 2f       	mov	r25, r24
    875a:	95 54       	subi	r25, 0x45	; 69
    875c:	93 30       	cpi	r25, 0x03	; 3
    875e:	18 f4       	brcc	.+6      	; 0x8766 <vfprintf+0x13e>
    8760:	00 61       	ori	r16, 0x10	; 16
    8762:	80 5e       	subi	r24, 0xE0	; 224
    8764:	06 c0       	rjmp	.+12     	; 0x8772 <vfprintf+0x14a>
    8766:	98 2f       	mov	r25, r24
    8768:	95 56       	subi	r25, 0x65	; 101
    876a:	93 30       	cpi	r25, 0x03	; 3
    876c:	08 f0       	brcs	.+2      	; 0x8770 <vfprintf+0x148>
    876e:	9b c1       	rjmp	.+822    	; 0x8aa6 <vfprintf+0x47e>
    8770:	0f 7e       	andi	r16, 0xEF	; 239
    8772:	06 ff       	sbrs	r16, 6
    8774:	16 e0       	ldi	r17, 0x06	; 6
    8776:	6f e3       	ldi	r22, 0x3F	; 63
    8778:	e6 2e       	mov	r14, r22
    877a:	e0 22       	and	r14, r16
    877c:	85 36       	cpi	r24, 0x65	; 101
    877e:	19 f4       	brne	.+6      	; 0x8786 <vfprintf+0x15e>
    8780:	f0 e4       	ldi	r31, 0x40	; 64
    8782:	ef 2a       	or	r14, r31
    8784:	07 c0       	rjmp	.+14     	; 0x8794 <vfprintf+0x16c>
    8786:	86 36       	cpi	r24, 0x66	; 102
    8788:	19 f4       	brne	.+6      	; 0x8790 <vfprintf+0x168>
    878a:	20 e8       	ldi	r18, 0x80	; 128
    878c:	e2 2a       	or	r14, r18
    878e:	02 c0       	rjmp	.+4      	; 0x8794 <vfprintf+0x16c>
    8790:	11 11       	cpse	r17, r1
    8792:	11 50       	subi	r17, 0x01	; 1
    8794:	e7 fe       	sbrs	r14, 7
    8796:	06 c0       	rjmp	.+12     	; 0x87a4 <vfprintf+0x17c>
    8798:	1c 33       	cpi	r17, 0x3C	; 60
    879a:	40 f4       	brcc	.+16     	; 0x87ac <vfprintf+0x184>
    879c:	91 2e       	mov	r9, r17
    879e:	93 94       	inc	r9
    87a0:	27 e0       	ldi	r18, 0x07	; 7
    87a2:	0b c0       	rjmp	.+22     	; 0x87ba <vfprintf+0x192>
    87a4:	18 30       	cpi	r17, 0x08	; 8
    87a6:	30 f4       	brcc	.+12     	; 0x87b4 <vfprintf+0x18c>
    87a8:	21 2f       	mov	r18, r17
    87aa:	06 c0       	rjmp	.+12     	; 0x87b8 <vfprintf+0x190>
    87ac:	27 e0       	ldi	r18, 0x07	; 7
    87ae:	3c e3       	ldi	r19, 0x3C	; 60
    87b0:	93 2e       	mov	r9, r19
    87b2:	03 c0       	rjmp	.+6      	; 0x87ba <vfprintf+0x192>
    87b4:	27 e0       	ldi	r18, 0x07	; 7
    87b6:	17 e0       	ldi	r17, 0x07	; 7
    87b8:	99 24       	eor	r9, r9
    87ba:	ca 01       	movw	r24, r20
    87bc:	04 96       	adiw	r24, 0x04	; 4
    87be:	9d 87       	std	Y+13, r25	; 0x0d
    87c0:	8c 87       	std	Y+12, r24	; 0x0c
    87c2:	fa 01       	movw	r30, r20
    87c4:	60 81       	ld	r22, Z
    87c6:	71 81       	ldd	r23, Z+1	; 0x01
    87c8:	82 81       	ldd	r24, Z+2	; 0x02
    87ca:	93 81       	ldd	r25, Z+3	; 0x03
    87cc:	a1 01       	movw	r20, r2
    87ce:	09 2d       	mov	r16, r9
    87d0:	0e 94 c6 4a 	call	0x958c	; 0x958c <__ftoa_engine>
    87d4:	5c 01       	movw	r10, r24
    87d6:	69 80       	ldd	r6, Y+1	; 0x01
    87d8:	26 2d       	mov	r18, r6
    87da:	30 e0       	ldi	r19, 0x00	; 0
    87dc:	39 8b       	std	Y+17, r19	; 0x11
    87de:	28 8b       	std	Y+16, r18	; 0x10
    87e0:	60 fe       	sbrs	r6, 0
    87e2:	03 c0       	rjmp	.+6      	; 0x87ea <vfprintf+0x1c2>
    87e4:	38 89       	ldd	r19, Y+16	; 0x10
    87e6:	33 ff       	sbrs	r19, 3
    87e8:	06 c0       	rjmp	.+12     	; 0x87f6 <vfprintf+0x1ce>
    87ea:	e1 fc       	sbrc	r14, 1
    87ec:	06 c0       	rjmp	.+12     	; 0x87fa <vfprintf+0x1d2>
    87ee:	e2 fe       	sbrs	r14, 2
    87f0:	06 c0       	rjmp	.+12     	; 0x87fe <vfprintf+0x1d6>
    87f2:	00 e2       	ldi	r16, 0x20	; 32
    87f4:	05 c0       	rjmp	.+10     	; 0x8800 <vfprintf+0x1d8>
    87f6:	0d e2       	ldi	r16, 0x2D	; 45
    87f8:	03 c0       	rjmp	.+6      	; 0x8800 <vfprintf+0x1d8>
    87fa:	0b e2       	ldi	r16, 0x2B	; 43
    87fc:	01 c0       	rjmp	.+2      	; 0x8800 <vfprintf+0x1d8>
    87fe:	00 e0       	ldi	r16, 0x00	; 0
    8800:	88 89       	ldd	r24, Y+16	; 0x10
    8802:	99 89       	ldd	r25, Y+17	; 0x11
    8804:	8c 70       	andi	r24, 0x0C	; 12
    8806:	90 70       	andi	r25, 0x00	; 0
    8808:	00 97       	sbiw	r24, 0x00	; 0
    880a:	c1 f1       	breq	.+112    	; 0x887c <vfprintf+0x254>
    880c:	00 23       	and	r16, r16
    880e:	11 f0       	breq	.+4      	; 0x8814 <vfprintf+0x1ec>
    8810:	84 e0       	ldi	r24, 0x04	; 4
    8812:	01 c0       	rjmp	.+2      	; 0x8816 <vfprintf+0x1ee>
    8814:	83 e0       	ldi	r24, 0x03	; 3
    8816:	8f 15       	cp	r24, r15
    8818:	58 f4       	brcc	.+22     	; 0x8830 <vfprintf+0x208>
    881a:	f8 1a       	sub	r15, r24
    881c:	e3 fc       	sbrc	r14, 3
    881e:	09 c0       	rjmp	.+18     	; 0x8832 <vfprintf+0x20a>
    8820:	80 e2       	ldi	r24, 0x20	; 32
    8822:	90 e0       	ldi	r25, 0x00	; 0
    8824:	b6 01       	movw	r22, r12
    8826:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    882a:	fa 94       	dec	r15
    882c:	c9 f7       	brne	.-14     	; 0x8820 <vfprintf+0x1f8>
    882e:	01 c0       	rjmp	.+2      	; 0x8832 <vfprintf+0x20a>
    8830:	ff 24       	eor	r15, r15
    8832:	00 23       	and	r16, r16
    8834:	29 f0       	breq	.+10     	; 0x8840 <vfprintf+0x218>
    8836:	80 2f       	mov	r24, r16
    8838:	90 e0       	ldi	r25, 0x00	; 0
    883a:	b6 01       	movw	r22, r12
    883c:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8840:	88 89       	ldd	r24, Y+16	; 0x10
    8842:	83 fd       	sbrc	r24, 3
    8844:	03 c0       	rjmp	.+6      	; 0x884c <vfprintf+0x224>
    8846:	08 e6       	ldi	r16, 0x68	; 104
    8848:	1a e0       	ldi	r17, 0x0A	; 10
    884a:	0e c0       	rjmp	.+28     	; 0x8868 <vfprintf+0x240>
    884c:	04 e6       	ldi	r16, 0x64	; 100
    884e:	1a e0       	ldi	r17, 0x0A	; 10
    8850:	0b c0       	rjmp	.+22     	; 0x8868 <vfprintf+0x240>
    8852:	a1 14       	cp	r10, r1
    8854:	b1 04       	cpc	r11, r1
    8856:	09 f0       	breq	.+2      	; 0x885a <vfprintf+0x232>
    8858:	80 52       	subi	r24, 0x20	; 32
    885a:	90 e0       	ldi	r25, 0x00	; 0
    885c:	b6 01       	movw	r22, r12
    885e:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8862:	0f 5f       	subi	r16, 0xFF	; 255
    8864:	1f 4f       	sbci	r17, 0xFF	; 255
    8866:	05 c0       	rjmp	.+10     	; 0x8872 <vfprintf+0x24a>
    8868:	ae 2c       	mov	r10, r14
    886a:	bb 24       	eor	r11, r11
    886c:	90 e1       	ldi	r25, 0x10	; 16
    886e:	a9 22       	and	r10, r25
    8870:	bb 24       	eor	r11, r11
    8872:	f8 01       	movw	r30, r16
    8874:	84 91       	lpm	r24, Z+
    8876:	88 23       	and	r24, r24
    8878:	61 f7       	brne	.-40     	; 0x8852 <vfprintf+0x22a>
    887a:	62 c2       	rjmp	.+1220   	; 0x8d40 <vfprintf+0x718>
    887c:	e7 fe       	sbrs	r14, 7
    887e:	0e c0       	rjmp	.+28     	; 0x889c <vfprintf+0x274>
    8880:	9a 0c       	add	r9, r10
    8882:	f8 89       	ldd	r31, Y+16	; 0x10
    8884:	f4 ff       	sbrs	r31, 4
    8886:	04 c0       	rjmp	.+8      	; 0x8890 <vfprintf+0x268>
    8888:	8a 81       	ldd	r24, Y+2	; 0x02
    888a:	81 33       	cpi	r24, 0x31	; 49
    888c:	09 f4       	brne	.+2      	; 0x8890 <vfprintf+0x268>
    888e:	9a 94       	dec	r9
    8890:	19 14       	cp	r1, r9
    8892:	54 f5       	brge	.+84     	; 0x88e8 <vfprintf+0x2c0>
    8894:	29 2d       	mov	r18, r9
    8896:	29 30       	cpi	r18, 0x09	; 9
    8898:	50 f5       	brcc	.+84     	; 0x88ee <vfprintf+0x2c6>
    889a:	2d c0       	rjmp	.+90     	; 0x88f6 <vfprintf+0x2ce>
    889c:	e6 fc       	sbrc	r14, 6
    889e:	2b c0       	rjmp	.+86     	; 0x88f6 <vfprintf+0x2ce>
    88a0:	81 2f       	mov	r24, r17
    88a2:	90 e0       	ldi	r25, 0x00	; 0
    88a4:	8a 15       	cp	r24, r10
    88a6:	9b 05       	cpc	r25, r11
    88a8:	4c f0       	brlt	.+18     	; 0x88bc <vfprintf+0x294>
    88aa:	3c ef       	ldi	r19, 0xFC	; 252
    88ac:	a3 16       	cp	r10, r19
    88ae:	3f ef       	ldi	r19, 0xFF	; 255
    88b0:	b3 06       	cpc	r11, r19
    88b2:	24 f0       	brlt	.+8      	; 0x88bc <vfprintf+0x294>
    88b4:	80 e8       	ldi	r24, 0x80	; 128
    88b6:	e8 2a       	or	r14, r24
    88b8:	01 c0       	rjmp	.+2      	; 0x88bc <vfprintf+0x294>
    88ba:	11 50       	subi	r17, 0x01	; 1
    88bc:	11 23       	and	r17, r17
    88be:	49 f0       	breq	.+18     	; 0x88d2 <vfprintf+0x2aa>
    88c0:	e2 e0       	ldi	r30, 0x02	; 2
    88c2:	f0 e0       	ldi	r31, 0x00	; 0
    88c4:	ec 0f       	add	r30, r28
    88c6:	fd 1f       	adc	r31, r29
    88c8:	e1 0f       	add	r30, r17
    88ca:	f1 1d       	adc	r31, r1
    88cc:	80 81       	ld	r24, Z
    88ce:	80 33       	cpi	r24, 0x30	; 48
    88d0:	a1 f3       	breq	.-24     	; 0x88ba <vfprintf+0x292>
    88d2:	e7 fe       	sbrs	r14, 7
    88d4:	10 c0       	rjmp	.+32     	; 0x88f6 <vfprintf+0x2ce>
    88d6:	91 2e       	mov	r9, r17
    88d8:	93 94       	inc	r9
    88da:	81 2f       	mov	r24, r17
    88dc:	90 e0       	ldi	r25, 0x00	; 0
    88de:	a8 16       	cp	r10, r24
    88e0:	b9 06       	cpc	r11, r25
    88e2:	44 f4       	brge	.+16     	; 0x88f4 <vfprintf+0x2cc>
    88e4:	1a 19       	sub	r17, r10
    88e6:	07 c0       	rjmp	.+14     	; 0x88f6 <vfprintf+0x2ce>
    88e8:	99 24       	eor	r9, r9
    88ea:	93 94       	inc	r9
    88ec:	04 c0       	rjmp	.+8      	; 0x88f6 <vfprintf+0x2ce>
    88ee:	98 e0       	ldi	r25, 0x08	; 8
    88f0:	99 2e       	mov	r9, r25
    88f2:	01 c0       	rjmp	.+2      	; 0x88f6 <vfprintf+0x2ce>
    88f4:	10 e0       	ldi	r17, 0x00	; 0
    88f6:	e7 fe       	sbrs	r14, 7
    88f8:	07 c0       	rjmp	.+14     	; 0x8908 <vfprintf+0x2e0>
    88fa:	1a 14       	cp	r1, r10
    88fc:	1b 04       	cpc	r1, r11
    88fe:	3c f4       	brge	.+14     	; 0x890e <vfprintf+0x2e6>
    8900:	95 01       	movw	r18, r10
    8902:	2f 5f       	subi	r18, 0xFF	; 255
    8904:	3f 4f       	sbci	r19, 0xFF	; 255
    8906:	05 c0       	rjmp	.+10     	; 0x8912 <vfprintf+0x2ea>
    8908:	25 e0       	ldi	r18, 0x05	; 5
    890a:	30 e0       	ldi	r19, 0x00	; 0
    890c:	02 c0       	rjmp	.+4      	; 0x8912 <vfprintf+0x2ea>
    890e:	21 e0       	ldi	r18, 0x01	; 1
    8910:	30 e0       	ldi	r19, 0x00	; 0
    8912:	00 23       	and	r16, r16
    8914:	11 f0       	breq	.+4      	; 0x891a <vfprintf+0x2f2>
    8916:	2f 5f       	subi	r18, 0xFF	; 255
    8918:	3f 4f       	sbci	r19, 0xFF	; 255
    891a:	11 23       	and	r17, r17
    891c:	29 f0       	breq	.+10     	; 0x8928 <vfprintf+0x300>
    891e:	81 2f       	mov	r24, r17
    8920:	90 e0       	ldi	r25, 0x00	; 0
    8922:	01 96       	adiw	r24, 0x01	; 1
    8924:	28 0f       	add	r18, r24
    8926:	39 1f       	adc	r19, r25
    8928:	8f 2d       	mov	r24, r15
    892a:	90 e0       	ldi	r25, 0x00	; 0
    892c:	28 17       	cp	r18, r24
    892e:	39 07       	cpc	r19, r25
    8930:	14 f4       	brge	.+4      	; 0x8936 <vfprintf+0x30e>
    8932:	f2 1a       	sub	r15, r18
    8934:	01 c0       	rjmp	.+2      	; 0x8938 <vfprintf+0x310>
    8936:	ff 24       	eor	r15, r15
    8938:	4e 2c       	mov	r4, r14
    893a:	55 24       	eor	r5, r5
    893c:	c2 01       	movw	r24, r4
    893e:	89 70       	andi	r24, 0x09	; 9
    8940:	90 70       	andi	r25, 0x00	; 0
    8942:	00 97       	sbiw	r24, 0x00	; 0
    8944:	49 f4       	brne	.+18     	; 0x8958 <vfprintf+0x330>
    8946:	06 c0       	rjmp	.+12     	; 0x8954 <vfprintf+0x32c>
    8948:	80 e2       	ldi	r24, 0x20	; 32
    894a:	90 e0       	ldi	r25, 0x00	; 0
    894c:	b6 01       	movw	r22, r12
    894e:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8952:	fa 94       	dec	r15
    8954:	ff 20       	and	r15, r15
    8956:	c1 f7       	brne	.-16     	; 0x8948 <vfprintf+0x320>
    8958:	00 23       	and	r16, r16
    895a:	29 f0       	breq	.+10     	; 0x8966 <vfprintf+0x33e>
    895c:	80 2f       	mov	r24, r16
    895e:	90 e0       	ldi	r25, 0x00	; 0
    8960:	b6 01       	movw	r22, r12
    8962:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8966:	43 fc       	sbrc	r4, 3
    8968:	09 c0       	rjmp	.+18     	; 0x897c <vfprintf+0x354>
    896a:	06 c0       	rjmp	.+12     	; 0x8978 <vfprintf+0x350>
    896c:	80 e3       	ldi	r24, 0x30	; 48
    896e:	90 e0       	ldi	r25, 0x00	; 0
    8970:	b6 01       	movw	r22, r12
    8972:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8976:	fa 94       	dec	r15
    8978:	ff 20       	and	r15, r15
    897a:	c1 f7       	brne	.-16     	; 0x896c <vfprintf+0x344>
    897c:	e7 fe       	sbrs	r14, 7
    897e:	46 c0       	rjmp	.+140    	; 0x8a0c <vfprintf+0x3e4>
    8980:	35 01       	movw	r6, r10
    8982:	b7 fe       	sbrs	r11, 7
    8984:	02 c0       	rjmp	.+4      	; 0x898a <vfprintf+0x362>
    8986:	66 24       	eor	r6, r6
    8988:	77 24       	eor	r7, r7
    898a:	25 01       	movw	r4, r10
    898c:	08 94       	sec
    898e:	41 1c       	adc	r4, r1
    8990:	51 1c       	adc	r5, r1
    8992:	46 18       	sub	r4, r6
    8994:	57 08       	sbc	r5, r7
    8996:	42 0c       	add	r4, r2
    8998:	53 1c       	adc	r5, r3
    899a:	f5 01       	movw	r30, r10
    899c:	e9 19       	sub	r30, r9
    899e:	f1 09       	sbc	r31, r1
    89a0:	4f 01       	movw	r8, r30
    89a2:	81 2f       	mov	r24, r17
    89a4:	90 e0       	ldi	r25, 0x00	; 0
    89a6:	00 27       	eor	r16, r16
    89a8:	11 27       	eor	r17, r17
    89aa:	08 1b       	sub	r16, r24
    89ac:	19 0b       	sbc	r17, r25
    89ae:	ff ef       	ldi	r31, 0xFF	; 255
    89b0:	6f 16       	cp	r6, r31
    89b2:	ff ef       	ldi	r31, 0xFF	; 255
    89b4:	7f 06       	cpc	r7, r31
    89b6:	29 f4       	brne	.+10     	; 0x89c2 <vfprintf+0x39a>
    89b8:	8e e2       	ldi	r24, 0x2E	; 46
    89ba:	90 e0       	ldi	r25, 0x00	; 0
    89bc:	b6 01       	movw	r22, r12
    89be:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    89c2:	a6 14       	cp	r10, r6
    89c4:	b7 04       	cpc	r11, r7
    89c6:	34 f0       	brlt	.+12     	; 0x89d4 <vfprintf+0x3ac>
    89c8:	86 14       	cp	r8, r6
    89ca:	97 04       	cpc	r9, r7
    89cc:	1c f4       	brge	.+6      	; 0x89d4 <vfprintf+0x3ac>
    89ce:	f2 01       	movw	r30, r4
    89d0:	80 81       	ld	r24, Z
    89d2:	01 c0       	rjmp	.+2      	; 0x89d6 <vfprintf+0x3ae>
    89d4:	80 e3       	ldi	r24, 0x30	; 48
    89d6:	08 94       	sec
    89d8:	61 08       	sbc	r6, r1
    89da:	71 08       	sbc	r7, r1
    89dc:	08 94       	sec
    89de:	41 1c       	adc	r4, r1
    89e0:	51 1c       	adc	r5, r1
    89e2:	60 16       	cp	r6, r16
    89e4:	71 06       	cpc	r7, r17
    89e6:	2c f0       	brlt	.+10     	; 0x89f2 <vfprintf+0x3ca>
    89e8:	90 e0       	ldi	r25, 0x00	; 0
    89ea:	b6 01       	movw	r22, r12
    89ec:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    89f0:	de cf       	rjmp	.-68     	; 0x89ae <vfprintf+0x386>
    89f2:	6a 14       	cp	r6, r10
    89f4:	7b 04       	cpc	r7, r11
    89f6:	41 f4       	brne	.+16     	; 0x8a08 <vfprintf+0x3e0>
    89f8:	9a 81       	ldd	r25, Y+2	; 0x02
    89fa:	96 33       	cpi	r25, 0x36	; 54
    89fc:	20 f4       	brcc	.+8      	; 0x8a06 <vfprintf+0x3de>
    89fe:	95 33       	cpi	r25, 0x35	; 53
    8a00:	19 f4       	brne	.+6      	; 0x8a08 <vfprintf+0x3e0>
    8a02:	f8 89       	ldd	r31, Y+16	; 0x10
    8a04:	f4 ff       	sbrs	r31, 4
    8a06:	81 e3       	ldi	r24, 0x31	; 49
    8a08:	90 e0       	ldi	r25, 0x00	; 0
    8a0a:	49 c0       	rjmp	.+146    	; 0x8a9e <vfprintf+0x476>
    8a0c:	8a 81       	ldd	r24, Y+2	; 0x02
    8a0e:	81 33       	cpi	r24, 0x31	; 49
    8a10:	11 f0       	breq	.+4      	; 0x8a16 <vfprintf+0x3ee>
    8a12:	2f ee       	ldi	r18, 0xEF	; 239
    8a14:	62 22       	and	r6, r18
    8a16:	90 e0       	ldi	r25, 0x00	; 0
    8a18:	b6 01       	movw	r22, r12
    8a1a:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8a1e:	11 23       	and	r17, r17
    8a20:	89 f0       	breq	.+34     	; 0x8a44 <vfprintf+0x41c>
    8a22:	8e e2       	ldi	r24, 0x2E	; 46
    8a24:	90 e0       	ldi	r25, 0x00	; 0
    8a26:	b6 01       	movw	r22, r12
    8a28:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8a2c:	02 e0       	ldi	r16, 0x02	; 2
    8a2e:	f1 01       	movw	r30, r2
    8a30:	e0 0f       	add	r30, r16
    8a32:	f1 1d       	adc	r31, r1
    8a34:	0f 5f       	subi	r16, 0xFF	; 255
    8a36:	80 81       	ld	r24, Z
    8a38:	90 e0       	ldi	r25, 0x00	; 0
    8a3a:	b6 01       	movw	r22, r12
    8a3c:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8a40:	11 50       	subi	r17, 0x01	; 1
    8a42:	a9 f7       	brne	.-22     	; 0x8a2e <vfprintf+0x406>
    8a44:	44 fe       	sbrs	r4, 4
    8a46:	03 c0       	rjmp	.+6      	; 0x8a4e <vfprintf+0x426>
    8a48:	85 e4       	ldi	r24, 0x45	; 69
    8a4a:	90 e0       	ldi	r25, 0x00	; 0
    8a4c:	02 c0       	rjmp	.+4      	; 0x8a52 <vfprintf+0x42a>
    8a4e:	85 e6       	ldi	r24, 0x65	; 101
    8a50:	90 e0       	ldi	r25, 0x00	; 0
    8a52:	b6 01       	movw	r22, r12
    8a54:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8a58:	b7 fc       	sbrc	r11, 7
    8a5a:	05 c0       	rjmp	.+10     	; 0x8a66 <vfprintf+0x43e>
    8a5c:	a1 14       	cp	r10, r1
    8a5e:	b1 04       	cpc	r11, r1
    8a60:	41 f4       	brne	.+16     	; 0x8a72 <vfprintf+0x44a>
    8a62:	64 fe       	sbrs	r6, 4
    8a64:	06 c0       	rjmp	.+12     	; 0x8a72 <vfprintf+0x44a>
    8a66:	b0 94       	com	r11
    8a68:	a1 94       	neg	r10
    8a6a:	b1 08       	sbc	r11, r1
    8a6c:	b3 94       	inc	r11
    8a6e:	8d e2       	ldi	r24, 0x2D	; 45
    8a70:	01 c0       	rjmp	.+2      	; 0x8a74 <vfprintf+0x44c>
    8a72:	8b e2       	ldi	r24, 0x2B	; 43
    8a74:	90 e0       	ldi	r25, 0x00	; 0
    8a76:	b6 01       	movw	r22, r12
    8a78:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8a7c:	80 e3       	ldi	r24, 0x30	; 48
    8a7e:	05 c0       	rjmp	.+10     	; 0x8a8a <vfprintf+0x462>
    8a80:	8f 5f       	subi	r24, 0xFF	; 255
    8a82:	e6 ef       	ldi	r30, 0xF6	; 246
    8a84:	ff ef       	ldi	r31, 0xFF	; 255
    8a86:	ae 0e       	add	r10, r30
    8a88:	bf 1e       	adc	r11, r31
    8a8a:	fa e0       	ldi	r31, 0x0A	; 10
    8a8c:	af 16       	cp	r10, r31
    8a8e:	b1 04       	cpc	r11, r1
    8a90:	bc f7       	brge	.-18     	; 0x8a80 <vfprintf+0x458>
    8a92:	90 e0       	ldi	r25, 0x00	; 0
    8a94:	b6 01       	movw	r22, r12
    8a96:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8a9a:	c5 01       	movw	r24, r10
    8a9c:	c0 96       	adiw	r24, 0x30	; 48
    8a9e:	b6 01       	movw	r22, r12
    8aa0:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8aa4:	4d c1       	rjmp	.+666    	; 0x8d40 <vfprintf+0x718>
    8aa6:	83 36       	cpi	r24, 0x63	; 99
    8aa8:	31 f0       	breq	.+12     	; 0x8ab6 <vfprintf+0x48e>
    8aaa:	83 37       	cpi	r24, 0x73	; 115
    8aac:	89 f0       	breq	.+34     	; 0x8ad0 <vfprintf+0x4a8>
    8aae:	83 35       	cpi	r24, 0x53	; 83
    8ab0:	09 f0       	breq	.+2      	; 0x8ab4 <vfprintf+0x48c>
    8ab2:	59 c0       	rjmp	.+178    	; 0x8b66 <vfprintf+0x53e>
    8ab4:	22 c0       	rjmp	.+68     	; 0x8afa <vfprintf+0x4d2>
    8ab6:	9a 01       	movw	r18, r20
    8ab8:	2e 5f       	subi	r18, 0xFE	; 254
    8aba:	3f 4f       	sbci	r19, 0xFF	; 255
    8abc:	3d 87       	std	Y+13, r19	; 0x0d
    8abe:	2c 87       	std	Y+12, r18	; 0x0c
    8ac0:	fa 01       	movw	r30, r20
    8ac2:	80 81       	ld	r24, Z
    8ac4:	89 83       	std	Y+1, r24	; 0x01
    8ac6:	31 01       	movw	r6, r2
    8ac8:	81 e0       	ldi	r24, 0x01	; 1
    8aca:	a8 2e       	mov	r10, r24
    8acc:	b1 2c       	mov	r11, r1
    8ace:	13 c0       	rjmp	.+38     	; 0x8af6 <vfprintf+0x4ce>
    8ad0:	9a 01       	movw	r18, r20
    8ad2:	2e 5f       	subi	r18, 0xFE	; 254
    8ad4:	3f 4f       	sbci	r19, 0xFF	; 255
    8ad6:	3d 87       	std	Y+13, r19	; 0x0d
    8ad8:	2c 87       	std	Y+12, r18	; 0x0c
    8ada:	fa 01       	movw	r30, r20
    8adc:	60 80       	ld	r6, Z
    8ade:	71 80       	ldd	r7, Z+1	; 0x01
    8ae0:	06 ff       	sbrs	r16, 6
    8ae2:	03 c0       	rjmp	.+6      	; 0x8aea <vfprintf+0x4c2>
    8ae4:	61 2f       	mov	r22, r17
    8ae6:	70 e0       	ldi	r23, 0x00	; 0
    8ae8:	02 c0       	rjmp	.+4      	; 0x8aee <vfprintf+0x4c6>
    8aea:	6f ef       	ldi	r22, 0xFF	; 255
    8aec:	7f ef       	ldi	r23, 0xFF	; 255
    8aee:	c3 01       	movw	r24, r6
    8af0:	0e 94 a9 4b 	call	0x9752	; 0x9752 <strnlen>
    8af4:	5c 01       	movw	r10, r24
    8af6:	0f 77       	andi	r16, 0x7F	; 127
    8af8:	14 c0       	rjmp	.+40     	; 0x8b22 <vfprintf+0x4fa>
    8afa:	9a 01       	movw	r18, r20
    8afc:	2e 5f       	subi	r18, 0xFE	; 254
    8afe:	3f 4f       	sbci	r19, 0xFF	; 255
    8b00:	3d 87       	std	Y+13, r19	; 0x0d
    8b02:	2c 87       	std	Y+12, r18	; 0x0c
    8b04:	fa 01       	movw	r30, r20
    8b06:	60 80       	ld	r6, Z
    8b08:	71 80       	ldd	r7, Z+1	; 0x01
    8b0a:	06 ff       	sbrs	r16, 6
    8b0c:	03 c0       	rjmp	.+6      	; 0x8b14 <vfprintf+0x4ec>
    8b0e:	61 2f       	mov	r22, r17
    8b10:	70 e0       	ldi	r23, 0x00	; 0
    8b12:	02 c0       	rjmp	.+4      	; 0x8b18 <vfprintf+0x4f0>
    8b14:	6f ef       	ldi	r22, 0xFF	; 255
    8b16:	7f ef       	ldi	r23, 0xFF	; 255
    8b18:	c3 01       	movw	r24, r6
    8b1a:	0e 94 9e 4b 	call	0x973c	; 0x973c <strnlen_P>
    8b1e:	5c 01       	movw	r10, r24
    8b20:	00 68       	ori	r16, 0x80	; 128
    8b22:	03 fd       	sbrc	r16, 3
    8b24:	1c c0       	rjmp	.+56     	; 0x8b5e <vfprintf+0x536>
    8b26:	06 c0       	rjmp	.+12     	; 0x8b34 <vfprintf+0x50c>
    8b28:	80 e2       	ldi	r24, 0x20	; 32
    8b2a:	90 e0       	ldi	r25, 0x00	; 0
    8b2c:	b6 01       	movw	r22, r12
    8b2e:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8b32:	fa 94       	dec	r15
    8b34:	8f 2d       	mov	r24, r15
    8b36:	90 e0       	ldi	r25, 0x00	; 0
    8b38:	a8 16       	cp	r10, r24
    8b3a:	b9 06       	cpc	r11, r25
    8b3c:	a8 f3       	brcs	.-22     	; 0x8b28 <vfprintf+0x500>
    8b3e:	0f c0       	rjmp	.+30     	; 0x8b5e <vfprintf+0x536>
    8b40:	f3 01       	movw	r30, r6
    8b42:	07 fd       	sbrc	r16, 7
    8b44:	85 91       	lpm	r24, Z+
    8b46:	07 ff       	sbrs	r16, 7
    8b48:	81 91       	ld	r24, Z+
    8b4a:	3f 01       	movw	r6, r30
    8b4c:	90 e0       	ldi	r25, 0x00	; 0
    8b4e:	b6 01       	movw	r22, r12
    8b50:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8b54:	f1 10       	cpse	r15, r1
    8b56:	fa 94       	dec	r15
    8b58:	08 94       	sec
    8b5a:	a1 08       	sbc	r10, r1
    8b5c:	b1 08       	sbc	r11, r1
    8b5e:	a1 14       	cp	r10, r1
    8b60:	b1 04       	cpc	r11, r1
    8b62:	71 f7       	brne	.-36     	; 0x8b40 <vfprintf+0x518>
    8b64:	ed c0       	rjmp	.+474    	; 0x8d40 <vfprintf+0x718>
    8b66:	84 36       	cpi	r24, 0x64	; 100
    8b68:	11 f0       	breq	.+4      	; 0x8b6e <vfprintf+0x546>
    8b6a:	89 36       	cpi	r24, 0x69	; 105
    8b6c:	61 f5       	brne	.+88     	; 0x8bc6 <vfprintf+0x59e>
    8b6e:	07 ff       	sbrs	r16, 7
    8b70:	0b c0       	rjmp	.+22     	; 0x8b88 <vfprintf+0x560>
    8b72:	9a 01       	movw	r18, r20
    8b74:	2c 5f       	subi	r18, 0xFC	; 252
    8b76:	3f 4f       	sbci	r19, 0xFF	; 255
    8b78:	3d 87       	std	Y+13, r19	; 0x0d
    8b7a:	2c 87       	std	Y+12, r18	; 0x0c
    8b7c:	fa 01       	movw	r30, r20
    8b7e:	60 81       	ld	r22, Z
    8b80:	71 81       	ldd	r23, Z+1	; 0x01
    8b82:	82 81       	ldd	r24, Z+2	; 0x02
    8b84:	93 81       	ldd	r25, Z+3	; 0x03
    8b86:	0c c0       	rjmp	.+24     	; 0x8ba0 <vfprintf+0x578>
    8b88:	9a 01       	movw	r18, r20
    8b8a:	2e 5f       	subi	r18, 0xFE	; 254
    8b8c:	3f 4f       	sbci	r19, 0xFF	; 255
    8b8e:	3d 87       	std	Y+13, r19	; 0x0d
    8b90:	2c 87       	std	Y+12, r18	; 0x0c
    8b92:	fa 01       	movw	r30, r20
    8b94:	60 81       	ld	r22, Z
    8b96:	71 81       	ldd	r23, Z+1	; 0x01
    8b98:	88 27       	eor	r24, r24
    8b9a:	77 fd       	sbrc	r23, 7
    8b9c:	80 95       	com	r24
    8b9e:	98 2f       	mov	r25, r24
    8ba0:	0f 76       	andi	r16, 0x6F	; 111
    8ba2:	97 ff       	sbrs	r25, 7
    8ba4:	08 c0       	rjmp	.+16     	; 0x8bb6 <vfprintf+0x58e>
    8ba6:	90 95       	com	r25
    8ba8:	80 95       	com	r24
    8baa:	70 95       	com	r23
    8bac:	61 95       	neg	r22
    8bae:	7f 4f       	sbci	r23, 0xFF	; 255
    8bb0:	8f 4f       	sbci	r24, 0xFF	; 255
    8bb2:	9f 4f       	sbci	r25, 0xFF	; 255
    8bb4:	00 68       	ori	r16, 0x80	; 128
    8bb6:	a1 01       	movw	r20, r2
    8bb8:	2a e0       	ldi	r18, 0x0A	; 10
    8bba:	30 e0       	ldi	r19, 0x00	; 0
    8bbc:	0e 94 e6 4c 	call	0x99cc	; 0x99cc <__ultoa_invert>
    8bc0:	98 2e       	mov	r9, r24
    8bc2:	92 18       	sub	r9, r2
    8bc4:	41 c0       	rjmp	.+130    	; 0x8c48 <vfprintf+0x620>
    8bc6:	85 37       	cpi	r24, 0x75	; 117
    8bc8:	21 f4       	brne	.+8      	; 0x8bd2 <vfprintf+0x5aa>
    8bca:	0f 7e       	andi	r16, 0xEF	; 239
    8bcc:	2a e0       	ldi	r18, 0x0A	; 10
    8bce:	30 e0       	ldi	r19, 0x00	; 0
    8bd0:	20 c0       	rjmp	.+64     	; 0x8c12 <vfprintf+0x5ea>
    8bd2:	09 7f       	andi	r16, 0xF9	; 249
    8bd4:	8f 36       	cpi	r24, 0x6F	; 111
    8bd6:	a9 f0       	breq	.+42     	; 0x8c02 <vfprintf+0x5da>
    8bd8:	80 37       	cpi	r24, 0x70	; 112
    8bda:	20 f4       	brcc	.+8      	; 0x8be4 <vfprintf+0x5bc>
    8bdc:	88 35       	cpi	r24, 0x58	; 88
    8bde:	09 f0       	breq	.+2      	; 0x8be2 <vfprintf+0x5ba>
    8be0:	b2 c0       	rjmp	.+356    	; 0x8d46 <vfprintf+0x71e>
    8be2:	0b c0       	rjmp	.+22     	; 0x8bfa <vfprintf+0x5d2>
    8be4:	80 37       	cpi	r24, 0x70	; 112
    8be6:	21 f0       	breq	.+8      	; 0x8bf0 <vfprintf+0x5c8>
    8be8:	88 37       	cpi	r24, 0x78	; 120
    8bea:	09 f0       	breq	.+2      	; 0x8bee <vfprintf+0x5c6>
    8bec:	ac c0       	rjmp	.+344    	; 0x8d46 <vfprintf+0x71e>
    8bee:	01 c0       	rjmp	.+2      	; 0x8bf2 <vfprintf+0x5ca>
    8bf0:	00 61       	ori	r16, 0x10	; 16
    8bf2:	04 ff       	sbrs	r16, 4
    8bf4:	09 c0       	rjmp	.+18     	; 0x8c08 <vfprintf+0x5e0>
    8bf6:	04 60       	ori	r16, 0x04	; 4
    8bf8:	07 c0       	rjmp	.+14     	; 0x8c08 <vfprintf+0x5e0>
    8bfa:	04 ff       	sbrs	r16, 4
    8bfc:	08 c0       	rjmp	.+16     	; 0x8c0e <vfprintf+0x5e6>
    8bfe:	06 60       	ori	r16, 0x06	; 6
    8c00:	06 c0       	rjmp	.+12     	; 0x8c0e <vfprintf+0x5e6>
    8c02:	28 e0       	ldi	r18, 0x08	; 8
    8c04:	30 e0       	ldi	r19, 0x00	; 0
    8c06:	05 c0       	rjmp	.+10     	; 0x8c12 <vfprintf+0x5ea>
    8c08:	20 e1       	ldi	r18, 0x10	; 16
    8c0a:	30 e0       	ldi	r19, 0x00	; 0
    8c0c:	02 c0       	rjmp	.+4      	; 0x8c12 <vfprintf+0x5ea>
    8c0e:	20 e1       	ldi	r18, 0x10	; 16
    8c10:	32 e0       	ldi	r19, 0x02	; 2
    8c12:	07 ff       	sbrs	r16, 7
    8c14:	0a c0       	rjmp	.+20     	; 0x8c2a <vfprintf+0x602>
    8c16:	ca 01       	movw	r24, r20
    8c18:	04 96       	adiw	r24, 0x04	; 4
    8c1a:	9d 87       	std	Y+13, r25	; 0x0d
    8c1c:	8c 87       	std	Y+12, r24	; 0x0c
    8c1e:	fa 01       	movw	r30, r20
    8c20:	60 81       	ld	r22, Z
    8c22:	71 81       	ldd	r23, Z+1	; 0x01
    8c24:	82 81       	ldd	r24, Z+2	; 0x02
    8c26:	93 81       	ldd	r25, Z+3	; 0x03
    8c28:	09 c0       	rjmp	.+18     	; 0x8c3c <vfprintf+0x614>
    8c2a:	ca 01       	movw	r24, r20
    8c2c:	02 96       	adiw	r24, 0x02	; 2
    8c2e:	9d 87       	std	Y+13, r25	; 0x0d
    8c30:	8c 87       	std	Y+12, r24	; 0x0c
    8c32:	fa 01       	movw	r30, r20
    8c34:	60 81       	ld	r22, Z
    8c36:	71 81       	ldd	r23, Z+1	; 0x01
    8c38:	80 e0       	ldi	r24, 0x00	; 0
    8c3a:	90 e0       	ldi	r25, 0x00	; 0
    8c3c:	a1 01       	movw	r20, r2
    8c3e:	0e 94 e6 4c 	call	0x99cc	; 0x99cc <__ultoa_invert>
    8c42:	98 2e       	mov	r9, r24
    8c44:	92 18       	sub	r9, r2
    8c46:	0f 77       	andi	r16, 0x7F	; 127
    8c48:	06 ff       	sbrs	r16, 6
    8c4a:	09 c0       	rjmp	.+18     	; 0x8c5e <vfprintf+0x636>
    8c4c:	0e 7f       	andi	r16, 0xFE	; 254
    8c4e:	91 16       	cp	r9, r17
    8c50:	30 f4       	brcc	.+12     	; 0x8c5e <vfprintf+0x636>
    8c52:	04 ff       	sbrs	r16, 4
    8c54:	06 c0       	rjmp	.+12     	; 0x8c62 <vfprintf+0x63a>
    8c56:	02 fd       	sbrc	r16, 2
    8c58:	04 c0       	rjmp	.+8      	; 0x8c62 <vfprintf+0x63a>
    8c5a:	0f 7e       	andi	r16, 0xEF	; 239
    8c5c:	02 c0       	rjmp	.+4      	; 0x8c62 <vfprintf+0x63a>
    8c5e:	e9 2c       	mov	r14, r9
    8c60:	01 c0       	rjmp	.+2      	; 0x8c64 <vfprintf+0x63c>
    8c62:	e1 2e       	mov	r14, r17
    8c64:	80 2f       	mov	r24, r16
    8c66:	90 e0       	ldi	r25, 0x00	; 0
    8c68:	04 ff       	sbrs	r16, 4
    8c6a:	0c c0       	rjmp	.+24     	; 0x8c84 <vfprintf+0x65c>
    8c6c:	fe 01       	movw	r30, r28
    8c6e:	e9 0d       	add	r30, r9
    8c70:	f1 1d       	adc	r31, r1
    8c72:	20 81       	ld	r18, Z
    8c74:	20 33       	cpi	r18, 0x30	; 48
    8c76:	11 f4       	brne	.+4      	; 0x8c7c <vfprintf+0x654>
    8c78:	09 7e       	andi	r16, 0xE9	; 233
    8c7a:	09 c0       	rjmp	.+18     	; 0x8c8e <vfprintf+0x666>
    8c7c:	e3 94       	inc	r14
    8c7e:	02 ff       	sbrs	r16, 2
    8c80:	06 c0       	rjmp	.+12     	; 0x8c8e <vfprintf+0x666>
    8c82:	04 c0       	rjmp	.+8      	; 0x8c8c <vfprintf+0x664>
    8c84:	86 78       	andi	r24, 0x86	; 134
    8c86:	90 70       	andi	r25, 0x00	; 0
    8c88:	00 97       	sbiw	r24, 0x00	; 0
    8c8a:	09 f0       	breq	.+2      	; 0x8c8e <vfprintf+0x666>
    8c8c:	e3 94       	inc	r14
    8c8e:	a0 2e       	mov	r10, r16
    8c90:	bb 24       	eor	r11, r11
    8c92:	03 fd       	sbrc	r16, 3
    8c94:	14 c0       	rjmp	.+40     	; 0x8cbe <vfprintf+0x696>
    8c96:	00 ff       	sbrs	r16, 0
    8c98:	0f c0       	rjmp	.+30     	; 0x8cb8 <vfprintf+0x690>
    8c9a:	ef 14       	cp	r14, r15
    8c9c:	28 f4       	brcc	.+10     	; 0x8ca8 <vfprintf+0x680>
    8c9e:	19 2d       	mov	r17, r9
    8ca0:	1f 0d       	add	r17, r15
    8ca2:	1e 19       	sub	r17, r14
    8ca4:	ef 2c       	mov	r14, r15
    8ca6:	08 c0       	rjmp	.+16     	; 0x8cb8 <vfprintf+0x690>
    8ca8:	19 2d       	mov	r17, r9
    8caa:	06 c0       	rjmp	.+12     	; 0x8cb8 <vfprintf+0x690>
    8cac:	80 e2       	ldi	r24, 0x20	; 32
    8cae:	90 e0       	ldi	r25, 0x00	; 0
    8cb0:	b6 01       	movw	r22, r12
    8cb2:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8cb6:	e3 94       	inc	r14
    8cb8:	ef 14       	cp	r14, r15
    8cba:	c0 f3       	brcs	.-16     	; 0x8cac <vfprintf+0x684>
    8cbc:	04 c0       	rjmp	.+8      	; 0x8cc6 <vfprintf+0x69e>
    8cbe:	ef 14       	cp	r14, r15
    8cc0:	10 f4       	brcc	.+4      	; 0x8cc6 <vfprintf+0x69e>
    8cc2:	fe 18       	sub	r15, r14
    8cc4:	01 c0       	rjmp	.+2      	; 0x8cc8 <vfprintf+0x6a0>
    8cc6:	ff 24       	eor	r15, r15
    8cc8:	a4 fe       	sbrs	r10, 4
    8cca:	0f c0       	rjmp	.+30     	; 0x8cea <vfprintf+0x6c2>
    8ccc:	80 e3       	ldi	r24, 0x30	; 48
    8cce:	90 e0       	ldi	r25, 0x00	; 0
    8cd0:	b6 01       	movw	r22, r12
    8cd2:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8cd6:	a2 fe       	sbrs	r10, 2
    8cd8:	1f c0       	rjmp	.+62     	; 0x8d18 <vfprintf+0x6f0>
    8cda:	a1 fe       	sbrs	r10, 1
    8cdc:	03 c0       	rjmp	.+6      	; 0x8ce4 <vfprintf+0x6bc>
    8cde:	88 e5       	ldi	r24, 0x58	; 88
    8ce0:	90 e0       	ldi	r25, 0x00	; 0
    8ce2:	10 c0       	rjmp	.+32     	; 0x8d04 <vfprintf+0x6dc>
    8ce4:	88 e7       	ldi	r24, 0x78	; 120
    8ce6:	90 e0       	ldi	r25, 0x00	; 0
    8ce8:	0d c0       	rjmp	.+26     	; 0x8d04 <vfprintf+0x6dc>
    8cea:	c5 01       	movw	r24, r10
    8cec:	86 78       	andi	r24, 0x86	; 134
    8cee:	90 70       	andi	r25, 0x00	; 0
    8cf0:	00 97       	sbiw	r24, 0x00	; 0
    8cf2:	91 f0       	breq	.+36     	; 0x8d18 <vfprintf+0x6f0>
    8cf4:	a1 fc       	sbrc	r10, 1
    8cf6:	02 c0       	rjmp	.+4      	; 0x8cfc <vfprintf+0x6d4>
    8cf8:	80 e2       	ldi	r24, 0x20	; 32
    8cfa:	01 c0       	rjmp	.+2      	; 0x8cfe <vfprintf+0x6d6>
    8cfc:	8b e2       	ldi	r24, 0x2B	; 43
    8cfe:	07 fd       	sbrc	r16, 7
    8d00:	8d e2       	ldi	r24, 0x2D	; 45
    8d02:	90 e0       	ldi	r25, 0x00	; 0
    8d04:	b6 01       	movw	r22, r12
    8d06:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8d0a:	06 c0       	rjmp	.+12     	; 0x8d18 <vfprintf+0x6f0>
    8d0c:	80 e3       	ldi	r24, 0x30	; 48
    8d0e:	90 e0       	ldi	r25, 0x00	; 0
    8d10:	b6 01       	movw	r22, r12
    8d12:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8d16:	11 50       	subi	r17, 0x01	; 1
    8d18:	91 16       	cp	r9, r17
    8d1a:	c0 f3       	brcs	.-16     	; 0x8d0c <vfprintf+0x6e4>
    8d1c:	9a 94       	dec	r9
    8d1e:	f1 01       	movw	r30, r2
    8d20:	e9 0d       	add	r30, r9
    8d22:	f1 1d       	adc	r31, r1
    8d24:	80 81       	ld	r24, Z
    8d26:	90 e0       	ldi	r25, 0x00	; 0
    8d28:	b6 01       	movw	r22, r12
    8d2a:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8d2e:	99 20       	and	r9, r9
    8d30:	a9 f7       	brne	.-22     	; 0x8d1c <vfprintf+0x6f4>
    8d32:	06 c0       	rjmp	.+12     	; 0x8d40 <vfprintf+0x718>
    8d34:	80 e2       	ldi	r24, 0x20	; 32
    8d36:	90 e0       	ldi	r25, 0x00	; 0
    8d38:	b6 01       	movw	r22, r12
    8d3a:	0e 94 41 4c 	call	0x9882	; 0x9882 <fputc>
    8d3e:	fa 94       	dec	r15
    8d40:	ff 20       	and	r15, r15
    8d42:	c1 f7       	brne	.-16     	; 0x8d34 <vfprintf+0x70c>
    8d44:	95 cc       	rjmp	.-1750   	; 0x8670 <vfprintf+0x48>
    8d46:	f6 01       	movw	r30, r12
    8d48:	26 81       	ldd	r18, Z+6	; 0x06
    8d4a:	37 81       	ldd	r19, Z+7	; 0x07
    8d4c:	02 c0       	rjmp	.+4      	; 0x8d52 <vfprintf+0x72a>
    8d4e:	2f ef       	ldi	r18, 0xFF	; 255
    8d50:	3f ef       	ldi	r19, 0xFF	; 255
    8d52:	c9 01       	movw	r24, r18
    8d54:	63 96       	adiw	r28, 0x13	; 19
    8d56:	0f b6       	in	r0, 0x3f	; 63
    8d58:	f8 94       	cli
    8d5a:	de bf       	out	0x3e, r29	; 62
    8d5c:	0f be       	out	0x3f, r0	; 63
    8d5e:	cd bf       	out	0x3d, r28	; 61
    8d60:	cf 91       	pop	r28
    8d62:	df 91       	pop	r29
    8d64:	1f 91       	pop	r17
    8d66:	0f 91       	pop	r16
    8d68:	ff 90       	pop	r15
    8d6a:	ef 90       	pop	r14
    8d6c:	df 90       	pop	r13
    8d6e:	cf 90       	pop	r12
    8d70:	bf 90       	pop	r11
    8d72:	af 90       	pop	r10
    8d74:	9f 90       	pop	r9
    8d76:	8f 90       	pop	r8
    8d78:	7f 90       	pop	r7
    8d7a:	6f 90       	pop	r6
    8d7c:	5f 90       	pop	r5
    8d7e:	4f 90       	pop	r4
    8d80:	3f 90       	pop	r3
    8d82:	2f 90       	pop	r2
    8d84:	08 95       	ret

00008d86 <__subsf3>:
    8d86:	50 58       	subi	r21, 0x80	; 128

00008d88 <__addsf3>:
    8d88:	bb 27       	eor	r27, r27
    8d8a:	aa 27       	eor	r26, r26
    8d8c:	0e d0       	rcall	.+28     	; 0x8daa <__addsf3x>
    8d8e:	48 c1       	rjmp	.+656    	; 0x9020 <__fp_round>
    8d90:	39 d1       	rcall	.+626    	; 0x9004 <__fp_pscA>
    8d92:	30 f0       	brcs	.+12     	; 0x8da0 <__addsf3+0x18>
    8d94:	3e d1       	rcall	.+636    	; 0x9012 <__fp_pscB>
    8d96:	20 f0       	brcs	.+8      	; 0x8da0 <__addsf3+0x18>
    8d98:	31 f4       	brne	.+12     	; 0x8da6 <__addsf3+0x1e>
    8d9a:	9f 3f       	cpi	r25, 0xFF	; 255
    8d9c:	11 f4       	brne	.+4      	; 0x8da2 <__addsf3+0x1a>
    8d9e:	1e f4       	brtc	.+6      	; 0x8da6 <__addsf3+0x1e>
    8da0:	2e c1       	rjmp	.+604    	; 0x8ffe <__fp_nan>
    8da2:	0e f4       	brtc	.+2      	; 0x8da6 <__addsf3+0x1e>
    8da4:	e0 95       	com	r30
    8da6:	e7 fb       	bst	r30, 7
    8da8:	24 c1       	rjmp	.+584    	; 0x8ff2 <__fp_inf>

00008daa <__addsf3x>:
    8daa:	e9 2f       	mov	r30, r25
    8dac:	4a d1       	rcall	.+660    	; 0x9042 <__fp_split3>
    8dae:	80 f3       	brcs	.-32     	; 0x8d90 <__addsf3+0x8>
    8db0:	ba 17       	cp	r27, r26
    8db2:	62 07       	cpc	r22, r18
    8db4:	73 07       	cpc	r23, r19
    8db6:	84 07       	cpc	r24, r20
    8db8:	95 07       	cpc	r25, r21
    8dba:	18 f0       	brcs	.+6      	; 0x8dc2 <__addsf3x+0x18>
    8dbc:	71 f4       	brne	.+28     	; 0x8dda <__addsf3x+0x30>
    8dbe:	9e f5       	brtc	.+102    	; 0x8e26 <__addsf3x+0x7c>
    8dc0:	62 c1       	rjmp	.+708    	; 0x9086 <__fp_zero>
    8dc2:	0e f4       	brtc	.+2      	; 0x8dc6 <__addsf3x+0x1c>
    8dc4:	e0 95       	com	r30
    8dc6:	0b 2e       	mov	r0, r27
    8dc8:	ba 2f       	mov	r27, r26
    8dca:	a0 2d       	mov	r26, r0
    8dcc:	0b 01       	movw	r0, r22
    8dce:	b9 01       	movw	r22, r18
    8dd0:	90 01       	movw	r18, r0
    8dd2:	0c 01       	movw	r0, r24
    8dd4:	ca 01       	movw	r24, r20
    8dd6:	a0 01       	movw	r20, r0
    8dd8:	11 24       	eor	r1, r1
    8dda:	ff 27       	eor	r31, r31
    8ddc:	59 1b       	sub	r21, r25
    8dde:	99 f0       	breq	.+38     	; 0x8e06 <__addsf3x+0x5c>
    8de0:	59 3f       	cpi	r21, 0xF9	; 249
    8de2:	50 f4       	brcc	.+20     	; 0x8df8 <__addsf3x+0x4e>
    8de4:	50 3e       	cpi	r21, 0xE0	; 224
    8de6:	68 f1       	brcs	.+90     	; 0x8e42 <__addsf3x+0x98>
    8de8:	1a 16       	cp	r1, r26
    8dea:	f0 40       	sbci	r31, 0x00	; 0
    8dec:	a2 2f       	mov	r26, r18
    8dee:	23 2f       	mov	r18, r19
    8df0:	34 2f       	mov	r19, r20
    8df2:	44 27       	eor	r20, r20
    8df4:	58 5f       	subi	r21, 0xF8	; 248
    8df6:	f3 cf       	rjmp	.-26     	; 0x8dde <__addsf3x+0x34>
    8df8:	46 95       	lsr	r20
    8dfa:	37 95       	ror	r19
    8dfc:	27 95       	ror	r18
    8dfe:	a7 95       	ror	r26
    8e00:	f0 40       	sbci	r31, 0x00	; 0
    8e02:	53 95       	inc	r21
    8e04:	c9 f7       	brne	.-14     	; 0x8df8 <__addsf3x+0x4e>
    8e06:	7e f4       	brtc	.+30     	; 0x8e26 <__addsf3x+0x7c>
    8e08:	1f 16       	cp	r1, r31
    8e0a:	ba 0b       	sbc	r27, r26
    8e0c:	62 0b       	sbc	r22, r18
    8e0e:	73 0b       	sbc	r23, r19
    8e10:	84 0b       	sbc	r24, r20
    8e12:	ba f0       	brmi	.+46     	; 0x8e42 <__addsf3x+0x98>
    8e14:	91 50       	subi	r25, 0x01	; 1
    8e16:	a1 f0       	breq	.+40     	; 0x8e40 <__addsf3x+0x96>
    8e18:	ff 0f       	add	r31, r31
    8e1a:	bb 1f       	adc	r27, r27
    8e1c:	66 1f       	adc	r22, r22
    8e1e:	77 1f       	adc	r23, r23
    8e20:	88 1f       	adc	r24, r24
    8e22:	c2 f7       	brpl	.-16     	; 0x8e14 <__addsf3x+0x6a>
    8e24:	0e c0       	rjmp	.+28     	; 0x8e42 <__addsf3x+0x98>
    8e26:	ba 0f       	add	r27, r26
    8e28:	62 1f       	adc	r22, r18
    8e2a:	73 1f       	adc	r23, r19
    8e2c:	84 1f       	adc	r24, r20
    8e2e:	48 f4       	brcc	.+18     	; 0x8e42 <__addsf3x+0x98>
    8e30:	87 95       	ror	r24
    8e32:	77 95       	ror	r23
    8e34:	67 95       	ror	r22
    8e36:	b7 95       	ror	r27
    8e38:	f7 95       	ror	r31
    8e3a:	9e 3f       	cpi	r25, 0xFE	; 254
    8e3c:	08 f0       	brcs	.+2      	; 0x8e40 <__addsf3x+0x96>
    8e3e:	b3 cf       	rjmp	.-154    	; 0x8da6 <__addsf3+0x1e>
    8e40:	93 95       	inc	r25
    8e42:	88 0f       	add	r24, r24
    8e44:	08 f0       	brcs	.+2      	; 0x8e48 <__addsf3x+0x9e>
    8e46:	99 27       	eor	r25, r25
    8e48:	ee 0f       	add	r30, r30
    8e4a:	97 95       	ror	r25
    8e4c:	87 95       	ror	r24
    8e4e:	08 95       	ret

00008e50 <__divsf3>:
    8e50:	0c d0       	rcall	.+24     	; 0x8e6a <__divsf3x>
    8e52:	e6 c0       	rjmp	.+460    	; 0x9020 <__fp_round>
    8e54:	de d0       	rcall	.+444    	; 0x9012 <__fp_pscB>
    8e56:	40 f0       	brcs	.+16     	; 0x8e68 <__divsf3+0x18>
    8e58:	d5 d0       	rcall	.+426    	; 0x9004 <__fp_pscA>
    8e5a:	30 f0       	brcs	.+12     	; 0x8e68 <__divsf3+0x18>
    8e5c:	21 f4       	brne	.+8      	; 0x8e66 <__divsf3+0x16>
    8e5e:	5f 3f       	cpi	r21, 0xFF	; 255
    8e60:	19 f0       	breq	.+6      	; 0x8e68 <__divsf3+0x18>
    8e62:	c7 c0       	rjmp	.+398    	; 0x8ff2 <__fp_inf>
    8e64:	51 11       	cpse	r21, r1
    8e66:	10 c1       	rjmp	.+544    	; 0x9088 <__fp_szero>
    8e68:	ca c0       	rjmp	.+404    	; 0x8ffe <__fp_nan>

00008e6a <__divsf3x>:
    8e6a:	eb d0       	rcall	.+470    	; 0x9042 <__fp_split3>
    8e6c:	98 f3       	brcs	.-26     	; 0x8e54 <__divsf3+0x4>

00008e6e <__divsf3_pse>:
    8e6e:	99 23       	and	r25, r25
    8e70:	c9 f3       	breq	.-14     	; 0x8e64 <__divsf3+0x14>
    8e72:	55 23       	and	r21, r21
    8e74:	b1 f3       	breq	.-20     	; 0x8e62 <__divsf3+0x12>
    8e76:	95 1b       	sub	r25, r21
    8e78:	55 0b       	sbc	r21, r21
    8e7a:	bb 27       	eor	r27, r27
    8e7c:	aa 27       	eor	r26, r26
    8e7e:	62 17       	cp	r22, r18
    8e80:	73 07       	cpc	r23, r19
    8e82:	84 07       	cpc	r24, r20
    8e84:	38 f0       	brcs	.+14     	; 0x8e94 <__divsf3_pse+0x26>
    8e86:	9f 5f       	subi	r25, 0xFF	; 255
    8e88:	5f 4f       	sbci	r21, 0xFF	; 255
    8e8a:	22 0f       	add	r18, r18
    8e8c:	33 1f       	adc	r19, r19
    8e8e:	44 1f       	adc	r20, r20
    8e90:	aa 1f       	adc	r26, r26
    8e92:	a9 f3       	breq	.-22     	; 0x8e7e <__divsf3_pse+0x10>
    8e94:	33 d0       	rcall	.+102    	; 0x8efc <__divsf3_pse+0x8e>
    8e96:	0e 2e       	mov	r0, r30
    8e98:	3a f0       	brmi	.+14     	; 0x8ea8 <__divsf3_pse+0x3a>
    8e9a:	e0 e8       	ldi	r30, 0x80	; 128
    8e9c:	30 d0       	rcall	.+96     	; 0x8efe <__divsf3_pse+0x90>
    8e9e:	91 50       	subi	r25, 0x01	; 1
    8ea0:	50 40       	sbci	r21, 0x00	; 0
    8ea2:	e6 95       	lsr	r30
    8ea4:	00 1c       	adc	r0, r0
    8ea6:	ca f7       	brpl	.-14     	; 0x8e9a <__divsf3_pse+0x2c>
    8ea8:	29 d0       	rcall	.+82     	; 0x8efc <__divsf3_pse+0x8e>
    8eaa:	fe 2f       	mov	r31, r30
    8eac:	27 d0       	rcall	.+78     	; 0x8efc <__divsf3_pse+0x8e>
    8eae:	66 0f       	add	r22, r22
    8eb0:	77 1f       	adc	r23, r23
    8eb2:	88 1f       	adc	r24, r24
    8eb4:	bb 1f       	adc	r27, r27
    8eb6:	26 17       	cp	r18, r22
    8eb8:	37 07       	cpc	r19, r23
    8eba:	48 07       	cpc	r20, r24
    8ebc:	ab 07       	cpc	r26, r27
    8ebe:	b0 e8       	ldi	r27, 0x80	; 128
    8ec0:	09 f0       	breq	.+2      	; 0x8ec4 <__divsf3_pse+0x56>
    8ec2:	bb 0b       	sbc	r27, r27
    8ec4:	80 2d       	mov	r24, r0
    8ec6:	bf 01       	movw	r22, r30
    8ec8:	ff 27       	eor	r31, r31
    8eca:	93 58       	subi	r25, 0x83	; 131
    8ecc:	5f 4f       	sbci	r21, 0xFF	; 255
    8ece:	2a f0       	brmi	.+10     	; 0x8eda <__divsf3_pse+0x6c>
    8ed0:	9e 3f       	cpi	r25, 0xFE	; 254
    8ed2:	51 05       	cpc	r21, r1
    8ed4:	68 f0       	brcs	.+26     	; 0x8ef0 <__divsf3_pse+0x82>
    8ed6:	8d c0       	rjmp	.+282    	; 0x8ff2 <__fp_inf>
    8ed8:	d7 c0       	rjmp	.+430    	; 0x9088 <__fp_szero>
    8eda:	5f 3f       	cpi	r21, 0xFF	; 255
    8edc:	ec f3       	brlt	.-6      	; 0x8ed8 <__divsf3_pse+0x6a>
    8ede:	98 3e       	cpi	r25, 0xE8	; 232
    8ee0:	dc f3       	brlt	.-10     	; 0x8ed8 <__divsf3_pse+0x6a>
    8ee2:	86 95       	lsr	r24
    8ee4:	77 95       	ror	r23
    8ee6:	67 95       	ror	r22
    8ee8:	b7 95       	ror	r27
    8eea:	f7 95       	ror	r31
    8eec:	9f 5f       	subi	r25, 0xFF	; 255
    8eee:	c9 f7       	brne	.-14     	; 0x8ee2 <__divsf3_pse+0x74>
    8ef0:	88 0f       	add	r24, r24
    8ef2:	91 1d       	adc	r25, r1
    8ef4:	96 95       	lsr	r25
    8ef6:	87 95       	ror	r24
    8ef8:	97 f9       	bld	r25, 7
    8efa:	08 95       	ret
    8efc:	e1 e0       	ldi	r30, 0x01	; 1
    8efe:	66 0f       	add	r22, r22
    8f00:	77 1f       	adc	r23, r23
    8f02:	88 1f       	adc	r24, r24
    8f04:	bb 1f       	adc	r27, r27
    8f06:	62 17       	cp	r22, r18
    8f08:	73 07       	cpc	r23, r19
    8f0a:	84 07       	cpc	r24, r20
    8f0c:	ba 07       	cpc	r27, r26
    8f0e:	20 f0       	brcs	.+8      	; 0x8f18 <__divsf3_pse+0xaa>
    8f10:	62 1b       	sub	r22, r18
    8f12:	73 0b       	sbc	r23, r19
    8f14:	84 0b       	sbc	r24, r20
    8f16:	ba 0b       	sbc	r27, r26
    8f18:	ee 1f       	adc	r30, r30
    8f1a:	88 f7       	brcc	.-30     	; 0x8efe <__divsf3_pse+0x90>
    8f1c:	e0 95       	com	r30
    8f1e:	08 95       	ret

00008f20 <__fixunssfsi>:
    8f20:	98 d0       	rcall	.+304    	; 0x9052 <__fp_splitA>
    8f22:	88 f0       	brcs	.+34     	; 0x8f46 <__fixunssfsi+0x26>
    8f24:	9f 57       	subi	r25, 0x7F	; 127
    8f26:	90 f0       	brcs	.+36     	; 0x8f4c <__fixunssfsi+0x2c>
    8f28:	b9 2f       	mov	r27, r25
    8f2a:	99 27       	eor	r25, r25
    8f2c:	b7 51       	subi	r27, 0x17	; 23
    8f2e:	a0 f0       	brcs	.+40     	; 0x8f58 <__fixunssfsi+0x38>
    8f30:	d1 f0       	breq	.+52     	; 0x8f66 <__fixunssfsi+0x46>
    8f32:	66 0f       	add	r22, r22
    8f34:	77 1f       	adc	r23, r23
    8f36:	88 1f       	adc	r24, r24
    8f38:	99 1f       	adc	r25, r25
    8f3a:	1a f0       	brmi	.+6      	; 0x8f42 <__fixunssfsi+0x22>
    8f3c:	ba 95       	dec	r27
    8f3e:	c9 f7       	brne	.-14     	; 0x8f32 <__fixunssfsi+0x12>
    8f40:	12 c0       	rjmp	.+36     	; 0x8f66 <__fixunssfsi+0x46>
    8f42:	b1 30       	cpi	r27, 0x01	; 1
    8f44:	81 f0       	breq	.+32     	; 0x8f66 <__fixunssfsi+0x46>
    8f46:	9f d0       	rcall	.+318    	; 0x9086 <__fp_zero>
    8f48:	b1 e0       	ldi	r27, 0x01	; 1
    8f4a:	08 95       	ret
    8f4c:	9c c0       	rjmp	.+312    	; 0x9086 <__fp_zero>
    8f4e:	67 2f       	mov	r22, r23
    8f50:	78 2f       	mov	r23, r24
    8f52:	88 27       	eor	r24, r24
    8f54:	b8 5f       	subi	r27, 0xF8	; 248
    8f56:	39 f0       	breq	.+14     	; 0x8f66 <__fixunssfsi+0x46>
    8f58:	b9 3f       	cpi	r27, 0xF9	; 249
    8f5a:	cc f3       	brlt	.-14     	; 0x8f4e <__fixunssfsi+0x2e>
    8f5c:	86 95       	lsr	r24
    8f5e:	77 95       	ror	r23
    8f60:	67 95       	ror	r22
    8f62:	b3 95       	inc	r27
    8f64:	d9 f7       	brne	.-10     	; 0x8f5c <__fixunssfsi+0x3c>
    8f66:	3e f4       	brtc	.+14     	; 0x8f76 <__fixunssfsi+0x56>
    8f68:	90 95       	com	r25
    8f6a:	80 95       	com	r24
    8f6c:	70 95       	com	r23
    8f6e:	61 95       	neg	r22
    8f70:	7f 4f       	sbci	r23, 0xFF	; 255
    8f72:	8f 4f       	sbci	r24, 0xFF	; 255
    8f74:	9f 4f       	sbci	r25, 0xFF	; 255
    8f76:	08 95       	ret

00008f78 <__floatunsisf>:
    8f78:	e8 94       	clt
    8f7a:	09 c0       	rjmp	.+18     	; 0x8f8e <__floatsisf+0x12>

00008f7c <__floatsisf>:
    8f7c:	97 fb       	bst	r25, 7
    8f7e:	3e f4       	brtc	.+14     	; 0x8f8e <__floatsisf+0x12>
    8f80:	90 95       	com	r25
    8f82:	80 95       	com	r24
    8f84:	70 95       	com	r23
    8f86:	61 95       	neg	r22
    8f88:	7f 4f       	sbci	r23, 0xFF	; 255
    8f8a:	8f 4f       	sbci	r24, 0xFF	; 255
    8f8c:	9f 4f       	sbci	r25, 0xFF	; 255
    8f8e:	99 23       	and	r25, r25
    8f90:	a9 f0       	breq	.+42     	; 0x8fbc <__floatsisf+0x40>
    8f92:	f9 2f       	mov	r31, r25
    8f94:	96 e9       	ldi	r25, 0x96	; 150
    8f96:	bb 27       	eor	r27, r27
    8f98:	93 95       	inc	r25
    8f9a:	f6 95       	lsr	r31
    8f9c:	87 95       	ror	r24
    8f9e:	77 95       	ror	r23
    8fa0:	67 95       	ror	r22
    8fa2:	b7 95       	ror	r27
    8fa4:	f1 11       	cpse	r31, r1
    8fa6:	f8 cf       	rjmp	.-16     	; 0x8f98 <__floatsisf+0x1c>
    8fa8:	fa f4       	brpl	.+62     	; 0x8fe8 <__floatsisf+0x6c>
    8faa:	bb 0f       	add	r27, r27
    8fac:	11 f4       	brne	.+4      	; 0x8fb2 <__floatsisf+0x36>
    8fae:	60 ff       	sbrs	r22, 0
    8fb0:	1b c0       	rjmp	.+54     	; 0x8fe8 <__floatsisf+0x6c>
    8fb2:	6f 5f       	subi	r22, 0xFF	; 255
    8fb4:	7f 4f       	sbci	r23, 0xFF	; 255
    8fb6:	8f 4f       	sbci	r24, 0xFF	; 255
    8fb8:	9f 4f       	sbci	r25, 0xFF	; 255
    8fba:	16 c0       	rjmp	.+44     	; 0x8fe8 <__floatsisf+0x6c>
    8fbc:	88 23       	and	r24, r24
    8fbe:	11 f0       	breq	.+4      	; 0x8fc4 <__floatsisf+0x48>
    8fc0:	96 e9       	ldi	r25, 0x96	; 150
    8fc2:	11 c0       	rjmp	.+34     	; 0x8fe6 <__floatsisf+0x6a>
    8fc4:	77 23       	and	r23, r23
    8fc6:	21 f0       	breq	.+8      	; 0x8fd0 <__floatsisf+0x54>
    8fc8:	9e e8       	ldi	r25, 0x8E	; 142
    8fca:	87 2f       	mov	r24, r23
    8fcc:	76 2f       	mov	r23, r22
    8fce:	05 c0       	rjmp	.+10     	; 0x8fda <__floatsisf+0x5e>
    8fd0:	66 23       	and	r22, r22
    8fd2:	71 f0       	breq	.+28     	; 0x8ff0 <__floatsisf+0x74>
    8fd4:	96 e8       	ldi	r25, 0x86	; 134
    8fd6:	86 2f       	mov	r24, r22
    8fd8:	70 e0       	ldi	r23, 0x00	; 0
    8fda:	60 e0       	ldi	r22, 0x00	; 0
    8fdc:	2a f0       	brmi	.+10     	; 0x8fe8 <__floatsisf+0x6c>
    8fde:	9a 95       	dec	r25
    8fe0:	66 0f       	add	r22, r22
    8fe2:	77 1f       	adc	r23, r23
    8fe4:	88 1f       	adc	r24, r24
    8fe6:	da f7       	brpl	.-10     	; 0x8fde <__floatsisf+0x62>
    8fe8:	88 0f       	add	r24, r24
    8fea:	96 95       	lsr	r25
    8fec:	87 95       	ror	r24
    8fee:	97 f9       	bld	r25, 7
    8ff0:	08 95       	ret

00008ff2 <__fp_inf>:
    8ff2:	97 f9       	bld	r25, 7
    8ff4:	9f 67       	ori	r25, 0x7F	; 127
    8ff6:	80 e8       	ldi	r24, 0x80	; 128
    8ff8:	70 e0       	ldi	r23, 0x00	; 0
    8ffa:	60 e0       	ldi	r22, 0x00	; 0
    8ffc:	08 95       	ret

00008ffe <__fp_nan>:
    8ffe:	9f ef       	ldi	r25, 0xFF	; 255
    9000:	80 ec       	ldi	r24, 0xC0	; 192
    9002:	08 95       	ret

00009004 <__fp_pscA>:
    9004:	00 24       	eor	r0, r0
    9006:	0a 94       	dec	r0
    9008:	16 16       	cp	r1, r22
    900a:	17 06       	cpc	r1, r23
    900c:	18 06       	cpc	r1, r24
    900e:	09 06       	cpc	r0, r25
    9010:	08 95       	ret

00009012 <__fp_pscB>:
    9012:	00 24       	eor	r0, r0
    9014:	0a 94       	dec	r0
    9016:	12 16       	cp	r1, r18
    9018:	13 06       	cpc	r1, r19
    901a:	14 06       	cpc	r1, r20
    901c:	05 06       	cpc	r0, r21
    901e:	08 95       	ret

00009020 <__fp_round>:
    9020:	09 2e       	mov	r0, r25
    9022:	03 94       	inc	r0
    9024:	00 0c       	add	r0, r0
    9026:	11 f4       	brne	.+4      	; 0x902c <__fp_round+0xc>
    9028:	88 23       	and	r24, r24
    902a:	52 f0       	brmi	.+20     	; 0x9040 <__fp_round+0x20>
    902c:	bb 0f       	add	r27, r27
    902e:	40 f4       	brcc	.+16     	; 0x9040 <__fp_round+0x20>
    9030:	bf 2b       	or	r27, r31
    9032:	11 f4       	brne	.+4      	; 0x9038 <__fp_round+0x18>
    9034:	60 ff       	sbrs	r22, 0
    9036:	04 c0       	rjmp	.+8      	; 0x9040 <__fp_round+0x20>
    9038:	6f 5f       	subi	r22, 0xFF	; 255
    903a:	7f 4f       	sbci	r23, 0xFF	; 255
    903c:	8f 4f       	sbci	r24, 0xFF	; 255
    903e:	9f 4f       	sbci	r25, 0xFF	; 255
    9040:	08 95       	ret

00009042 <__fp_split3>:
    9042:	57 fd       	sbrc	r21, 7
    9044:	90 58       	subi	r25, 0x80	; 128
    9046:	44 0f       	add	r20, r20
    9048:	55 1f       	adc	r21, r21
    904a:	59 f0       	breq	.+22     	; 0x9062 <__fp_splitA+0x10>
    904c:	5f 3f       	cpi	r21, 0xFF	; 255
    904e:	71 f0       	breq	.+28     	; 0x906c <__fp_splitA+0x1a>
    9050:	47 95       	ror	r20

00009052 <__fp_splitA>:
    9052:	88 0f       	add	r24, r24
    9054:	97 fb       	bst	r25, 7
    9056:	99 1f       	adc	r25, r25
    9058:	61 f0       	breq	.+24     	; 0x9072 <__fp_splitA+0x20>
    905a:	9f 3f       	cpi	r25, 0xFF	; 255
    905c:	79 f0       	breq	.+30     	; 0x907c <__fp_splitA+0x2a>
    905e:	87 95       	ror	r24
    9060:	08 95       	ret
    9062:	12 16       	cp	r1, r18
    9064:	13 06       	cpc	r1, r19
    9066:	14 06       	cpc	r1, r20
    9068:	55 1f       	adc	r21, r21
    906a:	f2 cf       	rjmp	.-28     	; 0x9050 <__fp_split3+0xe>
    906c:	46 95       	lsr	r20
    906e:	f1 df       	rcall	.-30     	; 0x9052 <__fp_splitA>
    9070:	08 c0       	rjmp	.+16     	; 0x9082 <__fp_splitA+0x30>
    9072:	16 16       	cp	r1, r22
    9074:	17 06       	cpc	r1, r23
    9076:	18 06       	cpc	r1, r24
    9078:	99 1f       	adc	r25, r25
    907a:	f1 cf       	rjmp	.-30     	; 0x905e <__fp_splitA+0xc>
    907c:	86 95       	lsr	r24
    907e:	71 05       	cpc	r23, r1
    9080:	61 05       	cpc	r22, r1
    9082:	08 94       	sec
    9084:	08 95       	ret

00009086 <__fp_zero>:
    9086:	e8 94       	clt

00009088 <__fp_szero>:
    9088:	bb 27       	eor	r27, r27
    908a:	66 27       	eor	r22, r22
    908c:	77 27       	eor	r23, r23
    908e:	cb 01       	movw	r24, r22
    9090:	97 f9       	bld	r25, 7
    9092:	08 95       	ret

00009094 <__gesf2>:
    9094:	28 d1       	rcall	.+592    	; 0x92e6 <__fp_cmp>
    9096:	08 f4       	brcc	.+2      	; 0x909a <__gesf2+0x6>
    9098:	8f ef       	ldi	r24, 0xFF	; 255
    909a:	08 95       	ret
    909c:	0e f0       	brts	.+2      	; 0x90a0 <__gesf2+0xc>
    909e:	47 c1       	rjmp	.+654    	; 0x932e <__fp_mpack>
    90a0:	ae cf       	rjmp	.-164    	; 0x8ffe <__fp_nan>
    90a2:	68 94       	set
    90a4:	a6 cf       	rjmp	.-180    	; 0x8ff2 <__fp_inf>

000090a6 <log>:
    90a6:	d5 df       	rcall	.-86     	; 0x9052 <__fp_splitA>
    90a8:	c8 f3       	brcs	.-14     	; 0x909c <__gesf2+0x8>
    90aa:	99 23       	and	r25, r25
    90ac:	d1 f3       	breq	.-12     	; 0x90a2 <__gesf2+0xe>
    90ae:	c6 f3       	brts	.-16     	; 0x90a0 <__gesf2+0xc>
    90b0:	df 93       	push	r29
    90b2:	cf 93       	push	r28
    90b4:	1f 93       	push	r17
    90b6:	0f 93       	push	r16
    90b8:	ff 92       	push	r15
    90ba:	c9 2f       	mov	r28, r25
    90bc:	dd 27       	eor	r29, r29
    90be:	88 23       	and	r24, r24
    90c0:	2a f0       	brmi	.+10     	; 0x90cc <log+0x26>
    90c2:	21 97       	sbiw	r28, 0x01	; 1
    90c4:	66 0f       	add	r22, r22
    90c6:	77 1f       	adc	r23, r23
    90c8:	88 1f       	adc	r24, r24
    90ca:	da f7       	brpl	.-10     	; 0x90c2 <log+0x1c>
    90cc:	20 e0       	ldi	r18, 0x00	; 0
    90ce:	30 e0       	ldi	r19, 0x00	; 0
    90d0:	40 e8       	ldi	r20, 0x80	; 128
    90d2:	5f eb       	ldi	r21, 0xBF	; 191
    90d4:	9f e3       	ldi	r25, 0x3F	; 63
    90d6:	88 39       	cpi	r24, 0x98	; 152
    90d8:	20 f0       	brcs	.+8      	; 0x90e2 <log+0x3c>
    90da:	80 3e       	cpi	r24, 0xE0	; 224
    90dc:	30 f0       	brcs	.+12     	; 0x90ea <log+0x44>
    90de:	21 96       	adiw	r28, 0x01	; 1
    90e0:	8f 77       	andi	r24, 0x7F	; 127
    90e2:	52 de       	rcall	.-860    	; 0x8d88 <__addsf3>
    90e4:	e8 eb       	ldi	r30, 0xB8	; 184
    90e6:	f0 e0       	ldi	r31, 0x00	; 0
    90e8:	03 c0       	rjmp	.+6      	; 0x90f0 <log+0x4a>
    90ea:	4e de       	rcall	.-868    	; 0x8d88 <__addsf3>
    90ec:	e5 ee       	ldi	r30, 0xE5	; 229
    90ee:	f0 e0       	ldi	r31, 0x00	; 0
    90f0:	2c d1       	rcall	.+600    	; 0x934a <__fp_powser>
    90f2:	8b 01       	movw	r16, r22
    90f4:	be 01       	movw	r22, r28
    90f6:	ec 01       	movw	r28, r24
    90f8:	fb 2e       	mov	r15, r27
    90fa:	6f 57       	subi	r22, 0x7F	; 127
    90fc:	71 09       	sbc	r23, r1
    90fe:	75 95       	asr	r23
    9100:	77 1f       	adc	r23, r23
    9102:	88 0b       	sbc	r24, r24
    9104:	99 0b       	sbc	r25, r25
    9106:	3a df       	rcall	.-396    	; 0x8f7c <__floatsisf>
    9108:	28 e1       	ldi	r18, 0x18	; 24
    910a:	32 e7       	ldi	r19, 0x72	; 114
    910c:	41 e3       	ldi	r20, 0x31	; 49
    910e:	5f e3       	ldi	r21, 0x3F	; 63
    9110:	16 d0       	rcall	.+44     	; 0x913e <__mulsf3x>
    9112:	af 2d       	mov	r26, r15
    9114:	98 01       	movw	r18, r16
    9116:	ae 01       	movw	r20, r28
    9118:	ff 90       	pop	r15
    911a:	0f 91       	pop	r16
    911c:	1f 91       	pop	r17
    911e:	cf 91       	pop	r28
    9120:	df 91       	pop	r29
    9122:	43 de       	rcall	.-890    	; 0x8daa <__addsf3x>
    9124:	7d cf       	rjmp	.-262    	; 0x9020 <__fp_round>

00009126 <__mulsf3>:
    9126:	0b d0       	rcall	.+22     	; 0x913e <__mulsf3x>
    9128:	7b cf       	rjmp	.-266    	; 0x9020 <__fp_round>
    912a:	6c df       	rcall	.-296    	; 0x9004 <__fp_pscA>
    912c:	28 f0       	brcs	.+10     	; 0x9138 <__mulsf3+0x12>
    912e:	71 df       	rcall	.-286    	; 0x9012 <__fp_pscB>
    9130:	18 f0       	brcs	.+6      	; 0x9138 <__mulsf3+0x12>
    9132:	95 23       	and	r25, r21
    9134:	09 f0       	breq	.+2      	; 0x9138 <__mulsf3+0x12>
    9136:	5d cf       	rjmp	.-326    	; 0x8ff2 <__fp_inf>
    9138:	62 cf       	rjmp	.-316    	; 0x8ffe <__fp_nan>
    913a:	11 24       	eor	r1, r1
    913c:	a5 cf       	rjmp	.-182    	; 0x9088 <__fp_szero>

0000913e <__mulsf3x>:
    913e:	81 df       	rcall	.-254    	; 0x9042 <__fp_split3>
    9140:	a0 f3       	brcs	.-24     	; 0x912a <__mulsf3+0x4>

00009142 <__mulsf3_pse>:
    9142:	95 9f       	mul	r25, r21
    9144:	d1 f3       	breq	.-12     	; 0x913a <__mulsf3+0x14>
    9146:	95 0f       	add	r25, r21
    9148:	50 e0       	ldi	r21, 0x00	; 0
    914a:	55 1f       	adc	r21, r21
    914c:	62 9f       	mul	r22, r18
    914e:	f0 01       	movw	r30, r0
    9150:	72 9f       	mul	r23, r18
    9152:	bb 27       	eor	r27, r27
    9154:	f0 0d       	add	r31, r0
    9156:	b1 1d       	adc	r27, r1
    9158:	63 9f       	mul	r22, r19
    915a:	aa 27       	eor	r26, r26
    915c:	f0 0d       	add	r31, r0
    915e:	b1 1d       	adc	r27, r1
    9160:	aa 1f       	adc	r26, r26
    9162:	64 9f       	mul	r22, r20
    9164:	66 27       	eor	r22, r22
    9166:	b0 0d       	add	r27, r0
    9168:	a1 1d       	adc	r26, r1
    916a:	66 1f       	adc	r22, r22
    916c:	82 9f       	mul	r24, r18
    916e:	22 27       	eor	r18, r18
    9170:	b0 0d       	add	r27, r0
    9172:	a1 1d       	adc	r26, r1
    9174:	62 1f       	adc	r22, r18
    9176:	73 9f       	mul	r23, r19
    9178:	b0 0d       	add	r27, r0
    917a:	a1 1d       	adc	r26, r1
    917c:	62 1f       	adc	r22, r18
    917e:	83 9f       	mul	r24, r19
    9180:	a0 0d       	add	r26, r0
    9182:	61 1d       	adc	r22, r1
    9184:	22 1f       	adc	r18, r18
    9186:	74 9f       	mul	r23, r20
    9188:	33 27       	eor	r19, r19
    918a:	a0 0d       	add	r26, r0
    918c:	61 1d       	adc	r22, r1
    918e:	23 1f       	adc	r18, r19
    9190:	84 9f       	mul	r24, r20
    9192:	60 0d       	add	r22, r0
    9194:	21 1d       	adc	r18, r1
    9196:	82 2f       	mov	r24, r18
    9198:	76 2f       	mov	r23, r22
    919a:	6a 2f       	mov	r22, r26
    919c:	11 24       	eor	r1, r1
    919e:	9f 57       	subi	r25, 0x7F	; 127
    91a0:	50 40       	sbci	r21, 0x00	; 0
    91a2:	8a f0       	brmi	.+34     	; 0x91c6 <__mulsf3_pse+0x84>
    91a4:	e1 f0       	breq	.+56     	; 0x91de <__mulsf3_pse+0x9c>
    91a6:	88 23       	and	r24, r24
    91a8:	4a f0       	brmi	.+18     	; 0x91bc <__mulsf3_pse+0x7a>
    91aa:	ee 0f       	add	r30, r30
    91ac:	ff 1f       	adc	r31, r31
    91ae:	bb 1f       	adc	r27, r27
    91b0:	66 1f       	adc	r22, r22
    91b2:	77 1f       	adc	r23, r23
    91b4:	88 1f       	adc	r24, r24
    91b6:	91 50       	subi	r25, 0x01	; 1
    91b8:	50 40       	sbci	r21, 0x00	; 0
    91ba:	a9 f7       	brne	.-22     	; 0x91a6 <__mulsf3_pse+0x64>
    91bc:	9e 3f       	cpi	r25, 0xFE	; 254
    91be:	51 05       	cpc	r21, r1
    91c0:	70 f0       	brcs	.+28     	; 0x91de <__mulsf3_pse+0x9c>
    91c2:	17 cf       	rjmp	.-466    	; 0x8ff2 <__fp_inf>
    91c4:	61 cf       	rjmp	.-318    	; 0x9088 <__fp_szero>
    91c6:	5f 3f       	cpi	r21, 0xFF	; 255
    91c8:	ec f3       	brlt	.-6      	; 0x91c4 <__mulsf3_pse+0x82>
    91ca:	98 3e       	cpi	r25, 0xE8	; 232
    91cc:	dc f3       	brlt	.-10     	; 0x91c4 <__mulsf3_pse+0x82>
    91ce:	86 95       	lsr	r24
    91d0:	77 95       	ror	r23
    91d2:	67 95       	ror	r22
    91d4:	b7 95       	ror	r27
    91d6:	f7 95       	ror	r31
    91d8:	e7 95       	ror	r30
    91da:	9f 5f       	subi	r25, 0xFF	; 255
    91dc:	c1 f7       	brne	.-16     	; 0x91ce <__mulsf3_pse+0x8c>
    91de:	fe 2b       	or	r31, r30
    91e0:	88 0f       	add	r24, r24
    91e2:	91 1d       	adc	r25, r1
    91e4:	96 95       	lsr	r25
    91e6:	87 95       	ror	r24
    91e8:	97 f9       	bld	r25, 7
    91ea:	08 95       	ret

000091ec <pow>:
    91ec:	fa 01       	movw	r30, r20
    91ee:	ee 0f       	add	r30, r30
    91f0:	ff 1f       	adc	r31, r31
    91f2:	30 96       	adiw	r30, 0x00	; 0
    91f4:	21 05       	cpc	r18, r1
    91f6:	31 05       	cpc	r19, r1
    91f8:	99 f1       	breq	.+102    	; 0x9260 <pow+0x74>
    91fa:	61 15       	cp	r22, r1
    91fc:	71 05       	cpc	r23, r1
    91fe:	61 f4       	brne	.+24     	; 0x9218 <pow+0x2c>
    9200:	80 38       	cpi	r24, 0x80	; 128
    9202:	bf e3       	ldi	r27, 0x3F	; 63
    9204:	9b 07       	cpc	r25, r27
    9206:	49 f1       	breq	.+82     	; 0x925a <pow+0x6e>
    9208:	68 94       	set
    920a:	90 38       	cpi	r25, 0x80	; 128
    920c:	81 05       	cpc	r24, r1
    920e:	61 f0       	breq	.+24     	; 0x9228 <pow+0x3c>
    9210:	80 38       	cpi	r24, 0x80	; 128
    9212:	bf ef       	ldi	r27, 0xFF	; 255
    9214:	9b 07       	cpc	r25, r27
    9216:	41 f0       	breq	.+16     	; 0x9228 <pow+0x3c>
    9218:	99 23       	and	r25, r25
    921a:	42 f5       	brpl	.+80     	; 0x926c <pow+0x80>
    921c:	ff 3f       	cpi	r31, 0xFF	; 255
    921e:	e1 05       	cpc	r30, r1
    9220:	31 05       	cpc	r19, r1
    9222:	21 05       	cpc	r18, r1
    9224:	11 f1       	breq	.+68     	; 0x926a <pow+0x7e>
    9226:	e8 94       	clt
    9228:	08 94       	sec
    922a:	e7 95       	ror	r30
    922c:	d9 01       	movw	r26, r18
    922e:	aa 23       	and	r26, r26
    9230:	29 f4       	brne	.+10     	; 0x923c <pow+0x50>
    9232:	ab 2f       	mov	r26, r27
    9234:	be 2f       	mov	r27, r30
    9236:	f8 5f       	subi	r31, 0xF8	; 248
    9238:	d0 f3       	brcs	.-12     	; 0x922e <pow+0x42>
    923a:	10 c0       	rjmp	.+32     	; 0x925c <pow+0x70>
    923c:	ff 5f       	subi	r31, 0xFF	; 255
    923e:	70 f4       	brcc	.+28     	; 0x925c <pow+0x70>
    9240:	a6 95       	lsr	r26
    9242:	e0 f7       	brcc	.-8      	; 0x923c <pow+0x50>
    9244:	f7 39       	cpi	r31, 0x97	; 151
    9246:	50 f0       	brcs	.+20     	; 0x925c <pow+0x70>
    9248:	19 f0       	breq	.+6      	; 0x9250 <pow+0x64>
    924a:	ff 3a       	cpi	r31, 0xAF	; 175
    924c:	38 f4       	brcc	.+14     	; 0x925c <pow+0x70>
    924e:	9f 77       	andi	r25, 0x7F	; 127
    9250:	9f 93       	push	r25
    9252:	0c d0       	rcall	.+24     	; 0x926c <pow+0x80>
    9254:	0f 90       	pop	r0
    9256:	07 fc       	sbrc	r0, 7
    9258:	90 58       	subi	r25, 0x80	; 128
    925a:	08 95       	ret
    925c:	3e f0       	brts	.+14     	; 0x926c <pow+0x80>
    925e:	cf ce       	rjmp	.-610    	; 0x8ffe <__fp_nan>
    9260:	60 e0       	ldi	r22, 0x00	; 0
    9262:	70 e0       	ldi	r23, 0x00	; 0
    9264:	80 e8       	ldi	r24, 0x80	; 128
    9266:	9f e3       	ldi	r25, 0x3F	; 63
    9268:	08 95       	ret
    926a:	4f e7       	ldi	r20, 0x7F	; 127
    926c:	9f 77       	andi	r25, 0x7F	; 127
    926e:	5f 93       	push	r21
    9270:	4f 93       	push	r20
    9272:	3f 93       	push	r19
    9274:	2f 93       	push	r18
    9276:	17 df       	rcall	.-466    	; 0x90a6 <log>
    9278:	2f 91       	pop	r18
    927a:	3f 91       	pop	r19
    927c:	4f 91       	pop	r20
    927e:	5f 91       	pop	r21
    9280:	52 df       	rcall	.-348    	; 0x9126 <__mulsf3>
    9282:	05 c0       	rjmp	.+10     	; 0x928e <exp>
    9284:	19 f4       	brne	.+6      	; 0x928c <pow+0xa0>
    9286:	0e f0       	brts	.+2      	; 0x928a <pow+0x9e>
    9288:	b4 ce       	rjmp	.-664    	; 0x8ff2 <__fp_inf>
    928a:	fd ce       	rjmp	.-518    	; 0x9086 <__fp_zero>
    928c:	b8 ce       	rjmp	.-656    	; 0x8ffe <__fp_nan>

0000928e <exp>:
    928e:	e1 de       	rcall	.-574    	; 0x9052 <__fp_splitA>
    9290:	c8 f3       	brcs	.-14     	; 0x9284 <pow+0x98>
    9292:	96 38       	cpi	r25, 0x86	; 134
    9294:	c0 f7       	brcc	.-16     	; 0x9286 <pow+0x9a>
    9296:	07 f8       	bld	r0, 7
    9298:	0f 92       	push	r0
    929a:	e8 94       	clt
    929c:	2b e3       	ldi	r18, 0x3B	; 59
    929e:	3a ea       	ldi	r19, 0xAA	; 170
    92a0:	48 eb       	ldi	r20, 0xB8	; 184
    92a2:	5f e7       	ldi	r21, 0x7F	; 127
    92a4:	4e df       	rcall	.-356    	; 0x9142 <__mulsf3_pse>
    92a6:	0f 92       	push	r0
    92a8:	0f 92       	push	r0
    92aa:	0f 92       	push	r0
    92ac:	4d b7       	in	r20, 0x3d	; 61
    92ae:	5e b7       	in	r21, 0x3e	; 62
    92b0:	0f 92       	push	r0
    92b2:	ad d0       	rcall	.+346    	; 0x940e <modf>
    92b4:	e2 e1       	ldi	r30, 0x12	; 18
    92b6:	f1 e0       	ldi	r31, 0x01	; 1
    92b8:	48 d0       	rcall	.+144    	; 0x934a <__fp_powser>
    92ba:	4f 91       	pop	r20
    92bc:	5f 91       	pop	r21
    92be:	ef 91       	pop	r30
    92c0:	ff 91       	pop	r31
    92c2:	e5 95       	asr	r30
    92c4:	ee 1f       	adc	r30, r30
    92c6:	ff 1f       	adc	r31, r31
    92c8:	49 f0       	breq	.+18     	; 0x92dc <exp+0x4e>
    92ca:	fe 57       	subi	r31, 0x7E	; 126
    92cc:	e0 68       	ori	r30, 0x80	; 128
    92ce:	44 27       	eor	r20, r20
    92d0:	ee 0f       	add	r30, r30
    92d2:	44 1f       	adc	r20, r20
    92d4:	fa 95       	dec	r31
    92d6:	e1 f7       	brne	.-8      	; 0x92d0 <exp+0x42>
    92d8:	41 95       	neg	r20
    92da:	55 0b       	sbc	r21, r21
    92dc:	64 d0       	rcall	.+200    	; 0x93a6 <ldexp>
    92de:	0f 90       	pop	r0
    92e0:	07 fe       	sbrs	r0, 7
    92e2:	58 c0       	rjmp	.+176    	; 0x9394 <inverse>
    92e4:	08 95       	ret

000092e6 <__fp_cmp>:
    92e6:	99 0f       	add	r25, r25
    92e8:	00 08       	sbc	r0, r0
    92ea:	55 0f       	add	r21, r21
    92ec:	aa 0b       	sbc	r26, r26
    92ee:	e0 e8       	ldi	r30, 0x80	; 128
    92f0:	fe ef       	ldi	r31, 0xFE	; 254
    92f2:	16 16       	cp	r1, r22
    92f4:	17 06       	cpc	r1, r23
    92f6:	e8 07       	cpc	r30, r24
    92f8:	f9 07       	cpc	r31, r25
    92fa:	c0 f0       	brcs	.+48     	; 0x932c <__fp_cmp+0x46>
    92fc:	12 16       	cp	r1, r18
    92fe:	13 06       	cpc	r1, r19
    9300:	e4 07       	cpc	r30, r20
    9302:	f5 07       	cpc	r31, r21
    9304:	98 f0       	brcs	.+38     	; 0x932c <__fp_cmp+0x46>
    9306:	62 1b       	sub	r22, r18
    9308:	73 0b       	sbc	r23, r19
    930a:	84 0b       	sbc	r24, r20
    930c:	95 0b       	sbc	r25, r21
    930e:	39 f4       	brne	.+14     	; 0x931e <__fp_cmp+0x38>
    9310:	0a 26       	eor	r0, r26
    9312:	61 f0       	breq	.+24     	; 0x932c <__fp_cmp+0x46>
    9314:	23 2b       	or	r18, r19
    9316:	24 2b       	or	r18, r20
    9318:	25 2b       	or	r18, r21
    931a:	21 f4       	brne	.+8      	; 0x9324 <__fp_cmp+0x3e>
    931c:	08 95       	ret
    931e:	0a 26       	eor	r0, r26
    9320:	09 f4       	brne	.+2      	; 0x9324 <__fp_cmp+0x3e>
    9322:	a1 40       	sbci	r26, 0x01	; 1
    9324:	a6 95       	lsr	r26
    9326:	8f ef       	ldi	r24, 0xFF	; 255
    9328:	81 1d       	adc	r24, r1
    932a:	81 1d       	adc	r24, r1
    932c:	08 95       	ret

0000932e <__fp_mpack>:
    932e:	9f 3f       	cpi	r25, 0xFF	; 255
    9330:	31 f0       	breq	.+12     	; 0x933e <__fp_mpack_finite+0xc>

00009332 <__fp_mpack_finite>:
    9332:	91 50       	subi	r25, 0x01	; 1
    9334:	20 f4       	brcc	.+8      	; 0x933e <__fp_mpack_finite+0xc>
    9336:	87 95       	ror	r24
    9338:	77 95       	ror	r23
    933a:	67 95       	ror	r22
    933c:	b7 95       	ror	r27
    933e:	88 0f       	add	r24, r24
    9340:	91 1d       	adc	r25, r1
    9342:	96 95       	lsr	r25
    9344:	87 95       	ror	r24
    9346:	97 f9       	bld	r25, 7
    9348:	08 95       	ret

0000934a <__fp_powser>:
    934a:	df 93       	push	r29
    934c:	cf 93       	push	r28
    934e:	1f 93       	push	r17
    9350:	0f 93       	push	r16
    9352:	ff 92       	push	r15
    9354:	ef 92       	push	r14
    9356:	df 92       	push	r13
    9358:	7b 01       	movw	r14, r22
    935a:	8c 01       	movw	r16, r24
    935c:	68 94       	set
    935e:	05 c0       	rjmp	.+10     	; 0x936a <__fp_powser+0x20>
    9360:	da 2e       	mov	r13, r26
    9362:	ef 01       	movw	r28, r30
    9364:	ec de       	rcall	.-552    	; 0x913e <__mulsf3x>
    9366:	fe 01       	movw	r30, r28
    9368:	e8 94       	clt
    936a:	a5 91       	lpm	r26, Z+
    936c:	25 91       	lpm	r18, Z+
    936e:	35 91       	lpm	r19, Z+
    9370:	45 91       	lpm	r20, Z+
    9372:	55 91       	lpm	r21, Z+
    9374:	ae f3       	brts	.-22     	; 0x9360 <__fp_powser+0x16>
    9376:	ef 01       	movw	r28, r30
    9378:	18 dd       	rcall	.-1488   	; 0x8daa <__addsf3x>
    937a:	fe 01       	movw	r30, r28
    937c:	97 01       	movw	r18, r14
    937e:	a8 01       	movw	r20, r16
    9380:	da 94       	dec	r13
    9382:	79 f7       	brne	.-34     	; 0x9362 <__fp_powser+0x18>
    9384:	df 90       	pop	r13
    9386:	ef 90       	pop	r14
    9388:	ff 90       	pop	r15
    938a:	0f 91       	pop	r16
    938c:	1f 91       	pop	r17
    938e:	cf 91       	pop	r28
    9390:	df 91       	pop	r29
    9392:	08 95       	ret

00009394 <inverse>:
    9394:	9b 01       	movw	r18, r22
    9396:	ac 01       	movw	r20, r24
    9398:	60 e0       	ldi	r22, 0x00	; 0
    939a:	70 e0       	ldi	r23, 0x00	; 0
    939c:	80 e8       	ldi	r24, 0x80	; 128
    939e:	9f e3       	ldi	r25, 0x3F	; 63
    93a0:	57 cd       	rjmp	.-1362   	; 0x8e50 <__divsf3>
    93a2:	27 ce       	rjmp	.-946    	; 0x8ff2 <__fp_inf>
    93a4:	c4 cf       	rjmp	.-120    	; 0x932e <__fp_mpack>

000093a6 <ldexp>:
    93a6:	55 de       	rcall	.-854    	; 0x9052 <__fp_splitA>
    93a8:	e8 f3       	brcs	.-6      	; 0x93a4 <inverse+0x10>
    93aa:	99 23       	and	r25, r25
    93ac:	d9 f3       	breq	.-10     	; 0x93a4 <inverse+0x10>
    93ae:	94 0f       	add	r25, r20
    93b0:	51 1d       	adc	r21, r1
    93b2:	bb f3       	brvs	.-18     	; 0x93a2 <inverse+0xe>
    93b4:	91 50       	subi	r25, 0x01	; 1
    93b6:	50 40       	sbci	r21, 0x00	; 0
    93b8:	94 f0       	brlt	.+36     	; 0x93de <ldexp+0x38>
    93ba:	59 f0       	breq	.+22     	; 0x93d2 <ldexp+0x2c>
    93bc:	88 23       	and	r24, r24
    93be:	32 f0       	brmi	.+12     	; 0x93cc <ldexp+0x26>
    93c0:	66 0f       	add	r22, r22
    93c2:	77 1f       	adc	r23, r23
    93c4:	88 1f       	adc	r24, r24
    93c6:	91 50       	subi	r25, 0x01	; 1
    93c8:	50 40       	sbci	r21, 0x00	; 0
    93ca:	c1 f7       	brne	.-16     	; 0x93bc <ldexp+0x16>
    93cc:	9e 3f       	cpi	r25, 0xFE	; 254
    93ce:	51 05       	cpc	r21, r1
    93d0:	44 f7       	brge	.-48     	; 0x93a2 <inverse+0xe>
    93d2:	88 0f       	add	r24, r24
    93d4:	91 1d       	adc	r25, r1
    93d6:	96 95       	lsr	r25
    93d8:	87 95       	ror	r24
    93da:	97 f9       	bld	r25, 7
    93dc:	08 95       	ret
    93de:	5f 3f       	cpi	r21, 0xFF	; 255
    93e0:	ac f0       	brlt	.+42     	; 0x940c <ldexp+0x66>
    93e2:	98 3e       	cpi	r25, 0xE8	; 232
    93e4:	9c f0       	brlt	.+38     	; 0x940c <ldexp+0x66>
    93e6:	bb 27       	eor	r27, r27
    93e8:	86 95       	lsr	r24
    93ea:	77 95       	ror	r23
    93ec:	67 95       	ror	r22
    93ee:	b7 95       	ror	r27
    93f0:	08 f4       	brcc	.+2      	; 0x93f4 <ldexp+0x4e>
    93f2:	b1 60       	ori	r27, 0x01	; 1
    93f4:	93 95       	inc	r25
    93f6:	c1 f7       	brne	.-16     	; 0x93e8 <ldexp+0x42>
    93f8:	bb 0f       	add	r27, r27
    93fa:	58 f7       	brcc	.-42     	; 0x93d2 <ldexp+0x2c>
    93fc:	11 f4       	brne	.+4      	; 0x9402 <ldexp+0x5c>
    93fe:	60 ff       	sbrs	r22, 0
    9400:	e8 cf       	rjmp	.-48     	; 0x93d2 <ldexp+0x2c>
    9402:	6f 5f       	subi	r22, 0xFF	; 255
    9404:	7f 4f       	sbci	r23, 0xFF	; 255
    9406:	8f 4f       	sbci	r24, 0xFF	; 255
    9408:	9f 4f       	sbci	r25, 0xFF	; 255
    940a:	e3 cf       	rjmp	.-58     	; 0x93d2 <ldexp+0x2c>
    940c:	3d ce       	rjmp	.-902    	; 0x9088 <__fp_szero>

0000940e <modf>:
    940e:	fa 01       	movw	r30, r20
    9410:	dc 01       	movw	r26, r24
    9412:	aa 0f       	add	r26, r26
    9414:	bb 1f       	adc	r27, r27
    9416:	9b 01       	movw	r18, r22
    9418:	ac 01       	movw	r20, r24
    941a:	bf 57       	subi	r27, 0x7F	; 127
    941c:	28 f4       	brcc	.+10     	; 0x9428 <modf+0x1a>
    941e:	22 27       	eor	r18, r18
    9420:	33 27       	eor	r19, r19
    9422:	44 27       	eor	r20, r20
    9424:	50 78       	andi	r21, 0x80	; 128
    9426:	1f c0       	rjmp	.+62     	; 0x9466 <modf+0x58>
    9428:	b7 51       	subi	r27, 0x17	; 23
    942a:	88 f4       	brcc	.+34     	; 0x944e <modf+0x40>
    942c:	ab 2f       	mov	r26, r27
    942e:	00 24       	eor	r0, r0
    9430:	46 95       	lsr	r20
    9432:	37 95       	ror	r19
    9434:	27 95       	ror	r18
    9436:	01 1c       	adc	r0, r1
    9438:	a3 95       	inc	r26
    943a:	d2 f3       	brmi	.-12     	; 0x9430 <modf+0x22>
    943c:	00 20       	and	r0, r0
    943e:	69 f0       	breq	.+26     	; 0x945a <modf+0x4c>
    9440:	22 0f       	add	r18, r18
    9442:	33 1f       	adc	r19, r19
    9444:	44 1f       	adc	r20, r20
    9446:	b3 95       	inc	r27
    9448:	da f3       	brmi	.-10     	; 0x9440 <modf+0x32>
    944a:	0d d0       	rcall	.+26     	; 0x9466 <modf+0x58>
    944c:	9c cc       	rjmp	.-1736   	; 0x8d86 <__subsf3>
    944e:	61 30       	cpi	r22, 0x01	; 1
    9450:	71 05       	cpc	r23, r1
    9452:	a0 e8       	ldi	r26, 0x80	; 128
    9454:	8a 07       	cpc	r24, r26
    9456:	b9 46       	sbci	r27, 0x69	; 105
    9458:	30 f4       	brcc	.+12     	; 0x9466 <modf+0x58>
    945a:	9b 01       	movw	r18, r22
    945c:	ac 01       	movw	r20, r24
    945e:	66 27       	eor	r22, r22
    9460:	77 27       	eor	r23, r23
    9462:	88 27       	eor	r24, r24
    9464:	90 78       	andi	r25, 0x80	; 128
    9466:	30 96       	adiw	r30, 0x00	; 0
    9468:	21 f0       	breq	.+8      	; 0x9472 <modf+0x64>
    946a:	20 83       	st	Z, r18
    946c:	31 83       	std	Z+1, r19	; 0x01
    946e:	42 83       	std	Z+2, r20	; 0x02
    9470:	53 83       	std	Z+3, r21	; 0x03
    9472:	08 95       	ret

00009474 <__mulsi3>:
    9474:	62 9f       	mul	r22, r18
    9476:	d0 01       	movw	r26, r0
    9478:	73 9f       	mul	r23, r19
    947a:	f0 01       	movw	r30, r0
    947c:	82 9f       	mul	r24, r18
    947e:	e0 0d       	add	r30, r0
    9480:	f1 1d       	adc	r31, r1
    9482:	64 9f       	mul	r22, r20
    9484:	e0 0d       	add	r30, r0
    9486:	f1 1d       	adc	r31, r1
    9488:	92 9f       	mul	r25, r18
    948a:	f0 0d       	add	r31, r0
    948c:	83 9f       	mul	r24, r19
    948e:	f0 0d       	add	r31, r0
    9490:	74 9f       	mul	r23, r20
    9492:	f0 0d       	add	r31, r0
    9494:	65 9f       	mul	r22, r21
    9496:	f0 0d       	add	r31, r0
    9498:	99 27       	eor	r25, r25
    949a:	72 9f       	mul	r23, r18
    949c:	b0 0d       	add	r27, r0
    949e:	e1 1d       	adc	r30, r1
    94a0:	f9 1f       	adc	r31, r25
    94a2:	63 9f       	mul	r22, r19
    94a4:	b0 0d       	add	r27, r0
    94a6:	e1 1d       	adc	r30, r1
    94a8:	f9 1f       	adc	r31, r25
    94aa:	bd 01       	movw	r22, r26
    94ac:	cf 01       	movw	r24, r30
    94ae:	11 24       	eor	r1, r1
    94b0:	08 95       	ret

000094b2 <__udivmodhi4>:
    94b2:	aa 1b       	sub	r26, r26
    94b4:	bb 1b       	sub	r27, r27
    94b6:	51 e1       	ldi	r21, 0x11	; 17
    94b8:	07 c0       	rjmp	.+14     	; 0x94c8 <__udivmodhi4_ep>

000094ba <__udivmodhi4_loop>:
    94ba:	aa 1f       	adc	r26, r26
    94bc:	bb 1f       	adc	r27, r27
    94be:	a6 17       	cp	r26, r22
    94c0:	b7 07       	cpc	r27, r23
    94c2:	10 f0       	brcs	.+4      	; 0x94c8 <__udivmodhi4_ep>
    94c4:	a6 1b       	sub	r26, r22
    94c6:	b7 0b       	sbc	r27, r23

000094c8 <__udivmodhi4_ep>:
    94c8:	88 1f       	adc	r24, r24
    94ca:	99 1f       	adc	r25, r25
    94cc:	5a 95       	dec	r21
    94ce:	a9 f7       	brne	.-22     	; 0x94ba <__udivmodhi4_loop>
    94d0:	80 95       	com	r24
    94d2:	90 95       	com	r25
    94d4:	bc 01       	movw	r22, r24
    94d6:	cd 01       	movw	r24, r26
    94d8:	08 95       	ret

000094da <__udivmodsi4>:
    94da:	a1 e2       	ldi	r26, 0x21	; 33
    94dc:	1a 2e       	mov	r1, r26
    94de:	aa 1b       	sub	r26, r26
    94e0:	bb 1b       	sub	r27, r27
    94e2:	fd 01       	movw	r30, r26
    94e4:	0d c0       	rjmp	.+26     	; 0x9500 <__udivmodsi4_ep>

000094e6 <__udivmodsi4_loop>:
    94e6:	aa 1f       	adc	r26, r26
    94e8:	bb 1f       	adc	r27, r27
    94ea:	ee 1f       	adc	r30, r30
    94ec:	ff 1f       	adc	r31, r31
    94ee:	a2 17       	cp	r26, r18
    94f0:	b3 07       	cpc	r27, r19
    94f2:	e4 07       	cpc	r30, r20
    94f4:	f5 07       	cpc	r31, r21
    94f6:	20 f0       	brcs	.+8      	; 0x9500 <__udivmodsi4_ep>
    94f8:	a2 1b       	sub	r26, r18
    94fa:	b3 0b       	sbc	r27, r19
    94fc:	e4 0b       	sbc	r30, r20
    94fe:	f5 0b       	sbc	r31, r21

00009500 <__udivmodsi4_ep>:
    9500:	66 1f       	adc	r22, r22
    9502:	77 1f       	adc	r23, r23
    9504:	88 1f       	adc	r24, r24
    9506:	99 1f       	adc	r25, r25
    9508:	1a 94       	dec	r1
    950a:	69 f7       	brne	.-38     	; 0x94e6 <__udivmodsi4_loop>
    950c:	60 95       	com	r22
    950e:	70 95       	com	r23
    9510:	80 95       	com	r24
    9512:	90 95       	com	r25
    9514:	9b 01       	movw	r18, r22
    9516:	ac 01       	movw	r20, r24
    9518:	bd 01       	movw	r22, r26
    951a:	cf 01       	movw	r24, r30
    951c:	08 95       	ret

0000951e <__prologue_saves__>:
    951e:	2f 92       	push	r2
    9520:	3f 92       	push	r3
    9522:	4f 92       	push	r4
    9524:	5f 92       	push	r5
    9526:	6f 92       	push	r6
    9528:	7f 92       	push	r7
    952a:	8f 92       	push	r8
    952c:	9f 92       	push	r9
    952e:	af 92       	push	r10
    9530:	bf 92       	push	r11
    9532:	cf 92       	push	r12
    9534:	df 92       	push	r13
    9536:	ef 92       	push	r14
    9538:	ff 92       	push	r15
    953a:	0f 93       	push	r16
    953c:	1f 93       	push	r17
    953e:	cf 93       	push	r28
    9540:	df 93       	push	r29
    9542:	cd b7       	in	r28, 0x3d	; 61
    9544:	de b7       	in	r29, 0x3e	; 62
    9546:	ca 1b       	sub	r28, r26
    9548:	db 0b       	sbc	r29, r27
    954a:	0f b6       	in	r0, 0x3f	; 63
    954c:	f8 94       	cli
    954e:	de bf       	out	0x3e, r29	; 62
    9550:	0f be       	out	0x3f, r0	; 63
    9552:	cd bf       	out	0x3d, r28	; 61
    9554:	09 94       	ijmp

00009556 <__epilogue_restores__>:
    9556:	2a 88       	ldd	r2, Y+18	; 0x12
    9558:	39 88       	ldd	r3, Y+17	; 0x11
    955a:	48 88       	ldd	r4, Y+16	; 0x10
    955c:	5f 84       	ldd	r5, Y+15	; 0x0f
    955e:	6e 84       	ldd	r6, Y+14	; 0x0e
    9560:	7d 84       	ldd	r7, Y+13	; 0x0d
    9562:	8c 84       	ldd	r8, Y+12	; 0x0c
    9564:	9b 84       	ldd	r9, Y+11	; 0x0b
    9566:	aa 84       	ldd	r10, Y+10	; 0x0a
    9568:	b9 84       	ldd	r11, Y+9	; 0x09
    956a:	c8 84       	ldd	r12, Y+8	; 0x08
    956c:	df 80       	ldd	r13, Y+7	; 0x07
    956e:	ee 80       	ldd	r14, Y+6	; 0x06
    9570:	fd 80       	ldd	r15, Y+5	; 0x05
    9572:	0c 81       	ldd	r16, Y+4	; 0x04
    9574:	1b 81       	ldd	r17, Y+3	; 0x03
    9576:	aa 81       	ldd	r26, Y+2	; 0x02
    9578:	b9 81       	ldd	r27, Y+1	; 0x01
    957a:	ce 0f       	add	r28, r30
    957c:	d1 1d       	adc	r29, r1
    957e:	0f b6       	in	r0, 0x3f	; 63
    9580:	f8 94       	cli
    9582:	de bf       	out	0x3e, r29	; 62
    9584:	0f be       	out	0x3f, r0	; 63
    9586:	cd bf       	out	0x3d, r28	; 61
    9588:	ed 01       	movw	r28, r26
    958a:	08 95       	ret

0000958c <__ftoa_engine>:
    958c:	28 30       	cpi	r18, 0x08	; 8
    958e:	08 f0       	brcs	.+2      	; 0x9592 <__ftoa_engine+0x6>
    9590:	27 e0       	ldi	r18, 0x07	; 7
    9592:	33 27       	eor	r19, r19
    9594:	da 01       	movw	r26, r20
    9596:	99 0f       	add	r25, r25
    9598:	31 1d       	adc	r19, r1
    959a:	87 fd       	sbrc	r24, 7
    959c:	91 60       	ori	r25, 0x01	; 1
    959e:	00 96       	adiw	r24, 0x00	; 0
    95a0:	61 05       	cpc	r22, r1
    95a2:	71 05       	cpc	r23, r1
    95a4:	39 f4       	brne	.+14     	; 0x95b4 <__ftoa_engine+0x28>
    95a6:	32 60       	ori	r19, 0x02	; 2
    95a8:	2e 5f       	subi	r18, 0xFE	; 254
    95aa:	3d 93       	st	X+, r19
    95ac:	30 e3       	ldi	r19, 0x30	; 48
    95ae:	2a 95       	dec	r18
    95b0:	e1 f7       	brne	.-8      	; 0x95aa <__ftoa_engine+0x1e>
    95b2:	08 95       	ret
    95b4:	9f 3f       	cpi	r25, 0xFF	; 255
    95b6:	30 f0       	brcs	.+12     	; 0x95c4 <__ftoa_engine+0x38>
    95b8:	80 38       	cpi	r24, 0x80	; 128
    95ba:	71 05       	cpc	r23, r1
    95bc:	61 05       	cpc	r22, r1
    95be:	09 f0       	breq	.+2      	; 0x95c2 <__ftoa_engine+0x36>
    95c0:	3c 5f       	subi	r19, 0xFC	; 252
    95c2:	3c 5f       	subi	r19, 0xFC	; 252
    95c4:	3d 93       	st	X+, r19
    95c6:	91 30       	cpi	r25, 0x01	; 1
    95c8:	08 f0       	brcs	.+2      	; 0x95cc <__ftoa_engine+0x40>
    95ca:	80 68       	ori	r24, 0x80	; 128
    95cc:	91 1d       	adc	r25, r1
    95ce:	df 93       	push	r29
    95d0:	cf 93       	push	r28
    95d2:	1f 93       	push	r17
    95d4:	0f 93       	push	r16
    95d6:	ff 92       	push	r15
    95d8:	ef 92       	push	r14
    95da:	19 2f       	mov	r17, r25
    95dc:	98 7f       	andi	r25, 0xF8	; 248
    95de:	96 95       	lsr	r25
    95e0:	e9 2f       	mov	r30, r25
    95e2:	96 95       	lsr	r25
    95e4:	96 95       	lsr	r25
    95e6:	e9 0f       	add	r30, r25
    95e8:	ff 27       	eor	r31, r31
    95ea:	ea 53       	subi	r30, 0x3A	; 58
    95ec:	f5 4f       	sbci	r31, 0xF5	; 245
    95ee:	99 27       	eor	r25, r25
    95f0:	33 27       	eor	r19, r19
    95f2:	ee 24       	eor	r14, r14
    95f4:	ff 24       	eor	r15, r15
    95f6:	a7 01       	movw	r20, r14
    95f8:	e7 01       	movw	r28, r14
    95fa:	05 90       	lpm	r0, Z+
    95fc:	08 94       	sec
    95fe:	07 94       	ror	r0
    9600:	28 f4       	brcc	.+10     	; 0x960c <__ftoa_engine+0x80>
    9602:	36 0f       	add	r19, r22
    9604:	e7 1e       	adc	r14, r23
    9606:	f8 1e       	adc	r15, r24
    9608:	49 1f       	adc	r20, r25
    960a:	51 1d       	adc	r21, r1
    960c:	66 0f       	add	r22, r22
    960e:	77 1f       	adc	r23, r23
    9610:	88 1f       	adc	r24, r24
    9612:	99 1f       	adc	r25, r25
    9614:	06 94       	lsr	r0
    9616:	a1 f7       	brne	.-24     	; 0x9600 <__ftoa_engine+0x74>
    9618:	05 90       	lpm	r0, Z+
    961a:	07 94       	ror	r0
    961c:	28 f4       	brcc	.+10     	; 0x9628 <__ftoa_engine+0x9c>
    961e:	e7 0e       	add	r14, r23
    9620:	f8 1e       	adc	r15, r24
    9622:	49 1f       	adc	r20, r25
    9624:	56 1f       	adc	r21, r22
    9626:	c1 1d       	adc	r28, r1
    9628:	77 0f       	add	r23, r23
    962a:	88 1f       	adc	r24, r24
    962c:	99 1f       	adc	r25, r25
    962e:	66 1f       	adc	r22, r22
    9630:	06 94       	lsr	r0
    9632:	a1 f7       	brne	.-24     	; 0x961c <__ftoa_engine+0x90>
    9634:	05 90       	lpm	r0, Z+
    9636:	07 94       	ror	r0
    9638:	28 f4       	brcc	.+10     	; 0x9644 <__ftoa_engine+0xb8>
    963a:	f8 0e       	add	r15, r24
    963c:	49 1f       	adc	r20, r25
    963e:	56 1f       	adc	r21, r22
    9640:	c7 1f       	adc	r28, r23
    9642:	d1 1d       	adc	r29, r1
    9644:	88 0f       	add	r24, r24
    9646:	99 1f       	adc	r25, r25
    9648:	66 1f       	adc	r22, r22
    964a:	77 1f       	adc	r23, r23
    964c:	06 94       	lsr	r0
    964e:	a1 f7       	brne	.-24     	; 0x9638 <__ftoa_engine+0xac>
    9650:	05 90       	lpm	r0, Z+
    9652:	07 94       	ror	r0
    9654:	20 f4       	brcc	.+8      	; 0x965e <__ftoa_engine+0xd2>
    9656:	49 0f       	add	r20, r25
    9658:	56 1f       	adc	r21, r22
    965a:	c7 1f       	adc	r28, r23
    965c:	d8 1f       	adc	r29, r24
    965e:	99 0f       	add	r25, r25
    9660:	66 1f       	adc	r22, r22
    9662:	77 1f       	adc	r23, r23
    9664:	88 1f       	adc	r24, r24
    9666:	06 94       	lsr	r0
    9668:	a9 f7       	brne	.-22     	; 0x9654 <__ftoa_engine+0xc8>
    966a:	84 91       	lpm	r24, Z+
    966c:	10 95       	com	r17
    966e:	17 70       	andi	r17, 0x07	; 7
    9670:	41 f0       	breq	.+16     	; 0x9682 <__ftoa_engine+0xf6>
    9672:	d6 95       	lsr	r29
    9674:	c7 95       	ror	r28
    9676:	57 95       	ror	r21
    9678:	47 95       	ror	r20
    967a:	f7 94       	ror	r15
    967c:	e7 94       	ror	r14
    967e:	1a 95       	dec	r17
    9680:	c1 f7       	brne	.-16     	; 0x9672 <__ftoa_engine+0xe6>
    9682:	ec e6       	ldi	r30, 0x6C	; 108
    9684:	fa e0       	ldi	r31, 0x0A	; 10
    9686:	68 94       	set
    9688:	15 90       	lpm	r1, Z+
    968a:	15 91       	lpm	r17, Z+
    968c:	35 91       	lpm	r19, Z+
    968e:	65 91       	lpm	r22, Z+
    9690:	95 91       	lpm	r25, Z+
    9692:	05 90       	lpm	r0, Z+
    9694:	7f e2       	ldi	r23, 0x2F	; 47
    9696:	73 95       	inc	r23
    9698:	e1 18       	sub	r14, r1
    969a:	f1 0a       	sbc	r15, r17
    969c:	43 0b       	sbc	r20, r19
    969e:	56 0b       	sbc	r21, r22
    96a0:	c9 0b       	sbc	r28, r25
    96a2:	d0 09       	sbc	r29, r0
    96a4:	c0 f7       	brcc	.-16     	; 0x9696 <__ftoa_engine+0x10a>
    96a6:	e1 0c       	add	r14, r1
    96a8:	f1 1e       	adc	r15, r17
    96aa:	43 1f       	adc	r20, r19
    96ac:	56 1f       	adc	r21, r22
    96ae:	c9 1f       	adc	r28, r25
    96b0:	d0 1d       	adc	r29, r0
    96b2:	7e f4       	brtc	.+30     	; 0x96d2 <__ftoa_engine+0x146>
    96b4:	70 33       	cpi	r23, 0x30	; 48
    96b6:	11 f4       	brne	.+4      	; 0x96bc <__ftoa_engine+0x130>
    96b8:	8a 95       	dec	r24
    96ba:	e6 cf       	rjmp	.-52     	; 0x9688 <__ftoa_engine+0xfc>
    96bc:	e8 94       	clt
    96be:	01 50       	subi	r16, 0x01	; 1
    96c0:	30 f0       	brcs	.+12     	; 0x96ce <__ftoa_engine+0x142>
    96c2:	08 0f       	add	r16, r24
    96c4:	0a f4       	brpl	.+2      	; 0x96c8 <__ftoa_engine+0x13c>
    96c6:	00 27       	eor	r16, r16
    96c8:	02 17       	cp	r16, r18
    96ca:	08 f4       	brcc	.+2      	; 0x96ce <__ftoa_engine+0x142>
    96cc:	20 2f       	mov	r18, r16
    96ce:	23 95       	inc	r18
    96d0:	02 2f       	mov	r16, r18
    96d2:	7a 33       	cpi	r23, 0x3A	; 58
    96d4:	28 f0       	brcs	.+10     	; 0x96e0 <__ftoa_engine+0x154>
    96d6:	79 e3       	ldi	r23, 0x39	; 57
    96d8:	7d 93       	st	X+, r23
    96da:	2a 95       	dec	r18
    96dc:	e9 f7       	brne	.-6      	; 0x96d8 <__ftoa_engine+0x14c>
    96de:	10 c0       	rjmp	.+32     	; 0x9700 <__ftoa_engine+0x174>
    96e0:	7d 93       	st	X+, r23
    96e2:	2a 95       	dec	r18
    96e4:	89 f6       	brne	.-94     	; 0x9688 <__ftoa_engine+0xfc>
    96e6:	06 94       	lsr	r0
    96e8:	97 95       	ror	r25
    96ea:	67 95       	ror	r22
    96ec:	37 95       	ror	r19
    96ee:	17 95       	ror	r17
    96f0:	17 94       	ror	r1
    96f2:	e1 18       	sub	r14, r1
    96f4:	f1 0a       	sbc	r15, r17
    96f6:	43 0b       	sbc	r20, r19
    96f8:	56 0b       	sbc	r21, r22
    96fa:	c9 0b       	sbc	r28, r25
    96fc:	d0 09       	sbc	r29, r0
    96fe:	98 f0       	brcs	.+38     	; 0x9726 <__ftoa_engine+0x19a>
    9700:	23 95       	inc	r18
    9702:	7e 91       	ld	r23, -X
    9704:	73 95       	inc	r23
    9706:	7a 33       	cpi	r23, 0x3A	; 58
    9708:	08 f0       	brcs	.+2      	; 0x970c <__ftoa_engine+0x180>
    970a:	70 e3       	ldi	r23, 0x30	; 48
    970c:	7c 93       	st	X, r23
    970e:	20 13       	cpse	r18, r16
    9710:	b8 f7       	brcc	.-18     	; 0x9700 <__ftoa_engine+0x174>
    9712:	7e 91       	ld	r23, -X
    9714:	70 61       	ori	r23, 0x10	; 16
    9716:	7d 93       	st	X+, r23
    9718:	30 f0       	brcs	.+12     	; 0x9726 <__ftoa_engine+0x19a>
    971a:	83 95       	inc	r24
    971c:	71 e3       	ldi	r23, 0x31	; 49
    971e:	7d 93       	st	X+, r23
    9720:	70 e3       	ldi	r23, 0x30	; 48
    9722:	2a 95       	dec	r18
    9724:	e1 f7       	brne	.-8      	; 0x971e <__ftoa_engine+0x192>
    9726:	11 24       	eor	r1, r1
    9728:	ef 90       	pop	r14
    972a:	ff 90       	pop	r15
    972c:	0f 91       	pop	r16
    972e:	1f 91       	pop	r17
    9730:	cf 91       	pop	r28
    9732:	df 91       	pop	r29
    9734:	99 27       	eor	r25, r25
    9736:	87 fd       	sbrc	r24, 7
    9738:	90 95       	com	r25
    973a:	08 95       	ret

0000973c <strnlen_P>:
    973c:	fc 01       	movw	r30, r24
    973e:	05 90       	lpm	r0, Z+
    9740:	61 50       	subi	r22, 0x01	; 1
    9742:	70 40       	sbci	r23, 0x00	; 0
    9744:	01 10       	cpse	r0, r1
    9746:	d8 f7       	brcc	.-10     	; 0x973e <strnlen_P+0x2>
    9748:	80 95       	com	r24
    974a:	90 95       	com	r25
    974c:	8e 0f       	add	r24, r30
    974e:	9f 1f       	adc	r25, r31
    9750:	08 95       	ret

00009752 <strnlen>:
    9752:	fc 01       	movw	r30, r24
    9754:	61 50       	subi	r22, 0x01	; 1
    9756:	70 40       	sbci	r23, 0x00	; 0
    9758:	01 90       	ld	r0, Z+
    975a:	01 10       	cpse	r0, r1
    975c:	d8 f7       	brcc	.-10     	; 0x9754 <strnlen+0x2>
    975e:	80 95       	com	r24
    9760:	90 95       	com	r25
    9762:	8e 0f       	add	r24, r30
    9764:	9f 1f       	adc	r25, r31
    9766:	08 95       	ret

00009768 <fdevopen>:
    9768:	0f 93       	push	r16
    976a:	1f 93       	push	r17
    976c:	cf 93       	push	r28
    976e:	df 93       	push	r29
    9770:	8c 01       	movw	r16, r24
    9772:	eb 01       	movw	r28, r22
    9774:	00 97       	sbiw	r24, 0x00	; 0
    9776:	11 f4       	brne	.+4      	; 0x977c <fdevopen+0x14>
    9778:	20 97       	sbiw	r28, 0x00	; 0
    977a:	c9 f1       	breq	.+114    	; 0x97ee <fdevopen+0x86>
    977c:	81 e0       	ldi	r24, 0x01	; 1
    977e:	90 e0       	ldi	r25, 0x00	; 0
    9780:	6e e0       	ldi	r22, 0x0E	; 14
    9782:	70 e0       	ldi	r23, 0x00	; 0
    9784:	0e 94 59 4d 	call	0x9ab2	; 0x9ab2 <calloc>
    9788:	fc 01       	movw	r30, r24
    978a:	9c 01       	movw	r18, r24
    978c:	00 97       	sbiw	r24, 0x00	; 0
    978e:	89 f1       	breq	.+98     	; 0x97f2 <fdevopen+0x8a>
    9790:	80 e8       	ldi	r24, 0x80	; 128
    9792:	83 83       	std	Z+3, r24	; 0x03
    9794:	20 97       	sbiw	r28, 0x00	; 0
    9796:	71 f0       	breq	.+28     	; 0x97b4 <fdevopen+0x4c>
    9798:	d3 87       	std	Z+11, r29	; 0x0b
    979a:	c2 87       	std	Z+10, r28	; 0x0a
    979c:	81 e8       	ldi	r24, 0x81	; 129
    979e:	83 83       	std	Z+3, r24	; 0x03
    97a0:	80 91 f9 07 	lds	r24, 0x07F9
    97a4:	90 91 fa 07 	lds	r25, 0x07FA
    97a8:	00 97       	sbiw	r24, 0x00	; 0
    97aa:	21 f4       	brne	.+8      	; 0x97b4 <fdevopen+0x4c>
    97ac:	f0 93 fa 07 	sts	0x07FA, r31
    97b0:	e0 93 f9 07 	sts	0x07F9, r30
    97b4:	01 15       	cp	r16, r1
    97b6:	11 05       	cpc	r17, r1
    97b8:	e1 f0       	breq	.+56     	; 0x97f2 <fdevopen+0x8a>
    97ba:	11 87       	std	Z+9, r17	; 0x09
    97bc:	00 87       	std	Z+8, r16	; 0x08
    97be:	83 81       	ldd	r24, Z+3	; 0x03
    97c0:	82 60       	ori	r24, 0x02	; 2
    97c2:	83 83       	std	Z+3, r24	; 0x03
    97c4:	80 91 fb 07 	lds	r24, 0x07FB
    97c8:	90 91 fc 07 	lds	r25, 0x07FC
    97cc:	00 97       	sbiw	r24, 0x00	; 0
    97ce:	89 f4       	brne	.+34     	; 0x97f2 <fdevopen+0x8a>
    97d0:	f0 93 fc 07 	sts	0x07FC, r31
    97d4:	e0 93 fb 07 	sts	0x07FB, r30
    97d8:	80 91 fd 07 	lds	r24, 0x07FD
    97dc:	90 91 fe 07 	lds	r25, 0x07FE
    97e0:	00 97       	sbiw	r24, 0x00	; 0
    97e2:	39 f4       	brne	.+14     	; 0x97f2 <fdevopen+0x8a>
    97e4:	f0 93 fe 07 	sts	0x07FE, r31
    97e8:	e0 93 fd 07 	sts	0x07FD, r30
    97ec:	02 c0       	rjmp	.+4      	; 0x97f2 <fdevopen+0x8a>
    97ee:	20 e0       	ldi	r18, 0x00	; 0
    97f0:	30 e0       	ldi	r19, 0x00	; 0
    97f2:	c9 01       	movw	r24, r18
    97f4:	df 91       	pop	r29
    97f6:	cf 91       	pop	r28
    97f8:	1f 91       	pop	r17
    97fa:	0f 91       	pop	r16
    97fc:	08 95       	ret

000097fe <fgetc>:
    97fe:	cf 93       	push	r28
    9800:	df 93       	push	r29
    9802:	ec 01       	movw	r28, r24
    9804:	3b 81       	ldd	r19, Y+3	; 0x03
    9806:	30 ff       	sbrs	r19, 0
    9808:	36 c0       	rjmp	.+108    	; 0x9876 <fgetc+0x78>
    980a:	36 ff       	sbrs	r19, 6
    980c:	09 c0       	rjmp	.+18     	; 0x9820 <fgetc+0x22>
    980e:	3f 7b       	andi	r19, 0xBF	; 191
    9810:	3b 83       	std	Y+3, r19	; 0x03
    9812:	8e 81       	ldd	r24, Y+6	; 0x06
    9814:	9f 81       	ldd	r25, Y+7	; 0x07
    9816:	01 96       	adiw	r24, 0x01	; 1
    9818:	9f 83       	std	Y+7, r25	; 0x07
    981a:	8e 83       	std	Y+6, r24	; 0x06
    981c:	2a 81       	ldd	r18, Y+2	; 0x02
    981e:	29 c0       	rjmp	.+82     	; 0x9872 <fgetc+0x74>
    9820:	32 ff       	sbrs	r19, 2
    9822:	0f c0       	rjmp	.+30     	; 0x9842 <fgetc+0x44>
    9824:	e8 81       	ld	r30, Y
    9826:	f9 81       	ldd	r31, Y+1	; 0x01
    9828:	80 81       	ld	r24, Z
    982a:	99 27       	eor	r25, r25
    982c:	87 fd       	sbrc	r24, 7
    982e:	90 95       	com	r25
    9830:	00 97       	sbiw	r24, 0x00	; 0
    9832:	19 f4       	brne	.+6      	; 0x983a <fgetc+0x3c>
    9834:	30 62       	ori	r19, 0x20	; 32
    9836:	3b 83       	std	Y+3, r19	; 0x03
    9838:	1e c0       	rjmp	.+60     	; 0x9876 <fgetc+0x78>
    983a:	31 96       	adiw	r30, 0x01	; 1
    983c:	f9 83       	std	Y+1, r31	; 0x01
    983e:	e8 83       	st	Y, r30
    9840:	11 c0       	rjmp	.+34     	; 0x9864 <fgetc+0x66>
    9842:	ea 85       	ldd	r30, Y+10	; 0x0a
    9844:	fb 85       	ldd	r31, Y+11	; 0x0b
    9846:	ce 01       	movw	r24, r28
    9848:	09 95       	icall
    984a:	97 ff       	sbrs	r25, 7
    984c:	0b c0       	rjmp	.+22     	; 0x9864 <fgetc+0x66>
    984e:	2b 81       	ldd	r18, Y+3	; 0x03
    9850:	3f ef       	ldi	r19, 0xFF	; 255
    9852:	8f 3f       	cpi	r24, 0xFF	; 255
    9854:	93 07       	cpc	r25, r19
    9856:	11 f4       	brne	.+4      	; 0x985c <fgetc+0x5e>
    9858:	80 e1       	ldi	r24, 0x10	; 16
    985a:	01 c0       	rjmp	.+2      	; 0x985e <fgetc+0x60>
    985c:	80 e2       	ldi	r24, 0x20	; 32
    985e:	82 2b       	or	r24, r18
    9860:	8b 83       	std	Y+3, r24	; 0x03
    9862:	09 c0       	rjmp	.+18     	; 0x9876 <fgetc+0x78>
    9864:	2e 81       	ldd	r18, Y+6	; 0x06
    9866:	3f 81       	ldd	r19, Y+7	; 0x07
    9868:	2f 5f       	subi	r18, 0xFF	; 255
    986a:	3f 4f       	sbci	r19, 0xFF	; 255
    986c:	3f 83       	std	Y+7, r19	; 0x07
    986e:	2e 83       	std	Y+6, r18	; 0x06
    9870:	28 2f       	mov	r18, r24
    9872:	30 e0       	ldi	r19, 0x00	; 0
    9874:	02 c0       	rjmp	.+4      	; 0x987a <fgetc+0x7c>
    9876:	2f ef       	ldi	r18, 0xFF	; 255
    9878:	3f ef       	ldi	r19, 0xFF	; 255
    987a:	c9 01       	movw	r24, r18
    987c:	df 91       	pop	r29
    987e:	cf 91       	pop	r28
    9880:	08 95       	ret

00009882 <fputc>:
    9882:	0f 93       	push	r16
    9884:	1f 93       	push	r17
    9886:	cf 93       	push	r28
    9888:	df 93       	push	r29
    988a:	8c 01       	movw	r16, r24
    988c:	eb 01       	movw	r28, r22
    988e:	8b 81       	ldd	r24, Y+3	; 0x03
    9890:	81 ff       	sbrs	r24, 1
    9892:	1b c0       	rjmp	.+54     	; 0x98ca <fputc+0x48>
    9894:	82 ff       	sbrs	r24, 2
    9896:	0d c0       	rjmp	.+26     	; 0x98b2 <fputc+0x30>
    9898:	2e 81       	ldd	r18, Y+6	; 0x06
    989a:	3f 81       	ldd	r19, Y+7	; 0x07
    989c:	8c 81       	ldd	r24, Y+4	; 0x04
    989e:	9d 81       	ldd	r25, Y+5	; 0x05
    98a0:	28 17       	cp	r18, r24
    98a2:	39 07       	cpc	r19, r25
    98a4:	64 f4       	brge	.+24     	; 0x98be <fputc+0x3c>
    98a6:	e8 81       	ld	r30, Y
    98a8:	f9 81       	ldd	r31, Y+1	; 0x01
    98aa:	01 93       	st	Z+, r16
    98ac:	f9 83       	std	Y+1, r31	; 0x01
    98ae:	e8 83       	st	Y, r30
    98b0:	06 c0       	rjmp	.+12     	; 0x98be <fputc+0x3c>
    98b2:	e8 85       	ldd	r30, Y+8	; 0x08
    98b4:	f9 85       	ldd	r31, Y+9	; 0x09
    98b6:	80 2f       	mov	r24, r16
    98b8:	09 95       	icall
    98ba:	00 97       	sbiw	r24, 0x00	; 0
    98bc:	31 f4       	brne	.+12     	; 0x98ca <fputc+0x48>
    98be:	8e 81       	ldd	r24, Y+6	; 0x06
    98c0:	9f 81       	ldd	r25, Y+7	; 0x07
    98c2:	01 96       	adiw	r24, 0x01	; 1
    98c4:	9f 83       	std	Y+7, r25	; 0x07
    98c6:	8e 83       	std	Y+6, r24	; 0x06
    98c8:	02 c0       	rjmp	.+4      	; 0x98ce <fputc+0x4c>
    98ca:	0f ef       	ldi	r16, 0xFF	; 255
    98cc:	1f ef       	ldi	r17, 0xFF	; 255
    98ce:	c8 01       	movw	r24, r16
    98d0:	df 91       	pop	r29
    98d2:	cf 91       	pop	r28
    98d4:	1f 91       	pop	r17
    98d6:	0f 91       	pop	r16
    98d8:	08 95       	ret

000098da <printf>:
    98da:	df 93       	push	r29
    98dc:	cf 93       	push	r28
    98de:	cd b7       	in	r28, 0x3d	; 61
    98e0:	de b7       	in	r29, 0x3e	; 62
    98e2:	fe 01       	movw	r30, r28
    98e4:	35 96       	adiw	r30, 0x05	; 5
    98e6:	61 91       	ld	r22, Z+
    98e8:	71 91       	ld	r23, Z+
    98ea:	80 91 fb 07 	lds	r24, 0x07FB
    98ee:	90 91 fc 07 	lds	r25, 0x07FC
    98f2:	af 01       	movw	r20, r30
    98f4:	0e 94 14 43 	call	0x8628	; 0x8628 <vfprintf>
    98f8:	cf 91       	pop	r28
    98fa:	df 91       	pop	r29
    98fc:	08 95       	ret

000098fe <puts>:
    98fe:	ef 92       	push	r14
    9900:	ff 92       	push	r15
    9902:	0f 93       	push	r16
    9904:	1f 93       	push	r17
    9906:	cf 93       	push	r28
    9908:	df 93       	push	r29
    990a:	8c 01       	movw	r16, r24
    990c:	e0 91 fb 07 	lds	r30, 0x07FB
    9910:	f0 91 fc 07 	lds	r31, 0x07FC
    9914:	83 81       	ldd	r24, Z+3	; 0x03
    9916:	81 ff       	sbrs	r24, 1
    9918:	1f c0       	rjmp	.+62     	; 0x9958 <puts+0x5a>
    991a:	c0 e0       	ldi	r28, 0x00	; 0
    991c:	d0 e0       	ldi	r29, 0x00	; 0
    991e:	0a c0       	rjmp	.+20     	; 0x9934 <puts+0x36>
    9920:	db 01       	movw	r26, r22
    9922:	18 96       	adiw	r26, 0x08	; 8
    9924:	ed 91       	ld	r30, X+
    9926:	fc 91       	ld	r31, X
    9928:	19 97       	sbiw	r26, 0x09	; 9
    992a:	09 95       	icall
    992c:	00 97       	sbiw	r24, 0x00	; 0
    992e:	11 f0       	breq	.+4      	; 0x9934 <puts+0x36>
    9930:	cf ef       	ldi	r28, 0xFF	; 255
    9932:	df ef       	ldi	r29, 0xFF	; 255
    9934:	f8 01       	movw	r30, r16
    9936:	81 91       	ld	r24, Z+
    9938:	8f 01       	movw	r16, r30
    993a:	60 91 fb 07 	lds	r22, 0x07FB
    993e:	70 91 fc 07 	lds	r23, 0x07FC
    9942:	88 23       	and	r24, r24
    9944:	69 f7       	brne	.-38     	; 0x9920 <puts+0x22>
    9946:	db 01       	movw	r26, r22
    9948:	18 96       	adiw	r26, 0x08	; 8
    994a:	ed 91       	ld	r30, X+
    994c:	fc 91       	ld	r31, X
    994e:	19 97       	sbiw	r26, 0x09	; 9
    9950:	8a e0       	ldi	r24, 0x0A	; 10
    9952:	09 95       	icall
    9954:	00 97       	sbiw	r24, 0x00	; 0
    9956:	11 f0       	breq	.+4      	; 0x995c <puts+0x5e>
    9958:	cf ef       	ldi	r28, 0xFF	; 255
    995a:	df ef       	ldi	r29, 0xFF	; 255
    995c:	ce 01       	movw	r24, r28
    995e:	df 91       	pop	r29
    9960:	cf 91       	pop	r28
    9962:	1f 91       	pop	r17
    9964:	0f 91       	pop	r16
    9966:	ff 90       	pop	r15
    9968:	ef 90       	pop	r14
    996a:	08 95       	ret

0000996c <sprintf>:
    996c:	0f 93       	push	r16
    996e:	1f 93       	push	r17
    9970:	df 93       	push	r29
    9972:	cf 93       	push	r28
    9974:	cd b7       	in	r28, 0x3d	; 61
    9976:	de b7       	in	r29, 0x3e	; 62
    9978:	2e 97       	sbiw	r28, 0x0e	; 14
    997a:	0f b6       	in	r0, 0x3f	; 63
    997c:	f8 94       	cli
    997e:	de bf       	out	0x3e, r29	; 62
    9980:	0f be       	out	0x3f, r0	; 63
    9982:	cd bf       	out	0x3d, r28	; 61
    9984:	0d 89       	ldd	r16, Y+21	; 0x15
    9986:	1e 89       	ldd	r17, Y+22	; 0x16
    9988:	86 e0       	ldi	r24, 0x06	; 6
    998a:	8c 83       	std	Y+4, r24	; 0x04
    998c:	1a 83       	std	Y+2, r17	; 0x02
    998e:	09 83       	std	Y+1, r16	; 0x01
    9990:	8f ef       	ldi	r24, 0xFF	; 255
    9992:	9f e7       	ldi	r25, 0x7F	; 127
    9994:	9e 83       	std	Y+6, r25	; 0x06
    9996:	8d 83       	std	Y+5, r24	; 0x05
    9998:	9e 01       	movw	r18, r28
    999a:	27 5e       	subi	r18, 0xE7	; 231
    999c:	3f 4f       	sbci	r19, 0xFF	; 255
    999e:	ce 01       	movw	r24, r28
    99a0:	01 96       	adiw	r24, 0x01	; 1
    99a2:	6f 89       	ldd	r22, Y+23	; 0x17
    99a4:	78 8d       	ldd	r23, Y+24	; 0x18
    99a6:	a9 01       	movw	r20, r18
    99a8:	0e 94 14 43 	call	0x8628	; 0x8628 <vfprintf>
    99ac:	ef 81       	ldd	r30, Y+7	; 0x07
    99ae:	f8 85       	ldd	r31, Y+8	; 0x08
    99b0:	e0 0f       	add	r30, r16
    99b2:	f1 1f       	adc	r31, r17
    99b4:	10 82       	st	Z, r1
    99b6:	2e 96       	adiw	r28, 0x0e	; 14
    99b8:	0f b6       	in	r0, 0x3f	; 63
    99ba:	f8 94       	cli
    99bc:	de bf       	out	0x3e, r29	; 62
    99be:	0f be       	out	0x3f, r0	; 63
    99c0:	cd bf       	out	0x3d, r28	; 61
    99c2:	cf 91       	pop	r28
    99c4:	df 91       	pop	r29
    99c6:	1f 91       	pop	r17
    99c8:	0f 91       	pop	r16
    99ca:	08 95       	ret

000099cc <__ultoa_invert>:
    99cc:	fa 01       	movw	r30, r20
    99ce:	aa 27       	eor	r26, r26
    99d0:	28 30       	cpi	r18, 0x08	; 8
    99d2:	51 f1       	breq	.+84     	; 0x9a28 <__ultoa_invert+0x5c>
    99d4:	20 31       	cpi	r18, 0x10	; 16
    99d6:	81 f1       	breq	.+96     	; 0x9a38 <__ultoa_invert+0x6c>
    99d8:	e8 94       	clt
    99da:	6f 93       	push	r22
    99dc:	6e 7f       	andi	r22, 0xFE	; 254
    99de:	6e 5f       	subi	r22, 0xFE	; 254
    99e0:	7f 4f       	sbci	r23, 0xFF	; 255
    99e2:	8f 4f       	sbci	r24, 0xFF	; 255
    99e4:	9f 4f       	sbci	r25, 0xFF	; 255
    99e6:	af 4f       	sbci	r26, 0xFF	; 255
    99e8:	b1 e0       	ldi	r27, 0x01	; 1
    99ea:	3e d0       	rcall	.+124    	; 0x9a68 <__ultoa_invert+0x9c>
    99ec:	b4 e0       	ldi	r27, 0x04	; 4
    99ee:	3c d0       	rcall	.+120    	; 0x9a68 <__ultoa_invert+0x9c>
    99f0:	67 0f       	add	r22, r23
    99f2:	78 1f       	adc	r23, r24
    99f4:	89 1f       	adc	r24, r25
    99f6:	9a 1f       	adc	r25, r26
    99f8:	a1 1d       	adc	r26, r1
    99fa:	68 0f       	add	r22, r24
    99fc:	79 1f       	adc	r23, r25
    99fe:	8a 1f       	adc	r24, r26
    9a00:	91 1d       	adc	r25, r1
    9a02:	a1 1d       	adc	r26, r1
    9a04:	6a 0f       	add	r22, r26
    9a06:	71 1d       	adc	r23, r1
    9a08:	81 1d       	adc	r24, r1
    9a0a:	91 1d       	adc	r25, r1
    9a0c:	a1 1d       	adc	r26, r1
    9a0e:	20 d0       	rcall	.+64     	; 0x9a50 <__ultoa_invert+0x84>
    9a10:	09 f4       	brne	.+2      	; 0x9a14 <__ultoa_invert+0x48>
    9a12:	68 94       	set
    9a14:	3f 91       	pop	r19
    9a16:	2a e0       	ldi	r18, 0x0A	; 10
    9a18:	26 9f       	mul	r18, r22
    9a1a:	11 24       	eor	r1, r1
    9a1c:	30 19       	sub	r19, r0
    9a1e:	30 5d       	subi	r19, 0xD0	; 208
    9a20:	31 93       	st	Z+, r19
    9a22:	de f6       	brtc	.-74     	; 0x99da <__ultoa_invert+0xe>
    9a24:	cf 01       	movw	r24, r30
    9a26:	08 95       	ret
    9a28:	46 2f       	mov	r20, r22
    9a2a:	47 70       	andi	r20, 0x07	; 7
    9a2c:	40 5d       	subi	r20, 0xD0	; 208
    9a2e:	41 93       	st	Z+, r20
    9a30:	b3 e0       	ldi	r27, 0x03	; 3
    9a32:	0f d0       	rcall	.+30     	; 0x9a52 <__ultoa_invert+0x86>
    9a34:	c9 f7       	brne	.-14     	; 0x9a28 <__ultoa_invert+0x5c>
    9a36:	f6 cf       	rjmp	.-20     	; 0x9a24 <__ultoa_invert+0x58>
    9a38:	46 2f       	mov	r20, r22
    9a3a:	4f 70       	andi	r20, 0x0F	; 15
    9a3c:	40 5d       	subi	r20, 0xD0	; 208
    9a3e:	4a 33       	cpi	r20, 0x3A	; 58
    9a40:	18 f0       	brcs	.+6      	; 0x9a48 <__ultoa_invert+0x7c>
    9a42:	49 5d       	subi	r20, 0xD9	; 217
    9a44:	31 fd       	sbrc	r19, 1
    9a46:	40 52       	subi	r20, 0x20	; 32
    9a48:	41 93       	st	Z+, r20
    9a4a:	02 d0       	rcall	.+4      	; 0x9a50 <__ultoa_invert+0x84>
    9a4c:	a9 f7       	brne	.-22     	; 0x9a38 <__ultoa_invert+0x6c>
    9a4e:	ea cf       	rjmp	.-44     	; 0x9a24 <__ultoa_invert+0x58>
    9a50:	b4 e0       	ldi	r27, 0x04	; 4
    9a52:	a6 95       	lsr	r26
    9a54:	97 95       	ror	r25
    9a56:	87 95       	ror	r24
    9a58:	77 95       	ror	r23
    9a5a:	67 95       	ror	r22
    9a5c:	ba 95       	dec	r27
    9a5e:	c9 f7       	brne	.-14     	; 0x9a52 <__ultoa_invert+0x86>
    9a60:	00 97       	sbiw	r24, 0x00	; 0
    9a62:	61 05       	cpc	r22, r1
    9a64:	71 05       	cpc	r23, r1
    9a66:	08 95       	ret
    9a68:	9b 01       	movw	r18, r22
    9a6a:	ac 01       	movw	r20, r24
    9a6c:	0a 2e       	mov	r0, r26
    9a6e:	06 94       	lsr	r0
    9a70:	57 95       	ror	r21
    9a72:	47 95       	ror	r20
    9a74:	37 95       	ror	r19
    9a76:	27 95       	ror	r18
    9a78:	ba 95       	dec	r27
    9a7a:	c9 f7       	brne	.-14     	; 0x9a6e <__ultoa_invert+0xa2>
    9a7c:	62 0f       	add	r22, r18
    9a7e:	73 1f       	adc	r23, r19
    9a80:	84 1f       	adc	r24, r20
    9a82:	95 1f       	adc	r25, r21
    9a84:	a0 1d       	adc	r26, r0
    9a86:	08 95       	ret

00009a88 <__eerd_byte_m128>:
    9a88:	e1 99       	sbic	0x1c, 1	; 28
    9a8a:	fe cf       	rjmp	.-4      	; 0x9a88 <__eerd_byte_m128>
    9a8c:	9f bb       	out	0x1f, r25	; 31
    9a8e:	8e bb       	out	0x1e, r24	; 30
    9a90:	e0 9a       	sbi	0x1c, 0	; 28
    9a92:	99 27       	eor	r25, r25
    9a94:	8d b3       	in	r24, 0x1d	; 29
    9a96:	08 95       	ret

00009a98 <__eewr_byte_m128>:
    9a98:	26 2f       	mov	r18, r22

00009a9a <__eewr_r18_m128>:
    9a9a:	e1 99       	sbic	0x1c, 1	; 28
    9a9c:	fe cf       	rjmp	.-4      	; 0x9a9a <__eewr_r18_m128>
    9a9e:	9f bb       	out	0x1f, r25	; 31
    9aa0:	8e bb       	out	0x1e, r24	; 30
    9aa2:	2d bb       	out	0x1d, r18	; 29
    9aa4:	0f b6       	in	r0, 0x3f	; 63
    9aa6:	f8 94       	cli
    9aa8:	e2 9a       	sbi	0x1c, 2	; 28
    9aaa:	e1 9a       	sbi	0x1c, 1	; 28
    9aac:	0f be       	out	0x3f, r0	; 63
    9aae:	01 96       	adiw	r24, 0x01	; 1
    9ab0:	08 95       	ret

00009ab2 <calloc>:
    9ab2:	ef 92       	push	r14
    9ab4:	ff 92       	push	r15
    9ab6:	0f 93       	push	r16
    9ab8:	1f 93       	push	r17
    9aba:	cf 93       	push	r28
    9abc:	df 93       	push	r29
    9abe:	68 9f       	mul	r22, r24
    9ac0:	80 01       	movw	r16, r0
    9ac2:	69 9f       	mul	r22, r25
    9ac4:	10 0d       	add	r17, r0
    9ac6:	78 9f       	mul	r23, r24
    9ac8:	10 0d       	add	r17, r0
    9aca:	11 24       	eor	r1, r1
    9acc:	c8 01       	movw	r24, r16
    9ace:	0e 94 7e 4d 	call	0x9afc	; 0x9afc <malloc>
    9ad2:	e8 2e       	mov	r14, r24
    9ad4:	e7 01       	movw	r28, r14
    9ad6:	7e 01       	movw	r14, r28
    9ad8:	f9 2e       	mov	r15, r25
    9ada:	e7 01       	movw	r28, r14
    9adc:	20 97       	sbiw	r28, 0x00	; 0
    9ade:	31 f0       	breq	.+12     	; 0x9aec <calloc+0x3a>
    9ae0:	8e 2d       	mov	r24, r14
    9ae2:	60 e0       	ldi	r22, 0x00	; 0
    9ae4:	70 e0       	ldi	r23, 0x00	; 0
    9ae6:	a8 01       	movw	r20, r16
    9ae8:	0e 94 b1 4e 	call	0x9d62	; 0x9d62 <memset>
    9aec:	ce 01       	movw	r24, r28
    9aee:	df 91       	pop	r29
    9af0:	cf 91       	pop	r28
    9af2:	1f 91       	pop	r17
    9af4:	0f 91       	pop	r16
    9af6:	ff 90       	pop	r15
    9af8:	ef 90       	pop	r14
    9afa:	08 95       	ret

00009afc <malloc>:
    9afc:	cf 93       	push	r28
    9afe:	df 93       	push	r29
    9b00:	82 30       	cpi	r24, 0x02	; 2
    9b02:	91 05       	cpc	r25, r1
    9b04:	10 f4       	brcc	.+4      	; 0x9b0a <malloc+0xe>
    9b06:	82 e0       	ldi	r24, 0x02	; 2
    9b08:	90 e0       	ldi	r25, 0x00	; 0
    9b0a:	e0 91 01 08 	lds	r30, 0x0801
    9b0e:	f0 91 02 08 	lds	r31, 0x0802
    9b12:	40 e0       	ldi	r20, 0x00	; 0
    9b14:	50 e0       	ldi	r21, 0x00	; 0
    9b16:	20 e0       	ldi	r18, 0x00	; 0
    9b18:	30 e0       	ldi	r19, 0x00	; 0
    9b1a:	26 c0       	rjmp	.+76     	; 0x9b68 <malloc+0x6c>
    9b1c:	60 81       	ld	r22, Z
    9b1e:	71 81       	ldd	r23, Z+1	; 0x01
    9b20:	68 17       	cp	r22, r24
    9b22:	79 07       	cpc	r23, r25
    9b24:	e0 f0       	brcs	.+56     	; 0x9b5e <malloc+0x62>
    9b26:	68 17       	cp	r22, r24
    9b28:	79 07       	cpc	r23, r25
    9b2a:	81 f4       	brne	.+32     	; 0x9b4c <malloc+0x50>
    9b2c:	82 81       	ldd	r24, Z+2	; 0x02
    9b2e:	93 81       	ldd	r25, Z+3	; 0x03
    9b30:	21 15       	cp	r18, r1
    9b32:	31 05       	cpc	r19, r1
    9b34:	31 f0       	breq	.+12     	; 0x9b42 <malloc+0x46>
    9b36:	d9 01       	movw	r26, r18
    9b38:	13 96       	adiw	r26, 0x03	; 3
    9b3a:	9c 93       	st	X, r25
    9b3c:	8e 93       	st	-X, r24
    9b3e:	12 97       	sbiw	r26, 0x02	; 2
    9b40:	2b c0       	rjmp	.+86     	; 0x9b98 <malloc+0x9c>
    9b42:	90 93 02 08 	sts	0x0802, r25
    9b46:	80 93 01 08 	sts	0x0801, r24
    9b4a:	26 c0       	rjmp	.+76     	; 0x9b98 <malloc+0x9c>
    9b4c:	41 15       	cp	r20, r1
    9b4e:	51 05       	cpc	r21, r1
    9b50:	19 f0       	breq	.+6      	; 0x9b58 <malloc+0x5c>
    9b52:	64 17       	cp	r22, r20
    9b54:	75 07       	cpc	r23, r21
    9b56:	18 f4       	brcc	.+6      	; 0x9b5e <malloc+0x62>
    9b58:	ab 01       	movw	r20, r22
    9b5a:	e9 01       	movw	r28, r18
    9b5c:	df 01       	movw	r26, r30
    9b5e:	9f 01       	movw	r18, r30
    9b60:	72 81       	ldd	r23, Z+2	; 0x02
    9b62:	63 81       	ldd	r22, Z+3	; 0x03
    9b64:	e7 2f       	mov	r30, r23
    9b66:	f6 2f       	mov	r31, r22
    9b68:	30 97       	sbiw	r30, 0x00	; 0
    9b6a:	c1 f6       	brne	.-80     	; 0x9b1c <malloc+0x20>
    9b6c:	41 15       	cp	r20, r1
    9b6e:	51 05       	cpc	r21, r1
    9b70:	01 f1       	breq	.+64     	; 0x9bb2 <malloc+0xb6>
    9b72:	48 1b       	sub	r20, r24
    9b74:	59 0b       	sbc	r21, r25
    9b76:	44 30       	cpi	r20, 0x04	; 4
    9b78:	51 05       	cpc	r21, r1
    9b7a:	80 f4       	brcc	.+32     	; 0x9b9c <malloc+0xa0>
    9b7c:	12 96       	adiw	r26, 0x02	; 2
    9b7e:	8d 91       	ld	r24, X+
    9b80:	9c 91       	ld	r25, X
    9b82:	13 97       	sbiw	r26, 0x03	; 3
    9b84:	20 97       	sbiw	r28, 0x00	; 0
    9b86:	19 f0       	breq	.+6      	; 0x9b8e <malloc+0x92>
    9b88:	9b 83       	std	Y+3, r25	; 0x03
    9b8a:	8a 83       	std	Y+2, r24	; 0x02
    9b8c:	04 c0       	rjmp	.+8      	; 0x9b96 <malloc+0x9a>
    9b8e:	90 93 02 08 	sts	0x0802, r25
    9b92:	80 93 01 08 	sts	0x0801, r24
    9b96:	fd 01       	movw	r30, r26
    9b98:	32 96       	adiw	r30, 0x02	; 2
    9b9a:	46 c0       	rjmp	.+140    	; 0x9c28 <malloc+0x12c>
    9b9c:	fd 01       	movw	r30, r26
    9b9e:	e4 0f       	add	r30, r20
    9ba0:	f5 1f       	adc	r31, r21
    9ba2:	81 93       	st	Z+, r24
    9ba4:	91 93       	st	Z+, r25
    9ba6:	42 50       	subi	r20, 0x02	; 2
    9ba8:	50 40       	sbci	r21, 0x00	; 0
    9baa:	11 96       	adiw	r26, 0x01	; 1
    9bac:	5c 93       	st	X, r21
    9bae:	4e 93       	st	-X, r20
    9bb0:	3b c0       	rjmp	.+118    	; 0x9c28 <malloc+0x12c>
    9bb2:	20 91 ff 07 	lds	r18, 0x07FF
    9bb6:	30 91 00 08 	lds	r19, 0x0800
    9bba:	21 15       	cp	r18, r1
    9bbc:	31 05       	cpc	r19, r1
    9bbe:	41 f4       	brne	.+16     	; 0x9bd0 <malloc+0xd4>
    9bc0:	20 91 53 03 	lds	r18, 0x0353
    9bc4:	30 91 54 03 	lds	r19, 0x0354
    9bc8:	30 93 00 08 	sts	0x0800, r19
    9bcc:	20 93 ff 07 	sts	0x07FF, r18
    9bd0:	20 91 55 03 	lds	r18, 0x0355
    9bd4:	30 91 56 03 	lds	r19, 0x0356
    9bd8:	21 15       	cp	r18, r1
    9bda:	31 05       	cpc	r19, r1
    9bdc:	41 f4       	brne	.+16     	; 0x9bee <malloc+0xf2>
    9bde:	2d b7       	in	r18, 0x3d	; 61
    9be0:	3e b7       	in	r19, 0x3e	; 62
    9be2:	40 91 51 03 	lds	r20, 0x0351
    9be6:	50 91 52 03 	lds	r21, 0x0352
    9bea:	24 1b       	sub	r18, r20
    9bec:	35 0b       	sbc	r19, r21
    9bee:	e0 91 ff 07 	lds	r30, 0x07FF
    9bf2:	f0 91 00 08 	lds	r31, 0x0800
    9bf6:	e2 17       	cp	r30, r18
    9bf8:	f3 07       	cpc	r31, r19
    9bfa:	a0 f4       	brcc	.+40     	; 0x9c24 <malloc+0x128>
    9bfc:	2e 1b       	sub	r18, r30
    9bfe:	3f 0b       	sbc	r19, r31
    9c00:	28 17       	cp	r18, r24
    9c02:	39 07       	cpc	r19, r25
    9c04:	78 f0       	brcs	.+30     	; 0x9c24 <malloc+0x128>
    9c06:	ac 01       	movw	r20, r24
    9c08:	4e 5f       	subi	r20, 0xFE	; 254
    9c0a:	5f 4f       	sbci	r21, 0xFF	; 255
    9c0c:	24 17       	cp	r18, r20
    9c0e:	35 07       	cpc	r19, r21
    9c10:	48 f0       	brcs	.+18     	; 0x9c24 <malloc+0x128>
    9c12:	4e 0f       	add	r20, r30
    9c14:	5f 1f       	adc	r21, r31
    9c16:	50 93 00 08 	sts	0x0800, r21
    9c1a:	40 93 ff 07 	sts	0x07FF, r20
    9c1e:	81 93       	st	Z+, r24
    9c20:	91 93       	st	Z+, r25
    9c22:	02 c0       	rjmp	.+4      	; 0x9c28 <malloc+0x12c>
    9c24:	e0 e0       	ldi	r30, 0x00	; 0
    9c26:	f0 e0       	ldi	r31, 0x00	; 0
    9c28:	cf 01       	movw	r24, r30
    9c2a:	df 91       	pop	r29
    9c2c:	cf 91       	pop	r28
    9c2e:	08 95       	ret

00009c30 <free>:
    9c30:	cf 93       	push	r28
    9c32:	df 93       	push	r29
    9c34:	00 97       	sbiw	r24, 0x00	; 0
    9c36:	09 f4       	brne	.+2      	; 0x9c3a <free+0xa>
    9c38:	91 c0       	rjmp	.+290    	; 0x9d5c <free+0x12c>
    9c3a:	fc 01       	movw	r30, r24
    9c3c:	32 97       	sbiw	r30, 0x02	; 2
    9c3e:	13 82       	std	Z+3, r1	; 0x03
    9c40:	12 82       	std	Z+2, r1	; 0x02
    9c42:	60 91 01 08 	lds	r22, 0x0801
    9c46:	70 91 02 08 	lds	r23, 0x0802
    9c4a:	61 15       	cp	r22, r1
    9c4c:	71 05       	cpc	r23, r1
    9c4e:	81 f4       	brne	.+32     	; 0x9c70 <free+0x40>
    9c50:	20 81       	ld	r18, Z
    9c52:	31 81       	ldd	r19, Z+1	; 0x01
    9c54:	28 0f       	add	r18, r24
    9c56:	39 1f       	adc	r19, r25
    9c58:	80 91 ff 07 	lds	r24, 0x07FF
    9c5c:	90 91 00 08 	lds	r25, 0x0800
    9c60:	82 17       	cp	r24, r18
    9c62:	93 07       	cpc	r25, r19
    9c64:	99 f5       	brne	.+102    	; 0x9ccc <free+0x9c>
    9c66:	f0 93 00 08 	sts	0x0800, r31
    9c6a:	e0 93 ff 07 	sts	0x07FF, r30
    9c6e:	76 c0       	rjmp	.+236    	; 0x9d5c <free+0x12c>
    9c70:	db 01       	movw	r26, r22
    9c72:	80 e0       	ldi	r24, 0x00	; 0
    9c74:	90 e0       	ldi	r25, 0x00	; 0
    9c76:	02 c0       	rjmp	.+4      	; 0x9c7c <free+0x4c>
    9c78:	cd 01       	movw	r24, r26
    9c7a:	d9 01       	movw	r26, r18
    9c7c:	ae 17       	cp	r26, r30
    9c7e:	bf 07       	cpc	r27, r31
    9c80:	48 f4       	brcc	.+18     	; 0x9c94 <free+0x64>
    9c82:	12 96       	adiw	r26, 0x02	; 2
    9c84:	2d 91       	ld	r18, X+
    9c86:	3c 91       	ld	r19, X
    9c88:	13 97       	sbiw	r26, 0x03	; 3
    9c8a:	21 15       	cp	r18, r1
    9c8c:	31 05       	cpc	r19, r1
    9c8e:	a1 f7       	brne	.-24     	; 0x9c78 <free+0x48>
    9c90:	cd 01       	movw	r24, r26
    9c92:	21 c0       	rjmp	.+66     	; 0x9cd6 <free+0xa6>
    9c94:	b3 83       	std	Z+3, r27	; 0x03
    9c96:	a2 83       	std	Z+2, r26	; 0x02
    9c98:	ef 01       	movw	r28, r30
    9c9a:	49 91       	ld	r20, Y+
    9c9c:	59 91       	ld	r21, Y+
    9c9e:	9e 01       	movw	r18, r28
    9ca0:	24 0f       	add	r18, r20
    9ca2:	35 1f       	adc	r19, r21
    9ca4:	a2 17       	cp	r26, r18
    9ca6:	b3 07       	cpc	r27, r19
    9ca8:	79 f4       	brne	.+30     	; 0x9cc8 <free+0x98>
    9caa:	2d 91       	ld	r18, X+
    9cac:	3c 91       	ld	r19, X
    9cae:	11 97       	sbiw	r26, 0x01	; 1
    9cb0:	24 0f       	add	r18, r20
    9cb2:	35 1f       	adc	r19, r21
    9cb4:	2e 5f       	subi	r18, 0xFE	; 254
    9cb6:	3f 4f       	sbci	r19, 0xFF	; 255
    9cb8:	31 83       	std	Z+1, r19	; 0x01
    9cba:	20 83       	st	Z, r18
    9cbc:	12 96       	adiw	r26, 0x02	; 2
    9cbe:	2d 91       	ld	r18, X+
    9cc0:	3c 91       	ld	r19, X
    9cc2:	13 97       	sbiw	r26, 0x03	; 3
    9cc4:	33 83       	std	Z+3, r19	; 0x03
    9cc6:	22 83       	std	Z+2, r18	; 0x02
    9cc8:	00 97       	sbiw	r24, 0x00	; 0
    9cca:	29 f4       	brne	.+10     	; 0x9cd6 <free+0xa6>
    9ccc:	f0 93 02 08 	sts	0x0802, r31
    9cd0:	e0 93 01 08 	sts	0x0801, r30
    9cd4:	43 c0       	rjmp	.+134    	; 0x9d5c <free+0x12c>
    9cd6:	dc 01       	movw	r26, r24
    9cd8:	13 96       	adiw	r26, 0x03	; 3
    9cda:	fc 93       	st	X, r31
    9cdc:	ee 93       	st	-X, r30
    9cde:	12 97       	sbiw	r26, 0x02	; 2
    9ce0:	4d 91       	ld	r20, X+
    9ce2:	5d 91       	ld	r21, X+
    9ce4:	a4 0f       	add	r26, r20
    9ce6:	b5 1f       	adc	r27, r21
    9ce8:	ea 17       	cp	r30, r26
    9cea:	fb 07       	cpc	r31, r27
    9cec:	69 f4       	brne	.+26     	; 0x9d08 <free+0xd8>
    9cee:	20 81       	ld	r18, Z
    9cf0:	31 81       	ldd	r19, Z+1	; 0x01
    9cf2:	24 0f       	add	r18, r20
    9cf4:	35 1f       	adc	r19, r21
    9cf6:	2e 5f       	subi	r18, 0xFE	; 254
    9cf8:	3f 4f       	sbci	r19, 0xFF	; 255
    9cfa:	ec 01       	movw	r28, r24
    9cfc:	39 83       	std	Y+1, r19	; 0x01
    9cfe:	28 83       	st	Y, r18
    9d00:	22 81       	ldd	r18, Z+2	; 0x02
    9d02:	33 81       	ldd	r19, Z+3	; 0x03
    9d04:	3b 83       	std	Y+3, r19	; 0x03
    9d06:	2a 83       	std	Y+2, r18	; 0x02
    9d08:	e0 e0       	ldi	r30, 0x00	; 0
    9d0a:	f0 e0       	ldi	r31, 0x00	; 0
    9d0c:	02 c0       	rjmp	.+4      	; 0x9d12 <free+0xe2>
    9d0e:	fb 01       	movw	r30, r22
    9d10:	bc 01       	movw	r22, r24
    9d12:	db 01       	movw	r26, r22
    9d14:	12 96       	adiw	r26, 0x02	; 2
    9d16:	8d 91       	ld	r24, X+
    9d18:	9c 91       	ld	r25, X
    9d1a:	13 97       	sbiw	r26, 0x03	; 3
    9d1c:	00 97       	sbiw	r24, 0x00	; 0
    9d1e:	b9 f7       	brne	.-18     	; 0x9d0e <free+0xde>
    9d20:	9b 01       	movw	r18, r22
    9d22:	2e 5f       	subi	r18, 0xFE	; 254
    9d24:	3f 4f       	sbci	r19, 0xFF	; 255
    9d26:	8d 91       	ld	r24, X+
    9d28:	9c 91       	ld	r25, X
    9d2a:	11 97       	sbiw	r26, 0x01	; 1
    9d2c:	82 0f       	add	r24, r18
    9d2e:	93 1f       	adc	r25, r19
    9d30:	40 91 ff 07 	lds	r20, 0x07FF
    9d34:	50 91 00 08 	lds	r21, 0x0800
    9d38:	48 17       	cp	r20, r24
    9d3a:	59 07       	cpc	r21, r25
    9d3c:	79 f4       	brne	.+30     	; 0x9d5c <free+0x12c>
    9d3e:	30 97       	sbiw	r30, 0x00	; 0
    9d40:	29 f4       	brne	.+10     	; 0x9d4c <free+0x11c>
    9d42:	10 92 02 08 	sts	0x0802, r1
    9d46:	10 92 01 08 	sts	0x0801, r1
    9d4a:	02 c0       	rjmp	.+4      	; 0x9d50 <free+0x120>
    9d4c:	13 82       	std	Z+3, r1	; 0x03
    9d4e:	12 82       	std	Z+2, r1	; 0x02
    9d50:	22 50       	subi	r18, 0x02	; 2
    9d52:	30 40       	sbci	r19, 0x00	; 0
    9d54:	30 93 00 08 	sts	0x0800, r19
    9d58:	20 93 ff 07 	sts	0x07FF, r18
    9d5c:	df 91       	pop	r29
    9d5e:	cf 91       	pop	r28
    9d60:	08 95       	ret

00009d62 <memset>:
    9d62:	dc 01       	movw	r26, r24
    9d64:	01 c0       	rjmp	.+2      	; 0x9d68 <memset+0x6>
    9d66:	6d 93       	st	X+, r22
    9d68:	41 50       	subi	r20, 0x01	; 1
    9d6a:	50 40       	sbci	r21, 0x00	; 0
    9d6c:	e0 f7       	brcc	.-8      	; 0x9d66 <memset+0x4>
    9d6e:	08 95       	ret

00009d70 <_exit>:
    9d70:	f8 94       	cli

00009d72 <__stop_program>:
    9d72:	ff cf       	rjmp	.-2      	; 0x9d72 <__stop_program>
