# Reading pref.tcl
# do pwm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm\ mejorado {C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/pwm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Jul 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado" C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/pwm.v 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 21:26:31 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm\ mejorado {C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/timer_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Jul 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado" C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/timer_input.v 
# -- Compiling module timer_input
# 
# Top level modules:
# 	timer_input
# End time: 21:26:31 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm\ mejorado {C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/pwm_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Jul 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado" C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/pwm_tb.v 
# -- Compiling module pwm_tb
# 
# Top level modules:
# 	pwm_tb
# End time: 21:26:31 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  pwm_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" pwm_tb 
# Start time: 21:26:31 on Jul 09,2021
# Loading work.pwm_tb
# Loading work.pwm
# Loading work.timer_input
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/pwm_tb.v(27)
#    Time: 3584 us  Iteration: 0  Instance: /pwm_tb
# Break in Module pwm_tb at C:/Users/andre/Documents/GitHub/wp01-testvga-grupo-6/pwm mejorado/pwm_tb.v line 27
# End time: 21:39:14 on Jul 09,2021, Elapsed time: 0:12:43
# Errors: 0, Warnings: 0
