|fpga
CLOCK_50 => CLOCK_50.IN3
KEY[0] => _.IN1
KEY[1] => _.IN1
KEY[2] => _.IN1
KEY[3] => pll_rst.IN2
KEY[3] => _.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
LEDG[0] << fpga_core:core_inst.ledg
LEDG[1] << fpga_core:core_inst.ledg
LEDG[2] << fpga_core:core_inst.ledg
LEDG[3] << fpga_core:core_inst.ledg
LEDG[4] << fpga_core:core_inst.ledg
LEDG[5] << fpga_core:core_inst.ledg
LEDG[6] << fpga_core:core_inst.ledg
LEDG[7] << fpga_core:core_inst.ledg
LEDG[8] << fpga_core:core_inst.ledg
LEDR[0] << fpga_core:core_inst.ledr
LEDR[1] << fpga_core:core_inst.ledr
LEDR[2] << fpga_core:core_inst.ledr
LEDR[3] << fpga_core:core_inst.ledr
LEDR[4] << fpga_core:core_inst.ledr
LEDR[5] << fpga_core:core_inst.ledr
LEDR[6] << fpga_core:core_inst.ledr
LEDR[7] << fpga_core:core_inst.ledr
LEDR[8] << fpga_core:core_inst.ledr
LEDR[9] << fpga_core:core_inst.ledr
LEDR[10] << fpga_core:core_inst.ledr
LEDR[11] << fpga_core:core_inst.ledr
LEDR[12] << fpga_core:core_inst.ledr
LEDR[13] << fpga_core:core_inst.ledr
LEDR[14] << fpga_core:core_inst.ledr
LEDR[15] << fpga_core:core_inst.ledr
LEDR[16] << fpga_core:core_inst.ledr
LEDR[17] << fpga_core:core_inst.ledr
HEX0[0] << fpga_core:core_inst.hex0
HEX0[1] << fpga_core:core_inst.hex0
HEX0[2] << fpga_core:core_inst.hex0
HEX0[3] << fpga_core:core_inst.hex0
HEX0[4] << fpga_core:core_inst.hex0
HEX0[5] << fpga_core:core_inst.hex0
HEX0[6] << fpga_core:core_inst.hex0
HEX1[0] << fpga_core:core_inst.hex1
HEX1[1] << fpga_core:core_inst.hex1
HEX1[2] << fpga_core:core_inst.hex1
HEX1[3] << fpga_core:core_inst.hex1
HEX1[4] << fpga_core:core_inst.hex1
HEX1[5] << fpga_core:core_inst.hex1
HEX1[6] << fpga_core:core_inst.hex1
HEX2[0] << fpga_core:core_inst.hex2
HEX2[1] << fpga_core:core_inst.hex2
HEX2[2] << fpga_core:core_inst.hex2
HEX2[3] << fpga_core:core_inst.hex2
HEX2[4] << fpga_core:core_inst.hex2
HEX2[5] << fpga_core:core_inst.hex2
HEX2[6] << fpga_core:core_inst.hex2
HEX3[0] << fpga_core:core_inst.hex3
HEX3[1] << fpga_core:core_inst.hex3
HEX3[2] << fpga_core:core_inst.hex3
HEX3[3] << fpga_core:core_inst.hex3
HEX3[4] << fpga_core:core_inst.hex3
HEX3[5] << fpga_core:core_inst.hex3
HEX3[6] << fpga_core:core_inst.hex3
HEX4[0] << fpga_core:core_inst.hex4
HEX4[1] << fpga_core:core_inst.hex4
HEX4[2] << fpga_core:core_inst.hex4
HEX4[3] << fpga_core:core_inst.hex4
HEX4[4] << fpga_core:core_inst.hex4
HEX4[5] << fpga_core:core_inst.hex4
HEX4[6] << fpga_core:core_inst.hex4
HEX5[0] << fpga_core:core_inst.hex5
HEX5[1] << fpga_core:core_inst.hex5
HEX5[2] << fpga_core:core_inst.hex5
HEX5[3] << fpga_core:core_inst.hex5
HEX5[4] << fpga_core:core_inst.hex5
HEX5[5] << fpga_core:core_inst.hex5
HEX5[6] << fpga_core:core_inst.hex5
HEX6[0] << fpga_core:core_inst.hex6
HEX6[1] << fpga_core:core_inst.hex6
HEX6[2] << fpga_core:core_inst.hex6
HEX6[3] << fpga_core:core_inst.hex6
HEX6[4] << fpga_core:core_inst.hex6
HEX6[5] << fpga_core:core_inst.hex6
HEX6[6] << fpga_core:core_inst.hex6
HEX7[0] << fpga_core:core_inst.hex7
HEX7[1] << fpga_core:core_inst.hex7
HEX7[2] << fpga_core:core_inst.hex7
HEX7[3] << fpga_core:core_inst.hex7
HEX7[4] << fpga_core:core_inst.hex7
HEX7[5] << fpga_core:core_inst.hex7
HEX7[6] << fpga_core:core_inst.hex7
GPIO[0] << fpga_core:core_inst.gpio
GPIO[1] << fpga_core:core_inst.gpio
GPIO[2] << fpga_core:core_inst.gpio
GPIO[3] << fpga_core:core_inst.gpio
GPIO[4] << fpga_core:core_inst.gpio
GPIO[5] << fpga_core:core_inst.gpio
GPIO[6] << fpga_core:core_inst.gpio
GPIO[7] << fpga_core:core_inst.gpio
GPIO[8] << fpga_core:core_inst.gpio
GPIO[9] << fpga_core:core_inst.gpio
GPIO[10] << fpga_core:core_inst.gpio
GPIO[11] << fpga_core:core_inst.gpio
GPIO[12] << fpga_core:core_inst.gpio
GPIO[13] << fpga_core:core_inst.gpio
GPIO[14] << fpga_core:core_inst.gpio
GPIO[15] << fpga_core:core_inst.gpio
GPIO[16] << fpga_core:core_inst.gpio
GPIO[17] << fpga_core:core_inst.gpio
GPIO[18] << fpga_core:core_inst.gpio
GPIO[19] << fpga_core:core_inst.gpio
GPIO[20] << fpga_core:core_inst.gpio
GPIO[21] << fpga_core:core_inst.gpio
GPIO[22] << fpga_core:core_inst.gpio
GPIO[23] << fpga_core:core_inst.gpio
GPIO[24] << fpga_core:core_inst.gpio
GPIO[25] << fpga_core:core_inst.gpio
GPIO[26] << fpga_core:core_inst.gpio
GPIO[27] << fpga_core:core_inst.gpio
GPIO[28] << fpga_core:core_inst.gpio
GPIO[29] << fpga_core:core_inst.gpio
GPIO[30] << fpga_core:core_inst.gpio
GPIO[31] << fpga_core:core_inst.gpio
GPIO[32] << fpga_core:core_inst.gpio
GPIO[33] << fpga_core:core_inst.gpio
GPIO[34] << fpga_core:core_inst.gpio
GPIO[35] << fpga_core:core_inst.gpio
ENET0_GTX_CLK << fpga_core:core_inst.phy0_tx_clk
ENET0_TX_DATA[0] << fpga_core:core_inst.phy0_txd
ENET0_TX_DATA[1] << fpga_core:core_inst.phy0_txd
ENET0_TX_DATA[2] << fpga_core:core_inst.phy0_txd
ENET0_TX_DATA[3] << fpga_core:core_inst.phy0_txd
ENET0_TX_EN << fpga_core:core_inst.phy0_tx_ctl
ENET0_RX_CLK => ENET0_RX_CLK.IN1
ENET0_RX_DATA[0] => ENET0_RX_DATA[0].IN1
ENET0_RX_DATA[1] => ENET0_RX_DATA[1].IN1
ENET0_RX_DATA[2] => ENET0_RX_DATA[2].IN1
ENET0_RX_DATA[3] => ENET0_RX_DATA[3].IN1
ENET0_RX_DV => ENET0_RX_DV.IN1
ENET0_RST_N << fpga_core:core_inst.phy0_reset_n
ENET0_INT_N => ENET0_INT_N.IN1
ENET1_GTX_CLK << fpga_core:core_inst.phy1_tx_clk
ENET1_TX_DATA[0] << fpga_core:core_inst.phy1_txd
ENET1_TX_DATA[1] << fpga_core:core_inst.phy1_txd
ENET1_TX_DATA[2] << fpga_core:core_inst.phy1_txd
ENET1_TX_DATA[3] << fpga_core:core_inst.phy1_txd
ENET1_TX_EN << fpga_core:core_inst.phy1_tx_ctl
ENET1_RX_CLK => ENET1_RX_CLK.IN1
ENET1_RX_DATA[0] => ENET1_RX_DATA[0].IN1
ENET1_RX_DATA[1] => ENET1_RX_DATA[1].IN1
ENET1_RX_DATA[2] => ENET1_RX_DATA[2].IN1
ENET1_RX_DATA[3] => ENET1_RX_DATA[3].IN1
ENET1_RX_DV => ENET1_RX_DV.IN1
ENET1_RST_N << fpga_core:core_inst.phy1_reset_n
ENET1_INT_N => ENET1_INT_N.IN1
UART_TXD << fpga_core:core_inst.uart_tx
UART_RXD => UART_RXD.IN1
DRAM_ADDR[0] << fpga_core:core_inst.dram_addr
DRAM_ADDR[1] << fpga_core:core_inst.dram_addr
DRAM_ADDR[2] << fpga_core:core_inst.dram_addr
DRAM_ADDR[3] << fpga_core:core_inst.dram_addr
DRAM_ADDR[4] << fpga_core:core_inst.dram_addr
DRAM_ADDR[5] << fpga_core:core_inst.dram_addr
DRAM_ADDR[6] << fpga_core:core_inst.dram_addr
DRAM_ADDR[7] << fpga_core:core_inst.dram_addr
DRAM_ADDR[8] << fpga_core:core_inst.dram_addr
DRAM_ADDR[9] << fpga_core:core_inst.dram_addr
DRAM_ADDR[10] << fpga_core:core_inst.dram_addr
DRAM_ADDR[11] << fpga_core:core_inst.dram_addr
DRAM_ADDR[12] << fpga_core:core_inst.dram_addr
DRAM_BA[0] << fpga_core:core_inst.dram_bank
DRAM_BA[1] << fpga_core:core_inst.dram_bank
DRAM_CAS_N << fpga_core:core_inst.dram_cas_n
DRAM_CKE << fpga_core:core_inst.dram_cke
DRAM_CLK << fpga_core:core_inst.dram_clk
DRAM_CS_N << fpga_core:core_inst.dram_cs_n
DRAM_DQ[0] <> fpga_core:core_inst.dram_dq
DRAM_DQ[1] <> fpga_core:core_inst.dram_dq
DRAM_DQ[2] <> fpga_core:core_inst.dram_dq
DRAM_DQ[3] <> fpga_core:core_inst.dram_dq
DRAM_DQ[4] <> fpga_core:core_inst.dram_dq
DRAM_DQ[5] <> fpga_core:core_inst.dram_dq
DRAM_DQ[6] <> fpga_core:core_inst.dram_dq
DRAM_DQ[7] <> fpga_core:core_inst.dram_dq
DRAM_DQ[8] <> fpga_core:core_inst.dram_dq
DRAM_DQ[9] <> fpga_core:core_inst.dram_dq
DRAM_DQ[10] <> fpga_core:core_inst.dram_dq
DRAM_DQ[11] <> fpga_core:core_inst.dram_dq
DRAM_DQ[12] <> fpga_core:core_inst.dram_dq
DRAM_DQ[13] <> fpga_core:core_inst.dram_dq
DRAM_DQ[14] <> fpga_core:core_inst.dram_dq
DRAM_DQ[15] <> fpga_core:core_inst.dram_dq
DRAM_DQ[16] <> fpga_core:core_inst.dram_dq
DRAM_DQ[17] <> fpga_core:core_inst.dram_dq
DRAM_DQ[18] <> fpga_core:core_inst.dram_dq
DRAM_DQ[19] <> fpga_core:core_inst.dram_dq
DRAM_DQ[20] <> fpga_core:core_inst.dram_dq
DRAM_DQ[21] <> fpga_core:core_inst.dram_dq
DRAM_DQ[22] <> fpga_core:core_inst.dram_dq
DRAM_DQ[23] <> fpga_core:core_inst.dram_dq
DRAM_DQ[24] <> fpga_core:core_inst.dram_dq
DRAM_DQ[25] <> fpga_core:core_inst.dram_dq
DRAM_DQ[26] <> fpga_core:core_inst.dram_dq
DRAM_DQ[27] <> fpga_core:core_inst.dram_dq
DRAM_DQ[28] <> fpga_core:core_inst.dram_dq
DRAM_DQ[29] <> fpga_core:core_inst.dram_dq
DRAM_DQ[30] <> fpga_core:core_inst.dram_dq
DRAM_DQ[31] <> fpga_core:core_inst.dram_dq
DRAM_DQM[0] << fpga_core:core_inst.dram_dqm
DRAM_DQM[1] << fpga_core:core_inst.dram_dqm
DRAM_DQM[2] << fpga_core:core_inst.dram_dqm
DRAM_DQM[3] << fpga_core:core_inst.dram_dqm
DRAM_RAS_N << fpga_core:core_inst.dram_ras_n
DRAM_WE_N << fpga_core:core_inst.dram_we_n


|fpga|altpll:altpll_component
inclk[0] => altpll_chi2:auto_generated.inclk[0]
inclk[1] => altpll_chi2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_chi2:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_chi2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fpga|altpll:altpll_component|altpll_chi2:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|fpga|sync_reset:sync_reset_inst
clk => sync_reg[0].CLK
clk => sync_reg[1].CLK
clk => sync_reg[2].CLK
clk => sync_reg[3].CLK
rst => sync_reg[0].PRESET
rst => sync_reg[1].PRESET
rst => sync_reg[2].PRESET
rst => sync_reg[3].PRESET
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|fpga|debounce_switch:debounce_switch_inst
clk => debounce_reg[0][0].CLK
clk => debounce_reg[0][1].CLK
clk => debounce_reg[0][2].CLK
clk => debounce_reg[0][3].CLK
clk => debounce_reg[1][0].CLK
clk => debounce_reg[1][1].CLK
clk => debounce_reg[1][2].CLK
clk => debounce_reg[1][3].CLK
clk => debounce_reg[2][0].CLK
clk => debounce_reg[2][1].CLK
clk => debounce_reg[2][2].CLK
clk => debounce_reg[2][3].CLK
clk => debounce_reg[3][0].CLK
clk => debounce_reg[3][1].CLK
clk => debounce_reg[3][2].CLK
clk => debounce_reg[3][3].CLK
clk => debounce_reg[4][0].CLK
clk => debounce_reg[4][1].CLK
clk => debounce_reg[4][2].CLK
clk => debounce_reg[4][3].CLK
clk => debounce_reg[5][0].CLK
clk => debounce_reg[5][1].CLK
clk => debounce_reg[5][2].CLK
clk => debounce_reg[5][3].CLK
clk => debounce_reg[6][0].CLK
clk => debounce_reg[6][1].CLK
clk => debounce_reg[6][2].CLK
clk => debounce_reg[6][3].CLK
clk => debounce_reg[7][0].CLK
clk => debounce_reg[7][1].CLK
clk => debounce_reg[7][2].CLK
clk => debounce_reg[7][3].CLK
clk => debounce_reg[8][0].CLK
clk => debounce_reg[8][1].CLK
clk => debounce_reg[8][2].CLK
clk => debounce_reg[8][3].CLK
clk => debounce_reg[9][0].CLK
clk => debounce_reg[9][1].CLK
clk => debounce_reg[9][2].CLK
clk => debounce_reg[9][3].CLK
clk => debounce_reg[10][0].CLK
clk => debounce_reg[10][1].CLK
clk => debounce_reg[10][2].CLK
clk => debounce_reg[10][3].CLK
clk => debounce_reg[11][0].CLK
clk => debounce_reg[11][1].CLK
clk => debounce_reg[11][2].CLK
clk => debounce_reg[11][3].CLK
clk => debounce_reg[12][0].CLK
clk => debounce_reg[12][1].CLK
clk => debounce_reg[12][2].CLK
clk => debounce_reg[12][3].CLK
clk => debounce_reg[13][0].CLK
clk => debounce_reg[13][1].CLK
clk => debounce_reg[13][2].CLK
clk => debounce_reg[13][3].CLK
clk => debounce_reg[14][0].CLK
clk => debounce_reg[14][1].CLK
clk => debounce_reg[14][2].CLK
clk => debounce_reg[14][3].CLK
clk => debounce_reg[15][0].CLK
clk => debounce_reg[15][1].CLK
clk => debounce_reg[15][2].CLK
clk => debounce_reg[15][3].CLK
clk => debounce_reg[16][0].CLK
clk => debounce_reg[16][1].CLK
clk => debounce_reg[16][2].CLK
clk => debounce_reg[16][3].CLK
clk => debounce_reg[17][0].CLK
clk => debounce_reg[17][1].CLK
clk => debounce_reg[17][2].CLK
clk => debounce_reg[17][3].CLK
clk => debounce_reg[18][0].CLK
clk => debounce_reg[18][1].CLK
clk => debounce_reg[18][2].CLK
clk => debounce_reg[18][3].CLK
clk => debounce_reg[19][0].CLK
clk => debounce_reg[19][1].CLK
clk => debounce_reg[19][2].CLK
clk => debounce_reg[19][3].CLK
clk => debounce_reg[20][0].CLK
clk => debounce_reg[20][1].CLK
clk => debounce_reg[20][2].CLK
clk => debounce_reg[20][3].CLK
clk => debounce_reg[21][0].CLK
clk => debounce_reg[21][1].CLK
clk => debounce_reg[21][2].CLK
clk => debounce_reg[21][3].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => cnt_reg[0].CLK
clk => cnt_reg[1].CLK
clk => cnt_reg[2].CLK
clk => cnt_reg[3].CLK
clk => cnt_reg[4].CLK
clk => cnt_reg[5].CLK
clk => cnt_reg[6].CLK
clk => cnt_reg[7].CLK
clk => cnt_reg[8].CLK
clk => cnt_reg[9].CLK
clk => cnt_reg[10].CLK
clk => cnt_reg[11].CLK
clk => cnt_reg[12].CLK
clk => cnt_reg[13].CLK
clk => cnt_reg[14].CLK
clk => cnt_reg[15].CLK
clk => cnt_reg[16].CLK
clk => cnt_reg[17].CLK
clk => cnt_reg[18].CLK
clk => cnt_reg[19].CLK
clk => cnt_reg[20].CLK
clk => cnt_reg[21].CLK
clk => cnt_reg[22].CLK
clk => cnt_reg[23].CLK
rst => debounce_reg[0][0].ACLR
rst => debounce_reg[0][1].ACLR
rst => debounce_reg[0][2].ACLR
rst => debounce_reg[0][3].ACLR
rst => debounce_reg[1][0].ACLR
rst => debounce_reg[1][1].ACLR
rst => debounce_reg[1][2].ACLR
rst => debounce_reg[1][3].ACLR
rst => debounce_reg[2][0].ACLR
rst => debounce_reg[2][1].ACLR
rst => debounce_reg[2][2].ACLR
rst => debounce_reg[2][3].ACLR
rst => debounce_reg[3][0].ACLR
rst => debounce_reg[3][1].ACLR
rst => debounce_reg[3][2].ACLR
rst => debounce_reg[3][3].ACLR
rst => debounce_reg[4][0].ACLR
rst => debounce_reg[4][1].ACLR
rst => debounce_reg[4][2].ACLR
rst => debounce_reg[4][3].ACLR
rst => debounce_reg[5][0].ACLR
rst => debounce_reg[5][1].ACLR
rst => debounce_reg[5][2].ACLR
rst => debounce_reg[5][3].ACLR
rst => debounce_reg[6][0].ACLR
rst => debounce_reg[6][1].ACLR
rst => debounce_reg[6][2].ACLR
rst => debounce_reg[6][3].ACLR
rst => debounce_reg[7][0].ACLR
rst => debounce_reg[7][1].ACLR
rst => debounce_reg[7][2].ACLR
rst => debounce_reg[7][3].ACLR
rst => debounce_reg[8][0].ACLR
rst => debounce_reg[8][1].ACLR
rst => debounce_reg[8][2].ACLR
rst => debounce_reg[8][3].ACLR
rst => debounce_reg[9][0].ACLR
rst => debounce_reg[9][1].ACLR
rst => debounce_reg[9][2].ACLR
rst => debounce_reg[9][3].ACLR
rst => debounce_reg[10][0].ACLR
rst => debounce_reg[10][1].ACLR
rst => debounce_reg[10][2].ACLR
rst => debounce_reg[10][3].ACLR
rst => debounce_reg[11][0].ACLR
rst => debounce_reg[11][1].ACLR
rst => debounce_reg[11][2].ACLR
rst => debounce_reg[11][3].ACLR
rst => debounce_reg[12][0].ACLR
rst => debounce_reg[12][1].ACLR
rst => debounce_reg[12][2].ACLR
rst => debounce_reg[12][3].ACLR
rst => debounce_reg[13][0].ACLR
rst => debounce_reg[13][1].ACLR
rst => debounce_reg[13][2].ACLR
rst => debounce_reg[13][3].ACLR
rst => debounce_reg[14][0].ACLR
rst => debounce_reg[14][1].ACLR
rst => debounce_reg[14][2].ACLR
rst => debounce_reg[14][3].ACLR
rst => debounce_reg[15][0].ACLR
rst => debounce_reg[15][1].ACLR
rst => debounce_reg[15][2].ACLR
rst => debounce_reg[15][3].ACLR
rst => debounce_reg[16][0].ACLR
rst => debounce_reg[16][1].ACLR
rst => debounce_reg[16][2].ACLR
rst => debounce_reg[16][3].ACLR
rst => debounce_reg[17][0].ACLR
rst => debounce_reg[17][1].ACLR
rst => debounce_reg[17][2].ACLR
rst => debounce_reg[17][3].ACLR
rst => debounce_reg[18][0].ACLR
rst => debounce_reg[18][1].ACLR
rst => debounce_reg[18][2].ACLR
rst => debounce_reg[18][3].ACLR
rst => debounce_reg[19][0].ACLR
rst => debounce_reg[19][1].ACLR
rst => debounce_reg[19][2].ACLR
rst => debounce_reg[19][3].ACLR
rst => debounce_reg[20][0].ACLR
rst => debounce_reg[20][1].ACLR
rst => debounce_reg[20][2].ACLR
rst => debounce_reg[20][3].ACLR
rst => debounce_reg[21][0].ACLR
rst => debounce_reg[21][1].ACLR
rst => debounce_reg[21][2].ACLR
rst => debounce_reg[21][3].ACLR
rst => state[0].ACLR
rst => state[1].ACLR
rst => state[2].ACLR
rst => state[3].ACLR
rst => state[4].ACLR
rst => state[5].ACLR
rst => state[6].ACLR
rst => state[7].ACLR
rst => state[8].ACLR
rst => state[9].ACLR
rst => state[10].ACLR
rst => state[11].ACLR
rst => state[12].ACLR
rst => state[13].ACLR
rst => state[14].ACLR
rst => state[15].ACLR
rst => state[16].ACLR
rst => state[17].ACLR
rst => state[18].ACLR
rst => state[19].ACLR
rst => state[20].ACLR
rst => state[21].ACLR
rst => cnt_reg[0].ACLR
rst => cnt_reg[1].ACLR
rst => cnt_reg[2].ACLR
rst => cnt_reg[3].ACLR
rst => cnt_reg[4].ACLR
rst => cnt_reg[5].ACLR
rst => cnt_reg[6].ACLR
rst => cnt_reg[7].ACLR
rst => cnt_reg[8].ACLR
rst => cnt_reg[9].ACLR
rst => cnt_reg[10].ACLR
rst => cnt_reg[11].ACLR
rst => cnt_reg[12].ACLR
rst => cnt_reg[13].ACLR
rst => cnt_reg[14].ACLR
rst => cnt_reg[15].ACLR
rst => cnt_reg[16].ACLR
rst => cnt_reg[17].ACLR
rst => cnt_reg[18].ACLR
rst => cnt_reg[19].ACLR
rst => cnt_reg[20].ACLR
rst => cnt_reg[21].ACLR
rst => cnt_reg[22].ACLR
rst => cnt_reg[23].ACLR
in[0] => debounce_reg[0][0].DATAIN
in[1] => debounce_reg[1][0].DATAIN
in[2] => debounce_reg[2][0].DATAIN
in[3] => debounce_reg[3][0].DATAIN
in[4] => debounce_reg[4][0].DATAIN
in[5] => debounce_reg[5][0].DATAIN
in[6] => debounce_reg[6][0].DATAIN
in[7] => debounce_reg[7][0].DATAIN
in[8] => debounce_reg[8][0].DATAIN
in[9] => debounce_reg[9][0].DATAIN
in[10] => debounce_reg[10][0].DATAIN
in[11] => debounce_reg[11][0].DATAIN
in[12] => debounce_reg[12][0].DATAIN
in[13] => debounce_reg[13][0].DATAIN
in[14] => debounce_reg[14][0].DATAIN
in[15] => debounce_reg[15][0].DATAIN
in[16] => debounce_reg[16][0].DATAIN
in[17] => debounce_reg[17][0].DATAIN
in[18] => debounce_reg[18][0].DATAIN
in[19] => debounce_reg[19][0].DATAIN
in[20] => debounce_reg[20][0].DATAIN
in[21] => debounce_reg[21][0].DATAIN
out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst
clk => clk.IN4
clk90 => clk90.IN2
CLK_50 => ~NO_FANOUT~
clk_dram_c => ~NO_FANOUT~
clk_dram => ~NO_FANOUT~
pll_locked_dram => ~NO_FANOUT~
rst => rst.IN4
btn[0] => ~NO_FANOUT~
btn[1] => ~NO_FANOUT~
btn[2] => ~NO_FANOUT~
btn[3] => ~NO_FANOUT~
sw[0] => ~NO_FANOUT~
sw[1] => ~NO_FANOUT~
sw[2] => ~NO_FANOUT~
sw[3] => ~NO_FANOUT~
sw[4] => ~NO_FANOUT~
sw[5] => ~NO_FANOUT~
sw[6] => ~NO_FANOUT~
sw[7] => ~NO_FANOUT~
sw[8] => ~NO_FANOUT~
sw[9] => ~NO_FANOUT~
sw[10] => ~NO_FANOUT~
sw[11] => ~NO_FANOUT~
sw[12] => ~NO_FANOUT~
sw[13] => ~NO_FANOUT~
sw[14] => ~NO_FANOUT~
sw[15] => ~NO_FANOUT~
sw[16] => ~NO_FANOUT~
sw[17] => ~NO_FANOUT~
ledg[0] <= <GND>
ledg[1] <= <GND>
ledg[2] <= <GND>
ledg[3] <= <GND>
ledg[4] <= <GND>
ledg[5] <= <GND>
ledg[6] <= <GND>
ledg[7] <= <GND>
ledg[8] <= <GND>
ledr[0] <= <GND>
ledr[1] <= <GND>
ledr[2] <= <GND>
ledr[3] <= <GND>
ledr[4] <= <GND>
ledr[5] <= <GND>
ledr[6] <= <GND>
ledr[7] <= <GND>
ledr[8] <= <GND>
ledr[9] <= <GND>
ledr[10] <= <GND>
ledr[11] <= <GND>
ledr[12] <= <GND>
ledr[13] <= <GND>
ledr[14] <= <GND>
ledr[15] <= <GND>
ledr[16] <= <GND>
ledr[17] <= <GND>
hex0[0] <= <GND>
hex0[1] <= <GND>
hex0[2] <= <GND>
hex0[3] <= <GND>
hex0[4] <= <GND>
hex0[5] <= <GND>
hex0[6] <= <GND>
hex1[0] <= <GND>
hex1[1] <= <GND>
hex1[2] <= <GND>
hex1[3] <= <GND>
hex1[4] <= <GND>
hex1[5] <= <GND>
hex1[6] <= <GND>
hex2[0] <= <GND>
hex2[1] <= <GND>
hex2[2] <= <GND>
hex2[3] <= <GND>
hex2[4] <= <GND>
hex2[5] <= <GND>
hex2[6] <= <GND>
hex3[0] <= <GND>
hex3[1] <= <GND>
hex3[2] <= <GND>
hex3[3] <= <GND>
hex3[4] <= <GND>
hex3[5] <= <GND>
hex3[6] <= <GND>
hex4[0] <= <GND>
hex4[1] <= <GND>
hex4[2] <= <GND>
hex4[3] <= <GND>
hex4[4] <= <GND>
hex4[5] <= <GND>
hex4[6] <= <GND>
hex5[0] <= <GND>
hex5[1] <= <GND>
hex5[2] <= <GND>
hex5[3] <= <GND>
hex5[4] <= <GND>
hex5[5] <= <GND>
hex5[6] <= <GND>
hex6[0] <= <GND>
hex6[1] <= <GND>
hex6[2] <= <GND>
hex6[3] <= <GND>
hex6[4] <= <GND>
hex6[5] <= <GND>
hex6[6] <= <GND>
hex7[0] <= <GND>
hex7[1] <= <GND>
hex7[2] <= <GND>
hex7[3] <= <GND>
hex7[4] <= <GND>
hex7[5] <= <GND>
hex7[6] <= <GND>
gpio[0] <= <GND>
gpio[1] <= <GND>
gpio[2] <= <GND>
gpio[3] <= <GND>
gpio[4] <= <GND>
gpio[5] <= <GND>
gpio[6] <= <GND>
gpio[7] <= <GND>
gpio[8] <= <GND>
gpio[9] <= <GND>
gpio[10] <= <GND>
gpio[11] <= <GND>
gpio[12] <= <GND>
gpio[13] <= <GND>
gpio[14] <= <GND>
gpio[15] <= <GND>
gpio[16] <= <GND>
gpio[17] <= <GND>
gpio[18] <= <GND>
gpio[19] <= <GND>
gpio[20] <= <GND>
gpio[21] <= <GND>
gpio[22] <= <GND>
gpio[23] <= <GND>
gpio[24] <= <GND>
gpio[25] <= <GND>
gpio[26] <= <GND>
gpio[27] <= <GND>
gpio[28] <= <GND>
gpio[29] <= <GND>
gpio[30] <= <GND>
gpio[31] <= <GND>
gpio[32] <= <GND>
gpio[33] <= <GND>
gpio[34] <= <GND>
gpio[35] <= <GND>
phy0_rx_clk => phy0_rx_clk.IN1
phy0_rxd[0] => phy0_rxd[0].IN1
phy0_rxd[1] => phy0_rxd[1].IN1
phy0_rxd[2] => phy0_rxd[2].IN1
phy0_rxd[3] => phy0_rxd[3].IN1
phy0_rx_ctl => phy0_rx_ctl.IN1
phy0_tx_clk <= eth_mac_1g_rgmii_fifo:eth_mac_inst0.rgmii_tx_clk
phy0_txd[0] <= eth_mac_1g_rgmii_fifo:eth_mac_inst0.rgmii_txd
phy0_txd[1] <= eth_mac_1g_rgmii_fifo:eth_mac_inst0.rgmii_txd
phy0_txd[2] <= eth_mac_1g_rgmii_fifo:eth_mac_inst0.rgmii_txd
phy0_txd[3] <= eth_mac_1g_rgmii_fifo:eth_mac_inst0.rgmii_txd
phy0_tx_ctl <= eth_mac_1g_rgmii_fifo:eth_mac_inst0.rgmii_tx_ctl
phy0_reset_n <= rst.DB_MAX_OUTPUT_PORT_TYPE
phy0_int_n => ~NO_FANOUT~
phy1_rx_clk => phy1_rx_clk.IN1
phy1_rxd[0] => phy1_rxd[0].IN1
phy1_rxd[1] => phy1_rxd[1].IN1
phy1_rxd[2] => phy1_rxd[2].IN1
phy1_rxd[3] => phy1_rxd[3].IN1
phy1_rx_ctl => phy1_rx_ctl.IN1
phy1_tx_clk <= eth_mac_1g_rgmii_fifo:eth_mac_inst1.rgmii_tx_clk
phy1_txd[0] <= eth_mac_1g_rgmii_fifo:eth_mac_inst1.rgmii_txd
phy1_txd[1] <= eth_mac_1g_rgmii_fifo:eth_mac_inst1.rgmii_txd
phy1_txd[2] <= eth_mac_1g_rgmii_fifo:eth_mac_inst1.rgmii_txd
phy1_txd[3] <= eth_mac_1g_rgmii_fifo:eth_mac_inst1.rgmii_txd
phy1_tx_ctl <= eth_mac_1g_rgmii_fifo:eth_mac_inst1.rgmii_tx_ctl
phy1_reset_n <= rst.DB_MAX_OUTPUT_PORT_TYPE
phy1_int_n => ~NO_FANOUT~
uart_tx <= <GND>
uart_rx => ~NO_FANOUT~
dram_addr[0] <= <GND>
dram_addr[1] <= <GND>
dram_addr[2] <= <GND>
dram_addr[3] <= <GND>
dram_addr[4] <= <GND>
dram_addr[5] <= <GND>
dram_addr[6] <= <GND>
dram_addr[7] <= <GND>
dram_addr[8] <= <GND>
dram_addr[9] <= <GND>
dram_addr[10] <= <GND>
dram_addr[11] <= <GND>
dram_addr[12] <= <GND>
dram_bank[0] <= <GND>
dram_bank[1] <= <GND>
dram_cas_n <= <GND>
dram_ras_n <= <GND>
dram_cke <= <GND>
dram_clk <= <GND>
dram_cs_n <= <GND>
dram_dq[0] <> <UNC>
dram_dq[1] <> <UNC>
dram_dq[2] <> <UNC>
dram_dq[3] <> <UNC>
dram_dq[4] <> <UNC>
dram_dq[5] <> <UNC>
dram_dq[6] <> <UNC>
dram_dq[7] <> <UNC>
dram_dq[8] <> <UNC>
dram_dq[9] <> <UNC>
dram_dq[10] <> <UNC>
dram_dq[11] <> <UNC>
dram_dq[12] <> <UNC>
dram_dq[13] <> <UNC>
dram_dq[14] <> <UNC>
dram_dq[15] <> <UNC>
dram_dq[16] <> <UNC>
dram_dq[17] <> <UNC>
dram_dq[18] <> <UNC>
dram_dq[19] <> <UNC>
dram_dq[20] <> <UNC>
dram_dq[21] <> <UNC>
dram_dq[22] <> <UNC>
dram_dq[23] <> <UNC>
dram_dq[24] <> <UNC>
dram_dq[25] <> <UNC>
dram_dq[26] <> <UNC>
dram_dq[27] <> <UNC>
dram_dq[28] <> <UNC>
dram_dq[29] <> <UNC>
dram_dq[30] <> <UNC>
dram_dq[31] <> <UNC>
dram_dqm[0] <= <GND>
dram_dqm[1] <= <GND>
dram_dqm[2] <= <GND>
dram_dqm[3] <= <GND>
dram_we_n <= <GND>
ext_sdram_wb_addr_i[0] <= <GND>
ext_sdram_wb_addr_i[1] <= <GND>
ext_sdram_wb_addr_i[2] <= <GND>
ext_sdram_wb_addr_i[3] <= <GND>
ext_sdram_wb_addr_i[4] <= <GND>
ext_sdram_wb_addr_i[5] <= <GND>
ext_sdram_wb_addr_i[6] <= <GND>
ext_sdram_wb_addr_i[7] <= <GND>
ext_sdram_wb_addr_i[8] <= <GND>
ext_sdram_wb_addr_i[9] <= <GND>
ext_sdram_wb_addr_i[10] <= <GND>
ext_sdram_wb_addr_i[11] <= <GND>
ext_sdram_wb_addr_i[12] <= <GND>
ext_sdram_wb_addr_i[13] <= <GND>
ext_sdram_wb_addr_i[14] <= <GND>
ext_sdram_wb_addr_i[15] <= <GND>
ext_sdram_wb_addr_i[16] <= <GND>
ext_sdram_wb_addr_i[17] <= <GND>
ext_sdram_wb_addr_i[18] <= <GND>
ext_sdram_wb_addr_i[19] <= <GND>
ext_sdram_wb_addr_i[20] <= <GND>
ext_sdram_wb_addr_i[21] <= <GND>
ext_sdram_wb_addr_i[22] <= <GND>
ext_sdram_wb_addr_i[23] <= <GND>
ext_sdram_wb_addr_i[24] <= <GND>
ext_sdram_wb_data_i[0] <= <GND>
ext_sdram_wb_data_i[1] <= <GND>
ext_sdram_wb_data_i[2] <= <GND>
ext_sdram_wb_data_i[3] <= <GND>
ext_sdram_wb_data_i[4] <= <GND>
ext_sdram_wb_data_i[5] <= <GND>
ext_sdram_wb_data_i[6] <= <GND>
ext_sdram_wb_data_i[7] <= <GND>
ext_sdram_wb_data_i[8] <= <GND>
ext_sdram_wb_data_i[9] <= <GND>
ext_sdram_wb_data_i[10] <= <GND>
ext_sdram_wb_data_i[11] <= <GND>
ext_sdram_wb_data_i[12] <= <GND>
ext_sdram_wb_data_i[13] <= <GND>
ext_sdram_wb_data_i[14] <= <GND>
ext_sdram_wb_data_i[15] <= <GND>
ext_sdram_wb_data_i[16] <= <GND>
ext_sdram_wb_data_i[17] <= <GND>
ext_sdram_wb_data_i[18] <= <GND>
ext_sdram_wb_data_i[19] <= <GND>
ext_sdram_wb_data_i[20] <= <GND>
ext_sdram_wb_data_i[21] <= <GND>
ext_sdram_wb_data_i[22] <= <GND>
ext_sdram_wb_data_i[23] <= <GND>
ext_sdram_wb_data_i[24] <= <GND>
ext_sdram_wb_data_i[25] <= <GND>
ext_sdram_wb_data_i[26] <= <GND>
ext_sdram_wb_data_i[27] <= <GND>
ext_sdram_wb_data_i[28] <= <GND>
ext_sdram_wb_data_i[29] <= <GND>
ext_sdram_wb_data_i[30] <= <GND>
ext_sdram_wb_data_i[31] <= <GND>
ext_sdram_wb_data_o[0] => ~NO_FANOUT~
ext_sdram_wb_data_o[1] => ~NO_FANOUT~
ext_sdram_wb_data_o[2] => ~NO_FANOUT~
ext_sdram_wb_data_o[3] => ~NO_FANOUT~
ext_sdram_wb_data_o[4] => ~NO_FANOUT~
ext_sdram_wb_data_o[5] => ~NO_FANOUT~
ext_sdram_wb_data_o[6] => ~NO_FANOUT~
ext_sdram_wb_data_o[7] => ~NO_FANOUT~
ext_sdram_wb_data_o[8] => ~NO_FANOUT~
ext_sdram_wb_data_o[9] => ~NO_FANOUT~
ext_sdram_wb_data_o[10] => ~NO_FANOUT~
ext_sdram_wb_data_o[11] => ~NO_FANOUT~
ext_sdram_wb_data_o[12] => ~NO_FANOUT~
ext_sdram_wb_data_o[13] => ~NO_FANOUT~
ext_sdram_wb_data_o[14] => ~NO_FANOUT~
ext_sdram_wb_data_o[15] => ~NO_FANOUT~
ext_sdram_wb_data_o[16] => ~NO_FANOUT~
ext_sdram_wb_data_o[17] => ~NO_FANOUT~
ext_sdram_wb_data_o[18] => ~NO_FANOUT~
ext_sdram_wb_data_o[19] => ~NO_FANOUT~
ext_sdram_wb_data_o[20] => ~NO_FANOUT~
ext_sdram_wb_data_o[21] => ~NO_FANOUT~
ext_sdram_wb_data_o[22] => ~NO_FANOUT~
ext_sdram_wb_data_o[23] => ~NO_FANOUT~
ext_sdram_wb_data_o[24] => ~NO_FANOUT~
ext_sdram_wb_data_o[25] => ~NO_FANOUT~
ext_sdram_wb_data_o[26] => ~NO_FANOUT~
ext_sdram_wb_data_o[27] => ~NO_FANOUT~
ext_sdram_wb_data_o[28] => ~NO_FANOUT~
ext_sdram_wb_data_o[29] => ~NO_FANOUT~
ext_sdram_wb_data_o[30] => ~NO_FANOUT~
ext_sdram_wb_data_o[31] => ~NO_FANOUT~
ext_sdram_wb_we_i <= <GND>
ext_sdram_wb_ack_o => ~NO_FANOUT~
ext_sdram_wb_stb_i <= <GND>
ext_sdram_wb_cyc_i <= <GND>
ext_uart_data[0] <= <GND>
ext_uart_data[1] <= <GND>
ext_uart_data[2] <= <GND>
ext_uart_data[3] <= <GND>
ext_uart_data[4] <= <GND>
ext_uart_data[5] <= <GND>
ext_uart_data[6] <= <GND>
ext_uart_data[7] <= <GND>
ext_uart_valid <= <GND>
ext_uart_ready => ~NO_FANOUT~


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0
gtx_clk => gtx_clk.IN1
gtx_clk90 => gtx_clk90.IN1
gtx_rst => gtx_rst.IN1
logic_clk => logic_clk.IN2
logic_rst => logic_rst.IN2
tx_axis_tdata[0] => tx_axis_tdata[0].IN1
tx_axis_tdata[1] => tx_axis_tdata[1].IN1
tx_axis_tdata[2] => tx_axis_tdata[2].IN1
tx_axis_tdata[3] => tx_axis_tdata[3].IN1
tx_axis_tdata[4] => tx_axis_tdata[4].IN1
tx_axis_tdata[5] => tx_axis_tdata[5].IN1
tx_axis_tdata[6] => tx_axis_tdata[6].IN1
tx_axis_tdata[7] => tx_axis_tdata[7].IN1
tx_axis_tkeep[0] => tx_axis_tkeep[0].IN1
tx_axis_tvalid => tx_axis_tvalid.IN1
tx_axis_tready <= axis_async_fifo_adapter:tx_fifo.s_axis_tready
tx_axis_tlast => tx_axis_tlast.IN1
tx_axis_tuser => tx_axis_tuser.IN1
rx_axis_tdata[0] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[1] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[2] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[3] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[4] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[5] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[6] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[7] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tkeep[0] <= axis_async_fifo_adapter:rx_fifo.m_axis_tkeep
rx_axis_tvalid <= axis_async_fifo_adapter:rx_fifo.m_axis_tvalid
rx_axis_tready => rx_axis_tready.IN1
rx_axis_tlast <= axis_async_fifo_adapter:rx_fifo.m_axis_tlast
rx_axis_tuser <= axis_async_fifo_adapter:rx_fifo.m_axis_tuser
rgmii_rx_clk => rgmii_rx_clk.IN1
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_rx_ctl => rgmii_rx_ctl.IN1
rgmii_tx_clk <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_tx_clk
rgmii_txd[0] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_txd[1] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_txd[2] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_txd[3] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_tx_ctl <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_tx_ctl
tx_error_underflow <= tx_error_underflow.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_overflow <= axis_async_fifo_adapter:tx_fifo.s_status_overflow
tx_fifo_bad_frame <= axis_async_fifo_adapter:tx_fifo.s_status_bad_frame
tx_fifo_good_frame <= axis_async_fifo_adapter:tx_fifo.s_status_good_frame
rx_error_bad_frame <= rx_error_bad_frame.DB_MAX_OUTPUT_PORT_TYPE
rx_error_bad_fcs <= rx_error_bad_fcs.DB_MAX_OUTPUT_PORT_TYPE
rx_fifo_overflow <= axis_async_fifo_adapter:rx_fifo.m_status_overflow
rx_fifo_bad_frame <= axis_async_fifo_adapter:rx_fifo.m_status_bad_frame
rx_fifo_good_frame <= axis_async_fifo_adapter:rx_fifo.m_status_good_frame
speed[0] <= speed_sync_reg_2[0].DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed_sync_reg_2[1].DB_MAX_OUTPUT_PORT_TYPE
ifg_delay[0] => ifg_delay[0].IN1
ifg_delay[1] => ifg_delay[1].IN1
ifg_delay[2] => ifg_delay[2].IN1
ifg_delay[3] => ifg_delay[3].IN1
ifg_delay[4] => ifg_delay[4].IN1
ifg_delay[5] => ifg_delay[5].IN1
ifg_delay[6] => ifg_delay[6].IN1
ifg_delay[7] => ifg_delay[7].IN1


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
gtx_clk => gtx_clk.IN1
gtx_clk90 => gtx_clk90.IN1
gtx_rst => gtx_rst.IN1
rx_clk <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_rx_clk
rx_rst <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_rx_rst
tx_clk <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_tx_clk
tx_rst <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_tx_rst
tx_axis_tdata[0] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[0]
tx_axis_tdata[1] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[1]
tx_axis_tdata[2] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[2]
tx_axis_tdata[3] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[3]
tx_axis_tdata[4] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[4]
tx_axis_tdata[5] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[5]
tx_axis_tdata[6] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[6]
tx_axis_tdata[7] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[7]
tx_axis_tvalid => eth_mac_1g:eth_mac_1g_inst.tx_axis_tvalid
tx_axis_tready <= eth_mac_1g:eth_mac_1g_inst.tx_axis_tready
tx_axis_tlast => eth_mac_1g:eth_mac_1g_inst.tx_axis_tlast
tx_axis_tuser => eth_mac_1g:eth_mac_1g_inst.tx_axis_tuser[0]
rx_axis_tdata[0] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[0]
rx_axis_tdata[1] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[1]
rx_axis_tdata[2] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[2]
rx_axis_tdata[3] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[3]
rx_axis_tdata[4] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[4]
rx_axis_tdata[5] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[5]
rx_axis_tdata[6] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[6]
rx_axis_tdata[7] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[7]
rx_axis_tvalid <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tvalid
rx_axis_tlast <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tlast
rx_axis_tuser <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tuser[0]
rgmii_rx_clk => rgmii_rx_clk.IN1
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_rx_ctl => rgmii_rx_ctl.IN1
rgmii_tx_clk <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_tx_clk
rgmii_txd[0] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_txd[1] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_txd[2] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_txd[3] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_tx_ctl <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_tx_ctl
tx_error_underflow <= eth_mac_1g:eth_mac_1g_inst.tx_error_underflow
rx_error_bad_frame <= eth_mac_1g:eth_mac_1g_inst.rx_error_bad_frame
rx_error_bad_fcs <= eth_mac_1g:eth_mac_1g_inst.rx_error_bad_fcs
speed[0] <= speed[0].DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1].DB_MAX_OUTPUT_PORT_TYPE
ifg_delay[0] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[0]
ifg_delay[1] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[1]
ifg_delay[2] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[2]
ifg_delay[3] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[3]
ifg_delay[4] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[4]
ifg_delay[5] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[5]
ifg_delay[6] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[6]
ifg_delay[7] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[7]


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
clk => oddr:data_oddr_inst.clk
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => count_reg[4].CLK
clk => count_reg[5].CLK
clk => rgmii_tx_clk_fall.CLK
clk => rgmii_tx_clk_2.CLK
clk => rgmii_tx_clk_1.CLK
clk => tx_rst_reg[0].CLK
clk => tx_rst_reg[1].CLK
clk => tx_rst_reg[2].CLK
clk => tx_rst_reg[3].CLK
clk => mac_gmii_tx_clk.DATAIN
clk90 => oddr:clk_oddr_inst.clk
rst => rgmii_tx_clk_1.OUTPUTSELECT
rst => rgmii_tx_clk_2.OUTPUTSELECT
rst => rgmii_tx_clk_fall.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => rx_rst_reg[0].PRESET
rst => rx_rst_reg[1].PRESET
rst => rx_rst_reg[2].PRESET
rst => rx_rst_reg[3].PRESET
rst => tx_rst_reg[0].PRESET
rst => tx_rst_reg[1].PRESET
rst => tx_rst_reg[2].PRESET
rst => tx_rst_reg[3].PRESET
mac_gmii_rx_clk <= ssio_ddr_in:rx_ssio_ddr_inst.output_clk
mac_gmii_rx_rst <= rx_rst_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_rxd[0] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[1] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[2] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[3] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[4] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rxd[5] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rxd[6] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rxd[7] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rx_dv <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rx_er <= mac_gmii_rx_er.DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_tx_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_tx_rst <= tx_rst_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_tx_clk_en <= gmii_clk_en.DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_txd[0] => rgmii_txd_2.DATAB
mac_gmii_txd[0] => rgmii_txd_2[0].DATAB
mac_gmii_txd[0] => oddr:data_oddr_inst.d1[1]
mac_gmii_txd[1] => rgmii_txd_2.DATAB
mac_gmii_txd[1] => rgmii_txd_2[1].DATAB
mac_gmii_txd[1] => oddr:data_oddr_inst.d1[2]
mac_gmii_txd[2] => rgmii_txd_2.DATAB
mac_gmii_txd[2] => rgmii_txd_2[2].DATAB
mac_gmii_txd[2] => oddr:data_oddr_inst.d1[3]
mac_gmii_txd[3] => rgmii_txd_2.DATAB
mac_gmii_txd[3] => rgmii_txd_2[3].DATAB
mac_gmii_txd[3] => oddr:data_oddr_inst.d1[4]
mac_gmii_txd[4] => rgmii_txd_2.DATAA
mac_gmii_txd[5] => rgmii_txd_2.DATAA
mac_gmii_txd[6] => rgmii_txd_2.DATAA
mac_gmii_txd[7] => rgmii_txd_2.DATAA
mac_gmii_tx_en => rgmii_tx_ctl_1.IN0
mac_gmii_tx_en => rgmii_tx_ctl_2.IN0
mac_gmii_tx_en => rgmii_tx_ctl_1.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_2.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_1.IN0
mac_gmii_tx_en => rgmii_tx_ctl_2.IN0
mac_gmii_tx_en => rgmii_tx_ctl_1.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_2.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_2.IN0
mac_gmii_tx_en => rgmii_tx_ctl_1.DATAA
mac_gmii_tx_er => rgmii_tx_ctl_1.IN1
mac_gmii_tx_er => rgmii_tx_ctl_2.IN1
mac_gmii_tx_er => rgmii_tx_ctl_1.IN1
mac_gmii_tx_er => rgmii_tx_ctl_2.IN1
mac_gmii_tx_er => rgmii_tx_ctl_2.IN1
phy_rgmii_rx_clk => phy_rgmii_rx_clk.IN1
phy_rgmii_rxd[0] => phy_rgmii_rxd[0].IN1
phy_rgmii_rxd[1] => phy_rgmii_rxd[1].IN1
phy_rgmii_rxd[2] => phy_rgmii_rxd[2].IN1
phy_rgmii_rxd[3] => phy_rgmii_rxd[3].IN1
phy_rgmii_rx_ctl => phy_rgmii_rx_ctl.IN1
phy_rgmii_tx_clk <= oddr:clk_oddr_inst.q[0]
phy_rgmii_txd[0] <= oddr:data_oddr_inst.q[1]
phy_rgmii_txd[1] <= oddr:data_oddr_inst.q[2]
phy_rgmii_txd[2] <= oddr:data_oddr_inst.q[3]
phy_rgmii_txd[3] <= oddr:data_oddr_inst.q[4]
phy_rgmii_tx_ctl <= oddr:data_oddr_inst.q[0]
speed[0] => Equal2.IN1
speed[0] => Equal3.IN0
speed[1] => Equal2.IN0
speed[1] => Equal3.IN1


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
input_clk => output_clk.IN1
input_d[0] => input_d[0].IN1
input_d[1] => input_d[1].IN1
input_d[2] => input_d[2].IN1
input_d[3] => input_d[3].IN1
input_d[4] => input_d[4].IN1
output_clk <= output_clk.DB_MAX_OUTPUT_PORT_TYPE
output_q1[0] <= iddr:data_iddr_inst.q1
output_q1[1] <= iddr:data_iddr_inst.q1
output_q1[2] <= iddr:data_iddr_inst.q1
output_q1[3] <= iddr:data_iddr_inst.q1
output_q1[4] <= iddr:data_iddr_inst.q1
output_q2[0] <= iddr:data_iddr_inst.q2
output_q2[1] <= iddr:data_iddr_inst.q2
output_q2[2] <= iddr:data_iddr_inst.q2
output_q2[3] <= iddr:data_iddr_inst.q2
output_q2[4] <= iddr:data_iddr_inst.q2


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
clk => clk.IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
q1[0] <= q1_delay[0].DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1_delay[1].DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1_delay[2].DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1_delay[3].DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1_delay[4].DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= altddio_in:altddio_in_inst.dataout_l
q2[1] <= altddio_in:altddio_in_inst.dataout_l
q2[2] <= altddio_in:altddio_in_inst.dataout_l
q2[3] <= altddio_in:altddio_in_inst.dataout_l
q2[4] <= altddio_in:altddio_in_inst.dataout_l


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
datain[0] => ddio_in_b2d:auto_generated.datain[0]
datain[1] => ddio_in_b2d:auto_generated.datain[1]
datain[2] => ddio_in_b2d:auto_generated.datain[2]
datain[3] => ddio_in_b2d:auto_generated.datain[3]
datain[4] => ddio_in_b2d:auto_generated.datain[4]
inclock => ddio_in_b2d:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_b2d:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_b2d:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_b2d:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_b2d:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_b2d:auto_generated.dataout_h[4]
dataout_l[0] <= ddio_in_b2d:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_b2d:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_b2d:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_b2d:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_b2d:auto_generated.dataout_l[4]


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
datain[4] => input_cell_h[4].DATAIN
datain[4] => input_cell_l[4].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_h[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_l[4].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[4].IN0
inclock => input_cell_h[4].CLK
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[4].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
clk => clk.IN1
d1[0] => d1[0].IN1
d2[0] => d2[0].IN1
q[0] <= altddio_out:altddio_out_inst.dataout


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
datain_h[0] => ddio_out_86d:auto_generated.datain_h[0]
datain_l[0] => ddio_out_86d:auto_generated.datain_l[0]
outclock => ddio_out_86d:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_86d:auto_generated.dataout[0]
oe_out[0] <= <GND>


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
clk => clk.IN1
d1[0] => d1[0].IN1
d1[1] => d1[1].IN1
d1[2] => d1[2].IN1
d1[3] => d1[3].IN1
d1[4] => d1[4].IN1
d2[0] => d2[0].IN1
d2[1] => d2[1].IN1
d2[2] => d2[2].IN1
d2[3] => d2[3].IN1
d2[4] => d2[4].IN1
q[0] <= altddio_out:altddio_out_inst.dataout
q[1] <= altddio_out:altddio_out_inst.dataout
q[2] <= altddio_out:altddio_out_inst.dataout
q[3] <= altddio_out:altddio_out_inst.dataout
q[4] <= altddio_out:altddio_out_inst.dataout


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
datain_h[0] => ddio_out_c6d:auto_generated.datain_h[0]
datain_h[1] => ddio_out_c6d:auto_generated.datain_h[1]
datain_h[2] => ddio_out_c6d:auto_generated.datain_h[2]
datain_h[3] => ddio_out_c6d:auto_generated.datain_h[3]
datain_h[4] => ddio_out_c6d:auto_generated.datain_h[4]
datain_l[0] => ddio_out_c6d:auto_generated.datain_l[0]
datain_l[1] => ddio_out_c6d:auto_generated.datain_l[1]
datain_l[2] => ddio_out_c6d:auto_generated.datain_l[2]
datain_l[3] => ddio_out_c6d:auto_generated.datain_l[3]
datain_l[4] => ddio_out_c6d:auto_generated.datain_l[4]
outclock => ddio_out_c6d:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_c6d:auto_generated.dataout[0]
dataout[1] <> ddio_out_c6d:auto_generated.dataout[1]
dataout[2] <> ddio_out_c6d:auto_generated.dataout[2]
dataout[3] <> ddio_out_c6d:auto_generated.dataout[3]
dataout[4] <> ddio_out_c6d:auto_generated.dataout[4]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
rx_clk => rx_clk.IN1
rx_rst => rx_rst.IN1
tx_clk => tx_clk.IN1
tx_rst => tx_rst.IN1
tx_axis_tdata[0] => tx_axis_tdata[0].IN1
tx_axis_tdata[1] => tx_axis_tdata[1].IN1
tx_axis_tdata[2] => tx_axis_tdata[2].IN1
tx_axis_tdata[3] => tx_axis_tdata[3].IN1
tx_axis_tdata[4] => tx_axis_tdata[4].IN1
tx_axis_tdata[5] => tx_axis_tdata[5].IN1
tx_axis_tdata[6] => tx_axis_tdata[6].IN1
tx_axis_tdata[7] => tx_axis_tdata[7].IN1
tx_axis_tvalid => tx_axis_tvalid.IN1
tx_axis_tready <= axis_gmii_tx:axis_gmii_tx_inst.s_axis_tready
tx_axis_tlast => tx_axis_tlast.IN1
tx_axis_tuser[0] => tx_axis_tuser[0].IN1
rx_axis_tdata[0] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[1] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[2] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[3] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[4] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[5] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[6] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[7] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tvalid <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tvalid
rx_axis_tlast <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tlast
rx_axis_tuser[0] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tuser
gmii_rxd[0] => gmii_rxd[0].IN1
gmii_rxd[1] => gmii_rxd[1].IN1
gmii_rxd[2] => gmii_rxd[2].IN1
gmii_rxd[3] => gmii_rxd[3].IN1
gmii_rxd[4] => gmii_rxd[4].IN1
gmii_rxd[5] => gmii_rxd[5].IN1
gmii_rxd[6] => gmii_rxd[6].IN1
gmii_rxd[7] => gmii_rxd[7].IN1
gmii_rx_dv => gmii_rx_dv.IN1
gmii_rx_er => gmii_rx_er.IN1
gmii_txd[0] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[1] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[2] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[3] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[4] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[5] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[6] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[7] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_tx_en <= axis_gmii_tx:axis_gmii_tx_inst.gmii_tx_en
gmii_tx_er <= axis_gmii_tx:axis_gmii_tx_inst.gmii_tx_er
tx_ptp_ts[0] => tx_ptp_ts[0].IN1
tx_ptp_ts[1] => tx_ptp_ts[1].IN1
tx_ptp_ts[2] => tx_ptp_ts[2].IN1
tx_ptp_ts[3] => tx_ptp_ts[3].IN1
tx_ptp_ts[4] => tx_ptp_ts[4].IN1
tx_ptp_ts[5] => tx_ptp_ts[5].IN1
tx_ptp_ts[6] => tx_ptp_ts[6].IN1
tx_ptp_ts[7] => tx_ptp_ts[7].IN1
tx_ptp_ts[8] => tx_ptp_ts[8].IN1
tx_ptp_ts[9] => tx_ptp_ts[9].IN1
tx_ptp_ts[10] => tx_ptp_ts[10].IN1
tx_ptp_ts[11] => tx_ptp_ts[11].IN1
tx_ptp_ts[12] => tx_ptp_ts[12].IN1
tx_ptp_ts[13] => tx_ptp_ts[13].IN1
tx_ptp_ts[14] => tx_ptp_ts[14].IN1
tx_ptp_ts[15] => tx_ptp_ts[15].IN1
tx_ptp_ts[16] => tx_ptp_ts[16].IN1
tx_ptp_ts[17] => tx_ptp_ts[17].IN1
tx_ptp_ts[18] => tx_ptp_ts[18].IN1
tx_ptp_ts[19] => tx_ptp_ts[19].IN1
tx_ptp_ts[20] => tx_ptp_ts[20].IN1
tx_ptp_ts[21] => tx_ptp_ts[21].IN1
tx_ptp_ts[22] => tx_ptp_ts[22].IN1
tx_ptp_ts[23] => tx_ptp_ts[23].IN1
tx_ptp_ts[24] => tx_ptp_ts[24].IN1
tx_ptp_ts[25] => tx_ptp_ts[25].IN1
tx_ptp_ts[26] => tx_ptp_ts[26].IN1
tx_ptp_ts[27] => tx_ptp_ts[27].IN1
tx_ptp_ts[28] => tx_ptp_ts[28].IN1
tx_ptp_ts[29] => tx_ptp_ts[29].IN1
tx_ptp_ts[30] => tx_ptp_ts[30].IN1
tx_ptp_ts[31] => tx_ptp_ts[31].IN1
tx_ptp_ts[32] => tx_ptp_ts[32].IN1
tx_ptp_ts[33] => tx_ptp_ts[33].IN1
tx_ptp_ts[34] => tx_ptp_ts[34].IN1
tx_ptp_ts[35] => tx_ptp_ts[35].IN1
tx_ptp_ts[36] => tx_ptp_ts[36].IN1
tx_ptp_ts[37] => tx_ptp_ts[37].IN1
tx_ptp_ts[38] => tx_ptp_ts[38].IN1
tx_ptp_ts[39] => tx_ptp_ts[39].IN1
tx_ptp_ts[40] => tx_ptp_ts[40].IN1
tx_ptp_ts[41] => tx_ptp_ts[41].IN1
tx_ptp_ts[42] => tx_ptp_ts[42].IN1
tx_ptp_ts[43] => tx_ptp_ts[43].IN1
tx_ptp_ts[44] => tx_ptp_ts[44].IN1
tx_ptp_ts[45] => tx_ptp_ts[45].IN1
tx_ptp_ts[46] => tx_ptp_ts[46].IN1
tx_ptp_ts[47] => tx_ptp_ts[47].IN1
tx_ptp_ts[48] => tx_ptp_ts[48].IN1
tx_ptp_ts[49] => tx_ptp_ts[49].IN1
tx_ptp_ts[50] => tx_ptp_ts[50].IN1
tx_ptp_ts[51] => tx_ptp_ts[51].IN1
tx_ptp_ts[52] => tx_ptp_ts[52].IN1
tx_ptp_ts[53] => tx_ptp_ts[53].IN1
tx_ptp_ts[54] => tx_ptp_ts[54].IN1
tx_ptp_ts[55] => tx_ptp_ts[55].IN1
tx_ptp_ts[56] => tx_ptp_ts[56].IN1
tx_ptp_ts[57] => tx_ptp_ts[57].IN1
tx_ptp_ts[58] => tx_ptp_ts[58].IN1
tx_ptp_ts[59] => tx_ptp_ts[59].IN1
tx_ptp_ts[60] => tx_ptp_ts[60].IN1
tx_ptp_ts[61] => tx_ptp_ts[61].IN1
tx_ptp_ts[62] => tx_ptp_ts[62].IN1
tx_ptp_ts[63] => tx_ptp_ts[63].IN1
tx_ptp_ts[64] => tx_ptp_ts[64].IN1
tx_ptp_ts[65] => tx_ptp_ts[65].IN1
tx_ptp_ts[66] => tx_ptp_ts[66].IN1
tx_ptp_ts[67] => tx_ptp_ts[67].IN1
tx_ptp_ts[68] => tx_ptp_ts[68].IN1
tx_ptp_ts[69] => tx_ptp_ts[69].IN1
tx_ptp_ts[70] => tx_ptp_ts[70].IN1
tx_ptp_ts[71] => tx_ptp_ts[71].IN1
tx_ptp_ts[72] => tx_ptp_ts[72].IN1
tx_ptp_ts[73] => tx_ptp_ts[73].IN1
tx_ptp_ts[74] => tx_ptp_ts[74].IN1
tx_ptp_ts[75] => tx_ptp_ts[75].IN1
tx_ptp_ts[76] => tx_ptp_ts[76].IN1
tx_ptp_ts[77] => tx_ptp_ts[77].IN1
tx_ptp_ts[78] => tx_ptp_ts[78].IN1
tx_ptp_ts[79] => tx_ptp_ts[79].IN1
tx_ptp_ts[80] => tx_ptp_ts[80].IN1
tx_ptp_ts[81] => tx_ptp_ts[81].IN1
tx_ptp_ts[82] => tx_ptp_ts[82].IN1
tx_ptp_ts[83] => tx_ptp_ts[83].IN1
tx_ptp_ts[84] => tx_ptp_ts[84].IN1
tx_ptp_ts[85] => tx_ptp_ts[85].IN1
tx_ptp_ts[86] => tx_ptp_ts[86].IN1
tx_ptp_ts[87] => tx_ptp_ts[87].IN1
tx_ptp_ts[88] => tx_ptp_ts[88].IN1
tx_ptp_ts[89] => tx_ptp_ts[89].IN1
tx_ptp_ts[90] => tx_ptp_ts[90].IN1
tx_ptp_ts[91] => tx_ptp_ts[91].IN1
tx_ptp_ts[92] => tx_ptp_ts[92].IN1
tx_ptp_ts[93] => tx_ptp_ts[93].IN1
tx_ptp_ts[94] => tx_ptp_ts[94].IN1
tx_ptp_ts[95] => tx_ptp_ts[95].IN1
rx_ptp_ts[0] => rx_ptp_ts[0].IN1
rx_ptp_ts[1] => rx_ptp_ts[1].IN1
rx_ptp_ts[2] => rx_ptp_ts[2].IN1
rx_ptp_ts[3] => rx_ptp_ts[3].IN1
rx_ptp_ts[4] => rx_ptp_ts[4].IN1
rx_ptp_ts[5] => rx_ptp_ts[5].IN1
rx_ptp_ts[6] => rx_ptp_ts[6].IN1
rx_ptp_ts[7] => rx_ptp_ts[7].IN1
rx_ptp_ts[8] => rx_ptp_ts[8].IN1
rx_ptp_ts[9] => rx_ptp_ts[9].IN1
rx_ptp_ts[10] => rx_ptp_ts[10].IN1
rx_ptp_ts[11] => rx_ptp_ts[11].IN1
rx_ptp_ts[12] => rx_ptp_ts[12].IN1
rx_ptp_ts[13] => rx_ptp_ts[13].IN1
rx_ptp_ts[14] => rx_ptp_ts[14].IN1
rx_ptp_ts[15] => rx_ptp_ts[15].IN1
rx_ptp_ts[16] => rx_ptp_ts[16].IN1
rx_ptp_ts[17] => rx_ptp_ts[17].IN1
rx_ptp_ts[18] => rx_ptp_ts[18].IN1
rx_ptp_ts[19] => rx_ptp_ts[19].IN1
rx_ptp_ts[20] => rx_ptp_ts[20].IN1
rx_ptp_ts[21] => rx_ptp_ts[21].IN1
rx_ptp_ts[22] => rx_ptp_ts[22].IN1
rx_ptp_ts[23] => rx_ptp_ts[23].IN1
rx_ptp_ts[24] => rx_ptp_ts[24].IN1
rx_ptp_ts[25] => rx_ptp_ts[25].IN1
rx_ptp_ts[26] => rx_ptp_ts[26].IN1
rx_ptp_ts[27] => rx_ptp_ts[27].IN1
rx_ptp_ts[28] => rx_ptp_ts[28].IN1
rx_ptp_ts[29] => rx_ptp_ts[29].IN1
rx_ptp_ts[30] => rx_ptp_ts[30].IN1
rx_ptp_ts[31] => rx_ptp_ts[31].IN1
rx_ptp_ts[32] => rx_ptp_ts[32].IN1
rx_ptp_ts[33] => rx_ptp_ts[33].IN1
rx_ptp_ts[34] => rx_ptp_ts[34].IN1
rx_ptp_ts[35] => rx_ptp_ts[35].IN1
rx_ptp_ts[36] => rx_ptp_ts[36].IN1
rx_ptp_ts[37] => rx_ptp_ts[37].IN1
rx_ptp_ts[38] => rx_ptp_ts[38].IN1
rx_ptp_ts[39] => rx_ptp_ts[39].IN1
rx_ptp_ts[40] => rx_ptp_ts[40].IN1
rx_ptp_ts[41] => rx_ptp_ts[41].IN1
rx_ptp_ts[42] => rx_ptp_ts[42].IN1
rx_ptp_ts[43] => rx_ptp_ts[43].IN1
rx_ptp_ts[44] => rx_ptp_ts[44].IN1
rx_ptp_ts[45] => rx_ptp_ts[45].IN1
rx_ptp_ts[46] => rx_ptp_ts[46].IN1
rx_ptp_ts[47] => rx_ptp_ts[47].IN1
rx_ptp_ts[48] => rx_ptp_ts[48].IN1
rx_ptp_ts[49] => rx_ptp_ts[49].IN1
rx_ptp_ts[50] => rx_ptp_ts[50].IN1
rx_ptp_ts[51] => rx_ptp_ts[51].IN1
rx_ptp_ts[52] => rx_ptp_ts[52].IN1
rx_ptp_ts[53] => rx_ptp_ts[53].IN1
rx_ptp_ts[54] => rx_ptp_ts[54].IN1
rx_ptp_ts[55] => rx_ptp_ts[55].IN1
rx_ptp_ts[56] => rx_ptp_ts[56].IN1
rx_ptp_ts[57] => rx_ptp_ts[57].IN1
rx_ptp_ts[58] => rx_ptp_ts[58].IN1
rx_ptp_ts[59] => rx_ptp_ts[59].IN1
rx_ptp_ts[60] => rx_ptp_ts[60].IN1
rx_ptp_ts[61] => rx_ptp_ts[61].IN1
rx_ptp_ts[62] => rx_ptp_ts[62].IN1
rx_ptp_ts[63] => rx_ptp_ts[63].IN1
rx_ptp_ts[64] => rx_ptp_ts[64].IN1
rx_ptp_ts[65] => rx_ptp_ts[65].IN1
rx_ptp_ts[66] => rx_ptp_ts[66].IN1
rx_ptp_ts[67] => rx_ptp_ts[67].IN1
rx_ptp_ts[68] => rx_ptp_ts[68].IN1
rx_ptp_ts[69] => rx_ptp_ts[69].IN1
rx_ptp_ts[70] => rx_ptp_ts[70].IN1
rx_ptp_ts[71] => rx_ptp_ts[71].IN1
rx_ptp_ts[72] => rx_ptp_ts[72].IN1
rx_ptp_ts[73] => rx_ptp_ts[73].IN1
rx_ptp_ts[74] => rx_ptp_ts[74].IN1
rx_ptp_ts[75] => rx_ptp_ts[75].IN1
rx_ptp_ts[76] => rx_ptp_ts[76].IN1
rx_ptp_ts[77] => rx_ptp_ts[77].IN1
rx_ptp_ts[78] => rx_ptp_ts[78].IN1
rx_ptp_ts[79] => rx_ptp_ts[79].IN1
rx_ptp_ts[80] => rx_ptp_ts[80].IN1
rx_ptp_ts[81] => rx_ptp_ts[81].IN1
rx_ptp_ts[82] => rx_ptp_ts[82].IN1
rx_ptp_ts[83] => rx_ptp_ts[83].IN1
rx_ptp_ts[84] => rx_ptp_ts[84].IN1
rx_ptp_ts[85] => rx_ptp_ts[85].IN1
rx_ptp_ts[86] => rx_ptp_ts[86].IN1
rx_ptp_ts[87] => rx_ptp_ts[87].IN1
rx_ptp_ts[88] => rx_ptp_ts[88].IN1
rx_ptp_ts[89] => rx_ptp_ts[89].IN1
rx_ptp_ts[90] => rx_ptp_ts[90].IN1
rx_ptp_ts[91] => rx_ptp_ts[91].IN1
rx_ptp_ts[92] => rx_ptp_ts[92].IN1
rx_ptp_ts[93] => rx_ptp_ts[93].IN1
rx_ptp_ts[94] => rx_ptp_ts[94].IN1
rx_ptp_ts[95] => rx_ptp_ts[95].IN1
tx_axis_ptp_ts[0] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[1] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[2] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[3] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[4] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[5] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[6] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[7] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[8] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[9] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[10] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[11] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[12] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[13] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[14] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[15] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[16] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[17] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[18] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[19] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[20] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[21] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[22] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[23] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[24] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[25] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[26] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[27] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[28] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[29] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[30] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[31] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[32] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[33] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[34] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[35] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[36] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[37] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[38] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[39] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[40] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[41] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[42] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[43] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[44] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[45] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[46] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[47] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[48] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[49] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[50] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[51] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[52] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[53] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[54] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[55] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[56] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[57] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[58] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[59] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[60] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[61] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[62] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[63] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[64] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[65] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[66] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[67] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[68] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[69] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[70] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[71] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[72] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[73] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[74] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[75] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[76] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[77] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[78] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[79] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[80] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[81] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[82] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[83] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[84] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[85] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[86] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[87] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[88] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[89] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[90] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[91] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[92] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[93] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[94] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[95] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts_tag[0] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[1] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[2] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[3] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[4] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[5] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[6] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[7] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[8] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[9] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[10] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[11] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[12] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[13] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[14] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[15] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_valid <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_valid
rx_clk_enable => rx_clk_enable.IN1
tx_clk_enable => tx_clk_enable.IN1
rx_mii_select => rx_mii_select.IN1
tx_mii_select => tx_mii_select.IN1
tx_start_packet <= axis_gmii_tx:axis_gmii_tx_inst.start_packet
tx_error_underflow <= axis_gmii_tx:axis_gmii_tx_inst.error_underflow
rx_start_packet <= axis_gmii_rx:axis_gmii_rx_inst.start_packet
rx_error_bad_frame <= axis_gmii_rx:axis_gmii_rx_inst.error_bad_frame
rx_error_bad_fcs <= axis_gmii_rx:axis_gmii_rx_inst.error_bad_fcs
ifg_delay[0] => ifg_delay[0].IN1
ifg_delay[1] => ifg_delay[1].IN1
ifg_delay[2] => ifg_delay[2].IN1
ifg_delay[3] => ifg_delay[3].IN1
ifg_delay[4] => ifg_delay[4].IN1
ifg_delay[5] => ifg_delay[5].IN1
ifg_delay[6] => ifg_delay[6].IN1
ifg_delay[7] => ifg_delay[7].IN1


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
clk => error_bad_fcs_reg.CLK
clk => error_bad_frame_reg.CLK
clk => start_packet_reg.CLK
clk => crc_state[0].CLK
clk => crc_state[1].CLK
clk => crc_state[2].CLK
clk => crc_state[3].CLK
clk => crc_state[4].CLK
clk => crc_state[5].CLK
clk => crc_state[6].CLK
clk => crc_state[7].CLK
clk => crc_state[8].CLK
clk => crc_state[9].CLK
clk => crc_state[10].CLK
clk => crc_state[11].CLK
clk => crc_state[12].CLK
clk => crc_state[13].CLK
clk => crc_state[14].CLK
clk => crc_state[15].CLK
clk => crc_state[16].CLK
clk => crc_state[17].CLK
clk => crc_state[18].CLK
clk => crc_state[19].CLK
clk => crc_state[20].CLK
clk => crc_state[21].CLK
clk => crc_state[22].CLK
clk => crc_state[23].CLK
clk => crc_state[24].CLK
clk => crc_state[25].CLK
clk => crc_state[26].CLK
clk => crc_state[27].CLK
clk => crc_state[28].CLK
clk => crc_state[29].CLK
clk => crc_state[30].CLK
clk => crc_state[31].CLK
clk => gmii_rx_er_d4.CLK
clk => gmii_rx_er_d3.CLK
clk => gmii_rx_er_d2.CLK
clk => gmii_rx_er_d1.CLK
clk => gmii_rx_er_d0.CLK
clk => gmii_rx_dv_d4.CLK
clk => gmii_rx_dv_d3.CLK
clk => gmii_rx_dv_d2.CLK
clk => gmii_rx_dv_d1.CLK
clk => gmii_rx_dv_d0.CLK
clk => gmii_rxd_d4[0].CLK
clk => gmii_rxd_d4[1].CLK
clk => gmii_rxd_d4[2].CLK
clk => gmii_rxd_d4[3].CLK
clk => gmii_rxd_d4[4].CLK
clk => gmii_rxd_d4[5].CLK
clk => gmii_rxd_d4[6].CLK
clk => gmii_rxd_d4[7].CLK
clk => gmii_rxd_d3[0].CLK
clk => gmii_rxd_d3[1].CLK
clk => gmii_rxd_d3[2].CLK
clk => gmii_rxd_d3[3].CLK
clk => gmii_rxd_d3[4].CLK
clk => gmii_rxd_d3[5].CLK
clk => gmii_rxd_d3[6].CLK
clk => gmii_rxd_d3[7].CLK
clk => gmii_rxd_d2[0].CLK
clk => gmii_rxd_d2[1].CLK
clk => gmii_rxd_d2[2].CLK
clk => gmii_rxd_d2[3].CLK
clk => gmii_rxd_d2[4].CLK
clk => gmii_rxd_d2[5].CLK
clk => gmii_rxd_d2[6].CLK
clk => gmii_rxd_d2[7].CLK
clk => gmii_rxd_d1[0].CLK
clk => gmii_rxd_d1[1].CLK
clk => gmii_rxd_d1[2].CLK
clk => gmii_rxd_d1[3].CLK
clk => gmii_rxd_d1[4].CLK
clk => gmii_rxd_d1[5].CLK
clk => gmii_rxd_d1[6].CLK
clk => gmii_rxd_d1[7].CLK
clk => gmii_rxd_d0[0].CLK
clk => gmii_rxd_d0[1].CLK
clk => gmii_rxd_d0[2].CLK
clk => gmii_rxd_d0[3].CLK
clk => gmii_rxd_d0[4].CLK
clk => gmii_rxd_d0[5].CLK
clk => gmii_rxd_d0[6].CLK
clk => gmii_rxd_d0[7].CLK
clk => mii_locked.CLK
clk => mii_odd.CLK
clk => m_axis_tuser_reg.CLK
clk => m_axis_tlast_reg.CLK
clk => m_axis_tvalid_reg.CLK
clk => m_axis_tdata_reg[0].CLK
clk => m_axis_tdata_reg[1].CLK
clk => m_axis_tdata_reg[2].CLK
clk => m_axis_tdata_reg[3].CLK
clk => m_axis_tdata_reg[4].CLK
clk => m_axis_tdata_reg[5].CLK
clk => m_axis_tdata_reg[6].CLK
clk => m_axis_tdata_reg[7].CLK
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => m_axis_tvalid_reg.OUTPUTSELECT
rst => start_packet_reg.OUTPUTSELECT
rst => error_bad_frame_reg.OUTPUTSELECT
rst => error_bad_fcs_reg.OUTPUTSELECT
rst => mii_locked.OUTPUTSELECT
rst => mii_odd.OUTPUTSELECT
rst => gmii_rx_dv_d0.OUTPUTSELECT
rst => gmii_rx_dv_d1.OUTPUTSELECT
rst => gmii_rx_dv_d2.OUTPUTSELECT
rst => gmii_rx_dv_d3.OUTPUTSELECT
rst => gmii_rx_dv_d4.OUTPUTSELECT
gmii_rxd[0] => gmii_rxd_d0.DATAB
gmii_rxd[0] => gmii_rxd_d0.DATAA
gmii_rxd[0] => Equal2.IN2
gmii_rxd[1] => gmii_rxd_d0.DATAB
gmii_rxd[1] => gmii_rxd_d0.DATAA
gmii_rxd[1] => Equal2.IN5
gmii_rxd[2] => gmii_rxd_d0.DATAB
gmii_rxd[2] => gmii_rxd_d0.DATAA
gmii_rxd[2] => Equal2.IN1
gmii_rxd[3] => gmii_rxd_d0.DATAB
gmii_rxd[3] => gmii_rxd_d0.DATAA
gmii_rxd[3] => Equal2.IN0
gmii_rxd[4] => gmii_rxd_d0.DATAA
gmii_rxd[5] => gmii_rxd_d0.DATAA
gmii_rxd[6] => gmii_rxd_d0.DATAA
gmii_rxd[7] => gmii_rxd_d0.DATAA
gmii_rx_dv => always1.IN1
gmii_rx_dv => mii_locked.DATAB
gmii_rx_dv => gmii_rx_dv_d0.IN1
gmii_rx_dv => gmii_rx_dv_d0.DATAA
gmii_rx_dv => gmii_rx_dv_d2.IN1
gmii_rx_dv => gmii_rx_dv_d3.IN1
gmii_rx_dv => gmii_rx_dv_d4.IN1
gmii_rx_dv => gmii_rx_dv_d0.DATAA
gmii_rx_dv => state_next.DATAA
gmii_rx_dv => Selector2.IN2
gmii_rx_dv => m_axis_tuser_next.OUTPUTSELECT
gmii_rx_dv => error_bad_fcs_next.OUTPUTSELECT
gmii_rx_dv => m_axis_tlast_next.DATAA
gmii_rx_dv => state_next.DATAA
gmii_rx_dv => Selector0.IN1
gmii_rx_er => gmii_rx_er_d0.IN1
gmii_rx_er => gmii_rx_er_d0.DATAA
gmii_rx_er => gmii_rx_er_d0.DATAA
m_axis_tdata[0] <= m_axis_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tvalid <= m_axis_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tlast <= m_axis_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tuser[0] <= m_axis_tuser_reg.DB_MAX_OUTPUT_PORT_TYPE
ptp_ts[0] => ~NO_FANOUT~
ptp_ts[1] => ~NO_FANOUT~
ptp_ts[2] => ~NO_FANOUT~
ptp_ts[3] => ~NO_FANOUT~
ptp_ts[4] => ~NO_FANOUT~
ptp_ts[5] => ~NO_FANOUT~
ptp_ts[6] => ~NO_FANOUT~
ptp_ts[7] => ~NO_FANOUT~
ptp_ts[8] => ~NO_FANOUT~
ptp_ts[9] => ~NO_FANOUT~
ptp_ts[10] => ~NO_FANOUT~
ptp_ts[11] => ~NO_FANOUT~
ptp_ts[12] => ~NO_FANOUT~
ptp_ts[13] => ~NO_FANOUT~
ptp_ts[14] => ~NO_FANOUT~
ptp_ts[15] => ~NO_FANOUT~
ptp_ts[16] => ~NO_FANOUT~
ptp_ts[17] => ~NO_FANOUT~
ptp_ts[18] => ~NO_FANOUT~
ptp_ts[19] => ~NO_FANOUT~
ptp_ts[20] => ~NO_FANOUT~
ptp_ts[21] => ~NO_FANOUT~
ptp_ts[22] => ~NO_FANOUT~
ptp_ts[23] => ~NO_FANOUT~
ptp_ts[24] => ~NO_FANOUT~
ptp_ts[25] => ~NO_FANOUT~
ptp_ts[26] => ~NO_FANOUT~
ptp_ts[27] => ~NO_FANOUT~
ptp_ts[28] => ~NO_FANOUT~
ptp_ts[29] => ~NO_FANOUT~
ptp_ts[30] => ~NO_FANOUT~
ptp_ts[31] => ~NO_FANOUT~
ptp_ts[32] => ~NO_FANOUT~
ptp_ts[33] => ~NO_FANOUT~
ptp_ts[34] => ~NO_FANOUT~
ptp_ts[35] => ~NO_FANOUT~
ptp_ts[36] => ~NO_FANOUT~
ptp_ts[37] => ~NO_FANOUT~
ptp_ts[38] => ~NO_FANOUT~
ptp_ts[39] => ~NO_FANOUT~
ptp_ts[40] => ~NO_FANOUT~
ptp_ts[41] => ~NO_FANOUT~
ptp_ts[42] => ~NO_FANOUT~
ptp_ts[43] => ~NO_FANOUT~
ptp_ts[44] => ~NO_FANOUT~
ptp_ts[45] => ~NO_FANOUT~
ptp_ts[46] => ~NO_FANOUT~
ptp_ts[47] => ~NO_FANOUT~
ptp_ts[48] => ~NO_FANOUT~
ptp_ts[49] => ~NO_FANOUT~
ptp_ts[50] => ~NO_FANOUT~
ptp_ts[51] => ~NO_FANOUT~
ptp_ts[52] => ~NO_FANOUT~
ptp_ts[53] => ~NO_FANOUT~
ptp_ts[54] => ~NO_FANOUT~
ptp_ts[55] => ~NO_FANOUT~
ptp_ts[56] => ~NO_FANOUT~
ptp_ts[57] => ~NO_FANOUT~
ptp_ts[58] => ~NO_FANOUT~
ptp_ts[59] => ~NO_FANOUT~
ptp_ts[60] => ~NO_FANOUT~
ptp_ts[61] => ~NO_FANOUT~
ptp_ts[62] => ~NO_FANOUT~
ptp_ts[63] => ~NO_FANOUT~
ptp_ts[64] => ~NO_FANOUT~
ptp_ts[65] => ~NO_FANOUT~
ptp_ts[66] => ~NO_FANOUT~
ptp_ts[67] => ~NO_FANOUT~
ptp_ts[68] => ~NO_FANOUT~
ptp_ts[69] => ~NO_FANOUT~
ptp_ts[70] => ~NO_FANOUT~
ptp_ts[71] => ~NO_FANOUT~
ptp_ts[72] => ~NO_FANOUT~
ptp_ts[73] => ~NO_FANOUT~
ptp_ts[74] => ~NO_FANOUT~
ptp_ts[75] => ~NO_FANOUT~
ptp_ts[76] => ~NO_FANOUT~
ptp_ts[77] => ~NO_FANOUT~
ptp_ts[78] => ~NO_FANOUT~
ptp_ts[79] => ~NO_FANOUT~
ptp_ts[80] => ~NO_FANOUT~
ptp_ts[81] => ~NO_FANOUT~
ptp_ts[82] => ~NO_FANOUT~
ptp_ts[83] => ~NO_FANOUT~
ptp_ts[84] => ~NO_FANOUT~
ptp_ts[85] => ~NO_FANOUT~
ptp_ts[86] => ~NO_FANOUT~
ptp_ts[87] => ~NO_FANOUT~
ptp_ts[88] => ~NO_FANOUT~
ptp_ts[89] => ~NO_FANOUT~
ptp_ts[90] => ~NO_FANOUT~
ptp_ts[91] => ~NO_FANOUT~
ptp_ts[92] => ~NO_FANOUT~
ptp_ts[93] => ~NO_FANOUT~
ptp_ts[94] => ~NO_FANOUT~
ptp_ts[95] => ~NO_FANOUT~
clk_enable => mii_odd.OUTPUTSELECT
clk_enable => mii_locked.OUTPUTSELECT
clk_enable => gmii_rx_dv_d0.OUTPUTSELECT
clk_enable => gmii_rx_dv_d1.OUTPUTSELECT
clk_enable => gmii_rx_dv_d2.OUTPUTSELECT
clk_enable => gmii_rx_dv_d3.OUTPUTSELECT
clk_enable => gmii_rx_dv_d4.OUTPUTSELECT
clk_enable => state_next.STATE_IDLE.OUTPUTSELECT
clk_enable => state_next.STATE_PAYLOAD.OUTPUTSELECT
clk_enable => state_next.STATE_WAIT_LAST.OUTPUTSELECT
clk_enable => reset_crc.OUTPUTSELECT
clk_enable => start_packet_next.OUTPUTSELECT
clk_enable => update_crc.OUTPUTSELECT
clk_enable => m_axis_tdata_next[7].OUTPUTSELECT
clk_enable => m_axis_tdata_next[6].OUTPUTSELECT
clk_enable => m_axis_tdata_next[5].OUTPUTSELECT
clk_enable => m_axis_tdata_next[4].OUTPUTSELECT
clk_enable => m_axis_tdata_next[3].OUTPUTSELECT
clk_enable => m_axis_tdata_next[2].OUTPUTSELECT
clk_enable => m_axis_tdata_next[1].OUTPUTSELECT
clk_enable => m_axis_tdata_next[0].OUTPUTSELECT
clk_enable => m_axis_tvalid_next.OUTPUTSELECT
clk_enable => m_axis_tlast_next.OUTPUTSELECT
clk_enable => m_axis_tuser_next.OUTPUTSELECT
clk_enable => error_bad_frame_next.OUTPUTSELECT
clk_enable => error_bad_fcs_next.OUTPUTSELECT
clk_enable => gmii_rxd_d0[7].ENA
clk_enable => gmii_rxd_d0[6].ENA
clk_enable => gmii_rxd_d0[5].ENA
clk_enable => gmii_rxd_d0[4].ENA
clk_enable => gmii_rxd_d0[3].ENA
clk_enable => gmii_rxd_d0[2].ENA
clk_enable => gmii_rxd_d0[1].ENA
clk_enable => gmii_rxd_d0[0].ENA
clk_enable => gmii_rxd_d1[7].ENA
clk_enable => gmii_rxd_d1[6].ENA
clk_enable => gmii_rxd_d1[5].ENA
clk_enable => gmii_rxd_d1[4].ENA
clk_enable => gmii_rxd_d1[3].ENA
clk_enable => gmii_rxd_d1[2].ENA
clk_enable => gmii_rxd_d1[1].ENA
clk_enable => gmii_rxd_d1[0].ENA
clk_enable => gmii_rxd_d2[7].ENA
clk_enable => gmii_rxd_d2[6].ENA
clk_enable => gmii_rxd_d2[5].ENA
clk_enable => gmii_rxd_d2[4].ENA
clk_enable => gmii_rxd_d2[3].ENA
clk_enable => gmii_rxd_d2[2].ENA
clk_enable => gmii_rxd_d2[1].ENA
clk_enable => gmii_rxd_d2[0].ENA
clk_enable => gmii_rxd_d3[7].ENA
clk_enable => gmii_rxd_d3[6].ENA
clk_enable => gmii_rxd_d3[5].ENA
clk_enable => gmii_rxd_d3[4].ENA
clk_enable => gmii_rxd_d3[3].ENA
clk_enable => gmii_rxd_d3[2].ENA
clk_enable => gmii_rxd_d3[1].ENA
clk_enable => gmii_rxd_d3[0].ENA
clk_enable => gmii_rxd_d4[7].ENA
clk_enable => gmii_rxd_d4[6].ENA
clk_enable => gmii_rxd_d4[5].ENA
clk_enable => gmii_rxd_d4[4].ENA
clk_enable => gmii_rxd_d4[3].ENA
clk_enable => gmii_rxd_d4[2].ENA
clk_enable => gmii_rxd_d4[1].ENA
clk_enable => gmii_rxd_d4[0].ENA
clk_enable => gmii_rx_er_d0.ENA
clk_enable => gmii_rx_er_d1.ENA
clk_enable => gmii_rx_er_d2.ENA
clk_enable => gmii_rx_er_d3.ENA
clk_enable => gmii_rx_er_d4.ENA
mii_select => always0.IN1
mii_select => mii_odd.OUTPUTSELECT
mii_select => mii_locked.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rx_dv_d0.OUTPUTSELECT
mii_select => gmii_rx_dv_d1.OUTPUTSELECT
mii_select => gmii_rx_dv_d2.OUTPUTSELECT
mii_select => gmii_rx_dv_d3.OUTPUTSELECT
mii_select => gmii_rx_dv_d4.OUTPUTSELECT
mii_select => gmii_rx_er_d0.OUTPUTSELECT
mii_select => gmii_rx_er_d1.OUTPUTSELECT
mii_select => gmii_rx_er_d2.OUTPUTSELECT
mii_select => gmii_rx_er_d3.OUTPUTSELECT
mii_select => gmii_rx_er_d4.OUTPUTSELECT
start_packet <= start_packet_reg.DB_MAX_OUTPUT_PORT_TYPE
error_bad_frame <= error_bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
error_bad_fcs <= error_bad_fcs_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => data_reg.IN0
data_in[0] => data_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => data_reg.IN0
data_in[1] => data_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => data_reg.IN0
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => data_reg.IN0
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => data_reg.IN0
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => data_reg.IN0
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => data_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => data_reg.IN1
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => data_reg.IN1
state_in[0] => data_reg.IN0
state_in[1] => state_reg.IN1
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => data_reg.IN1
state_in[1] => data_reg.IN0
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => data_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN0
state_in[3] => state_reg.IN0
state_in[3] => data_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN0
state_in[4] => data_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => data_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => data_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => data_reg.IN1
state_in[7] => state_reg.IN0
state_in[8] => state_reg.IN1
state_in[9] => state_reg.IN1
state_in[10] => state_reg.IN1
state_in[11] => state_reg.IN1
state_in[12] => state_reg.IN1
state_in[13] => state_reg.IN1
state_in[14] => state_reg.IN1
state_in[15] => state_reg.IN1
state_in[16] => state_reg.IN1
state_in[17] => state_reg.IN1
state_in[18] => state_reg.IN1
state_in[19] => state_reg.IN1
state_in[20] => state_reg.IN1
state_in[21] => state_reg.IN1
state_in[22] => state_reg.IN1
state_in[23] => state_reg.IN1
state_in[24] => state_reg.IN1
state_in[25] => state_reg.IN1
state_in[26] => state_reg.IN1
state_in[27] => state_reg.IN1
state_in[28] => state_reg.IN1
state_in[29] => state_reg.IN1
state_in[30] => state_reg.IN1
state_in[31] => state_reg.IN1
data_out[0] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[6] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[7] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[8] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[9] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[10] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[11] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[12] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[13] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[14] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[15] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[16] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[17] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[18] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[19] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[20] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[21] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[22] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[23] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[24] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[25] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[26] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[27] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[28] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[29] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[30] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[31] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
clk => error_underflow_reg.CLK
clk => start_packet_reg.CLK
clk => crc_state[0].CLK
clk => crc_state[1].CLK
clk => crc_state[2].CLK
clk => crc_state[3].CLK
clk => crc_state[4].CLK
clk => crc_state[5].CLK
clk => crc_state[6].CLK
clk => crc_state[7].CLK
clk => crc_state[8].CLK
clk => crc_state[9].CLK
clk => crc_state[10].CLK
clk => crc_state[11].CLK
clk => crc_state[12].CLK
clk => crc_state[13].CLK
clk => crc_state[14].CLK
clk => crc_state[15].CLK
clk => crc_state[16].CLK
clk => crc_state[17].CLK
clk => crc_state[18].CLK
clk => crc_state[19].CLK
clk => crc_state[20].CLK
clk => crc_state[21].CLK
clk => crc_state[22].CLK
clk => crc_state[23].CLK
clk => crc_state[24].CLK
clk => crc_state[25].CLK
clk => crc_state[26].CLK
clk => crc_state[27].CLK
clk => crc_state[28].CLK
clk => crc_state[29].CLK
clk => crc_state[30].CLK
clk => crc_state[31].CLK
clk => gmii_tx_er_reg.CLK
clk => gmii_tx_en_reg.CLK
clk => gmii_txd_reg[0].CLK
clk => gmii_txd_reg[1].CLK
clk => gmii_txd_reg[2].CLK
clk => gmii_txd_reg[3].CLK
clk => gmii_txd_reg[4].CLK
clk => gmii_txd_reg[5].CLK
clk => gmii_txd_reg[6].CLK
clk => gmii_txd_reg[7].CLK
clk => s_axis_tready_reg.CLK
clk => s_tdata_reg[0].CLK
clk => s_tdata_reg[1].CLK
clk => s_tdata_reg[2].CLK
clk => s_tdata_reg[3].CLK
clk => s_tdata_reg[4].CLK
clk => s_tdata_reg[5].CLK
clk => s_tdata_reg[6].CLK
clk => s_tdata_reg[7].CLK
clk => mii_msn_reg[0].CLK
clk => mii_msn_reg[1].CLK
clk => mii_msn_reg[2].CLK
clk => mii_msn_reg[3].CLK
clk => mii_odd_reg.CLK
clk => frame_min_count_reg[0].CLK
clk => frame_min_count_reg[1].CLK
clk => frame_min_count_reg[2].CLK
clk => frame_min_count_reg[3].CLK
clk => frame_min_count_reg[4].CLK
clk => frame_min_count_reg[5].CLK
clk => frame_ptr_reg[0].CLK
clk => frame_ptr_reg[1].CLK
clk => frame_ptr_reg[2].CLK
clk => frame_ptr_reg[3].CLK
clk => frame_ptr_reg[4].CLK
clk => frame_ptr_reg[5].CLK
clk => frame_ptr_reg[6].CLK
clk => frame_ptr_reg[7].CLK
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => s_axis_tready_reg.OUTPUTSELECT
rst => gmii_tx_en_reg.OUTPUTSELECT
rst => gmii_tx_er_reg.OUTPUTSELECT
rst => start_packet_reg.OUTPUTSELECT
rst => error_underflow_reg.OUTPUTSELECT
s_axis_tdata[0] => s_tdata_next.DATAB
s_axis_tdata[0] => s_tdata_next.DATAB
s_axis_tdata[0] => Selector46.IN4
s_axis_tdata[1] => s_tdata_next.DATAB
s_axis_tdata[1] => s_tdata_next.DATAB
s_axis_tdata[1] => Selector45.IN4
s_axis_tdata[2] => s_tdata_next.DATAB
s_axis_tdata[2] => s_tdata_next.DATAB
s_axis_tdata[2] => Selector44.IN4
s_axis_tdata[3] => s_tdata_next.DATAB
s_axis_tdata[3] => s_tdata_next.DATAB
s_axis_tdata[3] => Selector43.IN4
s_axis_tdata[4] => s_tdata_next.DATAB
s_axis_tdata[4] => s_tdata_next.DATAB
s_axis_tdata[4] => Selector42.IN4
s_axis_tdata[5] => s_tdata_next.DATAB
s_axis_tdata[5] => s_tdata_next.DATAB
s_axis_tdata[5] => Selector41.IN4
s_axis_tdata[6] => s_tdata_next.DATAB
s_axis_tdata[6] => s_tdata_next.DATAB
s_axis_tdata[6] => Selector40.IN4
s_axis_tdata[7] => s_tdata_next.DATAB
s_axis_tdata[7] => s_tdata_next.DATAB
s_axis_tdata[7] => Selector39.IN4
s_axis_tvalid => s_axis_tready_next.OUTPUTSELECT
s_axis_tvalid => gmii_tx_er_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => s_axis_tready_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => mii_odd_next.DATAB
s_axis_tvalid => Selector23.IN5
s_axis_tvalid => Selector25.IN5
s_axis_tvalid => Selector27.IN5
s_axis_tvalid => Selector29.IN5
s_axis_tvalid => Selector30.IN4
s_axis_tvalid => Selector32.IN3
s_axis_tvalid => error_underflow_next.DATAB
s_axis_tvalid => Selector31.IN1
s_axis_tvalid => Selector36.IN1
s_axis_tready <= s_axis_tready_reg.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => s_axis_tready_next.OUTPUTSELECT
s_axis_tlast => gmii_tx_er_next.OUTPUTSELECT
s_axis_tlast => state_next.OUTPUTSELECT
s_axis_tlast => state_next.OUTPUTSELECT
s_axis_tlast => state_next.OUTPUTSELECT
s_axis_tlast => s_axis_tready_next.DATAB
s_axis_tlast => state_next.DATAB
s_axis_tuser[0] => gmii_tx_er_next.DATAB
s_axis_tuser[0] => state_next.DATAB
gmii_txd[0] <= gmii_txd_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_en <= gmii_tx_en_reg.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_er <= gmii_tx_er_reg.DB_MAX_OUTPUT_PORT_TYPE
ptp_ts[0] => ~NO_FANOUT~
ptp_ts[1] => ~NO_FANOUT~
ptp_ts[2] => ~NO_FANOUT~
ptp_ts[3] => ~NO_FANOUT~
ptp_ts[4] => ~NO_FANOUT~
ptp_ts[5] => ~NO_FANOUT~
ptp_ts[6] => ~NO_FANOUT~
ptp_ts[7] => ~NO_FANOUT~
ptp_ts[8] => ~NO_FANOUT~
ptp_ts[9] => ~NO_FANOUT~
ptp_ts[10] => ~NO_FANOUT~
ptp_ts[11] => ~NO_FANOUT~
ptp_ts[12] => ~NO_FANOUT~
ptp_ts[13] => ~NO_FANOUT~
ptp_ts[14] => ~NO_FANOUT~
ptp_ts[15] => ~NO_FANOUT~
ptp_ts[16] => ~NO_FANOUT~
ptp_ts[17] => ~NO_FANOUT~
ptp_ts[18] => ~NO_FANOUT~
ptp_ts[19] => ~NO_FANOUT~
ptp_ts[20] => ~NO_FANOUT~
ptp_ts[21] => ~NO_FANOUT~
ptp_ts[22] => ~NO_FANOUT~
ptp_ts[23] => ~NO_FANOUT~
ptp_ts[24] => ~NO_FANOUT~
ptp_ts[25] => ~NO_FANOUT~
ptp_ts[26] => ~NO_FANOUT~
ptp_ts[27] => ~NO_FANOUT~
ptp_ts[28] => ~NO_FANOUT~
ptp_ts[29] => ~NO_FANOUT~
ptp_ts[30] => ~NO_FANOUT~
ptp_ts[31] => ~NO_FANOUT~
ptp_ts[32] => ~NO_FANOUT~
ptp_ts[33] => ~NO_FANOUT~
ptp_ts[34] => ~NO_FANOUT~
ptp_ts[35] => ~NO_FANOUT~
ptp_ts[36] => ~NO_FANOUT~
ptp_ts[37] => ~NO_FANOUT~
ptp_ts[38] => ~NO_FANOUT~
ptp_ts[39] => ~NO_FANOUT~
ptp_ts[40] => ~NO_FANOUT~
ptp_ts[41] => ~NO_FANOUT~
ptp_ts[42] => ~NO_FANOUT~
ptp_ts[43] => ~NO_FANOUT~
ptp_ts[44] => ~NO_FANOUT~
ptp_ts[45] => ~NO_FANOUT~
ptp_ts[46] => ~NO_FANOUT~
ptp_ts[47] => ~NO_FANOUT~
ptp_ts[48] => ~NO_FANOUT~
ptp_ts[49] => ~NO_FANOUT~
ptp_ts[50] => ~NO_FANOUT~
ptp_ts[51] => ~NO_FANOUT~
ptp_ts[52] => ~NO_FANOUT~
ptp_ts[53] => ~NO_FANOUT~
ptp_ts[54] => ~NO_FANOUT~
ptp_ts[55] => ~NO_FANOUT~
ptp_ts[56] => ~NO_FANOUT~
ptp_ts[57] => ~NO_FANOUT~
ptp_ts[58] => ~NO_FANOUT~
ptp_ts[59] => ~NO_FANOUT~
ptp_ts[60] => ~NO_FANOUT~
ptp_ts[61] => ~NO_FANOUT~
ptp_ts[62] => ~NO_FANOUT~
ptp_ts[63] => ~NO_FANOUT~
ptp_ts[64] => ~NO_FANOUT~
ptp_ts[65] => ~NO_FANOUT~
ptp_ts[66] => ~NO_FANOUT~
ptp_ts[67] => ~NO_FANOUT~
ptp_ts[68] => ~NO_FANOUT~
ptp_ts[69] => ~NO_FANOUT~
ptp_ts[70] => ~NO_FANOUT~
ptp_ts[71] => ~NO_FANOUT~
ptp_ts[72] => ~NO_FANOUT~
ptp_ts[73] => ~NO_FANOUT~
ptp_ts[74] => ~NO_FANOUT~
ptp_ts[75] => ~NO_FANOUT~
ptp_ts[76] => ~NO_FANOUT~
ptp_ts[77] => ~NO_FANOUT~
ptp_ts[78] => ~NO_FANOUT~
ptp_ts[79] => ~NO_FANOUT~
ptp_ts[80] => ~NO_FANOUT~
ptp_ts[81] => ~NO_FANOUT~
ptp_ts[82] => ~NO_FANOUT~
ptp_ts[83] => ~NO_FANOUT~
ptp_ts[84] => ~NO_FANOUT~
ptp_ts[85] => ~NO_FANOUT~
ptp_ts[86] => ~NO_FANOUT~
ptp_ts[87] => ~NO_FANOUT~
ptp_ts[88] => ~NO_FANOUT~
ptp_ts[89] => ~NO_FANOUT~
ptp_ts[90] => ~NO_FANOUT~
ptp_ts[91] => ~NO_FANOUT~
ptp_ts[92] => ~NO_FANOUT~
ptp_ts[93] => ~NO_FANOUT~
ptp_ts[94] => ~NO_FANOUT~
ptp_ts[95] => ~NO_FANOUT~
m_axis_ptp_ts[0] <= <GND>
m_axis_ptp_ts[1] <= <GND>
m_axis_ptp_ts[2] <= <GND>
m_axis_ptp_ts[3] <= <GND>
m_axis_ptp_ts[4] <= <GND>
m_axis_ptp_ts[5] <= <GND>
m_axis_ptp_ts[6] <= <GND>
m_axis_ptp_ts[7] <= <GND>
m_axis_ptp_ts[8] <= <GND>
m_axis_ptp_ts[9] <= <GND>
m_axis_ptp_ts[10] <= <GND>
m_axis_ptp_ts[11] <= <GND>
m_axis_ptp_ts[12] <= <GND>
m_axis_ptp_ts[13] <= <GND>
m_axis_ptp_ts[14] <= <GND>
m_axis_ptp_ts[15] <= <GND>
m_axis_ptp_ts[16] <= <GND>
m_axis_ptp_ts[17] <= <GND>
m_axis_ptp_ts[18] <= <GND>
m_axis_ptp_ts[19] <= <GND>
m_axis_ptp_ts[20] <= <GND>
m_axis_ptp_ts[21] <= <GND>
m_axis_ptp_ts[22] <= <GND>
m_axis_ptp_ts[23] <= <GND>
m_axis_ptp_ts[24] <= <GND>
m_axis_ptp_ts[25] <= <GND>
m_axis_ptp_ts[26] <= <GND>
m_axis_ptp_ts[27] <= <GND>
m_axis_ptp_ts[28] <= <GND>
m_axis_ptp_ts[29] <= <GND>
m_axis_ptp_ts[30] <= <GND>
m_axis_ptp_ts[31] <= <GND>
m_axis_ptp_ts[32] <= <GND>
m_axis_ptp_ts[33] <= <GND>
m_axis_ptp_ts[34] <= <GND>
m_axis_ptp_ts[35] <= <GND>
m_axis_ptp_ts[36] <= <GND>
m_axis_ptp_ts[37] <= <GND>
m_axis_ptp_ts[38] <= <GND>
m_axis_ptp_ts[39] <= <GND>
m_axis_ptp_ts[40] <= <GND>
m_axis_ptp_ts[41] <= <GND>
m_axis_ptp_ts[42] <= <GND>
m_axis_ptp_ts[43] <= <GND>
m_axis_ptp_ts[44] <= <GND>
m_axis_ptp_ts[45] <= <GND>
m_axis_ptp_ts[46] <= <GND>
m_axis_ptp_ts[47] <= <GND>
m_axis_ptp_ts[48] <= <GND>
m_axis_ptp_ts[49] <= <GND>
m_axis_ptp_ts[50] <= <GND>
m_axis_ptp_ts[51] <= <GND>
m_axis_ptp_ts[52] <= <GND>
m_axis_ptp_ts[53] <= <GND>
m_axis_ptp_ts[54] <= <GND>
m_axis_ptp_ts[55] <= <GND>
m_axis_ptp_ts[56] <= <GND>
m_axis_ptp_ts[57] <= <GND>
m_axis_ptp_ts[58] <= <GND>
m_axis_ptp_ts[59] <= <GND>
m_axis_ptp_ts[60] <= <GND>
m_axis_ptp_ts[61] <= <GND>
m_axis_ptp_ts[62] <= <GND>
m_axis_ptp_ts[63] <= <GND>
m_axis_ptp_ts[64] <= <GND>
m_axis_ptp_ts[65] <= <GND>
m_axis_ptp_ts[66] <= <GND>
m_axis_ptp_ts[67] <= <GND>
m_axis_ptp_ts[68] <= <GND>
m_axis_ptp_ts[69] <= <GND>
m_axis_ptp_ts[70] <= <GND>
m_axis_ptp_ts[71] <= <GND>
m_axis_ptp_ts[72] <= <GND>
m_axis_ptp_ts[73] <= <GND>
m_axis_ptp_ts[74] <= <GND>
m_axis_ptp_ts[75] <= <GND>
m_axis_ptp_ts[76] <= <GND>
m_axis_ptp_ts[77] <= <GND>
m_axis_ptp_ts[78] <= <GND>
m_axis_ptp_ts[79] <= <GND>
m_axis_ptp_ts[80] <= <GND>
m_axis_ptp_ts[81] <= <GND>
m_axis_ptp_ts[82] <= <GND>
m_axis_ptp_ts[83] <= <GND>
m_axis_ptp_ts[84] <= <GND>
m_axis_ptp_ts[85] <= <GND>
m_axis_ptp_ts[86] <= <GND>
m_axis_ptp_ts[87] <= <GND>
m_axis_ptp_ts[88] <= <GND>
m_axis_ptp_ts[89] <= <GND>
m_axis_ptp_ts[90] <= <GND>
m_axis_ptp_ts[91] <= <GND>
m_axis_ptp_ts[92] <= <GND>
m_axis_ptp_ts[93] <= <GND>
m_axis_ptp_ts[94] <= <GND>
m_axis_ptp_ts[95] <= <GND>
m_axis_ptp_ts_tag[0] <= <GND>
m_axis_ptp_ts_tag[1] <= <GND>
m_axis_ptp_ts_tag[2] <= <GND>
m_axis_ptp_ts_tag[3] <= <GND>
m_axis_ptp_ts_tag[4] <= <GND>
m_axis_ptp_ts_tag[5] <= <GND>
m_axis_ptp_ts_tag[6] <= <GND>
m_axis_ptp_ts_tag[7] <= <GND>
m_axis_ptp_ts_tag[8] <= <GND>
m_axis_ptp_ts_tag[9] <= <GND>
m_axis_ptp_ts_tag[10] <= <GND>
m_axis_ptp_ts_tag[11] <= <GND>
m_axis_ptp_ts_tag[12] <= <GND>
m_axis_ptp_ts_tag[13] <= <GND>
m_axis_ptp_ts_tag[14] <= <GND>
m_axis_ptp_ts_tag[15] <= <GND>
m_axis_ptp_ts_valid <= <GND>
clk_enable => gmii_tx_en_next.OUTPUTSELECT
clk_enable => gmii_tx_er_next.OUTPUTSELECT
clk_enable => state_next.STATE_IDLE.OUTPUTSELECT
clk_enable => state_next.STATE_PREAMBLE.OUTPUTSELECT
clk_enable => state_next.STATE_PAYLOAD.OUTPUTSELECT
clk_enable => state_next.STATE_LAST.OUTPUTSELECT
clk_enable => state_next.STATE_PAD.OUTPUTSELECT
clk_enable => state_next.STATE_FCS.OUTPUTSELECT
clk_enable => state_next.STATE_WAIT_END.OUTPUTSELECT
clk_enable => state_next.STATE_IFG.OUTPUTSELECT
clk_enable => reset_crc.OUTPUTSELECT
clk_enable => s_axis_tready_next.OUTPUTSELECT
clk_enable => start_packet_next.OUTPUTSELECT
clk_enable => update_crc.OUTPUTSELECT
clk_enable => error_underflow_next.OUTPUTSELECT
clk_enable => frame_ptr_reg[7].ENA
clk_enable => frame_ptr_reg[6].ENA
clk_enable => frame_ptr_reg[5].ENA
clk_enable => frame_ptr_reg[4].ENA
clk_enable => frame_ptr_reg[3].ENA
clk_enable => frame_ptr_reg[2].ENA
clk_enable => frame_ptr_reg[1].ENA
clk_enable => frame_ptr_reg[0].ENA
clk_enable => frame_min_count_reg[5].ENA
clk_enable => frame_min_count_reg[4].ENA
clk_enable => frame_min_count_reg[3].ENA
clk_enable => frame_min_count_reg[2].ENA
clk_enable => frame_min_count_reg[1].ENA
clk_enable => frame_min_count_reg[0].ENA
clk_enable => mii_odd_reg.ENA
clk_enable => mii_msn_reg[3].ENA
clk_enable => mii_msn_reg[2].ENA
clk_enable => mii_msn_reg[1].ENA
clk_enable => mii_msn_reg[0].ENA
clk_enable => s_tdata_reg[7].ENA
clk_enable => s_tdata_reg[6].ENA
clk_enable => s_tdata_reg[5].ENA
clk_enable => s_tdata_reg[4].ENA
clk_enable => s_tdata_reg[3].ENA
clk_enable => s_tdata_reg[2].ENA
clk_enable => s_tdata_reg[1].ENA
clk_enable => s_tdata_reg[0].ENA
clk_enable => gmii_txd_reg[7].ENA
clk_enable => gmii_txd_reg[6].ENA
clk_enable => gmii_txd_reg[5].ENA
clk_enable => gmii_txd_reg[4].ENA
clk_enable => gmii_txd_reg[3].ENA
clk_enable => gmii_txd_reg[2].ENA
clk_enable => gmii_txd_reg[1].ENA
clk_enable => gmii_txd_reg[0].ENA
mii_select => always0.IN1
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
ifg_delay[0] => Add2.IN16
ifg_delay[1] => Add2.IN15
ifg_delay[2] => Add2.IN14
ifg_delay[3] => Add2.IN13
ifg_delay[4] => Add2.IN12
ifg_delay[5] => Add2.IN11
ifg_delay[6] => Add2.IN10
ifg_delay[7] => Add2.IN9
start_packet <= start_packet_reg.DB_MAX_OUTPUT_PORT_TYPE
error_underflow <= error_underflow_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => data_reg.IN0
data_in[0] => data_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => data_reg.IN0
data_in[1] => data_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => data_reg.IN0
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => data_reg.IN0
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => data_reg.IN0
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => data_reg.IN0
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => data_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => data_reg.IN1
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => data_reg.IN1
state_in[0] => data_reg.IN0
state_in[1] => state_reg.IN1
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => data_reg.IN1
state_in[1] => data_reg.IN0
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => data_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN0
state_in[3] => state_reg.IN0
state_in[3] => data_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN0
state_in[4] => data_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => data_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => data_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => data_reg.IN1
state_in[7] => state_reg.IN0
state_in[8] => state_reg.IN1
state_in[9] => state_reg.IN1
state_in[10] => state_reg.IN1
state_in[11] => state_reg.IN1
state_in[12] => state_reg.IN1
state_in[13] => state_reg.IN1
state_in[14] => state_reg.IN1
state_in[15] => state_reg.IN1
state_in[16] => state_reg.IN1
state_in[17] => state_reg.IN1
state_in[18] => state_reg.IN1
state_in[19] => state_reg.IN1
state_in[20] => state_reg.IN1
state_in[21] => state_reg.IN1
state_in[22] => state_reg.IN1
state_in[23] => state_reg.IN1
state_in[24] => state_reg.IN1
state_in[25] => state_reg.IN1
state_in[26] => state_reg.IN1
state_in[27] => state_reg.IN1
state_in[28] => state_reg.IN1
state_in[29] => state_reg.IN1
state_in[30] => state_reg.IN1
state_in[31] => state_reg.IN1
data_out[0] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[6] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[7] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[8] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[9] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[10] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[11] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[12] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[13] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[14] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[15] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[16] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[17] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[18] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[19] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[20] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[21] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[22] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[23] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[24] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[25] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[26] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[27] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[28] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[29] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[30] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[31] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo
s_clk => s_clk.IN1
s_rst => s_rst.IN1
s_axis_tdata[0] => pre_fifo_axis_tdata[0].IN1
s_axis_tdata[1] => pre_fifo_axis_tdata[1].IN1
s_axis_tdata[2] => pre_fifo_axis_tdata[2].IN1
s_axis_tdata[3] => pre_fifo_axis_tdata[3].IN1
s_axis_tdata[4] => pre_fifo_axis_tdata[4].IN1
s_axis_tdata[5] => pre_fifo_axis_tdata[5].IN1
s_axis_tdata[6] => pre_fifo_axis_tdata[6].IN1
s_axis_tdata[7] => pre_fifo_axis_tdata[7].IN1
s_axis_tkeep[0] => pre_fifo_axis_tkeep[0].IN1
s_axis_tvalid => pre_fifo_axis_tvalid.IN1
s_axis_tready <= axis_async_fifo:fifo_inst.s_axis_tready
s_axis_tlast => pre_fifo_axis_tlast.IN1
s_axis_tid[0] => pre_fifo_axis_tid[0].IN1
s_axis_tid[1] => pre_fifo_axis_tid[1].IN1
s_axis_tid[2] => pre_fifo_axis_tid[2].IN1
s_axis_tid[3] => pre_fifo_axis_tid[3].IN1
s_axis_tid[4] => pre_fifo_axis_tid[4].IN1
s_axis_tid[5] => pre_fifo_axis_tid[5].IN1
s_axis_tid[6] => pre_fifo_axis_tid[6].IN1
s_axis_tid[7] => pre_fifo_axis_tid[7].IN1
s_axis_tdest[0] => pre_fifo_axis_tdest[0].IN1
s_axis_tdest[1] => pre_fifo_axis_tdest[1].IN1
s_axis_tdest[2] => pre_fifo_axis_tdest[2].IN1
s_axis_tdest[3] => pre_fifo_axis_tdest[3].IN1
s_axis_tdest[4] => pre_fifo_axis_tdest[4].IN1
s_axis_tdest[5] => pre_fifo_axis_tdest[5].IN1
s_axis_tdest[6] => pre_fifo_axis_tdest[6].IN1
s_axis_tdest[7] => pre_fifo_axis_tdest[7].IN1
s_axis_tuser[0] => pre_fifo_axis_tuser[0].IN1
m_clk => m_clk.IN1
m_rst => m_rst.IN1
m_axis_tdata[0] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[1] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[2] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[3] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[4] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[5] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[6] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[7] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tkeep[0] <= axis_async_fifo:fifo_inst.m_axis_tkeep
m_axis_tvalid <= axis_async_fifo:fifo_inst.m_axis_tvalid
m_axis_tready => post_fifo_axis_tready.IN1
m_axis_tlast <= axis_async_fifo:fifo_inst.m_axis_tlast
m_axis_tid[0] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[1] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[2] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[3] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[4] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[5] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[6] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[7] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tdest[0] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[1] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[2] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[3] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[4] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[5] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[6] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[7] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tuser[0] <= axis_async_fifo:fifo_inst.m_axis_tuser
s_status_overflow <= axis_async_fifo:fifo_inst.s_status_overflow
s_status_bad_frame <= axis_async_fifo:fifo_inst.s_status_bad_frame
s_status_good_frame <= axis_async_fifo:fifo_inst.s_status_good_frame
m_status_overflow <= axis_async_fifo:fifo_inst.m_status_overflow
m_status_bad_frame <= axis_async_fifo:fifo_inst.m_status_bad_frame
m_status_good_frame <= axis_async_fifo:fifo_inst.m_status_good_frame


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
s_clk => mem.we_a.CLK
s_clk => mem.waddr_a[11].CLK
s_clk => mem.waddr_a[10].CLK
s_clk => mem.waddr_a[9].CLK
s_clk => mem.waddr_a[8].CLK
s_clk => mem.waddr_a[7].CLK
s_clk => mem.waddr_a[6].CLK
s_clk => mem.waddr_a[5].CLK
s_clk => mem.waddr_a[4].CLK
s_clk => mem.waddr_a[3].CLK
s_clk => mem.waddr_a[2].CLK
s_clk => mem.waddr_a[1].CLK
s_clk => mem.waddr_a[0].CLK
s_clk => mem.data_a[9].CLK
s_clk => mem.data_a[8].CLK
s_clk => mem.data_a[7].CLK
s_clk => mem.data_a[6].CLK
s_clk => mem.data_a[5].CLK
s_clk => mem.data_a[4].CLK
s_clk => mem.data_a[3].CLK
s_clk => mem.data_a[2].CLK
s_clk => mem.data_a[1].CLK
s_clk => mem.data_a[0].CLK
s_clk => good_frame_sync1_reg.CLK
s_clk => bad_frame_sync1_reg.CLK
s_clk => overflow_sync1_reg.CLK
s_clk => wr_ptr_update_ack_sync2_reg.CLK
s_clk => wr_ptr_update_ack_sync1_reg.CLK
s_clk => rd_ptr_gray_sync2_reg[0].CLK
s_clk => rd_ptr_gray_sync2_reg[1].CLK
s_clk => rd_ptr_gray_sync2_reg[2].CLK
s_clk => rd_ptr_gray_sync2_reg[3].CLK
s_clk => rd_ptr_gray_sync2_reg[4].CLK
s_clk => rd_ptr_gray_sync2_reg[5].CLK
s_clk => rd_ptr_gray_sync2_reg[6].CLK
s_clk => rd_ptr_gray_sync2_reg[7].CLK
s_clk => rd_ptr_gray_sync2_reg[8].CLK
s_clk => rd_ptr_gray_sync2_reg[9].CLK
s_clk => rd_ptr_gray_sync2_reg[10].CLK
s_clk => rd_ptr_gray_sync2_reg[11].CLK
s_clk => rd_ptr_gray_sync2_reg[12].CLK
s_clk => rd_ptr_gray_sync1_reg[0].CLK
s_clk => rd_ptr_gray_sync1_reg[1].CLK
s_clk => rd_ptr_gray_sync1_reg[2].CLK
s_clk => rd_ptr_gray_sync1_reg[3].CLK
s_clk => rd_ptr_gray_sync1_reg[4].CLK
s_clk => rd_ptr_gray_sync1_reg[5].CLK
s_clk => rd_ptr_gray_sync1_reg[6].CLK
s_clk => rd_ptr_gray_sync1_reg[7].CLK
s_clk => rd_ptr_gray_sync1_reg[8].CLK
s_clk => rd_ptr_gray_sync1_reg[9].CLK
s_clk => rd_ptr_gray_sync1_reg[10].CLK
s_clk => rd_ptr_gray_sync1_reg[11].CLK
s_clk => rd_ptr_gray_sync1_reg[12].CLK
s_clk => wr_ptr_gray_reg[0].CLK
s_clk => wr_ptr_gray_reg[1].CLK
s_clk => wr_ptr_gray_reg[2].CLK
s_clk => wr_ptr_gray_reg[3].CLK
s_clk => wr_ptr_gray_reg[4].CLK
s_clk => wr_ptr_gray_reg[5].CLK
s_clk => wr_ptr_gray_reg[6].CLK
s_clk => wr_ptr_gray_reg[7].CLK
s_clk => wr_ptr_gray_reg[8].CLK
s_clk => wr_ptr_gray_reg[9].CLK
s_clk => wr_ptr_gray_reg[10].CLK
s_clk => wr_ptr_gray_reg[11].CLK
s_clk => wr_ptr_gray_reg[12].CLK
s_clk => wr_ptr_reg[0].CLK
s_clk => wr_ptr_reg[1].CLK
s_clk => wr_ptr_reg[2].CLK
s_clk => wr_ptr_reg[3].CLK
s_clk => wr_ptr_reg[4].CLK
s_clk => wr_ptr_reg[5].CLK
s_clk => wr_ptr_reg[6].CLK
s_clk => wr_ptr_reg[7].CLK
s_clk => wr_ptr_reg[8].CLK
s_clk => wr_ptr_reg[9].CLK
s_clk => wr_ptr_reg[10].CLK
s_clk => wr_ptr_reg[11].CLK
s_clk => wr_ptr_reg[12].CLK
s_clk => wr_ptr_cur_gray_reg[0].CLK
s_clk => wr_ptr_cur_gray_reg[1].CLK
s_clk => wr_ptr_cur_gray_reg[2].CLK
s_clk => wr_ptr_cur_gray_reg[3].CLK
s_clk => wr_ptr_cur_gray_reg[4].CLK
s_clk => wr_ptr_cur_gray_reg[5].CLK
s_clk => wr_ptr_cur_gray_reg[6].CLK
s_clk => wr_ptr_cur_gray_reg[7].CLK
s_clk => wr_ptr_cur_gray_reg[8].CLK
s_clk => wr_ptr_cur_gray_reg[9].CLK
s_clk => wr_ptr_cur_gray_reg[10].CLK
s_clk => wr_ptr_cur_gray_reg[11].CLK
s_clk => wr_ptr_cur_gray_reg[12].CLK
s_clk => wr_ptr_cur_reg[0].CLK
s_clk => wr_ptr_cur_reg[1].CLK
s_clk => wr_ptr_cur_reg[2].CLK
s_clk => wr_ptr_cur_reg[3].CLK
s_clk => wr_ptr_cur_reg[4].CLK
s_clk => wr_ptr_cur_reg[5].CLK
s_clk => wr_ptr_cur_reg[6].CLK
s_clk => wr_ptr_cur_reg[7].CLK
s_clk => wr_ptr_cur_reg[8].CLK
s_clk => wr_ptr_cur_reg[9].CLK
s_clk => wr_ptr_cur_reg[10].CLK
s_clk => wr_ptr_cur_reg[11].CLK
s_clk => wr_ptr_cur_reg[12].CLK
s_clk => drop_frame_reg.CLK
s_clk => s_frame_reg.CLK
s_clk => wr_ptr_update_reg.CLK
s_clk => wr_ptr_sync_gray_reg[0].CLK
s_clk => wr_ptr_sync_gray_reg[1].CLK
s_clk => wr_ptr_sync_gray_reg[2].CLK
s_clk => wr_ptr_sync_gray_reg[3].CLK
s_clk => wr_ptr_sync_gray_reg[4].CLK
s_clk => wr_ptr_sync_gray_reg[5].CLK
s_clk => wr_ptr_sync_gray_reg[6].CLK
s_clk => wr_ptr_sync_gray_reg[7].CLK
s_clk => wr_ptr_sync_gray_reg[8].CLK
s_clk => wr_ptr_sync_gray_reg[9].CLK
s_clk => wr_ptr_sync_gray_reg[10].CLK
s_clk => wr_ptr_sync_gray_reg[11].CLK
s_clk => wr_ptr_sync_gray_reg[12].CLK
s_clk => wr_ptr_update_valid_reg.CLK
s_clk => good_frame_reg.CLK
s_clk => bad_frame_reg.CLK
s_clk => overflow_reg.CLK
s_clk => m_rst_sync1_reg.CLK
s_clk => s_rst_sync3_reg.CLK
s_clk => s_rst_sync2_reg.CLK
s_clk => mem.CLK0
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_update_valid_reg.OUTPUTSELECT
s_rst => wr_ptr_update_reg.OUTPUTSELECT
s_rst => s_frame_reg.OUTPUTSELECT
s_rst => drop_frame_reg.OUTPUTSELECT
s_rst => overflow_reg.OUTPUTSELECT
s_rst => bad_frame_reg.OUTPUTSELECT
s_rst => good_frame_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync1_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync2_reg.OUTPUTSELECT
s_rst => overflow_sync1_reg.OUTPUTSELECT
s_rst => bad_frame_sync1_reg.OUTPUTSELECT
s_rst => good_frame_sync1_reg.OUTPUTSELECT
s_rst => m_rst_sync1_reg.PRESET
s_axis_tdata[0] => mem.data_a[0].DATAIN
s_axis_tdata[0] => mem.DATAIN
s_axis_tdata[1] => mem.data_a[1].DATAIN
s_axis_tdata[1] => mem.DATAIN1
s_axis_tdata[2] => mem.data_a[2].DATAIN
s_axis_tdata[2] => mem.DATAIN2
s_axis_tdata[3] => mem.data_a[3].DATAIN
s_axis_tdata[3] => mem.DATAIN3
s_axis_tdata[4] => mem.data_a[4].DATAIN
s_axis_tdata[4] => mem.DATAIN4
s_axis_tdata[5] => mem.data_a[5].DATAIN
s_axis_tdata[5] => mem.DATAIN5
s_axis_tdata[6] => mem.data_a[6].DATAIN
s_axis_tdata[6] => mem.DATAIN6
s_axis_tdata[7] => mem.data_a[7].DATAIN
s_axis_tdata[7] => mem.DATAIN7
s_axis_tkeep[0] => ~NO_FANOUT~
s_axis_tvalid => always4.IN1
s_axis_tready <= s_axis_tready.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => always4.IN1
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => always4.IN0
s_axis_tlast => good_frame_reg.DATAA
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => bad_frame_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_valid_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_reg.OUTPUTSELECT
s_axis_tlast => good_frame_reg.OUTPUTSELECT
s_axis_tlast => mem.data_a[8].DATAIN
s_axis_tlast => overflow_reg.DATAB
s_axis_tlast => always4.IN1
s_axis_tlast => drop_frame_reg.DATAB
s_axis_tlast => s_frame_reg.DATAB
s_axis_tlast => mem.DATAIN8
s_axis_tid[0] => ~NO_FANOUT~
s_axis_tid[1] => ~NO_FANOUT~
s_axis_tid[2] => ~NO_FANOUT~
s_axis_tid[3] => ~NO_FANOUT~
s_axis_tid[4] => ~NO_FANOUT~
s_axis_tid[5] => ~NO_FANOUT~
s_axis_tid[6] => ~NO_FANOUT~
s_axis_tid[7] => ~NO_FANOUT~
s_axis_tdest[0] => ~NO_FANOUT~
s_axis_tdest[1] => ~NO_FANOUT~
s_axis_tdest[2] => ~NO_FANOUT~
s_axis_tdest[3] => ~NO_FANOUT~
s_axis_tdest[4] => ~NO_FANOUT~
s_axis_tdest[5] => ~NO_FANOUT~
s_axis_tdest[6] => ~NO_FANOUT~
s_axis_tdest[7] => ~NO_FANOUT~
s_axis_tuser[0] => mem.data_a[9].DATAIN
s_axis_tuser[0] => always4.IN1
s_axis_tuser[0] => mem.DATAIN9
m_clk => m_drop_frame_reg.CLK
m_clk => m_frame_reg.CLK
m_clk => rd_ptr_gray_reg[0].CLK
m_clk => rd_ptr_gray_reg[1].CLK
m_clk => rd_ptr_gray_reg[2].CLK
m_clk => rd_ptr_gray_reg[3].CLK
m_clk => rd_ptr_gray_reg[4].CLK
m_clk => rd_ptr_gray_reg[5].CLK
m_clk => rd_ptr_gray_reg[6].CLK
m_clk => rd_ptr_gray_reg[7].CLK
m_clk => rd_ptr_gray_reg[8].CLK
m_clk => rd_ptr_gray_reg[9].CLK
m_clk => rd_ptr_gray_reg[10].CLK
m_clk => rd_ptr_gray_reg[11].CLK
m_clk => rd_ptr_gray_reg[12].CLK
m_clk => rd_ptr_reg[0].CLK
m_clk => rd_ptr_reg[1].CLK
m_clk => rd_ptr_reg[2].CLK
m_clk => rd_ptr_reg[3].CLK
m_clk => rd_ptr_reg[4].CLK
m_clk => rd_ptr_reg[5].CLK
m_clk => rd_ptr_reg[6].CLK
m_clk => rd_ptr_reg[7].CLK
m_clk => rd_ptr_reg[8].CLK
m_clk => rd_ptr_reg[9].CLK
m_clk => rd_ptr_reg[10].CLK
m_clk => rd_ptr_reg[11].CLK
m_clk => rd_ptr_reg[12].CLK
m_clk => m_axis_pipe_reg[0][0].CLK
m_clk => m_axis_pipe_reg[0][1].CLK
m_clk => m_axis_pipe_reg[0][2].CLK
m_clk => m_axis_pipe_reg[0][3].CLK
m_clk => m_axis_pipe_reg[0][4].CLK
m_clk => m_axis_pipe_reg[0][5].CLK
m_clk => m_axis_pipe_reg[0][6].CLK
m_clk => m_axis_pipe_reg[0][7].CLK
m_clk => m_axis_pipe_reg[0][8].CLK
m_clk => m_axis_pipe_reg[0][9].CLK
m_clk => m_axis_pipe_reg[1][0].CLK
m_clk => m_axis_pipe_reg[1][1].CLK
m_clk => m_axis_pipe_reg[1][2].CLK
m_clk => m_axis_pipe_reg[1][3].CLK
m_clk => m_axis_pipe_reg[1][4].CLK
m_clk => m_axis_pipe_reg[1][5].CLK
m_clk => m_axis_pipe_reg[1][6].CLK
m_clk => m_axis_pipe_reg[1][7].CLK
m_clk => m_axis_pipe_reg[1][8].CLK
m_clk => m_axis_pipe_reg[1][9].CLK
m_clk => m_terminate_frame_reg.CLK
m_clk => m_axis_tvalid_pipe_reg[0].CLK
m_clk => m_axis_tvalid_pipe_reg[1].CLK
m_clk => good_frame_sync4_reg.CLK
m_clk => good_frame_sync3_reg.CLK
m_clk => good_frame_sync2_reg.CLK
m_clk => bad_frame_sync4_reg.CLK
m_clk => bad_frame_sync3_reg.CLK
m_clk => bad_frame_sync2_reg.CLK
m_clk => overflow_sync4_reg.CLK
m_clk => overflow_sync3_reg.CLK
m_clk => overflow_sync2_reg.CLK
m_clk => wr_ptr_update_sync3_reg.CLK
m_clk => wr_ptr_update_sync2_reg.CLK
m_clk => wr_ptr_update_sync1_reg.CLK
m_clk => wr_ptr_gray_sync1_reg[0].CLK
m_clk => wr_ptr_gray_sync1_reg[1].CLK
m_clk => wr_ptr_gray_sync1_reg[2].CLK
m_clk => wr_ptr_gray_sync1_reg[3].CLK
m_clk => wr_ptr_gray_sync1_reg[4].CLK
m_clk => wr_ptr_gray_sync1_reg[5].CLK
m_clk => wr_ptr_gray_sync1_reg[6].CLK
m_clk => wr_ptr_gray_sync1_reg[7].CLK
m_clk => wr_ptr_gray_sync1_reg[8].CLK
m_clk => wr_ptr_gray_sync1_reg[9].CLK
m_clk => wr_ptr_gray_sync1_reg[10].CLK
m_clk => wr_ptr_gray_sync1_reg[11].CLK
m_clk => wr_ptr_gray_sync1_reg[12].CLK
m_clk => m_rst_sync3_reg.CLK
m_clk => m_rst_sync2_reg.CLK
m_clk => s_rst_sync1_reg.CLK
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync2_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync2_reg.OUTPUTSELECT
m_rst => overflow_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync4_reg.OUTPUTSELECT
m_rst => bad_frame_sync2_reg.OUTPUTSELECT
m_rst => bad_frame_sync3_reg.OUTPUTSELECT
m_rst => bad_frame_sync4_reg.OUTPUTSELECT
m_rst => good_frame_sync2_reg.OUTPUTSELECT
m_rst => good_frame_sync3_reg.OUTPUTSELECT
m_rst => good_frame_sync4_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_frame_reg.OUTPUTSELECT
m_rst => m_drop_frame_reg.OUTPUTSELECT
m_rst => m_terminate_frame_reg.OUTPUTSELECT
m_rst => s_rst_sync1_reg.PRESET
m_axis_tdata[0] <= m_axis[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[0] <= <VCC>
m_axis_tvalid <= m_axis_tvalid_pipe_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tready => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_axis_tready => m_terminate_frame_reg.OUTPUTSELECT
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tlast <= comb.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tid[0] <= <GND>
m_axis_tid[1] <= <GND>
m_axis_tid[2] <= <GND>
m_axis_tid[3] <= <GND>
m_axis_tid[4] <= <GND>
m_axis_tid[5] <= <GND>
m_axis_tid[6] <= <GND>
m_axis_tid[7] <= <GND>
m_axis_tdest[0] <= <GND>
m_axis_tdest[1] <= <GND>
m_axis_tdest[2] <= <GND>
m_axis_tdest[3] <= <GND>
m_axis_tdest[4] <= <GND>
m_axis_tdest[5] <= <GND>
m_axis_tdest[6] <= <GND>
m_axis_tdest[7] <= <GND>
m_axis_tuser[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
s_status_overflow <= overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_bad_frame <= bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_good_frame <= good_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
m_status_overflow <= m_status_overflow.DB_MAX_OUTPUT_PORT_TYPE
m_status_bad_frame <= m_status_bad_frame.DB_MAX_OUTPUT_PORT_TYPE
m_status_good_frame <= m_status_good_frame.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo
s_clk => s_clk.IN1
s_rst => s_rst.IN1
s_axis_tdata[0] => pre_fifo_axis_tdata[0].IN1
s_axis_tdata[1] => pre_fifo_axis_tdata[1].IN1
s_axis_tdata[2] => pre_fifo_axis_tdata[2].IN1
s_axis_tdata[3] => pre_fifo_axis_tdata[3].IN1
s_axis_tdata[4] => pre_fifo_axis_tdata[4].IN1
s_axis_tdata[5] => pre_fifo_axis_tdata[5].IN1
s_axis_tdata[6] => pre_fifo_axis_tdata[6].IN1
s_axis_tdata[7] => pre_fifo_axis_tdata[7].IN1
s_axis_tkeep[0] => pre_fifo_axis_tkeep[0].IN1
s_axis_tvalid => pre_fifo_axis_tvalid.IN1
s_axis_tready <= axis_async_fifo:fifo_inst.s_axis_tready
s_axis_tlast => pre_fifo_axis_tlast.IN1
s_axis_tid[0] => pre_fifo_axis_tid[0].IN1
s_axis_tid[1] => pre_fifo_axis_tid[1].IN1
s_axis_tid[2] => pre_fifo_axis_tid[2].IN1
s_axis_tid[3] => pre_fifo_axis_tid[3].IN1
s_axis_tid[4] => pre_fifo_axis_tid[4].IN1
s_axis_tid[5] => pre_fifo_axis_tid[5].IN1
s_axis_tid[6] => pre_fifo_axis_tid[6].IN1
s_axis_tid[7] => pre_fifo_axis_tid[7].IN1
s_axis_tdest[0] => pre_fifo_axis_tdest[0].IN1
s_axis_tdest[1] => pre_fifo_axis_tdest[1].IN1
s_axis_tdest[2] => pre_fifo_axis_tdest[2].IN1
s_axis_tdest[3] => pre_fifo_axis_tdest[3].IN1
s_axis_tdest[4] => pre_fifo_axis_tdest[4].IN1
s_axis_tdest[5] => pre_fifo_axis_tdest[5].IN1
s_axis_tdest[6] => pre_fifo_axis_tdest[6].IN1
s_axis_tdest[7] => pre_fifo_axis_tdest[7].IN1
s_axis_tuser[0] => pre_fifo_axis_tuser[0].IN1
m_clk => m_clk.IN1
m_rst => m_rst.IN1
m_axis_tdata[0] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[1] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[2] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[3] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[4] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[5] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[6] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[7] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tkeep[0] <= axis_async_fifo:fifo_inst.m_axis_tkeep
m_axis_tvalid <= axis_async_fifo:fifo_inst.m_axis_tvalid
m_axis_tready => post_fifo_axis_tready.IN1
m_axis_tlast <= axis_async_fifo:fifo_inst.m_axis_tlast
m_axis_tid[0] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[1] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[2] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[3] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[4] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[5] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[6] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[7] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tdest[0] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[1] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[2] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[3] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[4] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[5] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[6] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[7] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tuser[0] <= axis_async_fifo:fifo_inst.m_axis_tuser
s_status_overflow <= axis_async_fifo:fifo_inst.s_status_overflow
s_status_bad_frame <= axis_async_fifo:fifo_inst.s_status_bad_frame
s_status_good_frame <= axis_async_fifo:fifo_inst.s_status_good_frame
m_status_overflow <= axis_async_fifo:fifo_inst.m_status_overflow
m_status_bad_frame <= axis_async_fifo:fifo_inst.m_status_bad_frame
m_status_good_frame <= axis_async_fifo:fifo_inst.m_status_good_frame


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
s_clk => mem.we_a.CLK
s_clk => mem.waddr_a[11].CLK
s_clk => mem.waddr_a[10].CLK
s_clk => mem.waddr_a[9].CLK
s_clk => mem.waddr_a[8].CLK
s_clk => mem.waddr_a[7].CLK
s_clk => mem.waddr_a[6].CLK
s_clk => mem.waddr_a[5].CLK
s_clk => mem.waddr_a[4].CLK
s_clk => mem.waddr_a[3].CLK
s_clk => mem.waddr_a[2].CLK
s_clk => mem.waddr_a[1].CLK
s_clk => mem.waddr_a[0].CLK
s_clk => mem.data_a[9].CLK
s_clk => mem.data_a[8].CLK
s_clk => mem.data_a[7].CLK
s_clk => mem.data_a[6].CLK
s_clk => mem.data_a[5].CLK
s_clk => mem.data_a[4].CLK
s_clk => mem.data_a[3].CLK
s_clk => mem.data_a[2].CLK
s_clk => mem.data_a[1].CLK
s_clk => mem.data_a[0].CLK
s_clk => good_frame_sync1_reg.CLK
s_clk => bad_frame_sync1_reg.CLK
s_clk => overflow_sync1_reg.CLK
s_clk => wr_ptr_update_ack_sync2_reg.CLK
s_clk => wr_ptr_update_ack_sync1_reg.CLK
s_clk => rd_ptr_gray_sync2_reg[0].CLK
s_clk => rd_ptr_gray_sync2_reg[1].CLK
s_clk => rd_ptr_gray_sync2_reg[2].CLK
s_clk => rd_ptr_gray_sync2_reg[3].CLK
s_clk => rd_ptr_gray_sync2_reg[4].CLK
s_clk => rd_ptr_gray_sync2_reg[5].CLK
s_clk => rd_ptr_gray_sync2_reg[6].CLK
s_clk => rd_ptr_gray_sync2_reg[7].CLK
s_clk => rd_ptr_gray_sync2_reg[8].CLK
s_clk => rd_ptr_gray_sync2_reg[9].CLK
s_clk => rd_ptr_gray_sync2_reg[10].CLK
s_clk => rd_ptr_gray_sync2_reg[11].CLK
s_clk => rd_ptr_gray_sync2_reg[12].CLK
s_clk => rd_ptr_gray_sync1_reg[0].CLK
s_clk => rd_ptr_gray_sync1_reg[1].CLK
s_clk => rd_ptr_gray_sync1_reg[2].CLK
s_clk => rd_ptr_gray_sync1_reg[3].CLK
s_clk => rd_ptr_gray_sync1_reg[4].CLK
s_clk => rd_ptr_gray_sync1_reg[5].CLK
s_clk => rd_ptr_gray_sync1_reg[6].CLK
s_clk => rd_ptr_gray_sync1_reg[7].CLK
s_clk => rd_ptr_gray_sync1_reg[8].CLK
s_clk => rd_ptr_gray_sync1_reg[9].CLK
s_clk => rd_ptr_gray_sync1_reg[10].CLK
s_clk => rd_ptr_gray_sync1_reg[11].CLK
s_clk => rd_ptr_gray_sync1_reg[12].CLK
s_clk => wr_ptr_gray_reg[0].CLK
s_clk => wr_ptr_gray_reg[1].CLK
s_clk => wr_ptr_gray_reg[2].CLK
s_clk => wr_ptr_gray_reg[3].CLK
s_clk => wr_ptr_gray_reg[4].CLK
s_clk => wr_ptr_gray_reg[5].CLK
s_clk => wr_ptr_gray_reg[6].CLK
s_clk => wr_ptr_gray_reg[7].CLK
s_clk => wr_ptr_gray_reg[8].CLK
s_clk => wr_ptr_gray_reg[9].CLK
s_clk => wr_ptr_gray_reg[10].CLK
s_clk => wr_ptr_gray_reg[11].CLK
s_clk => wr_ptr_gray_reg[12].CLK
s_clk => wr_ptr_reg[0].CLK
s_clk => wr_ptr_reg[1].CLK
s_clk => wr_ptr_reg[2].CLK
s_clk => wr_ptr_reg[3].CLK
s_clk => wr_ptr_reg[4].CLK
s_clk => wr_ptr_reg[5].CLK
s_clk => wr_ptr_reg[6].CLK
s_clk => wr_ptr_reg[7].CLK
s_clk => wr_ptr_reg[8].CLK
s_clk => wr_ptr_reg[9].CLK
s_clk => wr_ptr_reg[10].CLK
s_clk => wr_ptr_reg[11].CLK
s_clk => wr_ptr_reg[12].CLK
s_clk => wr_ptr_cur_gray_reg[0].CLK
s_clk => wr_ptr_cur_gray_reg[1].CLK
s_clk => wr_ptr_cur_gray_reg[2].CLK
s_clk => wr_ptr_cur_gray_reg[3].CLK
s_clk => wr_ptr_cur_gray_reg[4].CLK
s_clk => wr_ptr_cur_gray_reg[5].CLK
s_clk => wr_ptr_cur_gray_reg[6].CLK
s_clk => wr_ptr_cur_gray_reg[7].CLK
s_clk => wr_ptr_cur_gray_reg[8].CLK
s_clk => wr_ptr_cur_gray_reg[9].CLK
s_clk => wr_ptr_cur_gray_reg[10].CLK
s_clk => wr_ptr_cur_gray_reg[11].CLK
s_clk => wr_ptr_cur_gray_reg[12].CLK
s_clk => wr_ptr_cur_reg[0].CLK
s_clk => wr_ptr_cur_reg[1].CLK
s_clk => wr_ptr_cur_reg[2].CLK
s_clk => wr_ptr_cur_reg[3].CLK
s_clk => wr_ptr_cur_reg[4].CLK
s_clk => wr_ptr_cur_reg[5].CLK
s_clk => wr_ptr_cur_reg[6].CLK
s_clk => wr_ptr_cur_reg[7].CLK
s_clk => wr_ptr_cur_reg[8].CLK
s_clk => wr_ptr_cur_reg[9].CLK
s_clk => wr_ptr_cur_reg[10].CLK
s_clk => wr_ptr_cur_reg[11].CLK
s_clk => wr_ptr_cur_reg[12].CLK
s_clk => drop_frame_reg.CLK
s_clk => s_frame_reg.CLK
s_clk => wr_ptr_update_reg.CLK
s_clk => wr_ptr_sync_gray_reg[0].CLK
s_clk => wr_ptr_sync_gray_reg[1].CLK
s_clk => wr_ptr_sync_gray_reg[2].CLK
s_clk => wr_ptr_sync_gray_reg[3].CLK
s_clk => wr_ptr_sync_gray_reg[4].CLK
s_clk => wr_ptr_sync_gray_reg[5].CLK
s_clk => wr_ptr_sync_gray_reg[6].CLK
s_clk => wr_ptr_sync_gray_reg[7].CLK
s_clk => wr_ptr_sync_gray_reg[8].CLK
s_clk => wr_ptr_sync_gray_reg[9].CLK
s_clk => wr_ptr_sync_gray_reg[10].CLK
s_clk => wr_ptr_sync_gray_reg[11].CLK
s_clk => wr_ptr_sync_gray_reg[12].CLK
s_clk => wr_ptr_update_valid_reg.CLK
s_clk => good_frame_reg.CLK
s_clk => bad_frame_reg.CLK
s_clk => overflow_reg.CLK
s_clk => m_rst_sync1_reg.CLK
s_clk => s_rst_sync3_reg.CLK
s_clk => s_rst_sync2_reg.CLK
s_clk => mem.CLK0
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_update_valid_reg.OUTPUTSELECT
s_rst => wr_ptr_update_reg.OUTPUTSELECT
s_rst => s_frame_reg.OUTPUTSELECT
s_rst => drop_frame_reg.OUTPUTSELECT
s_rst => overflow_reg.OUTPUTSELECT
s_rst => bad_frame_reg.OUTPUTSELECT
s_rst => good_frame_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync1_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync2_reg.OUTPUTSELECT
s_rst => overflow_sync1_reg.OUTPUTSELECT
s_rst => bad_frame_sync1_reg.OUTPUTSELECT
s_rst => good_frame_sync1_reg.OUTPUTSELECT
s_rst => m_rst_sync1_reg.PRESET
s_axis_tdata[0] => mem.data_a[0].DATAIN
s_axis_tdata[0] => mem.DATAIN
s_axis_tdata[1] => mem.data_a[1].DATAIN
s_axis_tdata[1] => mem.DATAIN1
s_axis_tdata[2] => mem.data_a[2].DATAIN
s_axis_tdata[2] => mem.DATAIN2
s_axis_tdata[3] => mem.data_a[3].DATAIN
s_axis_tdata[3] => mem.DATAIN3
s_axis_tdata[4] => mem.data_a[4].DATAIN
s_axis_tdata[4] => mem.DATAIN4
s_axis_tdata[5] => mem.data_a[5].DATAIN
s_axis_tdata[5] => mem.DATAIN5
s_axis_tdata[6] => mem.data_a[6].DATAIN
s_axis_tdata[6] => mem.DATAIN6
s_axis_tdata[7] => mem.data_a[7].DATAIN
s_axis_tdata[7] => mem.DATAIN7
s_axis_tkeep[0] => ~NO_FANOUT~
s_axis_tvalid => always4.IN1
s_axis_tready <= s_rst_sync3_reg.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => always4.IN1
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => always4.IN0
s_axis_tlast => good_frame_reg.DATAA
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => bad_frame_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_valid_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_reg.OUTPUTSELECT
s_axis_tlast => good_frame_reg.OUTPUTSELECT
s_axis_tlast => mem.data_a[8].DATAIN
s_axis_tlast => overflow_reg.DATAB
s_axis_tlast => always4.IN1
s_axis_tlast => drop_frame_reg.DATAB
s_axis_tlast => s_frame_reg.DATAB
s_axis_tlast => mem.DATAIN8
s_axis_tid[0] => ~NO_FANOUT~
s_axis_tid[1] => ~NO_FANOUT~
s_axis_tid[2] => ~NO_FANOUT~
s_axis_tid[3] => ~NO_FANOUT~
s_axis_tid[4] => ~NO_FANOUT~
s_axis_tid[5] => ~NO_FANOUT~
s_axis_tid[6] => ~NO_FANOUT~
s_axis_tid[7] => ~NO_FANOUT~
s_axis_tdest[0] => ~NO_FANOUT~
s_axis_tdest[1] => ~NO_FANOUT~
s_axis_tdest[2] => ~NO_FANOUT~
s_axis_tdest[3] => ~NO_FANOUT~
s_axis_tdest[4] => ~NO_FANOUT~
s_axis_tdest[5] => ~NO_FANOUT~
s_axis_tdest[6] => ~NO_FANOUT~
s_axis_tdest[7] => ~NO_FANOUT~
s_axis_tuser[0] => mem.data_a[9].DATAIN
s_axis_tuser[0] => always4.IN1
s_axis_tuser[0] => mem.DATAIN9
m_clk => m_drop_frame_reg.CLK
m_clk => m_frame_reg.CLK
m_clk => rd_ptr_gray_reg[0].CLK
m_clk => rd_ptr_gray_reg[1].CLK
m_clk => rd_ptr_gray_reg[2].CLK
m_clk => rd_ptr_gray_reg[3].CLK
m_clk => rd_ptr_gray_reg[4].CLK
m_clk => rd_ptr_gray_reg[5].CLK
m_clk => rd_ptr_gray_reg[6].CLK
m_clk => rd_ptr_gray_reg[7].CLK
m_clk => rd_ptr_gray_reg[8].CLK
m_clk => rd_ptr_gray_reg[9].CLK
m_clk => rd_ptr_gray_reg[10].CLK
m_clk => rd_ptr_gray_reg[11].CLK
m_clk => rd_ptr_gray_reg[12].CLK
m_clk => rd_ptr_reg[0].CLK
m_clk => rd_ptr_reg[1].CLK
m_clk => rd_ptr_reg[2].CLK
m_clk => rd_ptr_reg[3].CLK
m_clk => rd_ptr_reg[4].CLK
m_clk => rd_ptr_reg[5].CLK
m_clk => rd_ptr_reg[6].CLK
m_clk => rd_ptr_reg[7].CLK
m_clk => rd_ptr_reg[8].CLK
m_clk => rd_ptr_reg[9].CLK
m_clk => rd_ptr_reg[10].CLK
m_clk => rd_ptr_reg[11].CLK
m_clk => rd_ptr_reg[12].CLK
m_clk => m_axis_pipe_reg[0][0].CLK
m_clk => m_axis_pipe_reg[0][1].CLK
m_clk => m_axis_pipe_reg[0][2].CLK
m_clk => m_axis_pipe_reg[0][3].CLK
m_clk => m_axis_pipe_reg[0][4].CLK
m_clk => m_axis_pipe_reg[0][5].CLK
m_clk => m_axis_pipe_reg[0][6].CLK
m_clk => m_axis_pipe_reg[0][7].CLK
m_clk => m_axis_pipe_reg[0][8].CLK
m_clk => m_axis_pipe_reg[0][9].CLK
m_clk => m_axis_pipe_reg[1][0].CLK
m_clk => m_axis_pipe_reg[1][1].CLK
m_clk => m_axis_pipe_reg[1][2].CLK
m_clk => m_axis_pipe_reg[1][3].CLK
m_clk => m_axis_pipe_reg[1][4].CLK
m_clk => m_axis_pipe_reg[1][5].CLK
m_clk => m_axis_pipe_reg[1][6].CLK
m_clk => m_axis_pipe_reg[1][7].CLK
m_clk => m_axis_pipe_reg[1][8].CLK
m_clk => m_axis_pipe_reg[1][9].CLK
m_clk => m_terminate_frame_reg.CLK
m_clk => m_axis_tvalid_pipe_reg[0].CLK
m_clk => m_axis_tvalid_pipe_reg[1].CLK
m_clk => good_frame_sync4_reg.CLK
m_clk => good_frame_sync3_reg.CLK
m_clk => good_frame_sync2_reg.CLK
m_clk => bad_frame_sync4_reg.CLK
m_clk => bad_frame_sync3_reg.CLK
m_clk => bad_frame_sync2_reg.CLK
m_clk => overflow_sync4_reg.CLK
m_clk => overflow_sync3_reg.CLK
m_clk => overflow_sync2_reg.CLK
m_clk => wr_ptr_update_sync3_reg.CLK
m_clk => wr_ptr_update_sync2_reg.CLK
m_clk => wr_ptr_update_sync1_reg.CLK
m_clk => wr_ptr_gray_sync1_reg[0].CLK
m_clk => wr_ptr_gray_sync1_reg[1].CLK
m_clk => wr_ptr_gray_sync1_reg[2].CLK
m_clk => wr_ptr_gray_sync1_reg[3].CLK
m_clk => wr_ptr_gray_sync1_reg[4].CLK
m_clk => wr_ptr_gray_sync1_reg[5].CLK
m_clk => wr_ptr_gray_sync1_reg[6].CLK
m_clk => wr_ptr_gray_sync1_reg[7].CLK
m_clk => wr_ptr_gray_sync1_reg[8].CLK
m_clk => wr_ptr_gray_sync1_reg[9].CLK
m_clk => wr_ptr_gray_sync1_reg[10].CLK
m_clk => wr_ptr_gray_sync1_reg[11].CLK
m_clk => wr_ptr_gray_sync1_reg[12].CLK
m_clk => m_rst_sync3_reg.CLK
m_clk => m_rst_sync2_reg.CLK
m_clk => s_rst_sync1_reg.CLK
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync2_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync2_reg.OUTPUTSELECT
m_rst => overflow_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync4_reg.OUTPUTSELECT
m_rst => bad_frame_sync2_reg.OUTPUTSELECT
m_rst => bad_frame_sync3_reg.OUTPUTSELECT
m_rst => bad_frame_sync4_reg.OUTPUTSELECT
m_rst => good_frame_sync2_reg.OUTPUTSELECT
m_rst => good_frame_sync3_reg.OUTPUTSELECT
m_rst => good_frame_sync4_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_frame_reg.OUTPUTSELECT
m_rst => m_drop_frame_reg.OUTPUTSELECT
m_rst => m_terminate_frame_reg.OUTPUTSELECT
m_rst => s_rst_sync1_reg.PRESET
m_axis_tdata[0] <= m_axis[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[0] <= <VCC>
m_axis_tvalid <= m_axis_tvalid_pipe_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tready => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_axis_tready => m_terminate_frame_reg.OUTPUTSELECT
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tlast <= comb.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tid[0] <= <GND>
m_axis_tid[1] <= <GND>
m_axis_tid[2] <= <GND>
m_axis_tid[3] <= <GND>
m_axis_tid[4] <= <GND>
m_axis_tid[5] <= <GND>
m_axis_tid[6] <= <GND>
m_axis_tid[7] <= <GND>
m_axis_tdest[0] <= <GND>
m_axis_tdest[1] <= <GND>
m_axis_tdest[2] <= <GND>
m_axis_tdest[3] <= <GND>
m_axis_tdest[4] <= <GND>
m_axis_tdest[5] <= <GND>
m_axis_tdest[6] <= <GND>
m_axis_tdest[7] <= <GND>
m_axis_tuser[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
s_status_overflow <= overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_bad_frame <= bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_good_frame <= good_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
m_status_overflow <= m_status_overflow.DB_MAX_OUTPUT_PORT_TYPE
m_status_bad_frame <= m_status_bad_frame.DB_MAX_OUTPUT_PORT_TYPE
m_status_good_frame <= m_status_good_frame.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1
gtx_clk => gtx_clk.IN1
gtx_clk90 => gtx_clk90.IN1
gtx_rst => gtx_rst.IN1
logic_clk => logic_clk.IN2
logic_rst => logic_rst.IN2
tx_axis_tdata[0] => tx_axis_tdata[0].IN1
tx_axis_tdata[1] => tx_axis_tdata[1].IN1
tx_axis_tdata[2] => tx_axis_tdata[2].IN1
tx_axis_tdata[3] => tx_axis_tdata[3].IN1
tx_axis_tdata[4] => tx_axis_tdata[4].IN1
tx_axis_tdata[5] => tx_axis_tdata[5].IN1
tx_axis_tdata[6] => tx_axis_tdata[6].IN1
tx_axis_tdata[7] => tx_axis_tdata[7].IN1
tx_axis_tkeep[0] => tx_axis_tkeep[0].IN1
tx_axis_tvalid => tx_axis_tvalid.IN1
tx_axis_tready <= axis_async_fifo_adapter:tx_fifo.s_axis_tready
tx_axis_tlast => tx_axis_tlast.IN1
tx_axis_tuser => tx_axis_tuser.IN1
rx_axis_tdata[0] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[1] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[2] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[3] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[4] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[5] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[6] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tdata[7] <= axis_async_fifo_adapter:rx_fifo.m_axis_tdata
rx_axis_tkeep[0] <= axis_async_fifo_adapter:rx_fifo.m_axis_tkeep
rx_axis_tvalid <= axis_async_fifo_adapter:rx_fifo.m_axis_tvalid
rx_axis_tready => rx_axis_tready.IN1
rx_axis_tlast <= axis_async_fifo_adapter:rx_fifo.m_axis_tlast
rx_axis_tuser <= axis_async_fifo_adapter:rx_fifo.m_axis_tuser
rgmii_rx_clk => rgmii_rx_clk.IN1
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_rx_ctl => rgmii_rx_ctl.IN1
rgmii_tx_clk <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_tx_clk
rgmii_txd[0] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_txd[1] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_txd[2] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_txd[3] <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_txd
rgmii_tx_ctl <= eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst.rgmii_tx_ctl
tx_error_underflow <= tx_error_underflow.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_overflow <= axis_async_fifo_adapter:tx_fifo.s_status_overflow
tx_fifo_bad_frame <= axis_async_fifo_adapter:tx_fifo.s_status_bad_frame
tx_fifo_good_frame <= axis_async_fifo_adapter:tx_fifo.s_status_good_frame
rx_error_bad_frame <= rx_error_bad_frame.DB_MAX_OUTPUT_PORT_TYPE
rx_error_bad_fcs <= rx_error_bad_fcs.DB_MAX_OUTPUT_PORT_TYPE
rx_fifo_overflow <= axis_async_fifo_adapter:rx_fifo.m_status_overflow
rx_fifo_bad_frame <= axis_async_fifo_adapter:rx_fifo.m_status_bad_frame
rx_fifo_good_frame <= axis_async_fifo_adapter:rx_fifo.m_status_good_frame
speed[0] <= speed_sync_reg_2[0].DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed_sync_reg_2[1].DB_MAX_OUTPUT_PORT_TYPE
ifg_delay[0] => ifg_delay[0].IN1
ifg_delay[1] => ifg_delay[1].IN1
ifg_delay[2] => ifg_delay[2].IN1
ifg_delay[3] => ifg_delay[3].IN1
ifg_delay[4] => ifg_delay[4].IN1
ifg_delay[5] => ifg_delay[5].IN1
ifg_delay[6] => ifg_delay[6].IN1
ifg_delay[7] => ifg_delay[7].IN1


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
gtx_clk => gtx_clk.IN1
gtx_clk90 => gtx_clk90.IN1
gtx_rst => gtx_rst.IN1
rx_clk <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_rx_clk
rx_rst <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_rx_rst
tx_clk <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_tx_clk
tx_rst <= rgmii_phy_if:rgmii_phy_if_inst.mac_gmii_tx_rst
tx_axis_tdata[0] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[0]
tx_axis_tdata[1] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[1]
tx_axis_tdata[2] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[2]
tx_axis_tdata[3] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[3]
tx_axis_tdata[4] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[4]
tx_axis_tdata[5] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[5]
tx_axis_tdata[6] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[6]
tx_axis_tdata[7] => eth_mac_1g:eth_mac_1g_inst.tx_axis_tdata[7]
tx_axis_tvalid => eth_mac_1g:eth_mac_1g_inst.tx_axis_tvalid
tx_axis_tready <= eth_mac_1g:eth_mac_1g_inst.tx_axis_tready
tx_axis_tlast => eth_mac_1g:eth_mac_1g_inst.tx_axis_tlast
tx_axis_tuser => eth_mac_1g:eth_mac_1g_inst.tx_axis_tuser[0]
rx_axis_tdata[0] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[0]
rx_axis_tdata[1] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[1]
rx_axis_tdata[2] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[2]
rx_axis_tdata[3] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[3]
rx_axis_tdata[4] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[4]
rx_axis_tdata[5] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[5]
rx_axis_tdata[6] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[6]
rx_axis_tdata[7] <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tdata[7]
rx_axis_tvalid <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tvalid
rx_axis_tlast <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tlast
rx_axis_tuser <= eth_mac_1g:eth_mac_1g_inst.rx_axis_tuser[0]
rgmii_rx_clk => rgmii_rx_clk.IN1
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_rx_ctl => rgmii_rx_ctl.IN1
rgmii_tx_clk <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_tx_clk
rgmii_txd[0] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_txd[1] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_txd[2] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_txd[3] <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_txd
rgmii_tx_ctl <= rgmii_phy_if:rgmii_phy_if_inst.phy_rgmii_tx_ctl
tx_error_underflow <= eth_mac_1g:eth_mac_1g_inst.tx_error_underflow
rx_error_bad_frame <= eth_mac_1g:eth_mac_1g_inst.rx_error_bad_frame
rx_error_bad_fcs <= eth_mac_1g:eth_mac_1g_inst.rx_error_bad_fcs
speed[0] <= speed[0].DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1].DB_MAX_OUTPUT_PORT_TYPE
ifg_delay[0] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[0]
ifg_delay[1] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[1]
ifg_delay[2] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[2]
ifg_delay[3] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[3]
ifg_delay[4] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[4]
ifg_delay[5] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[5]
ifg_delay[6] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[6]
ifg_delay[7] => eth_mac_1g:eth_mac_1g_inst.ifg_delay[7]


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
clk => oddr:data_oddr_inst.clk
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => count_reg[4].CLK
clk => count_reg[5].CLK
clk => rgmii_tx_clk_fall.CLK
clk => rgmii_tx_clk_2.CLK
clk => rgmii_tx_clk_1.CLK
clk => tx_rst_reg[0].CLK
clk => tx_rst_reg[1].CLK
clk => tx_rst_reg[2].CLK
clk => tx_rst_reg[3].CLK
clk => mac_gmii_tx_clk.DATAIN
clk90 => oddr:clk_oddr_inst.clk
rst => rgmii_tx_clk_1.OUTPUTSELECT
rst => rgmii_tx_clk_2.OUTPUTSELECT
rst => rgmii_tx_clk_fall.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => rx_rst_reg[0].PRESET
rst => rx_rst_reg[1].PRESET
rst => rx_rst_reg[2].PRESET
rst => rx_rst_reg[3].PRESET
rst => tx_rst_reg[0].PRESET
rst => tx_rst_reg[1].PRESET
rst => tx_rst_reg[2].PRESET
rst => tx_rst_reg[3].PRESET
mac_gmii_rx_clk <= ssio_ddr_in:rx_ssio_ddr_inst.output_clk
mac_gmii_rx_rst <= rx_rst_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_rxd[0] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[1] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[2] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[3] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rxd[4] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rxd[5] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rxd[6] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rxd[7] <= ssio_ddr_in:rx_ssio_ddr_inst.output_q2
mac_gmii_rx_dv <= ssio_ddr_in:rx_ssio_ddr_inst.output_q1
mac_gmii_rx_er <= mac_gmii_rx_er.DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_tx_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_tx_rst <= tx_rst_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_tx_clk_en <= gmii_clk_en.DB_MAX_OUTPUT_PORT_TYPE
mac_gmii_txd[0] => rgmii_txd_2.DATAB
mac_gmii_txd[0] => rgmii_txd_2[0].DATAB
mac_gmii_txd[0] => oddr:data_oddr_inst.d1[1]
mac_gmii_txd[1] => rgmii_txd_2.DATAB
mac_gmii_txd[1] => rgmii_txd_2[1].DATAB
mac_gmii_txd[1] => oddr:data_oddr_inst.d1[2]
mac_gmii_txd[2] => rgmii_txd_2.DATAB
mac_gmii_txd[2] => rgmii_txd_2[2].DATAB
mac_gmii_txd[2] => oddr:data_oddr_inst.d1[3]
mac_gmii_txd[3] => rgmii_txd_2.DATAB
mac_gmii_txd[3] => rgmii_txd_2[3].DATAB
mac_gmii_txd[3] => oddr:data_oddr_inst.d1[4]
mac_gmii_txd[4] => rgmii_txd_2.DATAA
mac_gmii_txd[5] => rgmii_txd_2.DATAA
mac_gmii_txd[6] => rgmii_txd_2.DATAA
mac_gmii_txd[7] => rgmii_txd_2.DATAA
mac_gmii_tx_en => rgmii_tx_ctl_1.IN0
mac_gmii_tx_en => rgmii_tx_ctl_2.IN0
mac_gmii_tx_en => rgmii_tx_ctl_1.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_2.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_1.IN0
mac_gmii_tx_en => rgmii_tx_ctl_2.IN0
mac_gmii_tx_en => rgmii_tx_ctl_1.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_2.DATAB
mac_gmii_tx_en => rgmii_tx_ctl_2.IN0
mac_gmii_tx_en => rgmii_tx_ctl_1.DATAA
mac_gmii_tx_er => rgmii_tx_ctl_1.IN1
mac_gmii_tx_er => rgmii_tx_ctl_2.IN1
mac_gmii_tx_er => rgmii_tx_ctl_1.IN1
mac_gmii_tx_er => rgmii_tx_ctl_2.IN1
mac_gmii_tx_er => rgmii_tx_ctl_2.IN1
phy_rgmii_rx_clk => phy_rgmii_rx_clk.IN1
phy_rgmii_rxd[0] => phy_rgmii_rxd[0].IN1
phy_rgmii_rxd[1] => phy_rgmii_rxd[1].IN1
phy_rgmii_rxd[2] => phy_rgmii_rxd[2].IN1
phy_rgmii_rxd[3] => phy_rgmii_rxd[3].IN1
phy_rgmii_rx_ctl => phy_rgmii_rx_ctl.IN1
phy_rgmii_tx_clk <= oddr:clk_oddr_inst.q[0]
phy_rgmii_txd[0] <= oddr:data_oddr_inst.q[1]
phy_rgmii_txd[1] <= oddr:data_oddr_inst.q[2]
phy_rgmii_txd[2] <= oddr:data_oddr_inst.q[3]
phy_rgmii_txd[3] <= oddr:data_oddr_inst.q[4]
phy_rgmii_tx_ctl <= oddr:data_oddr_inst.q[0]
speed[0] => Equal2.IN1
speed[0] => Equal3.IN0
speed[1] => Equal2.IN0
speed[1] => Equal3.IN1


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
input_clk => output_clk.IN1
input_d[0] => input_d[0].IN1
input_d[1] => input_d[1].IN1
input_d[2] => input_d[2].IN1
input_d[3] => input_d[3].IN1
input_d[4] => input_d[4].IN1
output_clk <= output_clk.DB_MAX_OUTPUT_PORT_TYPE
output_q1[0] <= iddr:data_iddr_inst.q1
output_q1[1] <= iddr:data_iddr_inst.q1
output_q1[2] <= iddr:data_iddr_inst.q1
output_q1[3] <= iddr:data_iddr_inst.q1
output_q1[4] <= iddr:data_iddr_inst.q1
output_q2[0] <= iddr:data_iddr_inst.q2
output_q2[1] <= iddr:data_iddr_inst.q2
output_q2[2] <= iddr:data_iddr_inst.q2
output_q2[3] <= iddr:data_iddr_inst.q2
output_q2[4] <= iddr:data_iddr_inst.q2


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
clk => clk.IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
q1[0] <= q1_delay[0].DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1_delay[1].DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1_delay[2].DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1_delay[3].DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1_delay[4].DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= altddio_in:altddio_in_inst.dataout_l
q2[1] <= altddio_in:altddio_in_inst.dataout_l
q2[2] <= altddio_in:altddio_in_inst.dataout_l
q2[3] <= altddio_in:altddio_in_inst.dataout_l
q2[4] <= altddio_in:altddio_in_inst.dataout_l


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
datain[0] => ddio_in_b2d:auto_generated.datain[0]
datain[1] => ddio_in_b2d:auto_generated.datain[1]
datain[2] => ddio_in_b2d:auto_generated.datain[2]
datain[3] => ddio_in_b2d:auto_generated.datain[3]
datain[4] => ddio_in_b2d:auto_generated.datain[4]
inclock => ddio_in_b2d:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_b2d:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_b2d:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_b2d:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_b2d:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_b2d:auto_generated.dataout_h[4]
dataout_l[0] <= ddio_in_b2d:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_b2d:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_b2d:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_b2d:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_b2d:auto_generated.dataout_l[4]


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
datain[4] => input_cell_h[4].DATAIN
datain[4] => input_cell_l[4].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_h[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_l[4].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[4].IN0
inclock => input_cell_h[4].CLK
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[4].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
clk => clk.IN1
d1[0] => d1[0].IN1
d2[0] => d2[0].IN1
q[0] <= altddio_out:altddio_out_inst.dataout


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
datain_h[0] => ddio_out_86d:auto_generated.datain_h[0]
datain_l[0] => ddio_out_86d:auto_generated.datain_l[0]
outclock => ddio_out_86d:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_86d:auto_generated.dataout[0]
oe_out[0] <= <GND>


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
clk => clk.IN1
d1[0] => d1[0].IN1
d1[1] => d1[1].IN1
d1[2] => d1[2].IN1
d1[3] => d1[3].IN1
d1[4] => d1[4].IN1
d2[0] => d2[0].IN1
d2[1] => d2[1].IN1
d2[2] => d2[2].IN1
d2[3] => d2[3].IN1
d2[4] => d2[4].IN1
q[0] <= altddio_out:altddio_out_inst.dataout
q[1] <= altddio_out:altddio_out_inst.dataout
q[2] <= altddio_out:altddio_out_inst.dataout
q[3] <= altddio_out:altddio_out_inst.dataout
q[4] <= altddio_out:altddio_out_inst.dataout


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
datain_h[0] => ddio_out_c6d:auto_generated.datain_h[0]
datain_h[1] => ddio_out_c6d:auto_generated.datain_h[1]
datain_h[2] => ddio_out_c6d:auto_generated.datain_h[2]
datain_h[3] => ddio_out_c6d:auto_generated.datain_h[3]
datain_h[4] => ddio_out_c6d:auto_generated.datain_h[4]
datain_l[0] => ddio_out_c6d:auto_generated.datain_l[0]
datain_l[1] => ddio_out_c6d:auto_generated.datain_l[1]
datain_l[2] => ddio_out_c6d:auto_generated.datain_l[2]
datain_l[3] => ddio_out_c6d:auto_generated.datain_l[3]
datain_l[4] => ddio_out_c6d:auto_generated.datain_l[4]
outclock => ddio_out_c6d:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_c6d:auto_generated.dataout[0]
dataout[1] <> ddio_out_c6d:auto_generated.dataout[1]
dataout[2] <> ddio_out_c6d:auto_generated.dataout[2]
dataout[3] <> ddio_out_c6d:auto_generated.dataout[3]
dataout[4] <> ddio_out_c6d:auto_generated.dataout[4]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
rx_clk => rx_clk.IN1
rx_rst => rx_rst.IN1
tx_clk => tx_clk.IN1
tx_rst => tx_rst.IN1
tx_axis_tdata[0] => tx_axis_tdata[0].IN1
tx_axis_tdata[1] => tx_axis_tdata[1].IN1
tx_axis_tdata[2] => tx_axis_tdata[2].IN1
tx_axis_tdata[3] => tx_axis_tdata[3].IN1
tx_axis_tdata[4] => tx_axis_tdata[4].IN1
tx_axis_tdata[5] => tx_axis_tdata[5].IN1
tx_axis_tdata[6] => tx_axis_tdata[6].IN1
tx_axis_tdata[7] => tx_axis_tdata[7].IN1
tx_axis_tvalid => tx_axis_tvalid.IN1
tx_axis_tready <= axis_gmii_tx:axis_gmii_tx_inst.s_axis_tready
tx_axis_tlast => tx_axis_tlast.IN1
tx_axis_tuser[0] => tx_axis_tuser[0].IN1
rx_axis_tdata[0] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[1] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[2] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[3] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[4] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[5] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[6] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tdata[7] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tdata
rx_axis_tvalid <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tvalid
rx_axis_tlast <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tlast
rx_axis_tuser[0] <= axis_gmii_rx:axis_gmii_rx_inst.m_axis_tuser
gmii_rxd[0] => gmii_rxd[0].IN1
gmii_rxd[1] => gmii_rxd[1].IN1
gmii_rxd[2] => gmii_rxd[2].IN1
gmii_rxd[3] => gmii_rxd[3].IN1
gmii_rxd[4] => gmii_rxd[4].IN1
gmii_rxd[5] => gmii_rxd[5].IN1
gmii_rxd[6] => gmii_rxd[6].IN1
gmii_rxd[7] => gmii_rxd[7].IN1
gmii_rx_dv => gmii_rx_dv.IN1
gmii_rx_er => gmii_rx_er.IN1
gmii_txd[0] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[1] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[2] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[3] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[4] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[5] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[6] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_txd[7] <= axis_gmii_tx:axis_gmii_tx_inst.gmii_txd
gmii_tx_en <= axis_gmii_tx:axis_gmii_tx_inst.gmii_tx_en
gmii_tx_er <= axis_gmii_tx:axis_gmii_tx_inst.gmii_tx_er
tx_ptp_ts[0] => tx_ptp_ts[0].IN1
tx_ptp_ts[1] => tx_ptp_ts[1].IN1
tx_ptp_ts[2] => tx_ptp_ts[2].IN1
tx_ptp_ts[3] => tx_ptp_ts[3].IN1
tx_ptp_ts[4] => tx_ptp_ts[4].IN1
tx_ptp_ts[5] => tx_ptp_ts[5].IN1
tx_ptp_ts[6] => tx_ptp_ts[6].IN1
tx_ptp_ts[7] => tx_ptp_ts[7].IN1
tx_ptp_ts[8] => tx_ptp_ts[8].IN1
tx_ptp_ts[9] => tx_ptp_ts[9].IN1
tx_ptp_ts[10] => tx_ptp_ts[10].IN1
tx_ptp_ts[11] => tx_ptp_ts[11].IN1
tx_ptp_ts[12] => tx_ptp_ts[12].IN1
tx_ptp_ts[13] => tx_ptp_ts[13].IN1
tx_ptp_ts[14] => tx_ptp_ts[14].IN1
tx_ptp_ts[15] => tx_ptp_ts[15].IN1
tx_ptp_ts[16] => tx_ptp_ts[16].IN1
tx_ptp_ts[17] => tx_ptp_ts[17].IN1
tx_ptp_ts[18] => tx_ptp_ts[18].IN1
tx_ptp_ts[19] => tx_ptp_ts[19].IN1
tx_ptp_ts[20] => tx_ptp_ts[20].IN1
tx_ptp_ts[21] => tx_ptp_ts[21].IN1
tx_ptp_ts[22] => tx_ptp_ts[22].IN1
tx_ptp_ts[23] => tx_ptp_ts[23].IN1
tx_ptp_ts[24] => tx_ptp_ts[24].IN1
tx_ptp_ts[25] => tx_ptp_ts[25].IN1
tx_ptp_ts[26] => tx_ptp_ts[26].IN1
tx_ptp_ts[27] => tx_ptp_ts[27].IN1
tx_ptp_ts[28] => tx_ptp_ts[28].IN1
tx_ptp_ts[29] => tx_ptp_ts[29].IN1
tx_ptp_ts[30] => tx_ptp_ts[30].IN1
tx_ptp_ts[31] => tx_ptp_ts[31].IN1
tx_ptp_ts[32] => tx_ptp_ts[32].IN1
tx_ptp_ts[33] => tx_ptp_ts[33].IN1
tx_ptp_ts[34] => tx_ptp_ts[34].IN1
tx_ptp_ts[35] => tx_ptp_ts[35].IN1
tx_ptp_ts[36] => tx_ptp_ts[36].IN1
tx_ptp_ts[37] => tx_ptp_ts[37].IN1
tx_ptp_ts[38] => tx_ptp_ts[38].IN1
tx_ptp_ts[39] => tx_ptp_ts[39].IN1
tx_ptp_ts[40] => tx_ptp_ts[40].IN1
tx_ptp_ts[41] => tx_ptp_ts[41].IN1
tx_ptp_ts[42] => tx_ptp_ts[42].IN1
tx_ptp_ts[43] => tx_ptp_ts[43].IN1
tx_ptp_ts[44] => tx_ptp_ts[44].IN1
tx_ptp_ts[45] => tx_ptp_ts[45].IN1
tx_ptp_ts[46] => tx_ptp_ts[46].IN1
tx_ptp_ts[47] => tx_ptp_ts[47].IN1
tx_ptp_ts[48] => tx_ptp_ts[48].IN1
tx_ptp_ts[49] => tx_ptp_ts[49].IN1
tx_ptp_ts[50] => tx_ptp_ts[50].IN1
tx_ptp_ts[51] => tx_ptp_ts[51].IN1
tx_ptp_ts[52] => tx_ptp_ts[52].IN1
tx_ptp_ts[53] => tx_ptp_ts[53].IN1
tx_ptp_ts[54] => tx_ptp_ts[54].IN1
tx_ptp_ts[55] => tx_ptp_ts[55].IN1
tx_ptp_ts[56] => tx_ptp_ts[56].IN1
tx_ptp_ts[57] => tx_ptp_ts[57].IN1
tx_ptp_ts[58] => tx_ptp_ts[58].IN1
tx_ptp_ts[59] => tx_ptp_ts[59].IN1
tx_ptp_ts[60] => tx_ptp_ts[60].IN1
tx_ptp_ts[61] => tx_ptp_ts[61].IN1
tx_ptp_ts[62] => tx_ptp_ts[62].IN1
tx_ptp_ts[63] => tx_ptp_ts[63].IN1
tx_ptp_ts[64] => tx_ptp_ts[64].IN1
tx_ptp_ts[65] => tx_ptp_ts[65].IN1
tx_ptp_ts[66] => tx_ptp_ts[66].IN1
tx_ptp_ts[67] => tx_ptp_ts[67].IN1
tx_ptp_ts[68] => tx_ptp_ts[68].IN1
tx_ptp_ts[69] => tx_ptp_ts[69].IN1
tx_ptp_ts[70] => tx_ptp_ts[70].IN1
tx_ptp_ts[71] => tx_ptp_ts[71].IN1
tx_ptp_ts[72] => tx_ptp_ts[72].IN1
tx_ptp_ts[73] => tx_ptp_ts[73].IN1
tx_ptp_ts[74] => tx_ptp_ts[74].IN1
tx_ptp_ts[75] => tx_ptp_ts[75].IN1
tx_ptp_ts[76] => tx_ptp_ts[76].IN1
tx_ptp_ts[77] => tx_ptp_ts[77].IN1
tx_ptp_ts[78] => tx_ptp_ts[78].IN1
tx_ptp_ts[79] => tx_ptp_ts[79].IN1
tx_ptp_ts[80] => tx_ptp_ts[80].IN1
tx_ptp_ts[81] => tx_ptp_ts[81].IN1
tx_ptp_ts[82] => tx_ptp_ts[82].IN1
tx_ptp_ts[83] => tx_ptp_ts[83].IN1
tx_ptp_ts[84] => tx_ptp_ts[84].IN1
tx_ptp_ts[85] => tx_ptp_ts[85].IN1
tx_ptp_ts[86] => tx_ptp_ts[86].IN1
tx_ptp_ts[87] => tx_ptp_ts[87].IN1
tx_ptp_ts[88] => tx_ptp_ts[88].IN1
tx_ptp_ts[89] => tx_ptp_ts[89].IN1
tx_ptp_ts[90] => tx_ptp_ts[90].IN1
tx_ptp_ts[91] => tx_ptp_ts[91].IN1
tx_ptp_ts[92] => tx_ptp_ts[92].IN1
tx_ptp_ts[93] => tx_ptp_ts[93].IN1
tx_ptp_ts[94] => tx_ptp_ts[94].IN1
tx_ptp_ts[95] => tx_ptp_ts[95].IN1
rx_ptp_ts[0] => rx_ptp_ts[0].IN1
rx_ptp_ts[1] => rx_ptp_ts[1].IN1
rx_ptp_ts[2] => rx_ptp_ts[2].IN1
rx_ptp_ts[3] => rx_ptp_ts[3].IN1
rx_ptp_ts[4] => rx_ptp_ts[4].IN1
rx_ptp_ts[5] => rx_ptp_ts[5].IN1
rx_ptp_ts[6] => rx_ptp_ts[6].IN1
rx_ptp_ts[7] => rx_ptp_ts[7].IN1
rx_ptp_ts[8] => rx_ptp_ts[8].IN1
rx_ptp_ts[9] => rx_ptp_ts[9].IN1
rx_ptp_ts[10] => rx_ptp_ts[10].IN1
rx_ptp_ts[11] => rx_ptp_ts[11].IN1
rx_ptp_ts[12] => rx_ptp_ts[12].IN1
rx_ptp_ts[13] => rx_ptp_ts[13].IN1
rx_ptp_ts[14] => rx_ptp_ts[14].IN1
rx_ptp_ts[15] => rx_ptp_ts[15].IN1
rx_ptp_ts[16] => rx_ptp_ts[16].IN1
rx_ptp_ts[17] => rx_ptp_ts[17].IN1
rx_ptp_ts[18] => rx_ptp_ts[18].IN1
rx_ptp_ts[19] => rx_ptp_ts[19].IN1
rx_ptp_ts[20] => rx_ptp_ts[20].IN1
rx_ptp_ts[21] => rx_ptp_ts[21].IN1
rx_ptp_ts[22] => rx_ptp_ts[22].IN1
rx_ptp_ts[23] => rx_ptp_ts[23].IN1
rx_ptp_ts[24] => rx_ptp_ts[24].IN1
rx_ptp_ts[25] => rx_ptp_ts[25].IN1
rx_ptp_ts[26] => rx_ptp_ts[26].IN1
rx_ptp_ts[27] => rx_ptp_ts[27].IN1
rx_ptp_ts[28] => rx_ptp_ts[28].IN1
rx_ptp_ts[29] => rx_ptp_ts[29].IN1
rx_ptp_ts[30] => rx_ptp_ts[30].IN1
rx_ptp_ts[31] => rx_ptp_ts[31].IN1
rx_ptp_ts[32] => rx_ptp_ts[32].IN1
rx_ptp_ts[33] => rx_ptp_ts[33].IN1
rx_ptp_ts[34] => rx_ptp_ts[34].IN1
rx_ptp_ts[35] => rx_ptp_ts[35].IN1
rx_ptp_ts[36] => rx_ptp_ts[36].IN1
rx_ptp_ts[37] => rx_ptp_ts[37].IN1
rx_ptp_ts[38] => rx_ptp_ts[38].IN1
rx_ptp_ts[39] => rx_ptp_ts[39].IN1
rx_ptp_ts[40] => rx_ptp_ts[40].IN1
rx_ptp_ts[41] => rx_ptp_ts[41].IN1
rx_ptp_ts[42] => rx_ptp_ts[42].IN1
rx_ptp_ts[43] => rx_ptp_ts[43].IN1
rx_ptp_ts[44] => rx_ptp_ts[44].IN1
rx_ptp_ts[45] => rx_ptp_ts[45].IN1
rx_ptp_ts[46] => rx_ptp_ts[46].IN1
rx_ptp_ts[47] => rx_ptp_ts[47].IN1
rx_ptp_ts[48] => rx_ptp_ts[48].IN1
rx_ptp_ts[49] => rx_ptp_ts[49].IN1
rx_ptp_ts[50] => rx_ptp_ts[50].IN1
rx_ptp_ts[51] => rx_ptp_ts[51].IN1
rx_ptp_ts[52] => rx_ptp_ts[52].IN1
rx_ptp_ts[53] => rx_ptp_ts[53].IN1
rx_ptp_ts[54] => rx_ptp_ts[54].IN1
rx_ptp_ts[55] => rx_ptp_ts[55].IN1
rx_ptp_ts[56] => rx_ptp_ts[56].IN1
rx_ptp_ts[57] => rx_ptp_ts[57].IN1
rx_ptp_ts[58] => rx_ptp_ts[58].IN1
rx_ptp_ts[59] => rx_ptp_ts[59].IN1
rx_ptp_ts[60] => rx_ptp_ts[60].IN1
rx_ptp_ts[61] => rx_ptp_ts[61].IN1
rx_ptp_ts[62] => rx_ptp_ts[62].IN1
rx_ptp_ts[63] => rx_ptp_ts[63].IN1
rx_ptp_ts[64] => rx_ptp_ts[64].IN1
rx_ptp_ts[65] => rx_ptp_ts[65].IN1
rx_ptp_ts[66] => rx_ptp_ts[66].IN1
rx_ptp_ts[67] => rx_ptp_ts[67].IN1
rx_ptp_ts[68] => rx_ptp_ts[68].IN1
rx_ptp_ts[69] => rx_ptp_ts[69].IN1
rx_ptp_ts[70] => rx_ptp_ts[70].IN1
rx_ptp_ts[71] => rx_ptp_ts[71].IN1
rx_ptp_ts[72] => rx_ptp_ts[72].IN1
rx_ptp_ts[73] => rx_ptp_ts[73].IN1
rx_ptp_ts[74] => rx_ptp_ts[74].IN1
rx_ptp_ts[75] => rx_ptp_ts[75].IN1
rx_ptp_ts[76] => rx_ptp_ts[76].IN1
rx_ptp_ts[77] => rx_ptp_ts[77].IN1
rx_ptp_ts[78] => rx_ptp_ts[78].IN1
rx_ptp_ts[79] => rx_ptp_ts[79].IN1
rx_ptp_ts[80] => rx_ptp_ts[80].IN1
rx_ptp_ts[81] => rx_ptp_ts[81].IN1
rx_ptp_ts[82] => rx_ptp_ts[82].IN1
rx_ptp_ts[83] => rx_ptp_ts[83].IN1
rx_ptp_ts[84] => rx_ptp_ts[84].IN1
rx_ptp_ts[85] => rx_ptp_ts[85].IN1
rx_ptp_ts[86] => rx_ptp_ts[86].IN1
rx_ptp_ts[87] => rx_ptp_ts[87].IN1
rx_ptp_ts[88] => rx_ptp_ts[88].IN1
rx_ptp_ts[89] => rx_ptp_ts[89].IN1
rx_ptp_ts[90] => rx_ptp_ts[90].IN1
rx_ptp_ts[91] => rx_ptp_ts[91].IN1
rx_ptp_ts[92] => rx_ptp_ts[92].IN1
rx_ptp_ts[93] => rx_ptp_ts[93].IN1
rx_ptp_ts[94] => rx_ptp_ts[94].IN1
rx_ptp_ts[95] => rx_ptp_ts[95].IN1
tx_axis_ptp_ts[0] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[1] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[2] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[3] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[4] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[5] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[6] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[7] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[8] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[9] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[10] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[11] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[12] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[13] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[14] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[15] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[16] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[17] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[18] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[19] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[20] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[21] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[22] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[23] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[24] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[25] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[26] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[27] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[28] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[29] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[30] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[31] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[32] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[33] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[34] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[35] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[36] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[37] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[38] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[39] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[40] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[41] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[42] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[43] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[44] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[45] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[46] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[47] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[48] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[49] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[50] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[51] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[52] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[53] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[54] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[55] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[56] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[57] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[58] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[59] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[60] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[61] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[62] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[63] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[64] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[65] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[66] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[67] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[68] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[69] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[70] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[71] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[72] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[73] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[74] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[75] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[76] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[77] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[78] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[79] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[80] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[81] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[82] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[83] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[84] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[85] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[86] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[87] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[88] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[89] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[90] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[91] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[92] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[93] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[94] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts[95] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts
tx_axis_ptp_ts_tag[0] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[1] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[2] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[3] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[4] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[5] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[6] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[7] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[8] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[9] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[10] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[11] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[12] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[13] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[14] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_tag[15] <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_tag
tx_axis_ptp_ts_valid <= axis_gmii_tx:axis_gmii_tx_inst.m_axis_ptp_ts_valid
rx_clk_enable => rx_clk_enable.IN1
tx_clk_enable => tx_clk_enable.IN1
rx_mii_select => rx_mii_select.IN1
tx_mii_select => tx_mii_select.IN1
tx_start_packet <= axis_gmii_tx:axis_gmii_tx_inst.start_packet
tx_error_underflow <= axis_gmii_tx:axis_gmii_tx_inst.error_underflow
rx_start_packet <= axis_gmii_rx:axis_gmii_rx_inst.start_packet
rx_error_bad_frame <= axis_gmii_rx:axis_gmii_rx_inst.error_bad_frame
rx_error_bad_fcs <= axis_gmii_rx:axis_gmii_rx_inst.error_bad_fcs
ifg_delay[0] => ifg_delay[0].IN1
ifg_delay[1] => ifg_delay[1].IN1
ifg_delay[2] => ifg_delay[2].IN1
ifg_delay[3] => ifg_delay[3].IN1
ifg_delay[4] => ifg_delay[4].IN1
ifg_delay[5] => ifg_delay[5].IN1
ifg_delay[6] => ifg_delay[6].IN1
ifg_delay[7] => ifg_delay[7].IN1


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
clk => error_bad_fcs_reg.CLK
clk => error_bad_frame_reg.CLK
clk => start_packet_reg.CLK
clk => crc_state[0].CLK
clk => crc_state[1].CLK
clk => crc_state[2].CLK
clk => crc_state[3].CLK
clk => crc_state[4].CLK
clk => crc_state[5].CLK
clk => crc_state[6].CLK
clk => crc_state[7].CLK
clk => crc_state[8].CLK
clk => crc_state[9].CLK
clk => crc_state[10].CLK
clk => crc_state[11].CLK
clk => crc_state[12].CLK
clk => crc_state[13].CLK
clk => crc_state[14].CLK
clk => crc_state[15].CLK
clk => crc_state[16].CLK
clk => crc_state[17].CLK
clk => crc_state[18].CLK
clk => crc_state[19].CLK
clk => crc_state[20].CLK
clk => crc_state[21].CLK
clk => crc_state[22].CLK
clk => crc_state[23].CLK
clk => crc_state[24].CLK
clk => crc_state[25].CLK
clk => crc_state[26].CLK
clk => crc_state[27].CLK
clk => crc_state[28].CLK
clk => crc_state[29].CLK
clk => crc_state[30].CLK
clk => crc_state[31].CLK
clk => gmii_rx_er_d4.CLK
clk => gmii_rx_er_d3.CLK
clk => gmii_rx_er_d2.CLK
clk => gmii_rx_er_d1.CLK
clk => gmii_rx_er_d0.CLK
clk => gmii_rx_dv_d4.CLK
clk => gmii_rx_dv_d3.CLK
clk => gmii_rx_dv_d2.CLK
clk => gmii_rx_dv_d1.CLK
clk => gmii_rx_dv_d0.CLK
clk => gmii_rxd_d4[0].CLK
clk => gmii_rxd_d4[1].CLK
clk => gmii_rxd_d4[2].CLK
clk => gmii_rxd_d4[3].CLK
clk => gmii_rxd_d4[4].CLK
clk => gmii_rxd_d4[5].CLK
clk => gmii_rxd_d4[6].CLK
clk => gmii_rxd_d4[7].CLK
clk => gmii_rxd_d3[0].CLK
clk => gmii_rxd_d3[1].CLK
clk => gmii_rxd_d3[2].CLK
clk => gmii_rxd_d3[3].CLK
clk => gmii_rxd_d3[4].CLK
clk => gmii_rxd_d3[5].CLK
clk => gmii_rxd_d3[6].CLK
clk => gmii_rxd_d3[7].CLK
clk => gmii_rxd_d2[0].CLK
clk => gmii_rxd_d2[1].CLK
clk => gmii_rxd_d2[2].CLK
clk => gmii_rxd_d2[3].CLK
clk => gmii_rxd_d2[4].CLK
clk => gmii_rxd_d2[5].CLK
clk => gmii_rxd_d2[6].CLK
clk => gmii_rxd_d2[7].CLK
clk => gmii_rxd_d1[0].CLK
clk => gmii_rxd_d1[1].CLK
clk => gmii_rxd_d1[2].CLK
clk => gmii_rxd_d1[3].CLK
clk => gmii_rxd_d1[4].CLK
clk => gmii_rxd_d1[5].CLK
clk => gmii_rxd_d1[6].CLK
clk => gmii_rxd_d1[7].CLK
clk => gmii_rxd_d0[0].CLK
clk => gmii_rxd_d0[1].CLK
clk => gmii_rxd_d0[2].CLK
clk => gmii_rxd_d0[3].CLK
clk => gmii_rxd_d0[4].CLK
clk => gmii_rxd_d0[5].CLK
clk => gmii_rxd_d0[6].CLK
clk => gmii_rxd_d0[7].CLK
clk => mii_locked.CLK
clk => mii_odd.CLK
clk => m_axis_tuser_reg.CLK
clk => m_axis_tlast_reg.CLK
clk => m_axis_tvalid_reg.CLK
clk => m_axis_tdata_reg[0].CLK
clk => m_axis_tdata_reg[1].CLK
clk => m_axis_tdata_reg[2].CLK
clk => m_axis_tdata_reg[3].CLK
clk => m_axis_tdata_reg[4].CLK
clk => m_axis_tdata_reg[5].CLK
clk => m_axis_tdata_reg[6].CLK
clk => m_axis_tdata_reg[7].CLK
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => m_axis_tvalid_reg.OUTPUTSELECT
rst => start_packet_reg.OUTPUTSELECT
rst => error_bad_frame_reg.OUTPUTSELECT
rst => error_bad_fcs_reg.OUTPUTSELECT
rst => mii_locked.OUTPUTSELECT
rst => mii_odd.OUTPUTSELECT
rst => gmii_rx_dv_d0.OUTPUTSELECT
rst => gmii_rx_dv_d1.OUTPUTSELECT
rst => gmii_rx_dv_d2.OUTPUTSELECT
rst => gmii_rx_dv_d3.OUTPUTSELECT
rst => gmii_rx_dv_d4.OUTPUTSELECT
gmii_rxd[0] => gmii_rxd_d0.DATAB
gmii_rxd[0] => gmii_rxd_d0.DATAA
gmii_rxd[0] => Equal2.IN2
gmii_rxd[1] => gmii_rxd_d0.DATAB
gmii_rxd[1] => gmii_rxd_d0.DATAA
gmii_rxd[1] => Equal2.IN5
gmii_rxd[2] => gmii_rxd_d0.DATAB
gmii_rxd[2] => gmii_rxd_d0.DATAA
gmii_rxd[2] => Equal2.IN1
gmii_rxd[3] => gmii_rxd_d0.DATAB
gmii_rxd[3] => gmii_rxd_d0.DATAA
gmii_rxd[3] => Equal2.IN0
gmii_rxd[4] => gmii_rxd_d0.DATAA
gmii_rxd[5] => gmii_rxd_d0.DATAA
gmii_rxd[6] => gmii_rxd_d0.DATAA
gmii_rxd[7] => gmii_rxd_d0.DATAA
gmii_rx_dv => always1.IN1
gmii_rx_dv => mii_locked.DATAB
gmii_rx_dv => gmii_rx_dv_d0.IN1
gmii_rx_dv => gmii_rx_dv_d0.DATAA
gmii_rx_dv => gmii_rx_dv_d2.IN1
gmii_rx_dv => gmii_rx_dv_d3.IN1
gmii_rx_dv => gmii_rx_dv_d4.IN1
gmii_rx_dv => gmii_rx_dv_d0.DATAA
gmii_rx_dv => state_next.DATAA
gmii_rx_dv => Selector2.IN2
gmii_rx_dv => m_axis_tuser_next.OUTPUTSELECT
gmii_rx_dv => error_bad_fcs_next.OUTPUTSELECT
gmii_rx_dv => m_axis_tlast_next.DATAA
gmii_rx_dv => state_next.DATAA
gmii_rx_dv => Selector0.IN1
gmii_rx_er => gmii_rx_er_d0.IN1
gmii_rx_er => gmii_rx_er_d0.DATAA
gmii_rx_er => gmii_rx_er_d0.DATAA
m_axis_tdata[0] <= m_axis_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tvalid <= m_axis_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tlast <= m_axis_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tuser[0] <= m_axis_tuser_reg.DB_MAX_OUTPUT_PORT_TYPE
ptp_ts[0] => ~NO_FANOUT~
ptp_ts[1] => ~NO_FANOUT~
ptp_ts[2] => ~NO_FANOUT~
ptp_ts[3] => ~NO_FANOUT~
ptp_ts[4] => ~NO_FANOUT~
ptp_ts[5] => ~NO_FANOUT~
ptp_ts[6] => ~NO_FANOUT~
ptp_ts[7] => ~NO_FANOUT~
ptp_ts[8] => ~NO_FANOUT~
ptp_ts[9] => ~NO_FANOUT~
ptp_ts[10] => ~NO_FANOUT~
ptp_ts[11] => ~NO_FANOUT~
ptp_ts[12] => ~NO_FANOUT~
ptp_ts[13] => ~NO_FANOUT~
ptp_ts[14] => ~NO_FANOUT~
ptp_ts[15] => ~NO_FANOUT~
ptp_ts[16] => ~NO_FANOUT~
ptp_ts[17] => ~NO_FANOUT~
ptp_ts[18] => ~NO_FANOUT~
ptp_ts[19] => ~NO_FANOUT~
ptp_ts[20] => ~NO_FANOUT~
ptp_ts[21] => ~NO_FANOUT~
ptp_ts[22] => ~NO_FANOUT~
ptp_ts[23] => ~NO_FANOUT~
ptp_ts[24] => ~NO_FANOUT~
ptp_ts[25] => ~NO_FANOUT~
ptp_ts[26] => ~NO_FANOUT~
ptp_ts[27] => ~NO_FANOUT~
ptp_ts[28] => ~NO_FANOUT~
ptp_ts[29] => ~NO_FANOUT~
ptp_ts[30] => ~NO_FANOUT~
ptp_ts[31] => ~NO_FANOUT~
ptp_ts[32] => ~NO_FANOUT~
ptp_ts[33] => ~NO_FANOUT~
ptp_ts[34] => ~NO_FANOUT~
ptp_ts[35] => ~NO_FANOUT~
ptp_ts[36] => ~NO_FANOUT~
ptp_ts[37] => ~NO_FANOUT~
ptp_ts[38] => ~NO_FANOUT~
ptp_ts[39] => ~NO_FANOUT~
ptp_ts[40] => ~NO_FANOUT~
ptp_ts[41] => ~NO_FANOUT~
ptp_ts[42] => ~NO_FANOUT~
ptp_ts[43] => ~NO_FANOUT~
ptp_ts[44] => ~NO_FANOUT~
ptp_ts[45] => ~NO_FANOUT~
ptp_ts[46] => ~NO_FANOUT~
ptp_ts[47] => ~NO_FANOUT~
ptp_ts[48] => ~NO_FANOUT~
ptp_ts[49] => ~NO_FANOUT~
ptp_ts[50] => ~NO_FANOUT~
ptp_ts[51] => ~NO_FANOUT~
ptp_ts[52] => ~NO_FANOUT~
ptp_ts[53] => ~NO_FANOUT~
ptp_ts[54] => ~NO_FANOUT~
ptp_ts[55] => ~NO_FANOUT~
ptp_ts[56] => ~NO_FANOUT~
ptp_ts[57] => ~NO_FANOUT~
ptp_ts[58] => ~NO_FANOUT~
ptp_ts[59] => ~NO_FANOUT~
ptp_ts[60] => ~NO_FANOUT~
ptp_ts[61] => ~NO_FANOUT~
ptp_ts[62] => ~NO_FANOUT~
ptp_ts[63] => ~NO_FANOUT~
ptp_ts[64] => ~NO_FANOUT~
ptp_ts[65] => ~NO_FANOUT~
ptp_ts[66] => ~NO_FANOUT~
ptp_ts[67] => ~NO_FANOUT~
ptp_ts[68] => ~NO_FANOUT~
ptp_ts[69] => ~NO_FANOUT~
ptp_ts[70] => ~NO_FANOUT~
ptp_ts[71] => ~NO_FANOUT~
ptp_ts[72] => ~NO_FANOUT~
ptp_ts[73] => ~NO_FANOUT~
ptp_ts[74] => ~NO_FANOUT~
ptp_ts[75] => ~NO_FANOUT~
ptp_ts[76] => ~NO_FANOUT~
ptp_ts[77] => ~NO_FANOUT~
ptp_ts[78] => ~NO_FANOUT~
ptp_ts[79] => ~NO_FANOUT~
ptp_ts[80] => ~NO_FANOUT~
ptp_ts[81] => ~NO_FANOUT~
ptp_ts[82] => ~NO_FANOUT~
ptp_ts[83] => ~NO_FANOUT~
ptp_ts[84] => ~NO_FANOUT~
ptp_ts[85] => ~NO_FANOUT~
ptp_ts[86] => ~NO_FANOUT~
ptp_ts[87] => ~NO_FANOUT~
ptp_ts[88] => ~NO_FANOUT~
ptp_ts[89] => ~NO_FANOUT~
ptp_ts[90] => ~NO_FANOUT~
ptp_ts[91] => ~NO_FANOUT~
ptp_ts[92] => ~NO_FANOUT~
ptp_ts[93] => ~NO_FANOUT~
ptp_ts[94] => ~NO_FANOUT~
ptp_ts[95] => ~NO_FANOUT~
clk_enable => mii_odd.OUTPUTSELECT
clk_enable => mii_locked.OUTPUTSELECT
clk_enable => gmii_rx_dv_d0.OUTPUTSELECT
clk_enable => gmii_rx_dv_d1.OUTPUTSELECT
clk_enable => gmii_rx_dv_d2.OUTPUTSELECT
clk_enable => gmii_rx_dv_d3.OUTPUTSELECT
clk_enable => gmii_rx_dv_d4.OUTPUTSELECT
clk_enable => state_next.STATE_IDLE.OUTPUTSELECT
clk_enable => state_next.STATE_PAYLOAD.OUTPUTSELECT
clk_enable => state_next.STATE_WAIT_LAST.OUTPUTSELECT
clk_enable => reset_crc.OUTPUTSELECT
clk_enable => start_packet_next.OUTPUTSELECT
clk_enable => update_crc.OUTPUTSELECT
clk_enable => m_axis_tdata_next[7].OUTPUTSELECT
clk_enable => m_axis_tdata_next[6].OUTPUTSELECT
clk_enable => m_axis_tdata_next[5].OUTPUTSELECT
clk_enable => m_axis_tdata_next[4].OUTPUTSELECT
clk_enable => m_axis_tdata_next[3].OUTPUTSELECT
clk_enable => m_axis_tdata_next[2].OUTPUTSELECT
clk_enable => m_axis_tdata_next[1].OUTPUTSELECT
clk_enable => m_axis_tdata_next[0].OUTPUTSELECT
clk_enable => m_axis_tvalid_next.OUTPUTSELECT
clk_enable => m_axis_tlast_next.OUTPUTSELECT
clk_enable => m_axis_tuser_next.OUTPUTSELECT
clk_enable => error_bad_frame_next.OUTPUTSELECT
clk_enable => error_bad_fcs_next.OUTPUTSELECT
clk_enable => gmii_rxd_d0[7].ENA
clk_enable => gmii_rxd_d0[6].ENA
clk_enable => gmii_rxd_d0[5].ENA
clk_enable => gmii_rxd_d0[4].ENA
clk_enable => gmii_rxd_d0[3].ENA
clk_enable => gmii_rxd_d0[2].ENA
clk_enable => gmii_rxd_d0[1].ENA
clk_enable => gmii_rxd_d0[0].ENA
clk_enable => gmii_rxd_d1[7].ENA
clk_enable => gmii_rxd_d1[6].ENA
clk_enable => gmii_rxd_d1[5].ENA
clk_enable => gmii_rxd_d1[4].ENA
clk_enable => gmii_rxd_d1[3].ENA
clk_enable => gmii_rxd_d1[2].ENA
clk_enable => gmii_rxd_d1[1].ENA
clk_enable => gmii_rxd_d1[0].ENA
clk_enable => gmii_rxd_d2[7].ENA
clk_enable => gmii_rxd_d2[6].ENA
clk_enable => gmii_rxd_d2[5].ENA
clk_enable => gmii_rxd_d2[4].ENA
clk_enable => gmii_rxd_d2[3].ENA
clk_enable => gmii_rxd_d2[2].ENA
clk_enable => gmii_rxd_d2[1].ENA
clk_enable => gmii_rxd_d2[0].ENA
clk_enable => gmii_rxd_d3[7].ENA
clk_enable => gmii_rxd_d3[6].ENA
clk_enable => gmii_rxd_d3[5].ENA
clk_enable => gmii_rxd_d3[4].ENA
clk_enable => gmii_rxd_d3[3].ENA
clk_enable => gmii_rxd_d3[2].ENA
clk_enable => gmii_rxd_d3[1].ENA
clk_enable => gmii_rxd_d3[0].ENA
clk_enable => gmii_rxd_d4[7].ENA
clk_enable => gmii_rxd_d4[6].ENA
clk_enable => gmii_rxd_d4[5].ENA
clk_enable => gmii_rxd_d4[4].ENA
clk_enable => gmii_rxd_d4[3].ENA
clk_enable => gmii_rxd_d4[2].ENA
clk_enable => gmii_rxd_d4[1].ENA
clk_enable => gmii_rxd_d4[0].ENA
clk_enable => gmii_rx_er_d0.ENA
clk_enable => gmii_rx_er_d1.ENA
clk_enable => gmii_rx_er_d2.ENA
clk_enable => gmii_rx_er_d3.ENA
clk_enable => gmii_rx_er_d4.ENA
mii_select => always0.IN1
mii_select => mii_odd.OUTPUTSELECT
mii_select => mii_locked.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d0.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d1.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d2.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d3.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rxd_d4.OUTPUTSELECT
mii_select => gmii_rx_dv_d0.OUTPUTSELECT
mii_select => gmii_rx_dv_d1.OUTPUTSELECT
mii_select => gmii_rx_dv_d2.OUTPUTSELECT
mii_select => gmii_rx_dv_d3.OUTPUTSELECT
mii_select => gmii_rx_dv_d4.OUTPUTSELECT
mii_select => gmii_rx_er_d0.OUTPUTSELECT
mii_select => gmii_rx_er_d1.OUTPUTSELECT
mii_select => gmii_rx_er_d2.OUTPUTSELECT
mii_select => gmii_rx_er_d3.OUTPUTSELECT
mii_select => gmii_rx_er_d4.OUTPUTSELECT
start_packet <= start_packet_reg.DB_MAX_OUTPUT_PORT_TYPE
error_bad_frame <= error_bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
error_bad_fcs <= error_bad_fcs_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => data_reg.IN0
data_in[0] => data_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => data_reg.IN0
data_in[1] => data_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => data_reg.IN0
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => data_reg.IN0
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => data_reg.IN0
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => data_reg.IN0
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => data_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => data_reg.IN1
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => data_reg.IN1
state_in[0] => data_reg.IN0
state_in[1] => state_reg.IN1
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => data_reg.IN1
state_in[1] => data_reg.IN0
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => data_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN0
state_in[3] => state_reg.IN0
state_in[3] => data_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN0
state_in[4] => data_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => data_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => data_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => data_reg.IN1
state_in[7] => state_reg.IN0
state_in[8] => state_reg.IN1
state_in[9] => state_reg.IN1
state_in[10] => state_reg.IN1
state_in[11] => state_reg.IN1
state_in[12] => state_reg.IN1
state_in[13] => state_reg.IN1
state_in[14] => state_reg.IN1
state_in[15] => state_reg.IN1
state_in[16] => state_reg.IN1
state_in[17] => state_reg.IN1
state_in[18] => state_reg.IN1
state_in[19] => state_reg.IN1
state_in[20] => state_reg.IN1
state_in[21] => state_reg.IN1
state_in[22] => state_reg.IN1
state_in[23] => state_reg.IN1
state_in[24] => state_reg.IN1
state_in[25] => state_reg.IN1
state_in[26] => state_reg.IN1
state_in[27] => state_reg.IN1
state_in[28] => state_reg.IN1
state_in[29] => state_reg.IN1
state_in[30] => state_reg.IN1
state_in[31] => state_reg.IN1
data_out[0] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[6] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[7] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[8] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[9] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[10] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[11] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[12] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[13] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[14] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[15] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[16] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[17] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[18] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[19] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[20] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[21] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[22] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[23] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[24] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[25] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[26] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[27] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[28] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[29] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[30] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[31] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
clk => error_underflow_reg.CLK
clk => start_packet_reg.CLK
clk => crc_state[0].CLK
clk => crc_state[1].CLK
clk => crc_state[2].CLK
clk => crc_state[3].CLK
clk => crc_state[4].CLK
clk => crc_state[5].CLK
clk => crc_state[6].CLK
clk => crc_state[7].CLK
clk => crc_state[8].CLK
clk => crc_state[9].CLK
clk => crc_state[10].CLK
clk => crc_state[11].CLK
clk => crc_state[12].CLK
clk => crc_state[13].CLK
clk => crc_state[14].CLK
clk => crc_state[15].CLK
clk => crc_state[16].CLK
clk => crc_state[17].CLK
clk => crc_state[18].CLK
clk => crc_state[19].CLK
clk => crc_state[20].CLK
clk => crc_state[21].CLK
clk => crc_state[22].CLK
clk => crc_state[23].CLK
clk => crc_state[24].CLK
clk => crc_state[25].CLK
clk => crc_state[26].CLK
clk => crc_state[27].CLK
clk => crc_state[28].CLK
clk => crc_state[29].CLK
clk => crc_state[30].CLK
clk => crc_state[31].CLK
clk => gmii_tx_er_reg.CLK
clk => gmii_tx_en_reg.CLK
clk => gmii_txd_reg[0].CLK
clk => gmii_txd_reg[1].CLK
clk => gmii_txd_reg[2].CLK
clk => gmii_txd_reg[3].CLK
clk => gmii_txd_reg[4].CLK
clk => gmii_txd_reg[5].CLK
clk => gmii_txd_reg[6].CLK
clk => gmii_txd_reg[7].CLK
clk => s_axis_tready_reg.CLK
clk => s_tdata_reg[0].CLK
clk => s_tdata_reg[1].CLK
clk => s_tdata_reg[2].CLK
clk => s_tdata_reg[3].CLK
clk => s_tdata_reg[4].CLK
clk => s_tdata_reg[5].CLK
clk => s_tdata_reg[6].CLK
clk => s_tdata_reg[7].CLK
clk => mii_msn_reg[0].CLK
clk => mii_msn_reg[1].CLK
clk => mii_msn_reg[2].CLK
clk => mii_msn_reg[3].CLK
clk => mii_odd_reg.CLK
clk => frame_min_count_reg[0].CLK
clk => frame_min_count_reg[1].CLK
clk => frame_min_count_reg[2].CLK
clk => frame_min_count_reg[3].CLK
clk => frame_min_count_reg[4].CLK
clk => frame_min_count_reg[5].CLK
clk => frame_ptr_reg[0].CLK
clk => frame_ptr_reg[1].CLK
clk => frame_ptr_reg[2].CLK
clk => frame_ptr_reg[3].CLK
clk => frame_ptr_reg[4].CLK
clk => frame_ptr_reg[5].CLK
clk => frame_ptr_reg[6].CLK
clk => frame_ptr_reg[7].CLK
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => s_axis_tready_reg.OUTPUTSELECT
rst => gmii_tx_en_reg.OUTPUTSELECT
rst => gmii_tx_er_reg.OUTPUTSELECT
rst => start_packet_reg.OUTPUTSELECT
rst => error_underflow_reg.OUTPUTSELECT
s_axis_tdata[0] => s_tdata_next.DATAB
s_axis_tdata[0] => s_tdata_next.DATAB
s_axis_tdata[0] => Selector46.IN4
s_axis_tdata[1] => s_tdata_next.DATAB
s_axis_tdata[1] => s_tdata_next.DATAB
s_axis_tdata[1] => Selector45.IN4
s_axis_tdata[2] => s_tdata_next.DATAB
s_axis_tdata[2] => s_tdata_next.DATAB
s_axis_tdata[2] => Selector44.IN4
s_axis_tdata[3] => s_tdata_next.DATAB
s_axis_tdata[3] => s_tdata_next.DATAB
s_axis_tdata[3] => Selector43.IN4
s_axis_tdata[4] => s_tdata_next.DATAB
s_axis_tdata[4] => s_tdata_next.DATAB
s_axis_tdata[4] => Selector42.IN4
s_axis_tdata[5] => s_tdata_next.DATAB
s_axis_tdata[5] => s_tdata_next.DATAB
s_axis_tdata[5] => Selector41.IN4
s_axis_tdata[6] => s_tdata_next.DATAB
s_axis_tdata[6] => s_tdata_next.DATAB
s_axis_tdata[6] => Selector40.IN4
s_axis_tdata[7] => s_tdata_next.DATAB
s_axis_tdata[7] => s_tdata_next.DATAB
s_axis_tdata[7] => Selector39.IN4
s_axis_tvalid => s_axis_tready_next.OUTPUTSELECT
s_axis_tvalid => gmii_tx_er_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => s_axis_tready_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => state_next.OUTPUTSELECT
s_axis_tvalid => mii_odd_next.DATAB
s_axis_tvalid => Selector23.IN5
s_axis_tvalid => Selector25.IN5
s_axis_tvalid => Selector27.IN5
s_axis_tvalid => Selector29.IN5
s_axis_tvalid => Selector30.IN4
s_axis_tvalid => Selector32.IN3
s_axis_tvalid => error_underflow_next.DATAB
s_axis_tvalid => Selector31.IN1
s_axis_tvalid => Selector36.IN1
s_axis_tready <= s_axis_tready_reg.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => s_axis_tready_next.OUTPUTSELECT
s_axis_tlast => gmii_tx_er_next.OUTPUTSELECT
s_axis_tlast => state_next.OUTPUTSELECT
s_axis_tlast => state_next.OUTPUTSELECT
s_axis_tlast => state_next.OUTPUTSELECT
s_axis_tlast => s_axis_tready_next.DATAB
s_axis_tlast => state_next.DATAB
s_axis_tuser[0] => gmii_tx_er_next.DATAB
s_axis_tuser[0] => state_next.DATAB
gmii_txd[0] <= gmii_txd_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_en <= gmii_tx_en_reg.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_er <= gmii_tx_er_reg.DB_MAX_OUTPUT_PORT_TYPE
ptp_ts[0] => ~NO_FANOUT~
ptp_ts[1] => ~NO_FANOUT~
ptp_ts[2] => ~NO_FANOUT~
ptp_ts[3] => ~NO_FANOUT~
ptp_ts[4] => ~NO_FANOUT~
ptp_ts[5] => ~NO_FANOUT~
ptp_ts[6] => ~NO_FANOUT~
ptp_ts[7] => ~NO_FANOUT~
ptp_ts[8] => ~NO_FANOUT~
ptp_ts[9] => ~NO_FANOUT~
ptp_ts[10] => ~NO_FANOUT~
ptp_ts[11] => ~NO_FANOUT~
ptp_ts[12] => ~NO_FANOUT~
ptp_ts[13] => ~NO_FANOUT~
ptp_ts[14] => ~NO_FANOUT~
ptp_ts[15] => ~NO_FANOUT~
ptp_ts[16] => ~NO_FANOUT~
ptp_ts[17] => ~NO_FANOUT~
ptp_ts[18] => ~NO_FANOUT~
ptp_ts[19] => ~NO_FANOUT~
ptp_ts[20] => ~NO_FANOUT~
ptp_ts[21] => ~NO_FANOUT~
ptp_ts[22] => ~NO_FANOUT~
ptp_ts[23] => ~NO_FANOUT~
ptp_ts[24] => ~NO_FANOUT~
ptp_ts[25] => ~NO_FANOUT~
ptp_ts[26] => ~NO_FANOUT~
ptp_ts[27] => ~NO_FANOUT~
ptp_ts[28] => ~NO_FANOUT~
ptp_ts[29] => ~NO_FANOUT~
ptp_ts[30] => ~NO_FANOUT~
ptp_ts[31] => ~NO_FANOUT~
ptp_ts[32] => ~NO_FANOUT~
ptp_ts[33] => ~NO_FANOUT~
ptp_ts[34] => ~NO_FANOUT~
ptp_ts[35] => ~NO_FANOUT~
ptp_ts[36] => ~NO_FANOUT~
ptp_ts[37] => ~NO_FANOUT~
ptp_ts[38] => ~NO_FANOUT~
ptp_ts[39] => ~NO_FANOUT~
ptp_ts[40] => ~NO_FANOUT~
ptp_ts[41] => ~NO_FANOUT~
ptp_ts[42] => ~NO_FANOUT~
ptp_ts[43] => ~NO_FANOUT~
ptp_ts[44] => ~NO_FANOUT~
ptp_ts[45] => ~NO_FANOUT~
ptp_ts[46] => ~NO_FANOUT~
ptp_ts[47] => ~NO_FANOUT~
ptp_ts[48] => ~NO_FANOUT~
ptp_ts[49] => ~NO_FANOUT~
ptp_ts[50] => ~NO_FANOUT~
ptp_ts[51] => ~NO_FANOUT~
ptp_ts[52] => ~NO_FANOUT~
ptp_ts[53] => ~NO_FANOUT~
ptp_ts[54] => ~NO_FANOUT~
ptp_ts[55] => ~NO_FANOUT~
ptp_ts[56] => ~NO_FANOUT~
ptp_ts[57] => ~NO_FANOUT~
ptp_ts[58] => ~NO_FANOUT~
ptp_ts[59] => ~NO_FANOUT~
ptp_ts[60] => ~NO_FANOUT~
ptp_ts[61] => ~NO_FANOUT~
ptp_ts[62] => ~NO_FANOUT~
ptp_ts[63] => ~NO_FANOUT~
ptp_ts[64] => ~NO_FANOUT~
ptp_ts[65] => ~NO_FANOUT~
ptp_ts[66] => ~NO_FANOUT~
ptp_ts[67] => ~NO_FANOUT~
ptp_ts[68] => ~NO_FANOUT~
ptp_ts[69] => ~NO_FANOUT~
ptp_ts[70] => ~NO_FANOUT~
ptp_ts[71] => ~NO_FANOUT~
ptp_ts[72] => ~NO_FANOUT~
ptp_ts[73] => ~NO_FANOUT~
ptp_ts[74] => ~NO_FANOUT~
ptp_ts[75] => ~NO_FANOUT~
ptp_ts[76] => ~NO_FANOUT~
ptp_ts[77] => ~NO_FANOUT~
ptp_ts[78] => ~NO_FANOUT~
ptp_ts[79] => ~NO_FANOUT~
ptp_ts[80] => ~NO_FANOUT~
ptp_ts[81] => ~NO_FANOUT~
ptp_ts[82] => ~NO_FANOUT~
ptp_ts[83] => ~NO_FANOUT~
ptp_ts[84] => ~NO_FANOUT~
ptp_ts[85] => ~NO_FANOUT~
ptp_ts[86] => ~NO_FANOUT~
ptp_ts[87] => ~NO_FANOUT~
ptp_ts[88] => ~NO_FANOUT~
ptp_ts[89] => ~NO_FANOUT~
ptp_ts[90] => ~NO_FANOUT~
ptp_ts[91] => ~NO_FANOUT~
ptp_ts[92] => ~NO_FANOUT~
ptp_ts[93] => ~NO_FANOUT~
ptp_ts[94] => ~NO_FANOUT~
ptp_ts[95] => ~NO_FANOUT~
m_axis_ptp_ts[0] <= <GND>
m_axis_ptp_ts[1] <= <GND>
m_axis_ptp_ts[2] <= <GND>
m_axis_ptp_ts[3] <= <GND>
m_axis_ptp_ts[4] <= <GND>
m_axis_ptp_ts[5] <= <GND>
m_axis_ptp_ts[6] <= <GND>
m_axis_ptp_ts[7] <= <GND>
m_axis_ptp_ts[8] <= <GND>
m_axis_ptp_ts[9] <= <GND>
m_axis_ptp_ts[10] <= <GND>
m_axis_ptp_ts[11] <= <GND>
m_axis_ptp_ts[12] <= <GND>
m_axis_ptp_ts[13] <= <GND>
m_axis_ptp_ts[14] <= <GND>
m_axis_ptp_ts[15] <= <GND>
m_axis_ptp_ts[16] <= <GND>
m_axis_ptp_ts[17] <= <GND>
m_axis_ptp_ts[18] <= <GND>
m_axis_ptp_ts[19] <= <GND>
m_axis_ptp_ts[20] <= <GND>
m_axis_ptp_ts[21] <= <GND>
m_axis_ptp_ts[22] <= <GND>
m_axis_ptp_ts[23] <= <GND>
m_axis_ptp_ts[24] <= <GND>
m_axis_ptp_ts[25] <= <GND>
m_axis_ptp_ts[26] <= <GND>
m_axis_ptp_ts[27] <= <GND>
m_axis_ptp_ts[28] <= <GND>
m_axis_ptp_ts[29] <= <GND>
m_axis_ptp_ts[30] <= <GND>
m_axis_ptp_ts[31] <= <GND>
m_axis_ptp_ts[32] <= <GND>
m_axis_ptp_ts[33] <= <GND>
m_axis_ptp_ts[34] <= <GND>
m_axis_ptp_ts[35] <= <GND>
m_axis_ptp_ts[36] <= <GND>
m_axis_ptp_ts[37] <= <GND>
m_axis_ptp_ts[38] <= <GND>
m_axis_ptp_ts[39] <= <GND>
m_axis_ptp_ts[40] <= <GND>
m_axis_ptp_ts[41] <= <GND>
m_axis_ptp_ts[42] <= <GND>
m_axis_ptp_ts[43] <= <GND>
m_axis_ptp_ts[44] <= <GND>
m_axis_ptp_ts[45] <= <GND>
m_axis_ptp_ts[46] <= <GND>
m_axis_ptp_ts[47] <= <GND>
m_axis_ptp_ts[48] <= <GND>
m_axis_ptp_ts[49] <= <GND>
m_axis_ptp_ts[50] <= <GND>
m_axis_ptp_ts[51] <= <GND>
m_axis_ptp_ts[52] <= <GND>
m_axis_ptp_ts[53] <= <GND>
m_axis_ptp_ts[54] <= <GND>
m_axis_ptp_ts[55] <= <GND>
m_axis_ptp_ts[56] <= <GND>
m_axis_ptp_ts[57] <= <GND>
m_axis_ptp_ts[58] <= <GND>
m_axis_ptp_ts[59] <= <GND>
m_axis_ptp_ts[60] <= <GND>
m_axis_ptp_ts[61] <= <GND>
m_axis_ptp_ts[62] <= <GND>
m_axis_ptp_ts[63] <= <GND>
m_axis_ptp_ts[64] <= <GND>
m_axis_ptp_ts[65] <= <GND>
m_axis_ptp_ts[66] <= <GND>
m_axis_ptp_ts[67] <= <GND>
m_axis_ptp_ts[68] <= <GND>
m_axis_ptp_ts[69] <= <GND>
m_axis_ptp_ts[70] <= <GND>
m_axis_ptp_ts[71] <= <GND>
m_axis_ptp_ts[72] <= <GND>
m_axis_ptp_ts[73] <= <GND>
m_axis_ptp_ts[74] <= <GND>
m_axis_ptp_ts[75] <= <GND>
m_axis_ptp_ts[76] <= <GND>
m_axis_ptp_ts[77] <= <GND>
m_axis_ptp_ts[78] <= <GND>
m_axis_ptp_ts[79] <= <GND>
m_axis_ptp_ts[80] <= <GND>
m_axis_ptp_ts[81] <= <GND>
m_axis_ptp_ts[82] <= <GND>
m_axis_ptp_ts[83] <= <GND>
m_axis_ptp_ts[84] <= <GND>
m_axis_ptp_ts[85] <= <GND>
m_axis_ptp_ts[86] <= <GND>
m_axis_ptp_ts[87] <= <GND>
m_axis_ptp_ts[88] <= <GND>
m_axis_ptp_ts[89] <= <GND>
m_axis_ptp_ts[90] <= <GND>
m_axis_ptp_ts[91] <= <GND>
m_axis_ptp_ts[92] <= <GND>
m_axis_ptp_ts[93] <= <GND>
m_axis_ptp_ts[94] <= <GND>
m_axis_ptp_ts[95] <= <GND>
m_axis_ptp_ts_tag[0] <= <GND>
m_axis_ptp_ts_tag[1] <= <GND>
m_axis_ptp_ts_tag[2] <= <GND>
m_axis_ptp_ts_tag[3] <= <GND>
m_axis_ptp_ts_tag[4] <= <GND>
m_axis_ptp_ts_tag[5] <= <GND>
m_axis_ptp_ts_tag[6] <= <GND>
m_axis_ptp_ts_tag[7] <= <GND>
m_axis_ptp_ts_tag[8] <= <GND>
m_axis_ptp_ts_tag[9] <= <GND>
m_axis_ptp_ts_tag[10] <= <GND>
m_axis_ptp_ts_tag[11] <= <GND>
m_axis_ptp_ts_tag[12] <= <GND>
m_axis_ptp_ts_tag[13] <= <GND>
m_axis_ptp_ts_tag[14] <= <GND>
m_axis_ptp_ts_tag[15] <= <GND>
m_axis_ptp_ts_valid <= <GND>
clk_enable => gmii_tx_en_next.OUTPUTSELECT
clk_enable => gmii_tx_er_next.OUTPUTSELECT
clk_enable => state_next.STATE_IDLE.OUTPUTSELECT
clk_enable => state_next.STATE_PREAMBLE.OUTPUTSELECT
clk_enable => state_next.STATE_PAYLOAD.OUTPUTSELECT
clk_enable => state_next.STATE_LAST.OUTPUTSELECT
clk_enable => state_next.STATE_PAD.OUTPUTSELECT
clk_enable => state_next.STATE_FCS.OUTPUTSELECT
clk_enable => state_next.STATE_WAIT_END.OUTPUTSELECT
clk_enable => state_next.STATE_IFG.OUTPUTSELECT
clk_enable => reset_crc.OUTPUTSELECT
clk_enable => s_axis_tready_next.OUTPUTSELECT
clk_enable => start_packet_next.OUTPUTSELECT
clk_enable => update_crc.OUTPUTSELECT
clk_enable => error_underflow_next.OUTPUTSELECT
clk_enable => frame_ptr_reg[7].ENA
clk_enable => frame_ptr_reg[6].ENA
clk_enable => frame_ptr_reg[5].ENA
clk_enable => frame_ptr_reg[4].ENA
clk_enable => frame_ptr_reg[3].ENA
clk_enable => frame_ptr_reg[2].ENA
clk_enable => frame_ptr_reg[1].ENA
clk_enable => frame_ptr_reg[0].ENA
clk_enable => frame_min_count_reg[5].ENA
clk_enable => frame_min_count_reg[4].ENA
clk_enable => frame_min_count_reg[3].ENA
clk_enable => frame_min_count_reg[2].ENA
clk_enable => frame_min_count_reg[1].ENA
clk_enable => frame_min_count_reg[0].ENA
clk_enable => mii_odd_reg.ENA
clk_enable => mii_msn_reg[3].ENA
clk_enable => mii_msn_reg[2].ENA
clk_enable => mii_msn_reg[1].ENA
clk_enable => mii_msn_reg[0].ENA
clk_enable => s_tdata_reg[7].ENA
clk_enable => s_tdata_reg[6].ENA
clk_enable => s_tdata_reg[5].ENA
clk_enable => s_tdata_reg[4].ENA
clk_enable => s_tdata_reg[3].ENA
clk_enable => s_tdata_reg[2].ENA
clk_enable => s_tdata_reg[1].ENA
clk_enable => s_tdata_reg[0].ENA
clk_enable => gmii_txd_reg[7].ENA
clk_enable => gmii_txd_reg[6].ENA
clk_enable => gmii_txd_reg[5].ENA
clk_enable => gmii_txd_reg[4].ENA
clk_enable => gmii_txd_reg[3].ENA
clk_enable => gmii_txd_reg[2].ENA
clk_enable => gmii_txd_reg[1].ENA
clk_enable => gmii_txd_reg[0].ENA
mii_select => always0.IN1
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => mii_msn_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
mii_select => gmii_txd_next.OUTPUTSELECT
ifg_delay[0] => Add2.IN16
ifg_delay[1] => Add2.IN15
ifg_delay[2] => Add2.IN14
ifg_delay[3] => Add2.IN13
ifg_delay[4] => Add2.IN12
ifg_delay[5] => Add2.IN11
ifg_delay[6] => Add2.IN10
ifg_delay[7] => Add2.IN9
start_packet <= start_packet_reg.DB_MAX_OUTPUT_PORT_TYPE
error_underflow <= error_underflow_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => state_reg.IN1
data_in[0] => data_reg.IN0
data_in[0] => data_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => state_reg.IN1
data_in[1] => data_reg.IN0
data_in[1] => data_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => state_reg.IN1
data_in[2] => data_reg.IN0
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => state_reg.IN1
data_in[3] => data_reg.IN0
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => state_reg.IN1
data_in[4] => data_reg.IN0
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => state_reg.IN1
data_in[5] => data_reg.IN0
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => state_reg.IN1
data_in[6] => data_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => state_reg.IN1
data_in[7] => data_reg.IN1
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => state_reg.IN0
state_in[0] => data_reg.IN1
state_in[0] => data_reg.IN0
state_in[1] => state_reg.IN1
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => state_reg.IN0
state_in[1] => data_reg.IN1
state_in[1] => data_reg.IN0
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN1
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => state_reg.IN0
state_in[2] => data_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN1
state_in[3] => state_reg.IN0
state_in[3] => state_reg.IN0
state_in[3] => data_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN1
state_in[4] => state_reg.IN0
state_in[4] => data_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => state_reg.IN1
state_in[5] => data_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => state_reg.IN1
state_in[6] => data_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => state_reg.IN1
state_in[7] => data_reg.IN1
state_in[7] => state_reg.IN0
state_in[8] => state_reg.IN1
state_in[9] => state_reg.IN1
state_in[10] => state_reg.IN1
state_in[11] => state_reg.IN1
state_in[12] => state_reg.IN1
state_in[13] => state_reg.IN1
state_in[14] => state_reg.IN1
state_in[15] => state_reg.IN1
state_in[16] => state_reg.IN1
state_in[17] => state_reg.IN1
state_in[18] => state_reg.IN1
state_in[19] => state_reg.IN1
state_in[20] => state_reg.IN1
state_in[21] => state_reg.IN1
state_in[22] => state_reg.IN1
state_in[23] => state_reg.IN1
state_in[24] => state_reg.IN1
state_in[25] => state_reg.IN1
state_in[26] => state_reg.IN1
state_in[27] => state_reg.IN1
state_in[28] => state_reg.IN1
state_in[29] => state_reg.IN1
state_in[30] => state_reg.IN1
state_in[31] => state_reg.IN1
data_out[0] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[3] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[4] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[5] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[6] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[7] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[8] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[9] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[10] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[11] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[12] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[13] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[14] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[15] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[16] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[17] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[18] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[19] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[20] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[21] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[22] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[23] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[24] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[25] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[26] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[27] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[28] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[29] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[30] <= state_reg.DB_MAX_OUTPUT_PORT_TYPE
state_out[31] <= data_reg.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo
s_clk => s_clk.IN1
s_rst => s_rst.IN1
s_axis_tdata[0] => pre_fifo_axis_tdata[0].IN1
s_axis_tdata[1] => pre_fifo_axis_tdata[1].IN1
s_axis_tdata[2] => pre_fifo_axis_tdata[2].IN1
s_axis_tdata[3] => pre_fifo_axis_tdata[3].IN1
s_axis_tdata[4] => pre_fifo_axis_tdata[4].IN1
s_axis_tdata[5] => pre_fifo_axis_tdata[5].IN1
s_axis_tdata[6] => pre_fifo_axis_tdata[6].IN1
s_axis_tdata[7] => pre_fifo_axis_tdata[7].IN1
s_axis_tkeep[0] => pre_fifo_axis_tkeep[0].IN1
s_axis_tvalid => pre_fifo_axis_tvalid.IN1
s_axis_tready <= axis_async_fifo:fifo_inst.s_axis_tready
s_axis_tlast => pre_fifo_axis_tlast.IN1
s_axis_tid[0] => pre_fifo_axis_tid[0].IN1
s_axis_tid[1] => pre_fifo_axis_tid[1].IN1
s_axis_tid[2] => pre_fifo_axis_tid[2].IN1
s_axis_tid[3] => pre_fifo_axis_tid[3].IN1
s_axis_tid[4] => pre_fifo_axis_tid[4].IN1
s_axis_tid[5] => pre_fifo_axis_tid[5].IN1
s_axis_tid[6] => pre_fifo_axis_tid[6].IN1
s_axis_tid[7] => pre_fifo_axis_tid[7].IN1
s_axis_tdest[0] => pre_fifo_axis_tdest[0].IN1
s_axis_tdest[1] => pre_fifo_axis_tdest[1].IN1
s_axis_tdest[2] => pre_fifo_axis_tdest[2].IN1
s_axis_tdest[3] => pre_fifo_axis_tdest[3].IN1
s_axis_tdest[4] => pre_fifo_axis_tdest[4].IN1
s_axis_tdest[5] => pre_fifo_axis_tdest[5].IN1
s_axis_tdest[6] => pre_fifo_axis_tdest[6].IN1
s_axis_tdest[7] => pre_fifo_axis_tdest[7].IN1
s_axis_tuser[0] => pre_fifo_axis_tuser[0].IN1
m_clk => m_clk.IN1
m_rst => m_rst.IN1
m_axis_tdata[0] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[1] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[2] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[3] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[4] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[5] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[6] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[7] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tkeep[0] <= axis_async_fifo:fifo_inst.m_axis_tkeep
m_axis_tvalid <= axis_async_fifo:fifo_inst.m_axis_tvalid
m_axis_tready => post_fifo_axis_tready.IN1
m_axis_tlast <= axis_async_fifo:fifo_inst.m_axis_tlast
m_axis_tid[0] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[1] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[2] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[3] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[4] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[5] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[6] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[7] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tdest[0] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[1] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[2] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[3] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[4] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[5] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[6] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[7] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tuser[0] <= axis_async_fifo:fifo_inst.m_axis_tuser
s_status_overflow <= axis_async_fifo:fifo_inst.s_status_overflow
s_status_bad_frame <= axis_async_fifo:fifo_inst.s_status_bad_frame
s_status_good_frame <= axis_async_fifo:fifo_inst.s_status_good_frame
m_status_overflow <= axis_async_fifo:fifo_inst.m_status_overflow
m_status_bad_frame <= axis_async_fifo:fifo_inst.m_status_bad_frame
m_status_good_frame <= axis_async_fifo:fifo_inst.m_status_good_frame


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
s_clk => mem.we_a.CLK
s_clk => mem.waddr_a[11].CLK
s_clk => mem.waddr_a[10].CLK
s_clk => mem.waddr_a[9].CLK
s_clk => mem.waddr_a[8].CLK
s_clk => mem.waddr_a[7].CLK
s_clk => mem.waddr_a[6].CLK
s_clk => mem.waddr_a[5].CLK
s_clk => mem.waddr_a[4].CLK
s_clk => mem.waddr_a[3].CLK
s_clk => mem.waddr_a[2].CLK
s_clk => mem.waddr_a[1].CLK
s_clk => mem.waddr_a[0].CLK
s_clk => mem.data_a[9].CLK
s_clk => mem.data_a[8].CLK
s_clk => mem.data_a[7].CLK
s_clk => mem.data_a[6].CLK
s_clk => mem.data_a[5].CLK
s_clk => mem.data_a[4].CLK
s_clk => mem.data_a[3].CLK
s_clk => mem.data_a[2].CLK
s_clk => mem.data_a[1].CLK
s_clk => mem.data_a[0].CLK
s_clk => good_frame_sync1_reg.CLK
s_clk => bad_frame_sync1_reg.CLK
s_clk => overflow_sync1_reg.CLK
s_clk => wr_ptr_update_ack_sync2_reg.CLK
s_clk => wr_ptr_update_ack_sync1_reg.CLK
s_clk => rd_ptr_gray_sync2_reg[0].CLK
s_clk => rd_ptr_gray_sync2_reg[1].CLK
s_clk => rd_ptr_gray_sync2_reg[2].CLK
s_clk => rd_ptr_gray_sync2_reg[3].CLK
s_clk => rd_ptr_gray_sync2_reg[4].CLK
s_clk => rd_ptr_gray_sync2_reg[5].CLK
s_clk => rd_ptr_gray_sync2_reg[6].CLK
s_clk => rd_ptr_gray_sync2_reg[7].CLK
s_clk => rd_ptr_gray_sync2_reg[8].CLK
s_clk => rd_ptr_gray_sync2_reg[9].CLK
s_clk => rd_ptr_gray_sync2_reg[10].CLK
s_clk => rd_ptr_gray_sync2_reg[11].CLK
s_clk => rd_ptr_gray_sync2_reg[12].CLK
s_clk => rd_ptr_gray_sync1_reg[0].CLK
s_clk => rd_ptr_gray_sync1_reg[1].CLK
s_clk => rd_ptr_gray_sync1_reg[2].CLK
s_clk => rd_ptr_gray_sync1_reg[3].CLK
s_clk => rd_ptr_gray_sync1_reg[4].CLK
s_clk => rd_ptr_gray_sync1_reg[5].CLK
s_clk => rd_ptr_gray_sync1_reg[6].CLK
s_clk => rd_ptr_gray_sync1_reg[7].CLK
s_clk => rd_ptr_gray_sync1_reg[8].CLK
s_clk => rd_ptr_gray_sync1_reg[9].CLK
s_clk => rd_ptr_gray_sync1_reg[10].CLK
s_clk => rd_ptr_gray_sync1_reg[11].CLK
s_clk => rd_ptr_gray_sync1_reg[12].CLK
s_clk => wr_ptr_gray_reg[0].CLK
s_clk => wr_ptr_gray_reg[1].CLK
s_clk => wr_ptr_gray_reg[2].CLK
s_clk => wr_ptr_gray_reg[3].CLK
s_clk => wr_ptr_gray_reg[4].CLK
s_clk => wr_ptr_gray_reg[5].CLK
s_clk => wr_ptr_gray_reg[6].CLK
s_clk => wr_ptr_gray_reg[7].CLK
s_clk => wr_ptr_gray_reg[8].CLK
s_clk => wr_ptr_gray_reg[9].CLK
s_clk => wr_ptr_gray_reg[10].CLK
s_clk => wr_ptr_gray_reg[11].CLK
s_clk => wr_ptr_gray_reg[12].CLK
s_clk => wr_ptr_reg[0].CLK
s_clk => wr_ptr_reg[1].CLK
s_clk => wr_ptr_reg[2].CLK
s_clk => wr_ptr_reg[3].CLK
s_clk => wr_ptr_reg[4].CLK
s_clk => wr_ptr_reg[5].CLK
s_clk => wr_ptr_reg[6].CLK
s_clk => wr_ptr_reg[7].CLK
s_clk => wr_ptr_reg[8].CLK
s_clk => wr_ptr_reg[9].CLK
s_clk => wr_ptr_reg[10].CLK
s_clk => wr_ptr_reg[11].CLK
s_clk => wr_ptr_reg[12].CLK
s_clk => wr_ptr_cur_gray_reg[0].CLK
s_clk => wr_ptr_cur_gray_reg[1].CLK
s_clk => wr_ptr_cur_gray_reg[2].CLK
s_clk => wr_ptr_cur_gray_reg[3].CLK
s_clk => wr_ptr_cur_gray_reg[4].CLK
s_clk => wr_ptr_cur_gray_reg[5].CLK
s_clk => wr_ptr_cur_gray_reg[6].CLK
s_clk => wr_ptr_cur_gray_reg[7].CLK
s_clk => wr_ptr_cur_gray_reg[8].CLK
s_clk => wr_ptr_cur_gray_reg[9].CLK
s_clk => wr_ptr_cur_gray_reg[10].CLK
s_clk => wr_ptr_cur_gray_reg[11].CLK
s_clk => wr_ptr_cur_gray_reg[12].CLK
s_clk => wr_ptr_cur_reg[0].CLK
s_clk => wr_ptr_cur_reg[1].CLK
s_clk => wr_ptr_cur_reg[2].CLK
s_clk => wr_ptr_cur_reg[3].CLK
s_clk => wr_ptr_cur_reg[4].CLK
s_clk => wr_ptr_cur_reg[5].CLK
s_clk => wr_ptr_cur_reg[6].CLK
s_clk => wr_ptr_cur_reg[7].CLK
s_clk => wr_ptr_cur_reg[8].CLK
s_clk => wr_ptr_cur_reg[9].CLK
s_clk => wr_ptr_cur_reg[10].CLK
s_clk => wr_ptr_cur_reg[11].CLK
s_clk => wr_ptr_cur_reg[12].CLK
s_clk => drop_frame_reg.CLK
s_clk => s_frame_reg.CLK
s_clk => wr_ptr_update_reg.CLK
s_clk => wr_ptr_sync_gray_reg[0].CLK
s_clk => wr_ptr_sync_gray_reg[1].CLK
s_clk => wr_ptr_sync_gray_reg[2].CLK
s_clk => wr_ptr_sync_gray_reg[3].CLK
s_clk => wr_ptr_sync_gray_reg[4].CLK
s_clk => wr_ptr_sync_gray_reg[5].CLK
s_clk => wr_ptr_sync_gray_reg[6].CLK
s_clk => wr_ptr_sync_gray_reg[7].CLK
s_clk => wr_ptr_sync_gray_reg[8].CLK
s_clk => wr_ptr_sync_gray_reg[9].CLK
s_clk => wr_ptr_sync_gray_reg[10].CLK
s_clk => wr_ptr_sync_gray_reg[11].CLK
s_clk => wr_ptr_sync_gray_reg[12].CLK
s_clk => wr_ptr_update_valid_reg.CLK
s_clk => good_frame_reg.CLK
s_clk => bad_frame_reg.CLK
s_clk => overflow_reg.CLK
s_clk => m_rst_sync1_reg.CLK
s_clk => s_rst_sync3_reg.CLK
s_clk => s_rst_sync2_reg.CLK
s_clk => mem.CLK0
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_update_valid_reg.OUTPUTSELECT
s_rst => wr_ptr_update_reg.OUTPUTSELECT
s_rst => s_frame_reg.OUTPUTSELECT
s_rst => drop_frame_reg.OUTPUTSELECT
s_rst => overflow_reg.OUTPUTSELECT
s_rst => bad_frame_reg.OUTPUTSELECT
s_rst => good_frame_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync1_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync2_reg.OUTPUTSELECT
s_rst => overflow_sync1_reg.OUTPUTSELECT
s_rst => bad_frame_sync1_reg.OUTPUTSELECT
s_rst => good_frame_sync1_reg.OUTPUTSELECT
s_rst => m_rst_sync1_reg.PRESET
s_axis_tdata[0] => mem.data_a[0].DATAIN
s_axis_tdata[0] => mem.DATAIN
s_axis_tdata[1] => mem.data_a[1].DATAIN
s_axis_tdata[1] => mem.DATAIN1
s_axis_tdata[2] => mem.data_a[2].DATAIN
s_axis_tdata[2] => mem.DATAIN2
s_axis_tdata[3] => mem.data_a[3].DATAIN
s_axis_tdata[3] => mem.DATAIN3
s_axis_tdata[4] => mem.data_a[4].DATAIN
s_axis_tdata[4] => mem.DATAIN4
s_axis_tdata[5] => mem.data_a[5].DATAIN
s_axis_tdata[5] => mem.DATAIN5
s_axis_tdata[6] => mem.data_a[6].DATAIN
s_axis_tdata[6] => mem.DATAIN6
s_axis_tdata[7] => mem.data_a[7].DATAIN
s_axis_tdata[7] => mem.DATAIN7
s_axis_tkeep[0] => ~NO_FANOUT~
s_axis_tvalid => always4.IN1
s_axis_tready <= s_axis_tready.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => always4.IN1
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => always4.IN0
s_axis_tlast => good_frame_reg.DATAA
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => bad_frame_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_valid_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_reg.OUTPUTSELECT
s_axis_tlast => good_frame_reg.OUTPUTSELECT
s_axis_tlast => mem.data_a[8].DATAIN
s_axis_tlast => overflow_reg.DATAB
s_axis_tlast => always4.IN1
s_axis_tlast => drop_frame_reg.DATAB
s_axis_tlast => s_frame_reg.DATAB
s_axis_tlast => mem.DATAIN8
s_axis_tid[0] => ~NO_FANOUT~
s_axis_tid[1] => ~NO_FANOUT~
s_axis_tid[2] => ~NO_FANOUT~
s_axis_tid[3] => ~NO_FANOUT~
s_axis_tid[4] => ~NO_FANOUT~
s_axis_tid[5] => ~NO_FANOUT~
s_axis_tid[6] => ~NO_FANOUT~
s_axis_tid[7] => ~NO_FANOUT~
s_axis_tdest[0] => ~NO_FANOUT~
s_axis_tdest[1] => ~NO_FANOUT~
s_axis_tdest[2] => ~NO_FANOUT~
s_axis_tdest[3] => ~NO_FANOUT~
s_axis_tdest[4] => ~NO_FANOUT~
s_axis_tdest[5] => ~NO_FANOUT~
s_axis_tdest[6] => ~NO_FANOUT~
s_axis_tdest[7] => ~NO_FANOUT~
s_axis_tuser[0] => mem.data_a[9].DATAIN
s_axis_tuser[0] => always4.IN1
s_axis_tuser[0] => mem.DATAIN9
m_clk => m_drop_frame_reg.CLK
m_clk => m_frame_reg.CLK
m_clk => rd_ptr_gray_reg[0].CLK
m_clk => rd_ptr_gray_reg[1].CLK
m_clk => rd_ptr_gray_reg[2].CLK
m_clk => rd_ptr_gray_reg[3].CLK
m_clk => rd_ptr_gray_reg[4].CLK
m_clk => rd_ptr_gray_reg[5].CLK
m_clk => rd_ptr_gray_reg[6].CLK
m_clk => rd_ptr_gray_reg[7].CLK
m_clk => rd_ptr_gray_reg[8].CLK
m_clk => rd_ptr_gray_reg[9].CLK
m_clk => rd_ptr_gray_reg[10].CLK
m_clk => rd_ptr_gray_reg[11].CLK
m_clk => rd_ptr_gray_reg[12].CLK
m_clk => rd_ptr_reg[0].CLK
m_clk => rd_ptr_reg[1].CLK
m_clk => rd_ptr_reg[2].CLK
m_clk => rd_ptr_reg[3].CLK
m_clk => rd_ptr_reg[4].CLK
m_clk => rd_ptr_reg[5].CLK
m_clk => rd_ptr_reg[6].CLK
m_clk => rd_ptr_reg[7].CLK
m_clk => rd_ptr_reg[8].CLK
m_clk => rd_ptr_reg[9].CLK
m_clk => rd_ptr_reg[10].CLK
m_clk => rd_ptr_reg[11].CLK
m_clk => rd_ptr_reg[12].CLK
m_clk => m_axis_pipe_reg[0][0].CLK
m_clk => m_axis_pipe_reg[0][1].CLK
m_clk => m_axis_pipe_reg[0][2].CLK
m_clk => m_axis_pipe_reg[0][3].CLK
m_clk => m_axis_pipe_reg[0][4].CLK
m_clk => m_axis_pipe_reg[0][5].CLK
m_clk => m_axis_pipe_reg[0][6].CLK
m_clk => m_axis_pipe_reg[0][7].CLK
m_clk => m_axis_pipe_reg[0][8].CLK
m_clk => m_axis_pipe_reg[0][9].CLK
m_clk => m_axis_pipe_reg[1][0].CLK
m_clk => m_axis_pipe_reg[1][1].CLK
m_clk => m_axis_pipe_reg[1][2].CLK
m_clk => m_axis_pipe_reg[1][3].CLK
m_clk => m_axis_pipe_reg[1][4].CLK
m_clk => m_axis_pipe_reg[1][5].CLK
m_clk => m_axis_pipe_reg[1][6].CLK
m_clk => m_axis_pipe_reg[1][7].CLK
m_clk => m_axis_pipe_reg[1][8].CLK
m_clk => m_axis_pipe_reg[1][9].CLK
m_clk => m_terminate_frame_reg.CLK
m_clk => m_axis_tvalid_pipe_reg[0].CLK
m_clk => m_axis_tvalid_pipe_reg[1].CLK
m_clk => good_frame_sync4_reg.CLK
m_clk => good_frame_sync3_reg.CLK
m_clk => good_frame_sync2_reg.CLK
m_clk => bad_frame_sync4_reg.CLK
m_clk => bad_frame_sync3_reg.CLK
m_clk => bad_frame_sync2_reg.CLK
m_clk => overflow_sync4_reg.CLK
m_clk => overflow_sync3_reg.CLK
m_clk => overflow_sync2_reg.CLK
m_clk => wr_ptr_update_sync3_reg.CLK
m_clk => wr_ptr_update_sync2_reg.CLK
m_clk => wr_ptr_update_sync1_reg.CLK
m_clk => wr_ptr_gray_sync1_reg[0].CLK
m_clk => wr_ptr_gray_sync1_reg[1].CLK
m_clk => wr_ptr_gray_sync1_reg[2].CLK
m_clk => wr_ptr_gray_sync1_reg[3].CLK
m_clk => wr_ptr_gray_sync1_reg[4].CLK
m_clk => wr_ptr_gray_sync1_reg[5].CLK
m_clk => wr_ptr_gray_sync1_reg[6].CLK
m_clk => wr_ptr_gray_sync1_reg[7].CLK
m_clk => wr_ptr_gray_sync1_reg[8].CLK
m_clk => wr_ptr_gray_sync1_reg[9].CLK
m_clk => wr_ptr_gray_sync1_reg[10].CLK
m_clk => wr_ptr_gray_sync1_reg[11].CLK
m_clk => wr_ptr_gray_sync1_reg[12].CLK
m_clk => m_rst_sync3_reg.CLK
m_clk => m_rst_sync2_reg.CLK
m_clk => s_rst_sync1_reg.CLK
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync2_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync2_reg.OUTPUTSELECT
m_rst => overflow_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync4_reg.OUTPUTSELECT
m_rst => bad_frame_sync2_reg.OUTPUTSELECT
m_rst => bad_frame_sync3_reg.OUTPUTSELECT
m_rst => bad_frame_sync4_reg.OUTPUTSELECT
m_rst => good_frame_sync2_reg.OUTPUTSELECT
m_rst => good_frame_sync3_reg.OUTPUTSELECT
m_rst => good_frame_sync4_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_frame_reg.OUTPUTSELECT
m_rst => m_drop_frame_reg.OUTPUTSELECT
m_rst => m_terminate_frame_reg.OUTPUTSELECT
m_rst => s_rst_sync1_reg.PRESET
m_axis_tdata[0] <= m_axis[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[0] <= <VCC>
m_axis_tvalid <= m_axis_tvalid_pipe_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tready => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_axis_tready => m_terminate_frame_reg.OUTPUTSELECT
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tlast <= comb.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tid[0] <= <GND>
m_axis_tid[1] <= <GND>
m_axis_tid[2] <= <GND>
m_axis_tid[3] <= <GND>
m_axis_tid[4] <= <GND>
m_axis_tid[5] <= <GND>
m_axis_tid[6] <= <GND>
m_axis_tid[7] <= <GND>
m_axis_tdest[0] <= <GND>
m_axis_tdest[1] <= <GND>
m_axis_tdest[2] <= <GND>
m_axis_tdest[3] <= <GND>
m_axis_tdest[4] <= <GND>
m_axis_tdest[5] <= <GND>
m_axis_tdest[6] <= <GND>
m_axis_tdest[7] <= <GND>
m_axis_tuser[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
s_status_overflow <= overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_bad_frame <= bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_good_frame <= good_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
m_status_overflow <= m_status_overflow.DB_MAX_OUTPUT_PORT_TYPE
m_status_bad_frame <= m_status_bad_frame.DB_MAX_OUTPUT_PORT_TYPE
m_status_good_frame <= m_status_good_frame.DB_MAX_OUTPUT_PORT_TYPE


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo
s_clk => s_clk.IN1
s_rst => s_rst.IN1
s_axis_tdata[0] => pre_fifo_axis_tdata[0].IN1
s_axis_tdata[1] => pre_fifo_axis_tdata[1].IN1
s_axis_tdata[2] => pre_fifo_axis_tdata[2].IN1
s_axis_tdata[3] => pre_fifo_axis_tdata[3].IN1
s_axis_tdata[4] => pre_fifo_axis_tdata[4].IN1
s_axis_tdata[5] => pre_fifo_axis_tdata[5].IN1
s_axis_tdata[6] => pre_fifo_axis_tdata[6].IN1
s_axis_tdata[7] => pre_fifo_axis_tdata[7].IN1
s_axis_tkeep[0] => pre_fifo_axis_tkeep[0].IN1
s_axis_tvalid => pre_fifo_axis_tvalid.IN1
s_axis_tready <= axis_async_fifo:fifo_inst.s_axis_tready
s_axis_tlast => pre_fifo_axis_tlast.IN1
s_axis_tid[0] => pre_fifo_axis_tid[0].IN1
s_axis_tid[1] => pre_fifo_axis_tid[1].IN1
s_axis_tid[2] => pre_fifo_axis_tid[2].IN1
s_axis_tid[3] => pre_fifo_axis_tid[3].IN1
s_axis_tid[4] => pre_fifo_axis_tid[4].IN1
s_axis_tid[5] => pre_fifo_axis_tid[5].IN1
s_axis_tid[6] => pre_fifo_axis_tid[6].IN1
s_axis_tid[7] => pre_fifo_axis_tid[7].IN1
s_axis_tdest[0] => pre_fifo_axis_tdest[0].IN1
s_axis_tdest[1] => pre_fifo_axis_tdest[1].IN1
s_axis_tdest[2] => pre_fifo_axis_tdest[2].IN1
s_axis_tdest[3] => pre_fifo_axis_tdest[3].IN1
s_axis_tdest[4] => pre_fifo_axis_tdest[4].IN1
s_axis_tdest[5] => pre_fifo_axis_tdest[5].IN1
s_axis_tdest[6] => pre_fifo_axis_tdest[6].IN1
s_axis_tdest[7] => pre_fifo_axis_tdest[7].IN1
s_axis_tuser[0] => pre_fifo_axis_tuser[0].IN1
m_clk => m_clk.IN1
m_rst => m_rst.IN1
m_axis_tdata[0] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[1] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[2] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[3] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[4] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[5] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[6] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tdata[7] <= axis_async_fifo:fifo_inst.m_axis_tdata
m_axis_tkeep[0] <= axis_async_fifo:fifo_inst.m_axis_tkeep
m_axis_tvalid <= axis_async_fifo:fifo_inst.m_axis_tvalid
m_axis_tready => post_fifo_axis_tready.IN1
m_axis_tlast <= axis_async_fifo:fifo_inst.m_axis_tlast
m_axis_tid[0] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[1] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[2] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[3] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[4] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[5] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[6] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tid[7] <= axis_async_fifo:fifo_inst.m_axis_tid
m_axis_tdest[0] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[1] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[2] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[3] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[4] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[5] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[6] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tdest[7] <= axis_async_fifo:fifo_inst.m_axis_tdest
m_axis_tuser[0] <= axis_async_fifo:fifo_inst.m_axis_tuser
s_status_overflow <= axis_async_fifo:fifo_inst.s_status_overflow
s_status_bad_frame <= axis_async_fifo:fifo_inst.s_status_bad_frame
s_status_good_frame <= axis_async_fifo:fifo_inst.s_status_good_frame
m_status_overflow <= axis_async_fifo:fifo_inst.m_status_overflow
m_status_bad_frame <= axis_async_fifo:fifo_inst.m_status_bad_frame
m_status_good_frame <= axis_async_fifo:fifo_inst.m_status_good_frame


|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
s_clk => mem.we_a.CLK
s_clk => mem.waddr_a[11].CLK
s_clk => mem.waddr_a[10].CLK
s_clk => mem.waddr_a[9].CLK
s_clk => mem.waddr_a[8].CLK
s_clk => mem.waddr_a[7].CLK
s_clk => mem.waddr_a[6].CLK
s_clk => mem.waddr_a[5].CLK
s_clk => mem.waddr_a[4].CLK
s_clk => mem.waddr_a[3].CLK
s_clk => mem.waddr_a[2].CLK
s_clk => mem.waddr_a[1].CLK
s_clk => mem.waddr_a[0].CLK
s_clk => mem.data_a[9].CLK
s_clk => mem.data_a[8].CLK
s_clk => mem.data_a[7].CLK
s_clk => mem.data_a[6].CLK
s_clk => mem.data_a[5].CLK
s_clk => mem.data_a[4].CLK
s_clk => mem.data_a[3].CLK
s_clk => mem.data_a[2].CLK
s_clk => mem.data_a[1].CLK
s_clk => mem.data_a[0].CLK
s_clk => good_frame_sync1_reg.CLK
s_clk => bad_frame_sync1_reg.CLK
s_clk => overflow_sync1_reg.CLK
s_clk => wr_ptr_update_ack_sync2_reg.CLK
s_clk => wr_ptr_update_ack_sync1_reg.CLK
s_clk => rd_ptr_gray_sync2_reg[0].CLK
s_clk => rd_ptr_gray_sync2_reg[1].CLK
s_clk => rd_ptr_gray_sync2_reg[2].CLK
s_clk => rd_ptr_gray_sync2_reg[3].CLK
s_clk => rd_ptr_gray_sync2_reg[4].CLK
s_clk => rd_ptr_gray_sync2_reg[5].CLK
s_clk => rd_ptr_gray_sync2_reg[6].CLK
s_clk => rd_ptr_gray_sync2_reg[7].CLK
s_clk => rd_ptr_gray_sync2_reg[8].CLK
s_clk => rd_ptr_gray_sync2_reg[9].CLK
s_clk => rd_ptr_gray_sync2_reg[10].CLK
s_clk => rd_ptr_gray_sync2_reg[11].CLK
s_clk => rd_ptr_gray_sync2_reg[12].CLK
s_clk => rd_ptr_gray_sync1_reg[0].CLK
s_clk => rd_ptr_gray_sync1_reg[1].CLK
s_clk => rd_ptr_gray_sync1_reg[2].CLK
s_clk => rd_ptr_gray_sync1_reg[3].CLK
s_clk => rd_ptr_gray_sync1_reg[4].CLK
s_clk => rd_ptr_gray_sync1_reg[5].CLK
s_clk => rd_ptr_gray_sync1_reg[6].CLK
s_clk => rd_ptr_gray_sync1_reg[7].CLK
s_clk => rd_ptr_gray_sync1_reg[8].CLK
s_clk => rd_ptr_gray_sync1_reg[9].CLK
s_clk => rd_ptr_gray_sync1_reg[10].CLK
s_clk => rd_ptr_gray_sync1_reg[11].CLK
s_clk => rd_ptr_gray_sync1_reg[12].CLK
s_clk => wr_ptr_gray_reg[0].CLK
s_clk => wr_ptr_gray_reg[1].CLK
s_clk => wr_ptr_gray_reg[2].CLK
s_clk => wr_ptr_gray_reg[3].CLK
s_clk => wr_ptr_gray_reg[4].CLK
s_clk => wr_ptr_gray_reg[5].CLK
s_clk => wr_ptr_gray_reg[6].CLK
s_clk => wr_ptr_gray_reg[7].CLK
s_clk => wr_ptr_gray_reg[8].CLK
s_clk => wr_ptr_gray_reg[9].CLK
s_clk => wr_ptr_gray_reg[10].CLK
s_clk => wr_ptr_gray_reg[11].CLK
s_clk => wr_ptr_gray_reg[12].CLK
s_clk => wr_ptr_reg[0].CLK
s_clk => wr_ptr_reg[1].CLK
s_clk => wr_ptr_reg[2].CLK
s_clk => wr_ptr_reg[3].CLK
s_clk => wr_ptr_reg[4].CLK
s_clk => wr_ptr_reg[5].CLK
s_clk => wr_ptr_reg[6].CLK
s_clk => wr_ptr_reg[7].CLK
s_clk => wr_ptr_reg[8].CLK
s_clk => wr_ptr_reg[9].CLK
s_clk => wr_ptr_reg[10].CLK
s_clk => wr_ptr_reg[11].CLK
s_clk => wr_ptr_reg[12].CLK
s_clk => wr_ptr_cur_gray_reg[0].CLK
s_clk => wr_ptr_cur_gray_reg[1].CLK
s_clk => wr_ptr_cur_gray_reg[2].CLK
s_clk => wr_ptr_cur_gray_reg[3].CLK
s_clk => wr_ptr_cur_gray_reg[4].CLK
s_clk => wr_ptr_cur_gray_reg[5].CLK
s_clk => wr_ptr_cur_gray_reg[6].CLK
s_clk => wr_ptr_cur_gray_reg[7].CLK
s_clk => wr_ptr_cur_gray_reg[8].CLK
s_clk => wr_ptr_cur_gray_reg[9].CLK
s_clk => wr_ptr_cur_gray_reg[10].CLK
s_clk => wr_ptr_cur_gray_reg[11].CLK
s_clk => wr_ptr_cur_gray_reg[12].CLK
s_clk => wr_ptr_cur_reg[0].CLK
s_clk => wr_ptr_cur_reg[1].CLK
s_clk => wr_ptr_cur_reg[2].CLK
s_clk => wr_ptr_cur_reg[3].CLK
s_clk => wr_ptr_cur_reg[4].CLK
s_clk => wr_ptr_cur_reg[5].CLK
s_clk => wr_ptr_cur_reg[6].CLK
s_clk => wr_ptr_cur_reg[7].CLK
s_clk => wr_ptr_cur_reg[8].CLK
s_clk => wr_ptr_cur_reg[9].CLK
s_clk => wr_ptr_cur_reg[10].CLK
s_clk => wr_ptr_cur_reg[11].CLK
s_clk => wr_ptr_cur_reg[12].CLK
s_clk => drop_frame_reg.CLK
s_clk => s_frame_reg.CLK
s_clk => wr_ptr_update_reg.CLK
s_clk => wr_ptr_sync_gray_reg[0].CLK
s_clk => wr_ptr_sync_gray_reg[1].CLK
s_clk => wr_ptr_sync_gray_reg[2].CLK
s_clk => wr_ptr_sync_gray_reg[3].CLK
s_clk => wr_ptr_sync_gray_reg[4].CLK
s_clk => wr_ptr_sync_gray_reg[5].CLK
s_clk => wr_ptr_sync_gray_reg[6].CLK
s_clk => wr_ptr_sync_gray_reg[7].CLK
s_clk => wr_ptr_sync_gray_reg[8].CLK
s_clk => wr_ptr_sync_gray_reg[9].CLK
s_clk => wr_ptr_sync_gray_reg[10].CLK
s_clk => wr_ptr_sync_gray_reg[11].CLK
s_clk => wr_ptr_sync_gray_reg[12].CLK
s_clk => wr_ptr_update_valid_reg.CLK
s_clk => good_frame_reg.CLK
s_clk => bad_frame_reg.CLK
s_clk => overflow_reg.CLK
s_clk => m_rst_sync1_reg.CLK
s_clk => s_rst_sync3_reg.CLK
s_clk => s_rst_sync2_reg.CLK
s_clk => mem.CLK0
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_rst => wr_ptr_update_valid_reg.OUTPUTSELECT
s_rst => wr_ptr_update_reg.OUTPUTSELECT
s_rst => s_frame_reg.OUTPUTSELECT
s_rst => drop_frame_reg.OUTPUTSELECT
s_rst => overflow_reg.OUTPUTSELECT
s_rst => bad_frame_reg.OUTPUTSELECT
s_rst => good_frame_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync1_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => rd_ptr_gray_sync2_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync1_reg.OUTPUTSELECT
s_rst => wr_ptr_update_ack_sync2_reg.OUTPUTSELECT
s_rst => overflow_sync1_reg.OUTPUTSELECT
s_rst => bad_frame_sync1_reg.OUTPUTSELECT
s_rst => good_frame_sync1_reg.OUTPUTSELECT
s_rst => m_rst_sync1_reg.PRESET
s_axis_tdata[0] => mem.data_a[0].DATAIN
s_axis_tdata[0] => mem.DATAIN
s_axis_tdata[1] => mem.data_a[1].DATAIN
s_axis_tdata[1] => mem.DATAIN1
s_axis_tdata[2] => mem.data_a[2].DATAIN
s_axis_tdata[2] => mem.DATAIN2
s_axis_tdata[3] => mem.data_a[3].DATAIN
s_axis_tdata[3] => mem.DATAIN3
s_axis_tdata[4] => mem.data_a[4].DATAIN
s_axis_tdata[4] => mem.DATAIN4
s_axis_tdata[5] => mem.data_a[5].DATAIN
s_axis_tdata[5] => mem.DATAIN5
s_axis_tdata[6] => mem.data_a[6].DATAIN
s_axis_tdata[6] => mem.DATAIN6
s_axis_tdata[7] => mem.data_a[7].DATAIN
s_axis_tdata[7] => mem.DATAIN7
s_axis_tkeep[0] => ~NO_FANOUT~
s_axis_tvalid => always4.IN1
s_axis_tready <= s_rst_sync3_reg.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => always4.IN1
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => always4.IN0
s_axis_tlast => good_frame_reg.DATAA
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_cur_gray_reg.OUTPUTSELECT
s_axis_tlast => bad_frame_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_valid_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_sync_gray_reg.OUTPUTSELECT
s_axis_tlast => wr_ptr_update_reg.OUTPUTSELECT
s_axis_tlast => good_frame_reg.OUTPUTSELECT
s_axis_tlast => mem.data_a[8].DATAIN
s_axis_tlast => overflow_reg.DATAB
s_axis_tlast => always4.IN1
s_axis_tlast => drop_frame_reg.DATAB
s_axis_tlast => s_frame_reg.DATAB
s_axis_tlast => mem.DATAIN8
s_axis_tid[0] => ~NO_FANOUT~
s_axis_tid[1] => ~NO_FANOUT~
s_axis_tid[2] => ~NO_FANOUT~
s_axis_tid[3] => ~NO_FANOUT~
s_axis_tid[4] => ~NO_FANOUT~
s_axis_tid[5] => ~NO_FANOUT~
s_axis_tid[6] => ~NO_FANOUT~
s_axis_tid[7] => ~NO_FANOUT~
s_axis_tdest[0] => ~NO_FANOUT~
s_axis_tdest[1] => ~NO_FANOUT~
s_axis_tdest[2] => ~NO_FANOUT~
s_axis_tdest[3] => ~NO_FANOUT~
s_axis_tdest[4] => ~NO_FANOUT~
s_axis_tdest[5] => ~NO_FANOUT~
s_axis_tdest[6] => ~NO_FANOUT~
s_axis_tdest[7] => ~NO_FANOUT~
s_axis_tuser[0] => mem.data_a[9].DATAIN
s_axis_tuser[0] => always4.IN1
s_axis_tuser[0] => mem.DATAIN9
m_clk => m_drop_frame_reg.CLK
m_clk => m_frame_reg.CLK
m_clk => rd_ptr_gray_reg[0].CLK
m_clk => rd_ptr_gray_reg[1].CLK
m_clk => rd_ptr_gray_reg[2].CLK
m_clk => rd_ptr_gray_reg[3].CLK
m_clk => rd_ptr_gray_reg[4].CLK
m_clk => rd_ptr_gray_reg[5].CLK
m_clk => rd_ptr_gray_reg[6].CLK
m_clk => rd_ptr_gray_reg[7].CLK
m_clk => rd_ptr_gray_reg[8].CLK
m_clk => rd_ptr_gray_reg[9].CLK
m_clk => rd_ptr_gray_reg[10].CLK
m_clk => rd_ptr_gray_reg[11].CLK
m_clk => rd_ptr_gray_reg[12].CLK
m_clk => rd_ptr_reg[0].CLK
m_clk => rd_ptr_reg[1].CLK
m_clk => rd_ptr_reg[2].CLK
m_clk => rd_ptr_reg[3].CLK
m_clk => rd_ptr_reg[4].CLK
m_clk => rd_ptr_reg[5].CLK
m_clk => rd_ptr_reg[6].CLK
m_clk => rd_ptr_reg[7].CLK
m_clk => rd_ptr_reg[8].CLK
m_clk => rd_ptr_reg[9].CLK
m_clk => rd_ptr_reg[10].CLK
m_clk => rd_ptr_reg[11].CLK
m_clk => rd_ptr_reg[12].CLK
m_clk => m_axis_pipe_reg[0][0].CLK
m_clk => m_axis_pipe_reg[0][1].CLK
m_clk => m_axis_pipe_reg[0][2].CLK
m_clk => m_axis_pipe_reg[0][3].CLK
m_clk => m_axis_pipe_reg[0][4].CLK
m_clk => m_axis_pipe_reg[0][5].CLK
m_clk => m_axis_pipe_reg[0][6].CLK
m_clk => m_axis_pipe_reg[0][7].CLK
m_clk => m_axis_pipe_reg[0][8].CLK
m_clk => m_axis_pipe_reg[0][9].CLK
m_clk => m_axis_pipe_reg[1][0].CLK
m_clk => m_axis_pipe_reg[1][1].CLK
m_clk => m_axis_pipe_reg[1][2].CLK
m_clk => m_axis_pipe_reg[1][3].CLK
m_clk => m_axis_pipe_reg[1][4].CLK
m_clk => m_axis_pipe_reg[1][5].CLK
m_clk => m_axis_pipe_reg[1][6].CLK
m_clk => m_axis_pipe_reg[1][7].CLK
m_clk => m_axis_pipe_reg[1][8].CLK
m_clk => m_axis_pipe_reg[1][9].CLK
m_clk => m_terminate_frame_reg.CLK
m_clk => m_axis_tvalid_pipe_reg[0].CLK
m_clk => m_axis_tvalid_pipe_reg[1].CLK
m_clk => good_frame_sync4_reg.CLK
m_clk => good_frame_sync3_reg.CLK
m_clk => good_frame_sync2_reg.CLK
m_clk => bad_frame_sync4_reg.CLK
m_clk => bad_frame_sync3_reg.CLK
m_clk => bad_frame_sync2_reg.CLK
m_clk => overflow_sync4_reg.CLK
m_clk => overflow_sync3_reg.CLK
m_clk => overflow_sync2_reg.CLK
m_clk => wr_ptr_update_sync3_reg.CLK
m_clk => wr_ptr_update_sync2_reg.CLK
m_clk => wr_ptr_update_sync1_reg.CLK
m_clk => wr_ptr_gray_sync1_reg[0].CLK
m_clk => wr_ptr_gray_sync1_reg[1].CLK
m_clk => wr_ptr_gray_sync1_reg[2].CLK
m_clk => wr_ptr_gray_sync1_reg[3].CLK
m_clk => wr_ptr_gray_sync1_reg[4].CLK
m_clk => wr_ptr_gray_sync1_reg[5].CLK
m_clk => wr_ptr_gray_sync1_reg[6].CLK
m_clk => wr_ptr_gray_sync1_reg[7].CLK
m_clk => wr_ptr_gray_sync1_reg[8].CLK
m_clk => wr_ptr_gray_sync1_reg[9].CLK
m_clk => wr_ptr_gray_sync1_reg[10].CLK
m_clk => wr_ptr_gray_sync1_reg[11].CLK
m_clk => wr_ptr_gray_sync1_reg[12].CLK
m_clk => m_rst_sync3_reg.CLK
m_clk => m_rst_sync2_reg.CLK
m_clk => s_rst_sync1_reg.CLK
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_gray_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync1_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync2_reg.OUTPUTSELECT
m_rst => wr_ptr_update_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync2_reg.OUTPUTSELECT
m_rst => overflow_sync3_reg.OUTPUTSELECT
m_rst => overflow_sync4_reg.OUTPUTSELECT
m_rst => bad_frame_sync2_reg.OUTPUTSELECT
m_rst => bad_frame_sync3_reg.OUTPUTSELECT
m_rst => bad_frame_sync4_reg.OUTPUTSELECT
m_rst => good_frame_sync2_reg.OUTPUTSELECT
m_rst => good_frame_sync3_reg.OUTPUTSELECT
m_rst => good_frame_sync4_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => rd_ptr_gray_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_rst => m_frame_reg.OUTPUTSELECT
m_rst => m_drop_frame_reg.OUTPUTSELECT
m_rst => m_terminate_frame_reg.OUTPUTSELECT
m_rst => s_rst_sync1_reg.PRESET
m_axis_tdata[0] <= m_axis[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[0] <= <VCC>
m_axis_tvalid <= m_axis_tvalid_pipe_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tready => m_axis_tvalid_pipe_reg.OUTPUTSELECT
m_axis_tready => m_terminate_frame_reg.OUTPUTSELECT
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tready => always9.IN1
m_axis_tlast <= comb.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tid[0] <= <GND>
m_axis_tid[1] <= <GND>
m_axis_tid[2] <= <GND>
m_axis_tid[3] <= <GND>
m_axis_tid[4] <= <GND>
m_axis_tid[5] <= <GND>
m_axis_tid[6] <= <GND>
m_axis_tid[7] <= <GND>
m_axis_tdest[0] <= <GND>
m_axis_tdest[1] <= <GND>
m_axis_tdest[2] <= <GND>
m_axis_tdest[3] <= <GND>
m_axis_tdest[4] <= <GND>
m_axis_tdest[5] <= <GND>
m_axis_tdest[6] <= <GND>
m_axis_tdest[7] <= <GND>
m_axis_tuser[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
s_status_overflow <= overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_bad_frame <= bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
s_status_good_frame <= good_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
m_status_overflow <= m_status_overflow.DB_MAX_OUTPUT_PORT_TYPE
m_status_bad_frame <= m_status_bad_frame.DB_MAX_OUTPUT_PORT_TYPE
m_status_good_frame <= m_status_good_frame.DB_MAX_OUTPUT_PORT_TYPE


|fpga|altplldram:altplldram_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|fpga|altplldram:altplldram_inst|altpll:altpll_component
inclk[0] => altplldram_altpll:auto_generated.inclk[0]
inclk[1] => altplldram_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altplldram_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altplldram_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fpga|altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


