AArch64 LB+CSEL-addr-po+DMB
{
0:X1=x; 0:X4=a; 0:X5=b; 0:X8=y;
1:X1=x; 1:X8=y;
}
P0                   | P1           ;
LDR W0,[X1]          | LDR W0, [X8] ;
CMP W0, #1           | DMB SY       ;
CSEL X3, X4, X5, EQ  | MOV W2,#1    ;
STR  W6, [X3]        | STR W2,[X1]  ;
MOV W7,#1            |              ;
STR W7, [X8]         |              ;
exists
  (0:X0=1 /\ 1:X0=1)
