

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Fri May 15 04:24:14 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.430 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|         3|          3|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%Key_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_15_read)" [aes.c:152]   --->   Operation 6 'read' 'Key_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Key_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_14_read)" [aes.c:152]   --->   Operation 7 'read' 'Key_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Key_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_13_read)" [aes.c:152]   --->   Operation 8 'read' 'Key_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Key_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_12_read)" [aes.c:152]   --->   Operation 9 'read' 'Key_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Key_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_11_read)" [aes.c:152]   --->   Operation 10 'read' 'Key_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Key_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_10_read)" [aes.c:152]   --->   Operation 11 'read' 'Key_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Key_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_9_read)" [aes.c:152]   --->   Operation 12 'read' 'Key_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Key_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_8_read)" [aes.c:152]   --->   Operation 13 'read' 'Key_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Key_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_7_read)" [aes.c:152]   --->   Operation 14 'read' 'Key_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Key_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_6_read)" [aes.c:152]   --->   Operation 15 'read' 'Key_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Key_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_5_read)" [aes.c:152]   --->   Operation 16 'read' 'Key_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Key_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_4_read)" [aes.c:152]   --->   Operation 17 'read' 'Key_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Key_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_3_read)" [aes.c:152]   --->   Operation 18 'read' 'Key_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Key_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_2_read)" [aes.c:152]   --->   Operation 19 'read' 'Key_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Key_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_1_read)" [aes.c:152]   --->   Operation 20 'read' 'Key_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Key_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Key_0_read)" [aes.c:152]   --->   Operation 21 'read' 'Key_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [11 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:167]   --->   Operation 22 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "store i8 %Key_0_read_1, i8* %RoundKey_0_addr, align 1" [aes.c:167]   --->   Operation 23 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [11 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:167]   --->   Operation 24 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.42ns)   --->   "store i8 %Key_1_read_1, i8* %RoundKey_1_addr, align 1" [aes.c:167]   --->   Operation 25 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [11 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:167]   --->   Operation 26 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "store i8 %Key_2_read_1, i8* %RoundKey_2_addr, align 1" [aes.c:167]   --->   Operation 27 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [11 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:167]   --->   Operation 28 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.42ns)   --->   "store i8 %Key_3_read_1, i8* %RoundKey_3_addr, align 1" [aes.c:167]   --->   Operation 29 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [11 x i8]* %RoundKey_4, i64 0, i64 0" [aes.c:167]   --->   Operation 30 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "store i8 %Key_4_read_1, i8* %RoundKey_4_addr, align 1" [aes.c:167]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [11 x i8]* %RoundKey_5, i64 0, i64 0" [aes.c:167]   --->   Operation 32 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.42ns)   --->   "store i8 %Key_5_read_1, i8* %RoundKey_5_addr, align 1" [aes.c:167]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [11 x i8]* %RoundKey_6, i64 0, i64 0" [aes.c:167]   --->   Operation 34 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.42ns)   --->   "store i8 %Key_6_read_1, i8* %RoundKey_6_addr, align 1" [aes.c:167]   --->   Operation 35 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [11 x i8]* %RoundKey_7, i64 0, i64 0" [aes.c:167]   --->   Operation 36 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.42ns)   --->   "store i8 %Key_7_read_1, i8* %RoundKey_7_addr, align 1" [aes.c:167]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%RoundKey_8_addr = getelementptr [11 x i8]* %RoundKey_8, i64 0, i64 0" [aes.c:167]   --->   Operation 38 'getelementptr' 'RoundKey_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.42ns)   --->   "store i8 %Key_8_read_1, i8* %RoundKey_8_addr, align 1" [aes.c:167]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%RoundKey_9_addr = getelementptr [11 x i8]* %RoundKey_9, i64 0, i64 0" [aes.c:167]   --->   Operation 40 'getelementptr' 'RoundKey_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.42ns)   --->   "store i8 %Key_9_read_1, i8* %RoundKey_9_addr, align 1" [aes.c:167]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%RoundKey_10_addr = getelementptr [11 x i8]* %RoundKey_10, i64 0, i64 0" [aes.c:167]   --->   Operation 42 'getelementptr' 'RoundKey_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.42ns)   --->   "store i8 %Key_10_read_1, i8* %RoundKey_10_addr, align 1" [aes.c:167]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%RoundKey_11_addr = getelementptr [11 x i8]* %RoundKey_11, i64 0, i64 0" [aes.c:167]   --->   Operation 44 'getelementptr' 'RoundKey_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.42ns)   --->   "store i8 %Key_11_read_1, i8* %RoundKey_11_addr, align 1" [aes.c:167]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%RoundKey_12_addr = getelementptr [11 x i8]* %RoundKey_12, i64 0, i64 0" [aes.c:167]   --->   Operation 46 'getelementptr' 'RoundKey_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.42ns)   --->   "store i8 %Key_12_read_1, i8* %RoundKey_12_addr, align 1" [aes.c:167]   --->   Operation 47 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%RoundKey_13_addr = getelementptr [11 x i8]* %RoundKey_13, i64 0, i64 0" [aes.c:167]   --->   Operation 48 'getelementptr' 'RoundKey_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.42ns)   --->   "store i8 %Key_13_read_1, i8* %RoundKey_13_addr, align 1" [aes.c:167]   --->   Operation 49 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%RoundKey_14_addr = getelementptr [11 x i8]* %RoundKey_14, i64 0, i64 0" [aes.c:167]   --->   Operation 50 'getelementptr' 'RoundKey_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.42ns)   --->   "store i8 %Key_14_read_1, i8* %RoundKey_14_addr, align 1" [aes.c:167]   --->   Operation 51 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%RoundKey_15_addr = getelementptr [11 x i8]* %RoundKey_15, i64 0, i64 0" [aes.c:167]   --->   Operation 52 'getelementptr' 'RoundKey_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.42ns)   --->   "store i8 %Key_15_read_1, i8* %RoundKey_15_addr, align 1" [aes.c:167]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 54 [1/1] (1.18ns)   --->   "br label %1" [aes.c:175]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%d_0_0 = phi i8 [ %Key_15_read_1, %0 ], [ %xor_ln204_3, %hls_label_1_end ]" [aes.c:152]   --->   Operation 55 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%c_0_0 = phi i8 [ %Key_14_read_1, %0 ], [ %xor_ln203_3, %hls_label_1_end ]" [aes.c:152]   --->   Operation 56 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b_0_0 = phi i8 [ %Key_13_read_1, %0 ], [ %xor_ln202_3, %hls_label_1_end ]" [aes.c:152]   --->   Operation 57 'phi' 'b_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%e_0 = phi i8 [ %Key_12_read_1, %0 ], [ %xor_ln201_3, %hls_label_1_end ]" [aes.c:152]   --->   Operation 58 'phi' 'e_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%s_0_0 = phi i8 [ 16, %0 ], [ %add_ln175, %hls_label_1_end ]" [aes.c:175]   --->   Operation 59 'phi' 's_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.12ns)   --->   "%icmp_ln175 = icmp ult i8 %s_0_0, -80" [aes.c:175]   --->   Operation 61 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %hls_label_1_begin, label %2" [aes.c:175]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [aes.c:176]   --->   Operation 63 'specregionbegin' 'tmp' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:177]   --->   Operation 64 'specpipeline' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i8 %b_0_0 to i4" [aes.c:185]   --->   Operation 65 'trunc' 'trunc_ln185' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %b_0_0, i32 4, i32 7)" [aes.c:185]   --->   Operation 66 'partselect' 'lshr_ln' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i4 %lshr_ln to i64" [aes.c:185]   --->   Operation 67 'zext' 'zext_ln185' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln185, label %case15.i [
    i4 0, label %case0.i
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
    i4 -6, label %case10.i
    i4 -5, label %case11.i
    i4 -4, label %case12.i
    i4 -3, label %case13.i
    i4 -2, label %case14.i
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:185]   --->   Operation 68 'switch' <Predicate = (icmp_ln175)> <Delay = 1.12>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sbox_14_addr = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:185]   --->   Operation 69 'getelementptr' 'sbox_14_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 14)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.66ns)   --->   "%sbox_14_load = load i8* %sbox_14_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185]   --->   Operation 70 'load' 'sbox_14_load' <Predicate = (icmp_ln175 & trunc_ln185 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sbox_13_addr = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:185]   --->   Operation 71 'getelementptr' 'sbox_13_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 13)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.66ns)   --->   "%sbox_13_load = load i8* %sbox_13_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:185]   --->   Operation 72 'load' 'sbox_13_load' <Predicate = (icmp_ln175 & trunc_ln185 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sbox_12_addr = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:185]   --->   Operation 73 'getelementptr' 'sbox_12_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 12)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.66ns)   --->   "%sbox_12_load = load i8* %sbox_12_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:185]   --->   Operation 74 'load' 'sbox_12_load' <Predicate = (icmp_ln175 & trunc_ln185 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sbox_11_addr = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:185]   --->   Operation 75 'getelementptr' 'sbox_11_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 11)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.66ns)   --->   "%sbox_11_load = load i8* %sbox_11_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:185]   --->   Operation 76 'load' 'sbox_11_load' <Predicate = (icmp_ln175 & trunc_ln185 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sbox_10_addr = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:185]   --->   Operation 77 'getelementptr' 'sbox_10_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 10)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.66ns)   --->   "%sbox_10_load = load i8* %sbox_10_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:185]   --->   Operation 78 'load' 'sbox_10_load' <Predicate = (icmp_ln175 & trunc_ln185 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sbox_9_addr = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:185]   --->   Operation 79 'getelementptr' 'sbox_9_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 9)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.66ns)   --->   "%sbox_9_load = load i8* %sbox_9_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:185]   --->   Operation 80 'load' 'sbox_9_load' <Predicate = (icmp_ln175 & trunc_ln185 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sbox_8_addr = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 81 'getelementptr' 'sbox_8_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 8)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.66ns)   --->   "%sbox_8_load = load i8* %sbox_8_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:185]   --->   Operation 82 'load' 'sbox_8_load' <Predicate = (icmp_ln175 & trunc_ln185 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sbox_7_addr = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:185]   --->   Operation 83 'getelementptr' 'sbox_7_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 7)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.66ns)   --->   "%sbox_7_load = load i8* %sbox_7_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:185]   --->   Operation 84 'load' 'sbox_7_load' <Predicate = (icmp_ln175 & trunc_ln185 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sbox_6_addr = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:185]   --->   Operation 85 'getelementptr' 'sbox_6_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 6)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.66ns)   --->   "%sbox_6_load = load i8* %sbox_6_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:185]   --->   Operation 86 'load' 'sbox_6_load' <Predicate = (icmp_ln175 & trunc_ln185 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sbox_5_addr = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:185]   --->   Operation 87 'getelementptr' 'sbox_5_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 5)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.66ns)   --->   "%sbox_5_load = load i8* %sbox_5_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:185]   --->   Operation 88 'load' 'sbox_5_load' <Predicate = (icmp_ln175 & trunc_ln185 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sbox_4_addr = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:185]   --->   Operation 89 'getelementptr' 'sbox_4_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 4)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.66ns)   --->   "%sbox_4_load = load i8* %sbox_4_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:185]   --->   Operation 90 'load' 'sbox_4_load' <Predicate = (icmp_ln175 & trunc_ln185 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sbox_3_addr = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:185]   --->   Operation 91 'getelementptr' 'sbox_3_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 3)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.66ns)   --->   "%sbox_3_load = load i8* %sbox_3_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:185]   --->   Operation 92 'load' 'sbox_3_load' <Predicate = (icmp_ln175 & trunc_ln185 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sbox_2_addr = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:185]   --->   Operation 93 'getelementptr' 'sbox_2_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 2)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.66ns)   --->   "%sbox_2_load = load i8* %sbox_2_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:185]   --->   Operation 94 'load' 'sbox_2_load' <Predicate = (icmp_ln175 & trunc_ln185 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sbox_1_addr = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:185]   --->   Operation 95 'getelementptr' 'sbox_1_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 1)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.66ns)   --->   "%sbox_1_load = load i8* %sbox_1_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:185]   --->   Operation 96 'load' 'sbox_1_load' <Predicate = (icmp_ln175 & trunc_ln185 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sbox_0_addr = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:185]   --->   Operation 97 'getelementptr' 'sbox_0_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 0)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.66ns)   --->   "%sbox_0_load = load i8* %sbox_0_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185]   --->   Operation 98 'load' 'sbox_0_load' <Predicate = (icmp_ln175 & trunc_ln185 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sbox_15_addr = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln185" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:185]   --->   Operation 99 'getelementptr' 'sbox_15_addr' <Predicate = (icmp_ln175 & trunc_ln185 == 15)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (2.66ns)   --->   "%sbox_15_load = load i8* %sbox_15_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:185]   --->   Operation 100 'load' 'sbox_15_load' <Predicate = (icmp_ln175 & trunc_ln185 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln185_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %s_0_0, i32 4, i32 7)" [aes.c:185]   --->   Operation 101 'partselect' 'lshr_ln185_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i4 %lshr_ln185_1 to i64" [aes.c:185]   --->   Operation 102 'zext' 'zext_ln185_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln185_1" [aes.c:185]   --->   Operation 103 'getelementptr' 'Rcon_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:185]   --->   Operation 104 'load' 'Rcon_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i8 %c_0_0 to i4" [aes.c:186]   --->   Operation 105 'trunc' 'trunc_ln186' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %c_0_0, i32 4, i32 7)" [aes.c:186]   --->   Operation 106 'partselect' 'lshr_ln1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %lshr_ln1 to i64" [aes.c:186]   --->   Operation 107 'zext' 'zext_ln186' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sbox_14_addr_1 = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:186]   --->   Operation 108 'getelementptr' 'sbox_14_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 14)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.66ns)   --->   "%sbox_14_load_1 = load i8* %sbox_14_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:186]   --->   Operation 109 'load' 'sbox_14_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sbox_13_addr_1 = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:186]   --->   Operation 110 'getelementptr' 'sbox_13_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 13)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.66ns)   --->   "%sbox_13_load_1 = load i8* %sbox_13_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:186]   --->   Operation 111 'load' 'sbox_13_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sbox_12_addr_1 = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:186]   --->   Operation 112 'getelementptr' 'sbox_12_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 12)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.66ns)   --->   "%sbox_12_load_1 = load i8* %sbox_12_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:186]   --->   Operation 113 'load' 'sbox_12_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sbox_11_addr_1 = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:186]   --->   Operation 114 'getelementptr' 'sbox_11_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 11)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.66ns)   --->   "%sbox_11_load_1 = load i8* %sbox_11_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:186]   --->   Operation 115 'load' 'sbox_11_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sbox_10_addr_1 = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:186]   --->   Operation 116 'getelementptr' 'sbox_10_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 10)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.66ns)   --->   "%sbox_10_load_1 = load i8* %sbox_10_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:186]   --->   Operation 117 'load' 'sbox_10_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sbox_9_addr_1 = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:186]   --->   Operation 118 'getelementptr' 'sbox_9_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 9)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.66ns)   --->   "%sbox_9_load_1 = load i8* %sbox_9_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:186]   --->   Operation 119 'load' 'sbox_9_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sbox_8_addr_1 = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 120 'getelementptr' 'sbox_8_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 8)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.66ns)   --->   "%sbox_8_load_1 = load i8* %sbox_8_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:186]   --->   Operation 121 'load' 'sbox_8_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sbox_7_addr_1 = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:186]   --->   Operation 122 'getelementptr' 'sbox_7_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 7)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.66ns)   --->   "%sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:186]   --->   Operation 123 'load' 'sbox_7_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sbox_6_addr_1 = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:186]   --->   Operation 124 'getelementptr' 'sbox_6_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 6)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.66ns)   --->   "%sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:186]   --->   Operation 125 'load' 'sbox_6_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sbox_5_addr_1 = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:186]   --->   Operation 126 'getelementptr' 'sbox_5_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 5)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.66ns)   --->   "%sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:186]   --->   Operation 127 'load' 'sbox_5_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sbox_4_addr_1 = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:186]   --->   Operation 128 'getelementptr' 'sbox_4_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 4)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.66ns)   --->   "%sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:186]   --->   Operation 129 'load' 'sbox_4_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sbox_3_addr_1 = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:186]   --->   Operation 130 'getelementptr' 'sbox_3_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.66ns)   --->   "%sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:186]   --->   Operation 131 'load' 'sbox_3_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sbox_2_addr_1 = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:186]   --->   Operation 132 'getelementptr' 'sbox_2_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.66ns)   --->   "%sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:186]   --->   Operation 133 'load' 'sbox_2_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sbox_1_addr_1 = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:186]   --->   Operation 134 'getelementptr' 'sbox_1_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.66ns)   --->   "%sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:186]   --->   Operation 135 'load' 'sbox_1_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sbox_0_addr_1 = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:186]   --->   Operation 136 'getelementptr' 'sbox_0_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (2.66ns)   --->   "%sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:186]   --->   Operation 137 'load' 'sbox_0_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sbox_15_addr_1 = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln186" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:186]   --->   Operation 138 'getelementptr' 'sbox_15_addr_1' <Predicate = (icmp_ln175 & trunc_ln186 == 15)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (2.66ns)   --->   "%sbox_15_load_1 = load i8* %sbox_15_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:186]   --->   Operation 139 'load' 'sbox_15_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i8 %e_0 to i4" [aes.c:188]   --->   Operation 140 'trunc' 'trunc_ln188' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %e_0, i32 4, i32 7)" [aes.c:188]   --->   Operation 141 'partselect' 'lshr_ln3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.39ns)   --->   "%add_ln201 = add i8 %s_0_0, -16" [aes.c:201]   --->   Operation 142 'add' 'add_ln201' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln201, i32 4, i32 7)" [aes.c:201]   --->   Operation 143 'partselect' 'lshr_ln4' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i4 %lshr_ln4 to i64" [aes.c:201]   --->   Operation 144 'zext' 'zext_ln201' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [11 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201" [aes.c:201]   --->   Operation 145 'getelementptr' 'RoundKey_0_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_1, align 1" [aes.c:201]   --->   Operation 146 'load' 'RoundKey_0_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 147 [1/1] (1.39ns)   --->   "%add_ln202 = add i8 %s_0_0, -15" [aes.c:202]   --->   Operation 147 'add' 'add_ln202' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln202, i32 4, i32 7)" [aes.c:202]   --->   Operation 148 'partselect' 'lshr_ln5' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i4 %lshr_ln5 to i64" [aes.c:202]   --->   Operation 149 'zext' 'zext_ln202' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [11 x i8]* %RoundKey_1, i64 0, i64 %zext_ln202" [aes.c:202]   --->   Operation 150 'getelementptr' 'RoundKey_1_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_1, align 1" [aes.c:202]   --->   Operation 151 'load' 'RoundKey_1_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 152 [1/1] (1.39ns)   --->   "%add_ln203 = add i8 %s_0_0, -14" [aes.c:203]   --->   Operation 152 'add' 'add_ln203' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln203, i32 4, i32 7)" [aes.c:203]   --->   Operation 153 'partselect' 'lshr_ln6' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %lshr_ln6 to i64" [aes.c:203]   --->   Operation 154 'zext' 'zext_ln203' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [11 x i8]* %RoundKey_2, i64 0, i64 %zext_ln203" [aes.c:203]   --->   Operation 155 'getelementptr' 'RoundKey_2_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_1, align 1" [aes.c:203]   --->   Operation 156 'load' 'RoundKey_2_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 157 [1/1] (1.39ns)   --->   "%add_ln204 = add i8 %s_0_0, -13" [aes.c:204]   --->   Operation 157 'add' 'add_ln204' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln7 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln204, i32 4, i32 7)" [aes.c:204]   --->   Operation 158 'partselect' 'lshr_ln7' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i4 %lshr_ln7 to i64" [aes.c:204]   --->   Operation 159 'zext' 'zext_ln204' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [11 x i8]* %RoundKey_3, i64 0, i64 %zext_ln204" [aes.c:204]   --->   Operation 160 'getelementptr' 'RoundKey_3_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_1, align 1" [aes.c:204]   --->   Operation 161 'load' 'RoundKey_3_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 162 [1/1] (1.39ns)   --->   "%add_ln201_1 = add i8 %s_0_0, -12" [aes.c:201]   --->   Operation 162 'add' 'add_ln201_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln201_1, i32 4, i32 7)" [aes.c:201]   --->   Operation 163 'partselect' 'lshr_ln201_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i4 %lshr_ln201_1 to i64" [aes.c:201]   --->   Operation 164 'zext' 'zext_ln201_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr [11 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_1" [aes.c:201]   --->   Operation 165 'getelementptr' 'RoundKey_4_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr_1, align 1" [aes.c:201]   --->   Operation 166 'load' 'RoundKey_4_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 167 [1/1] (1.39ns)   --->   "%add_ln202_1 = add i8 %s_0_0, -11" [aes.c:202]   --->   Operation 167 'add' 'add_ln202_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%lshr_ln202_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln202_1, i32 4, i32 7)" [aes.c:202]   --->   Operation 168 'partselect' 'lshr_ln202_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i4 %lshr_ln202_1 to i64" [aes.c:202]   --->   Operation 169 'zext' 'zext_ln202_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr [11 x i8]* %RoundKey_5, i64 0, i64 %zext_ln202_1" [aes.c:202]   --->   Operation 170 'getelementptr' 'RoundKey_5_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr_1, align 1" [aes.c:202]   --->   Operation 171 'load' 'RoundKey_5_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 172 [1/1] (1.39ns)   --->   "%add_ln203_1 = add i8 %s_0_0, -10" [aes.c:203]   --->   Operation 172 'add' 'add_ln203_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%lshr_ln203_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln203_1, i32 4, i32 7)" [aes.c:203]   --->   Operation 173 'partselect' 'lshr_ln203_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i4 %lshr_ln203_1 to i64" [aes.c:203]   --->   Operation 174 'zext' 'zext_ln203_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr [11 x i8]* %RoundKey_6, i64 0, i64 %zext_ln203_1" [aes.c:203]   --->   Operation 175 'getelementptr' 'RoundKey_6_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 176 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr_1, align 1" [aes.c:203]   --->   Operation 176 'load' 'RoundKey_6_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 177 [1/1] (1.39ns)   --->   "%add_ln204_1 = add i8 %s_0_0, -9" [aes.c:204]   --->   Operation 177 'add' 'add_ln204_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%lshr_ln204_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln204_1, i32 4, i32 7)" [aes.c:204]   --->   Operation 178 'partselect' 'lshr_ln204_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i4 %lshr_ln204_1 to i64" [aes.c:204]   --->   Operation 179 'zext' 'zext_ln204_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr [11 x i8]* %RoundKey_7, i64 0, i64 %zext_ln204_1" [aes.c:204]   --->   Operation 180 'getelementptr' 'RoundKey_7_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr_1, align 1" [aes.c:204]   --->   Operation 181 'load' 'RoundKey_7_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 182 [1/1] (1.39ns)   --->   "%add_ln201_2 = add i8 %s_0_0, -8" [aes.c:201]   --->   Operation 182 'add' 'add_ln201_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%lshr_ln201_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln201_2, i32 4, i32 7)" [aes.c:201]   --->   Operation 183 'partselect' 'lshr_ln201_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i4 %lshr_ln201_2 to i64" [aes.c:201]   --->   Operation 184 'zext' 'zext_ln201_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_1 = getelementptr [11 x i8]* %RoundKey_8, i64 0, i64 %zext_ln201_2" [aes.c:201]   --->   Operation 185 'getelementptr' 'RoundKey_8_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr_1, align 1" [aes.c:201]   --->   Operation 186 'load' 'RoundKey_8_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 187 [1/1] (1.39ns)   --->   "%add_ln202_2 = add i8 %s_0_0, -7" [aes.c:202]   --->   Operation 187 'add' 'add_ln202_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%lshr_ln202_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln202_2, i32 4, i32 7)" [aes.c:202]   --->   Operation 188 'partselect' 'lshr_ln202_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln202_2 = zext i4 %lshr_ln202_2 to i64" [aes.c:202]   --->   Operation 189 'zext' 'zext_ln202_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_1 = getelementptr [11 x i8]* %RoundKey_9, i64 0, i64 %zext_ln202_2" [aes.c:202]   --->   Operation 190 'getelementptr' 'RoundKey_9_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 191 [2/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr_1, align 1" [aes.c:202]   --->   Operation 191 'load' 'RoundKey_9_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 192 [1/1] (1.39ns)   --->   "%add_ln203_2 = add i8 %s_0_0, -6" [aes.c:203]   --->   Operation 192 'add' 'add_ln203_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln203_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln203_2, i32 4, i32 7)" [aes.c:203]   --->   Operation 193 'partselect' 'lshr_ln203_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i4 %lshr_ln203_2 to i64" [aes.c:203]   --->   Operation 194 'zext' 'zext_ln203_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_1 = getelementptr [11 x i8]* %RoundKey_10, i64 0, i64 %zext_ln203_2" [aes.c:203]   --->   Operation 195 'getelementptr' 'RoundKey_10_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr_1, align 1" [aes.c:203]   --->   Operation 196 'load' 'RoundKey_10_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 197 [1/1] (1.39ns)   --->   "%add_ln204_2 = add i8 %s_0_0, -5" [aes.c:204]   --->   Operation 197 'add' 'add_ln204_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%lshr_ln204_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln204_2, i32 4, i32 7)" [aes.c:204]   --->   Operation 198 'partselect' 'lshr_ln204_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i4 %lshr_ln204_2 to i64" [aes.c:204]   --->   Operation 199 'zext' 'zext_ln204_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_1 = getelementptr [11 x i8]* %RoundKey_11, i64 0, i64 %zext_ln204_2" [aes.c:204]   --->   Operation 200 'getelementptr' 'RoundKey_11_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr_1, align 1" [aes.c:204]   --->   Operation 201 'load' 'RoundKey_11_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 202 [1/1] (1.39ns)   --->   "%add_ln201_3 = add i8 %s_0_0, -4" [aes.c:201]   --->   Operation 202 'add' 'add_ln201_3' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%lshr_ln201_3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln201_3, i32 4, i32 7)" [aes.c:201]   --->   Operation 203 'partselect' 'lshr_ln201_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i4 %lshr_ln201_3 to i64" [aes.c:201]   --->   Operation 204 'zext' 'zext_ln201_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_1 = getelementptr [11 x i8]* %RoundKey_12, i64 0, i64 %zext_ln201_3" [aes.c:201]   --->   Operation 205 'getelementptr' 'RoundKey_12_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr_1, align 1" [aes.c:201]   --->   Operation 206 'load' 'RoundKey_12_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 207 [1/1] (1.39ns)   --->   "%add_ln202_3 = add i8 %s_0_0, -3" [aes.c:202]   --->   Operation 207 'add' 'add_ln202_3' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%lshr_ln202_3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln202_3, i32 4, i32 7)" [aes.c:202]   --->   Operation 208 'partselect' 'lshr_ln202_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln202_3 = zext i4 %lshr_ln202_3 to i64" [aes.c:202]   --->   Operation 209 'zext' 'zext_ln202_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_1 = getelementptr [11 x i8]* %RoundKey_13, i64 0, i64 %zext_ln202_3" [aes.c:202]   --->   Operation 210 'getelementptr' 'RoundKey_13_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr_1, align 1" [aes.c:202]   --->   Operation 211 'load' 'RoundKey_13_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 212 [1/1] (1.39ns)   --->   "%add_ln203_3 = add i8 %s_0_0, -2" [aes.c:203]   --->   Operation 212 'add' 'add_ln203_3' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln203_3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln203_3, i32 4, i32 7)" [aes.c:203]   --->   Operation 213 'partselect' 'lshr_ln203_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i4 %lshr_ln203_3 to i64" [aes.c:203]   --->   Operation 214 'zext' 'zext_ln203_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_1 = getelementptr [11 x i8]* %RoundKey_14, i64 0, i64 %zext_ln203_3" [aes.c:203]   --->   Operation 215 'getelementptr' 'RoundKey_14_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr_1, align 1" [aes.c:203]   --->   Operation 216 'load' 'RoundKey_14_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 217 [1/1] (1.39ns)   --->   "%add_ln204_3 = add i8 %s_0_0, -1" [aes.c:204]   --->   Operation 217 'add' 'add_ln204_3' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%lshr_ln204_3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln204_3, i32 4, i32 7)" [aes.c:204]   --->   Operation 218 'partselect' 'lshr_ln204_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i4 %lshr_ln204_3 to i64" [aes.c:204]   --->   Operation 219 'zext' 'zext_ln204_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_1 = getelementptr [11 x i8]* %RoundKey_15, i64 0, i64 %zext_ln204_3" [aes.c:204]   --->   Operation 220 'getelementptr' 'RoundKey_15_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 221 [2/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr_1, align 1" [aes.c:204]   --->   Operation 221 'load' 'RoundKey_15_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 8.43>
ST_3 : Operation 222 [1/2] (2.66ns)   --->   "%sbox_14_load = load i8* %sbox_14_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185]   --->   Operation 222 'load' 'sbox_14_load' <Predicate = (icmp_ln175 & trunc_ln185 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 223 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 223 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 14)> <Delay = 1.70>
ST_3 : Operation 224 [1/2] (2.66ns)   --->   "%sbox_13_load = load i8* %sbox_13_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:185]   --->   Operation 224 'load' 'sbox_13_load' <Predicate = (icmp_ln175 & trunc_ln185 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 225 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 225 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 13)> <Delay = 1.70>
ST_3 : Operation 226 [1/2] (2.66ns)   --->   "%sbox_12_load = load i8* %sbox_12_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:185]   --->   Operation 226 'load' 'sbox_12_load' <Predicate = (icmp_ln175 & trunc_ln185 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 227 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 227 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 12)> <Delay = 1.70>
ST_3 : Operation 228 [1/2] (2.66ns)   --->   "%sbox_11_load = load i8* %sbox_11_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:185]   --->   Operation 228 'load' 'sbox_11_load' <Predicate = (icmp_ln175 & trunc_ln185 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 229 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 229 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 11)> <Delay = 1.70>
ST_3 : Operation 230 [1/2] (2.66ns)   --->   "%sbox_10_load = load i8* %sbox_10_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:185]   --->   Operation 230 'load' 'sbox_10_load' <Predicate = (icmp_ln175 & trunc_ln185 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 231 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 231 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 10)> <Delay = 1.70>
ST_3 : Operation 232 [1/2] (2.66ns)   --->   "%sbox_9_load = load i8* %sbox_9_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:185]   --->   Operation 232 'load' 'sbox_9_load' <Predicate = (icmp_ln175 & trunc_ln185 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 233 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 233 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 9)> <Delay = 1.70>
ST_3 : Operation 234 [1/2] (2.66ns)   --->   "%sbox_8_load = load i8* %sbox_8_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:185]   --->   Operation 234 'load' 'sbox_8_load' <Predicate = (icmp_ln175 & trunc_ln185 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 235 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 235 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 8)> <Delay = 1.70>
ST_3 : Operation 236 [1/2] (2.66ns)   --->   "%sbox_7_load = load i8* %sbox_7_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:185]   --->   Operation 236 'load' 'sbox_7_load' <Predicate = (icmp_ln175 & trunc_ln185 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 237 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 237 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 7)> <Delay = 1.70>
ST_3 : Operation 238 [1/2] (2.66ns)   --->   "%sbox_6_load = load i8* %sbox_6_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:185]   --->   Operation 238 'load' 'sbox_6_load' <Predicate = (icmp_ln175 & trunc_ln185 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 239 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 239 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 6)> <Delay = 1.70>
ST_3 : Operation 240 [1/2] (2.66ns)   --->   "%sbox_5_load = load i8* %sbox_5_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:185]   --->   Operation 240 'load' 'sbox_5_load' <Predicate = (icmp_ln175 & trunc_ln185 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 241 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 241 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 5)> <Delay = 1.70>
ST_3 : Operation 242 [1/2] (2.66ns)   --->   "%sbox_4_load = load i8* %sbox_4_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:185]   --->   Operation 242 'load' 'sbox_4_load' <Predicate = (icmp_ln175 & trunc_ln185 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 243 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 243 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 4)> <Delay = 1.70>
ST_3 : Operation 244 [1/2] (2.66ns)   --->   "%sbox_3_load = load i8* %sbox_3_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:185]   --->   Operation 244 'load' 'sbox_3_load' <Predicate = (icmp_ln175 & trunc_ln185 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 245 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 245 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 3)> <Delay = 1.70>
ST_3 : Operation 246 [1/2] (2.66ns)   --->   "%sbox_2_load = load i8* %sbox_2_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:185]   --->   Operation 246 'load' 'sbox_2_load' <Predicate = (icmp_ln175 & trunc_ln185 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 247 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 247 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 2)> <Delay = 1.70>
ST_3 : Operation 248 [1/2] (2.66ns)   --->   "%sbox_1_load = load i8* %sbox_1_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:185]   --->   Operation 248 'load' 'sbox_1_load' <Predicate = (icmp_ln175 & trunc_ln185 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 249 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 249 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 1)> <Delay = 1.70>
ST_3 : Operation 250 [1/2] (2.66ns)   --->   "%sbox_0_load = load i8* %sbox_0_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185]   --->   Operation 250 'load' 'sbox_0_load' <Predicate = (icmp_ln175 & trunc_ln185 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 251 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 251 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 0)> <Delay = 1.70>
ST_3 : Operation 252 [1/2] (2.66ns)   --->   "%sbox_15_load = load i8* %sbox_15_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:185]   --->   Operation 252 'load' 'sbox_15_load' <Predicate = (icmp_ln175 & trunc_ln185 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 253 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:185]   --->   Operation 253 'br' <Predicate = (icmp_ln175 & trunc_ln185 == 15)> <Delay = 1.70>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i8 [ %sbox_0_load, %case0.i ], [ %sbox_1_load, %case1.i ], [ %sbox_2_load, %case2.i ], [ %sbox_3_load, %case3.i ], [ %sbox_4_load, %case4.i ], [ %sbox_5_load, %case5.i ], [ %sbox_6_load, %case6.i ], [ %sbox_7_load, %case7.i ], [ %sbox_8_load, %case8.i ], [ %sbox_9_load, %case9.i ], [ %sbox_10_load, %case10.i ], [ %sbox_11_load, %case11.i ], [ %sbox_12_load, %case12.i ], [ %sbox_13_load, %case13.i ], [ %sbox_14_load, %case14.i ], [ %sbox_15_load, %case15.i ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185]   --->   Operation 254 'phi' 'UnifiedRetVal_i' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 255 [1/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:185]   --->   Operation 255 'load' 'Rcon_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 256 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln186, label %case15.i48 [
    i4 0, label %case0.i3
    i4 1, label %case1.i6
    i4 2, label %case2.i9
    i4 3, label %case3.i12
    i4 4, label %case4.i15
    i4 5, label %case5.i18
    i4 6, label %case6.i21
    i4 7, label %case7.i24
    i4 -8, label %case8.i27
    i4 -7, label %case9.i30
    i4 -6, label %case10.i33
    i4 -5, label %case11.i36
    i4 -4, label %case12.i39
    i4 -3, label %case13.i42
    i4 -2, label %case14.i45
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:186]   --->   Operation 256 'switch' <Predicate = (icmp_ln175)> <Delay = 1.12>
ST_3 : Operation 257 [1/2] (2.66ns)   --->   "%sbox_14_load_1 = load i8* %sbox_14_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:186]   --->   Operation 257 'load' 'sbox_14_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 258 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 258 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 14)> <Delay = 1.70>
ST_3 : Operation 259 [1/2] (2.66ns)   --->   "%sbox_13_load_1 = load i8* %sbox_13_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:186]   --->   Operation 259 'load' 'sbox_13_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 260 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 260 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 13)> <Delay = 1.70>
ST_3 : Operation 261 [1/2] (2.66ns)   --->   "%sbox_12_load_1 = load i8* %sbox_12_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:186]   --->   Operation 261 'load' 'sbox_12_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 262 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 262 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 12)> <Delay = 1.70>
ST_3 : Operation 263 [1/2] (2.66ns)   --->   "%sbox_11_load_1 = load i8* %sbox_11_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:186]   --->   Operation 263 'load' 'sbox_11_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 264 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 264 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 11)> <Delay = 1.70>
ST_3 : Operation 265 [1/2] (2.66ns)   --->   "%sbox_10_load_1 = load i8* %sbox_10_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:186]   --->   Operation 265 'load' 'sbox_10_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 266 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 266 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 10)> <Delay = 1.70>
ST_3 : Operation 267 [1/2] (2.66ns)   --->   "%sbox_9_load_1 = load i8* %sbox_9_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:186]   --->   Operation 267 'load' 'sbox_9_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 268 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 268 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 9)> <Delay = 1.70>
ST_3 : Operation 269 [1/2] (2.66ns)   --->   "%sbox_8_load_1 = load i8* %sbox_8_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:186]   --->   Operation 269 'load' 'sbox_8_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 270 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 270 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 8)> <Delay = 1.70>
ST_3 : Operation 271 [1/2] (2.66ns)   --->   "%sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:186]   --->   Operation 271 'load' 'sbox_7_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 272 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 272 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 7)> <Delay = 1.70>
ST_3 : Operation 273 [1/2] (2.66ns)   --->   "%sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:186]   --->   Operation 273 'load' 'sbox_6_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 274 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 274 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 6)> <Delay = 1.70>
ST_3 : Operation 275 [1/2] (2.66ns)   --->   "%sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:186]   --->   Operation 275 'load' 'sbox_5_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 276 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 276 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 5)> <Delay = 1.70>
ST_3 : Operation 277 [1/2] (2.66ns)   --->   "%sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:186]   --->   Operation 277 'load' 'sbox_4_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 278 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 278 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 4)> <Delay = 1.70>
ST_3 : Operation 279 [1/2] (2.66ns)   --->   "%sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:186]   --->   Operation 279 'load' 'sbox_3_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 280 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 280 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 3)> <Delay = 1.70>
ST_3 : Operation 281 [1/2] (2.66ns)   --->   "%sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:186]   --->   Operation 281 'load' 'sbox_2_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 282 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 282 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 2)> <Delay = 1.70>
ST_3 : Operation 283 [1/2] (2.66ns)   --->   "%sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:186]   --->   Operation 283 'load' 'sbox_1_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 284 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 284 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 1)> <Delay = 1.70>
ST_3 : Operation 285 [1/2] (2.66ns)   --->   "%sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:186]   --->   Operation 285 'load' 'sbox_0_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 286 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 286 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 0)> <Delay = 1.70>
ST_3 : Operation 287 [1/2] (2.66ns)   --->   "%sbox_15_load_1 = load i8* %sbox_15_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:186]   --->   Operation 287 'load' 'sbox_15_load_1' <Predicate = (icmp_ln175 & trunc_ln186 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 288 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:186]   --->   Operation 288 'br' <Predicate = (icmp_ln175 & trunc_ln186 == 15)> <Delay = 1.70>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i49 = phi i8 [ %sbox_0_load_1, %case0.i3 ], [ %sbox_1_load_1, %case1.i6 ], [ %sbox_2_load_1, %case2.i9 ], [ %sbox_3_load_1, %case3.i12 ], [ %sbox_4_load_1, %case4.i15 ], [ %sbox_5_load_1, %case5.i18 ], [ %sbox_6_load_1, %case6.i21 ], [ %sbox_7_load_1, %case7.i24 ], [ %sbox_8_load_1, %case8.i27 ], [ %sbox_9_load_1, %case9.i30 ], [ %sbox_10_load_1, %case10.i33 ], [ %sbox_11_load_1, %case11.i36 ], [ %sbox_12_load_1, %case12.i39 ], [ %sbox_13_load_1, %case13.i42 ], [ %sbox_14_load_1, %case14.i45 ], [ %sbox_15_load_1, %case15.i48 ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:186]   --->   Operation 289 'phi' 'UnifiedRetVal_i49' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i8 %d_0_0 to i4" [aes.c:187]   --->   Operation 290 'trunc' 'trunc_ln187' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %d_0_0, i32 4, i32 7)" [aes.c:187]   --->   Operation 291 'partselect' 'lshr_ln2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i4 %lshr_ln2 to i64" [aes.c:187]   --->   Operation 292 'zext' 'zext_ln187' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln187, label %case15.i98 [
    i4 0, label %case0.i53
    i4 1, label %case1.i56
    i4 2, label %case2.i59
    i4 3, label %case3.i62
    i4 4, label %case4.i65
    i4 5, label %case5.i68
    i4 6, label %case6.i71
    i4 7, label %case7.i74
    i4 -8, label %case8.i77
    i4 -7, label %case9.i80
    i4 -6, label %case10.i83
    i4 -5, label %case11.i86
    i4 -4, label %case12.i89
    i4 -3, label %case13.i92
    i4 -2, label %case14.i95
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:187]   --->   Operation 293 'switch' <Predicate = (icmp_ln175)> <Delay = 1.12>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sbox_14_addr_2 = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:187]   --->   Operation 294 'getelementptr' 'sbox_14_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 14)> <Delay = 0.00>
ST_3 : Operation 295 [2/2] (2.66ns)   --->   "%sbox_14_load_2 = load i8* %sbox_14_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187]   --->   Operation 295 'load' 'sbox_14_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sbox_13_addr_2 = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:187]   --->   Operation 296 'getelementptr' 'sbox_13_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 13)> <Delay = 0.00>
ST_3 : Operation 297 [2/2] (2.66ns)   --->   "%sbox_13_load_2 = load i8* %sbox_13_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:187]   --->   Operation 297 'load' 'sbox_13_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sbox_12_addr_2 = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:187]   --->   Operation 298 'getelementptr' 'sbox_12_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 12)> <Delay = 0.00>
ST_3 : Operation 299 [2/2] (2.66ns)   --->   "%sbox_12_load_2 = load i8* %sbox_12_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:187]   --->   Operation 299 'load' 'sbox_12_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%sbox_11_addr_2 = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:187]   --->   Operation 300 'getelementptr' 'sbox_11_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 11)> <Delay = 0.00>
ST_3 : Operation 301 [2/2] (2.66ns)   --->   "%sbox_11_load_2 = load i8* %sbox_11_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:187]   --->   Operation 301 'load' 'sbox_11_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%sbox_10_addr_2 = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:187]   --->   Operation 302 'getelementptr' 'sbox_10_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 10)> <Delay = 0.00>
ST_3 : Operation 303 [2/2] (2.66ns)   --->   "%sbox_10_load_2 = load i8* %sbox_10_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:187]   --->   Operation 303 'load' 'sbox_10_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sbox_9_addr_2 = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:187]   --->   Operation 304 'getelementptr' 'sbox_9_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 9)> <Delay = 0.00>
ST_3 : Operation 305 [2/2] (2.66ns)   --->   "%sbox_9_load_2 = load i8* %sbox_9_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:187]   --->   Operation 305 'load' 'sbox_9_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%sbox_8_addr_2 = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 306 'getelementptr' 'sbox_8_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 8)> <Delay = 0.00>
ST_3 : Operation 307 [2/2] (2.66ns)   --->   "%sbox_8_load_2 = load i8* %sbox_8_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:187]   --->   Operation 307 'load' 'sbox_8_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sbox_7_addr_2 = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:187]   --->   Operation 308 'getelementptr' 'sbox_7_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 7)> <Delay = 0.00>
ST_3 : Operation 309 [2/2] (2.66ns)   --->   "%sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:187]   --->   Operation 309 'load' 'sbox_7_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sbox_6_addr_2 = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:187]   --->   Operation 310 'getelementptr' 'sbox_6_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 6)> <Delay = 0.00>
ST_3 : Operation 311 [2/2] (2.66ns)   --->   "%sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:187]   --->   Operation 311 'load' 'sbox_6_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sbox_5_addr_2 = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:187]   --->   Operation 312 'getelementptr' 'sbox_5_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 5)> <Delay = 0.00>
ST_3 : Operation 313 [2/2] (2.66ns)   --->   "%sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:187]   --->   Operation 313 'load' 'sbox_5_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sbox_4_addr_2 = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:187]   --->   Operation 314 'getelementptr' 'sbox_4_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 4)> <Delay = 0.00>
ST_3 : Operation 315 [2/2] (2.66ns)   --->   "%sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:187]   --->   Operation 315 'load' 'sbox_4_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%sbox_3_addr_2 = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:187]   --->   Operation 316 'getelementptr' 'sbox_3_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 3)> <Delay = 0.00>
ST_3 : Operation 317 [2/2] (2.66ns)   --->   "%sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:187]   --->   Operation 317 'load' 'sbox_3_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sbox_2_addr_2 = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:187]   --->   Operation 318 'getelementptr' 'sbox_2_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 2)> <Delay = 0.00>
ST_3 : Operation 319 [2/2] (2.66ns)   --->   "%sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:187]   --->   Operation 319 'load' 'sbox_2_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sbox_1_addr_2 = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:187]   --->   Operation 320 'getelementptr' 'sbox_1_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 1)> <Delay = 0.00>
ST_3 : Operation 321 [2/2] (2.66ns)   --->   "%sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:187]   --->   Operation 321 'load' 'sbox_1_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%sbox_0_addr_2 = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:187]   --->   Operation 322 'getelementptr' 'sbox_0_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 0)> <Delay = 0.00>
ST_3 : Operation 323 [2/2] (2.66ns)   --->   "%sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187]   --->   Operation 323 'load' 'sbox_0_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%sbox_15_addr_2 = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln187" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:187]   --->   Operation 324 'getelementptr' 'sbox_15_addr_2' <Predicate = (icmp_ln175 & trunc_ln187 == 15)> <Delay = 0.00>
ST_3 : Operation 325 [2/2] (2.66ns)   --->   "%sbox_15_load_2 = load i8* %sbox_15_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:187]   --->   Operation 325 'load' 'sbox_15_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i4 %lshr_ln3 to i64" [aes.c:188]   --->   Operation 326 'zext' 'zext_ln188' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sbox_14_addr_3 = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:188]   --->   Operation 327 'getelementptr' 'sbox_14_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 14)> <Delay = 0.00>
ST_3 : Operation 328 [2/2] (2.66ns)   --->   "%sbox_14_load_3 = load i8* %sbox_14_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:188]   --->   Operation 328 'load' 'sbox_14_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sbox_13_addr_3 = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:188]   --->   Operation 329 'getelementptr' 'sbox_13_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 13)> <Delay = 0.00>
ST_3 : Operation 330 [2/2] (2.66ns)   --->   "%sbox_13_load_3 = load i8* %sbox_13_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:188]   --->   Operation 330 'load' 'sbox_13_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sbox_12_addr_3 = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:188]   --->   Operation 331 'getelementptr' 'sbox_12_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 12)> <Delay = 0.00>
ST_3 : Operation 332 [2/2] (2.66ns)   --->   "%sbox_12_load_3 = load i8* %sbox_12_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:188]   --->   Operation 332 'load' 'sbox_12_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%sbox_11_addr_3 = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:188]   --->   Operation 333 'getelementptr' 'sbox_11_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 11)> <Delay = 0.00>
ST_3 : Operation 334 [2/2] (2.66ns)   --->   "%sbox_11_load_3 = load i8* %sbox_11_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:188]   --->   Operation 334 'load' 'sbox_11_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%sbox_10_addr_3 = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:188]   --->   Operation 335 'getelementptr' 'sbox_10_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 10)> <Delay = 0.00>
ST_3 : Operation 336 [2/2] (2.66ns)   --->   "%sbox_10_load_3 = load i8* %sbox_10_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:188]   --->   Operation 336 'load' 'sbox_10_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%sbox_9_addr_3 = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:188]   --->   Operation 337 'getelementptr' 'sbox_9_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 9)> <Delay = 0.00>
ST_3 : Operation 338 [2/2] (2.66ns)   --->   "%sbox_9_load_3 = load i8* %sbox_9_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:188]   --->   Operation 338 'load' 'sbox_9_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%sbox_8_addr_3 = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 339 'getelementptr' 'sbox_8_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 8)> <Delay = 0.00>
ST_3 : Operation 340 [2/2] (2.66ns)   --->   "%sbox_8_load_3 = load i8* %sbox_8_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:188]   --->   Operation 340 'load' 'sbox_8_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%sbox_7_addr_3 = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:188]   --->   Operation 341 'getelementptr' 'sbox_7_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 7)> <Delay = 0.00>
ST_3 : Operation 342 [2/2] (2.66ns)   --->   "%sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:188]   --->   Operation 342 'load' 'sbox_7_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%sbox_6_addr_3 = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:188]   --->   Operation 343 'getelementptr' 'sbox_6_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 6)> <Delay = 0.00>
ST_3 : Operation 344 [2/2] (2.66ns)   --->   "%sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:188]   --->   Operation 344 'load' 'sbox_6_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sbox_5_addr_3 = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:188]   --->   Operation 345 'getelementptr' 'sbox_5_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 5)> <Delay = 0.00>
ST_3 : Operation 346 [2/2] (2.66ns)   --->   "%sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:188]   --->   Operation 346 'load' 'sbox_5_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%sbox_4_addr_3 = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:188]   --->   Operation 347 'getelementptr' 'sbox_4_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 4)> <Delay = 0.00>
ST_3 : Operation 348 [2/2] (2.66ns)   --->   "%sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:188]   --->   Operation 348 'load' 'sbox_4_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%sbox_3_addr_3 = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:188]   --->   Operation 349 'getelementptr' 'sbox_3_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 3)> <Delay = 0.00>
ST_3 : Operation 350 [2/2] (2.66ns)   --->   "%sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:188]   --->   Operation 350 'load' 'sbox_3_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%sbox_2_addr_3 = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:188]   --->   Operation 351 'getelementptr' 'sbox_2_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 2)> <Delay = 0.00>
ST_3 : Operation 352 [2/2] (2.66ns)   --->   "%sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:188]   --->   Operation 352 'load' 'sbox_2_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sbox_1_addr_3 = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:188]   --->   Operation 353 'getelementptr' 'sbox_1_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 1)> <Delay = 0.00>
ST_3 : Operation 354 [2/2] (2.66ns)   --->   "%sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:188]   --->   Operation 354 'load' 'sbox_1_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sbox_0_addr_3 = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:188]   --->   Operation 355 'getelementptr' 'sbox_0_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 0)> <Delay = 0.00>
ST_3 : Operation 356 [2/2] (2.66ns)   --->   "%sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:188]   --->   Operation 356 'load' 'sbox_0_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sbox_15_addr_3 = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln188" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:188]   --->   Operation 357 'getelementptr' 'sbox_15_addr_3' <Predicate = (icmp_ln175 & trunc_ln188 == 15)> <Delay = 0.00>
ST_3 : Operation 358 [2/2] (2.66ns)   --->   "%sbox_15_load_3 = load i8* %sbox_15_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:188]   --->   Operation 358 'load' 'sbox_15_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 359 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_1, align 1" [aes.c:201]   --->   Operation 359 'load' 'RoundKey_0_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln201)   --->   "%xor_ln201_4 = xor i8 %RoundKey_0_load, %UnifiedRetVal_i" [aes.c:201]   --->   Operation 360 'xor' 'xor_ln201_4' <Predicate = (icmp_ln175)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln201 = xor i8 %xor_ln201_4, %Rcon_load" [aes.c:201]   --->   Operation 361 'xor' 'xor_ln201' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [11 x i8]* %RoundKey_0, i64 0, i64 %zext_ln185_1" [aes.c:201]   --->   Operation 362 'getelementptr' 'RoundKey_0_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (1.42ns)   --->   "store i8 %xor_ln201, i8* %RoundKey_0_addr_2, align 1" [aes.c:201]   --->   Operation 363 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 364 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_1, align 1" [aes.c:202]   --->   Operation 364 'load' 'RoundKey_1_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 365 [1/1] (0.66ns)   --->   "%xor_ln202 = xor i8 %RoundKey_1_load, %UnifiedRetVal_i49" [aes.c:202]   --->   Operation 365 'xor' 'xor_ln202' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [11 x i8]* %RoundKey_1, i64 0, i64 %zext_ln185_1" [aes.c:202]   --->   Operation 366 'getelementptr' 'RoundKey_1_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (1.42ns)   --->   "store i8 %xor_ln202, i8* %RoundKey_1_addr_2, align 1" [aes.c:202]   --->   Operation 367 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 368 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_1, align 1" [aes.c:203]   --->   Operation 368 'load' 'RoundKey_2_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 369 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_1, align 1" [aes.c:204]   --->   Operation 369 'load' 'RoundKey_3_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 370 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr_1, align 1" [aes.c:201]   --->   Operation 370 'load' 'RoundKey_4_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 371 [1/1] (0.66ns)   --->   "%xor_ln201_1 = xor i8 %RoundKey_4_load, %xor_ln201" [aes.c:201]   --->   Operation 371 'xor' 'xor_ln201_1' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr [11 x i8]* %RoundKey_4, i64 0, i64 %zext_ln185_1" [aes.c:201]   --->   Operation 372 'getelementptr' 'RoundKey_4_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (1.42ns)   --->   "store i8 %xor_ln201_1, i8* %RoundKey_4_addr_2, align 1" [aes.c:201]   --->   Operation 373 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 374 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr_1, align 1" [aes.c:202]   --->   Operation 374 'load' 'RoundKey_5_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 375 [1/1] (0.66ns)   --->   "%xor_ln202_1 = xor i8 %RoundKey_5_load, %xor_ln202" [aes.c:202]   --->   Operation 375 'xor' 'xor_ln202_1' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr [11 x i8]* %RoundKey_5, i64 0, i64 %zext_ln185_1" [aes.c:202]   --->   Operation 376 'getelementptr' 'RoundKey_5_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (1.42ns)   --->   "store i8 %xor_ln202_1, i8* %RoundKey_5_addr_2, align 1" [aes.c:202]   --->   Operation 377 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 378 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr_1, align 1" [aes.c:203]   --->   Operation 378 'load' 'RoundKey_6_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 379 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr_1, align 1" [aes.c:204]   --->   Operation 379 'load' 'RoundKey_7_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 380 [1/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr_1, align 1" [aes.c:201]   --->   Operation 380 'load' 'RoundKey_8_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 381 [1/1] (0.66ns)   --->   "%xor_ln201_2 = xor i8 %RoundKey_8_load, %xor_ln201_1" [aes.c:201]   --->   Operation 381 'xor' 'xor_ln201_2' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_2 = getelementptr [11 x i8]* %RoundKey_8, i64 0, i64 %zext_ln185_1" [aes.c:201]   --->   Operation 382 'getelementptr' 'RoundKey_8_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (1.42ns)   --->   "store i8 %xor_ln201_2, i8* %RoundKey_8_addr_2, align 1" [aes.c:201]   --->   Operation 383 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 384 [1/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr_1, align 1" [aes.c:202]   --->   Operation 384 'load' 'RoundKey_9_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 385 [1/1] (0.66ns)   --->   "%xor_ln202_2 = xor i8 %RoundKey_9_load, %xor_ln202_1" [aes.c:202]   --->   Operation 385 'xor' 'xor_ln202_2' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_2 = getelementptr [11 x i8]* %RoundKey_9, i64 0, i64 %zext_ln185_1" [aes.c:202]   --->   Operation 386 'getelementptr' 'RoundKey_9_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (1.42ns)   --->   "store i8 %xor_ln202_2, i8* %RoundKey_9_addr_2, align 1" [aes.c:202]   --->   Operation 387 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 388 [1/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr_1, align 1" [aes.c:203]   --->   Operation 388 'load' 'RoundKey_10_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 389 [1/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr_1, align 1" [aes.c:204]   --->   Operation 389 'load' 'RoundKey_11_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 390 [1/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr_1, align 1" [aes.c:201]   --->   Operation 390 'load' 'RoundKey_12_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 391 [1/1] (0.66ns)   --->   "%xor_ln201_3 = xor i8 %RoundKey_12_load, %xor_ln201_2" [aes.c:201]   --->   Operation 391 'xor' 'xor_ln201_3' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_2 = getelementptr [11 x i8]* %RoundKey_12, i64 0, i64 %zext_ln185_1" [aes.c:201]   --->   Operation 392 'getelementptr' 'RoundKey_12_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (1.42ns)   --->   "store i8 %xor_ln201_3, i8* %RoundKey_12_addr_2, align 1" [aes.c:201]   --->   Operation 393 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 394 [1/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr_1, align 1" [aes.c:202]   --->   Operation 394 'load' 'RoundKey_13_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 395 [1/1] (0.66ns)   --->   "%xor_ln202_3 = xor i8 %RoundKey_13_load, %xor_ln202_2" [aes.c:202]   --->   Operation 395 'xor' 'xor_ln202_3' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_2 = getelementptr [11 x i8]* %RoundKey_13, i64 0, i64 %zext_ln185_1" [aes.c:202]   --->   Operation 396 'getelementptr' 'RoundKey_13_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (1.42ns)   --->   "store i8 %xor_ln202_3, i8* %RoundKey_13_addr_2, align 1" [aes.c:202]   --->   Operation 397 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 398 [1/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr_1, align 1" [aes.c:203]   --->   Operation 398 'load' 'RoundKey_14_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_3 : Operation 399 [1/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr_1, align 1" [aes.c:204]   --->   Operation 399 'load' 'RoundKey_15_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 8.43>
ST_4 : Operation 400 [1/2] (2.66ns)   --->   "%sbox_14_load_2 = load i8* %sbox_14_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187]   --->   Operation 400 'load' 'sbox_14_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 401 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 401 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 14)> <Delay = 1.70>
ST_4 : Operation 402 [1/2] (2.66ns)   --->   "%sbox_13_load_2 = load i8* %sbox_13_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:187]   --->   Operation 402 'load' 'sbox_13_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 403 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 403 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 13)> <Delay = 1.70>
ST_4 : Operation 404 [1/2] (2.66ns)   --->   "%sbox_12_load_2 = load i8* %sbox_12_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:187]   --->   Operation 404 'load' 'sbox_12_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 405 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 405 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 12)> <Delay = 1.70>
ST_4 : Operation 406 [1/2] (2.66ns)   --->   "%sbox_11_load_2 = load i8* %sbox_11_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:187]   --->   Operation 406 'load' 'sbox_11_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 407 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 407 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 11)> <Delay = 1.70>
ST_4 : Operation 408 [1/2] (2.66ns)   --->   "%sbox_10_load_2 = load i8* %sbox_10_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:187]   --->   Operation 408 'load' 'sbox_10_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 409 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 409 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 10)> <Delay = 1.70>
ST_4 : Operation 410 [1/2] (2.66ns)   --->   "%sbox_9_load_2 = load i8* %sbox_9_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:187]   --->   Operation 410 'load' 'sbox_9_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 411 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 411 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 9)> <Delay = 1.70>
ST_4 : Operation 412 [1/2] (2.66ns)   --->   "%sbox_8_load_2 = load i8* %sbox_8_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:187]   --->   Operation 412 'load' 'sbox_8_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 413 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 413 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 8)> <Delay = 1.70>
ST_4 : Operation 414 [1/2] (2.66ns)   --->   "%sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:187]   --->   Operation 414 'load' 'sbox_7_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 415 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 415 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 7)> <Delay = 1.70>
ST_4 : Operation 416 [1/2] (2.66ns)   --->   "%sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:187]   --->   Operation 416 'load' 'sbox_6_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 417 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 417 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 6)> <Delay = 1.70>
ST_4 : Operation 418 [1/2] (2.66ns)   --->   "%sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:187]   --->   Operation 418 'load' 'sbox_5_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 419 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 419 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 5)> <Delay = 1.70>
ST_4 : Operation 420 [1/2] (2.66ns)   --->   "%sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:187]   --->   Operation 420 'load' 'sbox_4_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 421 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 421 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 4)> <Delay = 1.70>
ST_4 : Operation 422 [1/2] (2.66ns)   --->   "%sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:187]   --->   Operation 422 'load' 'sbox_3_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 423 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 423 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 3)> <Delay = 1.70>
ST_4 : Operation 424 [1/2] (2.66ns)   --->   "%sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:187]   --->   Operation 424 'load' 'sbox_2_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 425 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 425 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 2)> <Delay = 1.70>
ST_4 : Operation 426 [1/2] (2.66ns)   --->   "%sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:187]   --->   Operation 426 'load' 'sbox_1_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 427 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 427 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 1)> <Delay = 1.70>
ST_4 : Operation 428 [1/2] (2.66ns)   --->   "%sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187]   --->   Operation 428 'load' 'sbox_0_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 429 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 429 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 0)> <Delay = 1.70>
ST_4 : Operation 430 [1/2] (2.66ns)   --->   "%sbox_15_load_2 = load i8* %sbox_15_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:187]   --->   Operation 430 'load' 'sbox_15_load_2' <Predicate = (icmp_ln175 & trunc_ln187 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 431 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:187]   --->   Operation 431 'br' <Predicate = (icmp_ln175 & trunc_ln187 == 15)> <Delay = 1.70>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i99 = phi i8 [ %sbox_0_load_2, %case0.i53 ], [ %sbox_1_load_2, %case1.i56 ], [ %sbox_2_load_2, %case2.i59 ], [ %sbox_3_load_2, %case3.i62 ], [ %sbox_4_load_2, %case4.i65 ], [ %sbox_5_load_2, %case5.i68 ], [ %sbox_6_load_2, %case6.i71 ], [ %sbox_7_load_2, %case7.i74 ], [ %sbox_8_load_2, %case8.i77 ], [ %sbox_9_load_2, %case9.i80 ], [ %sbox_10_load_2, %case10.i83 ], [ %sbox_11_load_2, %case11.i86 ], [ %sbox_12_load_2, %case12.i89 ], [ %sbox_13_load_2, %case13.i92 ], [ %sbox_14_load_2, %case14.i95 ], [ %sbox_15_load_2, %case15.i98 ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187]   --->   Operation 432 'phi' 'UnifiedRetVal_i99' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln188, label %case15.i148 [
    i4 0, label %case0.i103
    i4 1, label %case1.i106
    i4 2, label %case2.i109
    i4 3, label %case3.i112
    i4 4, label %case4.i115
    i4 5, label %case5.i118
    i4 6, label %case6.i121
    i4 7, label %case7.i124
    i4 -8, label %case8.i127
    i4 -7, label %case9.i130
    i4 -6, label %case10.i133
    i4 -5, label %case11.i136
    i4 -4, label %case12.i139
    i4 -3, label %case13.i142
    i4 -2, label %case14.i145
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:188]   --->   Operation 433 'switch' <Predicate = (icmp_ln175)> <Delay = 1.12>
ST_4 : Operation 434 [1/2] (2.66ns)   --->   "%sbox_14_load_3 = load i8* %sbox_14_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:188]   --->   Operation 434 'load' 'sbox_14_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 435 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 435 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 14)> <Delay = 1.70>
ST_4 : Operation 436 [1/2] (2.66ns)   --->   "%sbox_13_load_3 = load i8* %sbox_13_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:188]   --->   Operation 436 'load' 'sbox_13_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 437 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 437 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 13)> <Delay = 1.70>
ST_4 : Operation 438 [1/2] (2.66ns)   --->   "%sbox_12_load_3 = load i8* %sbox_12_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:188]   --->   Operation 438 'load' 'sbox_12_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 439 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 439 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 12)> <Delay = 1.70>
ST_4 : Operation 440 [1/2] (2.66ns)   --->   "%sbox_11_load_3 = load i8* %sbox_11_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:188]   --->   Operation 440 'load' 'sbox_11_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 441 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 441 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 11)> <Delay = 1.70>
ST_4 : Operation 442 [1/2] (2.66ns)   --->   "%sbox_10_load_3 = load i8* %sbox_10_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:188]   --->   Operation 442 'load' 'sbox_10_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 443 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 443 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 10)> <Delay = 1.70>
ST_4 : Operation 444 [1/2] (2.66ns)   --->   "%sbox_9_load_3 = load i8* %sbox_9_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:188]   --->   Operation 444 'load' 'sbox_9_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 445 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 445 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 9)> <Delay = 1.70>
ST_4 : Operation 446 [1/2] (2.66ns)   --->   "%sbox_8_load_3 = load i8* %sbox_8_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:188]   --->   Operation 446 'load' 'sbox_8_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 447 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 447 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 8)> <Delay = 1.70>
ST_4 : Operation 448 [1/2] (2.66ns)   --->   "%sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:188]   --->   Operation 448 'load' 'sbox_7_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 449 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 449 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 7)> <Delay = 1.70>
ST_4 : Operation 450 [1/2] (2.66ns)   --->   "%sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:188]   --->   Operation 450 'load' 'sbox_6_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 451 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 451 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 6)> <Delay = 1.70>
ST_4 : Operation 452 [1/2] (2.66ns)   --->   "%sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:188]   --->   Operation 452 'load' 'sbox_5_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 453 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 453 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 5)> <Delay = 1.70>
ST_4 : Operation 454 [1/2] (2.66ns)   --->   "%sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:188]   --->   Operation 454 'load' 'sbox_4_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 455 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 455 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 4)> <Delay = 1.70>
ST_4 : Operation 456 [1/2] (2.66ns)   --->   "%sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:188]   --->   Operation 456 'load' 'sbox_3_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 457 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 457 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 3)> <Delay = 1.70>
ST_4 : Operation 458 [1/2] (2.66ns)   --->   "%sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:188]   --->   Operation 458 'load' 'sbox_2_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 459 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 459 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 2)> <Delay = 1.70>
ST_4 : Operation 460 [1/2] (2.66ns)   --->   "%sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:188]   --->   Operation 460 'load' 'sbox_1_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 461 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 461 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 1)> <Delay = 1.70>
ST_4 : Operation 462 [1/2] (2.66ns)   --->   "%sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:188]   --->   Operation 462 'load' 'sbox_0_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 463 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 463 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 0)> <Delay = 1.70>
ST_4 : Operation 464 [1/2] (2.66ns)   --->   "%sbox_15_load_3 = load i8* %sbox_15_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:188]   --->   Operation 464 'load' 'sbox_15_load_3' <Predicate = (icmp_ln175 & trunc_ln188 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 465 [1/1] (1.70ns)   --->   "br label %hls_label_1_end" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:188]   --->   Operation 465 'br' <Predicate = (icmp_ln175 & trunc_ln188 == 15)> <Delay = 1.70>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i149 = phi i8 [ %sbox_0_load_3, %case0.i103 ], [ %sbox_1_load_3, %case1.i106 ], [ %sbox_2_load_3, %case2.i109 ], [ %sbox_3_load_3, %case3.i112 ], [ %sbox_4_load_3, %case4.i115 ], [ %sbox_5_load_3, %case5.i118 ], [ %sbox_6_load_3, %case6.i121 ], [ %sbox_7_load_3, %case7.i124 ], [ %sbox_8_load_3, %case8.i127 ], [ %sbox_9_load_3, %case9.i130 ], [ %sbox_10_load_3, %case10.i133 ], [ %sbox_11_load_3, %case11.i136 ], [ %sbox_12_load_3, %case12.i139 ], [ %sbox_13_load_3, %case13.i142 ], [ %sbox_14_load_3, %case14.i145 ], [ %sbox_15_load_3, %case15.i148 ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:188]   --->   Operation 466 'phi' 'UnifiedRetVal_i149' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.66ns)   --->   "%xor_ln203 = xor i8 %RoundKey_2_load, %UnifiedRetVal_i99" [aes.c:203]   --->   Operation 467 'xor' 'xor_ln203' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [11 x i8]* %RoundKey_2, i64 0, i64 %zext_ln185_1" [aes.c:203]   --->   Operation 468 'getelementptr' 'RoundKey_2_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (1.42ns)   --->   "store i8 %xor_ln203, i8* %RoundKey_2_addr_2, align 1" [aes.c:203]   --->   Operation 469 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 470 [1/1] (0.66ns)   --->   "%xor_ln204 = xor i8 %RoundKey_3_load, %UnifiedRetVal_i149" [aes.c:204]   --->   Operation 470 'xor' 'xor_ln204' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [11 x i8]* %RoundKey_3, i64 0, i64 %zext_ln185_1" [aes.c:204]   --->   Operation 471 'getelementptr' 'RoundKey_3_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (1.42ns)   --->   "store i8 %xor_ln204, i8* %RoundKey_3_addr_2, align 1" [aes.c:204]   --->   Operation 472 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [aes.c:205]   --->   Operation 473 'specregionend' 'empty_8' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.66ns)   --->   "%xor_ln203_1 = xor i8 %RoundKey_6_load, %xor_ln203" [aes.c:203]   --->   Operation 474 'xor' 'xor_ln203_1' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr [11 x i8]* %RoundKey_6, i64 0, i64 %zext_ln185_1" [aes.c:203]   --->   Operation 475 'getelementptr' 'RoundKey_6_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (1.42ns)   --->   "store i8 %xor_ln203_1, i8* %RoundKey_6_addr_2, align 1" [aes.c:203]   --->   Operation 476 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 477 [1/1] (0.66ns)   --->   "%xor_ln204_1 = xor i8 %RoundKey_7_load, %xor_ln204" [aes.c:204]   --->   Operation 477 'xor' 'xor_ln204_1' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr [11 x i8]* %RoundKey_7, i64 0, i64 %zext_ln185_1" [aes.c:204]   --->   Operation 478 'getelementptr' 'RoundKey_7_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (1.42ns)   --->   "store i8 %xor_ln204_1, i8* %RoundKey_7_addr_2, align 1" [aes.c:204]   --->   Operation 479 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 480 [1/1] (0.66ns)   --->   "%xor_ln203_2 = xor i8 %RoundKey_10_load, %xor_ln203_1" [aes.c:203]   --->   Operation 480 'xor' 'xor_ln203_2' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_2 = getelementptr [11 x i8]* %RoundKey_10, i64 0, i64 %zext_ln185_1" [aes.c:203]   --->   Operation 481 'getelementptr' 'RoundKey_10_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (1.42ns)   --->   "store i8 %xor_ln203_2, i8* %RoundKey_10_addr_2, align 1" [aes.c:203]   --->   Operation 482 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 483 [1/1] (0.66ns)   --->   "%xor_ln204_2 = xor i8 %RoundKey_11_load, %xor_ln204_1" [aes.c:204]   --->   Operation 483 'xor' 'xor_ln204_2' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_2 = getelementptr [11 x i8]* %RoundKey_11, i64 0, i64 %zext_ln185_1" [aes.c:204]   --->   Operation 484 'getelementptr' 'RoundKey_11_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (1.42ns)   --->   "store i8 %xor_ln204_2, i8* %RoundKey_11_addr_2, align 1" [aes.c:204]   --->   Operation 485 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 486 [1/1] (0.66ns)   --->   "%xor_ln203_3 = xor i8 %RoundKey_14_load, %xor_ln203_2" [aes.c:203]   --->   Operation 486 'xor' 'xor_ln203_3' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_2 = getelementptr [11 x i8]* %RoundKey_14, i64 0, i64 %zext_ln185_1" [aes.c:203]   --->   Operation 487 'getelementptr' 'RoundKey_14_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (1.42ns)   --->   "store i8 %xor_ln203_3, i8* %RoundKey_14_addr_2, align 1" [aes.c:203]   --->   Operation 488 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 489 [1/1] (0.66ns)   --->   "%xor_ln204_3 = xor i8 %RoundKey_15_load, %xor_ln204_2" [aes.c:204]   --->   Operation 489 'xor' 'xor_ln204_3' <Predicate = (icmp_ln175)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_2 = getelementptr [11 x i8]* %RoundKey_15, i64 0, i64 %zext_ln185_1" [aes.c:204]   --->   Operation 490 'getelementptr' 'RoundKey_15_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (1.42ns)   --->   "store i8 %xor_ln204_3, i8* %RoundKey_15_addr_2, align 1" [aes.c:204]   --->   Operation 491 'store' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 492 [1/1] (1.39ns)   --->   "%add_ln175 = add i8 %s_0_0, 16" [aes.c:175]   --->   Operation 492 'add' 'add_ln175' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "br label %1" [aes.c:175]   --->   Operation 493 'br' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "ret void" [aes.c:206]   --->   Operation 494 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	wire read on port 'Key_15_read' (aes.c:152) [67]  (0 ns)
	'store' operation ('store_ln167', aes.c:167) of variable 'Key[15]', aes.c:152 on array 'RoundKey_15' [114]  (1.43 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'phi' operation ('s_0_0', aes.c:175) with incoming values : ('add_ln175', aes.c:175) [121]  (0 ns)
	'add' operation ('add_ln201', aes.c:201) [412]  (1.39 ns)
	'getelementptr' operation ('RoundKey_0_addr_1', aes.c:201) [415]  (0 ns)
	'load' operation ('RoundKey_0_load', aes.c:201) on array 'RoundKey_0' [416]  (1.43 ns)

 <State 3>: 8.43ns
The critical path consists of the following:
	'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) on array 'sbox_14' [134]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185) with incoming values : ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) ('sbox_13_load', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:185) ('sbox_12_load', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:185) ('sbox_11_load', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:185) ('sbox_10_load', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:185) ('sbox_9_load', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:185) ('sbox_8_load', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:185) ('sbox_7_load', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:185) ('sbox_6_load', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:185) ('sbox_5_load', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:185) ('sbox_4_load', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:185) ('sbox_3_load', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:185) ('sbox_2_load', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:185) ('sbox_1_load', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:185) ('sbox_0_load', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185) ('sbox_15_load', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:185) [197]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185) with incoming values : ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) ('sbox_13_load', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:185) ('sbox_12_load', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:185) ('sbox_11_load', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:185) ('sbox_10_load', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:185) ('sbox_9_load', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:185) ('sbox_8_load', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:185) ('sbox_7_load', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:185) ('sbox_6_load', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:185) ('sbox_5_load', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:185) ('sbox_4_load', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:185) ('sbox_3_load', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:185) ('sbox_2_load', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:185) ('sbox_1_load', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:185) ('sbox_0_load', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:185) ('sbox_15_load', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:185) [197]  (0 ns)
	'xor' operation ('xor_ln201_4', aes.c:201) [417]  (0 ns)
	'xor' operation ('xor_ln201', aes.c:201) [418]  (0.66 ns)
	'xor' operation ('xor_ln201_1', aes.c:201) [451]  (0.66 ns)
	'xor' operation ('xor_ln201_2', aes.c:201) [483]  (0.66 ns)
	'xor' operation ('xor_ln201_3', aes.c:201) [515]  (0.66 ns)
	'store' operation ('store_ln201', aes.c:201) of variable 'xor_ln201_3', aes.c:201 on array 'RoundKey_12' [517]  (1.43 ns)

 <State 4>: 8.43ns
The critical path consists of the following:
	'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) on array 'sbox_14' [278]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i99', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187) with incoming values : ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) ('sbox_13_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:187) ('sbox_12_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:187) ('sbox_11_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:187) ('sbox_10_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:187) ('sbox_9_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:187) ('sbox_8_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:187) ('sbox_7_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:187) ('sbox_6_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:187) ('sbox_5_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:187) ('sbox_4_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:187) ('sbox_3_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:187) ('sbox_2_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:187) ('sbox_1_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:187) ('sbox_0_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187) ('sbox_15_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:187) [341]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i99', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187) with incoming values : ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) ('sbox_13_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:187) ('sbox_12_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:187) ('sbox_11_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:187) ('sbox_10_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:187) ('sbox_9_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:187) ('sbox_8_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:187) ('sbox_7_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:187) ('sbox_6_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:187) ('sbox_5_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:187) ('sbox_4_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:187) ('sbox_3_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:187) ('sbox_2_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:187) ('sbox_1_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:187) ('sbox_0_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:187) ('sbox_15_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:187) [341]  (0 ns)
	'xor' operation ('xor_ln203', aes.c:203) [434]  (0.66 ns)
	'xor' operation ('xor_ln203_1', aes.c:203) [467]  (0.66 ns)
	'xor' operation ('xor_ln203_2', aes.c:203) [499]  (0.66 ns)
	'xor' operation ('xor_ln203_3', aes.c:203) [531]  (0.66 ns)
	'store' operation ('store_ln203', aes.c:203) of variable 'xor_ln203_3', aes.c:203 on array 'RoundKey_14' [533]  (1.43 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
