
Luxometro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007870  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a18  08007980  08007980  00017980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a398  0800a398  000200c4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a398  0800a398  000200c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a398  0800a398  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a398  0800a398  0001a398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a39c  0800a39c  0001a39c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800a3a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a8  200000c4  0800a464  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000066c  0800a464  0002066c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f20b  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e4  00000000  00000000  0002f2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  000316e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e60  00000000  00000000  00032640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a54  00000000  00000000  000334a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a37  00000000  00000000  0004bef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c7eb  00000000  00000000  0005d92b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ea116  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046a4  00000000  00000000  000ea168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000c4 	.word	0x200000c4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007968 	.word	0x08007968

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c8 	.word	0x200000c8
 800014c:	08007968 	.word	0x08007968

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__aeabi_d2uiz>:
 8000a54:	004a      	lsls	r2, r1, #1
 8000a56:	d211      	bcs.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d211      	bcs.n	8000a82 <__aeabi_d2uiz+0x2e>
 8000a5e:	d50d      	bpl.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d40e      	bmi.n	8000a88 <__aeabi_d2uiz+0x34>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d102      	bne.n	8000a8e <__aeabi_d2uiz+0x3a>
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a8c:	4770      	bx	lr
 8000a8e:	f04f 0000 	mov.w	r0, #0
 8000a92:	4770      	bx	lr

08000a94 <__aeabi_d2f>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a9c:	bf24      	itt	cs
 8000a9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aa6:	d90d      	bls.n	8000ac4 <__aeabi_d2f+0x30>
 8000aa8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000abc:	bf08      	it	eq
 8000abe:	f020 0001 	biceq.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac8:	d121      	bne.n	8000b0e <__aeabi_d2f+0x7a>
 8000aca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ace:	bfbc      	itt	lt
 8000ad0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	4770      	bxlt	lr
 8000ad6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ada:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ade:	f1c2 0218 	rsb	r2, r2, #24
 8000ae2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ae6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aea:	fa20 f002 	lsr.w	r0, r0, r2
 8000aee:	bf18      	it	ne
 8000af0:	f040 0001 	orrne.w	r0, r0, #1
 8000af4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000afc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b00:	ea40 000c 	orr.w	r0, r0, ip
 8000b04:	fa23 f302 	lsr.w	r3, r3, r2
 8000b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b0c:	e7cc      	b.n	8000aa8 <__aeabi_d2f+0x14>
 8000b0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b12:	d107      	bne.n	8000b24 <__aeabi_d2f+0x90>
 8000b14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b18:	bf1e      	ittt	ne
 8000b1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b22:	4770      	bxne	lr
 8000b24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_frsub>:
 8000b34:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b38:	e002      	b.n	8000b40 <__addsf3>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_fsub>:
 8000b3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b40 <__addsf3>:
 8000b40:	0042      	lsls	r2, r0, #1
 8000b42:	bf1f      	itttt	ne
 8000b44:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b48:	ea92 0f03 	teqne	r2, r3
 8000b4c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b50:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b54:	d06a      	beq.n	8000c2c <__addsf3+0xec>
 8000b56:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b5a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b5e:	bfc1      	itttt	gt
 8000b60:	18d2      	addgt	r2, r2, r3
 8000b62:	4041      	eorgt	r1, r0
 8000b64:	4048      	eorgt	r0, r1
 8000b66:	4041      	eorgt	r1, r0
 8000b68:	bfb8      	it	lt
 8000b6a:	425b      	neglt	r3, r3
 8000b6c:	2b19      	cmp	r3, #25
 8000b6e:	bf88      	it	hi
 8000b70:	4770      	bxhi	lr
 8000b72:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b7a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b7e:	bf18      	it	ne
 8000b80:	4240      	negne	r0, r0
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b8a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b8e:	bf18      	it	ne
 8000b90:	4249      	negne	r1, r1
 8000b92:	ea92 0f03 	teq	r2, r3
 8000b96:	d03f      	beq.n	8000c18 <__addsf3+0xd8>
 8000b98:	f1a2 0201 	sub.w	r2, r2, #1
 8000b9c:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba0:	eb10 000c 	adds.w	r0, r0, ip
 8000ba4:	f1c3 0320 	rsb	r3, r3, #32
 8000ba8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb0:	d502      	bpl.n	8000bb8 <__addsf3+0x78>
 8000bb2:	4249      	negs	r1, r1
 8000bb4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bbc:	d313      	bcc.n	8000be6 <__addsf3+0xa6>
 8000bbe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bc2:	d306      	bcc.n	8000bd2 <__addsf3+0x92>
 8000bc4:	0840      	lsrs	r0, r0, #1
 8000bc6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bca:	f102 0201 	add.w	r2, r2, #1
 8000bce:	2afe      	cmp	r2, #254	; 0xfe
 8000bd0:	d251      	bcs.n	8000c76 <__addsf3+0x136>
 8000bd2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bda:	bf08      	it	eq
 8000bdc:	f020 0001 	biceq.w	r0, r0, #1
 8000be0:	ea40 0003 	orr.w	r0, r0, r3
 8000be4:	4770      	bx	lr
 8000be6:	0049      	lsls	r1, r1, #1
 8000be8:	eb40 0000 	adc.w	r0, r0, r0
 8000bec:	3a01      	subs	r2, #1
 8000bee:	bf28      	it	cs
 8000bf0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bf4:	d2ed      	bcs.n	8000bd2 <__addsf3+0x92>
 8000bf6:	fab0 fc80 	clz	ip, r0
 8000bfa:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bfe:	ebb2 020c 	subs.w	r2, r2, ip
 8000c02:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c06:	bfaa      	itet	ge
 8000c08:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c0c:	4252      	neglt	r2, r2
 8000c0e:	4318      	orrge	r0, r3
 8000c10:	bfbc      	itt	lt
 8000c12:	40d0      	lsrlt	r0, r2
 8000c14:	4318      	orrlt	r0, r3
 8000c16:	4770      	bx	lr
 8000c18:	f092 0f00 	teq	r2, #0
 8000c1c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c20:	bf06      	itte	eq
 8000c22:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c26:	3201      	addeq	r2, #1
 8000c28:	3b01      	subne	r3, #1
 8000c2a:	e7b5      	b.n	8000b98 <__addsf3+0x58>
 8000c2c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c34:	bf18      	it	ne
 8000c36:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c3a:	d021      	beq.n	8000c80 <__addsf3+0x140>
 8000c3c:	ea92 0f03 	teq	r2, r3
 8000c40:	d004      	beq.n	8000c4c <__addsf3+0x10c>
 8000c42:	f092 0f00 	teq	r2, #0
 8000c46:	bf08      	it	eq
 8000c48:	4608      	moveq	r0, r1
 8000c4a:	4770      	bx	lr
 8000c4c:	ea90 0f01 	teq	r0, r1
 8000c50:	bf1c      	itt	ne
 8000c52:	2000      	movne	r0, #0
 8000c54:	4770      	bxne	lr
 8000c56:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c5a:	d104      	bne.n	8000c66 <__addsf3+0x126>
 8000c5c:	0040      	lsls	r0, r0, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c64:	4770      	bx	lr
 8000c66:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c6a:	bf3c      	itt	cc
 8000c6c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c70:	4770      	bxcc	lr
 8000c72:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c76:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7e:	4770      	bx	lr
 8000c80:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c84:	bf16      	itet	ne
 8000c86:	4608      	movne	r0, r1
 8000c88:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c8c:	4601      	movne	r1, r0
 8000c8e:	0242      	lsls	r2, r0, #9
 8000c90:	bf06      	itte	eq
 8000c92:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c96:	ea90 0f01 	teqeq	r0, r1
 8000c9a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c9e:	4770      	bx	lr

08000ca0 <__aeabi_ui2f>:
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	e004      	b.n	8000cb0 <__aeabi_i2f+0x8>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_i2f>:
 8000ca8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cac:	bf48      	it	mi
 8000cae:	4240      	negmi	r0, r0
 8000cb0:	ea5f 0c00 	movs.w	ip, r0
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cbc:	4601      	mov	r1, r0
 8000cbe:	f04f 0000 	mov.w	r0, #0
 8000cc2:	e01c      	b.n	8000cfe <__aeabi_l2f+0x2a>

08000cc4 <__aeabi_ul2f>:
 8000cc4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc8:	bf08      	it	eq
 8000cca:	4770      	bxeq	lr
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e00a      	b.n	8000ce8 <__aeabi_l2f+0x14>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_l2f>:
 8000cd4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ce0:	d502      	bpl.n	8000ce8 <__aeabi_l2f+0x14>
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	ea5f 0c01 	movs.w	ip, r1
 8000cec:	bf02      	ittt	eq
 8000cee:	4684      	moveq	ip, r0
 8000cf0:	4601      	moveq	r1, r0
 8000cf2:	2000      	moveq	r0, #0
 8000cf4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cf8:	bf08      	it	eq
 8000cfa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cfe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d02:	fabc f28c 	clz	r2, ip
 8000d06:	3a08      	subs	r2, #8
 8000d08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d0c:	db10      	blt.n	8000d30 <__aeabi_l2f+0x5c>
 8000d0e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d12:	4463      	add	r3, ip
 8000d14:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d20:	fa20 f202 	lsr.w	r2, r0, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	f020 0001 	biceq.w	r0, r0, #1
 8000d2e:	4770      	bx	lr
 8000d30:	f102 0220 	add.w	r2, r2, #32
 8000d34:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d38:	f1c2 0220 	rsb	r2, r2, #32
 8000d3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d40:	fa21 f202 	lsr.w	r2, r1, r2
 8000d44:	eb43 0002 	adc.w	r0, r3, r2
 8000d48:	bf08      	it	eq
 8000d4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4e:	4770      	bx	lr

08000d50 <__aeabi_f2uiz>:
 8000d50:	0042      	lsls	r2, r0, #1
 8000d52:	d20e      	bcs.n	8000d72 <__aeabi_f2uiz+0x22>
 8000d54:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000d58:	d30b      	bcc.n	8000d72 <__aeabi_f2uiz+0x22>
 8000d5a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000d5e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d62:	d409      	bmi.n	8000d78 <__aeabi_f2uiz+0x28>
 8000d64:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d6c:	fa23 f002 	lsr.w	r0, r3, r2
 8000d70:	4770      	bx	lr
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	4770      	bx	lr
 8000d78:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000d7c:	d101      	bne.n	8000d82 <__aeabi_f2uiz+0x32>
 8000d7e:	0242      	lsls	r2, r0, #9
 8000d80:	d102      	bne.n	8000d88 <__aeabi_f2uiz+0x38>
 8000d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d86:	4770      	bx	lr
 8000d88:	f04f 0000 	mov.w	r0, #0
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d94:	f3bf 8f4f 	dsb	sy
}
 8000d98:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000d9a:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <__NVIC_SystemReset+0x24>)
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000da2:	4904      	ldr	r1, [pc, #16]	; (8000db4 <__NVIC_SystemReset+0x24>)
 8000da4:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <__NVIC_SystemReset+0x28>)
 8000da6:	4313      	orrs	r3, r2
 8000da8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000daa:	f3bf 8f4f 	dsb	sy
}
 8000dae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <__NVIC_SystemReset+0x20>
 8000db4:	e000ed00 	.word	0xe000ed00
 8000db8:	05fa0004 	.word	0x05fa0004

08000dbc <main>:
uint16_t IDR_Read;
uint8_t Config_buffer[2]; /*Solve here*/
bool comeFromMenu = false;

int main(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  HAL_Init();
 8000dc0:	f002 f850 	bl	8002e64 <HAL_Init>
  SystemClock_Config();
 8000dc4:	f001 fc93 	bl	80026ee <SystemClock_Config>
  MX_GPIO_Init();
 8000dc8:	f001 fdea 	bl	80029a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000dcc:	f001 fcd6 	bl	800277c <MX_I2C1_Init>
  MX_I2C2_Init();
 8000dd0:	f001 fd02 	bl	80027d8 <MX_I2C2_Init>
  MX_IWDG_Init();
 8000dd4:	f001 fd2e 	bl	8002834 <MX_IWDG_Init>
  MX_TIM3_Init();
 8000dd8:	f001 fd46 	bl	8002868 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ddc:	f001 fd92 	bl	8002904 <MX_TIM4_Init>
  HAL_IWDG_Init(&hiwdg);
 8000de0:	484f      	ldr	r0, [pc, #316]	; (8000f20 <main+0x164>)
 8000de2:	f004 fa1c 	bl	800521e <HAL_IWDG_Init>
  SSD1306_Init();
 8000de6:	f005 faaf 	bl	8006348 <SSD1306_Init>
  Configs_init();
 8000dea:	f001 fc37 	bl	800265c <Configs_init>
  SSD1306_GotoXY(7, 5);
  SSD1306_Puts("Loading", &Font_16x26, 1);
#endif
#ifdef ONE_SENSOR
  //Temporal asignation
  Sensor = _BH1750;
 8000dee:	4b4d      	ldr	r3, [pc, #308]	; (8000f24 <main+0x168>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	701a      	strb	r2, [r3, #0]
  //Temporal asignation
#endif

  ISR = None;
 8000df4:	4b4c      	ldr	r3, [pc, #304]	; (8000f28 <main+0x16c>)
 8000df6:	2202      	movs	r2, #2
 8000df8:	701a      	strb	r2, [r3, #0]
  //Version declaration
  SSD1306_GotoXY(7, 5);
 8000dfa:	2105      	movs	r1, #5
 8000dfc:	2007      	movs	r0, #7
 8000dfe:	f005 fc0b 	bl	8006618 <SSD1306_GotoXY>
  SSD1306_Puts("Firmware Version", &Font_7x10, 1);
 8000e02:	2201      	movs	r2, #1
 8000e04:	4949      	ldr	r1, [pc, #292]	; (8000f2c <main+0x170>)
 8000e06:	484a      	ldr	r0, [pc, #296]	; (8000f30 <main+0x174>)
 8000e08:	f005 fc9c 	bl	8006744 <SSD1306_Puts>
  SSD1306_GotoXY(3, 19);
 8000e0c:	2113      	movs	r1, #19
 8000e0e:	2003      	movs	r0, #3
 8000e10:	f005 fc02 	bl	8006618 <SSD1306_GotoXY>
  SSD1306_Puts(VERSION, &Font_11x18, 1);
 8000e14:	2201      	movs	r2, #1
 8000e16:	4947      	ldr	r1, [pc, #284]	; (8000f34 <main+0x178>)
 8000e18:	4847      	ldr	r0, [pc, #284]	; (8000f38 <main+0x17c>)
 8000e1a:	f005 fc93 	bl	8006744 <SSD1306_Puts>
  SSD1306_GotoXY(47, 42);
 8000e1e:	212a      	movs	r1, #42	; 0x2a
 8000e20:	202f      	movs	r0, #47	; 0x2f
 8000e22:	f005 fbf9 	bl	8006618 <SSD1306_GotoXY>
  SSD1306_Puts("DAC", &Font_11x18, 1);
 8000e26:	2201      	movs	r2, #1
 8000e28:	4942      	ldr	r1, [pc, #264]	; (8000f34 <main+0x178>)
 8000e2a:	4844      	ldr	r0, [pc, #272]	; (8000f3c <main+0x180>)
 8000e2c:	f005 fc8a 	bl	8006744 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8000e30:	f005 fb4e 	bl	80064d0 <SSD1306_UpdateScreen>
  HAL_IWDG_Refresh(&hiwdg);
 8000e34:	483a      	ldr	r0, [pc, #232]	; (8000f20 <main+0x164>)
 8000e36:	f004 fa34 	bl	80052a2 <HAL_IWDG_Refresh>
  switch(Sensor)
 8000e3a:	4b3a      	ldr	r3, [pc, #232]	; (8000f24 <main+0x168>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <main+0x8a>
 8000e42:	2b01      	cmp	r3, #1
  	  case _BH1750:
  		  if(BH1750_Init(&BH1750, &hi2c2, Address_Low) != Rojo_OK)
  			  NoConnected_BH1750();
	  break;
	  case _TSL2561:
	  break;
 8000e44:	e00a      	b.n	8000e5c <main+0xa0>
  		  if(BH1750_Init(&BH1750, &hi2c2, Address_Low) != Rojo_OK)
 8000e46:	2246      	movs	r2, #70	; 0x46
 8000e48:	493d      	ldr	r1, [pc, #244]	; (8000f40 <main+0x184>)
 8000e4a:	483e      	ldr	r0, [pc, #248]	; (8000f44 <main+0x188>)
 8000e4c:	f006 f818 	bl	8006e80 <BH1750_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <main+0x9e>
  			  NoConnected_BH1750();
 8000e56:	f001 f9d9 	bl	800220c <NoConnected_BH1750>
	  break;
 8000e5a:	bf00      	nop
	  Config_buffer[0] = Configs.Mode;
	  Config_buffer[1] = Configs.Resolution;
  }
#endif
  //Final
  HAL_IWDG_Refresh(&hiwdg);
 8000e5c:	4830      	ldr	r0, [pc, #192]	; (8000f20 <main+0x164>)
 8000e5e:	f004 fa20 	bl	80052a2 <HAL_IWDG_Refresh>
  HAL_TIM_Base_Start(&htim4);
 8000e62:	4839      	ldr	r0, [pc, #228]	; (8000f48 <main+0x18c>)
 8000e64:	f004 fe78 	bl	8005b58 <HAL_TIM_Base_Start>
  Timer_Delay_250ms(Seconds(0.5f));
 8000e68:	2002      	movs	r0, #2
 8000e6a:	f001 faab 	bl	80023c4 <Timer_Delay_250ms>
#ifndef SHOW_LOADING
  Timer_Delay_250ms(Seconds(1.5f));
 8000e6e:	2006      	movs	r0, #6
 8000e70:	f001 faa8 	bl	80023c4 <Timer_Delay_250ms>
#endif
  //Final Clear
  SSD1306_Clear();
 8000e74:	f005 feb2 	bl	8006bdc <SSD1306_Clear>
  SSD1306_UpdateScreen();
 8000e78:	f005 fb2a 	bl	80064d0 <SSD1306_UpdateScreen>
  //Starting the paused cycle handler
  HAL_TIM_Base_Start_IT(&htim3);
 8000e7c:	4833      	ldr	r0, [pc, #204]	; (8000f4c <main+0x190>)
 8000e7e:	f004 feb5 	bl	8005bec <HAL_TIM_Base_Start_IT>
  while (1)
  {
	  //Check ISR's
	  switch(ISR)
 8000e82:	4b29      	ldr	r3, [pc, #164]	; (8000f28 <main+0x16c>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d00a      	beq.n	8000ea2 <main+0xe6>
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d10e      	bne.n	8000eae <main+0xf2>
	  {
	  	  case Menu:
	  		  ISR = None;
 8000e90:	4b25      	ldr	r3, [pc, #148]	; (8000f28 <main+0x16c>)
 8000e92:	2202      	movs	r2, #2
 8000e94:	701a      	strb	r2, [r3, #0]
	  		  comeFromMenu = true;
 8000e96:	4b2e      	ldr	r3, [pc, #184]	; (8000f50 <main+0x194>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
	  		  MenuGUI();
 8000e9c:	f001 f80e 	bl	8001ebc <MenuGUI>
	  	  break;
 8000ea0:	e006      	b.n	8000eb0 <main+0xf4>
	  	  case MCU_Reset:
	  		  ISR = None;
 8000ea2:	4b21      	ldr	r3, [pc, #132]	; (8000f28 <main+0x16c>)
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	701a      	strb	r2, [r3, #0]
	  		  MCU_Reset_Subrutine();
 8000ea8:	f001 fae2 	bl	8002470 <MCU_Reset_Subrutine>
	  	  break;
 8000eac:	e000      	b.n	8000eb0 <main+0xf4>
	  	  default:
	  	  break;
 8000eae:	bf00      	nop
#ifdef USER_PLOT_DEBUG
	  Configs.Mode = Plot;
#elif defined(USER_CONF_P_DEBUG)
	  Configs.Mode = Config_Plot;
#endif
	  switch(Configs.Mode)
 8000eb0:	4b28      	ldr	r3, [pc, #160]	; (8000f54 <main+0x198>)
 8000eb2:	785b      	ldrb	r3, [r3, #1]
 8000eb4:	2b07      	cmp	r3, #7
 8000eb6:	d822      	bhi.n	8000efe <main+0x142>
 8000eb8:	a201      	add	r2, pc, #4	; (adr r2, 8000ec0 <main+0x104>)
 8000eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ebe:	bf00      	nop
 8000ec0:	08000ee1 	.word	0x08000ee1
 8000ec4:	08000ee7 	.word	0x08000ee7
 8000ec8:	08000ef3 	.word	0x08000ef3
 8000ecc:	08000ef9 	.word	0x08000ef9
 8000ed0:	08000eff 	.word	0x08000eff
 8000ed4:	08000eed 	.word	0x08000eed
 8000ed8:	08000eff 	.word	0x08000eff
 8000edc:	08000eff 	.word	0x08000eff
	  {
	  	  case Continuous: //Basic Software mode
	  		  Continous_mode();
 8000ee0:	f000 f83c 	bl	8000f5c <Continous_mode>
	  	  break;
 8000ee4:	e00b      	b.n	8000efe <main+0x142>
	  	  case Hold: //Basic Software mode
	  		  Hold_mode();
 8000ee6:	f000 f881 	bl	8000fec <Hold_mode>
	  	  break;
 8000eea:	e008      	b.n	8000efe <main+0x142>
	  	  case Reset_Sensor: //Basic Software mode
	  		  Reset_sensor_mode();
 8000eec:	f000 ff84 	bl	8001df8 <Reset_sensor_mode>
		  break;
 8000ef0:	e005      	b.n	8000efe <main+0x142>
	  	  case Plot: //Basic Software mode
	  		  Plot_mode();
 8000ef2:	f000 f8bd 	bl	8001070 <Plot_mode>
	  	  break;
 8000ef6:	e002      	b.n	8000efe <main+0x142>
	  	  case Config_Plot: //Basic Software mode
	  		  Config_plot_mode();
 8000ef8:	f000 fc32 	bl	8001760 <Config_plot_mode>
	  	  break;
 8000efc:	bf00      	nop
	  	  case Select_Diode: //IR Software mode
	  	  break;
	  	  case Idle:
	  	  break;
	  }
	  HAL_IWDG_Refresh(&hiwdg);
 8000efe:	4808      	ldr	r0, [pc, #32]	; (8000f20 <main+0x164>)
 8000f00:	f004 f9cf 	bl	80052a2 <HAL_IWDG_Refresh>
	  //Parsed Loop
#ifdef USER_DEBUG
	  while(PauseFlag)
 8000f04:	e002      	b.n	8000f0c <main+0x150>
		  HAL_IWDG_Refresh(&hiwdg);
 8000f06:	4806      	ldr	r0, [pc, #24]	; (8000f20 <main+0x164>)
 8000f08:	f004 f9cb 	bl	80052a2 <HAL_IWDG_Refresh>
	  while(PauseFlag)
 8000f0c:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <main+0x19c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1f7      	bne.n	8000f06 <main+0x14a>
	  PauseFlag = true;
 8000f16:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <main+0x19c>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
	  switch(ISR)
 8000f1c:	e7b1      	b.n	8000e82 <main+0xc6>
 8000f1e:	bf00      	nop
 8000f20:	20000218 	.word	0x20000218
 8000f24:	20000224 	.word	0x20000224
 8000f28:	20000225 	.word	0x20000225
 8000f2c:	20000048 	.word	0x20000048
 8000f30:	08007980 	.word	0x08007980
 8000f34:	20000050 	.word	0x20000050
 8000f38:	08007994 	.word	0x08007994
 8000f3c:	080079a0 	.word	0x080079a0
 8000f40:	20000134 	.word	0x20000134
 8000f44:	20000234 	.word	0x20000234
 8000f48:	200001d0 	.word	0x200001d0
 8000f4c:	20000188 	.word	0x20000188
 8000f50:	20000242 	.word	0x20000242
 8000f54:	2000022c 	.word	0x2000022c
 8000f58:	20000024 	.word	0x20000024

08000f5c <Continous_mode>:
  }
}

//Basic software modes
void Continous_mode(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8000f60:	481a      	ldr	r0, [pc, #104]	; (8000fcc <Continous_mode+0x70>)
 8000f62:	f004 f99e 	bl	80052a2 <HAL_IWDG_Refresh>
	if(Configs.Last_Mode != Continuous || comeFromMenu)
 8000f66:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <Continous_mode+0x74>)
 8000f68:	789b      	ldrb	r3, [r3, #2]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d103      	bne.n	8000f76 <Continous_mode+0x1a>
 8000f6e:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <Continous_mode+0x78>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d015      	beq.n	8000fa2 <Continous_mode+0x46>
	{
		SSD1306_Clear();
 8000f76:	f005 fe31 	bl	8006bdc <SSD1306_Clear>
		SSD1306_GotoXY(36, 8);
 8000f7a:	2108      	movs	r1, #8
 8000f7c:	2024      	movs	r0, #36	; 0x24
 8000f7e:	f005 fb4b 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Valor", &Font_11x18, 1);
 8000f82:	2201      	movs	r2, #1
 8000f84:	4914      	ldr	r1, [pc, #80]	; (8000fd8 <Continous_mode+0x7c>)
 8000f86:	4815      	ldr	r0, [pc, #84]	; (8000fdc <Continous_mode+0x80>)
 8000f88:	f005 fbdc 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(28, 53);
 8000f8c:	2135      	movs	r1, #53	; 0x35
 8000f8e:	201c      	movs	r0, #28
 8000f90:	f005 fb42 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Continuous", &Font_7x10, 1);
 8000f94:	2201      	movs	r2, #1
 8000f96:	4912      	ldr	r1, [pc, #72]	; (8000fe0 <Continous_mode+0x84>)
 8000f98:	4812      	ldr	r0, [pc, #72]	; (8000fe4 <Continous_mode+0x88>)
 8000f9a:	f005 fbd3 	bl	8006744 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8000f9e:	f005 fa97 	bl	80064d0 <SSD1306_UpdateScreen>
	}
	SensorRead();
 8000fa2:	f001 fa7d 	bl	80024a0 <SensorRead>
	HAL_IWDG_Refresh(&hiwdg);
 8000fa6:	4809      	ldr	r0, [pc, #36]	; (8000fcc <Continous_mode+0x70>)
 8000fa8:	f004 f97b 	bl	80052a2 <HAL_IWDG_Refresh>
	Print_Measure(Measure, 14, 30);
 8000fac:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <Continous_mode+0x8c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	221e      	movs	r2, #30
 8000fb2:	210e      	movs	r1, #14
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f001 f969 	bl	800228c <Print_Measure>
	Configs.Last_Mode = Continuous;
 8000fba:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <Continous_mode+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	709a      	strb	r2, [r3, #2]
	comeFromMenu = false;
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <Continous_mode+0x78>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000218 	.word	0x20000218
 8000fd0:	2000022c 	.word	0x2000022c
 8000fd4:	20000242 	.word	0x20000242
 8000fd8:	20000050 	.word	0x20000050
 8000fdc:	080079a4 	.word	0x080079a4
 8000fe0:	20000048 	.word	0x20000048
 8000fe4:	080079ac 	.word	0x080079ac
 8000fe8:	20000230 	.word	0x20000230

08000fec <Hold_mode>:

void Hold_mode(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	if(Configs.Last_Mode != Hold || comeFromMenu)
 8000ff0:	4b18      	ldr	r3, [pc, #96]	; (8001054 <Hold_mode+0x68>)
 8000ff2:	789b      	ldrb	r3, [r3, #2]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d103      	bne.n	8001000 <Hold_mode+0x14>
 8000ff8:	4b17      	ldr	r3, [pc, #92]	; (8001058 <Hold_mode+0x6c>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d015      	beq.n	800102c <Hold_mode+0x40>
	{
		SSD1306_Clear();
 8001000:	f005 fdec 	bl	8006bdc <SSD1306_Clear>
		SSD1306_GotoXY(36, 8);
 8001004:	2108      	movs	r1, #8
 8001006:	2024      	movs	r0, #36	; 0x24
 8001008:	f005 fb06 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Valor", &Font_11x18, 1);
 800100c:	2201      	movs	r2, #1
 800100e:	4913      	ldr	r1, [pc, #76]	; (800105c <Hold_mode+0x70>)
 8001010:	4813      	ldr	r0, [pc, #76]	; (8001060 <Hold_mode+0x74>)
 8001012:	f005 fb97 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(43, 53);
 8001016:	2135      	movs	r1, #53	; 0x35
 8001018:	202b      	movs	r0, #43	; 0x2b
 800101a:	f005 fafd 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Hold", &Font_7x10, 1);
 800101e:	2201      	movs	r2, #1
 8001020:	4910      	ldr	r1, [pc, #64]	; (8001064 <Hold_mode+0x78>)
 8001022:	4811      	ldr	r0, [pc, #68]	; (8001068 <Hold_mode+0x7c>)
 8001024:	f005 fb8e 	bl	8006744 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8001028:	f005 fa52 	bl	80064d0 <SSD1306_UpdateScreen>
	}
	SensorRead();
 800102c:	f001 fa38 	bl	80024a0 <SensorRead>
	Print_Measure(Measure, 14, 30);
 8001030:	4b0e      	ldr	r3, [pc, #56]	; (800106c <Hold_mode+0x80>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	221e      	movs	r2, #30
 8001036:	210e      	movs	r1, #14
 8001038:	4618      	mov	r0, r3
 800103a:	f001 f927 	bl	800228c <Print_Measure>
	wait_until_press(Ok);
 800103e:	200f      	movs	r0, #15
 8001040:	f001 f998 	bl	8002374 <wait_until_press>
	Configs.Last_Mode = Hold;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <Hold_mode+0x68>)
 8001046:	2201      	movs	r2, #1
 8001048:	709a      	strb	r2, [r3, #2]
	comeFromMenu = false;
 800104a:	4b03      	ldr	r3, [pc, #12]	; (8001058 <Hold_mode+0x6c>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	2000022c 	.word	0x2000022c
 8001058:	20000242 	.word	0x20000242
 800105c:	20000050 	.word	0x20000050
 8001060:	080079a4 	.word	0x080079a4
 8001064:	20000048 	.word	0x20000048
 8001068:	080079b8 	.word	0x080079b8
 800106c:	20000230 	.word	0x20000230

08001070 <Plot_mode>:


//@TODO Initial configurations done, print in sequence time, do first the config menu
void Plot_mode(void)
{
 8001070:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001074:	b088      	sub	sp, #32
 8001076:	af04      	add	r7, sp, #16
	static bool ChangedConfigs = false; //Checks if the user has pressed a button
	const uint16_t XAxis_High = 57; //Defines the high of the axis
 8001078:	2339      	movs	r3, #57	; 0x39
 800107a:	813b      	strh	r3, [r7, #8]
	const uint16_t YScreenRes = 63; //Total screen pixel in y axis
 800107c:	233f      	movs	r3, #63	; 0x3f
 800107e:	80fb      	strh	r3, [r7, #6]
	uint16_t YAxis_LimitUP;     //Defines the upper limit
	uint16_t HigherYcoordenate; //The higher coordinate that can be plotted
	uint16_t NumberOfChars;
	uint16_t YLimit;

	HAL_IWDG_Refresh(&hiwdg);
 8001080:	48c2      	ldr	r0, [pc, #776]	; (800138c <Plot_mode+0x31c>)
 8001082:	f004 f90e 	bl	80052a2 <HAL_IWDG_Refresh>
	if(Configs.Last_Mode != Plot || comeFromMenu || ChangedConfigs)
 8001086:	4bc2      	ldr	r3, [pc, #776]	; (8001390 <Plot_mode+0x320>)
 8001088:	789b      	ldrb	r3, [r3, #2]
 800108a:	2b02      	cmp	r3, #2
 800108c:	d108      	bne.n	80010a0 <Plot_mode+0x30>
 800108e:	4bc1      	ldr	r3, [pc, #772]	; (8001394 <Plot_mode+0x324>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d104      	bne.n	80010a0 <Plot_mode+0x30>
 8001096:	4bc0      	ldr	r3, [pc, #768]	; (8001398 <Plot_mode+0x328>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 82ab 	beq.w	80015f6 <Plot_mode+0x586>
	{
		//Calculate the Y Axis offset
		NumberOfChars = CharsNumberFromInt(YAxisPosition.HigherRes, false);
 80010a0:	4bbe      	ldr	r3, [pc, #760]	; (800139c <Plot_mode+0x32c>)
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f001 fa94 	bl	80025d4 <CharsNumberFromInt>
 80010ac:	4603      	mov	r3, r0
 80010ae:	80bb      	strh	r3, [r7, #4]
		YAxis_Offset = (NumberOfChars * 7) + 5;
 80010b0:	88bb      	ldrh	r3, [r7, #4]
 80010b2:	461a      	mov	r2, r3
 80010b4:	00d2      	lsls	r2, r2, #3
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	3305      	adds	r3, #5
 80010bc:	807b      	strh	r3, [r7, #2]
		YAxis_LimitUP = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	81bb      	strh	r3, [r7, #12]
		XAxis_Limit = 128;
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	81fb      	strh	r3, [r7, #14]
		SSD1306_Clear();
 80010c6:	f005 fd89 	bl	8006bdc <SSD1306_Clear>
		//X Axis
		if(GlobalConfigs.PlotType == BothAxis)
 80010ca:	4bb5      	ldr	r3, [pc, #724]	; (80013a0 <Plot_mode+0x330>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d12b      	bne.n	800112a <Plot_mode+0xba>
		{
			if(GlobalConfigs.PrintLegends)
 80010d2:	4bb3      	ldr	r3, [pc, #716]	; (80013a0 <Plot_mode+0x330>)
 80010d4:	799b      	ldrb	r3, [r3, #6]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00a      	beq.n	80010f0 <Plot_mode+0x80>
			{
				XAxis_Limit = 119;
 80010da:	2377      	movs	r3, #119	; 0x77
 80010dc:	81fb      	strh	r3, [r7, #14]
				SSD1306_GotoXY(120, 53);
 80010de:	2135      	movs	r1, #53	; 0x35
 80010e0:	2078      	movs	r0, #120	; 0x78
 80010e2:	f005 fa99 	bl	8006618 <SSD1306_GotoXY>
				SSD1306_Puts("t", &Font_7x10, 1);
 80010e6:	2201      	movs	r2, #1
 80010e8:	49ae      	ldr	r1, [pc, #696]	; (80013a4 <Plot_mode+0x334>)
 80010ea:	48af      	ldr	r0, [pc, #700]	; (80013a8 <Plot_mode+0x338>)
 80010ec:	f005 fb2a 	bl	8006744 <SSD1306_Puts>
			}
			SSD1306_DrawLine(0, XAxis_High, XAxis_Limit, XAxis_High, 1);
 80010f0:	893b      	ldrh	r3, [r7, #8]
 80010f2:	89fa      	ldrh	r2, [r7, #14]
 80010f4:	8939      	ldrh	r1, [r7, #8]
 80010f6:	2001      	movs	r0, #1
 80010f8:	9000      	str	r0, [sp, #0]
 80010fa:	2000      	movs	r0, #0
 80010fc:	f005 fb47 	bl	800678e <SSD1306_DrawLine>
			//X Arrow
			SSD1306_DrawFilledTriangle(XAxis_Limit-5, XAxis_High-3, XAxis_Limit-5, XAxis_High+3, XAxis_Limit, XAxis_High, 1);
 8001100:	89fb      	ldrh	r3, [r7, #14]
 8001102:	3b05      	subs	r3, #5
 8001104:	b298      	uxth	r0, r3
 8001106:	893b      	ldrh	r3, [r7, #8]
 8001108:	3b03      	subs	r3, #3
 800110a:	b299      	uxth	r1, r3
 800110c:	89fb      	ldrh	r3, [r7, #14]
 800110e:	3b05      	subs	r3, #5
 8001110:	b29a      	uxth	r2, r3
 8001112:	893b      	ldrh	r3, [r7, #8]
 8001114:	3303      	adds	r3, #3
 8001116:	b29c      	uxth	r4, r3
 8001118:	2301      	movs	r3, #1
 800111a:	9302      	str	r3, [sp, #8]
 800111c:	893b      	ldrh	r3, [r7, #8]
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	89fb      	ldrh	r3, [r7, #14]
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	4623      	mov	r3, r4
 8001126:	f005 fc97 	bl	8006a58 <SSD1306_DrawFilledTriangle>
		}
		//Y Axis
		if(GlobalConfigs.PrintLegends)
 800112a:	4b9d      	ldr	r3, [pc, #628]	; (80013a0 <Plot_mode+0x330>)
 800112c:	799b      	ldrb	r3, [r3, #6]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d00d      	beq.n	800114e <Plot_mode+0xde>
		{
			YAxis_LimitUP = 11;
 8001132:	230b      	movs	r3, #11
 8001134:	81bb      	strh	r3, [r7, #12]
			SSD1306_GotoXY(YAxis_Offset - 7, 0);
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	3b07      	subs	r3, #7
 800113a:	b29b      	uxth	r3, r3
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f005 fa6a 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts("lx", &Font_7x10, 1);
 8001144:	2201      	movs	r2, #1
 8001146:	4997      	ldr	r1, [pc, #604]	; (80013a4 <Plot_mode+0x334>)
 8001148:	4898      	ldr	r0, [pc, #608]	; (80013ac <Plot_mode+0x33c>)
 800114a:	f005 fafb 	bl	8006744 <SSD1306_Puts>
		}
		SSD1306_DrawLine(YAxis_Offset, XAxis_High, YAxis_Offset, YAxis_LimitUP, 1);
 800114e:	89bb      	ldrh	r3, [r7, #12]
 8001150:	887a      	ldrh	r2, [r7, #2]
 8001152:	8939      	ldrh	r1, [r7, #8]
 8001154:	8878      	ldrh	r0, [r7, #2]
 8001156:	2401      	movs	r4, #1
 8001158:	9400      	str	r4, [sp, #0]
 800115a:	f005 fb18 	bl	800678e <SSD1306_DrawLine>
		HigherYcoordenate = YAxis_LimitUP + 10;
 800115e:	89bb      	ldrh	r3, [r7, #12]
 8001160:	330a      	adds	r3, #10
 8001162:	803b      	strh	r3, [r7, #0]
		//Y Axis numeric legends -- Forced, not touched by the user
		if(!GlobalConfigs.PrintLegends) // Print all values
 8001164:	4b8e      	ldr	r3, [pc, #568]	; (80013a0 <Plot_mode+0x330>)
 8001166:	799b      	ldrb	r3, [r3, #6]
 8001168:	2b00      	cmp	r3, #0
 800116a:	f040 81ac 	bne.w	80014c6 <Plot_mode+0x456>
		{
			//Text prints
			sprintf(YAxisPosition.ThreeQuarterBuffer, "%d", (int) YAxisPosition.ThreeQuartersRes);
 800116e:	4b8b      	ldr	r3, [pc, #556]	; (800139c <Plot_mode+0x32c>)
 8001170:	885b      	ldrh	r3, [r3, #2]
 8001172:	461a      	mov	r2, r3
 8001174:	498e      	ldr	r1, [pc, #568]	; (80013b0 <Plot_mode+0x340>)
 8001176:	488f      	ldr	r0, [pc, #572]	; (80013b4 <Plot_mode+0x344>)
 8001178:	f006 f868 	bl	800724c <siprintf>
			sprintf(YAxisPosition.QuarterBuffer, "%d", (int) YAxisPosition.QuarterRes);
 800117c:	4b87      	ldr	r3, [pc, #540]	; (800139c <Plot_mode+0x32c>)
 800117e:	88db      	ldrh	r3, [r3, #6]
 8001180:	461a      	mov	r2, r3
 8001182:	498b      	ldr	r1, [pc, #556]	; (80013b0 <Plot_mode+0x340>)
 8001184:	488c      	ldr	r0, [pc, #560]	; (80013b8 <Plot_mode+0x348>)
 8001186:	f006 f861 	bl	800724c <siprintf>
			SSD1306_GotoXY(0, (((YScreenRes - HigherYcoordenate) * 0.25) + HigherYcoordenate) - 5);
 800118a:	88fa      	ldrh	r2, [r7, #6]
 800118c:	883b      	ldrh	r3, [r7, #0]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9e3 	bl	800055c <__aeabi_i2d>
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	4b88      	ldr	r3, [pc, #544]	; (80013bc <Plot_mode+0x34c>)
 800119c:	f7ff fa48 	bl	8000630 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4614      	mov	r4, r2
 80011a6:	461d      	mov	r5, r3
 80011a8:	883b      	ldrh	r3, [r7, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f9d6 	bl	800055c <__aeabi_i2d>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4620      	mov	r0, r4
 80011b6:	4629      	mov	r1, r5
 80011b8:	f7ff f884 	bl	80002c4 <__adddf3>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f04f 0200 	mov.w	r2, #0
 80011c8:	4b7d      	ldr	r3, [pc, #500]	; (80013c0 <Plot_mode+0x350>)
 80011ca:	f7ff f879 	bl	80002c0 <__aeabi_dsub>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	f7ff fc3d 	bl	8000a54 <__aeabi_d2uiz>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29b      	uxth	r3, r3
 80011de:	4619      	mov	r1, r3
 80011e0:	2000      	movs	r0, #0
 80011e2:	f005 fa19 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts(YAxisPosition.ThreeQuarterBuffer, &Font_7x10, 1);
 80011e6:	2201      	movs	r2, #1
 80011e8:	496e      	ldr	r1, [pc, #440]	; (80013a4 <Plot_mode+0x334>)
 80011ea:	4872      	ldr	r0, [pc, #456]	; (80013b4 <Plot_mode+0x344>)
 80011ec:	f005 faaa 	bl	8006744 <SSD1306_Puts>
			SSD1306_GotoXY(0, (((YScreenRes - HigherYcoordenate) * 0.75) + HigherYcoordenate) - 5);
 80011f0:	88fa      	ldrh	r2, [r7, #6]
 80011f2:	883b      	ldrh	r3, [r7, #0]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f9b0 	bl	800055c <__aeabi_i2d>
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <Plot_mode+0x354>)
 8001202:	f7ff fa15 	bl	8000630 <__aeabi_dmul>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4614      	mov	r4, r2
 800120c:	461d      	mov	r5, r3
 800120e:	883b      	ldrh	r3, [r7, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f9a3 	bl	800055c <__aeabi_i2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4620      	mov	r0, r4
 800121c:	4629      	mov	r1, r5
 800121e:	f7ff f851 	bl	80002c4 <__adddf3>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	4b64      	ldr	r3, [pc, #400]	; (80013c0 <Plot_mode+0x350>)
 8001230:	f7ff f846 	bl	80002c0 <__aeabi_dsub>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fc0a 	bl	8000a54 <__aeabi_d2uiz>
 8001240:	4603      	mov	r3, r0
 8001242:	b29b      	uxth	r3, r3
 8001244:	4619      	mov	r1, r3
 8001246:	2000      	movs	r0, #0
 8001248:	f005 f9e6 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts(YAxisPosition.QuarterBuffer, &Font_7x10, 1);
 800124c:	2201      	movs	r2, #1
 800124e:	4955      	ldr	r1, [pc, #340]	; (80013a4 <Plot_mode+0x334>)
 8001250:	4859      	ldr	r0, [pc, #356]	; (80013b8 <Plot_mode+0x348>)
 8001252:	f005 fa77 	bl	8006744 <SSD1306_Puts>
			//Line prints
			SSD1306_DrawLine(YAxis_Offset, (((YScreenRes - HigherYcoordenate) * 0.25) + HigherYcoordenate), (CharsNumberFromInt(YAxisPosition.ThreeQuartersRes, false) * 7) + 1, (((YScreenRes - HigherYcoordenate) * 0.25) + HigherYcoordenate), 1); //ThreeQuarter Line
 8001256:	88fa      	ldrh	r2, [r7, #6]
 8001258:	883b      	ldrh	r3, [r7, #0]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f97d 	bl	800055c <__aeabi_i2d>
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b55      	ldr	r3, [pc, #340]	; (80013bc <Plot_mode+0x34c>)
 8001268:	f7ff f9e2 	bl	8000630 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4614      	mov	r4, r2
 8001272:	461d      	mov	r5, r3
 8001274:	883b      	ldrh	r3, [r7, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff f970 	bl	800055c <__aeabi_i2d>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4620      	mov	r0, r4
 8001282:	4629      	mov	r1, r5
 8001284:	f7ff f81e 	bl	80002c4 <__adddf3>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4610      	mov	r0, r2
 800128e:	4619      	mov	r1, r3
 8001290:	f7ff fbe0 	bl	8000a54 <__aeabi_d2uiz>
 8001294:	4603      	mov	r3, r0
 8001296:	b29c      	uxth	r4, r3
 8001298:	4b40      	ldr	r3, [pc, #256]	; (800139c <Plot_mode+0x32c>)
 800129a:	885b      	ldrh	r3, [r3, #2]
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 f998 	bl	80025d4 <CharsNumberFromInt>
 80012a4:	4603      	mov	r3, r0
 80012a6:	461a      	mov	r2, r3
 80012a8:	00d2      	lsls	r2, r2, #3
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	3301      	adds	r3, #1
 80012b0:	b29d      	uxth	r5, r3
 80012b2:	88fa      	ldrh	r2, [r7, #6]
 80012b4:	883b      	ldrh	r3, [r7, #0]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff f94f 	bl	800055c <__aeabi_i2d>
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	4b3e      	ldr	r3, [pc, #248]	; (80013bc <Plot_mode+0x34c>)
 80012c4:	f7ff f9b4 	bl	8000630 <__aeabi_dmul>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4690      	mov	r8, r2
 80012ce:	4699      	mov	r9, r3
 80012d0:	883b      	ldrh	r3, [r7, #0]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff f942 	bl	800055c <__aeabi_i2d>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4640      	mov	r0, r8
 80012de:	4649      	mov	r1, r9
 80012e0:	f7fe fff0 	bl	80002c4 <__adddf3>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	f7ff fbb2 	bl	8000a54 <__aeabi_d2uiz>
 80012f0:	4603      	mov	r3, r0
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	8878      	ldrh	r0, [r7, #2]
 80012f6:	2201      	movs	r2, #1
 80012f8:	9200      	str	r2, [sp, #0]
 80012fa:	462a      	mov	r2, r5
 80012fc:	4621      	mov	r1, r4
 80012fe:	f005 fa46 	bl	800678e <SSD1306_DrawLine>
			SSD1306_DrawLine(YAxis_Offset, (((YScreenRes - HigherYcoordenate) * 0.75) + HigherYcoordenate), (CharsNumberFromInt(YAxisPosition.QuarterRes, false) * 7) + 1, (((YScreenRes - HigherYcoordenate) * 0.75) + HigherYcoordenate), 1); //Quarter Line
 8001302:	88fa      	ldrh	r2, [r7, #6]
 8001304:	883b      	ldrh	r3, [r7, #0]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f927 	bl	800055c <__aeabi_i2d>
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	4b2c      	ldr	r3, [pc, #176]	; (80013c4 <Plot_mode+0x354>)
 8001314:	f7ff f98c 	bl	8000630 <__aeabi_dmul>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4614      	mov	r4, r2
 800131e:	461d      	mov	r5, r3
 8001320:	883b      	ldrh	r3, [r7, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f91a 	bl	800055c <__aeabi_i2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4620      	mov	r0, r4
 800132e:	4629      	mov	r1, r5
 8001330:	f7fe ffc8 	bl	80002c4 <__adddf3>
 8001334:	4602      	mov	r2, r0
 8001336:	460b      	mov	r3, r1
 8001338:	4610      	mov	r0, r2
 800133a:	4619      	mov	r1, r3
 800133c:	f7ff fb8a 	bl	8000a54 <__aeabi_d2uiz>
 8001340:	4603      	mov	r3, r0
 8001342:	b29c      	uxth	r4, r3
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <Plot_mode+0x32c>)
 8001346:	88db      	ldrh	r3, [r3, #6]
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f001 f942 	bl	80025d4 <CharsNumberFromInt>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	00d2      	lsls	r2, r2, #3
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	b29b      	uxth	r3, r3
 800135a:	3301      	adds	r3, #1
 800135c:	b29d      	uxth	r5, r3
 800135e:	88fa      	ldrh	r2, [r7, #6]
 8001360:	883b      	ldrh	r3, [r7, #0]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff f8f9 	bl	800055c <__aeabi_i2d>
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <Plot_mode+0x354>)
 8001370:	f7ff f95e 	bl	8000630 <__aeabi_dmul>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4690      	mov	r8, r2
 800137a:	4699      	mov	r9, r3
 800137c:	883b      	ldrh	r3, [r7, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff f8ec 	bl	800055c <__aeabi_i2d>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	e01e      	b.n	80013c8 <Plot_mode+0x358>
 800138a:	bf00      	nop
 800138c:	20000218 	.word	0x20000218
 8001390:	2000022c 	.word	0x2000022c
 8001394:	20000242 	.word	0x20000242
 8001398:	20000243 	.word	0x20000243
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000028 	.word	0x20000028
 80013a4:	20000048 	.word	0x20000048
 80013a8:	080079c0 	.word	0x080079c0
 80013ac:	080079c4 	.word	0x080079c4
 80013b0:	080079c8 	.word	0x080079c8
 80013b4:	2000000f 	.word	0x2000000f
 80013b8:	2000001d 	.word	0x2000001d
 80013bc:	3fd00000 	.word	0x3fd00000
 80013c0:	40140000 	.word	0x40140000
 80013c4:	3fe80000 	.word	0x3fe80000
 80013c8:	4640      	mov	r0, r8
 80013ca:	4649      	mov	r1, r9
 80013cc:	f7fe ff7a 	bl	80002c4 <__adddf3>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fb3c 	bl	8000a54 <__aeabi_d2uiz>
 80013dc:	4603      	mov	r3, r0
 80013de:	b29b      	uxth	r3, r3
 80013e0:	8878      	ldrh	r0, [r7, #2]
 80013e2:	2201      	movs	r2, #1
 80013e4:	9200      	str	r2, [sp, #0]
 80013e6:	462a      	mov	r2, r5
 80013e8:	4621      	mov	r1, r4
 80013ea:	f005 f9d0 	bl	800678e <SSD1306_DrawLine>
			//Text prints
			sprintf(YAxisPosition.HigherBuffer, "%d", (int) YAxisPosition.HigherRes);
 80013ee:	4b89      	ldr	r3, [pc, #548]	; (8001614 <Plot_mode+0x5a4>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	4988      	ldr	r1, [pc, #544]	; (8001618 <Plot_mode+0x5a8>)
 80013f6:	4889      	ldr	r0, [pc, #548]	; (800161c <Plot_mode+0x5ac>)
 80013f8:	f005 ff28 	bl	800724c <siprintf>
			sprintf(YAxisPosition.MiddleBuffer, "%d", (int) YAxisPosition.MiddleRes);
 80013fc:	4b85      	ldr	r3, [pc, #532]	; (8001614 <Plot_mode+0x5a4>)
 80013fe:	889b      	ldrh	r3, [r3, #4]
 8001400:	461a      	mov	r2, r3
 8001402:	4985      	ldr	r1, [pc, #532]	; (8001618 <Plot_mode+0x5a8>)
 8001404:	4886      	ldr	r0, [pc, #536]	; (8001620 <Plot_mode+0x5b0>)
 8001406:	f005 ff21 	bl	800724c <siprintf>
			SSD1306_GotoXY(0, HigherYcoordenate - 5);
 800140a:	883b      	ldrh	r3, [r7, #0]
 800140c:	3b05      	subs	r3, #5
 800140e:	b29b      	uxth	r3, r3
 8001410:	4619      	mov	r1, r3
 8001412:	2000      	movs	r0, #0
 8001414:	f005 f900 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts(YAxisPosition.HigherBuffer, &Font_7x10, 1);
 8001418:	2201      	movs	r2, #1
 800141a:	4982      	ldr	r1, [pc, #520]	; (8001624 <Plot_mode+0x5b4>)
 800141c:	487f      	ldr	r0, [pc, #508]	; (800161c <Plot_mode+0x5ac>)
 800141e:	f005 f991 	bl	8006744 <SSD1306_Puts>
			SSD1306_GotoXY(0, (((YScreenRes - HigherYcoordenate) / 2) + HigherYcoordenate) - 5);
 8001422:	88fa      	ldrh	r2, [r7, #6]
 8001424:	883b      	ldrh	r3, [r7, #0]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	0fda      	lsrs	r2, r3, #31
 800142a:	4413      	add	r3, r2
 800142c:	105b      	asrs	r3, r3, #1
 800142e:	b29a      	uxth	r2, r3
 8001430:	883b      	ldrh	r3, [r7, #0]
 8001432:	4413      	add	r3, r2
 8001434:	b29b      	uxth	r3, r3
 8001436:	3b05      	subs	r3, #5
 8001438:	b29b      	uxth	r3, r3
 800143a:	4619      	mov	r1, r3
 800143c:	2000      	movs	r0, #0
 800143e:	f005 f8eb 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts(YAxisPosition.MiddleBuffer, &Font_7x10, 1);
 8001442:	2201      	movs	r2, #1
 8001444:	4977      	ldr	r1, [pc, #476]	; (8001624 <Plot_mode+0x5b4>)
 8001446:	4876      	ldr	r0, [pc, #472]	; (8001620 <Plot_mode+0x5b0>)
 8001448:	f005 f97c 	bl	8006744 <SSD1306_Puts>
			///Line Prints
			SSD1306_DrawLine(YAxis_Offset, HigherYcoordenate, (CharsNumberFromInt(YAxisPosition.HigherRes, false) * 7) + 1, HigherYcoordenate, 1); //Higher Line
 800144c:	4b71      	ldr	r3, [pc, #452]	; (8001614 <Plot_mode+0x5a4>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f001 f8be 	bl	80025d4 <CharsNumberFromInt>
 8001458:	4603      	mov	r3, r0
 800145a:	461a      	mov	r2, r3
 800145c:	00d2      	lsls	r2, r2, #3
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	b29b      	uxth	r3, r3
 8001462:	3301      	adds	r3, #1
 8001464:	b29a      	uxth	r2, r3
 8001466:	883b      	ldrh	r3, [r7, #0]
 8001468:	8839      	ldrh	r1, [r7, #0]
 800146a:	8878      	ldrh	r0, [r7, #2]
 800146c:	2401      	movs	r4, #1
 800146e:	9400      	str	r4, [sp, #0]
 8001470:	f005 f98d 	bl	800678e <SSD1306_DrawLine>
			SSD1306_DrawLine(YAxis_Offset, (((YScreenRes - HigherYcoordenate) / 2) + HigherYcoordenate), (CharsNumberFromInt(YAxisPosition.MiddleRes, false) * 7) + 1, (((YScreenRes - HigherYcoordenate) / 2) + HigherYcoordenate), 1); //Middle Line
 8001474:	88fa      	ldrh	r2, [r7, #6]
 8001476:	883b      	ldrh	r3, [r7, #0]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	0fda      	lsrs	r2, r3, #31
 800147c:	4413      	add	r3, r2
 800147e:	105b      	asrs	r3, r3, #1
 8001480:	b29a      	uxth	r2, r3
 8001482:	883b      	ldrh	r3, [r7, #0]
 8001484:	4413      	add	r3, r2
 8001486:	b29c      	uxth	r4, r3
 8001488:	4b62      	ldr	r3, [pc, #392]	; (8001614 <Plot_mode+0x5a4>)
 800148a:	889b      	ldrh	r3, [r3, #4]
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f001 f8a0 	bl	80025d4 <CharsNumberFromInt>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	00d2      	lsls	r2, r2, #3
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	b29b      	uxth	r3, r3
 800149e:	3301      	adds	r3, #1
 80014a0:	b299      	uxth	r1, r3
 80014a2:	88fa      	ldrh	r2, [r7, #6]
 80014a4:	883b      	ldrh	r3, [r7, #0]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	0fda      	lsrs	r2, r3, #31
 80014aa:	4413      	add	r3, r2
 80014ac:	105b      	asrs	r3, r3, #1
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	883b      	ldrh	r3, [r7, #0]
 80014b2:	4413      	add	r3, r2
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	8878      	ldrh	r0, [r7, #2]
 80014b8:	2201      	movs	r2, #1
 80014ba:	9200      	str	r2, [sp, #0]
 80014bc:	460a      	mov	r2, r1
 80014be:	4621      	mov	r1, r4
 80014c0:	f005 f965 	bl	800678e <SSD1306_DrawLine>
 80014c4:	e06a      	b.n	800159c <Plot_mode+0x52c>
		}
		else
		{
			//Text prints
			sprintf(YAxisPosition.HigherBuffer, "%d", (int) YAxisPosition.HigherRes);
 80014c6:	4b53      	ldr	r3, [pc, #332]	; (8001614 <Plot_mode+0x5a4>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	461a      	mov	r2, r3
 80014cc:	4952      	ldr	r1, [pc, #328]	; (8001618 <Plot_mode+0x5a8>)
 80014ce:	4853      	ldr	r0, [pc, #332]	; (800161c <Plot_mode+0x5ac>)
 80014d0:	f005 febc 	bl	800724c <siprintf>
			sprintf(YAxisPosition.MiddleBuffer, "%d", (int) YAxisPosition.MiddleRes);
 80014d4:	4b4f      	ldr	r3, [pc, #316]	; (8001614 <Plot_mode+0x5a4>)
 80014d6:	889b      	ldrh	r3, [r3, #4]
 80014d8:	461a      	mov	r2, r3
 80014da:	494f      	ldr	r1, [pc, #316]	; (8001618 <Plot_mode+0x5a8>)
 80014dc:	4850      	ldr	r0, [pc, #320]	; (8001620 <Plot_mode+0x5b0>)
 80014de:	f005 feb5 	bl	800724c <siprintf>
			SSD1306_GotoXY(0, HigherYcoordenate - 5);
 80014e2:	883b      	ldrh	r3, [r7, #0]
 80014e4:	3b05      	subs	r3, #5
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	4619      	mov	r1, r3
 80014ea:	2000      	movs	r0, #0
 80014ec:	f005 f894 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts(YAxisPosition.HigherBuffer, &Font_7x10, 1);
 80014f0:	2201      	movs	r2, #1
 80014f2:	494c      	ldr	r1, [pc, #304]	; (8001624 <Plot_mode+0x5b4>)
 80014f4:	4849      	ldr	r0, [pc, #292]	; (800161c <Plot_mode+0x5ac>)
 80014f6:	f005 f925 	bl	8006744 <SSD1306_Puts>
			SSD1306_GotoXY(0, (((XAxis_High - HigherYcoordenate) / 2) + HigherYcoordenate) - 5);
 80014fa:	893a      	ldrh	r2, [r7, #8]
 80014fc:	883b      	ldrh	r3, [r7, #0]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	0fda      	lsrs	r2, r3, #31
 8001502:	4413      	add	r3, r2
 8001504:	105b      	asrs	r3, r3, #1
 8001506:	b29a      	uxth	r2, r3
 8001508:	883b      	ldrh	r3, [r7, #0]
 800150a:	4413      	add	r3, r2
 800150c:	b29b      	uxth	r3, r3
 800150e:	3b05      	subs	r3, #5
 8001510:	b29b      	uxth	r3, r3
 8001512:	4619      	mov	r1, r3
 8001514:	2000      	movs	r0, #0
 8001516:	f005 f87f 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts(YAxisPosition.MiddleBuffer, &Font_7x10, 1);
 800151a:	2201      	movs	r2, #1
 800151c:	4941      	ldr	r1, [pc, #260]	; (8001624 <Plot_mode+0x5b4>)
 800151e:	4840      	ldr	r0, [pc, #256]	; (8001620 <Plot_mode+0x5b0>)
 8001520:	f005 f910 	bl	8006744 <SSD1306_Puts>
			///Line Prints
			SSD1306_DrawLine(YAxis_Offset, HigherYcoordenate, (CharsNumberFromInt(YAxisPosition.HigherRes, false) * 7) + 1, HigherYcoordenate, 1); //Higher Line
 8001524:	4b3b      	ldr	r3, [pc, #236]	; (8001614 <Plot_mode+0x5a4>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f001 f852 	bl	80025d4 <CharsNumberFromInt>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	00d2      	lsls	r2, r2, #3
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	b29b      	uxth	r3, r3
 800153a:	3301      	adds	r3, #1
 800153c:	b29a      	uxth	r2, r3
 800153e:	883b      	ldrh	r3, [r7, #0]
 8001540:	8839      	ldrh	r1, [r7, #0]
 8001542:	8878      	ldrh	r0, [r7, #2]
 8001544:	2401      	movs	r4, #1
 8001546:	9400      	str	r4, [sp, #0]
 8001548:	f005 f921 	bl	800678e <SSD1306_DrawLine>
			SSD1306_DrawLine(YAxis_Offset, (((XAxis_High - HigherYcoordenate) / 2) + HigherYcoordenate), (CharsNumberFromInt(YAxisPosition.MiddleRes, false) * 7) + 1, (((XAxis_High - HigherYcoordenate) / 2) + HigherYcoordenate), 1); //Middle Line
 800154c:	893a      	ldrh	r2, [r7, #8]
 800154e:	883b      	ldrh	r3, [r7, #0]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	0fda      	lsrs	r2, r3, #31
 8001554:	4413      	add	r3, r2
 8001556:	105b      	asrs	r3, r3, #1
 8001558:	b29a      	uxth	r2, r3
 800155a:	883b      	ldrh	r3, [r7, #0]
 800155c:	4413      	add	r3, r2
 800155e:	b29c      	uxth	r4, r3
 8001560:	4b2c      	ldr	r3, [pc, #176]	; (8001614 <Plot_mode+0x5a4>)
 8001562:	889b      	ldrh	r3, [r3, #4]
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f001 f834 	bl	80025d4 <CharsNumberFromInt>
 800156c:	4603      	mov	r3, r0
 800156e:	461a      	mov	r2, r3
 8001570:	00d2      	lsls	r2, r2, #3
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	b29b      	uxth	r3, r3
 8001576:	3301      	adds	r3, #1
 8001578:	b299      	uxth	r1, r3
 800157a:	893a      	ldrh	r2, [r7, #8]
 800157c:	883b      	ldrh	r3, [r7, #0]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	0fda      	lsrs	r2, r3, #31
 8001582:	4413      	add	r3, r2
 8001584:	105b      	asrs	r3, r3, #1
 8001586:	b29a      	uxth	r2, r3
 8001588:	883b      	ldrh	r3, [r7, #0]
 800158a:	4413      	add	r3, r2
 800158c:	b29b      	uxth	r3, r3
 800158e:	8878      	ldrh	r0, [r7, #2]
 8001590:	2201      	movs	r2, #1
 8001592:	9200      	str	r2, [sp, #0]
 8001594:	460a      	mov	r2, r1
 8001596:	4621      	mov	r1, r4
 8001598:	f005 f8f9 	bl	800678e <SSD1306_DrawLine>
		}
		//Y Arrow
		SSD1306_DrawFilledTriangle(YAxis_Offset-3, YAxis_LimitUP+5, YAxis_Offset+3, YAxis_LimitUP+5, YAxis_Offset, YAxis_LimitUP, 1);
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	3b03      	subs	r3, #3
 80015a0:	b298      	uxth	r0, r3
 80015a2:	89bb      	ldrh	r3, [r7, #12]
 80015a4:	3305      	adds	r3, #5
 80015a6:	b299      	uxth	r1, r3
 80015a8:	887b      	ldrh	r3, [r7, #2]
 80015aa:	3303      	adds	r3, #3
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	89bb      	ldrh	r3, [r7, #12]
 80015b0:	3305      	adds	r3, #5
 80015b2:	b29c      	uxth	r4, r3
 80015b4:	2301      	movs	r3, #1
 80015b6:	9302      	str	r3, [sp, #8]
 80015b8:	89bb      	ldrh	r3, [r7, #12]
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	887b      	ldrh	r3, [r7, #2]
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	4623      	mov	r3, r4
 80015c2:	f005 fa49 	bl	8006a58 <SSD1306_DrawFilledTriangle>
		HAL_IWDG_Refresh(&hiwdg);
 80015c6:	4818      	ldr	r0, [pc, #96]	; (8001628 <Plot_mode+0x5b8>)
 80015c8:	f003 fe6b 	bl	80052a2 <HAL_IWDG_Refresh>
		SSD1306_UpdateScreen();
 80015cc:	f004 ff80 	bl	80064d0 <SSD1306_UpdateScreen>
		switch(GlobalConfigs.PlotType)
 80015d0:	4b16      	ldr	r3, [pc, #88]	; (800162c <Plot_mode+0x5bc>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <Plot_mode+0x56e>
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d003      	beq.n	80015e4 <Plot_mode+0x574>
 80015dc:	e005      	b.n	80015ea <Plot_mode+0x57a>
		{
			case BothAxis:
				YLimit = XAxis_High;
 80015de:	893b      	ldrh	r3, [r7, #8]
 80015e0:	817b      	strh	r3, [r7, #10]
			break;
 80015e2:	e002      	b.n	80015ea <Plot_mode+0x57a>
			case YAxis:
				YLimit = YScreenRes;
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	817b      	strh	r3, [r7, #10]
			break;
 80015e8:	bf00      	nop
		}
		Print_OkToContinue(YAxis_Offset, YLimit);
 80015ea:	897a      	ldrh	r2, [r7, #10]
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	4611      	mov	r1, r2
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 f821 	bl	8001638 <Print_OkToContinue>
	}

	//Do the magic :D

	Configs.Last_Mode = Plot;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <Plot_mode+0x5c0>)
 80015f8:	2202      	movs	r2, #2
 80015fa:	709a      	strb	r2, [r3, #2]
	comeFromMenu = false;
 80015fc:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <Plot_mode+0x5c4>)
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
	HAL_IWDG_Refresh(&hiwdg);
 8001602:	4809      	ldr	r0, [pc, #36]	; (8001628 <Plot_mode+0x5b8>)
 8001604:	f003 fe4d 	bl	80052a2 <HAL_IWDG_Refresh>
	//Read value and put a point
}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001612:	bf00      	nop
 8001614:	20000000 	.word	0x20000000
 8001618:	080079c8 	.word	0x080079c8
 800161c:	20000008 	.word	0x20000008
 8001620:	20000016 	.word	0x20000016
 8001624:	20000048 	.word	0x20000048
 8001628:	20000218 	.word	0x20000218
 800162c:	20000028 	.word	0x20000028
 8001630:	2000022c 	.word	0x2000022c
 8001634:	20000242 	.word	0x20000242

08001638 <Print_OkToContinue>:

//Plot Functions
void Print_OkToContinue(uint16_t XOffset, uint16_t YLimit)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	460a      	mov	r2, r1
 8001642:	80fb      	strh	r3, [r7, #6]
 8001644:	4613      	mov	r3, r2
 8001646:	80bb      	strh	r3, [r7, #4]
	const uint16_t CharsX = 56;
 8001648:	2338      	movs	r3, #56	; 0x38
 800164a:	82fb      	strh	r3, [r7, #22]
	const uint16_t XCoordinate = (((128-CharsX) + XOffset)/2);
 800164c:	8afb      	ldrh	r3, [r7, #22]
 800164e:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8001652:	88fb      	ldrh	r3, [r7, #6]
 8001654:	4413      	add	r3, r2
 8001656:	0fda      	lsrs	r2, r3, #31
 8001658:	4413      	add	r3, r2
 800165a:	105b      	asrs	r3, r3, #1
 800165c:	82bb      	strh	r3, [r7, #20]
	const uint16_t CharsY = 33;
 800165e:	2321      	movs	r3, #33	; 0x21
 8001660:	827b      	strh	r3, [r7, #18]
	const uint16_t CharYDim = 10;
 8001662:	230a      	movs	r3, #10
 8001664:	823b      	strh	r3, [r7, #16]
	const uint16_t YPixelStep = 1;
 8001666:	2301      	movs	r3, #1
 8001668:	81fb      	strh	r3, [r7, #14]
	const uint16_t YInitialCoordinate = (YLimit - CharsY) / 2;
 800166a:	88ba      	ldrh	r2, [r7, #4]
 800166c:	8a7b      	ldrh	r3, [r7, #18]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	0fda      	lsrs	r2, r3, #31
 8001672:	4413      	add	r3, r2
 8001674:	105b      	asrs	r3, r3, #1
 8001676:	81bb      	strh	r3, [r7, #12]

	SSD1306_GotoXY(XCoordinate, YInitialCoordinate);
 8001678:	89ba      	ldrh	r2, [r7, #12]
 800167a:	8abb      	ldrh	r3, [r7, #20]
 800167c:	4611      	mov	r1, r2
 800167e:	4618      	mov	r0, r3
 8001680:	f004 ffca 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("Press OK", &Font_7x10, 1);
 8001684:	2201      	movs	r2, #1
 8001686:	4931      	ldr	r1, [pc, #196]	; (800174c <Print_OkToContinue+0x114>)
 8001688:	4831      	ldr	r0, [pc, #196]	; (8001750 <Print_OkToContinue+0x118>)
 800168a:	f005 f85b 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(XCoordinate, YInitialCoordinate + (CharYDim) + YPixelStep);
 800168e:	89ba      	ldrh	r2, [r7, #12]
 8001690:	8a3b      	ldrh	r3, [r7, #16]
 8001692:	4413      	add	r3, r2
 8001694:	b29a      	uxth	r2, r3
 8001696:	89fb      	ldrh	r3, [r7, #14]
 8001698:	4413      	add	r3, r2
 800169a:	b29a      	uxth	r2, r3
 800169c:	8abb      	ldrh	r3, [r7, #20]
 800169e:	4611      	mov	r1, r2
 80016a0:	4618      	mov	r0, r3
 80016a2:	f004 ffb9 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("to start", &Font_7x10, 1);
 80016a6:	2201      	movs	r2, #1
 80016a8:	4928      	ldr	r1, [pc, #160]	; (800174c <Print_OkToContinue+0x114>)
 80016aa:	482a      	ldr	r0, [pc, #168]	; (8001754 <Print_OkToContinue+0x11c>)
 80016ac:	f005 f84a 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(XCoordinate, YInitialCoordinate + (CharYDim*2) + YPixelStep);
 80016b0:	8a3b      	ldrh	r3, [r7, #16]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	89bb      	ldrh	r3, [r7, #12]
 80016b8:	4413      	add	r3, r2
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	89fb      	ldrh	r3, [r7, #14]
 80016be:	4413      	add	r3, r2
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	8abb      	ldrh	r3, [r7, #20]
 80016c4:	4611      	mov	r1, r2
 80016c6:	4618      	mov	r0, r3
 80016c8:	f004 ffa6 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("the plot", &Font_7x10, 1);
 80016cc:	2201      	movs	r2, #1
 80016ce:	491f      	ldr	r1, [pc, #124]	; (800174c <Print_OkToContinue+0x114>)
 80016d0:	4821      	ldr	r0, [pc, #132]	; (8001758 <Print_OkToContinue+0x120>)
 80016d2:	f005 f837 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80016d6:	f004 fefb 	bl	80064d0 <SSD1306_UpdateScreen>
	wait_until_press(Ok);
 80016da:	200f      	movs	r0, #15
 80016dc:	f000 fe4a 	bl	8002374 <wait_until_press>
	SSD1306_GotoXY(XCoordinate, YInitialCoordinate);
 80016e0:	89ba      	ldrh	r2, [r7, #12]
 80016e2:	8abb      	ldrh	r3, [r7, #20]
 80016e4:	4611      	mov	r1, r2
 80016e6:	4618      	mov	r0, r3
 80016e8:	f004 ff96 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("        ", &Font_7x10, 1);
 80016ec:	2201      	movs	r2, #1
 80016ee:	4917      	ldr	r1, [pc, #92]	; (800174c <Print_OkToContinue+0x114>)
 80016f0:	481a      	ldr	r0, [pc, #104]	; (800175c <Print_OkToContinue+0x124>)
 80016f2:	f005 f827 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(XCoordinate, YInitialCoordinate + (CharYDim) + YPixelStep);
 80016f6:	89ba      	ldrh	r2, [r7, #12]
 80016f8:	8a3b      	ldrh	r3, [r7, #16]
 80016fa:	4413      	add	r3, r2
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	89fb      	ldrh	r3, [r7, #14]
 8001700:	4413      	add	r3, r2
 8001702:	b29a      	uxth	r2, r3
 8001704:	8abb      	ldrh	r3, [r7, #20]
 8001706:	4611      	mov	r1, r2
 8001708:	4618      	mov	r0, r3
 800170a:	f004 ff85 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("        ", &Font_7x10, 1);
 800170e:	2201      	movs	r2, #1
 8001710:	490e      	ldr	r1, [pc, #56]	; (800174c <Print_OkToContinue+0x114>)
 8001712:	4812      	ldr	r0, [pc, #72]	; (800175c <Print_OkToContinue+0x124>)
 8001714:	f005 f816 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(XCoordinate, YInitialCoordinate + (CharYDim*2) + YPixelStep);
 8001718:	8a3b      	ldrh	r3, [r7, #16]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	b29a      	uxth	r2, r3
 800171e:	89bb      	ldrh	r3, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	b29a      	uxth	r2, r3
 8001724:	89fb      	ldrh	r3, [r7, #14]
 8001726:	4413      	add	r3, r2
 8001728:	b29a      	uxth	r2, r3
 800172a:	8abb      	ldrh	r3, [r7, #20]
 800172c:	4611      	mov	r1, r2
 800172e:	4618      	mov	r0, r3
 8001730:	f004 ff72 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("        ", &Font_7x10, 1);
 8001734:	2201      	movs	r2, #1
 8001736:	4905      	ldr	r1, [pc, #20]	; (800174c <Print_OkToContinue+0x114>)
 8001738:	4808      	ldr	r0, [pc, #32]	; (800175c <Print_OkToContinue+0x124>)
 800173a:	f005 f803 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800173e:	f004 fec7 	bl	80064d0 <SSD1306_UpdateScreen>
}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000048 	.word	0x20000048
 8001750:	080079cc 	.word	0x080079cc
 8001754:	080079d8 	.word	0x080079d8
 8001758:	080079e4 	.word	0x080079e4
 800175c:	080079f0 	.word	0x080079f0

08001760 <Config_plot_mode>:

//@TODO Solve cursor bugs, all the other stages
void Config_plot_mode(void)
{
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	b092      	sub	sp, #72	; 0x48
 8001764:	af02      	add	r7, sp, #8
		char Units[3];
		const char ResolutionPrint[10];
		const char SamplePrint[10];
		const char GraphicPrint[10];

	}GeneralBuffers = {
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	222c      	movs	r2, #44	; 0x2c
 800176a:	2100      	movs	r1, #0
 800176c:	4618      	mov	r0, r3
 800176e:	f005 fc65 	bl	800703c <memset>
 8001772:	4abd      	ldr	r2, [pc, #756]	; (8001a68 <Config_plot_mode+0x308>)
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	4611      	mov	r1, r2
 800177c:	8019      	strh	r1, [r3, #0]
 800177e:	3302      	adds	r3, #2
 8001780:	0c12      	lsrs	r2, r2, #16
 8001782:	701a      	strb	r2, [r3, #0]
 8001784:	4ab9      	ldr	r2, [pc, #740]	; (8001a6c <Config_plot_mode+0x30c>)
 8001786:	f107 030f 	add.w	r3, r7, #15
 800178a:	6810      	ldr	r0, [r2, #0]
 800178c:	6018      	str	r0, [r3, #0]
 800178e:	f107 0313 	add.w	r3, r7, #19
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	809a      	strh	r2, [r3, #4]
 8001798:	4ab5      	ldr	r2, [pc, #724]	; (8001a70 <Config_plot_mode+0x310>)
 800179a:	f107 0319 	add.w	r3, r7, #25
 800179e:	6810      	ldr	r0, [r2, #0]
 80017a0:	6018      	str	r0, [r3, #0]
 80017a2:	8891      	ldrh	r1, [r2, #4]
 80017a4:	7992      	ldrb	r2, [r2, #6]
 80017a6:	8099      	strh	r1, [r3, #4]
 80017a8:	719a      	strb	r2, [r3, #6]
 80017aa:	f107 0320 	add.w	r3, r7, #32
 80017ae:	2200      	movs	r2, #0
 80017b0:	801a      	strh	r2, [r3, #0]
 80017b2:	709a      	strb	r2, [r3, #2]
 80017b4:	4baf      	ldr	r3, [pc, #700]	; (8001a74 <Config_plot_mode+0x314>)
 80017b6:	f107 0223 	add.w	r2, r7, #35	; 0x23
 80017ba:	cb03      	ldmia	r3!, {r0, r1}
 80017bc:	6010      	str	r0, [r2, #0]
 80017be:	6051      	str	r1, [r2, #4]
 80017c0:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80017c4:	2200      	movs	r2, #0
 80017c6:	801a      	strh	r2, [r3, #0]
			.ResolutionPrint = "Res",
			.SamplePrint = "Sample",
			.GraphicPrint = "Graphic"
	};

	const uint16_t XOffset = 10; //Minimum of 2
 80017c8:	230a      	movs	r3, #10
 80017ca:	873b      	strh	r3, [r7, #56]	; 0x38
	const uint16_t ResY = 13;
 80017cc:	230d      	movs	r3, #13
 80017ce:	86fb      	strh	r3, [r7, #54]	; 0x36
	const uint16_t SampleY = 25;
 80017d0:	2319      	movs	r3, #25
 80017d2:	86bb      	strh	r3, [r7, #52]	; 0x34
	const uint16_t GraphicY = 37;
 80017d4:	2325      	movs	r3, #37	; 0x25
 80017d6:	867b      	strh	r3, [r7, #50]	; 0x32
	static ConfigStage CurrentStage = Selecting;
	static ConfigStage Cursor = Resolution;
	static bool EnteredGraphic = false;
	static bool CursorMoved = false;
	uint32_t Past_IDR_Read = 0xFF;
 80017d8:	23ff      	movs	r3, #255	; 0xff
 80017da:	63fb      	str	r3, [r7, #60]	; 0x3c
	bool ReprintInitialPrint = false;
 80017dc:	2300      	movs	r3, #0
 80017de:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	bool NotReady = true;
 80017e2:	2301      	movs	r3, #1
 80017e4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

	HAL_IWDG_Refresh(&hiwdg);
 80017e8:	48a3      	ldr	r0, [pc, #652]	; (8001a78 <Config_plot_mode+0x318>)
 80017ea:	f003 fd5a 	bl	80052a2 <HAL_IWDG_Refresh>
	if(Configs.Last_Mode != Config_Plot || comeFromMenu || ReprintInitialPrint)
 80017ee:	4ba3      	ldr	r3, [pc, #652]	; (8001a7c <Config_plot_mode+0x31c>)
 80017f0:	789b      	ldrb	r3, [r3, #2]
 80017f2:	2b03      	cmp	r3, #3
 80017f4:	d108      	bne.n	8001808 <Config_plot_mode+0xa8>
 80017f6:	4ba2      	ldr	r3, [pc, #648]	; (8001a80 <Config_plot_mode+0x320>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d104      	bne.n	8001808 <Config_plot_mode+0xa8>
 80017fe:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 80d1 	beq.w	80019aa <Config_plot_mode+0x24a>
	{
		SSD1306_Clear();
 8001808:	f005 f9e8 	bl	8006bdc <SSD1306_Clear>
		LocalBuffers.PlotType = GlobalConfigs.PlotType;
 800180c:	4b9d      	ldr	r3, [pc, #628]	; (8001a84 <Config_plot_mode+0x324>)
 800180e:	781a      	ldrb	r2, [r3, #0]
 8001810:	4b9d      	ldr	r3, [pc, #628]	; (8001a88 <Config_plot_mode+0x328>)
 8001812:	701a      	strb	r2, [r3, #0]
		LocalBuffers.SampleTime = GlobalConfigs.SampleTime;
 8001814:	4b9b      	ldr	r3, [pc, #620]	; (8001a84 <Config_plot_mode+0x324>)
 8001816:	885a      	ldrh	r2, [r3, #2]
 8001818:	4b9b      	ldr	r3, [pc, #620]	; (8001a88 <Config_plot_mode+0x328>)
 800181a:	805a      	strh	r2, [r3, #2]
		LocalBuffers.Resolution = GlobalConfigs.Resolution;
 800181c:	4b99      	ldr	r3, [pc, #612]	; (8001a84 <Config_plot_mode+0x324>)
 800181e:	889a      	ldrh	r2, [r3, #4]
 8001820:	4b99      	ldr	r3, [pc, #612]	; (8001a88 <Config_plot_mode+0x328>)
 8001822:	809a      	strh	r2, [r3, #4]
		LocalBuffers.PrintLegends = GlobalConfigs.Resolution;
 8001824:	4b97      	ldr	r3, [pc, #604]	; (8001a84 <Config_plot_mode+0x324>)
 8001826:	889b      	ldrh	r3, [r3, #4]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b97      	ldr	r3, [pc, #604]	; (8001a88 <Config_plot_mode+0x328>)
 800182c:	719a      	strb	r2, [r3, #6]
		GeneralBuffers.ResBuffer = (char *) calloc(CharsNumberFromInt(LocalBuffers.Resolution, false), sizeof(char));
 800182e:	4b96      	ldr	r3, [pc, #600]	; (8001a88 <Config_plot_mode+0x328>)
 8001830:	889b      	ldrh	r3, [r3, #4]
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f000 fecd 	bl	80025d4 <CharsNumberFromInt>
 800183a:	4603      	mov	r3, r0
 800183c:	2101      	movs	r1, #1
 800183e:	4618      	mov	r0, r3
 8001840:	f005 fbc2 	bl	8006fc8 <calloc>
 8001844:	4603      	mov	r3, r0
 8001846:	607b      	str	r3, [r7, #4]

		if(GeneralBuffers.ResBuffer == NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d117      	bne.n	800187e <Config_plot_mode+0x11e>
		{
			//Send error message || Code error 0xAF
			SSD1306_Clear();
 800184e:	f005 f9c5 	bl	8006bdc <SSD1306_Clear>
			SSD1306_GotoXY(CenterXPrint("Fatal Error, code: 0xAF", 0, 128, Font_11x18), 20);
 8001852:	4b8e      	ldr	r3, [pc, #568]	; (8001a8c <Config_plot_mode+0x32c>)
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	9200      	str	r2, [sp, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2280      	movs	r2, #128	; 0x80
 800185c:	2100      	movs	r1, #0
 800185e:	488c      	ldr	r0, [pc, #560]	; (8001a90 <Config_plot_mode+0x330>)
 8001860:	f000 fe92 	bl	8002588 <CenterXPrint>
 8001864:	4603      	mov	r3, r0
 8001866:	2114      	movs	r1, #20
 8001868:	4618      	mov	r0, r3
 800186a:	f004 fed5 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts("Fatal Error, code: 0xAF", &Font_11x18, 1);
 800186e:	2201      	movs	r2, #1
 8001870:	4986      	ldr	r1, [pc, #536]	; (8001a8c <Config_plot_mode+0x32c>)
 8001872:	4887      	ldr	r0, [pc, #540]	; (8001a90 <Config_plot_mode+0x330>)
 8001874:	f004 ff66 	bl	8006744 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001878:	f004 fe2a 	bl	80064d0 <SSD1306_UpdateScreen>
			return;
 800187c:	e2b3      	b.n	8001de6 <Config_plot_mode+0x686>
		}
		else
		{
			sprintf(GeneralBuffers.ResBuffer, "%d", (int) LocalBuffers.Resolution);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a81      	ldr	r2, [pc, #516]	; (8001a88 <Config_plot_mode+0x328>)
 8001882:	8892      	ldrh	r2, [r2, #4]
 8001884:	4983      	ldr	r1, [pc, #524]	; (8001a94 <Config_plot_mode+0x334>)
 8001886:	4618      	mov	r0, r3
 8001888:	f005 fce0 	bl	800724c <siprintf>
		}

		GeneralBuffers.SampleBuffer = (char *) calloc(CharsNumberFromInt(LocalBuffers.SampleTime, false), sizeof(char));
 800188c:	4b7e      	ldr	r3, [pc, #504]	; (8001a88 <Config_plot_mode+0x328>)
 800188e:	885b      	ldrh	r3, [r3, #2]
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f000 fe9e 	bl	80025d4 <CharsNumberFromInt>
 8001898:	4603      	mov	r3, r0
 800189a:	2101      	movs	r1, #1
 800189c:	4618      	mov	r0, r3
 800189e:	f005 fb93 	bl	8006fc8 <calloc>
 80018a2:	4603      	mov	r3, r0
 80018a4:	60bb      	str	r3, [r7, #8]

		if(GeneralBuffers.SampleBuffer == NULL)
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d117      	bne.n	80018dc <Config_plot_mode+0x17c>
		{
			//Send error message || Code error 0xAA
			SSD1306_Clear();
 80018ac:	f005 f996 	bl	8006bdc <SSD1306_Clear>
			SSD1306_GotoXY(CenterXPrint("Fatal Error, code: 0xAA", 0, 128, Font_11x18), 20);
 80018b0:	4b76      	ldr	r3, [pc, #472]	; (8001a8c <Config_plot_mode+0x32c>)
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	9200      	str	r2, [sp, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2280      	movs	r2, #128	; 0x80
 80018ba:	2100      	movs	r1, #0
 80018bc:	4876      	ldr	r0, [pc, #472]	; (8001a98 <Config_plot_mode+0x338>)
 80018be:	f000 fe63 	bl	8002588 <CenterXPrint>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2114      	movs	r1, #20
 80018c6:	4618      	mov	r0, r3
 80018c8:	f004 fea6 	bl	8006618 <SSD1306_GotoXY>
			SSD1306_Puts("Fatal Error, code: 0xAA", &Font_11x18, 1);
 80018cc:	2201      	movs	r2, #1
 80018ce:	496f      	ldr	r1, [pc, #444]	; (8001a8c <Config_plot_mode+0x32c>)
 80018d0:	4871      	ldr	r0, [pc, #452]	; (8001a98 <Config_plot_mode+0x338>)
 80018d2:	f004 ff37 	bl	8006744 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 80018d6:	f004 fdfb 	bl	80064d0 <SSD1306_UpdateScreen>
			return;
 80018da:	e284      	b.n	8001de6 <Config_plot_mode+0x686>
		}
		else
		{
			sprintf(GeneralBuffers.SampleBuffer, "%d", (int) LocalBuffers.SampleTime);
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	4a6a      	ldr	r2, [pc, #424]	; (8001a88 <Config_plot_mode+0x328>)
 80018e0:	8852      	ldrh	r2, [r2, #2]
 80018e2:	496c      	ldr	r1, [pc, #432]	; (8001a94 <Config_plot_mode+0x334>)
 80018e4:	4618      	mov	r0, r3
 80018e6:	f005 fcb1 	bl	800724c <siprintf>
		}
		HAL_IWDG_Refresh(&hiwdg);
 80018ea:	4863      	ldr	r0, [pc, #396]	; (8001a78 <Config_plot_mode+0x318>)
 80018ec:	f003 fcd9 	bl	80052a2 <HAL_IWDG_Refresh>
		//List of configurations
		SSD1306_GotoXY(XOffset, ResY);
 80018f0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80018f2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018f4:	4611      	mov	r1, r2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f004 fe8e 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts((char *) GeneralBuffers.ResolutionPrint, &Font_7x10, 1);
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	330b      	adds	r3, #11
 8001900:	2201      	movs	r2, #1
 8001902:	4966      	ldr	r1, [pc, #408]	; (8001a9c <Config_plot_mode+0x33c>)
 8001904:	4618      	mov	r0, r3
 8001906:	f004 ff1d 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(XOffset, SampleY);
 800190a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800190c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800190e:	4611      	mov	r1, r2
 8001910:	4618      	mov	r0, r3
 8001912:	f004 fe81 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts((char *) GeneralBuffers.SamplePrint, &Font_7x10, 1);
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	3315      	adds	r3, #21
 800191a:	2201      	movs	r2, #1
 800191c:	495f      	ldr	r1, [pc, #380]	; (8001a9c <Config_plot_mode+0x33c>)
 800191e:	4618      	mov	r0, r3
 8001920:	f004 ff10 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(XOffset, GraphicY);
 8001924:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8001926:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001928:	4611      	mov	r1, r2
 800192a:	4618      	mov	r0, r3
 800192c:	f004 fe74 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts((char *) GeneralBuffers.GraphicPrint, &Font_7x10, 1);
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	331f      	adds	r3, #31
 8001934:	2201      	movs	r2, #1
 8001936:	4959      	ldr	r1, [pc, #356]	; (8001a9c <Config_plot_mode+0x33c>)
 8001938:	4618      	mov	r0, r3
 800193a:	f004 ff03 	bl	8006744 <SSD1306_Puts>
		//Value Selected
		SSD1306_GotoXY(XOffset + (NumberOfCharsUsed((char *) GeneralBuffers.ResolutionPrint, false) * 7) + 5, 13);
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	330b      	adds	r3, #11
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f000 fe69 	bl	800261c <NumberOfCharsUsed>
 800194a:	4603      	mov	r3, r0
 800194c:	461a      	mov	r2, r3
 800194e:	00d2      	lsls	r2, r2, #3
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	b29a      	uxth	r2, r3
 8001954:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001956:	4413      	add	r3, r2
 8001958:	b29b      	uxth	r3, r3
 800195a:	3305      	adds	r3, #5
 800195c:	b29b      	uxth	r3, r3
 800195e:	210d      	movs	r1, #13
 8001960:	4618      	mov	r0, r3
 8001962:	f004 fe59 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts(GeneralBuffers.ResBuffer, &Font_7x10, 1);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	494c      	ldr	r1, [pc, #304]	; (8001a9c <Config_plot_mode+0x33c>)
 800196c:	4618      	mov	r0, r3
 800196e:	f004 fee9 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(XOffset + (NumberOfCharsUsed((char *) GeneralBuffers.SamplePrint, false) * 7) + 5, 25);
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	3315      	adds	r3, #21
 8001976:	2100      	movs	r1, #0
 8001978:	4618      	mov	r0, r3
 800197a:	f000 fe4f 	bl	800261c <NumberOfCharsUsed>
 800197e:	4603      	mov	r3, r0
 8001980:	461a      	mov	r2, r3
 8001982:	00d2      	lsls	r2, r2, #3
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	b29a      	uxth	r2, r3
 8001988:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800198a:	4413      	add	r3, r2
 800198c:	b29b      	uxth	r3, r3
 800198e:	3305      	adds	r3, #5
 8001990:	b29b      	uxth	r3, r3
 8001992:	2119      	movs	r1, #25
 8001994:	4618      	mov	r0, r3
 8001996:	f004 fe3f 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts(GeneralBuffers.SampleBuffer, &Font_7x10, 1);
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2201      	movs	r2, #1
 800199e:	493f      	ldr	r1, [pc, #252]	; (8001a9c <Config_plot_mode+0x33c>)
 80019a0:	4618      	mov	r0, r3
 80019a2:	f004 fecf 	bl	8006744 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 80019a6:	f004 fd93 	bl	80064d0 <SSD1306_UpdateScreen>
	}
	//Start the configuration
	HAL_IWDG_Refresh(&hiwdg);
 80019aa:	4833      	ldr	r0, [pc, #204]	; (8001a78 <Config_plot_mode+0x318>)
 80019ac:	f003 fc79 	bl	80052a2 <HAL_IWDG_Refresh>
	switch(CurrentStage)
 80019b0:	4b3b      	ldr	r3, [pc, #236]	; (8001aa0 <Config_plot_mode+0x340>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	2b03      	cmp	r3, #3
 80019b8:	f200 81ff 	bhi.w	8001dba <Config_plot_mode+0x65a>
 80019bc:	a201      	add	r2, pc, #4	; (adr r2, 80019c4 <Config_plot_mode+0x264>)
 80019be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c2:	bf00      	nop
 80019c4:	080019d7 	.word	0x080019d7
 80019c8:	08001d35 	.word	0x08001d35
 80019cc:	08001dbb 	.word	0x08001dbb
 80019d0:	08001dbb 	.word	0x08001dbb
	{
		case Selecting:
 80019d4:	bf00      	nop
			do
			{
				HAL_IWDG_Refresh(&hiwdg);
 80019d6:	4828      	ldr	r0, [pc, #160]	; (8001a78 <Config_plot_mode+0x318>)
 80019d8:	f003 fc63 	bl	80052a2 <HAL_IWDG_Refresh>
				IDR_Read = (GPIOA -> IDR & ReadMask);
 80019dc:	4b31      	ldr	r3, [pc, #196]	; (8001aa4 <Config_plot_mode+0x344>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	f003 031f 	and.w	r3, r3, #31
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	4b2f      	ldr	r3, [pc, #188]	; (8001aa8 <Config_plot_mode+0x348>)
 80019ea:	801a      	strh	r2, [r3, #0]
				if(Past_IDR_Read != IDR_Read)
 80019ec:	4b2e      	ldr	r3, [pc, #184]	; (8001aa8 <Config_plot_mode+0x348>)
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019f4:	4293      	cmp	r3, r2
 80019f6:	f000 817d 	beq.w	8001cf4 <Config_plot_mode+0x594>
				{
					switch(IDR_Read)
 80019fa:	4b2b      	ldr	r3, [pc, #172]	; (8001aa8 <Config_plot_mode+0x348>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	3b0f      	subs	r3, #15
 8001a00:	2b0f      	cmp	r3, #15
 8001a02:	f200 8089 	bhi.w	8001b18 <Config_plot_mode+0x3b8>
 8001a06:	a201      	add	r2, pc, #4	; (adr r2, 8001a0c <Config_plot_mode+0x2ac>)
 8001a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0c:	08001add 	.word	0x08001add
 8001a10:	08001b19 	.word	0x08001b19
 8001a14:	08001b19 	.word	0x08001b19
 8001a18:	08001b19 	.word	0x08001b19
 8001a1c:	08001b19 	.word	0x08001b19
 8001a20:	08001b19 	.word	0x08001b19
 8001a24:	08001b19 	.word	0x08001b19
 8001a28:	08001b19 	.word	0x08001b19
 8001a2c:	08001b19 	.word	0x08001b19
 8001a30:	08001b19 	.word	0x08001b19
 8001a34:	08001b19 	.word	0x08001b19
 8001a38:	08001b19 	.word	0x08001b19
 8001a3c:	08001afb 	.word	0x08001afb
 8001a40:	08001b19 	.word	0x08001b19
 8001a44:	08001ab9 	.word	0x08001ab9
 8001a48:	08001a4d 	.word	0x08001a4d
					{
						case Up:
							Cursor--;
 8001a4c:	4b17      	ldr	r3, [pc, #92]	; (8001aac <Config_plot_mode+0x34c>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	3b01      	subs	r3, #1
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <Config_plot_mode+0x34c>)
 8001a56:	701a      	strb	r2, [r3, #0]
							if(Cursor < Resolution)
 8001a58:	4b14      	ldr	r3, [pc, #80]	; (8001aac <Config_plot_mode+0x34c>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d827      	bhi.n	8001ab0 <Config_plot_mode+0x350>
								Cursor = Resolution;
 8001a60:	4b12      	ldr	r3, [pc, #72]	; (8001aac <Config_plot_mode+0x34c>)
 8001a62:	2202      	movs	r2, #2
 8001a64:	701a      	strb	r2, [r3, #0]
							else
								CursorMoved = true;
						break;
 8001a66:	e058      	b.n	8001b1a <Config_plot_mode+0x3ba>
 8001a68:	08007a2c 	.word	0x08007a2c
 8001a6c:	08007a30 	.word	0x08007a30
 8001a70:	08007a3c 	.word	0x08007a3c
 8001a74:	08007a48 	.word	0x08007a48
 8001a78:	20000218 	.word	0x20000218
 8001a7c:	2000022c 	.word	0x2000022c
 8001a80:	20000242 	.word	0x20000242
 8001a84:	20000028 	.word	0x20000028
 8001a88:	20000030 	.word	0x20000030
 8001a8c:	20000050 	.word	0x20000050
 8001a90:	080079fc 	.word	0x080079fc
 8001a94:	080079c8 	.word	0x080079c8
 8001a98:	08007a14 	.word	0x08007a14
 8001a9c:	20000048 	.word	0x20000048
 8001aa0:	20000038 	.word	0x20000038
 8001aa4:	40010800 	.word	0x40010800
 8001aa8:	20000240 	.word	0x20000240
 8001aac:	20000039 	.word	0x20000039
								CursorMoved = true;
 8001ab0:	4b99      	ldr	r3, [pc, #612]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	701a      	strb	r2, [r3, #0]
						break;
 8001ab6:	e030      	b.n	8001b1a <Config_plot_mode+0x3ba>
						case Down:
							Cursor++;
 8001ab8:	4b98      	ldr	r3, [pc, #608]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	3301      	adds	r3, #1
 8001abe:	b2da      	uxtb	r2, r3
 8001ac0:	4b96      	ldr	r3, [pc, #600]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001ac2:	701a      	strb	r2, [r3, #0]
							if(Cursor > Graphic)
 8001ac4:	4b95      	ldr	r3, [pc, #596]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d903      	bls.n	8001ad4 <Config_plot_mode+0x374>
								Cursor = Graphic;
 8001acc:	4b93      	ldr	r3, [pc, #588]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001ace:	2204      	movs	r2, #4
 8001ad0:	701a      	strb	r2, [r3, #0]
							else
								CursorMoved = true;
						break;
 8001ad2:	e022      	b.n	8001b1a <Config_plot_mode+0x3ba>
								CursorMoved = true;
 8001ad4:	4b90      	ldr	r3, [pc, #576]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
						break;
 8001ada:	e01e      	b.n	8001b1a <Config_plot_mode+0x3ba>
						case Ok:
							CurrentStage = Cursor;
 8001adc:	4b8f      	ldr	r3, [pc, #572]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001ade:	781a      	ldrb	r2, [r3, #0]
 8001ae0:	4b8f      	ldr	r3, [pc, #572]	; (8001d20 <Config_plot_mode+0x5c0>)
 8001ae2:	701a      	strb	r2, [r3, #0]
							if(Cursor == Graphic)
 8001ae4:	4b8d      	ldr	r3, [pc, #564]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b04      	cmp	r3, #4
 8001aea:	d102      	bne.n	8001af2 <Config_plot_mode+0x392>
								EnteredGraphic = true;
 8001aec:	4b8d      	ldr	r3, [pc, #564]	; (8001d24 <Config_plot_mode+0x5c4>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	701a      	strb	r2, [r3, #0]
							NotReady = false;
 8001af2:	2300      	movs	r3, #0
 8001af4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							if(Cursor == Graphic)
							{
							}
								//@TODO Select animation
						break;
 8001af8:	e00f      	b.n	8001b1a <Config_plot_mode+0x3ba>
						case Right:
							CurrentStage = Cursor;
 8001afa:	4b88      	ldr	r3, [pc, #544]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001afc:	781a      	ldrb	r2, [r3, #0]
 8001afe:	4b88      	ldr	r3, [pc, #544]	; (8001d20 <Config_plot_mode+0x5c0>)
 8001b00:	701a      	strb	r2, [r3, #0]
							if(Cursor == Graphic)
 8001b02:	4b86      	ldr	r3, [pc, #536]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	d102      	bne.n	8001b10 <Config_plot_mode+0x3b0>
								EnteredGraphic = true;
 8001b0a:	4b86      	ldr	r3, [pc, #536]	; (8001d24 <Config_plot_mode+0x5c4>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	701a      	strb	r2, [r3, #0]
							NotReady = false;
 8001b10:	2300      	movs	r3, #0
 8001b12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							if(Cursor == Graphic)
							{

							}
						break;
 8001b16:	e000      	b.n	8001b1a <Config_plot_mode+0x3ba>
						default:
						break;
 8001b18:	bf00      	nop
					}
					//Printing cursor
					switch(Cursor)
 8001b1a:	4b80      	ldr	r3, [pc, #512]	; (8001d1c <Config_plot_mode+0x5bc>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	f000 80a4 	beq.w	8001c6c <Config_plot_mode+0x50c>
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	f300 80de 	bgt.w	8001ce6 <Config_plot_mode+0x586>
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d002      	beq.n	8001b34 <Config_plot_mode+0x3d4>
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d03d      	beq.n	8001bae <Config_plot_mode+0x44e>

							else //Draw rectangle
								SSD1306_DrawRectangle(XOffset - 2, GraphicY - 1, (NumberOfCharsUsed((char *) GeneralBuffers.GraphicPrint, false) * 7) + 1, 11, 1);
						break;
						default:
						break;
 8001b32:	e0d8      	b.n	8001ce6 <Config_plot_mode+0x586>
							if(CursorMoved)
 8001b34:	4b78      	ldr	r3, [pc, #480]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d01d      	beq.n	8001b78 <Config_plot_mode+0x418>
								SSD1306_DrawRectangle(XOffset - 2, SampleY - 1, (NumberOfCharsUsed((char *) GeneralBuffers.SamplePrint, false) * 7) + 1, 11, 0);
 8001b3c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001b3e:	3b02      	subs	r3, #2
 8001b40:	b29c      	uxth	r4, r3
 8001b42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001b44:	3b01      	subs	r3, #1
 8001b46:	b29d      	uxth	r5, r3
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	3315      	adds	r3, #21
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 fd64 	bl	800261c <NumberOfCharsUsed>
 8001b54:	4603      	mov	r3, r0
 8001b56:	461a      	mov	r2, r3
 8001b58:	00d2      	lsls	r2, r2, #3
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	2300      	movs	r3, #0
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	230b      	movs	r3, #11
 8001b68:	4629      	mov	r1, r5
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	f004 ff0a 	bl	8006984 <SSD1306_DrawRectangle>
								CursorMoved = false;
 8001b70:	4b69      	ldr	r3, [pc, #420]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
						break;
 8001b76:	e0b7      	b.n	8001ce8 <Config_plot_mode+0x588>
								SSD1306_DrawRectangle(XOffset - 2, ResY - 3, (NumberOfCharsUsed((char *) GeneralBuffers.ResolutionPrint, false) * 7) + 3, 13, 1);
 8001b78:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001b7a:	3b02      	subs	r3, #2
 8001b7c:	b29c      	uxth	r4, r3
 8001b7e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001b80:	3b03      	subs	r3, #3
 8001b82:	b29d      	uxth	r5, r3
 8001b84:	1d3b      	adds	r3, r7, #4
 8001b86:	330b      	adds	r3, #11
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 fd46 	bl	800261c <NumberOfCharsUsed>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	00d2      	lsls	r2, r2, #3
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	3303      	adds	r3, #3
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	230d      	movs	r3, #13
 8001ba4:	4629      	mov	r1, r5
 8001ba6:	4620      	mov	r0, r4
 8001ba8:	f004 feec 	bl	8006984 <SSD1306_DrawRectangle>
						break;
 8001bac:	e09c      	b.n	8001ce8 <Config_plot_mode+0x588>
							if(CursorMoved)
 8001bae:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d03f      	beq.n	8001c36 <Config_plot_mode+0x4d6>
								switch(IDR_Read)
 8001bb6:	4b5c      	ldr	r3, [pc, #368]	; (8001d28 <Config_plot_mode+0x5c8>)
 8001bb8:	881b      	ldrh	r3, [r3, #0]
 8001bba:	2b1d      	cmp	r3, #29
 8001bbc:	d01c      	beq.n	8001bf8 <Config_plot_mode+0x498>
 8001bbe:	2b1e      	cmp	r3, #30
 8001bc0:	d135      	bne.n	8001c2e <Config_plot_mode+0x4ce>
										SSD1306_DrawRectangle(XOffset - 2, GraphicY - 1, (NumberOfCharsUsed((char *) GeneralBuffers.GraphicPrint, false) * 7) + 1, 11, 0);
 8001bc2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001bc4:	3b02      	subs	r3, #2
 8001bc6:	b29c      	uxth	r4, r3
 8001bc8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	b29d      	uxth	r5, r3
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	331f      	adds	r3, #31
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f000 fd21 	bl	800261c <NumberOfCharsUsed>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	461a      	mov	r2, r3
 8001bde:	00d2      	lsls	r2, r2, #3
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	3301      	adds	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	2300      	movs	r3, #0
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	230b      	movs	r3, #11
 8001bee:	4629      	mov	r1, r5
 8001bf0:	4620      	mov	r0, r4
 8001bf2:	f004 fec7 	bl	8006984 <SSD1306_DrawRectangle>
									break;
 8001bf6:	e01a      	b.n	8001c2e <Config_plot_mode+0x4ce>
										SSD1306_DrawRectangle(XOffset - 2, ResY - 3, (NumberOfCharsUsed((char *) GeneralBuffers.ResolutionPrint, false) * 7) + 3, 13, 0);
 8001bf8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001bfa:	3b02      	subs	r3, #2
 8001bfc:	b29c      	uxth	r4, r3
 8001bfe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001c00:	3b03      	subs	r3, #3
 8001c02:	b29d      	uxth	r5, r3
 8001c04:	1d3b      	adds	r3, r7, #4
 8001c06:	330b      	adds	r3, #11
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fd06 	bl	800261c <NumberOfCharsUsed>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	00d2      	lsls	r2, r2, #3
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	3303      	adds	r3, #3
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	2300      	movs	r3, #0
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	230d      	movs	r3, #13
 8001c24:	4629      	mov	r1, r5
 8001c26:	4620      	mov	r0, r4
 8001c28:	f004 feac 	bl	8006984 <SSD1306_DrawRectangle>
									break;
 8001c2c:	bf00      	nop
								CursorMoved = false;
 8001c2e:	4b3a      	ldr	r3, [pc, #232]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
						break;
 8001c34:	e058      	b.n	8001ce8 <Config_plot_mode+0x588>
								SSD1306_DrawRectangle(XOffset - 2, SampleY - 1, (NumberOfCharsUsed((char *) GeneralBuffers.SamplePrint, false) * 7) + 1, 11, 1);
 8001c36:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001c38:	3b02      	subs	r3, #2
 8001c3a:	b29c      	uxth	r4, r3
 8001c3c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	b29d      	uxth	r5, r3
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	3315      	adds	r3, #21
 8001c46:	2100      	movs	r1, #0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f000 fce7 	bl	800261c <NumberOfCharsUsed>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	461a      	mov	r2, r3
 8001c52:	00d2      	lsls	r2, r2, #3
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	3301      	adds	r3, #1
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	230b      	movs	r3, #11
 8001c62:	4629      	mov	r1, r5
 8001c64:	4620      	mov	r0, r4
 8001c66:	f004 fe8d 	bl	8006984 <SSD1306_DrawRectangle>
						break;
 8001c6a:	e03d      	b.n	8001ce8 <Config_plot_mode+0x588>
							if(CursorMoved)
 8001c6c:	4b2a      	ldr	r3, [pc, #168]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d01d      	beq.n	8001cb0 <Config_plot_mode+0x550>
								SSD1306_DrawRectangle(XOffset - 2, SampleY - 1, (NumberOfCharsUsed((char *) GeneralBuffers.SamplePrint, false) * 7) + 1, 11, 0);
 8001c74:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001c76:	3b02      	subs	r3, #2
 8001c78:	b29c      	uxth	r4, r3
 8001c7a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	b29d      	uxth	r5, r3
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	3315      	adds	r3, #21
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 fcc8 	bl	800261c <NumberOfCharsUsed>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	461a      	mov	r2, r3
 8001c90:	00d2      	lsls	r2, r2, #3
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3301      	adds	r3, #1
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	230b      	movs	r3, #11
 8001ca0:	4629      	mov	r1, r5
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	f004 fe6e 	bl	8006984 <SSD1306_DrawRectangle>
								CursorMoved = false;
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	; (8001d18 <Config_plot_mode+0x5b8>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
						break;
 8001cae:	e01b      	b.n	8001ce8 <Config_plot_mode+0x588>
								SSD1306_DrawRectangle(XOffset - 2, GraphicY - 1, (NumberOfCharsUsed((char *) GeneralBuffers.GraphicPrint, false) * 7) + 1, 11, 1);
 8001cb0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001cb2:	3b02      	subs	r3, #2
 8001cb4:	b29c      	uxth	r4, r3
 8001cb6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	b29d      	uxth	r5, r3
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	331f      	adds	r3, #31
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 fcaa 	bl	800261c <NumberOfCharsUsed>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	461a      	mov	r2, r3
 8001ccc:	00d2      	lsls	r2, r2, #3
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	230b      	movs	r3, #11
 8001cdc:	4629      	mov	r1, r5
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f004 fe50 	bl	8006984 <SSD1306_DrawRectangle>
						break;
 8001ce4:	e000      	b.n	8001ce8 <Config_plot_mode+0x588>
						break;
 8001ce6:	bf00      	nop
					}
					SSD1306_UpdateScreen();
 8001ce8:	f004 fbf2 	bl	80064d0 <SSD1306_UpdateScreen>
					Timer_Delay_50ms(1);
 8001cec:	2001      	movs	r0, #1
 8001cee:	f000 fb78 	bl	80023e2 <Timer_Delay_50ms>
 8001cf2:	e002      	b.n	8001cfa <Config_plot_mode+0x59a>
				}
				else
					HAL_IWDG_Refresh(&hiwdg);
 8001cf4:	480d      	ldr	r0, [pc, #52]	; (8001d2c <Config_plot_mode+0x5cc>)
 8001cf6:	f003 fad4 	bl	80052a2 <HAL_IWDG_Refresh>
				Past_IDR_Read = IDR_Read;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <Config_plot_mode+0x5c8>)
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
			}while(NotReady && ISR == None);
 8001d00:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d05a      	beq.n	8001dbe <Config_plot_mode+0x65e>
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <Config_plot_mode+0x5d0>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	f43f ae60 	beq.w	80019d4 <Config_plot_mode+0x274>
		break;
 8001d14:	e053      	b.n	8001dbe <Config_plot_mode+0x65e>
 8001d16:	bf00      	nop
 8001d18:	20000244 	.word	0x20000244
 8001d1c:	20000039 	.word	0x20000039
 8001d20:	20000038 	.word	0x20000038
 8001d24:	20000245 	.word	0x20000245
 8001d28:	20000240 	.word	0x20000240
 8001d2c:	20000218 	.word	0x20000218
 8001d30:	20000225 	.word	0x20000225
		case Resolution:
			//Erase Resolution
			SSD1306_DrawRectangle(XOffset - 2, ResY - 3, (NumberOfCharsUsed((char *) GeneralBuffers.ResolutionPrint, false) * 7) + 3, 13, 0);
 8001d34:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001d36:	3b02      	subs	r3, #2
 8001d38:	b29c      	uxth	r4, r3
 8001d3a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001d3c:	3b03      	subs	r3, #3
 8001d3e:	b29d      	uxth	r5, r3
 8001d40:	1d3b      	adds	r3, r7, #4
 8001d42:	330b      	adds	r3, #11
 8001d44:	2100      	movs	r1, #0
 8001d46:	4618      	mov	r0, r3
 8001d48:	f000 fc68 	bl	800261c <NumberOfCharsUsed>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	461a      	mov	r2, r3
 8001d50:	00d2      	lsls	r2, r2, #3
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	3303      	adds	r3, #3
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	230d      	movs	r3, #13
 8001d60:	4629      	mov	r1, r5
 8001d62:	4620      	mov	r0, r4
 8001d64:	f004 fe0e 	bl	8006984 <SSD1306_DrawRectangle>
			//Draw cursor on the number
			SSD1306_DrawRectangle(XOffset + (NumberOfCharsUsed((char *) GeneralBuffers.ResolutionPrint, false) * 7) - 2, ResY - 3, (NumberOfCharsUsed((char *) GeneralBuffers.ResBuffer, false) * 7) + 3, 13, 1);
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	330b      	adds	r3, #11
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 fc54 	bl	800261c <NumberOfCharsUsed>
 8001d74:	4603      	mov	r3, r0
 8001d76:	461a      	mov	r2, r3
 8001d78:	00d2      	lsls	r2, r2, #3
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001d80:	4413      	add	r3, r2
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	3b02      	subs	r3, #2
 8001d86:	b29c      	uxth	r4, r3
 8001d88:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001d8a:	3b03      	subs	r3, #3
 8001d8c:	b29d      	uxth	r5, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2100      	movs	r1, #0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fc42 	bl	800261c <NumberOfCharsUsed>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	00d2      	lsls	r2, r2, #3
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	3303      	adds	r3, #3
 8001da4:	b29a      	uxth	r2, r3
 8001da6:	2301      	movs	r3, #1
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	230d      	movs	r3, #13
 8001dac:	4629      	mov	r1, r5
 8001dae:	4620      	mov	r0, r4
 8001db0:	f004 fde8 	bl	8006984 <SSD1306_DrawRectangle>
			SSD1306_UpdateScreen();
 8001db4:	f004 fb8c 	bl	80064d0 <SSD1306_UpdateScreen>
		break;
 8001db8:	e002      	b.n	8001dc0 <Config_plot_mode+0x660>
		case SampleTime:
		break;
		case Graphic:
		break;
		default:
		break;
 8001dba:	bf00      	nop
 8001dbc:	e000      	b.n	8001dc0 <Config_plot_mode+0x660>
		break;
 8001dbe:	bf00      	nop
	}
	Configs.Last_Mode = Config_Plot;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <Config_plot_mode+0x68c>)
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	709a      	strb	r2, [r3, #2]
	comeFromMenu = false;
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <Config_plot_mode+0x690>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	701a      	strb	r2, [r3, #0]
	if(ISR == Menu)
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <Config_plot_mode+0x694>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d107      	bne.n	8001de6 <Config_plot_mode+0x686>
	{
		free(GeneralBuffers.ResBuffer);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f005 f927 	bl	800702c <free>
		free(GeneralBuffers.SampleBuffer);
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f005 f923 	bl	800702c <free>
	}
}
 8001de6:	3740      	adds	r7, #64	; 0x40
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bdb0      	pop	{r4, r5, r7, pc}
 8001dec:	2000022c 	.word	0x2000022c
 8001df0:	20000242 	.word	0x20000242
 8001df4:	20000225 	.word	0x20000225

08001df8 <Reset_sensor_mode>:
}
//Configuration plot functions

//@TODO check error reset sensor mode
void Reset_sensor_mode(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0

	SSD1306_Clear();
 8001dfc:	f004 feee 	bl	8006bdc <SSD1306_Clear>
	HAL_IWDG_Refresh(&hiwdg);
 8001e00:	4825      	ldr	r0, [pc, #148]	; (8001e98 <Reset_sensor_mode+0xa0>)
 8001e02:	f003 fa4e 	bl	80052a2 <HAL_IWDG_Refresh>
	switch(Sensor)
 8001e06:	4b25      	ldr	r3, [pc, #148]	; (8001e9c <Reset_sensor_mode+0xa4>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <Reset_sensor_mode+0x1a>
 8001e0e:	2b01      	cmp	r3, #1
		case _BH1750:
			if(BH1750_ReCalibrate(&BH1750) != Rojo_OK)
				Fatal_Error_BH1750();
		break;
		case _TSL2561:
		break;
 8001e10:	e008      	b.n	8001e24 <Reset_sensor_mode+0x2c>
			if(BH1750_ReCalibrate(&BH1750) != Rojo_OK)
 8001e12:	4823      	ldr	r0, [pc, #140]	; (8001ea0 <Reset_sensor_mode+0xa8>)
 8001e14:	f005 f8aa 	bl	8006f6c <BH1750_ReCalibrate>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <Reset_sensor_mode+0x2a>
				Fatal_Error_BH1750();
 8001e1e:	f000 f9c1 	bl	80021a4 <Fatal_Error_BH1750>
		break;
 8001e22:	bf00      	nop
	}
	SSD1306_GotoXY(29, 5);
 8001e24:	2105      	movs	r1, #5
 8001e26:	201d      	movs	r0, #29
 8001e28:	f004 fbf6 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("The sensor", &Font_7x10, 1);
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	491d      	ldr	r1, [pc, #116]	; (8001ea4 <Reset_sensor_mode+0xac>)
 8001e30:	481d      	ldr	r0, [pc, #116]	; (8001ea8 <Reset_sensor_mode+0xb0>)
 8001e32:	f004 fc87 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(8, 17);
 8001e36:	2111      	movs	r1, #17
 8001e38:	2008      	movs	r0, #8
 8001e3a:	f004 fbed 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("has been reseted", &Font_7x10, 1);
 8001e3e:	2201      	movs	r2, #1
 8001e40:	4918      	ldr	r1, [pc, #96]	; (8001ea4 <Reset_sensor_mode+0xac>)
 8001e42:	481a      	ldr	r0, [pc, #104]	; (8001eac <Reset_sensor_mode+0xb4>)
 8001e44:	f004 fc7e 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(36, 29);
 8001e48:	211d      	movs	r1, #29
 8001e4a:	2024      	movs	r0, #36	; 0x24
 8001e4c:	f004 fbe4 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("Press OK", &Font_7x10, 1);
 8001e50:	2201      	movs	r2, #1
 8001e52:	4914      	ldr	r1, [pc, #80]	; (8001ea4 <Reset_sensor_mode+0xac>)
 8001e54:	4816      	ldr	r0, [pc, #88]	; (8001eb0 <Reset_sensor_mode+0xb8>)
 8001e56:	f004 fc75 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(25, 41);
 8001e5a:	2129      	movs	r1, #41	; 0x29
 8001e5c:	2019      	movs	r0, #25
 8001e5e:	f004 fbdb 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("to continue", &Font_7x10, 1);
 8001e62:	2201      	movs	r2, #1
 8001e64:	490f      	ldr	r1, [pc, #60]	; (8001ea4 <Reset_sensor_mode+0xac>)
 8001e66:	4813      	ldr	r0, [pc, #76]	; (8001eb4 <Reset_sensor_mode+0xbc>)
 8001e68:	f004 fc6c 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001e6c:	f004 fb30 	bl	80064d0 <SSD1306_UpdateScreen>
	wait_until_press(Ok);
 8001e70:	200f      	movs	r0, #15
 8001e72:	f000 fa7f 	bl	8002374 <wait_until_press>
	if(Configs.Last_Mode == Reset_Sensor)
 8001e76:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <Reset_sensor_mode+0xc0>)
 8001e78:	789b      	ldrb	r3, [r3, #2]
 8001e7a:	2b05      	cmp	r3, #5
 8001e7c:	d102      	bne.n	8001e84 <Reset_sensor_mode+0x8c>
		Configs.Last_Mode = Continuous;
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	; (8001eb8 <Reset_sensor_mode+0xc0>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	709a      	strb	r2, [r3, #2]
	Configs.Mode = Configs.Last_Mode;
 8001e84:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <Reset_sensor_mode+0xc0>)
 8001e86:	789a      	ldrb	r2, [r3, #2]
 8001e88:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <Reset_sensor_mode+0xc0>)
 8001e8a:	705a      	strb	r2, [r3, #1]
	Configs.Last_Mode = Reset_Sensor;
 8001e8c:	4b0a      	ldr	r3, [pc, #40]	; (8001eb8 <Reset_sensor_mode+0xc0>)
 8001e8e:	2205      	movs	r2, #5
 8001e90:	709a      	strb	r2, [r3, #2]
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000218 	.word	0x20000218
 8001e9c:	20000224 	.word	0x20000224
 8001ea0:	20000234 	.word	0x20000234
 8001ea4:	20000048 	.word	0x20000048
 8001ea8:	08007a54 	.word	0x08007a54
 8001eac:	08007a60 	.word	0x08007a60
 8001eb0:	080079cc 	.word	0x080079cc
 8001eb4:	08007a74 	.word	0x08007a74
 8001eb8:	2000022c 	.word	0x2000022c

08001ebc <MenuGUI>:
//@TODO All select diode sensor mode
void Select_diode_mode(void);


void MenuGUI(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af04      	add	r7, sp, #16
	bool Not_Filled = true;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	73fb      	strb	r3, [r7, #15]
	int16_t Mode_Displayed = Continuous;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	807b      	strh	r3, [r7, #2]
	uint32_t Past_IDR_Read = 0xFF;
 8001eca:	23ff      	movs	r3, #255	; 0xff
 8001ecc:	60bb      	str	r3, [r7, #8]
	const uint16_t animation_counts = 4;
 8001ece:	2304      	movs	r3, #4
 8001ed0:	80bb      	strh	r3, [r7, #4]

	Timer_Delay_250ms(1);
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f000 fa76 	bl	80023c4 <Timer_Delay_250ms>
	SSD1306_Clear();
 8001ed8:	f004 fe80 	bl	8006bdc <SSD1306_Clear>
	SSD1306_GotoXY(31, 5);
 8001edc:	2105      	movs	r1, #5
 8001ede:	201f      	movs	r0, #31
 8001ee0:	f004 fb9a 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("Mode", &Font_16x26, 1);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4986      	ldr	r1, [pc, #536]	; (8002100 <MenuGUI+0x244>)
 8001ee8:	4886      	ldr	r0, [pc, #536]	; (8002104 <MenuGUI+0x248>)
 8001eea:	f004 fc2b 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001eee:	f004 faef 	bl	80064d0 <SSD1306_UpdateScreen>
	Mode_Displayed = Configs.Last_Mode;
 8001ef2:	4b85      	ldr	r3, [pc, #532]	; (8002108 <MenuGUI+0x24c>)
 8001ef4:	789b      	ldrb	r3, [r3, #2]
 8001ef6:	b21b      	sxth	r3, r3
 8001ef8:	807b      	strh	r3, [r7, #2]
	HAL_IWDG_Refresh(&hiwdg);
 8001efa:	4884      	ldr	r0, [pc, #528]	; (800210c <MenuGUI+0x250>)
 8001efc:	f003 f9d1 	bl	80052a2 <HAL_IWDG_Refresh>
	do
	{
		HAL_IWDG_Refresh(&hiwdg);
 8001f00:	4882      	ldr	r0, [pc, #520]	; (800210c <MenuGUI+0x250>)
 8001f02:	f003 f9ce 	bl	80052a2 <HAL_IWDG_Refresh>
		IDR_Read = (GPIOA -> IDR & ReadMask);
 8001f06:	4b82      	ldr	r3, [pc, #520]	; (8002110 <MenuGUI+0x254>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	4b80      	ldr	r3, [pc, #512]	; (8002114 <MenuGUI+0x258>)
 8001f14:	801a      	strh	r2, [r3, #0]
		//Displaying the selection
		if(Past_IDR_Read != IDR_Read)
 8001f16:	4b7f      	ldr	r3, [pc, #508]	; (8002114 <MenuGUI+0x258>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	f000 80d3 	beq.w	80020ca <MenuGUI+0x20e>
		{
			switch(Mode_Displayed)
 8001f24:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001f28:	2b06      	cmp	r3, #6
 8001f2a:	d84a      	bhi.n	8001fc2 <MenuGUI+0x106>
 8001f2c:	a201      	add	r2, pc, #4	; (adr r2, 8001f34 <MenuGUI+0x78>)
 8001f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f32:	bf00      	nop
 8001f34:	08001f51 	.word	0x08001f51
 8001f38:	08001f77 	.word	0x08001f77
 8001f3c:	08001fc3 	.word	0x08001fc3
 8001f40:	08001fc3 	.word	0x08001fc3
 8001f44:	08001fc3 	.word	0x08001fc3
 8001f48:	08001f9d 	.word	0x08001f9d
 8001f4c:	08001fc3 	.word	0x08001fc3
			{
				case Continuous:
					SSD1306_GotoXY(3, 37);
 8001f50:	2125      	movs	r1, #37	; 0x25
 8001f52:	2003      	movs	r0, #3
 8001f54:	f004 fb60 	bl	8006618 <SSD1306_GotoXY>
					SSD1306_Puts("            ", &Font_11x18, 1);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	496f      	ldr	r1, [pc, #444]	; (8002118 <MenuGUI+0x25c>)
 8001f5c:	486f      	ldr	r0, [pc, #444]	; (800211c <MenuGUI+0x260>)
 8001f5e:	f004 fbf1 	bl	8006744 <SSD1306_Puts>
					SSD1306_GotoXY(8, 37);
 8001f62:	2125      	movs	r1, #37	; 0x25
 8001f64:	2008      	movs	r0, #8
 8001f66:	f004 fb57 	bl	8006618 <SSD1306_GotoXY>
					SSD1306_Puts("Continuous", &Font_11x18, 1);
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	496a      	ldr	r1, [pc, #424]	; (8002118 <MenuGUI+0x25c>)
 8001f6e:	486c      	ldr	r0, [pc, #432]	; (8002120 <MenuGUI+0x264>)
 8001f70:	f004 fbe8 	bl	8006744 <SSD1306_Puts>
				break;
 8001f74:	e025      	b.n	8001fc2 <MenuGUI+0x106>
				case Hold:
					SSD1306_GotoXY(3, 37);
 8001f76:	2125      	movs	r1, #37	; 0x25
 8001f78:	2003      	movs	r0, #3
 8001f7a:	f004 fb4d 	bl	8006618 <SSD1306_GotoXY>
					SSD1306_Puts("             ", &Font_11x18, 1);
 8001f7e:	2201      	movs	r2, #1
 8001f80:	4965      	ldr	r1, [pc, #404]	; (8002118 <MenuGUI+0x25c>)
 8001f82:	4868      	ldr	r0, [pc, #416]	; (8002124 <MenuGUI+0x268>)
 8001f84:	f004 fbde 	bl	8006744 <SSD1306_Puts>
					SSD1306_GotoXY(41, 37);
 8001f88:	2125      	movs	r1, #37	; 0x25
 8001f8a:	2029      	movs	r0, #41	; 0x29
 8001f8c:	f004 fb44 	bl	8006618 <SSD1306_GotoXY>
					SSD1306_Puts("Hold", &Font_11x18, 1);
 8001f90:	2201      	movs	r2, #1
 8001f92:	4961      	ldr	r1, [pc, #388]	; (8002118 <MenuGUI+0x25c>)
 8001f94:	4864      	ldr	r0, [pc, #400]	; (8002128 <MenuGUI+0x26c>)
 8001f96:	f004 fbd5 	bl	8006744 <SSD1306_Puts>
				break;
 8001f9a:	e012      	b.n	8001fc2 <MenuGUI+0x106>
					SSD1306_GotoXY(9, 37);
					SSD1306_Puts("Sel Sensor", &Font_11x18, 1);
				break;
#endif
				case Reset_Sensor:
					SSD1306_GotoXY(3, 37);
 8001f9c:	2125      	movs	r1, #37	; 0x25
 8001f9e:	2003      	movs	r0, #3
 8001fa0:	f004 fb3a 	bl	8006618 <SSD1306_GotoXY>
					SSD1306_Puts("             ", &Font_11x18, 1);
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	495c      	ldr	r1, [pc, #368]	; (8002118 <MenuGUI+0x25c>)
 8001fa8:	485e      	ldr	r0, [pc, #376]	; (8002124 <MenuGUI+0x268>)
 8001faa:	f004 fbcb 	bl	8006744 <SSD1306_Puts>
					SSD1306_GotoXY(3, 37);
 8001fae:	2125      	movs	r1, #37	; 0x25
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f004 fb31 	bl	8006618 <SSD1306_GotoXY>
					SSD1306_Puts("Reset Sense", &Font_11x18, 1);
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	4957      	ldr	r1, [pc, #348]	; (8002118 <MenuGUI+0x25c>)
 8001fba:	485c      	ldr	r0, [pc, #368]	; (800212c <MenuGUI+0x270>)
 8001fbc:	f004 fbc2 	bl	8006744 <SSD1306_Puts>
				break;
 8001fc0:	bf00      	nop
				case Idle:
				break;
			}
			SSD1306_UpdateScreen();
 8001fc2:	f004 fa85 	bl	80064d0 <SSD1306_UpdateScreen>
			HAL_IWDG_Refresh(&hiwdg);
 8001fc6:	4851      	ldr	r0, [pc, #324]	; (800210c <MenuGUI+0x250>)
 8001fc8:	f003 f96b 	bl	80052a2 <HAL_IWDG_Refresh>
			//Reading for the selection
			switch(IDR_Read)
 8001fcc:	4b51      	ldr	r3, [pc, #324]	; (8002114 <MenuGUI+0x258>)
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	2b1b      	cmp	r3, #27
 8001fd2:	d006      	beq.n	8001fe2 <MenuGUI+0x126>
 8001fd4:	2b1b      	cmp	r3, #27
 8001fd6:	dc7f      	bgt.n	80020d8 <MenuGUI+0x21c>
 8001fd8:	2b0f      	cmp	r3, #15
 8001fda:	d02a      	beq.n	8002032 <MenuGUI+0x176>
 8001fdc:	2b17      	cmp	r3, #23
 8001fde:	d014      	beq.n	800200a <MenuGUI+0x14e>
 8001fe0:	e07a      	b.n	80020d8 <MenuGUI+0x21c>
			{
				case Right:
					Mode_Displayed++;
 8001fe2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	3301      	adds	r3, #1
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	b21b      	sxth	r3, r3
 8001fee:	807b      	strh	r3, [r7, #2]
#ifdef ECONOMIC_VERSION //Disabling the complete version modes
					if(Mode_Displayed == Plot)
 8001ff0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d101      	bne.n	8001ffc <MenuGUI+0x140>
						Mode_Displayed = Reset_Sensor;
 8001ff8:	2305      	movs	r3, #5
 8001ffa:	807b      	strh	r3, [r7, #2]
#endif
					if(Mode_Displayed > Reset_Sensor)
 8001ffc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002000:	2b05      	cmp	r3, #5
 8002002:	dd66      	ble.n	80020d2 <MenuGUI+0x216>
						Mode_Displayed = Continuous;
 8002004:	2300      	movs	r3, #0
 8002006:	807b      	strh	r3, [r7, #2]
				break;
 8002008:	e063      	b.n	80020d2 <MenuGUI+0x216>
				case Left:
					Mode_Displayed--;
 800200a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800200e:	b29b      	uxth	r3, r3
 8002010:	3b01      	subs	r3, #1
 8002012:	b29b      	uxth	r3, r3
 8002014:	b21b      	sxth	r3, r3
 8002016:	807b      	strh	r3, [r7, #2]
#ifdef ECONOMIC_VERSION //Disabling the complete version modes
					if(Mode_Displayed >= Select_Sensor)
 8002018:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800201c:	2b03      	cmp	r3, #3
 800201e:	dd01      	ble.n	8002024 <MenuGUI+0x168>
						Mode_Displayed = Hold;
 8002020:	2301      	movs	r3, #1
 8002022:	807b      	strh	r3, [r7, #2]
#endif
					if(Mode_Displayed < Continuous)
 8002024:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002028:	2b00      	cmp	r3, #0
 800202a:	da54      	bge.n	80020d6 <MenuGUI+0x21a>
						Mode_Displayed = Reset_Sensor;
 800202c:	2305      	movs	r3, #5
 800202e:	807b      	strh	r3, [r7, #2]
				break;
 8002030:	e051      	b.n	80020d6 <MenuGUI+0x21a>
				case Ok:
					Configs.Mode = Mode_Displayed;
 8002032:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b33      	ldr	r3, [pc, #204]	; (8002108 <MenuGUI+0x24c>)
 800203a:	705a      	strb	r2, [r3, #1]
					Not_Filled = false;
 800203c:	2300      	movs	r3, #0
 800203e:	73fb      	strb	r3, [r7, #15]
					HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, 0x1, 1, (uint8_t *) &Mode_Displayed, 1, 100);
 8002040:	2364      	movs	r3, #100	; 0x64
 8002042:	9302      	str	r3, [sp, #8]
 8002044:	2301      	movs	r3, #1
 8002046:	9301      	str	r3, [sp, #4]
 8002048:	1cbb      	adds	r3, r7, #2
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	2301      	movs	r3, #1
 800204e:	2201      	movs	r2, #1
 8002050:	21a0      	movs	r1, #160	; 0xa0
 8002052:	4837      	ldr	r0, [pc, #220]	; (8002130 <MenuGUI+0x274>)
 8002054:	f001 ff88 	bl	8003f68 <HAL_I2C_Mem_Write>
					HAL_IWDG_Refresh(&hiwdg);
 8002058:	482c      	ldr	r0, [pc, #176]	; (800210c <MenuGUI+0x250>)
 800205a:	f003 f922 	bl	80052a2 <HAL_IWDG_Refresh>
					for(uint16_t i = 0; i < animation_counts; i++)
 800205e:	2300      	movs	r3, #0
 8002060:	80fb      	strh	r3, [r7, #6]
 8002062:	e02a      	b.n	80020ba <MenuGUI+0x1fe>
					{
						switch(Mode_Displayed)
 8002064:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002068:	2b06      	cmp	r3, #6
 800206a:	d823      	bhi.n	80020b4 <MenuGUI+0x1f8>
 800206c:	a201      	add	r2, pc, #4	; (adr r2, 8002074 <MenuGUI+0x1b8>)
 800206e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002072:	bf00      	nop
 8002074:	08002091 	.word	0x08002091
 8002078:	0800209d 	.word	0x0800209d
 800207c:	080020b5 	.word	0x080020b5
 8002080:	080020b5 	.word	0x080020b5
 8002084:	080020b5 	.word	0x080020b5
 8002088:	080020a9 	.word	0x080020a9
 800208c:	080020b5 	.word	0x080020b5
						{
							case Continuous:
								Select_animation("Continuous ", 8, 37);
 8002090:	2225      	movs	r2, #37	; 0x25
 8002092:	2108      	movs	r1, #8
 8002094:	4827      	ldr	r0, [pc, #156]	; (8002134 <MenuGUI+0x278>)
 8002096:	f000 f853 	bl	8002140 <Select_animation>
							break;
 800209a:	e00b      	b.n	80020b4 <MenuGUI+0x1f8>
							case Hold:
								Select_animation("Hold       ", 41, 37);
 800209c:	2225      	movs	r2, #37	; 0x25
 800209e:	2129      	movs	r1, #41	; 0x29
 80020a0:	4825      	ldr	r0, [pc, #148]	; (8002138 <MenuGUI+0x27c>)
 80020a2:	f000 f84d 	bl	8002140 <Select_animation>
							break;
 80020a6:	e005      	b.n	80020b4 <MenuGUI+0x1f8>
							case Select_Sensor:
								Select_animation("Sel Sensor ", 9, 37);
							break;
#endif
							case Reset_Sensor:
								Select_animation("Reset Sense", 3, 37);
 80020a8:	2225      	movs	r2, #37	; 0x25
 80020aa:	2103      	movs	r1, #3
 80020ac:	481f      	ldr	r0, [pc, #124]	; (800212c <MenuGUI+0x270>)
 80020ae:	f000 f847 	bl	8002140 <Select_animation>
							break;
 80020b2:	bf00      	nop
					for(uint16_t i = 0; i < animation_counts; i++)
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	3301      	adds	r3, #1
 80020b8:	80fb      	strh	r3, [r7, #6]
 80020ba:	88fa      	ldrh	r2, [r7, #6]
 80020bc:	88bb      	ldrh	r3, [r7, #4]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d3d0      	bcc.n	8002064 <MenuGUI+0x1a8>
							case Idle:
							break;
						}
					}
					Timer_Delay_250ms(1);
 80020c2:	2001      	movs	r0, #1
 80020c4:	f000 f97e 	bl	80023c4 <Timer_Delay_250ms>
				break;
 80020c8:	e006      	b.n	80020d8 <MenuGUI+0x21c>
			}
		}
		else
			HAL_IWDG_Refresh(&hiwdg);
 80020ca:	4810      	ldr	r0, [pc, #64]	; (800210c <MenuGUI+0x250>)
 80020cc:	f003 f8e9 	bl	80052a2 <HAL_IWDG_Refresh>
 80020d0:	e002      	b.n	80020d8 <MenuGUI+0x21c>
				break;
 80020d2:	bf00      	nop
 80020d4:	e000      	b.n	80020d8 <MenuGUI+0x21c>
				break;
 80020d6:	bf00      	nop
		Past_IDR_Read = IDR_Read;
 80020d8:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <MenuGUI+0x258>)
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	60bb      	str	r3, [r7, #8]
	}while(Not_Filled && ISR != MCU_Reset);
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <MenuGUI+0x234>
 80020e4:	4b15      	ldr	r3, [pc, #84]	; (800213c <MenuGUI+0x280>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f47f af08 	bne.w	8001f00 <MenuGUI+0x44>
	ISR = None;
 80020f0:	4b12      	ldr	r3, [pc, #72]	; (800213c <MenuGUI+0x280>)
 80020f2:	2202      	movs	r2, #2
 80020f4:	701a      	strb	r2, [r3, #0]
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000058 	.word	0x20000058
 8002104:	08007a80 	.word	0x08007a80
 8002108:	2000022c 	.word	0x2000022c
 800210c:	20000218 	.word	0x20000218
 8002110:	40010800 	.word	0x40010800
 8002114:	20000240 	.word	0x20000240
 8002118:	20000050 	.word	0x20000050
 800211c:	08007a88 	.word	0x08007a88
 8002120:	080079ac 	.word	0x080079ac
 8002124:	08007a98 	.word	0x08007a98
 8002128:	080079b8 	.word	0x080079b8
 800212c:	08007aa8 	.word	0x08007aa8
 8002130:	200000e0 	.word	0x200000e0
 8002134:	08007ab4 	.word	0x08007ab4
 8002138:	08007ac0 	.word	0x08007ac0
 800213c:	20000225 	.word	0x20000225

08002140 <Select_animation>:

//@TODO Code a fancy animation
void Select_animation(char String[], uint16_t x, uint16_t y)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	460b      	mov	r3, r1
 800214a:	807b      	strh	r3, [r7, #2]
 800214c:	4613      	mov	r3, r2
 800214e:	803b      	strh	r3, [r7, #0]
	static uint32_t i = 0;
	extern const uint16_t animation_counts;
	HAL_IWDG_Refresh(&hiwdg);
 8002150:	4811      	ldr	r0, [pc, #68]	; (8002198 <Select_animation+0x58>)
 8002152:	f003 f8a6 	bl	80052a2 <HAL_IWDG_Refresh>
	SSD1306_GotoXY(x, y);
 8002156:	883a      	ldrh	r2, [r7, #0]
 8002158:	887b      	ldrh	r3, [r7, #2]
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f004 fa5b 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts(String, &Font_11x18, 1);
 8002162:	2201      	movs	r2, #1
 8002164:	490d      	ldr	r1, [pc, #52]	; (800219c <Select_animation+0x5c>)
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f004 faec 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800216c:	f004 f9b0 	bl	80064d0 <SSD1306_UpdateScreen>
	//Timer_Delay_250ms(1);
	Timer_Delay_at_274PSC(30000, 1); //114.18ms
 8002170:	2101      	movs	r1, #1
 8002172:	f247 5030 	movw	r0, #30000	; 0x7530
 8002176:	f000 f943 	bl	8002400 <Timer_Delay_at_274PSC>
	SSD1306_GotoXY(3, 37);
 800217a:	2125      	movs	r1, #37	; 0x25
 800217c:	2003      	movs	r0, #3
 800217e:	f004 fa4b 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("            ", &Font_11x18, 1);
 8002182:	2201      	movs	r2, #1
 8002184:	4905      	ldr	r1, [pc, #20]	; (800219c <Select_animation+0x5c>)
 8002186:	4806      	ldr	r0, [pc, #24]	; (80021a0 <Select_animation+0x60>)
 8002188:	f004 fadc 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800218c:	f004 f9a0 	bl	80064d0 <SSD1306_UpdateScreen>
	if(i == animation_counts)
	{

	}

}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	20000218 	.word	0x20000218
 800219c:	20000050 	.word	0x20000050
 80021a0:	08007a88 	.word	0x08007a88

080021a4 <Fatal_Error_BH1750>:
	}
}
#endif

void Fatal_Error_BH1750(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	if(!Errors.BH1750_Fatal)
 80021a8:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <Fatal_Error_BH1750+0x54>)
 80021aa:	785b      	ldrb	r3, [r3, #1]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d121      	bne.n	80021f4 <Fatal_Error_BH1750+0x50>
	{
		SSD1306_Clear();
 80021b0:	f004 fd14 	bl	8006bdc <SSD1306_Clear>
		SSD1306_GotoXY(3, 18);
 80021b4:	2112      	movs	r1, #18
 80021b6:	2003      	movs	r0, #3
 80021b8:	f004 fa2e 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Fatal Error: BH1750", &Font_7x10, 1);
 80021bc:	2201      	movs	r2, #1
 80021be:	490f      	ldr	r1, [pc, #60]	; (80021fc <Fatal_Error_BH1750+0x58>)
 80021c0:	480f      	ldr	r0, [pc, #60]	; (8002200 <Fatal_Error_BH1750+0x5c>)
 80021c2:	f004 fabf 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(6, 33);
 80021c6:	2121      	movs	r1, #33	; 0x21
 80021c8:	2006      	movs	r0, #6
 80021ca:	f004 fa25 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Press OK to continue", &Font_7x10, 1);
 80021ce:	2201      	movs	r2, #1
 80021d0:	490a      	ldr	r1, [pc, #40]	; (80021fc <Fatal_Error_BH1750+0x58>)
 80021d2:	480c      	ldr	r0, [pc, #48]	; (8002204 <Fatal_Error_BH1750+0x60>)
 80021d4:	f004 fab6 	bl	8006744 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 80021d8:	f004 f97a 	bl	80064d0 <SSD1306_UpdateScreen>
		HAL_IWDG_Refresh(&hiwdg);
 80021dc:	480a      	ldr	r0, [pc, #40]	; (8002208 <Fatal_Error_BH1750+0x64>)
 80021de:	f003 f860 	bl	80052a2 <HAL_IWDG_Refresh>
		wait_until_press(Ok);
 80021e2:	200f      	movs	r0, #15
 80021e4:	f000 f8c6 	bl	8002374 <wait_until_press>
		Errors.BH1750_Fatal = true;
 80021e8:	4b03      	ldr	r3, [pc, #12]	; (80021f8 <Fatal_Error_BH1750+0x54>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	705a      	strb	r2, [r3, #1]
		HAL_IWDG_Refresh(&hiwdg);
 80021ee:	4806      	ldr	r0, [pc, #24]	; (8002208 <Fatal_Error_BH1750+0x64>)
 80021f0:	f003 f857 	bl	80052a2 <HAL_IWDG_Refresh>
	}
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000228 	.word	0x20000228
 80021fc:	20000048 	.word	0x20000048
 8002200:	08007acc 	.word	0x08007acc
 8002204:	08007ae0 	.word	0x08007ae0
 8002208:	20000218 	.word	0x20000218

0800220c <NoConnected_BH1750>:

//@TODO Bad prints, doesn't wait of the button ok
void NoConnected_BH1750(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	if(!Errors.BH1750_NoConn)
 8002210:	4b18      	ldr	r3, [pc, #96]	; (8002274 <NoConnected_BH1750+0x68>)
 8002212:	789b      	ldrb	r3, [r3, #2]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d12a      	bne.n	800226e <NoConnected_BH1750+0x62>
	{
		SSD1306_Clear();
 8002218:	f004 fce0 	bl	8006bdc <SSD1306_Clear>
		SSD1306_GotoXY(3, 18);
 800221c:	2112      	movs	r1, #18
 800221e:	2003      	movs	r0, #3
 8002220:	f004 f9fa 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("BH1750", &Font_7x10, 1);
 8002224:	2201      	movs	r2, #1
 8002226:	4914      	ldr	r1, [pc, #80]	; (8002278 <NoConnected_BH1750+0x6c>)
 8002228:	4814      	ldr	r0, [pc, #80]	; (800227c <NoConnected_BH1750+0x70>)
 800222a:	f004 fa8b 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(3, 18);
 800222e:	2112      	movs	r1, #18
 8002230:	2003      	movs	r0, #3
 8002232:	f004 f9f1 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("No Connected", &Font_7x10, 1);
 8002236:	2201      	movs	r2, #1
 8002238:	490f      	ldr	r1, [pc, #60]	; (8002278 <NoConnected_BH1750+0x6c>)
 800223a:	4811      	ldr	r0, [pc, #68]	; (8002280 <NoConnected_BH1750+0x74>)
 800223c:	f004 fa82 	bl	8006744 <SSD1306_Puts>
		SSD1306_GotoXY(6, 33);
 8002240:	2121      	movs	r1, #33	; 0x21
 8002242:	2006      	movs	r0, #6
 8002244:	f004 f9e8 	bl	8006618 <SSD1306_GotoXY>
		SSD1306_Puts("Press OK to continue", &Font_7x10, 1);
 8002248:	2201      	movs	r2, #1
 800224a:	490b      	ldr	r1, [pc, #44]	; (8002278 <NoConnected_BH1750+0x6c>)
 800224c:	480d      	ldr	r0, [pc, #52]	; (8002284 <NoConnected_BH1750+0x78>)
 800224e:	f004 fa79 	bl	8006744 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8002252:	f004 f93d 	bl	80064d0 <SSD1306_UpdateScreen>
		//ISR = None;
		HAL_IWDG_Refresh(&hiwdg);
 8002256:	480c      	ldr	r0, [pc, #48]	; (8002288 <NoConnected_BH1750+0x7c>)
 8002258:	f003 f823 	bl	80052a2 <HAL_IWDG_Refresh>
		wait_until_press(Ok);
 800225c:	200f      	movs	r0, #15
 800225e:	f000 f889 	bl	8002374 <wait_until_press>
		Errors.BH1750_NoConn = true;
 8002262:	4b04      	ldr	r3, [pc, #16]	; (8002274 <NoConnected_BH1750+0x68>)
 8002264:	2201      	movs	r2, #1
 8002266:	709a      	strb	r2, [r3, #2]
		HAL_IWDG_Refresh(&hiwdg);
 8002268:	4807      	ldr	r0, [pc, #28]	; (8002288 <NoConnected_BH1750+0x7c>)
 800226a:	f003 f81a 	bl	80052a2 <HAL_IWDG_Refresh>
	}
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20000228 	.word	0x20000228
 8002278:	20000048 	.word	0x20000048
 800227c:	08007af8 	.word	0x08007af8
 8002280:	08007b00 	.word	0x08007b00
 8002284:	08007ae0 	.word	0x08007ae0
 8002288:	20000218 	.word	0x20000218

0800228c <Print_Measure>:

//Auxiliar functions
//@TODO At Print_Measure print allways in the center, x left when big number
void Print_Measure(float Measure, uint16_t x, uint16_t y)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
 8002298:	4613      	mov	r3, r2
 800229a:	803b      	strh	r3, [r7, #0]
	char Integer_part[5];
	char Fraccional_part[3];
	uint32_t Integer_measure;
	uint32_t Fraccional_measure;

	Integer_measure = (uint32_t) Measure;
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7fe fd57 	bl	8000d50 <__aeabi_f2uiz>
 80022a2:	4603      	mov	r3, r0
 80022a4:	61fb      	str	r3, [r7, #28]
	Integer_measure = (uint32_t) Measure;
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe fd52 	bl	8000d50 <__aeabi_f2uiz>
 80022ac:	4603      	mov	r3, r0
 80022ae:	61fb      	str	r3, [r7, #28]
	Fraccional_measure = (uint32_t) ((Measure - Integer_measure) * 100);
 80022b0:	69f8      	ldr	r0, [r7, #28]
 80022b2:	f7fe fcf5 	bl	8000ca0 <__aeabi_ui2f>
 80022b6:	4603      	mov	r3, r0
 80022b8:	4619      	mov	r1, r3
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe fc3e 	bl	8000b3c <__aeabi_fsub>
 80022c0:	4603      	mov	r3, r0
 80022c2:	4926      	ldr	r1, [pc, #152]	; (800235c <Print_Measure+0xd0>)
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fd ff43 	bl	8000150 <__aeabi_fmul>
 80022ca:	4603      	mov	r3, r0
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7fe fd3f 	bl	8000d50 <__aeabi_f2uiz>
 80022d2:	4603      	mov	r3, r0
 80022d4:	61bb      	str	r3, [r7, #24]
	sprintf(Integer_part, "%d", (int)Integer_measure);
 80022d6:	69fa      	ldr	r2, [r7, #28]
 80022d8:	f107 0310 	add.w	r3, r7, #16
 80022dc:	4920      	ldr	r1, [pc, #128]	; (8002360 <Print_Measure+0xd4>)
 80022de:	4618      	mov	r0, r3
 80022e0:	f004 ffb4 	bl	800724c <siprintf>
	sprintf(Fraccional_part, "%d", (int)Fraccional_measure);
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	f107 030c 	add.w	r3, r7, #12
 80022ea:	491d      	ldr	r1, [pc, #116]	; (8002360 <Print_Measure+0xd4>)
 80022ec:	4618      	mov	r0, r3
 80022ee:	f004 ffad 	bl	800724c <siprintf>
	HAL_IWDG_Refresh(&hiwdg);
 80022f2:	481c      	ldr	r0, [pc, #112]	; (8002364 <Print_Measure+0xd8>)
 80022f4:	f002 ffd5 	bl	80052a2 <HAL_IWDG_Refresh>

	SSD1306_GotoXY(x, y);
 80022f8:	883a      	ldrh	r2, [r7, #0]
 80022fa:	887b      	ldrh	r3, [r7, #2]
 80022fc:	4611      	mov	r1, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f004 f98a 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("         ", &Font_11x18, 1);
 8002304:	2201      	movs	r2, #1
 8002306:	4918      	ldr	r1, [pc, #96]	; (8002368 <Print_Measure+0xdc>)
 8002308:	4818      	ldr	r0, [pc, #96]	; (800236c <Print_Measure+0xe0>)
 800230a:	f004 fa1b 	bl	8006744 <SSD1306_Puts>
	SSD1306_GotoXY(x, y);
 800230e:	883a      	ldrh	r2, [r7, #0]
 8002310:	887b      	ldrh	r3, [r7, #2]
 8002312:	4611      	mov	r1, r2
 8002314:	4618      	mov	r0, r3
 8002316:	f004 f97f 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts(Integer_part, &Font_11x18, 1);
 800231a:	f107 0310 	add.w	r3, r7, #16
 800231e:	2201      	movs	r2, #1
 8002320:	4911      	ldr	r1, [pc, #68]	; (8002368 <Print_Measure+0xdc>)
 8002322:	4618      	mov	r0, r3
 8002324:	f004 fa0e 	bl	8006744 <SSD1306_Puts>
	SSD1306_Putc('.', &Font_11x18, 1);
 8002328:	2201      	movs	r2, #1
 800232a:	490f      	ldr	r1, [pc, #60]	; (8002368 <Print_Measure+0xdc>)
 800232c:	202e      	movs	r0, #46	; 0x2e
 800232e:	f004 f989 	bl	8006644 <SSD1306_Putc>
	SSD1306_Puts(Fraccional_part, &Font_11x18, 1);
 8002332:	f107 030c 	add.w	r3, r7, #12
 8002336:	2201      	movs	r2, #1
 8002338:	490b      	ldr	r1, [pc, #44]	; (8002368 <Print_Measure+0xdc>)
 800233a:	4618      	mov	r0, r3
 800233c:	f004 fa02 	bl	8006744 <SSD1306_Puts>
	SSD1306_Puts("lx", &Font_11x18, 1);
 8002340:	2201      	movs	r2, #1
 8002342:	4909      	ldr	r1, [pc, #36]	; (8002368 <Print_Measure+0xdc>)
 8002344:	480a      	ldr	r0, [pc, #40]	; (8002370 <Print_Measure+0xe4>)
 8002346:	f004 f9fd 	bl	8006744 <SSD1306_Puts>
	HAL_IWDG_Refresh(&hiwdg);
 800234a:	4806      	ldr	r0, [pc, #24]	; (8002364 <Print_Measure+0xd8>)
 800234c:	f002 ffa9 	bl	80052a2 <HAL_IWDG_Refresh>
	SSD1306_UpdateScreen();
 8002350:	f004 f8be 	bl	80064d0 <SSD1306_UpdateScreen>
}
 8002354:	bf00      	nop
 8002356:	3720      	adds	r7, #32
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	42c80000 	.word	0x42c80000
 8002360:	080079c8 	.word	0x080079c8
 8002364:	20000218 	.word	0x20000218
 8002368:	20000050 	.word	0x20000050
 800236c:	08007b10 	.word	0x08007b10
 8002370:	080079c4 	.word	0x080079c4

08002374 <wait_until_press>:

void wait_until_press(Buttons Button)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
	do{
		IDR_Read = (GPIOA -> IDR & ReadMask);
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <wait_until_press+0x40>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	b29b      	uxth	r3, r3
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	b29a      	uxth	r2, r3
 800238a:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <wait_until_press+0x44>)
 800238c:	801a      	strh	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);
 800238e:	480b      	ldr	r0, [pc, #44]	; (80023bc <wait_until_press+0x48>)
 8002390:	f002 ff87 	bl	80052a2 <HAL_IWDG_Refresh>
	}while(IDR_Read != Button && ISR == None);
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	b29a      	uxth	r2, r3
 8002398:	4b07      	ldr	r3, [pc, #28]	; (80023b8 <wait_until_press+0x44>)
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d004      	beq.n	80023aa <wait_until_press+0x36>
 80023a0:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <wait_until_press+0x4c>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d0e9      	beq.n	800237e <wait_until_press+0xa>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40010800 	.word	0x40010800
 80023b8:	20000240 	.word	0x20000240
 80023bc:	20000218 	.word	0x20000218
 80023c0:	20000225 	.word	0x20000225

080023c4 <Timer_Delay_250ms>:
			HAL_IWDG_Refresh(&hiwdg);
	}
}

void Timer_Delay_250ms(uint16_t Value)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	80fb      	strh	r3, [r7, #6]
	Timer_Delay_at_274PSC(EndOfCounts250ms, Value);
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	4619      	mov	r1, r3
 80023d2:	f64f 70ae 	movw	r0, #65454	; 0xffae
 80023d6:	f000 f813 	bl	8002400 <Timer_Delay_at_274PSC>
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <Timer_Delay_50ms>:

void Timer_Delay_50ms(uint16_t Value)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4603      	mov	r3, r0
 80023ea:	80fb      	strh	r3, [r7, #6]
	Timer_Delay_at_274PSC(EndOfCounts50ms, Value);
 80023ec:	88fb      	ldrh	r3, [r7, #6]
 80023ee:	4619      	mov	r1, r3
 80023f0:	f243 3053 	movw	r0, #13139	; 0x3353
 80023f4:	f000 f804 	bl	8002400 <Timer_Delay_at_274PSC>
}
 80023f8:	bf00      	nop
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <Timer_Delay_at_274PSC>:

void Timer_Delay_at_274PSC(uint16_t Counts, uint16_t Overflows) //Period of 0.000003806
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	460a      	mov	r2, r1
 800240a:	80fb      	strh	r3, [r7, #6]
 800240c:	4613      	mov	r3, r2
 800240e:	80bb      	strh	r3, [r7, #4]
	if(Overflows == 0)
 8002410:	88bb      	ldrh	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d102      	bne.n	800241c <Timer_Delay_at_274PSC+0x1c>
		Overflows++;
 8002416:	88bb      	ldrh	r3, [r7, #4]
 8002418:	3301      	adds	r3, #1
 800241a:	80bb      	strh	r3, [r7, #4]
	bool Time_not_reached = true;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
	uint32_t i = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	60bb      	str	r3, [r7, #8]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002424:	4b10      	ldr	r3, [pc, #64]	; (8002468 <Timer_Delay_at_274PSC+0x68>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2200      	movs	r2, #0
 800242a:	625a      	str	r2, [r3, #36]	; 0x24
	do{
		HAL_IWDG_Refresh(&hiwdg);
 800242c:	480f      	ldr	r0, [pc, #60]	; (800246c <Timer_Delay_at_274PSC+0x6c>)
 800242e:	f002 ff38 	bl	80052a2 <HAL_IWDG_Refresh>
		if(__HAL_TIM_GET_COUNTER(&htim4) == Counts)
 8002432:	4b0d      	ldr	r3, [pc, #52]	; (8002468 <Timer_Delay_at_274PSC+0x68>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	429a      	cmp	r2, r3
 800243c:	d106      	bne.n	800244c <Timer_Delay_at_274PSC+0x4c>
		{
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <Timer_Delay_at_274PSC+0x68>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	; 0x24
			i++;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	3301      	adds	r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
		}
		if(i == Overflows)
 800244c:	88bb      	ldrh	r3, [r7, #4]
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	429a      	cmp	r2, r3
 8002452:	d101      	bne.n	8002458 <Timer_Delay_at_274PSC+0x58>
			Time_not_reached = false;
 8002454:	2300      	movs	r3, #0
 8002456:	73fb      	strb	r3, [r7, #15]
	}while(Time_not_reached);
 8002458:	7bfb      	ldrb	r3, [r7, #15]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e6      	bne.n	800242c <Timer_Delay_at_274PSC+0x2c>
}
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	200001d0 	.word	0x200001d0
 800246c:	20000218 	.word	0x20000218

08002470 <MCU_Reset_Subrutine>:

void MCU_Reset_Subrutine(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002474:	f004 fbb2 	bl	8006bdc <SSD1306_Clear>
	SSD1306_GotoXY(23, 17);
 8002478:	2111      	movs	r1, #17
 800247a:	2017      	movs	r0, #23
 800247c:	f004 f8cc 	bl	8006618 <SSD1306_GotoXY>
	SSD1306_Puts("Reset", &Font_16x26, 1);
 8002480:	2201      	movs	r2, #1
 8002482:	4905      	ldr	r1, [pc, #20]	; (8002498 <MCU_Reset_Subrutine+0x28>)
 8002484:	4805      	ldr	r0, [pc, #20]	; (800249c <MCU_Reset_Subrutine+0x2c>)
 8002486:	f004 f95d 	bl	8006744 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 800248a:	f004 f821 	bl	80064d0 <SSD1306_UpdateScreen>
	Timer_Delay_250ms(Seconds(1.5f));
 800248e:	2006      	movs	r0, #6
 8002490:	f7ff ff98 	bl	80023c4 <Timer_Delay_250ms>
	NVIC_SystemReset(); //Reset de MCU
 8002494:	f7fe fc7c 	bl	8000d90 <__NVIC_SystemReset>
 8002498:	20000058 	.word	0x20000058
 800249c:	08007b1c 	.word	0x08007b1c

080024a0 <SensorRead>:
}

void SensorRead(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
	const uint32_t A6toA12Mask = 0xFFFFE03F; //For masking the port --Ignoring the 13 bit (MSB)
 80024a6:	f46f 53fe 	mvn.w	r3, #8128	; 0x1fc0
 80024aa:	617b      	str	r3, [r7, #20]
	const uint32_t DAC_MSBMask = 0x80; //To get the MSB on the 13 position
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	613b      	str	r3, [r7, #16]

	static uint32_t DACVal = 0;
	uint32_t DACPortA = 0;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]
	uint32_t DAC_MSB = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60bb      	str	r3, [r7, #8]
	uint32_t tmp = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	607b      	str	r3, [r7, #4]

	HAL_IWDG_Refresh(&hiwdg);
 80024bc:	482a      	ldr	r0, [pc, #168]	; (8002568 <SensorRead+0xc8>)
 80024be:	f002 fef0 	bl	80052a2 <HAL_IWDG_Refresh>
	switch(Sensor)
 80024c2:	4b2a      	ldr	r3, [pc, #168]	; (800256c <SensorRead+0xcc>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <SensorRead+0x2e>
 80024ca:	2b01      	cmp	r3, #1
				tmp = (GPIOA -> ODR & A6toA12Mask);
				GPIOA -> ODR = tmp | DACPortA;
			}
		break;
		case _TSL2561:
		break;
 80024cc:	e044      	b.n	8002558 <SensorRead+0xb8>
			if(BH1750_Read(&BH1750, &Measure) != Rojo_OK) //Saving the value into a global
 80024ce:	4928      	ldr	r1, [pc, #160]	; (8002570 <SensorRead+0xd0>)
 80024d0:	4828      	ldr	r0, [pc, #160]	; (8002574 <SensorRead+0xd4>)
 80024d2:	f004 fd03 	bl	8006edc <BH1750_Read>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d002      	beq.n	80024e2 <SensorRead+0x42>
				NoConnected_BH1750();
 80024dc:	f7ff fe96 	bl	800220c <NoConnected_BH1750>
		break;
 80024e0:	e039      	b.n	8002556 <SensorRead+0xb6>
				DACVal = (uint32_t) (Measure * 0xFF)/(0xFFFF/1.2);
 80024e2:	4b23      	ldr	r3, [pc, #140]	; (8002570 <SensorRead+0xd0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4924      	ldr	r1, [pc, #144]	; (8002578 <SensorRead+0xd8>)
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fd fe31 	bl	8000150 <__aeabi_fmul>
 80024ee:	4603      	mov	r3, r0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fc2d 	bl	8000d50 <__aeabi_f2uiz>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7fe f81f 	bl	800053c <__aeabi_ui2d>
 80024fe:	a318      	add	r3, pc, #96	; (adr r3, 8002560 <SensorRead+0xc0>)
 8002500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002504:	f7fe f9be 	bl	8000884 <__aeabi_ddiv>
 8002508:	4602      	mov	r2, r0
 800250a:	460b      	mov	r3, r1
 800250c:	4610      	mov	r0, r2
 800250e:	4619      	mov	r1, r3
 8002510:	f7fe faa0 	bl	8000a54 <__aeabi_d2uiz>
 8002514:	4603      	mov	r3, r0
 8002516:	4a19      	ldr	r2, [pc, #100]	; (800257c <SensorRead+0xdc>)
 8002518:	6013      	str	r3, [r2, #0]
				DAC_MSB = (DACVal&DAC_MSBMask)>>7; //Getting the MSB bit
 800251a:	4b18      	ldr	r3, [pc, #96]	; (800257c <SensorRead+0xdc>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	4013      	ands	r3, r2
 8002522:	09db      	lsrs	r3, r3, #7
 8002524:	60bb      	str	r3, [r7, #8]
				DACPortA = (DACVal<<6)&(~A6toA12Mask); //Building the variable
 8002526:	4b15      	ldr	r3, [pc, #84]	; (800257c <SensorRead+0xdc>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	019a      	lsls	r2, r3, #6
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	43db      	mvns	r3, r3
 8002530:	4013      	ands	r3, r2
 8002532:	60fb      	str	r3, [r7, #12]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, DAC_MSB);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	2108      	movs	r1, #8
 800253c:	4810      	ldr	r0, [pc, #64]	; (8002580 <SensorRead+0xe0>)
 800253e:	f001 f821 	bl	8003584 <HAL_GPIO_WritePin>
				tmp = (GPIOA -> ODR & A6toA12Mask);
 8002542:	4b10      	ldr	r3, [pc, #64]	; (8002584 <SensorRead+0xe4>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	4013      	ands	r3, r2
 800254a:	607b      	str	r3, [r7, #4]
				GPIOA -> ODR = tmp | DACPortA;
 800254c:	490d      	ldr	r1, [pc, #52]	; (8002584 <SensorRead+0xe4>)
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	4313      	orrs	r3, r2
 8002554:	60cb      	str	r3, [r1, #12]
		break;
 8002556:	bf00      	nop
	}
}
 8002558:	bf00      	nop
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	00000000 	.word	0x00000000
 8002564:	40eaaa90 	.word	0x40eaaa90
 8002568:	20000218 	.word	0x20000218
 800256c:	20000224 	.word	0x20000224
 8002570:	20000230 	.word	0x20000230
 8002574:	20000234 	.word	0x20000234
 8002578:	437f0000 	.word	0x437f0000
 800257c:	20000248 	.word	0x20000248
 8002580:	40010c00 	.word	0x40010c00
 8002584:	40010800 	.word	0x40010800

08002588 <CenterXPrint>:

uint16_t CenterXPrint(char *string, uint16_t InitialCoordinate, uint16_t LastCoordinate, FontDef_t Font)
{
 8002588:	b082      	sub	sp, #8
 800258a:	b580      	push	{r7, lr}
 800258c:	b084      	sub	sp, #16
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	61fb      	str	r3, [r7, #28]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
 8002598:	4613      	mov	r3, r2
 800259a:	803b      	strh	r3, [r7, #0]
	uint16_t Chars = NumberOfCharsUsed(string, 0);
 800259c:	2100      	movs	r1, #0
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f83c 	bl	800261c <NumberOfCharsUsed>
 80025a4:	4603      	mov	r3, r0
 80025a6:	81fb      	strh	r3, [r7, #14]

	Chars *= Font.FontWidth;
 80025a8:	7f3b      	ldrb	r3, [r7, #28]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	89fa      	ldrh	r2, [r7, #14]
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	81fb      	strh	r3, [r7, #14]

	return (((LastCoordinate - Chars) + InitialCoordinate) / 2);
 80025b4:	883a      	ldrh	r2, [r7, #0]
 80025b6:	89fb      	ldrh	r3, [r7, #14]
 80025b8:	1ad2      	subs	r2, r2, r3
 80025ba:	887b      	ldrh	r3, [r7, #2]
 80025bc:	4413      	add	r3, r2
 80025be:	0fda      	lsrs	r2, r3, #31
 80025c0:	4413      	add	r3, r2
 80025c2:	105b      	asrs	r3, r3, #1
 80025c4:	b29b      	uxth	r3, r3
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025d0:	b002      	add	sp, #8
 80025d2:	4770      	bx	lr

080025d4 <CharsNumberFromInt>:

uint16_t CharsNumberFromInt(uint32_t Number, uint16_t CountStringFinisher)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	460b      	mov	r3, r1
 80025de:	807b      	strh	r3, [r7, #2]
    uint16_t NumberOfChars = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	81fb      	strh	r3, [r7, #14]

    while (Number > 0)
 80025e4:	e008      	b.n	80025f8 <CharsNumberFromInt+0x24>
    {
        Number /= 10;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a0b      	ldr	r2, [pc, #44]	; (8002618 <CharsNumberFromInt+0x44>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	08db      	lsrs	r3, r3, #3
 80025f0:	607b      	str	r3, [r7, #4]
        NumberOfChars++;
 80025f2:	89fb      	ldrh	r3, [r7, #14]
 80025f4:	3301      	adds	r3, #1
 80025f6:	81fb      	strh	r3, [r7, #14]
    while (Number > 0)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f3      	bne.n	80025e6 <CharsNumberFromInt+0x12>
    }
    if(CountStringFinisher)
 80025fe:	887b      	ldrh	r3, [r7, #2]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d002      	beq.n	800260a <CharsNumberFromInt+0x36>
        NumberOfChars++;
 8002604:	89fb      	ldrh	r3, [r7, #14]
 8002606:	3301      	adds	r3, #1
 8002608:	81fb      	strh	r3, [r7, #14]
    return NumberOfChars;
 800260a:	89fb      	ldrh	r3, [r7, #14]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	cccccccd 	.word	0xcccccccd

0800261c <NumberOfCharsUsed>:
	*NumberOfIntegers = Integers;
	*NumberOfDecimals = Decimals;
}

uint16_t NumberOfCharsUsed(char *String, uint16_t CountStringFinisher)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]
    uint16_t NumChars = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	81fb      	strh	r3, [r7, #14]
    while(*String != 0)
 800262c:	e005      	b.n	800263a <NumberOfCharsUsed+0x1e>
    {
        NumChars++;
 800262e:	89fb      	ldrh	r3, [r7, #14]
 8002630:	3301      	adds	r3, #1
 8002632:	81fb      	strh	r3, [r7, #14]
        String++;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3301      	adds	r3, #1
 8002638:	607b      	str	r3, [r7, #4]
    while(*String != 0)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f5      	bne.n	800262e <NumberOfCharsUsed+0x12>
    }
    if(CountStringFinisher)
 8002642:	887b      	ldrh	r3, [r7, #2]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <NumberOfCharsUsed+0x32>
        NumChars++;
 8002648:	89fb      	ldrh	r3, [r7, #14]
 800264a:	3301      	adds	r3, #1
 800264c:	81fb      	strh	r3, [r7, #14]
    return NumChars;
 800264e:	89fb      	ldrh	r3, [r7, #14]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
	...

0800265c <Configs_init>:


//Configurations
void Configs_init(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
	Configs.Factory_Values = 0;
 8002660:	4b07      	ldr	r3, [pc, #28]	; (8002680 <Configs_init+0x24>)
 8002662:	2200      	movs	r2, #0
 8002664:	701a      	strb	r2, [r3, #0]
	Configs.Last_Mode = Idle;
 8002666:	4b06      	ldr	r3, [pc, #24]	; (8002680 <Configs_init+0x24>)
 8002668:	2206      	movs	r2, #6
 800266a:	709a      	strb	r2, [r3, #2]
	Configs.Mode = Continuous;
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <Configs_init+0x24>)
 800266e:	2200      	movs	r2, #0
 8002670:	705a      	strb	r2, [r3, #1]
	Configs.Resolution = Medium_Res;
 8002672:	4b03      	ldr	r3, [pc, #12]	; (8002680 <Configs_init+0x24>)
 8002674:	2201      	movs	r2, #1
 8002676:	70da      	strb	r2, [r3, #3]
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	2000022c 	.word	0x2000022c

08002684 <HAL_GPIO_EXTI_Callback>:

}

//ISR Handlers
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0)
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d107      	bne.n	80026a4 <HAL_GPIO_EXTI_Callback+0x20>
	{
		if(ISR == None)
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <HAL_GPIO_EXTI_Callback+0x38>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d102      	bne.n	80026a4 <HAL_GPIO_EXTI_Callback+0x20>
			ISR = Menu;
 800269e:	4b07      	ldr	r3, [pc, #28]	; (80026bc <HAL_GPIO_EXTI_Callback+0x38>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == GPIO_PIN_1)
 80026a4:	88fb      	ldrh	r3, [r7, #6]
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d102      	bne.n	80026b0 <HAL_GPIO_EXTI_Callback+0x2c>
		ISR = MCU_Reset;
 80026aa:	4b04      	ldr	r3, [pc, #16]	; (80026bc <HAL_GPIO_EXTI_Callback+0x38>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	20000225 	.word	0x20000225

080026c0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
#ifdef USER_DEBUG
	//Breaks the while in the main function
	PauseFlag = false;
 80026c8:	4b03      	ldr	r3, [pc, #12]	; (80026d8 <HAL_TIM_PeriodElapsedCallback+0x18>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
#endif
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr
 80026d8:	20000024 	.word	0x20000024

080026dc <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr

080026ee <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b090      	sub	sp, #64	; 0x40
 80026f2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026f4:	f107 0318 	add.w	r3, r7, #24
 80026f8:	2228      	movs	r2, #40	; 0x28
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f004 fc9d 	bl	800703c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002702:	1d3b      	adds	r3, r7, #4
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	605a      	str	r2, [r3, #4]
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002710:	2309      	movs	r3, #9
 8002712:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002714:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002718:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800271a:	2300      	movs	r3, #0
 800271c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800271e:	2301      	movs	r3, #1
 8002720:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002722:	2301      	movs	r3, #1
 8002724:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002726:	2302      	movs	r3, #2
 8002728:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800272a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800272e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002730:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002734:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002736:	f107 0318 	add.w	r3, r7, #24
 800273a:	4618      	mov	r0, r3
 800273c:	f002 fdc0 	bl	80052c0 <HAL_RCC_OscConfig>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002746:	f000 f9d9 	bl	8002afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274a:	230f      	movs	r3, #15
 800274c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800274e:	2302      	movs	r3, #2
 8002750:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002756:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800275a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800275c:	2300      	movs	r3, #0
 800275e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	2102      	movs	r1, #2
 8002764:	4618      	mov	r0, r3
 8002766:	f003 f82d 	bl	80057c4 <HAL_RCC_ClockConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002770:	f000 f9c4 	bl	8002afc <Error_Handler>
  }
}
 8002774:	bf00      	nop
 8002776:	3740      	adds	r7, #64	; 0x40
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002780:	4b12      	ldr	r3, [pc, #72]	; (80027cc <MX_I2C1_Init+0x50>)
 8002782:	4a13      	ldr	r2, [pc, #76]	; (80027d0 <MX_I2C1_Init+0x54>)
 8002784:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <MX_I2C1_Init+0x50>)
 8002788:	4a12      	ldr	r2, [pc, #72]	; (80027d4 <MX_I2C1_Init+0x58>)
 800278a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800278c:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <MX_I2C1_Init+0x50>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002792:	4b0e      	ldr	r3, [pc, #56]	; (80027cc <MX_I2C1_Init+0x50>)
 8002794:	2200      	movs	r2, #0
 8002796:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002798:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <MX_I2C1_Init+0x50>)
 800279a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800279e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027a0:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <MX_I2C1_Init+0x50>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027a6:	4b09      	ldr	r3, [pc, #36]	; (80027cc <MX_I2C1_Init+0x50>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027ac:	4b07      	ldr	r3, [pc, #28]	; (80027cc <MX_I2C1_Init+0x50>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027b2:	4b06      	ldr	r3, [pc, #24]	; (80027cc <MX_I2C1_Init+0x50>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027b8:	4804      	ldr	r0, [pc, #16]	; (80027cc <MX_I2C1_Init+0x50>)
 80027ba:	f000 ff13 	bl	80035e4 <HAL_I2C_Init>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80027c4:	f000 f99a 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	200000e0 	.word	0x200000e0
 80027d0:	40005400 	.word	0x40005400
 80027d4:	00061a80 	.word	0x00061a80

080027d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <MX_I2C2_Init+0x50>)
 80027de:	4a13      	ldr	r2, [pc, #76]	; (800282c <MX_I2C2_Init+0x54>)
 80027e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80027e2:	4b11      	ldr	r3, [pc, #68]	; (8002828 <MX_I2C2_Init+0x50>)
 80027e4:	4a12      	ldr	r2, [pc, #72]	; (8002830 <MX_I2C2_Init+0x58>)
 80027e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <MX_I2C2_Init+0x50>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80027ee:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <MX_I2C2_Init+0x50>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027f4:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <MX_I2C2_Init+0x50>)
 80027f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027fc:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <MX_I2C2_Init+0x50>)
 80027fe:	2200      	movs	r2, #0
 8002800:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <MX_I2C2_Init+0x50>)
 8002804:	2200      	movs	r2, #0
 8002806:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002808:	4b07      	ldr	r3, [pc, #28]	; (8002828 <MX_I2C2_Init+0x50>)
 800280a:	2200      	movs	r2, #0
 800280c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800280e:	4b06      	ldr	r3, [pc, #24]	; (8002828 <MX_I2C2_Init+0x50>)
 8002810:	2200      	movs	r2, #0
 8002812:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002814:	4804      	ldr	r0, [pc, #16]	; (8002828 <MX_I2C2_Init+0x50>)
 8002816:	f000 fee5 	bl	80035e4 <HAL_I2C_Init>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002820:	f000 f96c 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20000134 	.word	0x20000134
 800282c:	40005800 	.word	0x40005800
 8002830:	00061a80 	.word	0x00061a80

08002834 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <MX_IWDG_Init+0x2c>)
 800283a:	4a0a      	ldr	r2, [pc, #40]	; (8002864 <MX_IWDG_Init+0x30>)
 800283c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <MX_IWDG_Init+0x2c>)
 8002840:	2200      	movs	r2, #0
 8002842:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4000;
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <MX_IWDG_Init+0x2c>)
 8002846:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800284a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800284c:	4804      	ldr	r0, [pc, #16]	; (8002860 <MX_IWDG_Init+0x2c>)
 800284e:	f002 fce6 	bl	800521e <HAL_IWDG_Init>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002858:	f000 f950 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20000218 	.word	0x20000218
 8002864:	40003000 	.word	0x40003000

08002868 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800286e:	f107 0308 	add.w	r3, r7, #8
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800287c:	463b      	mov	r3, r7
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002884:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <MX_TIM3_Init+0x94>)
 8002886:	4a1e      	ldr	r2, [pc, #120]	; (8002900 <MX_TIM3_Init+0x98>)
 8002888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10;
 800288a:	4b1c      	ldr	r3, [pc, #112]	; (80028fc <MX_TIM3_Init+0x94>)
 800288c:	220a      	movs	r2, #10
 800288e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002890:	4b1a      	ldr	r3, [pc, #104]	; (80028fc <MX_TIM3_Init+0x94>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65454;
 8002896:	4b19      	ldr	r3, [pc, #100]	; (80028fc <MX_TIM3_Init+0x94>)
 8002898:	f64f 72ae 	movw	r2, #65454	; 0xffae
 800289c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289e:	4b17      	ldr	r3, [pc, #92]	; (80028fc <MX_TIM3_Init+0x94>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028a4:	4b15      	ldr	r3, [pc, #84]	; (80028fc <MX_TIM3_Init+0x94>)
 80028a6:	2280      	movs	r2, #128	; 0x80
 80028a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028aa:	4814      	ldr	r0, [pc, #80]	; (80028fc <MX_TIM3_Init+0x94>)
 80028ac:	f003 f904 	bl	8005ab8 <HAL_TIM_Base_Init>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80028b6:	f000 f921 	bl	8002afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028c0:	f107 0308 	add.w	r3, r7, #8
 80028c4:	4619      	mov	r1, r3
 80028c6:	480d      	ldr	r0, [pc, #52]	; (80028fc <MX_TIM3_Init+0x94>)
 80028c8:	f003 faea 	bl	8005ea0 <HAL_TIM_ConfigClockSource>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80028d2:	f000 f913 	bl	8002afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d6:	2300      	movs	r3, #0
 80028d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028de:	463b      	mov	r3, r7
 80028e0:	4619      	mov	r1, r3
 80028e2:	4806      	ldr	r0, [pc, #24]	; (80028fc <MX_TIM3_Init+0x94>)
 80028e4:	f003 fcc0 	bl	8006268 <HAL_TIMEx_MasterConfigSynchronization>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80028ee:	f000 f905 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80028f2:	bf00      	nop
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20000188 	.word	0x20000188
 8002900:	40000400 	.word	0x40000400

08002904 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800290a:	f107 0308 	add.w	r3, r7, #8
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	605a      	str	r2, [r3, #4]
 8002914:	609a      	str	r2, [r3, #8]
 8002916:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002918:	463b      	mov	r3, r7
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002920:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <MX_TIM4_Init+0x94>)
 8002922:	4a1e      	ldr	r2, [pc, #120]	; (800299c <MX_TIM4_Init+0x98>)
 8002924:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 274;
 8002926:	4b1c      	ldr	r3, [pc, #112]	; (8002998 <MX_TIM4_Init+0x94>)
 8002928:	f44f 7289 	mov.w	r2, #274	; 0x112
 800292c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800292e:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <MX_TIM4_Init+0x94>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002934:	4b18      	ldr	r3, [pc, #96]	; (8002998 <MX_TIM4_Init+0x94>)
 8002936:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800293a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800293c:	4b16      	ldr	r3, [pc, #88]	; (8002998 <MX_TIM4_Init+0x94>)
 800293e:	2200      	movs	r2, #0
 8002940:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002942:	4b15      	ldr	r3, [pc, #84]	; (8002998 <MX_TIM4_Init+0x94>)
 8002944:	2280      	movs	r2, #128	; 0x80
 8002946:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002948:	4813      	ldr	r0, [pc, #76]	; (8002998 <MX_TIM4_Init+0x94>)
 800294a:	f003 f8b5 	bl	8005ab8 <HAL_TIM_Base_Init>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002954:	f000 f8d2 	bl	8002afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800295c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800295e:	f107 0308 	add.w	r3, r7, #8
 8002962:	4619      	mov	r1, r3
 8002964:	480c      	ldr	r0, [pc, #48]	; (8002998 <MX_TIM4_Init+0x94>)
 8002966:	f003 fa9b 	bl	8005ea0 <HAL_TIM_ConfigClockSource>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002970:	f000 f8c4 	bl	8002afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800297c:	463b      	mov	r3, r7
 800297e:	4619      	mov	r1, r3
 8002980:	4805      	ldr	r0, [pc, #20]	; (8002998 <MX_TIM4_Init+0x94>)
 8002982:	f003 fc71 	bl	8006268 <HAL_TIMEx_MasterConfigSynchronization>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800298c:	f000 f8b6 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002990:	bf00      	nop
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	200001d0 	.word	0x200001d0
 800299c:	40000800 	.word	0x40000800

080029a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b088      	sub	sp, #32
 80029a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a6:	f107 0310 	add.w	r3, r7, #16
 80029aa:	2200      	movs	r2, #0
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	605a      	str	r2, [r3, #4]
 80029b0:	609a      	str	r2, [r3, #8]
 80029b2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029b4:	4b4c      	ldr	r3, [pc, #304]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	4a4b      	ldr	r2, [pc, #300]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029ba:	f043 0310 	orr.w	r3, r3, #16
 80029be:	6193      	str	r3, [r2, #24]
 80029c0:	4b49      	ldr	r3, [pc, #292]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	f003 0310 	and.w	r3, r3, #16
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029cc:	4b46      	ldr	r3, [pc, #280]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	4a45      	ldr	r2, [pc, #276]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029d2:	f043 0320 	orr.w	r3, r3, #32
 80029d6:	6193      	str	r3, [r2, #24]
 80029d8:	4b43      	ldr	r3, [pc, #268]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	f003 0320 	and.w	r3, r3, #32
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e4:	4b40      	ldr	r3, [pc, #256]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	4a3f      	ldr	r2, [pc, #252]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029ea:	f043 0304 	orr.w	r3, r3, #4
 80029ee:	6193      	str	r3, [r2, #24]
 80029f0:	4b3d      	ldr	r3, [pc, #244]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	607b      	str	r3, [r7, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029fc:	4b3a      	ldr	r3, [pc, #232]	; (8002ae8 <MX_GPIO_Init+0x148>)
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	4a39      	ldr	r2, [pc, #228]	; (8002ae8 <MX_GPIO_Init+0x148>)
 8002a02:	f043 0308 	orr.w	r3, r3, #8
 8002a06:	6193      	str	r3, [r2, #24]
 8002a08:	4b37      	ldr	r3, [pc, #220]	; (8002ae8 <MX_GPIO_Init+0x148>)
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	603b      	str	r3, [r7, #0]
 8002a12:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002a14:	2200      	movs	r2, #0
 8002a16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a1a:	4834      	ldr	r0, [pc, #208]	; (8002aec <MX_GPIO_Init+0x14c>)
 8002a1c:	f000 fdb2 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A0_Pin|A1_Pin|A2_Pin|A4_Pin
 8002a20:	2200      	movs	r2, #0
 8002a22:	f44f 51ee 	mov.w	r1, #7616	; 0x1dc0
 8002a26:	4832      	ldr	r0, [pc, #200]	; (8002af0 <MX_GPIO_Init+0x150>)
 8002a28:	f000 fdac 	bl	8003584 <HAL_GPIO_WritePin>
                          |A5_Pin|A6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A7_GPIO_Port, A7_Pin, GPIO_PIN_RESET);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2108      	movs	r1, #8
 8002a30:	4830      	ldr	r0, [pc, #192]	; (8002af4 <MX_GPIO_Init+0x154>)
 8002a32:	f000 fda7 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a44:	2302      	movs	r3, #2
 8002a46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a48:	f107 0310 	add.w	r3, r7, #16
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4827      	ldr	r0, [pc, #156]	; (8002aec <MX_GPIO_Init+0x14c>)
 8002a50:	f000 fc14 	bl	800327c <HAL_GPIO_Init>

  /*Configure GPIO pins : Arriba_Pin Abajo_Pin Derecha_Pin Izquierda_Pin
                           Ok_Pin WP_Pin A3_Pin */
  GPIO_InitStruct.Pin = Arriba_Pin|Abajo_Pin|Derecha_Pin|Izquierda_Pin
 8002a54:	f240 233f 	movw	r3, #575	; 0x23f
 8002a58:	613b      	str	r3, [r7, #16]
                          |Ok_Pin|WP_Pin|A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a62:	f107 0310 	add.w	r3, r7, #16
 8002a66:	4619      	mov	r1, r3
 8002a68:	4821      	ldr	r0, [pc, #132]	; (8002af0 <MX_GPIO_Init+0x150>)
 8002a6a:	f000 fc07 	bl	800327c <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A4_Pin
                           A5_Pin A6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A4_Pin
 8002a6e:	f44f 53ee 	mov.w	r3, #7616	; 0x1dc0
 8002a72:	613b      	str	r3, [r7, #16]
                          |A5_Pin|A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a74:	2301      	movs	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a80:	f107 0310 	add.w	r3, r7, #16
 8002a84:	4619      	mov	r1, r3
 8002a86:	481a      	ldr	r0, [pc, #104]	; (8002af0 <MX_GPIO_Init+0x150>)
 8002a88:	f000 fbf8 	bl	800327c <HAL_GPIO_Init>

  /*Configure GPIO pins : Menu_IT_Pin Reset_IT_Pin */
  GPIO_InitStruct.Pin = Menu_IT_Pin|Reset_IT_Pin;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a90:	4b19      	ldr	r3, [pc, #100]	; (8002af8 <MX_GPIO_Init+0x158>)
 8002a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a94:	2300      	movs	r3, #0
 8002a96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a98:	f107 0310 	add.w	r3, r7, #16
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4815      	ldr	r0, [pc, #84]	; (8002af4 <MX_GPIO_Init+0x154>)
 8002aa0:	f000 fbec 	bl	800327c <HAL_GPIO_Init>

  /*Configure GPIO pin : A7_Pin */
  GPIO_InitStruct.Pin = A7_Pin;
 8002aa4:	2308      	movs	r3, #8
 8002aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(A7_GPIO_Port, &GPIO_InitStruct);
 8002ab4:	f107 0310 	add.w	r3, r7, #16
 8002ab8:	4619      	mov	r1, r3
 8002aba:	480e      	ldr	r0, [pc, #56]	; (8002af4 <MX_GPIO_Init+0x154>)
 8002abc:	f000 fbde 	bl	800327c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	2006      	movs	r0, #6
 8002ac6:	f000 fb2a 	bl	800311e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002aca:	2006      	movs	r0, #6
 8002acc:	f000 fb43 	bl	8003156 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	2007      	movs	r0, #7
 8002ad6:	f000 fb22 	bl	800311e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002ada:	2007      	movs	r0, #7
 8002adc:	f000 fb3b 	bl	8003156 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ae0:	bf00      	nop
 8002ae2:	3720      	adds	r7, #32
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	40011000 	.word	0x40011000
 8002af0:	40010800 	.word	0x40010800
 8002af4:	40010c00 	.word	0x40010c00
 8002af8:	10210000 	.word	0x10210000

08002afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b00:	b672      	cpsid	i
}
 8002b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b04:	e7fe      	b.n	8002b04 <Error_Handler+0x8>
	...

08002b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b0e:	4b15      	ldr	r3, [pc, #84]	; (8002b64 <HAL_MspInit+0x5c>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	4a14      	ldr	r2, [pc, #80]	; (8002b64 <HAL_MspInit+0x5c>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	6193      	str	r3, [r2, #24]
 8002b1a:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <HAL_MspInit+0x5c>)
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b26:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <HAL_MspInit+0x5c>)
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	4a0e      	ldr	r2, [pc, #56]	; (8002b64 <HAL_MspInit+0x5c>)
 8002b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b30:	61d3      	str	r3, [r2, #28]
 8002b32:	4b0c      	ldr	r3, [pc, #48]	; (8002b64 <HAL_MspInit+0x5c>)
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_MspInit+0x60>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002b4a:	60fb      	str	r3, [r7, #12]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b52:	60fb      	str	r3, [r7, #12]
 8002b54:	4a04      	ldr	r2, [pc, #16]	; (8002b68 <HAL_MspInit+0x60>)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40010000 	.word	0x40010000

08002b6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08c      	sub	sp, #48	; 0x30
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 031c 	add.w	r3, r7, #28
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a3a      	ldr	r2, [pc, #232]	; (8002c70 <HAL_I2C_MspInit+0x104>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d13b      	bne.n	8002c04 <HAL_I2C_MspInit+0x98>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8c:	4b39      	ldr	r3, [pc, #228]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	4a38      	ldr	r2, [pc, #224]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002b92:	f043 0308 	orr.w	r3, r3, #8
 8002b96:	6193      	str	r3, [r2, #24]
 8002b98:	4b36      	ldr	r3, [pc, #216]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	61bb      	str	r3, [r7, #24]
 8002ba2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ba4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002baa:	2312      	movs	r3, #18
 8002bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb2:	f107 031c 	add.w	r3, r7, #28
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	482f      	ldr	r0, [pc, #188]	; (8002c78 <HAL_I2C_MspInit+0x10c>)
 8002bba:	f000 fb5f 	bl	800327c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002bbe:	4b2f      	ldr	r3, [pc, #188]	; (8002c7c <HAL_I2C_MspInit+0x110>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002bca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bce:	f043 0302 	orr.w	r3, r3, #2
 8002bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bd4:	4a29      	ldr	r2, [pc, #164]	; (8002c7c <HAL_I2C_MspInit+0x110>)
 8002bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	4a25      	ldr	r2, [pc, #148]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002be0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002be4:	61d3      	str	r3, [r2, #28]
 8002be6:	4b23      	ldr	r3, [pc, #140]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	2020      	movs	r0, #32
 8002bf8:	f000 fa91 	bl	800311e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002bfc:	2020      	movs	r0, #32
 8002bfe:	f000 faaa 	bl	8003156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c02:	e031      	b.n	8002c68 <HAL_I2C_MspInit+0xfc>
  else if(hi2c->Instance==I2C2)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a1d      	ldr	r2, [pc, #116]	; (8002c80 <HAL_I2C_MspInit+0x114>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d12c      	bne.n	8002c68 <HAL_I2C_MspInit+0xfc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	4a18      	ldr	r2, [pc, #96]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002c14:	f043 0308 	orr.w	r3, r3, #8
 8002c18:	6193      	str	r3, [r2, #24]
 8002c1a:	4b16      	ldr	r3, [pc, #88]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	f003 0308 	and.w	r3, r3, #8
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002c26:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c2c:	2312      	movs	r3, #18
 8002c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c30:	2303      	movs	r3, #3
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	4619      	mov	r1, r3
 8002c3a:	480f      	ldr	r0, [pc, #60]	; (8002c78 <HAL_I2C_MspInit+0x10c>)
 8002c3c:	f000 fb1e 	bl	800327c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c40:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	4a0b      	ldr	r2, [pc, #44]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002c46:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c4a:	61d3      	str	r3, [r2, #28]
 8002c4c:	4b09      	ldr	r3, [pc, #36]	; (8002c74 <HAL_I2C_MspInit+0x108>)
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	2022      	movs	r0, #34	; 0x22
 8002c5e:	f000 fa5e 	bl	800311e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002c62:	2022      	movs	r0, #34	; 0x22
 8002c64:	f000 fa77 	bl	8003156 <HAL_NVIC_EnableIRQ>
}
 8002c68:	bf00      	nop
 8002c6a:	3730      	adds	r7, #48	; 0x30
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40005400 	.word	0x40005400
 8002c74:	40021000 	.word	0x40021000
 8002c78:	40010c00 	.word	0x40010c00
 8002c7c:	40010000 	.word	0x40010000
 8002c80:	40005800 	.word	0x40005800

08002c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a16      	ldr	r2, [pc, #88]	; (8002cec <HAL_TIM_Base_MspInit+0x68>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d114      	bne.n	8002cc0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c96:	4b16      	ldr	r3, [pc, #88]	; (8002cf0 <HAL_TIM_Base_MspInit+0x6c>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	4a15      	ldr	r2, [pc, #84]	; (8002cf0 <HAL_TIM_Base_MspInit+0x6c>)
 8002c9c:	f043 0302 	orr.w	r3, r3, #2
 8002ca0:	61d3      	str	r3, [r2, #28]
 8002ca2:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <HAL_TIM_Base_MspInit+0x6c>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	201d      	movs	r0, #29
 8002cb4:	f000 fa33 	bl	800311e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002cb8:	201d      	movs	r0, #29
 8002cba:	f000 fa4c 	bl	8003156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002cbe:	e010      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0b      	ldr	r2, [pc, #44]	; (8002cf4 <HAL_TIM_Base_MspInit+0x70>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d10b      	bne.n	8002ce2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002cca:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <HAL_TIM_Base_MspInit+0x6c>)
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	4a08      	ldr	r2, [pc, #32]	; (8002cf0 <HAL_TIM_Base_MspInit+0x6c>)
 8002cd0:	f043 0304 	orr.w	r3, r3, #4
 8002cd4:	61d3      	str	r3, [r2, #28]
 8002cd6:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <HAL_TIM_Base_MspInit+0x6c>)
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	f003 0304 	and.w	r3, r3, #4
 8002cde:	60bb      	str	r3, [r7, #8]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
}
 8002ce2:	bf00      	nop
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40000400 	.word	0x40000400
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40000800 	.word	0x40000800

08002cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cfc:	e7fe      	b.n	8002cfc <NMI_Handler+0x4>

08002cfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d02:	e7fe      	b.n	8002d02 <HardFault_Handler+0x4>

08002d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d08:	e7fe      	b.n	8002d08 <MemManage_Handler+0x4>

08002d0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d0e:	e7fe      	b.n	8002d0e <BusFault_Handler+0x4>

08002d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d14:	e7fe      	b.n	8002d14 <UsageFault_Handler+0x4>

08002d16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d22:	b480      	push	{r7}
 8002d24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d26:	bf00      	nop
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr

08002d2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr

08002d3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d3e:	f000 f8d7 	bl	8002ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Menu_IT_Pin);
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	f000 fc32 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002d50:	bf00      	nop
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Reset_IT_Pin);
 8002d58:	2002      	movs	r0, #2
 8002d5a:	f000 fc2b 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d68:	4802      	ldr	r0, [pc, #8]	; (8002d74 <TIM3_IRQHandler+0x10>)
 8002d6a:	f002 ff91 	bl	8005c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000188 	.word	0x20000188

08002d78 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002d7c:	4802      	ldr	r0, [pc, #8]	; (8002d88 <I2C1_ER_IRQHandler+0x10>)
 8002d7e:	f001 fb1b 	bl	80043b8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	200000e0 	.word	0x200000e0

08002d8c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002d90:	4802      	ldr	r0, [pc, #8]	; (8002d9c <I2C2_ER_IRQHandler+0x10>)
 8002d92:	f001 fb11 	bl	80043b8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000134 	.word	0x20000134

08002da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da8:	4a14      	ldr	r2, [pc, #80]	; (8002dfc <_sbrk+0x5c>)
 8002daa:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <_sbrk+0x60>)
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db4:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <_sbrk+0x64>)
 8002dbe:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <_sbrk+0x68>)
 8002dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dc2:	4b10      	ldr	r3, [pc, #64]	; (8002e04 <_sbrk+0x64>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d207      	bcs.n	8002de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dd0:	f004 f902 	bl	8006fd8 <__errno>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002dde:	e009      	b.n	8002df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <_sbrk+0x64>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de6:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <_sbrk+0x64>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <_sbrk+0x64>)
 8002df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002df2:	68fb      	ldr	r3, [r7, #12]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	20005000 	.word	0x20005000
 8002e00:	00000400 	.word	0x00000400
 8002e04:	2000024c 	.word	0x2000024c
 8002e08:	20000670 	.word	0x20000670

08002e0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e18:	480c      	ldr	r0, [pc, #48]	; (8002e4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e1a:	490d      	ldr	r1, [pc, #52]	; (8002e50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e1c:	4a0d      	ldr	r2, [pc, #52]	; (8002e54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e20:	e002      	b.n	8002e28 <LoopCopyDataInit>

08002e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e26:	3304      	adds	r3, #4

08002e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e2c:	d3f9      	bcc.n	8002e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e2e:	4a0a      	ldr	r2, [pc, #40]	; (8002e58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e30:	4c0a      	ldr	r4, [pc, #40]	; (8002e5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e34:	e001      	b.n	8002e3a <LoopFillZerobss>

08002e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e38:	3204      	adds	r2, #4

08002e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e3c:	d3fb      	bcc.n	8002e36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e3e:	f7ff ffe5 	bl	8002e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e42:	f004 f8cf 	bl	8006fe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e46:	f7fd ffb9 	bl	8000dbc <main>
  bx lr
 8002e4a:	4770      	bx	lr
  ldr r0, =_sdata
 8002e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e50:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8002e54:	0800a3a0 	.word	0x0800a3a0
  ldr r2, =_sbss
 8002e58:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 8002e5c:	2000066c 	.word	0x2000066c

08002e60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e60:	e7fe      	b.n	8002e60 <ADC1_2_IRQHandler>
	...

08002e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <HAL_Init+0x28>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a07      	ldr	r2, [pc, #28]	; (8002e8c <HAL_Init+0x28>)
 8002e6e:	f043 0310 	orr.w	r3, r3, #16
 8002e72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e74:	2003      	movs	r0, #3
 8002e76:	f000 f947 	bl	8003108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7a:	200f      	movs	r0, #15
 8002e7c:	f000 f808 	bl	8002e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e80:	f7ff fe42 	bl	8002b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40022000 	.word	0x40022000

08002e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e98:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_InitTick+0x54>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_InitTick+0x58>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 f95f 	bl	8003172 <HAL_SYSTICK_Config>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e00e      	b.n	8002edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b0f      	cmp	r3, #15
 8002ec2:	d80a      	bhi.n	8002eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ecc:	f000 f927 	bl	800311e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ed0:	4a06      	ldr	r2, [pc, #24]	; (8002eec <HAL_InitTick+0x5c>)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e000      	b.n	8002edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	2000003c 	.word	0x2000003c
 8002ee8:	20000044 	.word	0x20000044
 8002eec:	20000040 	.word	0x20000040

08002ef0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ef4:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <HAL_IncTick+0x1c>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <HAL_IncTick+0x20>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4413      	add	r3, r2
 8002f00:	4a03      	ldr	r2, [pc, #12]	; (8002f10 <HAL_IncTick+0x20>)
 8002f02:	6013      	str	r3, [r2, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr
 8002f0c:	20000044 	.word	0x20000044
 8002f10:	20000250 	.word	0x20000250

08002f14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return uwTick;
 8002f18:	4b02      	ldr	r3, [pc, #8]	; (8002f24 <HAL_GetTick+0x10>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr
 8002f24:	20000250 	.word	0x20000250

08002f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f30:	f7ff fff0 	bl	8002f14 <HAL_GetTick>
 8002f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f40:	d005      	beq.n	8002f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f42:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <HAL_Delay+0x44>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	461a      	mov	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f4e:	bf00      	nop
 8002f50:	f7ff ffe0 	bl	8002f14 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d8f7      	bhi.n	8002f50 <HAL_Delay+0x28>
  {
  }
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000044 	.word	0x20000044

08002f70 <__NVIC_SetPriorityGrouping>:
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f80:	4b0c      	ldr	r3, [pc, #48]	; (8002fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fa2:	4a04      	ldr	r2, [pc, #16]	; (8002fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	60d3      	str	r3, [r2, #12]
}
 8002fa8:	bf00      	nop
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <__NVIC_GetPriorityGrouping>:
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fbc:	4b04      	ldr	r3, [pc, #16]	; (8002fd0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	0a1b      	lsrs	r3, r3, #8
 8002fc2:	f003 0307 	and.w	r3, r3, #7
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <__NVIC_EnableIRQ>:
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	db0b      	blt.n	8002ffe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fe6:	79fb      	ldrb	r3, [r7, #7]
 8002fe8:	f003 021f 	and.w	r2, r3, #31
 8002fec:	4906      	ldr	r1, [pc, #24]	; (8003008 <__NVIC_EnableIRQ+0x34>)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	095b      	lsrs	r3, r3, #5
 8002ff4:	2001      	movs	r0, #1
 8002ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8002ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002ffe:	bf00      	nop
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	e000e100 	.word	0xe000e100

0800300c <__NVIC_SetPriority>:
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	6039      	str	r1, [r7, #0]
 8003016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301c:	2b00      	cmp	r3, #0
 800301e:	db0a      	blt.n	8003036 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	b2da      	uxtb	r2, r3
 8003024:	490c      	ldr	r1, [pc, #48]	; (8003058 <__NVIC_SetPriority+0x4c>)
 8003026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302a:	0112      	lsls	r2, r2, #4
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	440b      	add	r3, r1
 8003030:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003034:	e00a      	b.n	800304c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	b2da      	uxtb	r2, r3
 800303a:	4908      	ldr	r1, [pc, #32]	; (800305c <__NVIC_SetPriority+0x50>)
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	3b04      	subs	r3, #4
 8003044:	0112      	lsls	r2, r2, #4
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	440b      	add	r3, r1
 800304a:	761a      	strb	r2, [r3, #24]
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	e000e100 	.word	0xe000e100
 800305c:	e000ed00 	.word	0xe000ed00

08003060 <NVIC_EncodePriority>:
{
 8003060:	b480      	push	{r7}
 8003062:	b089      	sub	sp, #36	; 0x24
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f1c3 0307 	rsb	r3, r3, #7
 800307a:	2b04      	cmp	r3, #4
 800307c:	bf28      	it	cs
 800307e:	2304      	movcs	r3, #4
 8003080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	3304      	adds	r3, #4
 8003086:	2b06      	cmp	r3, #6
 8003088:	d902      	bls.n	8003090 <NVIC_EncodePriority+0x30>
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	3b03      	subs	r3, #3
 800308e:	e000      	b.n	8003092 <NVIC_EncodePriority+0x32>
 8003090:	2300      	movs	r3, #0
 8003092:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003094:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43da      	mvns	r2, r3
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	401a      	ands	r2, r3
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	fa01 f303 	lsl.w	r3, r1, r3
 80030b2:	43d9      	mvns	r1, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b8:	4313      	orrs	r3, r2
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3724      	adds	r7, #36	; 0x24
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr

080030c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	3b01      	subs	r3, #1
 80030d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030d4:	d301      	bcc.n	80030da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030d6:	2301      	movs	r3, #1
 80030d8:	e00f      	b.n	80030fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030da:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <SysTick_Config+0x40>)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3b01      	subs	r3, #1
 80030e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030e2:	210f      	movs	r1, #15
 80030e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030e8:	f7ff ff90 	bl	800300c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030ec:	4b05      	ldr	r3, [pc, #20]	; (8003104 <SysTick_Config+0x40>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030f2:	4b04      	ldr	r3, [pc, #16]	; (8003104 <SysTick_Config+0x40>)
 80030f4:	2207      	movs	r2, #7
 80030f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	e000e010 	.word	0xe000e010

08003108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7ff ff2d 	bl	8002f70 <__NVIC_SetPriorityGrouping>
}
 8003116:	bf00      	nop
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800311e:	b580      	push	{r7, lr}
 8003120:	b086      	sub	sp, #24
 8003122:	af00      	add	r7, sp, #0
 8003124:	4603      	mov	r3, r0
 8003126:	60b9      	str	r1, [r7, #8]
 8003128:	607a      	str	r2, [r7, #4]
 800312a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003130:	f7ff ff42 	bl	8002fb8 <__NVIC_GetPriorityGrouping>
 8003134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	68b9      	ldr	r1, [r7, #8]
 800313a:	6978      	ldr	r0, [r7, #20]
 800313c:	f7ff ff90 	bl	8003060 <NVIC_EncodePriority>
 8003140:	4602      	mov	r2, r0
 8003142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003146:	4611      	mov	r1, r2
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff ff5f 	bl	800300c <__NVIC_SetPriority>
}
 800314e:	bf00      	nop
 8003150:	3718      	adds	r7, #24
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	4603      	mov	r3, r0
 800315e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff ff35 	bl	8002fd4 <__NVIC_EnableIRQ>
}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b082      	sub	sp, #8
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7ff ffa2 	bl	80030c4 <SysTick_Config>
 8003180:	4603      	mov	r3, r0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003194:	2300      	movs	r3, #0
 8003196:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d005      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2204      	movs	r2, #4
 80031a8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	73fb      	strb	r3, [r7, #15]
 80031ae:	e051      	b.n	8003254 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 020e 	bic.w	r2, r2, #14
 80031be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0201 	bic.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a22      	ldr	r2, [pc, #136]	; (8003260 <HAL_DMA_Abort_IT+0xd4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d029      	beq.n	800322e <HAL_DMA_Abort_IT+0xa2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a21      	ldr	r2, [pc, #132]	; (8003264 <HAL_DMA_Abort_IT+0xd8>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d022      	beq.n	800322a <HAL_DMA_Abort_IT+0x9e>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1f      	ldr	r2, [pc, #124]	; (8003268 <HAL_DMA_Abort_IT+0xdc>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d01a      	beq.n	8003224 <HAL_DMA_Abort_IT+0x98>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_DMA_Abort_IT+0xe0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d012      	beq.n	800321e <HAL_DMA_Abort_IT+0x92>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1c      	ldr	r2, [pc, #112]	; (8003270 <HAL_DMA_Abort_IT+0xe4>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00a      	beq.n	8003218 <HAL_DMA_Abort_IT+0x8c>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a1b      	ldr	r2, [pc, #108]	; (8003274 <HAL_DMA_Abort_IT+0xe8>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d102      	bne.n	8003212 <HAL_DMA_Abort_IT+0x86>
 800320c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003210:	e00e      	b.n	8003230 <HAL_DMA_Abort_IT+0xa4>
 8003212:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003216:	e00b      	b.n	8003230 <HAL_DMA_Abort_IT+0xa4>
 8003218:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800321c:	e008      	b.n	8003230 <HAL_DMA_Abort_IT+0xa4>
 800321e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003222:	e005      	b.n	8003230 <HAL_DMA_Abort_IT+0xa4>
 8003224:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003228:	e002      	b.n	8003230 <HAL_DMA_Abort_IT+0xa4>
 800322a:	2310      	movs	r3, #16
 800322c:	e000      	b.n	8003230 <HAL_DMA_Abort_IT+0xa4>
 800322e:	2301      	movs	r3, #1
 8003230:	4a11      	ldr	r2, [pc, #68]	; (8003278 <HAL_DMA_Abort_IT+0xec>)
 8003232:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	4798      	blx	r3
    } 
  }
  return status;
 8003254:	7bfb      	ldrb	r3, [r7, #15]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40020008 	.word	0x40020008
 8003264:	4002001c 	.word	0x4002001c
 8003268:	40020030 	.word	0x40020030
 800326c:	40020044 	.word	0x40020044
 8003270:	40020058 	.word	0x40020058
 8003274:	4002006c 	.word	0x4002006c
 8003278:	40020000 	.word	0x40020000

0800327c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800327c:	b480      	push	{r7}
 800327e:	b08b      	sub	sp, #44	; 0x2c
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003286:	2300      	movs	r3, #0
 8003288:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800328a:	2300      	movs	r3, #0
 800328c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800328e:	e169      	b.n	8003564 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003290:	2201      	movs	r2, #1
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	69fa      	ldr	r2, [r7, #28]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	f040 8158 	bne.w	800355e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	4a9a      	ldr	r2, [pc, #616]	; (800351c <HAL_GPIO_Init+0x2a0>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d05e      	beq.n	8003376 <HAL_GPIO_Init+0xfa>
 80032b8:	4a98      	ldr	r2, [pc, #608]	; (800351c <HAL_GPIO_Init+0x2a0>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d875      	bhi.n	80033aa <HAL_GPIO_Init+0x12e>
 80032be:	4a98      	ldr	r2, [pc, #608]	; (8003520 <HAL_GPIO_Init+0x2a4>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d058      	beq.n	8003376 <HAL_GPIO_Init+0xfa>
 80032c4:	4a96      	ldr	r2, [pc, #600]	; (8003520 <HAL_GPIO_Init+0x2a4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d86f      	bhi.n	80033aa <HAL_GPIO_Init+0x12e>
 80032ca:	4a96      	ldr	r2, [pc, #600]	; (8003524 <HAL_GPIO_Init+0x2a8>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d052      	beq.n	8003376 <HAL_GPIO_Init+0xfa>
 80032d0:	4a94      	ldr	r2, [pc, #592]	; (8003524 <HAL_GPIO_Init+0x2a8>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d869      	bhi.n	80033aa <HAL_GPIO_Init+0x12e>
 80032d6:	4a94      	ldr	r2, [pc, #592]	; (8003528 <HAL_GPIO_Init+0x2ac>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d04c      	beq.n	8003376 <HAL_GPIO_Init+0xfa>
 80032dc:	4a92      	ldr	r2, [pc, #584]	; (8003528 <HAL_GPIO_Init+0x2ac>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d863      	bhi.n	80033aa <HAL_GPIO_Init+0x12e>
 80032e2:	4a92      	ldr	r2, [pc, #584]	; (800352c <HAL_GPIO_Init+0x2b0>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d046      	beq.n	8003376 <HAL_GPIO_Init+0xfa>
 80032e8:	4a90      	ldr	r2, [pc, #576]	; (800352c <HAL_GPIO_Init+0x2b0>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d85d      	bhi.n	80033aa <HAL_GPIO_Init+0x12e>
 80032ee:	2b12      	cmp	r3, #18
 80032f0:	d82a      	bhi.n	8003348 <HAL_GPIO_Init+0xcc>
 80032f2:	2b12      	cmp	r3, #18
 80032f4:	d859      	bhi.n	80033aa <HAL_GPIO_Init+0x12e>
 80032f6:	a201      	add	r2, pc, #4	; (adr r2, 80032fc <HAL_GPIO_Init+0x80>)
 80032f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fc:	08003377 	.word	0x08003377
 8003300:	08003351 	.word	0x08003351
 8003304:	08003363 	.word	0x08003363
 8003308:	080033a5 	.word	0x080033a5
 800330c:	080033ab 	.word	0x080033ab
 8003310:	080033ab 	.word	0x080033ab
 8003314:	080033ab 	.word	0x080033ab
 8003318:	080033ab 	.word	0x080033ab
 800331c:	080033ab 	.word	0x080033ab
 8003320:	080033ab 	.word	0x080033ab
 8003324:	080033ab 	.word	0x080033ab
 8003328:	080033ab 	.word	0x080033ab
 800332c:	080033ab 	.word	0x080033ab
 8003330:	080033ab 	.word	0x080033ab
 8003334:	080033ab 	.word	0x080033ab
 8003338:	080033ab 	.word	0x080033ab
 800333c:	080033ab 	.word	0x080033ab
 8003340:	08003359 	.word	0x08003359
 8003344:	0800336d 	.word	0x0800336d
 8003348:	4a79      	ldr	r2, [pc, #484]	; (8003530 <HAL_GPIO_Init+0x2b4>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d013      	beq.n	8003376 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800334e:	e02c      	b.n	80033aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	623b      	str	r3, [r7, #32]
          break;
 8003356:	e029      	b.n	80033ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	3304      	adds	r3, #4
 800335e:	623b      	str	r3, [r7, #32]
          break;
 8003360:	e024      	b.n	80033ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	3308      	adds	r3, #8
 8003368:	623b      	str	r3, [r7, #32]
          break;
 800336a:	e01f      	b.n	80033ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	330c      	adds	r3, #12
 8003372:	623b      	str	r3, [r7, #32]
          break;
 8003374:	e01a      	b.n	80033ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d102      	bne.n	8003384 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800337e:	2304      	movs	r3, #4
 8003380:	623b      	str	r3, [r7, #32]
          break;
 8003382:	e013      	b.n	80033ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d105      	bne.n	8003398 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800338c:	2308      	movs	r3, #8
 800338e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	611a      	str	r2, [r3, #16]
          break;
 8003396:	e009      	b.n	80033ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003398:	2308      	movs	r3, #8
 800339a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69fa      	ldr	r2, [r7, #28]
 80033a0:	615a      	str	r2, [r3, #20]
          break;
 80033a2:	e003      	b.n	80033ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033a4:	2300      	movs	r3, #0
 80033a6:	623b      	str	r3, [r7, #32]
          break;
 80033a8:	e000      	b.n	80033ac <HAL_GPIO_Init+0x130>
          break;
 80033aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2bff      	cmp	r3, #255	; 0xff
 80033b0:	d801      	bhi.n	80033b6 <HAL_GPIO_Init+0x13a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	e001      	b.n	80033ba <HAL_GPIO_Init+0x13e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3304      	adds	r3, #4
 80033ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	2bff      	cmp	r3, #255	; 0xff
 80033c0:	d802      	bhi.n	80033c8 <HAL_GPIO_Init+0x14c>
 80033c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	e002      	b.n	80033ce <HAL_GPIO_Init+0x152>
 80033c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ca:	3b08      	subs	r3, #8
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	210f      	movs	r1, #15
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	fa01 f303 	lsl.w	r3, r1, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	401a      	ands	r2, r3
 80033e0:	6a39      	ldr	r1, [r7, #32]
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	fa01 f303 	lsl.w	r3, r1, r3
 80033e8:	431a      	orrs	r2, r3
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 80b1 	beq.w	800355e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033fc:	4b4d      	ldr	r3, [pc, #308]	; (8003534 <HAL_GPIO_Init+0x2b8>)
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	4a4c      	ldr	r2, [pc, #304]	; (8003534 <HAL_GPIO_Init+0x2b8>)
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	6193      	str	r3, [r2, #24]
 8003408:	4b4a      	ldr	r3, [pc, #296]	; (8003534 <HAL_GPIO_Init+0x2b8>)
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003414:	4a48      	ldr	r2, [pc, #288]	; (8003538 <HAL_GPIO_Init+0x2bc>)
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	089b      	lsrs	r3, r3, #2
 800341a:	3302      	adds	r3, #2
 800341c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003420:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003424:	f003 0303 	and.w	r3, r3, #3
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	220f      	movs	r2, #15
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	4013      	ands	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a40      	ldr	r2, [pc, #256]	; (800353c <HAL_GPIO_Init+0x2c0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d013      	beq.n	8003468 <HAL_GPIO_Init+0x1ec>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a3f      	ldr	r2, [pc, #252]	; (8003540 <HAL_GPIO_Init+0x2c4>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d00d      	beq.n	8003464 <HAL_GPIO_Init+0x1e8>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a3e      	ldr	r2, [pc, #248]	; (8003544 <HAL_GPIO_Init+0x2c8>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d007      	beq.n	8003460 <HAL_GPIO_Init+0x1e4>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a3d      	ldr	r2, [pc, #244]	; (8003548 <HAL_GPIO_Init+0x2cc>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d101      	bne.n	800345c <HAL_GPIO_Init+0x1e0>
 8003458:	2303      	movs	r3, #3
 800345a:	e006      	b.n	800346a <HAL_GPIO_Init+0x1ee>
 800345c:	2304      	movs	r3, #4
 800345e:	e004      	b.n	800346a <HAL_GPIO_Init+0x1ee>
 8003460:	2302      	movs	r3, #2
 8003462:	e002      	b.n	800346a <HAL_GPIO_Init+0x1ee>
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <HAL_GPIO_Init+0x1ee>
 8003468:	2300      	movs	r3, #0
 800346a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800346c:	f002 0203 	and.w	r2, r2, #3
 8003470:	0092      	lsls	r2, r2, #2
 8003472:	4093      	lsls	r3, r2
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800347a:	492f      	ldr	r1, [pc, #188]	; (8003538 <HAL_GPIO_Init+0x2bc>)
 800347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347e:	089b      	lsrs	r3, r3, #2
 8003480:	3302      	adds	r3, #2
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d006      	beq.n	80034a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003494:	4b2d      	ldr	r3, [pc, #180]	; (800354c <HAL_GPIO_Init+0x2d0>)
 8003496:	689a      	ldr	r2, [r3, #8]
 8003498:	492c      	ldr	r1, [pc, #176]	; (800354c <HAL_GPIO_Init+0x2d0>)
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	4313      	orrs	r3, r2
 800349e:	608b      	str	r3, [r1, #8]
 80034a0:	e006      	b.n	80034b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034a2:	4b2a      	ldr	r3, [pc, #168]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	43db      	mvns	r3, r3
 80034aa:	4928      	ldr	r1, [pc, #160]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d006      	beq.n	80034ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034bc:	4b23      	ldr	r3, [pc, #140]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	4922      	ldr	r1, [pc, #136]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60cb      	str	r3, [r1, #12]
 80034c8:	e006      	b.n	80034d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034ca:	4b20      	ldr	r3, [pc, #128]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	43db      	mvns	r3, r3
 80034d2:	491e      	ldr	r1, [pc, #120]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d006      	beq.n	80034f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034e4:	4b19      	ldr	r3, [pc, #100]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	4918      	ldr	r1, [pc, #96]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	604b      	str	r3, [r1, #4]
 80034f0:	e006      	b.n	8003500 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034f2:	4b16      	ldr	r3, [pc, #88]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	43db      	mvns	r3, r3
 80034fa:	4914      	ldr	r1, [pc, #80]	; (800354c <HAL_GPIO_Init+0x2d0>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d021      	beq.n	8003550 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800350c:	4b0f      	ldr	r3, [pc, #60]	; (800354c <HAL_GPIO_Init+0x2d0>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	490e      	ldr	r1, [pc, #56]	; (800354c <HAL_GPIO_Init+0x2d0>)
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	4313      	orrs	r3, r2
 8003516:	600b      	str	r3, [r1, #0]
 8003518:	e021      	b.n	800355e <HAL_GPIO_Init+0x2e2>
 800351a:	bf00      	nop
 800351c:	10320000 	.word	0x10320000
 8003520:	10310000 	.word	0x10310000
 8003524:	10220000 	.word	0x10220000
 8003528:	10210000 	.word	0x10210000
 800352c:	10120000 	.word	0x10120000
 8003530:	10110000 	.word	0x10110000
 8003534:	40021000 	.word	0x40021000
 8003538:	40010000 	.word	0x40010000
 800353c:	40010800 	.word	0x40010800
 8003540:	40010c00 	.word	0x40010c00
 8003544:	40011000 	.word	0x40011000
 8003548:	40011400 	.word	0x40011400
 800354c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003550:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <HAL_GPIO_Init+0x304>)
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	43db      	mvns	r3, r3
 8003558:	4909      	ldr	r1, [pc, #36]	; (8003580 <HAL_GPIO_Init+0x304>)
 800355a:	4013      	ands	r3, r2
 800355c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	3301      	adds	r3, #1
 8003562:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356a:	fa22 f303 	lsr.w	r3, r2, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	f47f ae8e 	bne.w	8003290 <HAL_GPIO_Init+0x14>
  }
}
 8003574:	bf00      	nop
 8003576:	bf00      	nop
 8003578:	372c      	adds	r7, #44	; 0x2c
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr
 8003580:	40010400 	.word	0x40010400

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035a0:	e003      	b.n	80035aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	041a      	lsls	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	611a      	str	r2, [r3, #16]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr

080035b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035be:	4b08      	ldr	r3, [pc, #32]	; (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d006      	beq.n	80035d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035ca:	4a05      	ldr	r2, [pc, #20]	; (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035d0:	88fb      	ldrh	r3, [r7, #6]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff f856 	bl	8002684 <HAL_GPIO_EXTI_Callback>
  }
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40010400 	.word	0x40010400

080035e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e12b      	b.n	800384e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d106      	bne.n	8003610 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7ff faae 	bl	8002b6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2224      	movs	r2, #36	; 0x24
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 0201 	bic.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003646:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003648:	f002 fa04 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
 800364c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	4a81      	ldr	r2, [pc, #516]	; (8003858 <HAL_I2C_Init+0x274>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d807      	bhi.n	8003668 <HAL_I2C_Init+0x84>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4a80      	ldr	r2, [pc, #512]	; (800385c <HAL_I2C_Init+0x278>)
 800365c:	4293      	cmp	r3, r2
 800365e:	bf94      	ite	ls
 8003660:	2301      	movls	r3, #1
 8003662:	2300      	movhi	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	e006      	b.n	8003676 <HAL_I2C_Init+0x92>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4a7d      	ldr	r2, [pc, #500]	; (8003860 <HAL_I2C_Init+0x27c>)
 800366c:	4293      	cmp	r3, r2
 800366e:	bf94      	ite	ls
 8003670:	2301      	movls	r3, #1
 8003672:	2300      	movhi	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0e7      	b.n	800384e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4a78      	ldr	r2, [pc, #480]	; (8003864 <HAL_I2C_Init+0x280>)
 8003682:	fba2 2303 	umull	r2, r3, r2, r3
 8003686:	0c9b      	lsrs	r3, r3, #18
 8003688:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	430a      	orrs	r2, r1
 800369c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a6a      	ldr	r2, [pc, #424]	; (8003858 <HAL_I2C_Init+0x274>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d802      	bhi.n	80036b8 <HAL_I2C_Init+0xd4>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	3301      	adds	r3, #1
 80036b6:	e009      	b.n	80036cc <HAL_I2C_Init+0xe8>
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036be:	fb02 f303 	mul.w	r3, r2, r3
 80036c2:	4a69      	ldr	r2, [pc, #420]	; (8003868 <HAL_I2C_Init+0x284>)
 80036c4:	fba2 2303 	umull	r2, r3, r2, r3
 80036c8:	099b      	lsrs	r3, r3, #6
 80036ca:	3301      	adds	r3, #1
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	430b      	orrs	r3, r1
 80036d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	495c      	ldr	r1, [pc, #368]	; (8003858 <HAL_I2C_Init+0x274>)
 80036e8:	428b      	cmp	r3, r1
 80036ea:	d819      	bhi.n	8003720 <HAL_I2C_Init+0x13c>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e59      	subs	r1, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80036fa:	1c59      	adds	r1, r3, #1
 80036fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003700:	400b      	ands	r3, r1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00a      	beq.n	800371c <HAL_I2C_Init+0x138>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	1e59      	subs	r1, r3, #1
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	fbb1 f3f3 	udiv	r3, r1, r3
 8003714:	3301      	adds	r3, #1
 8003716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371a:	e051      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 800371c:	2304      	movs	r3, #4
 800371e:	e04f      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d111      	bne.n	800374c <HAL_I2C_Init+0x168>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	1e58      	subs	r0, r3, #1
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6859      	ldr	r1, [r3, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	440b      	add	r3, r1
 8003736:	fbb0 f3f3 	udiv	r3, r0, r3
 800373a:	3301      	adds	r3, #1
 800373c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	e012      	b.n	8003772 <HAL_I2C_Init+0x18e>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1e58      	subs	r0, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	0099      	lsls	r1, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf0c      	ite	eq
 800376c:	2301      	moveq	r3, #1
 800376e:	2300      	movne	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_Init+0x196>
 8003776:	2301      	movs	r3, #1
 8003778:	e022      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10e      	bne.n	80037a0 <HAL_I2C_Init+0x1bc>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1e58      	subs	r0, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6859      	ldr	r1, [r3, #4]
 800378a:	460b      	mov	r3, r1
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	440b      	add	r3, r1
 8003790:	fbb0 f3f3 	udiv	r3, r0, r3
 8003794:	3301      	adds	r3, #1
 8003796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800379a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800379e:	e00f      	b.n	80037c0 <HAL_I2C_Init+0x1dc>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	1e58      	subs	r0, r3, #1
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6859      	ldr	r1, [r3, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	0099      	lsls	r1, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037b6:	3301      	adds	r3, #1
 80037b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	6809      	ldr	r1, [r1, #0]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69da      	ldr	r2, [r3, #28]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	430a      	orrs	r2, r1
 80037e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6911      	ldr	r1, [r2, #16]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	68d2      	ldr	r2, [r2, #12]
 80037fa:	4311      	orrs	r1, r2
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	430b      	orrs	r3, r1
 8003802:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695a      	ldr	r2, [r3, #20]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	430a      	orrs	r2, r1
 800381e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 0201 	orr.w	r2, r2, #1
 800382e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2220      	movs	r2, #32
 800383a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	000186a0 	.word	0x000186a0
 800385c:	001e847f 	.word	0x001e847f
 8003860:	003d08ff 	.word	0x003d08ff
 8003864:	431bde83 	.word	0x431bde83
 8003868:	10624dd3 	.word	0x10624dd3

0800386c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387e:	2b80      	cmp	r3, #128	; 0x80
 8003880:	d103      	bne.n	800388a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2200      	movs	r2, #0
 8003888:	611a      	str	r2, [r3, #16]
  }
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr

08003894 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af02      	add	r7, sp, #8
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	607a      	str	r2, [r7, #4]
 800389e:	461a      	mov	r2, r3
 80038a0:	460b      	mov	r3, r1
 80038a2:	817b      	strh	r3, [r7, #10]
 80038a4:	4613      	mov	r3, r2
 80038a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038a8:	f7ff fb34 	bl	8002f14 <HAL_GetTick>
 80038ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	f040 80e0 	bne.w	8003a7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2319      	movs	r3, #25
 80038c2:	2201      	movs	r2, #1
 80038c4:	4970      	ldr	r1, [pc, #448]	; (8003a88 <HAL_I2C_Master_Transmit+0x1f4>)
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f001 fa74 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038d2:	2302      	movs	r3, #2
 80038d4:	e0d3      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_I2C_Master_Transmit+0x50>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e0cc      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d007      	beq.n	800390a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0201 	orr.w	r2, r2, #1
 8003908:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003918:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2221      	movs	r2, #33	; 0x21
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2210      	movs	r2, #16
 8003926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	893a      	ldrh	r2, [r7, #8]
 800393a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4a50      	ldr	r2, [pc, #320]	; (8003a8c <HAL_I2C_Master_Transmit+0x1f8>)
 800394a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800394c:	8979      	ldrh	r1, [r7, #10]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	6a3a      	ldr	r2, [r7, #32]
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 ffa0 	bl	8004898 <I2C_MasterRequestWrite>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e08d      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003978:	e066      	b.n	8003a48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	6a39      	ldr	r1, [r7, #32]
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f001 fb32 	bl	8004fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	2b04      	cmp	r3, #4
 8003990:	d107      	bne.n	80039a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e06b      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	781a      	ldrb	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	3b01      	subs	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	d11b      	bne.n	8003a1c <HAL_I2C_Master_Transmit+0x188>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d017      	beq.n	8003a1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f0:	781a      	ldrb	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	6a39      	ldr	r1, [r7, #32]
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f001 fb29 	bl	8005078 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00d      	beq.n	8003a48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d107      	bne.n	8003a44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e01a      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d194      	bne.n	800397a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e000      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a7c:	2302      	movs	r3, #2
  }
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	00100002 	.word	0x00100002
 8003a8c:	ffff0000 	.word	0xffff0000

08003a90 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08c      	sub	sp, #48	; 0x30
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	607a      	str	r2, [r7, #4]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	817b      	strh	r3, [r7, #10]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003aa8:	f7ff fa34 	bl	8002f14 <HAL_GetTick>
 8003aac:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b20      	cmp	r3, #32
 8003ab8:	f040 824b 	bne.w	8003f52 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2319      	movs	r3, #25
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	497f      	ldr	r1, [pc, #508]	; (8003cc4 <HAL_I2C_Master_Receive+0x234>)
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f001 f974 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e23e      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_I2C_Master_Receive+0x54>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e237      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d007      	beq.n	8003b0a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0201 	orr.w	r2, r2, #1
 8003b08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2222      	movs	r2, #34	; 0x22
 8003b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2210      	movs	r2, #16
 8003b26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	893a      	ldrh	r2, [r7, #8]
 8003b3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4a5f      	ldr	r2, [pc, #380]	; (8003cc8 <HAL_I2C_Master_Receive+0x238>)
 8003b4a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b4c:	8979      	ldrh	r1, [r7, #10]
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 ff22 	bl	800499c <I2C_MasterRequestRead>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e1f8      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d113      	bne.n	8003b92 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	61fb      	str	r3, [r7, #28]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	61fb      	str	r3, [r7, #28]
 8003b7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	e1cc      	b.n	8003f2c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d11e      	bne.n	8003bd8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ba8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003baa:	b672      	cpsid	i
}
 8003bac:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bae:	2300      	movs	r3, #0
 8003bb0:	61bb      	str	r3, [r7, #24]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	61bb      	str	r3, [r7, #24]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	61bb      	str	r3, [r7, #24]
 8003bc2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bd2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bd4:	b662      	cpsie	i
}
 8003bd6:	e035      	b.n	8003c44 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d11e      	bne.n	8003c1e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bee:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bf0:	b672      	cpsid	i
}
 8003bf2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	617b      	str	r3, [r7, #20]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c18:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003c1a:	b662      	cpsie	i
}
 8003c1c:	e012      	b.n	8003c44 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c2e:	2300      	movs	r3, #0
 8003c30:	613b      	str	r3, [r7, #16]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	613b      	str	r3, [r7, #16]
 8003c42:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003c44:	e172      	b.n	8003f2c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	f200 811f 	bhi.w	8003e8e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d123      	bne.n	8003ca0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f001 fa53 	bl	8005108 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e173      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	3b01      	subs	r3, #1
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c9e:	e145      	b.n	8003f2c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d152      	bne.n	8003d4e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cae:	2200      	movs	r2, #0
 8003cb0:	4906      	ldr	r1, [pc, #24]	; (8003ccc <HAL_I2C_Master_Receive+0x23c>)
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f001 f87e 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d008      	beq.n	8003cd0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e148      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
 8003cc2:	bf00      	nop
 8003cc4:	00100002 	.word	0x00100002
 8003cc8:	ffff0000 	.word	0xffff0000
 8003ccc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003cd0:	b672      	cpsid	i
}
 8003cd2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ce2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	691a      	ldr	r2, [r3, #16]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	b2d2      	uxtb	r2, r2
 8003cf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	1c5a      	adds	r2, r3, #1
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d00:	3b01      	subs	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003d16:	b662      	cpsie	i
}
 8003d18:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d24:	b2d2      	uxtb	r2, r2
 8003d26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d4c:	e0ee      	b.n	8003f2c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d54:	2200      	movs	r2, #0
 8003d56:	4981      	ldr	r1, [pc, #516]	; (8003f5c <HAL_I2C_Master_Receive+0x4cc>)
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f001 f82b 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0f5      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d76:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d78:	b672      	cpsid	i
}
 8003d7a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003dae:	4b6c      	ldr	r3, [pc, #432]	; (8003f60 <HAL_I2C_Master_Receive+0x4d0>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	08db      	lsrs	r3, r3, #3
 8003db4:	4a6b      	ldr	r2, [pc, #428]	; (8003f64 <HAL_I2C_Master_Receive+0x4d4>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0a1a      	lsrs	r2, r3, #8
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	00da      	lsls	r2, r3, #3
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003dc8:	6a3b      	ldr	r3, [r7, #32]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003dce:	6a3b      	ldr	r3, [r7, #32]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d118      	bne.n	8003e06 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2220      	movs	r2, #32
 8003dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	f043 0220 	orr.w	r2, r3, #32
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003df6:	b662      	cpsie	i
}
 8003df8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e0a6      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d1d9      	bne.n	8003dc8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	691a      	ldr	r2, [r3, #16]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	b2d2      	uxtb	r2, r2
 8003e30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	1c5a      	adds	r2, r3, #1
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e56:	b662      	cpsie	i
}
 8003e58:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	691a      	ldr	r2, [r3, #16]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e64:	b2d2      	uxtb	r2, r2
 8003e66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e8c:	e04e      	b.n	8003f2c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e90:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f001 f938 	bl	8005108 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e058      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	691a      	ldr	r2, [r3, #16]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eac:	b2d2      	uxtb	r2, r2
 8003eae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	f003 0304 	and.w	r3, r3, #4
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d124      	bne.n	8003f2c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d107      	bne.n	8003efa <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ef8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	691a      	ldr	r2, [r3, #16]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f47f ae88 	bne.w	8003c46 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2220      	movs	r2, #32
 8003f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	e000      	b.n	8003f54 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003f52:	2302      	movs	r3, #2
  }
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3728      	adds	r7, #40	; 0x28
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	00010004 	.word	0x00010004
 8003f60:	2000003c 	.word	0x2000003c
 8003f64:	14f8b589 	.word	0x14f8b589

08003f68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b088      	sub	sp, #32
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	4608      	mov	r0, r1
 8003f72:	4611      	mov	r1, r2
 8003f74:	461a      	mov	r2, r3
 8003f76:	4603      	mov	r3, r0
 8003f78:	817b      	strh	r3, [r7, #10]
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	813b      	strh	r3, [r7, #8]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f82:	f7fe ffc7 	bl	8002f14 <HAL_GetTick>
 8003f86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	f040 80d9 	bne.w	8004148 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	2319      	movs	r3, #25
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	496d      	ldr	r1, [pc, #436]	; (8004154 <HAL_I2C_Mem_Write+0x1ec>)
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 ff07 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003fac:	2302      	movs	r3, #2
 8003fae:	e0cc      	b.n	800414a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d101      	bne.n	8003fbe <HAL_I2C_Mem_Write+0x56>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e0c5      	b.n	800414a <HAL_I2C_Mem_Write+0x1e2>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d007      	beq.n	8003fe4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0201 	orr.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ff2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2221      	movs	r2, #33	; 0x21
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2240      	movs	r2, #64	; 0x40
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6a3a      	ldr	r2, [r7, #32]
 800400e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004014:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401a:	b29a      	uxth	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4a4d      	ldr	r2, [pc, #308]	; (8004158 <HAL_I2C_Mem_Write+0x1f0>)
 8004024:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004026:	88f8      	ldrh	r0, [r7, #6]
 8004028:	893a      	ldrh	r2, [r7, #8]
 800402a:	8979      	ldrh	r1, [r7, #10]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	9301      	str	r3, [sp, #4]
 8004030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	4603      	mov	r3, r0
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 fd7e 	bl	8004b38 <I2C_RequestMemoryWrite>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d052      	beq.n	80040e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e081      	b.n	800414a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 ffcc 	bl	8004fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00d      	beq.n	8004072 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	2b04      	cmp	r3, #4
 800405c:	d107      	bne.n	800406e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800406c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06b      	b.n	800414a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	781a      	ldrb	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004098:	b29b      	uxth	r3, r3
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b04      	cmp	r3, #4
 80040ae:	d11b      	bne.n	80040e8 <HAL_I2C_Mem_Write+0x180>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d017      	beq.n	80040e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040bc:	781a      	ldrb	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040de:	b29b      	uxth	r3, r3
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1aa      	bne.n	8004046 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 ffbf 	bl	8005078 <I2C_WaitOnBTFFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004104:	2b04      	cmp	r3, #4
 8004106:	d107      	bne.n	8004118 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004116:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e016      	b.n	800414a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800412a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	e000      	b.n	800414a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004148:	2302      	movs	r3, #2
  }
}
 800414a:	4618      	mov	r0, r3
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	00100002 	.word	0x00100002
 8004158:	ffff0000 	.word	0xffff0000

0800415c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08a      	sub	sp, #40	; 0x28
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	607a      	str	r2, [r7, #4]
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	460b      	mov	r3, r1
 800416a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800416c:	f7fe fed2 	bl	8002f14 <HAL_GetTick>
 8004170:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004172:	2300      	movs	r3, #0
 8004174:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b20      	cmp	r3, #32
 8004180:	f040 8111 	bne.w	80043a6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	2319      	movs	r3, #25
 800418a:	2201      	movs	r2, #1
 800418c:	4988      	ldr	r1, [pc, #544]	; (80043b0 <HAL_I2C_IsDeviceReady+0x254>)
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 fe10 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800419a:	2302      	movs	r3, #2
 800419c:	e104      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_I2C_IsDeviceReady+0x50>
 80041a8:	2302      	movs	r3, #2
 80041aa:	e0fd      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d007      	beq.n	80041d2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f042 0201 	orr.w	r2, r2, #1
 80041d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2224      	movs	r2, #36	; 0x24
 80041e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4a70      	ldr	r2, [pc, #448]	; (80043b4 <HAL_I2C_IsDeviceReady+0x258>)
 80041f4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004204:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2200      	movs	r2, #0
 800420e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 fdce 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004228:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800422c:	d103      	bne.n	8004236 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004234:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e0b6      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800423a:	897b      	ldrh	r3, [r7, #10]
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004248:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800424a:	f7fe fe63 	bl	8002f14 <HAL_GetTick>
 800424e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b02      	cmp	r3, #2
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004274:	bf0c      	ite	eq
 8004276:	2301      	moveq	r3, #1
 8004278:	2300      	movne	r3, #0
 800427a:	b2db      	uxtb	r3, r3
 800427c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800427e:	e025      	b.n	80042cc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004280:	f7fe fe48 	bl	8002f14 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	429a      	cmp	r2, r3
 800428e:	d302      	bcc.n	8004296 <HAL_I2C_IsDeviceReady+0x13a>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	22a0      	movs	r2, #160	; 0xa0
 800429a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c2:	bf0c      	ite	eq
 80042c4:	2301      	moveq	r3, #1
 80042c6:	2300      	movne	r3, #0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2ba0      	cmp	r3, #160	; 0xa0
 80042d6:	d005      	beq.n	80042e4 <HAL_I2C_IsDeviceReady+0x188>
 80042d8:	7dfb      	ldrb	r3, [r7, #23]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d102      	bne.n	80042e4 <HAL_I2C_IsDeviceReady+0x188>
 80042de:	7dbb      	ldrb	r3, [r7, #22]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0cd      	beq.n	8004280 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d129      	bne.n	800434e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004308:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	613b      	str	r3, [r7, #16]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	2319      	movs	r3, #25
 8004326:	2201      	movs	r2, #1
 8004328:	4921      	ldr	r1, [pc, #132]	; (80043b0 <HAL_I2C_IsDeviceReady+0x254>)
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 fd42 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e036      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2220      	movs	r2, #32
 800433e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	e02c      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800435c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004366:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	2319      	movs	r3, #25
 800436e:	2201      	movs	r2, #1
 8004370:	490f      	ldr	r1, [pc, #60]	; (80043b0 <HAL_I2C_IsDeviceReady+0x254>)
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 fd1e 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e012      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	3301      	adds	r3, #1
 8004386:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	429a      	cmp	r2, r3
 800438e:	f4ff af32 	bcc.w	80041f6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2220      	movs	r2, #32
 8004396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80043a6:	2302      	movs	r3, #2
  }
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	00100002 	.word	0x00100002
 80043b4:	ffff0000 	.word	0xffff0000

080043b8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08a      	sub	sp, #40	; 0x28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80043d0:	2300      	movs	r3, #0
 80043d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043da:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	0a1b      	lsrs	r3, r3, #8
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d016      	beq.n	8004416 <HAL_I2C_ER_IRQHandler+0x5e>
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	0a1b      	lsrs	r3, r3, #8
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d010      	beq.n	8004416 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004404:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004414:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004416:	6a3b      	ldr	r3, [r7, #32]
 8004418:	0a5b      	lsrs	r3, r3, #9
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00e      	beq.n	8004440 <HAL_I2C_ER_IRQHandler+0x88>
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	0a1b      	lsrs	r3, r3, #8
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d008      	beq.n	8004440 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	f043 0302 	orr.w	r3, r3, #2
 8004434:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800443e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	0a9b      	lsrs	r3, r3, #10
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d03f      	beq.n	80044cc <HAL_I2C_ER_IRQHandler+0x114>
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	0a1b      	lsrs	r3, r3, #8
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d039      	beq.n	80044cc <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8004458:	7efb      	ldrb	r3, [r7, #27]
 800445a:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004460:	b29b      	uxth	r3, r3
 8004462:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800446a:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004470:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004472:	7ebb      	ldrb	r3, [r7, #26]
 8004474:	2b20      	cmp	r3, #32
 8004476:	d112      	bne.n	800449e <HAL_I2C_ER_IRQHandler+0xe6>
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10f      	bne.n	800449e <HAL_I2C_ER_IRQHandler+0xe6>
 800447e:	7cfb      	ldrb	r3, [r7, #19]
 8004480:	2b21      	cmp	r3, #33	; 0x21
 8004482:	d008      	beq.n	8004496 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004484:	7cfb      	ldrb	r3, [r7, #19]
 8004486:	2b29      	cmp	r3, #41	; 0x29
 8004488:	d005      	beq.n	8004496 <HAL_I2C_ER_IRQHandler+0xde>
 800448a:	7cfb      	ldrb	r3, [r7, #19]
 800448c:	2b28      	cmp	r3, #40	; 0x28
 800448e:	d106      	bne.n	800449e <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b21      	cmp	r3, #33	; 0x21
 8004494:	d103      	bne.n	800449e <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f858 	bl	800454c <I2C_Slave_AF>
 800449c:	e016      	b.n	80044cc <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044a6:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	f043 0304 	orr.w	r3, r3, #4
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044b0:	7efb      	ldrb	r3, [r7, #27]
 80044b2:	2b10      	cmp	r3, #16
 80044b4:	d002      	beq.n	80044bc <HAL_I2C_ER_IRQHandler+0x104>
 80044b6:	7efb      	ldrb	r3, [r7, #27]
 80044b8:	2b40      	cmp	r3, #64	; 0x40
 80044ba:	d107      	bne.n	80044cc <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ca:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	0adb      	lsrs	r3, r3, #11
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00e      	beq.n	80044f6 <HAL_I2C_ER_IRQHandler+0x13e>
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	0a1b      	lsrs	r3, r3, #8
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d008      	beq.n	80044f6 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80044e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e6:	f043 0308 	orr.w	r3, r3, #8
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80044f4:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80044f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d008      	beq.n	800450e <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	431a      	orrs	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f893 	bl	8004634 <I2C_ITError>
  }
}
 800450e:	bf00      	nop
 8004510:	3728      	adds	r7, #40	; 0x28
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	bc80      	pop	{r7}
 8004526:	4770      	bx	lr

08004528 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	bc80      	pop	{r7}
 8004538:	4770      	bx	lr

0800453a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	bc80      	pop	{r7}
 800454a:	4770      	bx	lr

0800454c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800455a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004560:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2b08      	cmp	r3, #8
 8004566:	d002      	beq.n	800456e <I2C_Slave_AF+0x22>
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2b20      	cmp	r3, #32
 800456c:	d129      	bne.n	80045c2 <I2C_Slave_AF+0x76>
 800456e:	7bfb      	ldrb	r3, [r7, #15]
 8004570:	2b28      	cmp	r3, #40	; 0x28
 8004572:	d126      	bne.n	80045c2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a2e      	ldr	r2, [pc, #184]	; (8004630 <I2C_Slave_AF+0xe4>)
 8004578:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004588:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004592:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7ff ffb4 	bl	8004528 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80045c0:	e031      	b.n	8004626 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80045c2:	7bfb      	ldrb	r3, [r7, #15]
 80045c4:	2b21      	cmp	r3, #33	; 0x21
 80045c6:	d129      	bne.n	800461c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a19      	ldr	r2, [pc, #100]	; (8004630 <I2C_Slave_AF+0xe4>)
 80045cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2221      	movs	r2, #33	; 0x21
 80045d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2220      	movs	r2, #32
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80045f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045fc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800460c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7ff f92c 	bl	800386c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7ff ff7e 	bl	8004516 <HAL_I2C_SlaveTxCpltCallback>
}
 800461a:	e004      	b.n	8004626 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004624:	615a      	str	r2, [r3, #20]
}
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	ffff0000 	.word	0xffff0000

08004634 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004642:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800464a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800464c:	7bbb      	ldrb	r3, [r7, #14]
 800464e:	2b10      	cmp	r3, #16
 8004650:	d002      	beq.n	8004658 <I2C_ITError+0x24>
 8004652:	7bbb      	ldrb	r3, [r7, #14]
 8004654:	2b40      	cmp	r3, #64	; 0x40
 8004656:	d10a      	bne.n	800466e <I2C_ITError+0x3a>
 8004658:	7bfb      	ldrb	r3, [r7, #15]
 800465a:	2b22      	cmp	r3, #34	; 0x22
 800465c:	d107      	bne.n	800466e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800466c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004674:	2b28      	cmp	r3, #40	; 0x28
 8004676:	d107      	bne.n	8004688 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2228      	movs	r2, #40	; 0x28
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004686:	e015      	b.n	80046b4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004696:	d00a      	beq.n	80046ae <I2C_ITError+0x7a>
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	2b60      	cmp	r3, #96	; 0x60
 800469c:	d007      	beq.n	80046ae <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2220      	movs	r2, #32
 80046a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046c2:	d162      	bne.n	800478a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046d2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d020      	beq.n	8004724 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e6:	4a6a      	ldr	r2, [pc, #424]	; (8004890 <I2C_ITError+0x25c>)
 80046e8:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fe fd4c 	bl	800318c <HAL_DMA_Abort_IT>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 8089 	beq.w	800480e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0201 	bic.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2220      	movs	r2, #32
 8004710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800471e:	4610      	mov	r0, r2
 8004720:	4798      	blx	r3
 8004722:	e074      	b.n	800480e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004728:	4a59      	ldr	r2, [pc, #356]	; (8004890 <I2C_ITError+0x25c>)
 800472a:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004730:	4618      	mov	r0, r3
 8004732:	f7fe fd2b 	bl	800318c <HAL_DMA_Abort_IT>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d068      	beq.n	800480e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004746:	2b40      	cmp	r3, #64	; 0x40
 8004748:	d10b      	bne.n	8004762 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	691a      	ldr	r2, [r3, #16]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004754:	b2d2      	uxtb	r2, r2
 8004756:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0201 	bic.w	r2, r2, #1
 8004770:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004784:	4610      	mov	r0, r2
 8004786:	4798      	blx	r3
 8004788:	e041      	b.n	800480e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b60      	cmp	r3, #96	; 0x60
 8004794:	d125      	bne.n	80047e2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ae:	2b40      	cmp	r3, #64	; 0x40
 80047b0:	d10b      	bne.n	80047ca <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	691a      	ldr	r2, [r3, #16]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	b2d2      	uxtb	r2, r2
 80047be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	1c5a      	adds	r2, r3, #1
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f022 0201 	bic.w	r2, r2, #1
 80047d8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7ff fead 	bl	800453a <HAL_I2C_AbortCpltCallback>
 80047e0:	e015      	b.n	800480e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ec:	2b40      	cmp	r3, #64	; 0x40
 80047ee:	d10b      	bne.n	8004808 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7fd ff67 	bl	80026dc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10e      	bne.n	800483c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004824:	2b00      	cmp	r3, #0
 8004826:	d109      	bne.n	800483c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800482e:	2b00      	cmp	r3, #0
 8004830:	d104      	bne.n	800483c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800484a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004852:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b04      	cmp	r3, #4
 800485e:	d113      	bne.n	8004888 <I2C_ITError+0x254>
 8004860:	7bfb      	ldrb	r3, [r7, #15]
 8004862:	2b28      	cmp	r3, #40	; 0x28
 8004864:	d110      	bne.n	8004888 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a0a      	ldr	r2, [pc, #40]	; (8004894 <I2C_ITError+0x260>)
 800486a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2220      	movs	r2, #32
 8004876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7ff fe50 	bl	8004528 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004888:	bf00      	nop
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	08004c65 	.word	0x08004c65
 8004894:	ffff0000 	.word	0xffff0000

08004898 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af02      	add	r7, sp, #8
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	607a      	str	r2, [r7, #4]
 80048a2:	603b      	str	r3, [r7, #0]
 80048a4:	460b      	mov	r3, r1
 80048a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b08      	cmp	r3, #8
 80048b2:	d006      	beq.n	80048c2 <I2C_MasterRequestWrite+0x2a>
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d003      	beq.n	80048c2 <I2C_MasterRequestWrite+0x2a>
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048c0:	d108      	bne.n	80048d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e00b      	b.n	80048ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d8:	2b12      	cmp	r3, #18
 80048da:	d107      	bne.n	80048ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80048f8:	68f8      	ldr	r0, [r7, #12]
 80048fa:	f000 fa5b 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00d      	beq.n	8004920 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004912:	d103      	bne.n	800491c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f44f 7200 	mov.w	r2, #512	; 0x200
 800491a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e035      	b.n	800498c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004928:	d108      	bne.n	800493c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800492a:	897b      	ldrh	r3, [r7, #10]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	461a      	mov	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004938:	611a      	str	r2, [r3, #16]
 800493a:	e01b      	b.n	8004974 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800493c:	897b      	ldrh	r3, [r7, #10]
 800493e:	11db      	asrs	r3, r3, #7
 8004940:	b2db      	uxtb	r3, r3
 8004942:	f003 0306 	and.w	r3, r3, #6
 8004946:	b2db      	uxtb	r3, r3
 8004948:	f063 030f 	orn	r3, r3, #15
 800494c:	b2da      	uxtb	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	490e      	ldr	r1, [pc, #56]	; (8004994 <I2C_MasterRequestWrite+0xfc>)
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 faa4 	bl	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e010      	b.n	800498c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800496a:	897b      	ldrh	r3, [r7, #10]
 800496c:	b2da      	uxtb	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	4907      	ldr	r1, [pc, #28]	; (8004998 <I2C_MasterRequestWrite+0x100>)
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 fa94 	bl	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	00010008 	.word	0x00010008
 8004998:	00010002 	.word	0x00010002

0800499c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b088      	sub	sp, #32
 80049a0:	af02      	add	r7, sp, #8
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	607a      	str	r2, [r7, #4]
 80049a6:	603b      	str	r3, [r7, #0]
 80049a8:	460b      	mov	r3, r1
 80049aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049c0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	2b08      	cmp	r3, #8
 80049c6:	d006      	beq.n	80049d6 <I2C_MasterRequestRead+0x3a>
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d003      	beq.n	80049d6 <I2C_MasterRequestRead+0x3a>
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80049d4:	d108      	bne.n	80049e8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	e00b      	b.n	8004a00 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ec:	2b11      	cmp	r3, #17
 80049ee:	d107      	bne.n	8004a00 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	9300      	str	r3, [sp, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 f9d1 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00d      	beq.n	8004a34 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a26:	d103      	bne.n	8004a30 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e079      	b.n	8004b28 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a3c:	d108      	bne.n	8004a50 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a3e:	897b      	ldrh	r3, [r7, #10]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	611a      	str	r2, [r3, #16]
 8004a4e:	e05f      	b.n	8004b10 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a50:	897b      	ldrh	r3, [r7, #10]
 8004a52:	11db      	asrs	r3, r3, #7
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	f003 0306 	and.w	r3, r3, #6
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	f063 030f 	orn	r3, r3, #15
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	4930      	ldr	r1, [pc, #192]	; (8004b30 <I2C_MasterRequestRead+0x194>)
 8004a6e:	68f8      	ldr	r0, [r7, #12]
 8004a70:	f000 fa1a 	bl	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e054      	b.n	8004b28 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004a7e:	897b      	ldrh	r3, [r7, #10]
 8004a80:	b2da      	uxtb	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	4929      	ldr	r1, [pc, #164]	; (8004b34 <I2C_MasterRequestRead+0x198>)
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 fa0a 	bl	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d001      	beq.n	8004a9e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e044      	b.n	8004b28 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	613b      	str	r3, [r7, #16]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	613b      	str	r3, [r7, #16]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	613b      	str	r3, [r7, #16]
 8004ab2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ac2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 f96f 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00d      	beq.n	8004af8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004aea:	d103      	bne.n	8004af4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004af2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e017      	b.n	8004b28 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004af8:	897b      	ldrh	r3, [r7, #10]
 8004afa:	11db      	asrs	r3, r3, #7
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	f003 0306 	and.w	r3, r3, #6
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f063 030e 	orn	r3, r3, #14
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	4907      	ldr	r1, [pc, #28]	; (8004b34 <I2C_MasterRequestRead+0x198>)
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 f9c6 	bl	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e000      	b.n	8004b28 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	00010008 	.word	0x00010008
 8004b34:	00010002 	.word	0x00010002

08004b38 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af02      	add	r7, sp, #8
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	4608      	mov	r0, r1
 8004b42:	4611      	mov	r1, r2
 8004b44:	461a      	mov	r2, r3
 8004b46:	4603      	mov	r3, r0
 8004b48:	817b      	strh	r3, [r7, #10]
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	813b      	strh	r3, [r7, #8]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	6a3b      	ldr	r3, [r7, #32]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 f920 	bl	8004db4 <I2C_WaitOnFlagUntilTimeout>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00d      	beq.n	8004b96 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b88:	d103      	bne.n	8004b92 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e05f      	b.n	8004c56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b96:	897b      	ldrh	r3, [r7, #10]
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ba4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba8:	6a3a      	ldr	r2, [r7, #32]
 8004baa:	492d      	ldr	r1, [pc, #180]	; (8004c60 <I2C_RequestMemoryWrite+0x128>)
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f97b 	bl	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e04c      	b.n	8004c56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd4:	6a39      	ldr	r1, [r7, #32]
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 fa06 	bl	8004fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00d      	beq.n	8004bfe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	d107      	bne.n	8004bfa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bf8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e02b      	b.n	8004c56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bfe:	88fb      	ldrh	r3, [r7, #6]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d105      	bne.n	8004c10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c04:	893b      	ldrh	r3, [r7, #8]
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	611a      	str	r2, [r3, #16]
 8004c0e:	e021      	b.n	8004c54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c10:	893b      	ldrh	r3, [r7, #8]
 8004c12:	0a1b      	lsrs	r3, r3, #8
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c20:	6a39      	ldr	r1, [r7, #32]
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 f9e0 	bl	8004fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d107      	bne.n	8004c46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e005      	b.n	8004c56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c4a:	893b      	ldrh	r3, [r7, #8]
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3718      	adds	r7, #24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	00010002 	.word	0x00010002

08004c64 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c74:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c7c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c7e:	4b4b      	ldr	r3, [pc, #300]	; (8004dac <I2C_DMAAbort+0x148>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	08db      	lsrs	r3, r3, #3
 8004c84:	4a4a      	ldr	r2, [pc, #296]	; (8004db0 <I2C_DMAAbort+0x14c>)
 8004c86:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8a:	0a1a      	lsrs	r2, r3, #8
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	00da      	lsls	r2, r3, #3
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d106      	bne.n	8004cac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	f043 0220 	orr.w	r2, r3, #32
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004caa:	e00a      	b.n	8004cc2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cc0:	d0ea      	beq.n	8004c98 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cce:	2200      	movs	r2, #0
 8004cd0:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cde:	2200      	movs	r2, #0
 8004ce0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cf0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d003      	beq.n	8004d08 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d04:	2200      	movs	r2, #0
 8004d06:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d003      	beq.n	8004d18 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d14:	2200      	movs	r2, #0
 8004d16:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f022 0201 	bic.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b60      	cmp	r3, #96	; 0x60
 8004d32:	d10e      	bne.n	8004d52 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	2200      	movs	r2, #0
 8004d48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d4a:	6978      	ldr	r0, [r7, #20]
 8004d4c:	f7ff fbf5 	bl	800453a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d50:	e027      	b.n	8004da2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d52:	7cfb      	ldrb	r3, [r7, #19]
 8004d54:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d58:	2b28      	cmp	r3, #40	; 0x28
 8004d5a:	d117      	bne.n	8004d8c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 0201 	orr.w	r2, r2, #1
 8004d6a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d7a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2228      	movs	r2, #40	; 0x28
 8004d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d8a:	e007      	b.n	8004d9c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004d9c:	6978      	ldr	r0, [r7, #20]
 8004d9e:	f7fd fc9d 	bl	80026dc <HAL_I2C_ErrorCallback>
}
 8004da2:	bf00      	nop
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	2000003c 	.word	0x2000003c
 8004db0:	14f8b589 	.word	0x14f8b589

08004db4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	603b      	str	r3, [r7, #0]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dc4:	e048      	b.n	8004e58 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dcc:	d044      	beq.n	8004e58 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dce:	f7fe f8a1 	bl	8002f14 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d302      	bcc.n	8004de4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d139      	bne.n	8004e58 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	0c1b      	lsrs	r3, r3, #16
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d10d      	bne.n	8004e0a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	43da      	mvns	r2, r3
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	bf0c      	ite	eq
 8004e00:	2301      	moveq	r3, #1
 8004e02:	2300      	movne	r3, #0
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	461a      	mov	r2, r3
 8004e08:	e00c      	b.n	8004e24 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	43da      	mvns	r2, r3
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	4013      	ands	r3, r2
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bf0c      	ite	eq
 8004e1c:	2301      	moveq	r3, #1
 8004e1e:	2300      	movne	r3, #0
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	461a      	mov	r2, r3
 8004e24:	79fb      	ldrb	r3, [r7, #7]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d116      	bne.n	8004e58 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2220      	movs	r2, #32
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e44:	f043 0220 	orr.w	r2, r3, #32
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e023      	b.n	8004ea0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	0c1b      	lsrs	r3, r3, #16
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d10d      	bne.n	8004e7e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	695b      	ldr	r3, [r3, #20]
 8004e68:	43da      	mvns	r2, r3
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	bf0c      	ite	eq
 8004e74:	2301      	moveq	r3, #1
 8004e76:	2300      	movne	r3, #0
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	e00c      	b.n	8004e98 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	43da      	mvns	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	bf0c      	ite	eq
 8004e90:	2301      	moveq	r3, #1
 8004e92:	2300      	movne	r3, #0
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
 8004e98:	79fb      	ldrb	r3, [r7, #7]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d093      	beq.n	8004dc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
 8004eb4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eb6:	e071      	b.n	8004f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ec6:	d123      	bne.n	8004f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ed6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ee0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efc:	f043 0204 	orr.w	r2, r3, #4
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e067      	b.n	8004fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f16:	d041      	beq.n	8004f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f18:	f7fd fffc 	bl	8002f14 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d302      	bcc.n	8004f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d136      	bne.n	8004f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	0c1b      	lsrs	r3, r3, #16
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d10c      	bne.n	8004f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	43da      	mvns	r2, r3
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	4013      	ands	r3, r2
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	bf14      	ite	ne
 8004f4a:	2301      	movne	r3, #1
 8004f4c:	2300      	moveq	r3, #0
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	e00b      	b.n	8004f6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	43da      	mvns	r2, r3
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	bf14      	ite	ne
 8004f64:	2301      	movne	r3, #1
 8004f66:	2300      	moveq	r3, #0
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d016      	beq.n	8004f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2220      	movs	r2, #32
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	f043 0220 	orr.w	r2, r3, #32
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e021      	b.n	8004fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	0c1b      	lsrs	r3, r3, #16
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d10c      	bne.n	8004fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695b      	ldr	r3, [r3, #20]
 8004fac:	43da      	mvns	r2, r3
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bf14      	ite	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2300      	moveq	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	e00b      	b.n	8004fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	43da      	mvns	r2, r3
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	bf14      	ite	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	2300      	moveq	r3, #0
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f47f af6d 	bne.w	8004eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ff4:	e034      	b.n	8005060 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f8e3 	bl	80051c2 <I2C_IsAcknowledgeFailed>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e034      	b.n	8005070 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800500c:	d028      	beq.n	8005060 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800500e:	f7fd ff81 	bl	8002f14 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	429a      	cmp	r2, r3
 800501c:	d302      	bcc.n	8005024 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d11d      	bne.n	8005060 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502e:	2b80      	cmp	r3, #128	; 0x80
 8005030:	d016      	beq.n	8005060 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504c:	f043 0220 	orr.w	r2, r3, #32
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e007      	b.n	8005070 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800506a:	2b80      	cmp	r3, #128	; 0x80
 800506c:	d1c3      	bne.n	8004ff6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005084:	e034      	b.n	80050f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f89b 	bl	80051c2 <I2C_IsAcknowledgeFailed>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e034      	b.n	8005100 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800509c:	d028      	beq.n	80050f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509e:	f7fd ff39 	bl	8002f14 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d302      	bcc.n	80050b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d11d      	bne.n	80050f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d016      	beq.n	80050f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050dc:	f043 0220 	orr.w	r2, r3, #32
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e007      	b.n	8005100 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	f003 0304 	and.w	r3, r3, #4
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	d1c3      	bne.n	8005086 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005114:	e049      	b.n	80051aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	2b10      	cmp	r3, #16
 8005122:	d119      	bne.n	8005158 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f06f 0210 	mvn.w	r2, #16
 800512c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2220      	movs	r2, #32
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e030      	b.n	80051ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005158:	f7fd fedc 	bl	8002f14 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	429a      	cmp	r2, r3
 8005166:	d302      	bcc.n	800516e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d11d      	bne.n	80051aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005178:	2b40      	cmp	r3, #64	; 0x40
 800517a:	d016      	beq.n	80051aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2220      	movs	r2, #32
 8005186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005196:	f043 0220 	orr.w	r2, r3, #32
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e007      	b.n	80051ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b4:	2b40      	cmp	r3, #64	; 0x40
 80051b6:	d1ae      	bne.n	8005116 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051d8:	d11b      	bne.n	8005212 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051e2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2220      	movs	r2, #32
 80051ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	f043 0204 	orr.w	r2, r3, #4
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	bc80      	pop	{r7}
 800521c:	4770      	bx	lr

0800521e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e034      	b.n	800529a <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005238:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f245 5255 	movw	r2, #21845	; 0x5555
 8005242:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6852      	ldr	r2, [r2, #4]
 800524c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	6892      	ldr	r2, [r2, #8]
 8005256:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005258:	f7fd fe5c 	bl	8002f14 <HAL_GetTick>
 800525c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800525e:	e00f      	b.n	8005280 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005260:	f7fd fe58 	bl	8002f14 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b27      	cmp	r3, #39	; 0x27
 800526c:	d908      	bls.n	8005280 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	f003 0303 	and.w	r3, r3, #3
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e00c      	b.n	800529a <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f003 0303 	and.w	r3, r3, #3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1e8      	bne.n	8005260 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005296:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80052b2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr

080052c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b086      	sub	sp, #24
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e272      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 8087 	beq.w	80053ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80052e0:	4b92      	ldr	r3, [pc, #584]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f003 030c 	and.w	r3, r3, #12
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d00c      	beq.n	8005306 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80052ec:	4b8f      	ldr	r3, [pc, #572]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f003 030c 	and.w	r3, r3, #12
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d112      	bne.n	800531e <HAL_RCC_OscConfig+0x5e>
 80052f8:	4b8c      	ldr	r3, [pc, #560]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005300:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005304:	d10b      	bne.n	800531e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005306:	4b89      	ldr	r3, [pc, #548]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d06c      	beq.n	80053ec <HAL_RCC_OscConfig+0x12c>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d168      	bne.n	80053ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e24c      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005326:	d106      	bne.n	8005336 <HAL_RCC_OscConfig+0x76>
 8005328:	4b80      	ldr	r3, [pc, #512]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a7f      	ldr	r2, [pc, #508]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 800532e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	e02e      	b.n	8005394 <HAL_RCC_OscConfig+0xd4>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10c      	bne.n	8005358 <HAL_RCC_OscConfig+0x98>
 800533e:	4b7b      	ldr	r3, [pc, #492]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a7a      	ldr	r2, [pc, #488]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	4b78      	ldr	r3, [pc, #480]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a77      	ldr	r2, [pc, #476]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005350:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	e01d      	b.n	8005394 <HAL_RCC_OscConfig+0xd4>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005360:	d10c      	bne.n	800537c <HAL_RCC_OscConfig+0xbc>
 8005362:	4b72      	ldr	r3, [pc, #456]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a71      	ldr	r2, [pc, #452]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	4b6f      	ldr	r3, [pc, #444]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a6e      	ldr	r2, [pc, #440]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005378:	6013      	str	r3, [r2, #0]
 800537a:	e00b      	b.n	8005394 <HAL_RCC_OscConfig+0xd4>
 800537c:	4b6b      	ldr	r3, [pc, #428]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a6a      	ldr	r2, [pc, #424]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005386:	6013      	str	r3, [r2, #0]
 8005388:	4b68      	ldr	r3, [pc, #416]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a67      	ldr	r2, [pc, #412]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 800538e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005392:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d013      	beq.n	80053c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539c:	f7fd fdba 	bl	8002f14 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053a4:	f7fd fdb6 	bl	8002f14 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b64      	cmp	r3, #100	; 0x64
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e200      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053b6:	4b5d      	ldr	r3, [pc, #372]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0f0      	beq.n	80053a4 <HAL_RCC_OscConfig+0xe4>
 80053c2:	e014      	b.n	80053ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c4:	f7fd fda6 	bl	8002f14 <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ca:	e008      	b.n	80053de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053cc:	f7fd fda2 	bl	8002f14 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b64      	cmp	r3, #100	; 0x64
 80053d8:	d901      	bls.n	80053de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e1ec      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053de:	4b53      	ldr	r3, [pc, #332]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f0      	bne.n	80053cc <HAL_RCC_OscConfig+0x10c>
 80053ea:	e000      	b.n	80053ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d063      	beq.n	80054c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053fa:	4b4c      	ldr	r3, [pc, #304]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f003 030c 	and.w	r3, r3, #12
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00b      	beq.n	800541e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005406:	4b49      	ldr	r3, [pc, #292]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f003 030c 	and.w	r3, r3, #12
 800540e:	2b08      	cmp	r3, #8
 8005410:	d11c      	bne.n	800544c <HAL_RCC_OscConfig+0x18c>
 8005412:	4b46      	ldr	r3, [pc, #280]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d116      	bne.n	800544c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800541e:	4b43      	ldr	r3, [pc, #268]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <HAL_RCC_OscConfig+0x176>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d001      	beq.n	8005436 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e1c0      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005436:	4b3d      	ldr	r3, [pc, #244]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	4939      	ldr	r1, [pc, #228]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005446:	4313      	orrs	r3, r2
 8005448:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800544a:	e03a      	b.n	80054c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d020      	beq.n	8005496 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005454:	4b36      	ldr	r3, [pc, #216]	; (8005530 <HAL_RCC_OscConfig+0x270>)
 8005456:	2201      	movs	r2, #1
 8005458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800545a:	f7fd fd5b 	bl	8002f14 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005460:	e008      	b.n	8005474 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005462:	f7fd fd57 	bl	8002f14 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d901      	bls.n	8005474 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e1a1      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005474:	4b2d      	ldr	r3, [pc, #180]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0302 	and.w	r3, r3, #2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d0f0      	beq.n	8005462 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005480:	4b2a      	ldr	r3, [pc, #168]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	4927      	ldr	r1, [pc, #156]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 8005490:	4313      	orrs	r3, r2
 8005492:	600b      	str	r3, [r1, #0]
 8005494:	e015      	b.n	80054c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005496:	4b26      	ldr	r3, [pc, #152]	; (8005530 <HAL_RCC_OscConfig+0x270>)
 8005498:	2200      	movs	r2, #0
 800549a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549c:	f7fd fd3a 	bl	8002f14 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a4:	f7fd fd36 	bl	8002f14 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e180      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054b6:	4b1d      	ldr	r3, [pc, #116]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1f0      	bne.n	80054a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0308 	and.w	r3, r3, #8
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d03a      	beq.n	8005544 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d019      	beq.n	800550a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054d6:	4b17      	ldr	r3, [pc, #92]	; (8005534 <HAL_RCC_OscConfig+0x274>)
 80054d8:	2201      	movs	r2, #1
 80054da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054dc:	f7fd fd1a 	bl	8002f14 <HAL_GetTick>
 80054e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054e2:	e008      	b.n	80054f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e4:	f7fd fd16 	bl	8002f14 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e160      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054f6:	4b0d      	ldr	r3, [pc, #52]	; (800552c <HAL_RCC_OscConfig+0x26c>)
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0f0      	beq.n	80054e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005502:	2001      	movs	r0, #1
 8005504:	f000 faba 	bl	8005a7c <RCC_Delay>
 8005508:	e01c      	b.n	8005544 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800550a:	4b0a      	ldr	r3, [pc, #40]	; (8005534 <HAL_RCC_OscConfig+0x274>)
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005510:	f7fd fd00 	bl	8002f14 <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005516:	e00f      	b.n	8005538 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005518:	f7fd fcfc 	bl	8002f14 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d908      	bls.n	8005538 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e146      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
 800552a:	bf00      	nop
 800552c:	40021000 	.word	0x40021000
 8005530:	42420000 	.word	0x42420000
 8005534:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005538:	4b92      	ldr	r3, [pc, #584]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e9      	bne.n	8005518 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 80a6 	beq.w	800569e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005552:	2300      	movs	r3, #0
 8005554:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005556:	4b8b      	ldr	r3, [pc, #556]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10d      	bne.n	800557e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005562:	4b88      	ldr	r3, [pc, #544]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	4a87      	ldr	r2, [pc, #540]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800556c:	61d3      	str	r3, [r2, #28]
 800556e:	4b85      	ldr	r3, [pc, #532]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005570:	69db      	ldr	r3, [r3, #28]
 8005572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005576:	60bb      	str	r3, [r7, #8]
 8005578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800557a:	2301      	movs	r3, #1
 800557c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557e:	4b82      	ldr	r3, [pc, #520]	; (8005788 <HAL_RCC_OscConfig+0x4c8>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d118      	bne.n	80055bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800558a:	4b7f      	ldr	r3, [pc, #508]	; (8005788 <HAL_RCC_OscConfig+0x4c8>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a7e      	ldr	r2, [pc, #504]	; (8005788 <HAL_RCC_OscConfig+0x4c8>)
 8005590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005596:	f7fd fcbd 	bl	8002f14 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800559c:	e008      	b.n	80055b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800559e:	f7fd fcb9 	bl	8002f14 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b64      	cmp	r3, #100	; 0x64
 80055aa:	d901      	bls.n	80055b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e103      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b0:	4b75      	ldr	r3, [pc, #468]	; (8005788 <HAL_RCC_OscConfig+0x4c8>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0f0      	beq.n	800559e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d106      	bne.n	80055d2 <HAL_RCC_OscConfig+0x312>
 80055c4:	4b6f      	ldr	r3, [pc, #444]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	4a6e      	ldr	r2, [pc, #440]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055ca:	f043 0301 	orr.w	r3, r3, #1
 80055ce:	6213      	str	r3, [r2, #32]
 80055d0:	e02d      	b.n	800562e <HAL_RCC_OscConfig+0x36e>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCC_OscConfig+0x334>
 80055da:	4b6a      	ldr	r3, [pc, #424]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	4a69      	ldr	r2, [pc, #420]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055e0:	f023 0301 	bic.w	r3, r3, #1
 80055e4:	6213      	str	r3, [r2, #32]
 80055e6:	4b67      	ldr	r3, [pc, #412]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	4a66      	ldr	r2, [pc, #408]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055ec:	f023 0304 	bic.w	r3, r3, #4
 80055f0:	6213      	str	r3, [r2, #32]
 80055f2:	e01c      	b.n	800562e <HAL_RCC_OscConfig+0x36e>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	2b05      	cmp	r3, #5
 80055fa:	d10c      	bne.n	8005616 <HAL_RCC_OscConfig+0x356>
 80055fc:	4b61      	ldr	r3, [pc, #388]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80055fe:	6a1b      	ldr	r3, [r3, #32]
 8005600:	4a60      	ldr	r2, [pc, #384]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005602:	f043 0304 	orr.w	r3, r3, #4
 8005606:	6213      	str	r3, [r2, #32]
 8005608:	4b5e      	ldr	r3, [pc, #376]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	4a5d      	ldr	r2, [pc, #372]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 800560e:	f043 0301 	orr.w	r3, r3, #1
 8005612:	6213      	str	r3, [r2, #32]
 8005614:	e00b      	b.n	800562e <HAL_RCC_OscConfig+0x36e>
 8005616:	4b5b      	ldr	r3, [pc, #364]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	4a5a      	ldr	r2, [pc, #360]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 800561c:	f023 0301 	bic.w	r3, r3, #1
 8005620:	6213      	str	r3, [r2, #32]
 8005622:	4b58      	ldr	r3, [pc, #352]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	4a57      	ldr	r2, [pc, #348]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005628:	f023 0304 	bic.w	r3, r3, #4
 800562c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d015      	beq.n	8005662 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005636:	f7fd fc6d 	bl	8002f14 <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800563c:	e00a      	b.n	8005654 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800563e:	f7fd fc69 	bl	8002f14 <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	f241 3288 	movw	r2, #5000	; 0x1388
 800564c:	4293      	cmp	r3, r2
 800564e:	d901      	bls.n	8005654 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e0b1      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005654:	4b4b      	ldr	r3, [pc, #300]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0ee      	beq.n	800563e <HAL_RCC_OscConfig+0x37e>
 8005660:	e014      	b.n	800568c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005662:	f7fd fc57 	bl	8002f14 <HAL_GetTick>
 8005666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005668:	e00a      	b.n	8005680 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566a:	f7fd fc53 	bl	8002f14 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	f241 3288 	movw	r2, #5000	; 0x1388
 8005678:	4293      	cmp	r3, r2
 800567a:	d901      	bls.n	8005680 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e09b      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005680:	4b40      	ldr	r3, [pc, #256]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1ee      	bne.n	800566a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800568c:	7dfb      	ldrb	r3, [r7, #23]
 800568e:	2b01      	cmp	r3, #1
 8005690:	d105      	bne.n	800569e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005692:	4b3c      	ldr	r3, [pc, #240]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	4a3b      	ldr	r2, [pc, #236]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005698:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800569c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 8087 	beq.w	80057b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056a8:	4b36      	ldr	r3, [pc, #216]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f003 030c 	and.w	r3, r3, #12
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	d061      	beq.n	8005778 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d146      	bne.n	800574a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056bc:	4b33      	ldr	r3, [pc, #204]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 80056be:	2200      	movs	r2, #0
 80056c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c2:	f7fd fc27 	bl	8002f14 <HAL_GetTick>
 80056c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056c8:	e008      	b.n	80056dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ca:	f7fd fc23 	bl	8002f14 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e06d      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056dc:	4b29      	ldr	r3, [pc, #164]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1f0      	bne.n	80056ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f0:	d108      	bne.n	8005704 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80056f2:	4b24      	ldr	r3, [pc, #144]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	4921      	ldr	r1, [pc, #132]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005700:	4313      	orrs	r3, r2
 8005702:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005704:	4b1f      	ldr	r3, [pc, #124]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a19      	ldr	r1, [r3, #32]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005714:	430b      	orrs	r3, r1
 8005716:	491b      	ldr	r1, [pc, #108]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 8005718:	4313      	orrs	r3, r2
 800571a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800571c:	4b1b      	ldr	r3, [pc, #108]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 800571e:	2201      	movs	r2, #1
 8005720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005722:	f7fd fbf7 	bl	8002f14 <HAL_GetTick>
 8005726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005728:	e008      	b.n	800573c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800572a:	f7fd fbf3 	bl	8002f14 <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e03d      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800573c:	4b11      	ldr	r3, [pc, #68]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0f0      	beq.n	800572a <HAL_RCC_OscConfig+0x46a>
 8005748:	e035      	b.n	80057b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800574a:	4b10      	ldr	r3, [pc, #64]	; (800578c <HAL_RCC_OscConfig+0x4cc>)
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005750:	f7fd fbe0 	bl	8002f14 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005758:	f7fd fbdc 	bl	8002f14 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e026      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800576a:	4b06      	ldr	r3, [pc, #24]	; (8005784 <HAL_RCC_OscConfig+0x4c4>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x498>
 8005776:	e01e      	b.n	80057b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	69db      	ldr	r3, [r3, #28]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d107      	bne.n	8005790 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e019      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
 8005784:	40021000 	.word	0x40021000
 8005788:	40007000 	.word	0x40007000
 800578c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005790:	4b0b      	ldr	r3, [pc, #44]	; (80057c0 <HAL_RCC_OscConfig+0x500>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d106      	bne.n	80057b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d001      	beq.n	80057b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	40021000 	.word	0x40021000

080057c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e0d0      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057d8:	4b6a      	ldr	r3, [pc, #424]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0307 	and.w	r3, r3, #7
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d910      	bls.n	8005808 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057e6:	4b67      	ldr	r3, [pc, #412]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 0207 	bic.w	r2, r3, #7
 80057ee:	4965      	ldr	r1, [pc, #404]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057f6:	4b63      	ldr	r3, [pc, #396]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0307 	and.w	r3, r3, #7
 80057fe:	683a      	ldr	r2, [r7, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d001      	beq.n	8005808 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e0b8      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d020      	beq.n	8005856 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0304 	and.w	r3, r3, #4
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005820:	4b59      	ldr	r3, [pc, #356]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	4a58      	ldr	r2, [pc, #352]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005826:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800582a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005838:	4b53      	ldr	r3, [pc, #332]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	4a52      	ldr	r2, [pc, #328]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 800583e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005842:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005844:	4b50      	ldr	r3, [pc, #320]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	494d      	ldr	r1, [pc, #308]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005852:	4313      	orrs	r3, r2
 8005854:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	d040      	beq.n	80058e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d107      	bne.n	800587a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800586a:	4b47      	ldr	r3, [pc, #284]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d115      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e07f      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2b02      	cmp	r3, #2
 8005880:	d107      	bne.n	8005892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005882:	4b41      	ldr	r3, [pc, #260]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d109      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e073      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005892:	4b3d      	ldr	r3, [pc, #244]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e06b      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058a2:	4b39      	ldr	r3, [pc, #228]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f023 0203 	bic.w	r2, r3, #3
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4936      	ldr	r1, [pc, #216]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058b4:	f7fd fb2e 	bl	8002f14 <HAL_GetTick>
 80058b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ba:	e00a      	b.n	80058d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058bc:	f7fd fb2a 	bl	8002f14 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e053      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058d2:	4b2d      	ldr	r3, [pc, #180]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f003 020c 	and.w	r2, r3, #12
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d1eb      	bne.n	80058bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058e4:	4b27      	ldr	r3, [pc, #156]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0307 	and.w	r3, r3, #7
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d210      	bcs.n	8005914 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058f2:	4b24      	ldr	r3, [pc, #144]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f023 0207 	bic.w	r2, r3, #7
 80058fa:	4922      	ldr	r1, [pc, #136]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	4313      	orrs	r3, r2
 8005900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005902:	4b20      	ldr	r3, [pc, #128]	; (8005984 <HAL_RCC_ClockConfig+0x1c0>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	683a      	ldr	r2, [r7, #0]
 800590c:	429a      	cmp	r2, r3
 800590e:	d001      	beq.n	8005914 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e032      	b.n	800597a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0304 	and.w	r3, r3, #4
 800591c:	2b00      	cmp	r3, #0
 800591e:	d008      	beq.n	8005932 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005920:	4b19      	ldr	r3, [pc, #100]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	4916      	ldr	r1, [pc, #88]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 800592e:	4313      	orrs	r3, r2
 8005930:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b00      	cmp	r3, #0
 800593c:	d009      	beq.n	8005952 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800593e:	4b12      	ldr	r3, [pc, #72]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	00db      	lsls	r3, r3, #3
 800594c:	490e      	ldr	r1, [pc, #56]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 800594e:	4313      	orrs	r3, r2
 8005950:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005952:	f000 f821 	bl	8005998 <HAL_RCC_GetSysClockFreq>
 8005956:	4602      	mov	r2, r0
 8005958:	4b0b      	ldr	r3, [pc, #44]	; (8005988 <HAL_RCC_ClockConfig+0x1c4>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	091b      	lsrs	r3, r3, #4
 800595e:	f003 030f 	and.w	r3, r3, #15
 8005962:	490a      	ldr	r1, [pc, #40]	; (800598c <HAL_RCC_ClockConfig+0x1c8>)
 8005964:	5ccb      	ldrb	r3, [r1, r3]
 8005966:	fa22 f303 	lsr.w	r3, r2, r3
 800596a:	4a09      	ldr	r2, [pc, #36]	; (8005990 <HAL_RCC_ClockConfig+0x1cc>)
 800596c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800596e:	4b09      	ldr	r3, [pc, #36]	; (8005994 <HAL_RCC_ClockConfig+0x1d0>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4618      	mov	r0, r3
 8005974:	f7fd fa8c 	bl	8002e90 <HAL_InitTick>

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3710      	adds	r7, #16
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	40022000 	.word	0x40022000
 8005988:	40021000 	.word	0x40021000
 800598c:	08007b24 	.word	0x08007b24
 8005990:	2000003c 	.word	0x2000003c
 8005994:	20000040 	.word	0x20000040

08005998 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005998:	b480      	push	{r7}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	60fb      	str	r3, [r7, #12]
 80059a2:	2300      	movs	r3, #0
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	2300      	movs	r3, #0
 80059a8:	617b      	str	r3, [r7, #20]
 80059aa:	2300      	movs	r3, #0
 80059ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80059b2:	4b1e      	ldr	r3, [pc, #120]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x94>)
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f003 030c 	and.w	r3, r3, #12
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d002      	beq.n	80059c8 <HAL_RCC_GetSysClockFreq+0x30>
 80059c2:	2b08      	cmp	r3, #8
 80059c4:	d003      	beq.n	80059ce <HAL_RCC_GetSysClockFreq+0x36>
 80059c6:	e027      	b.n	8005a18 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80059c8:	4b19      	ldr	r3, [pc, #100]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x98>)
 80059ca:	613b      	str	r3, [r7, #16]
      break;
 80059cc:	e027      	b.n	8005a1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	0c9b      	lsrs	r3, r3, #18
 80059d2:	f003 030f 	and.w	r3, r3, #15
 80059d6:	4a17      	ldr	r2, [pc, #92]	; (8005a34 <HAL_RCC_GetSysClockFreq+0x9c>)
 80059d8:	5cd3      	ldrb	r3, [r2, r3]
 80059da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d010      	beq.n	8005a08 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80059e6:	4b11      	ldr	r3, [pc, #68]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x94>)
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	0c5b      	lsrs	r3, r3, #17
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	4a11      	ldr	r2, [pc, #68]	; (8005a38 <HAL_RCC_GetSysClockFreq+0xa0>)
 80059f2:	5cd3      	ldrb	r3, [r2, r3]
 80059f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a0d      	ldr	r2, [pc, #52]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x98>)
 80059fa:	fb03 f202 	mul.w	r2, r3, r2
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a04:	617b      	str	r3, [r7, #20]
 8005a06:	e004      	b.n	8005a12 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a0c      	ldr	r2, [pc, #48]	; (8005a3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005a0c:	fb02 f303 	mul.w	r3, r2, r3
 8005a10:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	613b      	str	r3, [r7, #16]
      break;
 8005a16:	e002      	b.n	8005a1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005a18:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x98>)
 8005a1a:	613b      	str	r3, [r7, #16]
      break;
 8005a1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a1e:	693b      	ldr	r3, [r7, #16]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	371c      	adds	r7, #28
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bc80      	pop	{r7}
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	40021000 	.word	0x40021000
 8005a30:	007a1200 	.word	0x007a1200
 8005a34:	08007b3c 	.word	0x08007b3c
 8005a38:	08007b4c 	.word	0x08007b4c
 8005a3c:	003d0900 	.word	0x003d0900

08005a40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a44:	4b02      	ldr	r3, [pc, #8]	; (8005a50 <HAL_RCC_GetHCLKFreq+0x10>)
 8005a46:	681b      	ldr	r3, [r3, #0]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bc80      	pop	{r7}
 8005a4e:	4770      	bx	lr
 8005a50:	2000003c 	.word	0x2000003c

08005a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a58:	f7ff fff2 	bl	8005a40 <HAL_RCC_GetHCLKFreq>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	0a1b      	lsrs	r3, r3, #8
 8005a64:	f003 0307 	and.w	r3, r3, #7
 8005a68:	4903      	ldr	r1, [pc, #12]	; (8005a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a6a:	5ccb      	ldrb	r3, [r1, r3]
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	40021000 	.word	0x40021000
 8005a78:	08007b34 	.word	0x08007b34

08005a7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a84:	4b0a      	ldr	r3, [pc, #40]	; (8005ab0 <RCC_Delay+0x34>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a0a      	ldr	r2, [pc, #40]	; (8005ab4 <RCC_Delay+0x38>)
 8005a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8e:	0a5b      	lsrs	r3, r3, #9
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	fb02 f303 	mul.w	r3, r2, r3
 8005a96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005a98:	bf00      	nop
  }
  while (Delay --);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	1e5a      	subs	r2, r3, #1
 8005a9e:	60fa      	str	r2, [r7, #12]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1f9      	bne.n	8005a98 <RCC_Delay+0x1c>
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	3714      	adds	r7, #20
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bc80      	pop	{r7}
 8005aae:	4770      	bx	lr
 8005ab0:	2000003c 	.word	0x2000003c
 8005ab4:	10624dd3 	.word	0x10624dd3

08005ab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e041      	b.n	8005b4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d106      	bne.n	8005ae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7fd f8d0 	bl	8002c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	3304      	adds	r3, #4
 8005af4:	4619      	mov	r1, r3
 8005af6:	4610      	mov	r0, r2
 8005af8:	f000 fabe 	bl	8006078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3708      	adds	r7, #8
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
	...

08005b58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d001      	beq.n	8005b70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e032      	b.n	8005bd6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a18      	ldr	r2, [pc, #96]	; (8005be0 <HAL_TIM_Base_Start+0x88>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d00e      	beq.n	8005ba0 <HAL_TIM_Base_Start+0x48>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b8a:	d009      	beq.n	8005ba0 <HAL_TIM_Base_Start+0x48>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a14      	ldr	r2, [pc, #80]	; (8005be4 <HAL_TIM_Base_Start+0x8c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d004      	beq.n	8005ba0 <HAL_TIM_Base_Start+0x48>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a13      	ldr	r2, [pc, #76]	; (8005be8 <HAL_TIM_Base_Start+0x90>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d111      	bne.n	8005bc4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	f003 0307 	and.w	r3, r3, #7
 8005baa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2b06      	cmp	r3, #6
 8005bb0:	d010      	beq.n	8005bd4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f042 0201 	orr.w	r2, r2, #1
 8005bc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bc2:	e007      	b.n	8005bd4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f042 0201 	orr.w	r2, r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3714      	adds	r7, #20
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bc80      	pop	{r7}
 8005bde:	4770      	bx	lr
 8005be0:	40012c00 	.word	0x40012c00
 8005be4:	40000400 	.word	0x40000400
 8005be8:	40000800 	.word	0x40000800

08005bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d001      	beq.n	8005c04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e03a      	b.n	8005c7a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68da      	ldr	r2, [r3, #12]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f042 0201 	orr.w	r2, r2, #1
 8005c1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a18      	ldr	r2, [pc, #96]	; (8005c84 <HAL_TIM_Base_Start_IT+0x98>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d00e      	beq.n	8005c44 <HAL_TIM_Base_Start_IT+0x58>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c2e:	d009      	beq.n	8005c44 <HAL_TIM_Base_Start_IT+0x58>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a14      	ldr	r2, [pc, #80]	; (8005c88 <HAL_TIM_Base_Start_IT+0x9c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d004      	beq.n	8005c44 <HAL_TIM_Base_Start_IT+0x58>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a13      	ldr	r2, [pc, #76]	; (8005c8c <HAL_TIM_Base_Start_IT+0xa0>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d111      	bne.n	8005c68 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f003 0307 	and.w	r3, r3, #7
 8005c4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2b06      	cmp	r3, #6
 8005c54:	d010      	beq.n	8005c78 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f042 0201 	orr.w	r2, r2, #1
 8005c64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c66:	e007      	b.n	8005c78 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f042 0201 	orr.w	r2, r2, #1
 8005c76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800

08005c90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b082      	sub	sp, #8
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d122      	bne.n	8005cec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d11b      	bne.n	8005cec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f06f 0202 	mvn.w	r2, #2
 8005cbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	f003 0303 	and.w	r3, r3, #3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d003      	beq.n	8005cda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f9b4 	bl	8006040 <HAL_TIM_IC_CaptureCallback>
 8005cd8:	e005      	b.n	8005ce6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f9a7 	bl	800602e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f9b6 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	f003 0304 	and.w	r3, r3, #4
 8005cf6:	2b04      	cmp	r3, #4
 8005cf8:	d122      	bne.n	8005d40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b04      	cmp	r3, #4
 8005d06:	d11b      	bne.n	8005d40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f06f 0204 	mvn.w	r2, #4
 8005d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2202      	movs	r2, #2
 8005d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d003      	beq.n	8005d2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f98a 	bl	8006040 <HAL_TIM_IC_CaptureCallback>
 8005d2c:	e005      	b.n	8005d3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f97d 	bl	800602e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f98c 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	f003 0308 	and.w	r3, r3, #8
 8005d4a:	2b08      	cmp	r3, #8
 8005d4c:	d122      	bne.n	8005d94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f003 0308 	and.w	r3, r3, #8
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d11b      	bne.n	8005d94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f06f 0208 	mvn.w	r2, #8
 8005d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2204      	movs	r2, #4
 8005d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	f003 0303 	and.w	r3, r3, #3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d003      	beq.n	8005d82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f960 	bl	8006040 <HAL_TIM_IC_CaptureCallback>
 8005d80:	e005      	b.n	8005d8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f953 	bl	800602e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f000 f962 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	f003 0310 	and.w	r3, r3, #16
 8005d9e:	2b10      	cmp	r3, #16
 8005da0:	d122      	bne.n	8005de8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	f003 0310 	and.w	r3, r3, #16
 8005dac:	2b10      	cmp	r3, #16
 8005dae:	d11b      	bne.n	8005de8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f06f 0210 	mvn.w	r2, #16
 8005db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2208      	movs	r2, #8
 8005dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f936 	bl	8006040 <HAL_TIM_IC_CaptureCallback>
 8005dd4:	e005      	b.n	8005de2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f929 	bl	800602e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 f938 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d10e      	bne.n	8005e14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d107      	bne.n	8005e14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0201 	mvn.w	r2, #1
 8005e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fc fc56 	bl	80026c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e1e:	2b80      	cmp	r3, #128	; 0x80
 8005e20:	d10e      	bne.n	8005e40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2c:	2b80      	cmp	r3, #128	; 0x80
 8005e2e:	d107      	bne.n	8005e40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 fa7b 	bl	8006336 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e4a:	2b40      	cmp	r3, #64	; 0x40
 8005e4c:	d10e      	bne.n	8005e6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e58:	2b40      	cmp	r3, #64	; 0x40
 8005e5a:	d107      	bne.n	8005e6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f8fc 	bl	8006064 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	2b20      	cmp	r3, #32
 8005e78:	d10e      	bne.n	8005e98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	f003 0320 	and.w	r3, r3, #32
 8005e84:	2b20      	cmp	r3, #32
 8005e86:	d107      	bne.n	8005e98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f06f 0220 	mvn.w	r2, #32
 8005e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 fa46 	bl	8006324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e98:	bf00      	nop
 8005e9a:	3708      	adds	r7, #8
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d101      	bne.n	8005ebc <HAL_TIM_ConfigClockSource+0x1c>
 8005eb8:	2302      	movs	r3, #2
 8005eba:	e0b4      	b.n	8006026 <HAL_TIM_ConfigClockSource+0x186>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005eda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ee2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ef4:	d03e      	beq.n	8005f74 <HAL_TIM_ConfigClockSource+0xd4>
 8005ef6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005efa:	f200 8087 	bhi.w	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f02:	f000 8086 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x172>
 8005f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f0a:	d87f      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f0c:	2b70      	cmp	r3, #112	; 0x70
 8005f0e:	d01a      	beq.n	8005f46 <HAL_TIM_ConfigClockSource+0xa6>
 8005f10:	2b70      	cmp	r3, #112	; 0x70
 8005f12:	d87b      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f14:	2b60      	cmp	r3, #96	; 0x60
 8005f16:	d050      	beq.n	8005fba <HAL_TIM_ConfigClockSource+0x11a>
 8005f18:	2b60      	cmp	r3, #96	; 0x60
 8005f1a:	d877      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f1c:	2b50      	cmp	r3, #80	; 0x50
 8005f1e:	d03c      	beq.n	8005f9a <HAL_TIM_ConfigClockSource+0xfa>
 8005f20:	2b50      	cmp	r3, #80	; 0x50
 8005f22:	d873      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f24:	2b40      	cmp	r3, #64	; 0x40
 8005f26:	d058      	beq.n	8005fda <HAL_TIM_ConfigClockSource+0x13a>
 8005f28:	2b40      	cmp	r3, #64	; 0x40
 8005f2a:	d86f      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f2c:	2b30      	cmp	r3, #48	; 0x30
 8005f2e:	d064      	beq.n	8005ffa <HAL_TIM_ConfigClockSource+0x15a>
 8005f30:	2b30      	cmp	r3, #48	; 0x30
 8005f32:	d86b      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f34:	2b20      	cmp	r3, #32
 8005f36:	d060      	beq.n	8005ffa <HAL_TIM_ConfigClockSource+0x15a>
 8005f38:	2b20      	cmp	r3, #32
 8005f3a:	d867      	bhi.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d05c      	beq.n	8005ffa <HAL_TIM_ConfigClockSource+0x15a>
 8005f40:	2b10      	cmp	r3, #16
 8005f42:	d05a      	beq.n	8005ffa <HAL_TIM_ConfigClockSource+0x15a>
 8005f44:	e062      	b.n	800600c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6818      	ldr	r0, [r3, #0]
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	6899      	ldr	r1, [r3, #8]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f000 f968 	bl	800622a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	609a      	str	r2, [r3, #8]
      break;
 8005f72:	e04f      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6818      	ldr	r0, [r3, #0]
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	6899      	ldr	r1, [r3, #8]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	f000 f951 	bl	800622a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f96:	609a      	str	r2, [r3, #8]
      break;
 8005f98:	e03c      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	6859      	ldr	r1, [r3, #4]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	f000 f8c8 	bl	800613c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2150      	movs	r1, #80	; 0x50
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 f91f 	bl	80061f6 <TIM_ITRx_SetConfig>
      break;
 8005fb8:	e02c      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	6859      	ldr	r1, [r3, #4]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f000 f8e6 	bl	8006198 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2160      	movs	r1, #96	; 0x60
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f000 f90f 	bl	80061f6 <TIM_ITRx_SetConfig>
      break;
 8005fd8:	e01c      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6818      	ldr	r0, [r3, #0]
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	6859      	ldr	r1, [r3, #4]
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	f000 f8a8 	bl	800613c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2140      	movs	r1, #64	; 0x40
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 f8ff 	bl	80061f6 <TIM_ITRx_SetConfig>
      break;
 8005ff8:	e00c      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4619      	mov	r1, r3
 8006004:	4610      	mov	r0, r2
 8006006:	f000 f8f6 	bl	80061f6 <TIM_ITRx_SetConfig>
      break;
 800600a:	e003      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	73fb      	strb	r3, [r7, #15]
      break;
 8006010:	e000      	b.n	8006014 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006012:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006024:	7bfb      	ldrb	r3, [r7, #15]
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006036:	bf00      	nop
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	bc80      	pop	{r7}
 800603e:	4770      	bx	lr

08006040 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr

08006052 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800605a:	bf00      	nop
 800605c:	370c      	adds	r7, #12
 800605e:	46bd      	mov	sp, r7
 8006060:	bc80      	pop	{r7}
 8006062:	4770      	bx	lr

08006064 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	bc80      	pop	{r7}
 8006074:	4770      	bx	lr
	...

08006078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a29      	ldr	r2, [pc, #164]	; (8006130 <TIM_Base_SetConfig+0xb8>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d00b      	beq.n	80060a8 <TIM_Base_SetConfig+0x30>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006096:	d007      	beq.n	80060a8 <TIM_Base_SetConfig+0x30>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a26      	ldr	r2, [pc, #152]	; (8006134 <TIM_Base_SetConfig+0xbc>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d003      	beq.n	80060a8 <TIM_Base_SetConfig+0x30>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a25      	ldr	r2, [pc, #148]	; (8006138 <TIM_Base_SetConfig+0xc0>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d108      	bne.n	80060ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a1c      	ldr	r2, [pc, #112]	; (8006130 <TIM_Base_SetConfig+0xb8>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d00b      	beq.n	80060da <TIM_Base_SetConfig+0x62>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060c8:	d007      	beq.n	80060da <TIM_Base_SetConfig+0x62>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a19      	ldr	r2, [pc, #100]	; (8006134 <TIM_Base_SetConfig+0xbc>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d003      	beq.n	80060da <TIM_Base_SetConfig+0x62>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a18      	ldr	r2, [pc, #96]	; (8006138 <TIM_Base_SetConfig+0xc0>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d108      	bne.n	80060ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a07      	ldr	r2, [pc, #28]	; (8006130 <TIM_Base_SetConfig+0xb8>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d103      	bne.n	8006120 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	691a      	ldr	r2, [r3, #16]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	615a      	str	r2, [r3, #20]
}
 8006126:	bf00      	nop
 8006128:	3714      	adds	r7, #20
 800612a:	46bd      	mov	sp, r7
 800612c:	bc80      	pop	{r7}
 800612e:	4770      	bx	lr
 8006130:	40012c00 	.word	0x40012c00
 8006134:	40000400 	.word	0x40000400
 8006138:	40000800 	.word	0x40000800

0800613c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a1b      	ldr	r3, [r3, #32]
 8006152:	f023 0201 	bic.w	r2, r3, #1
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006166:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	693a      	ldr	r2, [r7, #16]
 800616e:	4313      	orrs	r3, r2
 8006170:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	f023 030a 	bic.w	r3, r3, #10
 8006178:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	4313      	orrs	r3, r2
 8006180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	621a      	str	r2, [r3, #32]
}
 800618e:	bf00      	nop
 8006190:	371c      	adds	r7, #28
 8006192:	46bd      	mov	sp, r7
 8006194:	bc80      	pop	{r7}
 8006196:	4770      	bx	lr

08006198 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	f023 0210 	bic.w	r2, r3, #16
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	031b      	lsls	r3, r3, #12
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	011b      	lsls	r3, r3, #4
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	4313      	orrs	r3, r2
 80061de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	693a      	ldr	r2, [r7, #16]
 80061e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	697a      	ldr	r2, [r7, #20]
 80061ea:	621a      	str	r2, [r3, #32]
}
 80061ec:	bf00      	nop
 80061ee:	371c      	adds	r7, #28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bc80      	pop	{r7}
 80061f4:	4770      	bx	lr

080061f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b085      	sub	sp, #20
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800620c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	4313      	orrs	r3, r2
 8006214:	f043 0307 	orr.w	r3, r3, #7
 8006218:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	609a      	str	r2, [r3, #8]
}
 8006220:	bf00      	nop
 8006222:	3714      	adds	r7, #20
 8006224:	46bd      	mov	sp, r7
 8006226:	bc80      	pop	{r7}
 8006228:	4770      	bx	lr

0800622a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800622a:	b480      	push	{r7}
 800622c:	b087      	sub	sp, #28
 800622e:	af00      	add	r7, sp, #0
 8006230:	60f8      	str	r0, [r7, #12]
 8006232:	60b9      	str	r1, [r7, #8]
 8006234:	607a      	str	r2, [r7, #4]
 8006236:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006244:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	021a      	lsls	r2, r3, #8
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	431a      	orrs	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	4313      	orrs	r3, r2
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	609a      	str	r2, [r3, #8]
}
 800625e:	bf00      	nop
 8006260:	371c      	adds	r7, #28
 8006262:	46bd      	mov	sp, r7
 8006264:	bc80      	pop	{r7}
 8006266:	4770      	bx	lr

08006268 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800627c:	2302      	movs	r3, #2
 800627e:	e046      	b.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a16      	ldr	r2, [pc, #88]	; (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00e      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062cc:	d009      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a12      	ldr	r2, [pc, #72]	; (800631c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d004      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a10      	ldr	r2, [pc, #64]	; (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d10c      	bne.n	80062fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr
 8006318:	40012c00 	.word	0x40012c00
 800631c:	40000400 	.word	0x40000400
 8006320:	40000800 	.word	0x40000800

08006324 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr

08006336 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr

08006348 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800634e:	f000 fc4f 	bl	8006bf0 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8006352:	f644 6320 	movw	r3, #20000	; 0x4e20
 8006356:	2201      	movs	r2, #1
 8006358:	2178      	movs	r1, #120	; 0x78
 800635a:	485b      	ldr	r0, [pc, #364]	; (80064c8 <SSD1306_Init+0x180>)
 800635c:	f7fd fefe 	bl	800415c <HAL_I2C_IsDeviceReady>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8006366:	2300      	movs	r3, #0
 8006368:	e0a9      	b.n	80064be <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800636a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800636e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006370:	e002      	b.n	8006378 <SSD1306_Init+0x30>
		p--;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	3b01      	subs	r3, #1
 8006376:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1f9      	bne.n	8006372 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800637e:	22ae      	movs	r2, #174	; 0xae
 8006380:	2100      	movs	r1, #0
 8006382:	2078      	movs	r0, #120	; 0x78
 8006384:	f000 fcae 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8006388:	2220      	movs	r2, #32
 800638a:	2100      	movs	r1, #0
 800638c:	2078      	movs	r0, #120	; 0x78
 800638e:	f000 fca9 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8006392:	2210      	movs	r2, #16
 8006394:	2100      	movs	r1, #0
 8006396:	2078      	movs	r0, #120	; 0x78
 8006398:	f000 fca4 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800639c:	22b0      	movs	r2, #176	; 0xb0
 800639e:	2100      	movs	r1, #0
 80063a0:	2078      	movs	r0, #120	; 0x78
 80063a2:	f000 fc9f 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80063a6:	22c8      	movs	r2, #200	; 0xc8
 80063a8:	2100      	movs	r1, #0
 80063aa:	2078      	movs	r0, #120	; 0x78
 80063ac:	f000 fc9a 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80063b0:	2200      	movs	r2, #0
 80063b2:	2100      	movs	r1, #0
 80063b4:	2078      	movs	r0, #120	; 0x78
 80063b6:	f000 fc95 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80063ba:	2210      	movs	r2, #16
 80063bc:	2100      	movs	r1, #0
 80063be:	2078      	movs	r0, #120	; 0x78
 80063c0:	f000 fc90 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80063c4:	2240      	movs	r2, #64	; 0x40
 80063c6:	2100      	movs	r1, #0
 80063c8:	2078      	movs	r0, #120	; 0x78
 80063ca:	f000 fc8b 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80063ce:	2281      	movs	r2, #129	; 0x81
 80063d0:	2100      	movs	r1, #0
 80063d2:	2078      	movs	r0, #120	; 0x78
 80063d4:	f000 fc86 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80063d8:	22ff      	movs	r2, #255	; 0xff
 80063da:	2100      	movs	r1, #0
 80063dc:	2078      	movs	r0, #120	; 0x78
 80063de:	f000 fc81 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80063e2:	22a1      	movs	r2, #161	; 0xa1
 80063e4:	2100      	movs	r1, #0
 80063e6:	2078      	movs	r0, #120	; 0x78
 80063e8:	f000 fc7c 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80063ec:	22a6      	movs	r2, #166	; 0xa6
 80063ee:	2100      	movs	r1, #0
 80063f0:	2078      	movs	r0, #120	; 0x78
 80063f2:	f000 fc77 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80063f6:	22a8      	movs	r2, #168	; 0xa8
 80063f8:	2100      	movs	r1, #0
 80063fa:	2078      	movs	r0, #120	; 0x78
 80063fc:	f000 fc72 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8006400:	223f      	movs	r2, #63	; 0x3f
 8006402:	2100      	movs	r1, #0
 8006404:	2078      	movs	r0, #120	; 0x78
 8006406:	f000 fc6d 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800640a:	22a4      	movs	r2, #164	; 0xa4
 800640c:	2100      	movs	r1, #0
 800640e:	2078      	movs	r0, #120	; 0x78
 8006410:	f000 fc68 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8006414:	22d3      	movs	r2, #211	; 0xd3
 8006416:	2100      	movs	r1, #0
 8006418:	2078      	movs	r0, #120	; 0x78
 800641a:	f000 fc63 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800641e:	2200      	movs	r2, #0
 8006420:	2100      	movs	r1, #0
 8006422:	2078      	movs	r0, #120	; 0x78
 8006424:	f000 fc5e 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8006428:	22d5      	movs	r2, #213	; 0xd5
 800642a:	2100      	movs	r1, #0
 800642c:	2078      	movs	r0, #120	; 0x78
 800642e:	f000 fc59 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8006432:	22f0      	movs	r2, #240	; 0xf0
 8006434:	2100      	movs	r1, #0
 8006436:	2078      	movs	r0, #120	; 0x78
 8006438:	f000 fc54 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800643c:	22d9      	movs	r2, #217	; 0xd9
 800643e:	2100      	movs	r1, #0
 8006440:	2078      	movs	r0, #120	; 0x78
 8006442:	f000 fc4f 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8006446:	2222      	movs	r2, #34	; 0x22
 8006448:	2100      	movs	r1, #0
 800644a:	2078      	movs	r0, #120	; 0x78
 800644c:	f000 fc4a 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8006450:	22da      	movs	r2, #218	; 0xda
 8006452:	2100      	movs	r1, #0
 8006454:	2078      	movs	r0, #120	; 0x78
 8006456:	f000 fc45 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800645a:	2212      	movs	r2, #18
 800645c:	2100      	movs	r1, #0
 800645e:	2078      	movs	r0, #120	; 0x78
 8006460:	f000 fc40 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8006464:	22db      	movs	r2, #219	; 0xdb
 8006466:	2100      	movs	r1, #0
 8006468:	2078      	movs	r0, #120	; 0x78
 800646a:	f000 fc3b 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800646e:	2220      	movs	r2, #32
 8006470:	2100      	movs	r1, #0
 8006472:	2078      	movs	r0, #120	; 0x78
 8006474:	f000 fc36 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8006478:	228d      	movs	r2, #141	; 0x8d
 800647a:	2100      	movs	r1, #0
 800647c:	2078      	movs	r0, #120	; 0x78
 800647e:	f000 fc31 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8006482:	2214      	movs	r2, #20
 8006484:	2100      	movs	r1, #0
 8006486:	2078      	movs	r0, #120	; 0x78
 8006488:	f000 fc2c 	bl	8006ce4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800648c:	22af      	movs	r2, #175	; 0xaf
 800648e:	2100      	movs	r1, #0
 8006490:	2078      	movs	r0, #120	; 0x78
 8006492:	f000 fc27 	bl	8006ce4 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8006496:	222e      	movs	r2, #46	; 0x2e
 8006498:	2100      	movs	r1, #0
 800649a:	2078      	movs	r0, #120	; 0x78
 800649c:	f000 fc22 	bl	8006ce4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80064a0:	2000      	movs	r0, #0
 80064a2:	f000 f843 	bl	800652c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80064a6:	f000 f813 	bl	80064d0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80064aa:	4b08      	ldr	r3, [pc, #32]	; (80064cc <SSD1306_Init+0x184>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80064b0:	4b06      	ldr	r3, [pc, #24]	; (80064cc <SSD1306_Init+0x184>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80064b6:	4b05      	ldr	r3, [pc, #20]	; (80064cc <SSD1306_Init+0x184>)
 80064b8:	2201      	movs	r2, #1
 80064ba:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80064bc:	2301      	movs	r3, #1
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3708      	adds	r7, #8
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	200000e0 	.word	0x200000e0
 80064cc:	20000654 	.word	0x20000654

080064d0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80064d6:	2300      	movs	r3, #0
 80064d8:	71fb      	strb	r3, [r7, #7]
 80064da:	e01d      	b.n	8006518 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80064dc:	79fb      	ldrb	r3, [r7, #7]
 80064de:	3b50      	subs	r3, #80	; 0x50
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	461a      	mov	r2, r3
 80064e4:	2100      	movs	r1, #0
 80064e6:	2078      	movs	r0, #120	; 0x78
 80064e8:	f000 fbfc 	bl	8006ce4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80064ec:	2200      	movs	r2, #0
 80064ee:	2100      	movs	r1, #0
 80064f0:	2078      	movs	r0, #120	; 0x78
 80064f2:	f000 fbf7 	bl	8006ce4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80064f6:	2210      	movs	r2, #16
 80064f8:	2100      	movs	r1, #0
 80064fa:	2078      	movs	r0, #120	; 0x78
 80064fc:	f000 fbf2 	bl	8006ce4 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006500:	79fb      	ldrb	r3, [r7, #7]
 8006502:	01db      	lsls	r3, r3, #7
 8006504:	4a08      	ldr	r2, [pc, #32]	; (8006528 <SSD1306_UpdateScreen+0x58>)
 8006506:	441a      	add	r2, r3
 8006508:	2380      	movs	r3, #128	; 0x80
 800650a:	2140      	movs	r1, #64	; 0x40
 800650c:	2078      	movs	r0, #120	; 0x78
 800650e:	f000 fb83 	bl	8006c18 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	3301      	adds	r3, #1
 8006516:	71fb      	strb	r3, [r7, #7]
 8006518:	79fb      	ldrb	r3, [r7, #7]
 800651a:	2b07      	cmp	r3, #7
 800651c:	d9de      	bls.n	80064dc <SSD1306_UpdateScreen+0xc>
	}
}
 800651e:	bf00      	nop
 8006520:	bf00      	nop
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	20000254 	.word	0x20000254

0800652c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	4603      	mov	r3, r0
 8006534:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8006536:	79fb      	ldrb	r3, [r7, #7]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <SSD1306_Fill+0x14>
 800653c:	2300      	movs	r3, #0
 800653e:	e000      	b.n	8006542 <SSD1306_Fill+0x16>
 8006540:	23ff      	movs	r3, #255	; 0xff
 8006542:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006546:	4619      	mov	r1, r3
 8006548:	4803      	ldr	r0, [pc, #12]	; (8006558 <SSD1306_Fill+0x2c>)
 800654a:	f000 fd77 	bl	800703c <memset>
}
 800654e:	bf00      	nop
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	20000254 	.word	0x20000254

0800655c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	80fb      	strh	r3, [r7, #6]
 8006566:	460b      	mov	r3, r1
 8006568:	80bb      	strh	r3, [r7, #4]
 800656a:	4613      	mov	r3, r2
 800656c:	70fb      	strb	r3, [r7, #3]
	if (
 800656e:	88fb      	ldrh	r3, [r7, #6]
 8006570:	2b7f      	cmp	r3, #127	; 0x7f
 8006572:	d848      	bhi.n	8006606 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8006574:	88bb      	ldrh	r3, [r7, #4]
 8006576:	2b3f      	cmp	r3, #63	; 0x3f
 8006578:	d845      	bhi.n	8006606 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800657a:	4b25      	ldr	r3, [pc, #148]	; (8006610 <SSD1306_DrawPixel+0xb4>)
 800657c:	791b      	ldrb	r3, [r3, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d006      	beq.n	8006590 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8006582:	78fb      	ldrb	r3, [r7, #3]
 8006584:	2b00      	cmp	r3, #0
 8006586:	bf0c      	ite	eq
 8006588:	2301      	moveq	r3, #1
 800658a:	2300      	movne	r3, #0
 800658c:	b2db      	uxtb	r3, r3
 800658e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006590:	78fb      	ldrb	r3, [r7, #3]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d11a      	bne.n	80065cc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006596:	88fa      	ldrh	r2, [r7, #6]
 8006598:	88bb      	ldrh	r3, [r7, #4]
 800659a:	08db      	lsrs	r3, r3, #3
 800659c:	b298      	uxth	r0, r3
 800659e:	4603      	mov	r3, r0
 80065a0:	01db      	lsls	r3, r3, #7
 80065a2:	4413      	add	r3, r2
 80065a4:	4a1b      	ldr	r2, [pc, #108]	; (8006614 <SSD1306_DrawPixel+0xb8>)
 80065a6:	5cd3      	ldrb	r3, [r2, r3]
 80065a8:	b25a      	sxtb	r2, r3
 80065aa:	88bb      	ldrh	r3, [r7, #4]
 80065ac:	f003 0307 	and.w	r3, r3, #7
 80065b0:	2101      	movs	r1, #1
 80065b2:	fa01 f303 	lsl.w	r3, r1, r3
 80065b6:	b25b      	sxtb	r3, r3
 80065b8:	4313      	orrs	r3, r2
 80065ba:	b259      	sxtb	r1, r3
 80065bc:	88fa      	ldrh	r2, [r7, #6]
 80065be:	4603      	mov	r3, r0
 80065c0:	01db      	lsls	r3, r3, #7
 80065c2:	4413      	add	r3, r2
 80065c4:	b2c9      	uxtb	r1, r1
 80065c6:	4a13      	ldr	r2, [pc, #76]	; (8006614 <SSD1306_DrawPixel+0xb8>)
 80065c8:	54d1      	strb	r1, [r2, r3]
 80065ca:	e01d      	b.n	8006608 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80065cc:	88fa      	ldrh	r2, [r7, #6]
 80065ce:	88bb      	ldrh	r3, [r7, #4]
 80065d0:	08db      	lsrs	r3, r3, #3
 80065d2:	b298      	uxth	r0, r3
 80065d4:	4603      	mov	r3, r0
 80065d6:	01db      	lsls	r3, r3, #7
 80065d8:	4413      	add	r3, r2
 80065da:	4a0e      	ldr	r2, [pc, #56]	; (8006614 <SSD1306_DrawPixel+0xb8>)
 80065dc:	5cd3      	ldrb	r3, [r2, r3]
 80065de:	b25a      	sxtb	r2, r3
 80065e0:	88bb      	ldrh	r3, [r7, #4]
 80065e2:	f003 0307 	and.w	r3, r3, #7
 80065e6:	2101      	movs	r1, #1
 80065e8:	fa01 f303 	lsl.w	r3, r1, r3
 80065ec:	b25b      	sxtb	r3, r3
 80065ee:	43db      	mvns	r3, r3
 80065f0:	b25b      	sxtb	r3, r3
 80065f2:	4013      	ands	r3, r2
 80065f4:	b259      	sxtb	r1, r3
 80065f6:	88fa      	ldrh	r2, [r7, #6]
 80065f8:	4603      	mov	r3, r0
 80065fa:	01db      	lsls	r3, r3, #7
 80065fc:	4413      	add	r3, r2
 80065fe:	b2c9      	uxtb	r1, r1
 8006600:	4a04      	ldr	r2, [pc, #16]	; (8006614 <SSD1306_DrawPixel+0xb8>)
 8006602:	54d1      	strb	r1, [r2, r3]
 8006604:	e000      	b.n	8006608 <SSD1306_DrawPixel+0xac>
		return;
 8006606:	bf00      	nop
	}
}
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	bc80      	pop	{r7}
 800660e:	4770      	bx	lr
 8006610:	20000654 	.word	0x20000654
 8006614:	20000254 	.word	0x20000254

08006618 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	4603      	mov	r3, r0
 8006620:	460a      	mov	r2, r1
 8006622:	80fb      	strh	r3, [r7, #6]
 8006624:	4613      	mov	r3, r2
 8006626:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8006628:	4a05      	ldr	r2, [pc, #20]	; (8006640 <SSD1306_GotoXY+0x28>)
 800662a:	88fb      	ldrh	r3, [r7, #6]
 800662c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800662e:	4a04      	ldr	r2, [pc, #16]	; (8006640 <SSD1306_GotoXY+0x28>)
 8006630:	88bb      	ldrh	r3, [r7, #4]
 8006632:	8053      	strh	r3, [r2, #2]
}
 8006634:	bf00      	nop
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	bc80      	pop	{r7}
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	20000654 	.word	0x20000654

08006644 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	4603      	mov	r3, r0
 800664c:	6039      	str	r1, [r7, #0]
 800664e:	71fb      	strb	r3, [r7, #7]
 8006650:	4613      	mov	r3, r2
 8006652:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006654:	4b3a      	ldr	r3, [pc, #232]	; (8006740 <SSD1306_Putc+0xfc>)
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	461a      	mov	r2, r3
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	4413      	add	r3, r2
	if (
 8006660:	2b7f      	cmp	r3, #127	; 0x7f
 8006662:	dc07      	bgt.n	8006674 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006664:	4b36      	ldr	r3, [pc, #216]	; (8006740 <SSD1306_Putc+0xfc>)
 8006666:	885b      	ldrh	r3, [r3, #2]
 8006668:	461a      	mov	r2, r3
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	785b      	ldrb	r3, [r3, #1]
 800666e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006670:	2b3f      	cmp	r3, #63	; 0x3f
 8006672:	dd01      	ble.n	8006678 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006674:	2300      	movs	r3, #0
 8006676:	e05e      	b.n	8006736 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8006678:	2300      	movs	r3, #0
 800667a:	617b      	str	r3, [r7, #20]
 800667c:	e04b      	b.n	8006716 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	79fb      	ldrb	r3, [r7, #7]
 8006684:	3b20      	subs	r3, #32
 8006686:	6839      	ldr	r1, [r7, #0]
 8006688:	7849      	ldrb	r1, [r1, #1]
 800668a:	fb01 f303 	mul.w	r3, r1, r3
 800668e:	4619      	mov	r1, r3
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	440b      	add	r3, r1
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	4413      	add	r3, r2
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800669c:	2300      	movs	r3, #0
 800669e:	613b      	str	r3, [r7, #16]
 80066a0:	e030      	b.n	8006704 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80066a2:	68fa      	ldr	r2, [r7, #12]
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	fa02 f303 	lsl.w	r3, r2, r3
 80066aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d010      	beq.n	80066d4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80066b2:	4b23      	ldr	r3, [pc, #140]	; (8006740 <SSD1306_Putc+0xfc>)
 80066b4:	881a      	ldrh	r2, [r3, #0]
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	4413      	add	r3, r2
 80066bc:	b298      	uxth	r0, r3
 80066be:	4b20      	ldr	r3, [pc, #128]	; (8006740 <SSD1306_Putc+0xfc>)
 80066c0:	885a      	ldrh	r2, [r3, #2]
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	4413      	add	r3, r2
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	79ba      	ldrb	r2, [r7, #6]
 80066cc:	4619      	mov	r1, r3
 80066ce:	f7ff ff45 	bl	800655c <SSD1306_DrawPixel>
 80066d2:	e014      	b.n	80066fe <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80066d4:	4b1a      	ldr	r3, [pc, #104]	; (8006740 <SSD1306_Putc+0xfc>)
 80066d6:	881a      	ldrh	r2, [r3, #0]
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	b29b      	uxth	r3, r3
 80066dc:	4413      	add	r3, r2
 80066de:	b298      	uxth	r0, r3
 80066e0:	4b17      	ldr	r3, [pc, #92]	; (8006740 <SSD1306_Putc+0xfc>)
 80066e2:	885a      	ldrh	r2, [r3, #2]
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	4413      	add	r3, r2
 80066ea:	b299      	uxth	r1, r3
 80066ec:	79bb      	ldrb	r3, [r7, #6]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bf0c      	ite	eq
 80066f2:	2301      	moveq	r3, #1
 80066f4:	2300      	movne	r3, #0
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	461a      	mov	r2, r3
 80066fa:	f7ff ff2f 	bl	800655c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	3301      	adds	r3, #1
 8006702:	613b      	str	r3, [r7, #16]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	461a      	mov	r2, r3
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	4293      	cmp	r3, r2
 800670e:	d3c8      	bcc.n	80066a2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	3301      	adds	r3, #1
 8006714:	617b      	str	r3, [r7, #20]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	785b      	ldrb	r3, [r3, #1]
 800671a:	461a      	mov	r2, r3
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	4293      	cmp	r3, r2
 8006720:	d3ad      	bcc.n	800667e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006722:	4b07      	ldr	r3, [pc, #28]	; (8006740 <SSD1306_Putc+0xfc>)
 8006724:	881a      	ldrh	r2, [r3, #0]
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	781b      	ldrb	r3, [r3, #0]
 800672a:	b29b      	uxth	r3, r3
 800672c:	4413      	add	r3, r2
 800672e:	b29a      	uxth	r2, r3
 8006730:	4b03      	ldr	r3, [pc, #12]	; (8006740 <SSD1306_Putc+0xfc>)
 8006732:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8006734:	79fb      	ldrb	r3, [r7, #7]
}
 8006736:	4618      	mov	r0, r3
 8006738:	3718      	adds	r7, #24
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	20000654 	.word	0x20000654

08006744 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	4613      	mov	r3, r2
 8006750:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006752:	e012      	b.n	800677a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	79fa      	ldrb	r2, [r7, #7]
 800675a:	68b9      	ldr	r1, [r7, #8]
 800675c:	4618      	mov	r0, r3
 800675e:	f7ff ff71 	bl	8006644 <SSD1306_Putc>
 8006762:	4603      	mov	r3, r0
 8006764:	461a      	mov	r2, r3
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d002      	beq.n	8006774 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	e008      	b.n	8006786 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	3301      	adds	r3, #1
 8006778:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1e8      	bne.n	8006754 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	781b      	ldrb	r3, [r3, #0]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800678e:	b590      	push	{r4, r7, lr}
 8006790:	b087      	sub	sp, #28
 8006792:	af00      	add	r7, sp, #0
 8006794:	4604      	mov	r4, r0
 8006796:	4608      	mov	r0, r1
 8006798:	4611      	mov	r1, r2
 800679a:	461a      	mov	r2, r3
 800679c:	4623      	mov	r3, r4
 800679e:	80fb      	strh	r3, [r7, #6]
 80067a0:	4603      	mov	r3, r0
 80067a2:	80bb      	strh	r3, [r7, #4]
 80067a4:	460b      	mov	r3, r1
 80067a6:	807b      	strh	r3, [r7, #2]
 80067a8:	4613      	mov	r3, r2
 80067aa:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80067ac:	88fb      	ldrh	r3, [r7, #6]
 80067ae:	2b7f      	cmp	r3, #127	; 0x7f
 80067b0:	d901      	bls.n	80067b6 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80067b2:	237f      	movs	r3, #127	; 0x7f
 80067b4:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 80067b6:	887b      	ldrh	r3, [r7, #2]
 80067b8:	2b7f      	cmp	r3, #127	; 0x7f
 80067ba:	d901      	bls.n	80067c0 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 80067bc:	237f      	movs	r3, #127	; 0x7f
 80067be:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80067c0:	88bb      	ldrh	r3, [r7, #4]
 80067c2:	2b3f      	cmp	r3, #63	; 0x3f
 80067c4:	d901      	bls.n	80067ca <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80067c6:	233f      	movs	r3, #63	; 0x3f
 80067c8:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80067ca:	883b      	ldrh	r3, [r7, #0]
 80067cc:	2b3f      	cmp	r3, #63	; 0x3f
 80067ce:	d901      	bls.n	80067d4 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80067d0:	233f      	movs	r3, #63	; 0x3f
 80067d2:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80067d4:	88fa      	ldrh	r2, [r7, #6]
 80067d6:	887b      	ldrh	r3, [r7, #2]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d205      	bcs.n	80067e8 <SSD1306_DrawLine+0x5a>
 80067dc:	887a      	ldrh	r2, [r7, #2]
 80067de:	88fb      	ldrh	r3, [r7, #6]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	b21b      	sxth	r3, r3
 80067e6:	e004      	b.n	80067f2 <SSD1306_DrawLine+0x64>
 80067e8:	88fa      	ldrh	r2, [r7, #6]
 80067ea:	887b      	ldrh	r3, [r7, #2]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	b21b      	sxth	r3, r3
 80067f2:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80067f4:	88ba      	ldrh	r2, [r7, #4]
 80067f6:	883b      	ldrh	r3, [r7, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d205      	bcs.n	8006808 <SSD1306_DrawLine+0x7a>
 80067fc:	883a      	ldrh	r2, [r7, #0]
 80067fe:	88bb      	ldrh	r3, [r7, #4]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	b29b      	uxth	r3, r3
 8006804:	b21b      	sxth	r3, r3
 8006806:	e004      	b.n	8006812 <SSD1306_DrawLine+0x84>
 8006808:	88ba      	ldrh	r2, [r7, #4]
 800680a:	883b      	ldrh	r3, [r7, #0]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	b29b      	uxth	r3, r3
 8006810:	b21b      	sxth	r3, r3
 8006812:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8006814:	88fa      	ldrh	r2, [r7, #6]
 8006816:	887b      	ldrh	r3, [r7, #2]
 8006818:	429a      	cmp	r2, r3
 800681a:	d201      	bcs.n	8006820 <SSD1306_DrawLine+0x92>
 800681c:	2301      	movs	r3, #1
 800681e:	e001      	b.n	8006824 <SSD1306_DrawLine+0x96>
 8006820:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006824:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8006826:	88ba      	ldrh	r2, [r7, #4]
 8006828:	883b      	ldrh	r3, [r7, #0]
 800682a:	429a      	cmp	r2, r3
 800682c:	d201      	bcs.n	8006832 <SSD1306_DrawLine+0xa4>
 800682e:	2301      	movs	r3, #1
 8006830:	e001      	b.n	8006836 <SSD1306_DrawLine+0xa8>
 8006832:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006836:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8006838:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800683c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006840:	429a      	cmp	r2, r3
 8006842:	dd06      	ble.n	8006852 <SSD1306_DrawLine+0xc4>
 8006844:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006848:	0fda      	lsrs	r2, r3, #31
 800684a:	4413      	add	r3, r2
 800684c:	105b      	asrs	r3, r3, #1
 800684e:	b21b      	sxth	r3, r3
 8006850:	e006      	b.n	8006860 <SSD1306_DrawLine+0xd2>
 8006852:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006856:	0fda      	lsrs	r2, r3, #31
 8006858:	4413      	add	r3, r2
 800685a:	105b      	asrs	r3, r3, #1
 800685c:	425b      	negs	r3, r3
 800685e:	b21b      	sxth	r3, r3
 8006860:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8006862:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d129      	bne.n	80068be <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 800686a:	883a      	ldrh	r2, [r7, #0]
 800686c:	88bb      	ldrh	r3, [r7, #4]
 800686e:	429a      	cmp	r2, r3
 8006870:	d205      	bcs.n	800687e <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8006872:	883b      	ldrh	r3, [r7, #0]
 8006874:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8006876:	88bb      	ldrh	r3, [r7, #4]
 8006878:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800687a:	893b      	ldrh	r3, [r7, #8]
 800687c:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 800687e:	887a      	ldrh	r2, [r7, #2]
 8006880:	88fb      	ldrh	r3, [r7, #6]
 8006882:	429a      	cmp	r2, r3
 8006884:	d205      	bcs.n	8006892 <SSD1306_DrawLine+0x104>
			tmp = x1;
 8006886:	887b      	ldrh	r3, [r7, #2]
 8006888:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 800688a:	88fb      	ldrh	r3, [r7, #6]
 800688c:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800688e:	893b      	ldrh	r3, [r7, #8]
 8006890:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8006892:	88bb      	ldrh	r3, [r7, #4]
 8006894:	82bb      	strh	r3, [r7, #20]
 8006896:	e00c      	b.n	80068b2 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8006898:	8ab9      	ldrh	r1, [r7, #20]
 800689a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7ff fe5b 	bl	800655c <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80068a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3301      	adds	r3, #1
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	82bb      	strh	r3, [r7, #20]
 80068b2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80068b6:	883b      	ldrh	r3, [r7, #0]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	dded      	ble.n	8006898 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 80068bc:	e05f      	b.n	800697e <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 80068be:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d129      	bne.n	800691a <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 80068c6:	883a      	ldrh	r2, [r7, #0]
 80068c8:	88bb      	ldrh	r3, [r7, #4]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d205      	bcs.n	80068da <SSD1306_DrawLine+0x14c>
			tmp = y1;
 80068ce:	883b      	ldrh	r3, [r7, #0]
 80068d0:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80068d2:	88bb      	ldrh	r3, [r7, #4]
 80068d4:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80068d6:	893b      	ldrh	r3, [r7, #8]
 80068d8:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80068da:	887a      	ldrh	r2, [r7, #2]
 80068dc:	88fb      	ldrh	r3, [r7, #6]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d205      	bcs.n	80068ee <SSD1306_DrawLine+0x160>
			tmp = x1;
 80068e2:	887b      	ldrh	r3, [r7, #2]
 80068e4:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80068e6:	88fb      	ldrh	r3, [r7, #6]
 80068e8:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80068ea:	893b      	ldrh	r3, [r7, #8]
 80068ec:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80068ee:	88fb      	ldrh	r3, [r7, #6]
 80068f0:	82bb      	strh	r3, [r7, #20]
 80068f2:	e00c      	b.n	800690e <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 80068f4:	8abb      	ldrh	r3, [r7, #20]
 80068f6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80068fa:	88b9      	ldrh	r1, [r7, #4]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff fe2d 	bl	800655c <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8006902:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006906:	b29b      	uxth	r3, r3
 8006908:	3301      	adds	r3, #1
 800690a:	b29b      	uxth	r3, r3
 800690c:	82bb      	strh	r3, [r7, #20]
 800690e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006912:	887b      	ldrh	r3, [r7, #2]
 8006914:	429a      	cmp	r2, r3
 8006916:	dded      	ble.n	80068f4 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8006918:	e031      	b.n	800697e <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 800691a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800691e:	88b9      	ldrh	r1, [r7, #4]
 8006920:	88fb      	ldrh	r3, [r7, #6]
 8006922:	4618      	mov	r0, r3
 8006924:	f7ff fe1a 	bl	800655c <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8006928:	88fa      	ldrh	r2, [r7, #6]
 800692a:	887b      	ldrh	r3, [r7, #2]
 800692c:	429a      	cmp	r2, r3
 800692e:	d103      	bne.n	8006938 <SSD1306_DrawLine+0x1aa>
 8006930:	88ba      	ldrh	r2, [r7, #4]
 8006932:	883b      	ldrh	r3, [r7, #0]
 8006934:	429a      	cmp	r2, r3
 8006936:	d021      	beq.n	800697c <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8006938:	8afb      	ldrh	r3, [r7, #22]
 800693a:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800693c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8006940:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006944:	425b      	negs	r3, r3
 8006946:	429a      	cmp	r2, r3
 8006948:	dd08      	ble.n	800695c <SSD1306_DrawLine+0x1ce>
			err -= dy;
 800694a:	8afa      	ldrh	r2, [r7, #22]
 800694c:	8a3b      	ldrh	r3, [r7, #16]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	b29b      	uxth	r3, r3
 8006952:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8006954:	89fa      	ldrh	r2, [r7, #14]
 8006956:	88fb      	ldrh	r3, [r7, #6]
 8006958:	4413      	add	r3, r2
 800695a:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 800695c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8006960:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006964:	429a      	cmp	r2, r3
 8006966:	dad8      	bge.n	800691a <SSD1306_DrawLine+0x18c>
			err += dx;
 8006968:	8afa      	ldrh	r2, [r7, #22]
 800696a:	8a7b      	ldrh	r3, [r7, #18]
 800696c:	4413      	add	r3, r2
 800696e:	b29b      	uxth	r3, r3
 8006970:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8006972:	89ba      	ldrh	r2, [r7, #12]
 8006974:	88bb      	ldrh	r3, [r7, #4]
 8006976:	4413      	add	r3, r2
 8006978:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 800697a:	e7ce      	b.n	800691a <SSD1306_DrawLine+0x18c>
			break;
 800697c:	bf00      	nop
		} 
	}
}
 800697e:	371c      	adds	r7, #28
 8006980:	46bd      	mov	sp, r7
 8006982:	bd90      	pop	{r4, r7, pc}

08006984 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8006984:	b590      	push	{r4, r7, lr}
 8006986:	b085      	sub	sp, #20
 8006988:	af02      	add	r7, sp, #8
 800698a:	4604      	mov	r4, r0
 800698c:	4608      	mov	r0, r1
 800698e:	4611      	mov	r1, r2
 8006990:	461a      	mov	r2, r3
 8006992:	4623      	mov	r3, r4
 8006994:	80fb      	strh	r3, [r7, #6]
 8006996:	4603      	mov	r3, r0
 8006998:	80bb      	strh	r3, [r7, #4]
 800699a:	460b      	mov	r3, r1
 800699c:	807b      	strh	r3, [r7, #2]
 800699e:	4613      	mov	r3, r2
 80069a0:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 80069a2:	88fb      	ldrh	r3, [r7, #6]
 80069a4:	2b7f      	cmp	r3, #127	; 0x7f
 80069a6:	d853      	bhi.n	8006a50 <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 80069a8:	88bb      	ldrh	r3, [r7, #4]
 80069aa:	2b3f      	cmp	r3, #63	; 0x3f
 80069ac:	d850      	bhi.n	8006a50 <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	887b      	ldrh	r3, [r7, #2]
 80069b2:	4413      	add	r3, r2
 80069b4:	2b7f      	cmp	r3, #127	; 0x7f
 80069b6:	dd03      	ble.n	80069c0 <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80069b8:	88fb      	ldrh	r3, [r7, #6]
 80069ba:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80069be:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80069c0:	88ba      	ldrh	r2, [r7, #4]
 80069c2:	883b      	ldrh	r3, [r7, #0]
 80069c4:	4413      	add	r3, r2
 80069c6:	2b3f      	cmp	r3, #63	; 0x3f
 80069c8:	dd03      	ble.n	80069d2 <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80069ca:	88bb      	ldrh	r3, [r7, #4]
 80069cc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80069d0:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 80069d2:	88fa      	ldrh	r2, [r7, #6]
 80069d4:	887b      	ldrh	r3, [r7, #2]
 80069d6:	4413      	add	r3, r2
 80069d8:	b29a      	uxth	r2, r3
 80069da:	88bc      	ldrh	r4, [r7, #4]
 80069dc:	88b9      	ldrh	r1, [r7, #4]
 80069de:	88f8      	ldrh	r0, [r7, #6]
 80069e0:	7e3b      	ldrb	r3, [r7, #24]
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	4623      	mov	r3, r4
 80069e6:	f7ff fed2 	bl	800678e <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 80069ea:	88ba      	ldrh	r2, [r7, #4]
 80069ec:	883b      	ldrh	r3, [r7, #0]
 80069ee:	4413      	add	r3, r2
 80069f0:	b299      	uxth	r1, r3
 80069f2:	88fa      	ldrh	r2, [r7, #6]
 80069f4:	887b      	ldrh	r3, [r7, #2]
 80069f6:	4413      	add	r3, r2
 80069f8:	b29c      	uxth	r4, r3
 80069fa:	88ba      	ldrh	r2, [r7, #4]
 80069fc:	883b      	ldrh	r3, [r7, #0]
 80069fe:	4413      	add	r3, r2
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	88f8      	ldrh	r0, [r7, #6]
 8006a04:	7e3b      	ldrb	r3, [r7, #24]
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	4622      	mov	r2, r4
 8006a0c:	f7ff febf 	bl	800678e <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8006a10:	88ba      	ldrh	r2, [r7, #4]
 8006a12:	883b      	ldrh	r3, [r7, #0]
 8006a14:	4413      	add	r3, r2
 8006a16:	b29c      	uxth	r4, r3
 8006a18:	88fa      	ldrh	r2, [r7, #6]
 8006a1a:	88b9      	ldrh	r1, [r7, #4]
 8006a1c:	88f8      	ldrh	r0, [r7, #6]
 8006a1e:	7e3b      	ldrb	r3, [r7, #24]
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	4623      	mov	r3, r4
 8006a24:	f7ff feb3 	bl	800678e <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8006a28:	88fa      	ldrh	r2, [r7, #6]
 8006a2a:	887b      	ldrh	r3, [r7, #2]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	b298      	uxth	r0, r3
 8006a30:	88fa      	ldrh	r2, [r7, #6]
 8006a32:	887b      	ldrh	r3, [r7, #2]
 8006a34:	4413      	add	r3, r2
 8006a36:	b29c      	uxth	r4, r3
 8006a38:	88ba      	ldrh	r2, [r7, #4]
 8006a3a:	883b      	ldrh	r3, [r7, #0]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	88b9      	ldrh	r1, [r7, #4]
 8006a42:	7e3b      	ldrb	r3, [r7, #24]
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	4613      	mov	r3, r2
 8006a48:	4622      	mov	r2, r4
 8006a4a:	f7ff fea0 	bl	800678e <SSD1306_DrawLine>
 8006a4e:	e000      	b.n	8006a52 <SSD1306_DrawRectangle+0xce>
		return;
 8006a50:	bf00      	nop
}
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd90      	pop	{r4, r7, pc}

08006a58 <SSD1306_DrawFilledTriangle>:
	SSD1306_DrawLine(x2, y2, x3, y3, color);
	SSD1306_DrawLine(x3, y3, x1, y1, color);
}


void SSD1306_DrawFilledTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, SSD1306_COLOR_t color) {
 8006a58:	b590      	push	{r4, r7, lr}
 8006a5a:	b08d      	sub	sp, #52	; 0x34
 8006a5c:	af02      	add	r7, sp, #8
 8006a5e:	4604      	mov	r4, r0
 8006a60:	4608      	mov	r0, r1
 8006a62:	4611      	mov	r1, r2
 8006a64:	461a      	mov	r2, r3
 8006a66:	4623      	mov	r3, r4
 8006a68:	80fb      	strh	r3, [r7, #6]
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	80bb      	strh	r3, [r7, #4]
 8006a6e:	460b      	mov	r3, r1
 8006a70:	807b      	strh	r3, [r7, #2]
 8006a72:	4613      	mov	r3, r2
 8006a74:	803b      	strh	r3, [r7, #0]
	int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8006a76:	2300      	movs	r3, #0
 8006a78:	823b      	strh	r3, [r7, #16]
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	81fb      	strh	r3, [r7, #14]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006a82:	2300      	movs	r3, #0
 8006a84:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006a86:	2300      	movs	r3, #0
 8006a88:	847b      	strh	r3, [r7, #34]	; 0x22
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	843b      	strh	r3, [r7, #32]
	yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8006a8e:	2300      	movs	r3, #0
 8006a90:	83fb      	strh	r3, [r7, #30]
 8006a92:	2300      	movs	r3, #0
 8006a94:	83bb      	strh	r3, [r7, #28]
 8006a96:	2300      	movs	r3, #0
 8006a98:	837b      	strh	r3, [r7, #26]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	833b      	strh	r3, [r7, #24]
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	82fb      	strh	r3, [r7, #22]
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	82bb      	strh	r3, [r7, #20]
	curpixel = 0;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	827b      	strh	r3, [r7, #18]
	
	deltax = ABS(x2 - x1);
 8006aaa:	887a      	ldrh	r2, [r7, #2]
 8006aac:	88fb      	ldrh	r3, [r7, #6]
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	bfb8      	it	lt
 8006ab4:	425b      	neglt	r3, r3
 8006ab6:	823b      	strh	r3, [r7, #16]
	deltay = ABS(y2 - y1);
 8006ab8:	883a      	ldrh	r2, [r7, #0]
 8006aba:	88bb      	ldrh	r3, [r7, #4]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	bfb8      	it	lt
 8006ac2:	425b      	neglt	r3, r3
 8006ac4:	81fb      	strh	r3, [r7, #14]
	x = x1;
 8006ac6:	88fb      	ldrh	r3, [r7, #6]
 8006ac8:	84fb      	strh	r3, [r7, #38]	; 0x26
	y = y1;
 8006aca:	88bb      	ldrh	r3, [r7, #4]
 8006acc:	84bb      	strh	r3, [r7, #36]	; 0x24

	if (x2 >= x1) {
 8006ace:	887a      	ldrh	r2, [r7, #2]
 8006ad0:	88fb      	ldrh	r3, [r7, #6]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d304      	bcc.n	8006ae0 <SSD1306_DrawFilledTriangle+0x88>
		xinc1 = 1;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = 1;
 8006ada:	2301      	movs	r3, #1
 8006adc:	843b      	strh	r3, [r7, #32]
 8006ade:	e005      	b.n	8006aec <SSD1306_DrawFilledTriangle+0x94>
	} else {
		xinc1 = -1;
 8006ae0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ae4:	847b      	strh	r3, [r7, #34]	; 0x22
		xinc2 = -1;
 8006ae6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006aea:	843b      	strh	r3, [r7, #32]
	}

	if (y2 >= y1) {
 8006aec:	883a      	ldrh	r2, [r7, #0]
 8006aee:	88bb      	ldrh	r3, [r7, #4]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d304      	bcc.n	8006afe <SSD1306_DrawFilledTriangle+0xa6>
		yinc1 = 1;
 8006af4:	2301      	movs	r3, #1
 8006af6:	83fb      	strh	r3, [r7, #30]
		yinc2 = 1;
 8006af8:	2301      	movs	r3, #1
 8006afa:	83bb      	strh	r3, [r7, #28]
 8006afc:	e005      	b.n	8006b0a <SSD1306_DrawFilledTriangle+0xb2>
	} else {
		yinc1 = -1;
 8006afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b02:	83fb      	strh	r3, [r7, #30]
		yinc2 = -1;
 8006b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b08:	83bb      	strh	r3, [r7, #28]
	}

	if (deltax >= deltay){
 8006b0a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006b0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	db10      	blt.n	8006b38 <SSD1306_DrawFilledTriangle+0xe0>
		xinc1 = 0;
 8006b16:	2300      	movs	r3, #0
 8006b18:	847b      	strh	r3, [r7, #34]	; 0x22
		yinc2 = 0;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	83bb      	strh	r3, [r7, #28]
		den = deltax;
 8006b1e:	8a3b      	ldrh	r3, [r7, #16]
 8006b20:	837b      	strh	r3, [r7, #26]
		num = deltax / 2;
 8006b22:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006b26:	0fda      	lsrs	r2, r3, #31
 8006b28:	4413      	add	r3, r2
 8006b2a:	105b      	asrs	r3, r3, #1
 8006b2c:	833b      	strh	r3, [r7, #24]
		numadd = deltay;
 8006b2e:	89fb      	ldrh	r3, [r7, #14]
 8006b30:	82fb      	strh	r3, [r7, #22]
		numpixels = deltax;
 8006b32:	8a3b      	ldrh	r3, [r7, #16]
 8006b34:	82bb      	strh	r3, [r7, #20]
 8006b36:	e00f      	b.n	8006b58 <SSD1306_DrawFilledTriangle+0x100>
	} else {
		xinc2 = 0;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	843b      	strh	r3, [r7, #32]
		yinc1 = 0;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	83fb      	strh	r3, [r7, #30]
		den = deltay;
 8006b40:	89fb      	ldrh	r3, [r7, #14]
 8006b42:	837b      	strh	r3, [r7, #26]
		num = deltay / 2;
 8006b44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b48:	0fda      	lsrs	r2, r3, #31
 8006b4a:	4413      	add	r3, r2
 8006b4c:	105b      	asrs	r3, r3, #1
 8006b4e:	833b      	strh	r3, [r7, #24]
		numadd = deltax;
 8006b50:	8a3b      	ldrh	r3, [r7, #16]
 8006b52:	82fb      	strh	r3, [r7, #22]
		numpixels = deltay;
 8006b54:	89fb      	ldrh	r3, [r7, #14]
 8006b56:	82bb      	strh	r3, [r7, #20]
	}

	for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8006b58:	2300      	movs	r3, #0
 8006b5a:	827b      	strh	r3, [r7, #18]
 8006b5c:	e033      	b.n	8006bc6 <SSD1306_DrawFilledTriangle+0x16e>
		SSD1306_DrawLine(x, y, x3, y3, color);
 8006b5e:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8006b60:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8006b62:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 8006b64:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8006b66:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8006b6a:	9300      	str	r3, [sp, #0]
 8006b6c:	4623      	mov	r3, r4
 8006b6e:	f7ff fe0e 	bl	800678e <SSD1306_DrawLine>

		num += numadd;
 8006b72:	8b3a      	ldrh	r2, [r7, #24]
 8006b74:	8afb      	ldrh	r3, [r7, #22]
 8006b76:	4413      	add	r3, r2
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	833b      	strh	r3, [r7, #24]
		if (num >= den) {
 8006b7c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8006b80:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	db0e      	blt.n	8006ba6 <SSD1306_DrawFilledTriangle+0x14e>
			num -= den;
 8006b88:	8b3a      	ldrh	r2, [r7, #24]
 8006b8a:	8b7b      	ldrh	r3, [r7, #26]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	833b      	strh	r3, [r7, #24]
			x += xinc1;
 8006b92:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006b94:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006b96:	4413      	add	r3, r2
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	84fb      	strh	r3, [r7, #38]	; 0x26
			y += yinc1;
 8006b9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006b9e:	8bfb      	ldrh	r3, [r7, #30]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	84bb      	strh	r3, [r7, #36]	; 0x24
		}
		x += xinc2;
 8006ba6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006ba8:	8c3b      	ldrh	r3, [r7, #32]
 8006baa:	4413      	add	r3, r2
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	84fb      	strh	r3, [r7, #38]	; 0x26
		y += yinc2;
 8006bb0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006bb2:	8bbb      	ldrh	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	84bb      	strh	r3, [r7, #36]	; 0x24
	for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8006bba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	827b      	strh	r3, [r7, #18]
 8006bc6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8006bca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	ddc5      	ble.n	8006b5e <SSD1306_DrawFilledTriangle+0x106>
	}
}
 8006bd2:	bf00      	nop
 8006bd4:	bf00      	nop
 8006bd6:	372c      	adds	r7, #44	; 0x2c
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd90      	pop	{r4, r7, pc}

08006bdc <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8006be0:	2000      	movs	r0, #0
 8006be2:	f7ff fca3 	bl	800652c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8006be6:	f7ff fc73 	bl	80064d0 <SSD1306_UpdateScreen>
}
 8006bea:	bf00      	nop
 8006bec:	bd80      	pop	{r7, pc}
	...

08006bf0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8006bf6:	4b07      	ldr	r3, [pc, #28]	; (8006c14 <ssd1306_I2C_Init+0x24>)
 8006bf8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006bfa:	e002      	b.n	8006c02 <ssd1306_I2C_Init+0x12>
		p--;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f9      	bne.n	8006bfc <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8006c08:	bf00      	nop
 8006c0a:	bf00      	nop
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bc80      	pop	{r7}
 8006c12:	4770      	bx	lr
 8006c14:	0003d090 	.word	0x0003d090

08006c18 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8006c18:	b590      	push	{r4, r7, lr}
 8006c1a:	b0c7      	sub	sp, #284	; 0x11c
 8006c1c:	af02      	add	r7, sp, #8
 8006c1e:	4604      	mov	r4, r0
 8006c20:	4608      	mov	r0, r1
 8006c22:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8006c26:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8006c2a:	600a      	str	r2, [r1, #0]
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c32:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8006c36:	4622      	mov	r2, r4
 8006c38:	701a      	strb	r2, [r3, #0]
 8006c3a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c3e:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8006c42:	4602      	mov	r2, r0
 8006c44:	701a      	strb	r2, [r3, #0]
 8006c46:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c4a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c4e:	460a      	mov	r2, r1
 8006c50:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8006c52:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006c56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006c5a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006c5e:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8006c62:	7812      	ldrb	r2, [r2, #0]
 8006c64:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8006c66:	2300      	movs	r3, #0
 8006c68:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8006c6c:	e015      	b.n	8006c9a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8006c6e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006c72:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006c76:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8006c7a:	6812      	ldr	r2, [r2, #0]
 8006c7c:	441a      	add	r2, r3
 8006c7e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006c82:	3301      	adds	r3, #1
 8006c84:	7811      	ldrb	r1, [r2, #0]
 8006c86:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006c8a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8006c8e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8006c90:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006c94:	3301      	adds	r3, #1
 8006c96:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8006c9a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006ca4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8006ca8:	8812      	ldrh	r2, [r2, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d8df      	bhi.n	8006c6e <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8006cae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006cb2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	b299      	uxth	r1, r3
 8006cba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006cbe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006cc2:	881b      	ldrh	r3, [r3, #0]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	f107 020c 	add.w	r2, r7, #12
 8006ccc:	200a      	movs	r0, #10
 8006cce:	9000      	str	r0, [sp, #0]
 8006cd0:	4803      	ldr	r0, [pc, #12]	; (8006ce0 <ssd1306_I2C_WriteMulti+0xc8>)
 8006cd2:	f7fc fddf 	bl	8003894 <HAL_I2C_Master_Transmit>
}
 8006cd6:	bf00      	nop
 8006cd8:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd90      	pop	{r4, r7, pc}
 8006ce0:	200000e0 	.word	0x200000e0

08006ce4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b086      	sub	sp, #24
 8006ce8:	af02      	add	r7, sp, #8
 8006cea:	4603      	mov	r3, r0
 8006cec:	71fb      	strb	r3, [r7, #7]
 8006cee:	460b      	mov	r3, r1
 8006cf0:	71bb      	strb	r3, [r7, #6]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8006cf6:	79bb      	ldrb	r3, [r7, #6]
 8006cf8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8006cfa:	797b      	ldrb	r3, [r7, #5]
 8006cfc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8006cfe:	79fb      	ldrb	r3, [r7, #7]
 8006d00:	b299      	uxth	r1, r3
 8006d02:	f107 020c 	add.w	r2, r7, #12
 8006d06:	230a      	movs	r3, #10
 8006d08:	9300      	str	r3, [sp, #0]
 8006d0a:	2302      	movs	r3, #2
 8006d0c:	4803      	ldr	r0, [pc, #12]	; (8006d1c <ssd1306_I2C_Write+0x38>)
 8006d0e:	f7fc fdc1 	bl	8003894 <HAL_I2C_Master_Transmit>
}
 8006d12:	bf00      	nop
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	200000e0 	.word	0x200000e0

08006d20 <ResetCommand>:
 * 
 * @param Rojo_BH1750: Structture that handles the sensor
 * @return Rojo_Status 
 */
static Rojo_Status ResetCommand(Rojo_BH1750 *Rojo_BH1750)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af02      	add	r7, sp, #8
 8006d26:	6078      	str	r0, [r7, #4]
	Buffer = Reset;
 8006d28:	4b0b      	ldr	r3, [pc, #44]	; (8006d58 <ResetCommand+0x38>)
 8006d2a:	2207      	movs	r2, #7
 8006d2c:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Master_Transmit(Rojo_BH1750 -> I2C, Rojo_BH1750 -> Address, &Buffer, 1, 100) != HAL_OK)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6818      	ldr	r0, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	791b      	ldrb	r3, [r3, #4]
 8006d36:	b299      	uxth	r1, r3
 8006d38:	2364      	movs	r3, #100	; 0x64
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	4a06      	ldr	r2, [pc, #24]	; (8006d58 <ResetCommand+0x38>)
 8006d40:	f7fc fda8 	bl	8003894 <HAL_I2C_Master_Transmit>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <ResetCommand+0x2e>
		return Rojo_Error;
 8006d4a:	2308      	movs	r3, #8
 8006d4c:	e000      	b.n	8006d50 <ResetCommand+0x30>
	else
		return Rojo_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3708      	adds	r7, #8
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	2000065a 	.word	0x2000065a

08006d5c <PowerOnCommand>:
 * 
 * @param Rojo_BH1750: Structture that handles the sensor
 * @return Rojo_Status 
 */
static Rojo_Status PowerOnCommand(Rojo_BH1750 *Rojo_BH1750)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af02      	add	r7, sp, #8
 8006d62:	6078      	str	r0, [r7, #4]
	Buffer = PowerOn;
 8006d64:	4b0b      	ldr	r3, [pc, #44]	; (8006d94 <PowerOnCommand+0x38>)
 8006d66:	2201      	movs	r2, #1
 8006d68:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Master_Transmit(Rojo_BH1750 -> I2C, Rojo_BH1750 -> Address, &Buffer, 1, 100) != HAL_OK)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6818      	ldr	r0, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	791b      	ldrb	r3, [r3, #4]
 8006d72:	b299      	uxth	r1, r3
 8006d74:	2364      	movs	r3, #100	; 0x64
 8006d76:	9300      	str	r3, [sp, #0]
 8006d78:	2301      	movs	r3, #1
 8006d7a:	4a06      	ldr	r2, [pc, #24]	; (8006d94 <PowerOnCommand+0x38>)
 8006d7c:	f7fc fd8a 	bl	8003894 <HAL_I2C_Master_Transmit>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <PowerOnCommand+0x2e>
		return Rojo_Error;
 8006d86:	2308      	movs	r3, #8
 8006d88:	e000      	b.n	8006d8c <PowerOnCommand+0x30>
	else
		return Rojo_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	2000065a 	.word	0x2000065a

08006d98 <PowerDownCommand>:
 * 
 * @param Rojo_BH1750: Structture that handles the sensor
 * @return Rojo_Status 
 */
static Rojo_Status PowerDownCommand(Rojo_BH1750 *Rojo_BH1750)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af02      	add	r7, sp, #8
 8006d9e:	6078      	str	r0, [r7, #4]
	Buffer = PowerDown;
 8006da0:	4b0b      	ldr	r3, [pc, #44]	; (8006dd0 <PowerDownCommand+0x38>)
 8006da2:	2200      	movs	r2, #0
 8006da4:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Master_Transmit(Rojo_BH1750 -> I2C, Rojo_BH1750 -> Address, &Buffer, 1, 100) != HAL_OK)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6818      	ldr	r0, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	791b      	ldrb	r3, [r3, #4]
 8006dae:	b299      	uxth	r1, r3
 8006db0:	2364      	movs	r3, #100	; 0x64
 8006db2:	9300      	str	r3, [sp, #0]
 8006db4:	2301      	movs	r3, #1
 8006db6:	4a06      	ldr	r2, [pc, #24]	; (8006dd0 <PowerDownCommand+0x38>)
 8006db8:	f7fc fd6c 	bl	8003894 <HAL_I2C_Master_Transmit>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <PowerDownCommand+0x2e>
		return Rojo_Error;
 8006dc2:	2308      	movs	r3, #8
 8006dc4:	e000      	b.n	8006dc8 <PowerDownCommand+0x30>
	else
		return Rojo_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3708      	adds	r7, #8
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	2000065a 	.word	0x2000065a

08006dd4 <Measure_Subrutine>:
 * 
 * @param Rojo_BH1750: Structture that handles the sensor
 * @return uint16_t: Value of the meausure in 16 bit code (Not luxes)
 */
static uint16_t Measure_Subrutine(Rojo_BH1750 *Rojo_BH1750)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af02      	add	r7, sp, #8
 8006dda:	6078      	str	r0, [r7, #4]
	uint8_t Data[2];
	switch(Rojo_BH1750 -> Resolution)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	795b      	ldrb	r3, [r3, #5]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d00e      	beq.n	8006e02 <Measure_Subrutine+0x2e>
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	dc10      	bgt.n	8006e0a <Measure_Subrutine+0x36>
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d002      	beq.n	8006df2 <Measure_Subrutine+0x1e>
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d004      	beq.n	8006dfa <Measure_Subrutine+0x26>
 8006df0:	e00b      	b.n	8006e0a <Measure_Subrutine+0x36>
	{
		case High_Res:
			Buffer = Continuously_H_ResolutionMode2;
 8006df2:	4b22      	ldr	r3, [pc, #136]	; (8006e7c <Measure_Subrutine+0xa8>)
 8006df4:	2211      	movs	r2, #17
 8006df6:	701a      	strb	r2, [r3, #0]
		break;
 8006df8:	e009      	b.n	8006e0e <Measure_Subrutine+0x3a>
		case Medium_Res:
			Buffer = Continuously_H_ResolutionMode;
 8006dfa:	4b20      	ldr	r3, [pc, #128]	; (8006e7c <Measure_Subrutine+0xa8>)
 8006dfc:	2210      	movs	r2, #16
 8006dfe:	701a      	strb	r2, [r3, #0]
		break;
 8006e00:	e005      	b.n	8006e0e <Measure_Subrutine+0x3a>
		case Low_Res:
			Buffer = Continuously_L_ResolutionMode;
 8006e02:	4b1e      	ldr	r3, [pc, #120]	; (8006e7c <Measure_Subrutine+0xa8>)
 8006e04:	2213      	movs	r2, #19
 8006e06:	701a      	strb	r2, [r3, #0]
		break;
 8006e08:	e001      	b.n	8006e0e <Measure_Subrutine+0x3a>
		default:
			return 0;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	e031      	b.n	8006e72 <Measure_Subrutine+0x9e>
		break;
	}
	Rojo_BH1750 -> Status = Busy;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_Master_Transmit(Rojo_BH1750 -> I2C, Rojo_BH1750 -> Address, &Buffer, 1, 100) != HAL_OK)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6818      	ldr	r0, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	791b      	ldrb	r3, [r3, #4]
 8006e1c:	b299      	uxth	r1, r3
 8006e1e:	2364      	movs	r3, #100	; 0x64
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	2301      	movs	r3, #1
 8006e24:	4a15      	ldr	r2, [pc, #84]	; (8006e7c <Measure_Subrutine+0xa8>)
 8006e26:	f7fc fd35 	bl	8003894 <HAL_I2C_Master_Transmit>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <Measure_Subrutine+0x60>
		return 0;
 8006e30:	2300      	movs	r3, #0
 8006e32:	e01e      	b.n	8006e72 <Measure_Subrutine+0x9e>
	HAL_Delay(120);
 8006e34:	2078      	movs	r0, #120	; 0x78
 8006e36:	f7fc f877 	bl	8002f28 <HAL_Delay>
	if(HAL_I2C_Master_Receive(Rojo_BH1750 -> I2C, Rojo_BH1750 -> Address, Data, 2, 100) != HAL_OK)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	791b      	ldrb	r3, [r3, #4]
 8006e42:	b299      	uxth	r1, r3
 8006e44:	f107 020c 	add.w	r2, r7, #12
 8006e48:	2364      	movs	r3, #100	; 0x64
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	f7fc fe1f 	bl	8003a90 <HAL_I2C_Master_Receive>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <Measure_Subrutine+0x88>
		return 0;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	e00a      	b.n	8006e72 <Measure_Subrutine+0x9e>
	Rojo_BH1750 -> Status = Standby;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	719a      	strb	r2, [r3, #6]
	return (uint16_t) (Data[0] << 8 | Data[1]);
 8006e62:	7b3b      	ldrb	r3, [r7, #12]
 8006e64:	021b      	lsls	r3, r3, #8
 8006e66:	b21a      	sxth	r2, r3
 8006e68:	7b7b      	ldrb	r3, [r7, #13]
 8006e6a:	b21b      	sxth	r3, r3
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	b21b      	sxth	r3, r3
 8006e70:	b29b      	uxth	r3, r3
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3710      	adds	r7, #16
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	2000065a 	.word	0x2000065a

08006e80 <BH1750_Init>:

/*END OF STATIC ZONE*/

Rojo_Status BH1750_Init(Rojo_BH1750 *Rojo_BH1750, I2C_HandleTypeDef *hi2c, uint8_t Address)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	71fb      	strb	r3, [r7, #7]

	Rojo_BH1750 -> I2C = hi2c;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	601a      	str	r2, [r3, #0]
	Rojo_BH1750 -> Address = Address;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	79fa      	ldrb	r2, [r7, #7]
 8006e98:	711a      	strb	r2, [r3, #4]
	Rojo_BH1750 -> Resolution = Medium_Res;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	715a      	strb	r2, [r3, #5]
	Rojo_BH1750 -> Status = Standby;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	719a      	strb	r2, [r3, #6]
	Rojo_BH1750 -> Value = 0;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	811a      	strh	r2, [r3, #8]
	if(PowerOnCommand(Rojo_BH1750) != Rojo_OK) //Waking the sensor logic
 8006eac:	68f8      	ldr	r0, [r7, #12]
 8006eae:	f7ff ff55 	bl	8006d5c <PowerOnCommand>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d001      	beq.n	8006ebc <BH1750_Init+0x3c>
		return Rojo_Error;
 8006eb8:	2308      	movs	r3, #8
 8006eba:	e00b      	b.n	8006ed4 <BH1750_Init+0x54>
	HAL_Delay(10);
 8006ebc:	200a      	movs	r0, #10
 8006ebe:	f7fc f833 	bl	8002f28 <HAL_Delay>
	if(ResetCommand(Rojo_BH1750) != Rojo_OK) //Clearing all the register of the sensor
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f7ff ff2c 	bl	8006d20 <ResetCommand>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <BH1750_Init+0x52>
		return Rojo_Error;
 8006ece:	2308      	movs	r3, #8
 8006ed0:	e000      	b.n	8006ed4 <BH1750_Init+0x54>
	return Rojo_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <BH1750_Read>:

Rojo_Status BH1750_Read(Rojo_BH1750 *Rojo_BH1750, float *Measure)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
	uint16_t RegisterValue;
	switch(Rojo_BH1750 -> Status)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	799b      	ldrb	r3, [r3, #6]
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d012      	beq.n	8006f14 <BH1750_Read+0x38>
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	dc21      	bgt.n	8006f36 <BH1750_Read+0x5a>
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d008      	beq.n	8006f08 <BH1750_Read+0x2c>
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d11d      	bne.n	8006f36 <BH1750_Read+0x5a>
	{
		case Busy:
			RegisterValue = Rojo_BH1750 -> Value;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	891b      	ldrh	r3, [r3, #8]
 8006efe:	81fb      	strh	r3, [r7, #14]
			Rojo_BH1750 -> Status = Standby;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	719a      	strb	r2, [r3, #6]
		break;
 8006f06:	e018      	b.n	8006f3a <BH1750_Read+0x5e>
		case Standby:
			RegisterValue = Measure_Subrutine(Rojo_BH1750);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7ff ff63 	bl	8006dd4 <Measure_Subrutine>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	81fb      	strh	r3, [r7, #14]
		break;
 8006f12:	e012      	b.n	8006f3a <BH1750_Read+0x5e>
		case Sleep:
			if(PowerDownCommand(Rojo_BH1750) != Rojo_OK)
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7ff ff3f 	bl	8006d98 <PowerDownCommand>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d001      	beq.n	8006f24 <BH1750_Read+0x48>
				return Rojo_Error;
 8006f20:	2308      	movs	r3, #8
 8006f22:	e01d      	b.n	8006f60 <BH1750_Read+0x84>
			HAL_Delay(10);
 8006f24:	200a      	movs	r0, #10
 8006f26:	f7fb ffff 	bl	8002f28 <HAL_Delay>
			RegisterValue = Measure_Subrutine(Rojo_BH1750);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7ff ff52 	bl	8006dd4 <Measure_Subrutine>
 8006f30:	4603      	mov	r3, r0
 8006f32:	81fb      	strh	r3, [r7, #14]
		break;
 8006f34:	e001      	b.n	8006f3a <BH1750_Read+0x5e>
		default:
			return Rojo_Error;
 8006f36:	2308      	movs	r3, #8
 8006f38:	e012      	b.n	8006f60 <BH1750_Read+0x84>
		break;
	}
	*Measure = RegisterValue / 1.2;
 8006f3a:	89fb      	ldrh	r3, [r7, #14]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7f9 fb0d 	bl	800055c <__aeabi_i2d>
 8006f42:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8006f46:	4b08      	ldr	r3, [pc, #32]	; (8006f68 <BH1750_Read+0x8c>)
 8006f48:	f7f9 fc9c 	bl	8000884 <__aeabi_ddiv>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4610      	mov	r0, r2
 8006f52:	4619      	mov	r1, r3
 8006f54:	f7f9 fd9e 	bl	8000a94 <__aeabi_d2f>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	601a      	str	r2, [r3, #0]
	return Rojo_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	3ff33333 	.word	0x3ff33333

08006f6c <BH1750_ReCalibrate>:

Rojo_Status BH1750_ReCalibrate(Rojo_BH1750 *Rojo_BH1750)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
	switch(Rojo_BH1750 -> Status)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	799b      	ldrb	r3, [r3, #6]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d002      	beq.n	8006f82 <BH1750_ReCalibrate+0x16>
 8006f7c:	2b02      	cmp	r3, #2
 8006f7e:	d008      	beq.n	8006f92 <BH1750_ReCalibrate+0x26>
 8006f80:	e017      	b.n	8006fb2 <BH1750_ReCalibrate+0x46>
	{
		case Standby:
			if(ResetCommand(Rojo_BH1750) != Rojo_OK) //Just making the reset
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff fecc 	bl	8006d20 <ResetCommand>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d013      	beq.n	8006fb6 <BH1750_ReCalibrate+0x4a>
				return Rojo_Error;
 8006f8e:	2308      	movs	r3, #8
 8006f90:	e015      	b.n	8006fbe <BH1750_ReCalibrate+0x52>
		break;
		case Sleep:
			if(PowerOnCommand(Rojo_BH1750) != Rojo_OK) //Waking up the sensor logic
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fee2 	bl	8006d5c <PowerOnCommand>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d001      	beq.n	8006fa2 <BH1750_ReCalibrate+0x36>
				return Rojo_Error;
 8006f9e:	2308      	movs	r3, #8
 8006fa0:	e00d      	b.n	8006fbe <BH1750_ReCalibrate+0x52>
			if(ResetCommand(Rojo_BH1750) != Rojo_OK) //Making the reset
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f7ff febc 	bl	8006d20 <ResetCommand>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d005      	beq.n	8006fba <BH1750_ReCalibrate+0x4e>
				return Rojo_Error;
 8006fae:	2308      	movs	r3, #8
 8006fb0:	e005      	b.n	8006fbe <BH1750_ReCalibrate+0x52>
		break;
		default:
			return Rojo_Error;
 8006fb2:	2308      	movs	r3, #8
 8006fb4:	e003      	b.n	8006fbe <BH1750_ReCalibrate+0x52>
		break;
 8006fb6:	bf00      	nop
 8006fb8:	e000      	b.n	8006fbc <BH1750_ReCalibrate+0x50>
		break;
 8006fba:	bf00      	nop
		break;
	}
	return Rojo_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3708      	adds	r7, #8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <calloc>:
 8006fc8:	4b02      	ldr	r3, [pc, #8]	; (8006fd4 <calloc+0xc>)
 8006fca:	460a      	mov	r2, r1
 8006fcc:	4601      	mov	r1, r0
 8006fce:	6818      	ldr	r0, [r3, #0]
 8006fd0:	f000 b83c 	b.w	800704c <_calloc_r>
 8006fd4:	20000060 	.word	0x20000060

08006fd8 <__errno>:
 8006fd8:	4b01      	ldr	r3, [pc, #4]	; (8006fe0 <__errno+0x8>)
 8006fda:	6818      	ldr	r0, [r3, #0]
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	20000060 	.word	0x20000060

08006fe4 <__libc_init_array>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	4d0c      	ldr	r5, [pc, #48]	; (800701c <__libc_init_array+0x38>)
 8006fea:	4c0d      	ldr	r4, [pc, #52]	; (8007020 <__libc_init_array+0x3c>)
 8006fec:	1b64      	subs	r4, r4, r5
 8006fee:	10a4      	asrs	r4, r4, #2
 8006ff0:	42a6      	cmp	r6, r4
 8006ff2:	d109      	bne.n	8007008 <__libc_init_array+0x24>
 8006ff4:	f000 fcb8 	bl	8007968 <_init>
 8006ff8:	2600      	movs	r6, #0
 8006ffa:	4d0a      	ldr	r5, [pc, #40]	; (8007024 <__libc_init_array+0x40>)
 8006ffc:	4c0a      	ldr	r4, [pc, #40]	; (8007028 <__libc_init_array+0x44>)
 8006ffe:	1b64      	subs	r4, r4, r5
 8007000:	10a4      	asrs	r4, r4, #2
 8007002:	42a6      	cmp	r6, r4
 8007004:	d105      	bne.n	8007012 <__libc_init_array+0x2e>
 8007006:	bd70      	pop	{r4, r5, r6, pc}
 8007008:	f855 3b04 	ldr.w	r3, [r5], #4
 800700c:	4798      	blx	r3
 800700e:	3601      	adds	r6, #1
 8007010:	e7ee      	b.n	8006ff0 <__libc_init_array+0xc>
 8007012:	f855 3b04 	ldr.w	r3, [r5], #4
 8007016:	4798      	blx	r3
 8007018:	3601      	adds	r6, #1
 800701a:	e7f2      	b.n	8007002 <__libc_init_array+0x1e>
 800701c:	0800a398 	.word	0x0800a398
 8007020:	0800a398 	.word	0x0800a398
 8007024:	0800a398 	.word	0x0800a398
 8007028:	0800a39c 	.word	0x0800a39c

0800702c <free>:
 800702c:	4b02      	ldr	r3, [pc, #8]	; (8007038 <free+0xc>)
 800702e:	4601      	mov	r1, r0
 8007030:	6818      	ldr	r0, [r3, #0]
 8007032:	f000 b81f 	b.w	8007074 <_free_r>
 8007036:	bf00      	nop
 8007038:	20000060 	.word	0x20000060

0800703c <memset>:
 800703c:	4603      	mov	r3, r0
 800703e:	4402      	add	r2, r0
 8007040:	4293      	cmp	r3, r2
 8007042:	d100      	bne.n	8007046 <memset+0xa>
 8007044:	4770      	bx	lr
 8007046:	f803 1b01 	strb.w	r1, [r3], #1
 800704a:	e7f9      	b.n	8007040 <memset+0x4>

0800704c <_calloc_r>:
 800704c:	b570      	push	{r4, r5, r6, lr}
 800704e:	fba1 5402 	umull	r5, r4, r1, r2
 8007052:	b934      	cbnz	r4, 8007062 <_calloc_r+0x16>
 8007054:	4629      	mov	r1, r5
 8007056:	f000 f875 	bl	8007144 <_malloc_r>
 800705a:	4606      	mov	r6, r0
 800705c:	b928      	cbnz	r0, 800706a <_calloc_r+0x1e>
 800705e:	4630      	mov	r0, r6
 8007060:	bd70      	pop	{r4, r5, r6, pc}
 8007062:	220c      	movs	r2, #12
 8007064:	2600      	movs	r6, #0
 8007066:	6002      	str	r2, [r0, #0]
 8007068:	e7f9      	b.n	800705e <_calloc_r+0x12>
 800706a:	462a      	mov	r2, r5
 800706c:	4621      	mov	r1, r4
 800706e:	f7ff ffe5 	bl	800703c <memset>
 8007072:	e7f4      	b.n	800705e <_calloc_r+0x12>

08007074 <_free_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	4605      	mov	r5, r0
 8007078:	2900      	cmp	r1, #0
 800707a:	d040      	beq.n	80070fe <_free_r+0x8a>
 800707c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007080:	1f0c      	subs	r4, r1, #4
 8007082:	2b00      	cmp	r3, #0
 8007084:	bfb8      	it	lt
 8007086:	18e4      	addlt	r4, r4, r3
 8007088:	f000 f900 	bl	800728c <__malloc_lock>
 800708c:	4a1c      	ldr	r2, [pc, #112]	; (8007100 <_free_r+0x8c>)
 800708e:	6813      	ldr	r3, [r2, #0]
 8007090:	b933      	cbnz	r3, 80070a0 <_free_r+0x2c>
 8007092:	6063      	str	r3, [r4, #4]
 8007094:	6014      	str	r4, [r2, #0]
 8007096:	4628      	mov	r0, r5
 8007098:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800709c:	f000 b8fc 	b.w	8007298 <__malloc_unlock>
 80070a0:	42a3      	cmp	r3, r4
 80070a2:	d908      	bls.n	80070b6 <_free_r+0x42>
 80070a4:	6820      	ldr	r0, [r4, #0]
 80070a6:	1821      	adds	r1, r4, r0
 80070a8:	428b      	cmp	r3, r1
 80070aa:	bf01      	itttt	eq
 80070ac:	6819      	ldreq	r1, [r3, #0]
 80070ae:	685b      	ldreq	r3, [r3, #4]
 80070b0:	1809      	addeq	r1, r1, r0
 80070b2:	6021      	streq	r1, [r4, #0]
 80070b4:	e7ed      	b.n	8007092 <_free_r+0x1e>
 80070b6:	461a      	mov	r2, r3
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	b10b      	cbz	r3, 80070c0 <_free_r+0x4c>
 80070bc:	42a3      	cmp	r3, r4
 80070be:	d9fa      	bls.n	80070b6 <_free_r+0x42>
 80070c0:	6811      	ldr	r1, [r2, #0]
 80070c2:	1850      	adds	r0, r2, r1
 80070c4:	42a0      	cmp	r0, r4
 80070c6:	d10b      	bne.n	80070e0 <_free_r+0x6c>
 80070c8:	6820      	ldr	r0, [r4, #0]
 80070ca:	4401      	add	r1, r0
 80070cc:	1850      	adds	r0, r2, r1
 80070ce:	4283      	cmp	r3, r0
 80070d0:	6011      	str	r1, [r2, #0]
 80070d2:	d1e0      	bne.n	8007096 <_free_r+0x22>
 80070d4:	6818      	ldr	r0, [r3, #0]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	4401      	add	r1, r0
 80070da:	6011      	str	r1, [r2, #0]
 80070dc:	6053      	str	r3, [r2, #4]
 80070de:	e7da      	b.n	8007096 <_free_r+0x22>
 80070e0:	d902      	bls.n	80070e8 <_free_r+0x74>
 80070e2:	230c      	movs	r3, #12
 80070e4:	602b      	str	r3, [r5, #0]
 80070e6:	e7d6      	b.n	8007096 <_free_r+0x22>
 80070e8:	6820      	ldr	r0, [r4, #0]
 80070ea:	1821      	adds	r1, r4, r0
 80070ec:	428b      	cmp	r3, r1
 80070ee:	bf01      	itttt	eq
 80070f0:	6819      	ldreq	r1, [r3, #0]
 80070f2:	685b      	ldreq	r3, [r3, #4]
 80070f4:	1809      	addeq	r1, r1, r0
 80070f6:	6021      	streq	r1, [r4, #0]
 80070f8:	6063      	str	r3, [r4, #4]
 80070fa:	6054      	str	r4, [r2, #4]
 80070fc:	e7cb      	b.n	8007096 <_free_r+0x22>
 80070fe:	bd38      	pop	{r3, r4, r5, pc}
 8007100:	2000065c 	.word	0x2000065c

08007104 <sbrk_aligned>:
 8007104:	b570      	push	{r4, r5, r6, lr}
 8007106:	4e0e      	ldr	r6, [pc, #56]	; (8007140 <sbrk_aligned+0x3c>)
 8007108:	460c      	mov	r4, r1
 800710a:	6831      	ldr	r1, [r6, #0]
 800710c:	4605      	mov	r5, r0
 800710e:	b911      	cbnz	r1, 8007116 <sbrk_aligned+0x12>
 8007110:	f000 f88c 	bl	800722c <_sbrk_r>
 8007114:	6030      	str	r0, [r6, #0]
 8007116:	4621      	mov	r1, r4
 8007118:	4628      	mov	r0, r5
 800711a:	f000 f887 	bl	800722c <_sbrk_r>
 800711e:	1c43      	adds	r3, r0, #1
 8007120:	d00a      	beq.n	8007138 <sbrk_aligned+0x34>
 8007122:	1cc4      	adds	r4, r0, #3
 8007124:	f024 0403 	bic.w	r4, r4, #3
 8007128:	42a0      	cmp	r0, r4
 800712a:	d007      	beq.n	800713c <sbrk_aligned+0x38>
 800712c:	1a21      	subs	r1, r4, r0
 800712e:	4628      	mov	r0, r5
 8007130:	f000 f87c 	bl	800722c <_sbrk_r>
 8007134:	3001      	adds	r0, #1
 8007136:	d101      	bne.n	800713c <sbrk_aligned+0x38>
 8007138:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800713c:	4620      	mov	r0, r4
 800713e:	bd70      	pop	{r4, r5, r6, pc}
 8007140:	20000660 	.word	0x20000660

08007144 <_malloc_r>:
 8007144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007148:	1ccd      	adds	r5, r1, #3
 800714a:	f025 0503 	bic.w	r5, r5, #3
 800714e:	3508      	adds	r5, #8
 8007150:	2d0c      	cmp	r5, #12
 8007152:	bf38      	it	cc
 8007154:	250c      	movcc	r5, #12
 8007156:	2d00      	cmp	r5, #0
 8007158:	4607      	mov	r7, r0
 800715a:	db01      	blt.n	8007160 <_malloc_r+0x1c>
 800715c:	42a9      	cmp	r1, r5
 800715e:	d905      	bls.n	800716c <_malloc_r+0x28>
 8007160:	230c      	movs	r3, #12
 8007162:	2600      	movs	r6, #0
 8007164:	603b      	str	r3, [r7, #0]
 8007166:	4630      	mov	r0, r6
 8007168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800716c:	4e2e      	ldr	r6, [pc, #184]	; (8007228 <_malloc_r+0xe4>)
 800716e:	f000 f88d 	bl	800728c <__malloc_lock>
 8007172:	6833      	ldr	r3, [r6, #0]
 8007174:	461c      	mov	r4, r3
 8007176:	bb34      	cbnz	r4, 80071c6 <_malloc_r+0x82>
 8007178:	4629      	mov	r1, r5
 800717a:	4638      	mov	r0, r7
 800717c:	f7ff ffc2 	bl	8007104 <sbrk_aligned>
 8007180:	1c43      	adds	r3, r0, #1
 8007182:	4604      	mov	r4, r0
 8007184:	d14d      	bne.n	8007222 <_malloc_r+0xde>
 8007186:	6834      	ldr	r4, [r6, #0]
 8007188:	4626      	mov	r6, r4
 800718a:	2e00      	cmp	r6, #0
 800718c:	d140      	bne.n	8007210 <_malloc_r+0xcc>
 800718e:	6823      	ldr	r3, [r4, #0]
 8007190:	4631      	mov	r1, r6
 8007192:	4638      	mov	r0, r7
 8007194:	eb04 0803 	add.w	r8, r4, r3
 8007198:	f000 f848 	bl	800722c <_sbrk_r>
 800719c:	4580      	cmp	r8, r0
 800719e:	d13a      	bne.n	8007216 <_malloc_r+0xd2>
 80071a0:	6821      	ldr	r1, [r4, #0]
 80071a2:	3503      	adds	r5, #3
 80071a4:	1a6d      	subs	r5, r5, r1
 80071a6:	f025 0503 	bic.w	r5, r5, #3
 80071aa:	3508      	adds	r5, #8
 80071ac:	2d0c      	cmp	r5, #12
 80071ae:	bf38      	it	cc
 80071b0:	250c      	movcc	r5, #12
 80071b2:	4638      	mov	r0, r7
 80071b4:	4629      	mov	r1, r5
 80071b6:	f7ff ffa5 	bl	8007104 <sbrk_aligned>
 80071ba:	3001      	adds	r0, #1
 80071bc:	d02b      	beq.n	8007216 <_malloc_r+0xd2>
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	442b      	add	r3, r5
 80071c2:	6023      	str	r3, [r4, #0]
 80071c4:	e00e      	b.n	80071e4 <_malloc_r+0xa0>
 80071c6:	6822      	ldr	r2, [r4, #0]
 80071c8:	1b52      	subs	r2, r2, r5
 80071ca:	d41e      	bmi.n	800720a <_malloc_r+0xc6>
 80071cc:	2a0b      	cmp	r2, #11
 80071ce:	d916      	bls.n	80071fe <_malloc_r+0xba>
 80071d0:	1961      	adds	r1, r4, r5
 80071d2:	42a3      	cmp	r3, r4
 80071d4:	6025      	str	r5, [r4, #0]
 80071d6:	bf18      	it	ne
 80071d8:	6059      	strne	r1, [r3, #4]
 80071da:	6863      	ldr	r3, [r4, #4]
 80071dc:	bf08      	it	eq
 80071de:	6031      	streq	r1, [r6, #0]
 80071e0:	5162      	str	r2, [r4, r5]
 80071e2:	604b      	str	r3, [r1, #4]
 80071e4:	4638      	mov	r0, r7
 80071e6:	f104 060b 	add.w	r6, r4, #11
 80071ea:	f000 f855 	bl	8007298 <__malloc_unlock>
 80071ee:	f026 0607 	bic.w	r6, r6, #7
 80071f2:	1d23      	adds	r3, r4, #4
 80071f4:	1af2      	subs	r2, r6, r3
 80071f6:	d0b6      	beq.n	8007166 <_malloc_r+0x22>
 80071f8:	1b9b      	subs	r3, r3, r6
 80071fa:	50a3      	str	r3, [r4, r2]
 80071fc:	e7b3      	b.n	8007166 <_malloc_r+0x22>
 80071fe:	6862      	ldr	r2, [r4, #4]
 8007200:	42a3      	cmp	r3, r4
 8007202:	bf0c      	ite	eq
 8007204:	6032      	streq	r2, [r6, #0]
 8007206:	605a      	strne	r2, [r3, #4]
 8007208:	e7ec      	b.n	80071e4 <_malloc_r+0xa0>
 800720a:	4623      	mov	r3, r4
 800720c:	6864      	ldr	r4, [r4, #4]
 800720e:	e7b2      	b.n	8007176 <_malloc_r+0x32>
 8007210:	4634      	mov	r4, r6
 8007212:	6876      	ldr	r6, [r6, #4]
 8007214:	e7b9      	b.n	800718a <_malloc_r+0x46>
 8007216:	230c      	movs	r3, #12
 8007218:	4638      	mov	r0, r7
 800721a:	603b      	str	r3, [r7, #0]
 800721c:	f000 f83c 	bl	8007298 <__malloc_unlock>
 8007220:	e7a1      	b.n	8007166 <_malloc_r+0x22>
 8007222:	6025      	str	r5, [r4, #0]
 8007224:	e7de      	b.n	80071e4 <_malloc_r+0xa0>
 8007226:	bf00      	nop
 8007228:	2000065c 	.word	0x2000065c

0800722c <_sbrk_r>:
 800722c:	b538      	push	{r3, r4, r5, lr}
 800722e:	2300      	movs	r3, #0
 8007230:	4d05      	ldr	r5, [pc, #20]	; (8007248 <_sbrk_r+0x1c>)
 8007232:	4604      	mov	r4, r0
 8007234:	4608      	mov	r0, r1
 8007236:	602b      	str	r3, [r5, #0]
 8007238:	f7fb fdb2 	bl	8002da0 <_sbrk>
 800723c:	1c43      	adds	r3, r0, #1
 800723e:	d102      	bne.n	8007246 <_sbrk_r+0x1a>
 8007240:	682b      	ldr	r3, [r5, #0]
 8007242:	b103      	cbz	r3, 8007246 <_sbrk_r+0x1a>
 8007244:	6023      	str	r3, [r4, #0]
 8007246:	bd38      	pop	{r3, r4, r5, pc}
 8007248:	20000664 	.word	0x20000664

0800724c <siprintf>:
 800724c:	b40e      	push	{r1, r2, r3}
 800724e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007252:	b500      	push	{lr}
 8007254:	b09c      	sub	sp, #112	; 0x70
 8007256:	ab1d      	add	r3, sp, #116	; 0x74
 8007258:	9002      	str	r0, [sp, #8]
 800725a:	9006      	str	r0, [sp, #24]
 800725c:	9107      	str	r1, [sp, #28]
 800725e:	9104      	str	r1, [sp, #16]
 8007260:	4808      	ldr	r0, [pc, #32]	; (8007284 <siprintf+0x38>)
 8007262:	4909      	ldr	r1, [pc, #36]	; (8007288 <siprintf+0x3c>)
 8007264:	f853 2b04 	ldr.w	r2, [r3], #4
 8007268:	9105      	str	r1, [sp, #20]
 800726a:	6800      	ldr	r0, [r0, #0]
 800726c:	a902      	add	r1, sp, #8
 800726e:	9301      	str	r3, [sp, #4]
 8007270:	f000 f874 	bl	800735c <_svfiprintf_r>
 8007274:	2200      	movs	r2, #0
 8007276:	9b02      	ldr	r3, [sp, #8]
 8007278:	701a      	strb	r2, [r3, #0]
 800727a:	b01c      	add	sp, #112	; 0x70
 800727c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007280:	b003      	add	sp, #12
 8007282:	4770      	bx	lr
 8007284:	20000060 	.word	0x20000060
 8007288:	ffff0208 	.word	0xffff0208

0800728c <__malloc_lock>:
 800728c:	4801      	ldr	r0, [pc, #4]	; (8007294 <__malloc_lock+0x8>)
 800728e:	f000 bafb 	b.w	8007888 <__retarget_lock_acquire_recursive>
 8007292:	bf00      	nop
 8007294:	20000668 	.word	0x20000668

08007298 <__malloc_unlock>:
 8007298:	4801      	ldr	r0, [pc, #4]	; (80072a0 <__malloc_unlock+0x8>)
 800729a:	f000 baf6 	b.w	800788a <__retarget_lock_release_recursive>
 800729e:	bf00      	nop
 80072a0:	20000668 	.word	0x20000668

080072a4 <__ssputs_r>:
 80072a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072a8:	688e      	ldr	r6, [r1, #8]
 80072aa:	4682      	mov	sl, r0
 80072ac:	429e      	cmp	r6, r3
 80072ae:	460c      	mov	r4, r1
 80072b0:	4690      	mov	r8, r2
 80072b2:	461f      	mov	r7, r3
 80072b4:	d838      	bhi.n	8007328 <__ssputs_r+0x84>
 80072b6:	898a      	ldrh	r2, [r1, #12]
 80072b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072bc:	d032      	beq.n	8007324 <__ssputs_r+0x80>
 80072be:	6825      	ldr	r5, [r4, #0]
 80072c0:	6909      	ldr	r1, [r1, #16]
 80072c2:	3301      	adds	r3, #1
 80072c4:	eba5 0901 	sub.w	r9, r5, r1
 80072c8:	6965      	ldr	r5, [r4, #20]
 80072ca:	444b      	add	r3, r9
 80072cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072d4:	106d      	asrs	r5, r5, #1
 80072d6:	429d      	cmp	r5, r3
 80072d8:	bf38      	it	cc
 80072da:	461d      	movcc	r5, r3
 80072dc:	0553      	lsls	r3, r2, #21
 80072de:	d531      	bpl.n	8007344 <__ssputs_r+0xa0>
 80072e0:	4629      	mov	r1, r5
 80072e2:	f7ff ff2f 	bl	8007144 <_malloc_r>
 80072e6:	4606      	mov	r6, r0
 80072e8:	b950      	cbnz	r0, 8007300 <__ssputs_r+0x5c>
 80072ea:	230c      	movs	r3, #12
 80072ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072f0:	f8ca 3000 	str.w	r3, [sl]
 80072f4:	89a3      	ldrh	r3, [r4, #12]
 80072f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007300:	464a      	mov	r2, r9
 8007302:	6921      	ldr	r1, [r4, #16]
 8007304:	f000 fad0 	bl	80078a8 <memcpy>
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800730e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	6126      	str	r6, [r4, #16]
 8007316:	444e      	add	r6, r9
 8007318:	6026      	str	r6, [r4, #0]
 800731a:	463e      	mov	r6, r7
 800731c:	6165      	str	r5, [r4, #20]
 800731e:	eba5 0509 	sub.w	r5, r5, r9
 8007322:	60a5      	str	r5, [r4, #8]
 8007324:	42be      	cmp	r6, r7
 8007326:	d900      	bls.n	800732a <__ssputs_r+0x86>
 8007328:	463e      	mov	r6, r7
 800732a:	4632      	mov	r2, r6
 800732c:	4641      	mov	r1, r8
 800732e:	6820      	ldr	r0, [r4, #0]
 8007330:	f000 fac8 	bl	80078c4 <memmove>
 8007334:	68a3      	ldr	r3, [r4, #8]
 8007336:	2000      	movs	r0, #0
 8007338:	1b9b      	subs	r3, r3, r6
 800733a:	60a3      	str	r3, [r4, #8]
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	4433      	add	r3, r6
 8007340:	6023      	str	r3, [r4, #0]
 8007342:	e7db      	b.n	80072fc <__ssputs_r+0x58>
 8007344:	462a      	mov	r2, r5
 8007346:	f000 fad7 	bl	80078f8 <_realloc_r>
 800734a:	4606      	mov	r6, r0
 800734c:	2800      	cmp	r0, #0
 800734e:	d1e1      	bne.n	8007314 <__ssputs_r+0x70>
 8007350:	4650      	mov	r0, sl
 8007352:	6921      	ldr	r1, [r4, #16]
 8007354:	f7ff fe8e 	bl	8007074 <_free_r>
 8007358:	e7c7      	b.n	80072ea <__ssputs_r+0x46>
	...

0800735c <_svfiprintf_r>:
 800735c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007360:	4698      	mov	r8, r3
 8007362:	898b      	ldrh	r3, [r1, #12]
 8007364:	4607      	mov	r7, r0
 8007366:	061b      	lsls	r3, r3, #24
 8007368:	460d      	mov	r5, r1
 800736a:	4614      	mov	r4, r2
 800736c:	b09d      	sub	sp, #116	; 0x74
 800736e:	d50e      	bpl.n	800738e <_svfiprintf_r+0x32>
 8007370:	690b      	ldr	r3, [r1, #16]
 8007372:	b963      	cbnz	r3, 800738e <_svfiprintf_r+0x32>
 8007374:	2140      	movs	r1, #64	; 0x40
 8007376:	f7ff fee5 	bl	8007144 <_malloc_r>
 800737a:	6028      	str	r0, [r5, #0]
 800737c:	6128      	str	r0, [r5, #16]
 800737e:	b920      	cbnz	r0, 800738a <_svfiprintf_r+0x2e>
 8007380:	230c      	movs	r3, #12
 8007382:	603b      	str	r3, [r7, #0]
 8007384:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007388:	e0d1      	b.n	800752e <_svfiprintf_r+0x1d2>
 800738a:	2340      	movs	r3, #64	; 0x40
 800738c:	616b      	str	r3, [r5, #20]
 800738e:	2300      	movs	r3, #0
 8007390:	9309      	str	r3, [sp, #36]	; 0x24
 8007392:	2320      	movs	r3, #32
 8007394:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007398:	2330      	movs	r3, #48	; 0x30
 800739a:	f04f 0901 	mov.w	r9, #1
 800739e:	f8cd 800c 	str.w	r8, [sp, #12]
 80073a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007548 <_svfiprintf_r+0x1ec>
 80073a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073aa:	4623      	mov	r3, r4
 80073ac:	469a      	mov	sl, r3
 80073ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b2:	b10a      	cbz	r2, 80073b8 <_svfiprintf_r+0x5c>
 80073b4:	2a25      	cmp	r2, #37	; 0x25
 80073b6:	d1f9      	bne.n	80073ac <_svfiprintf_r+0x50>
 80073b8:	ebba 0b04 	subs.w	fp, sl, r4
 80073bc:	d00b      	beq.n	80073d6 <_svfiprintf_r+0x7a>
 80073be:	465b      	mov	r3, fp
 80073c0:	4622      	mov	r2, r4
 80073c2:	4629      	mov	r1, r5
 80073c4:	4638      	mov	r0, r7
 80073c6:	f7ff ff6d 	bl	80072a4 <__ssputs_r>
 80073ca:	3001      	adds	r0, #1
 80073cc:	f000 80aa 	beq.w	8007524 <_svfiprintf_r+0x1c8>
 80073d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073d2:	445a      	add	r2, fp
 80073d4:	9209      	str	r2, [sp, #36]	; 0x24
 80073d6:	f89a 3000 	ldrb.w	r3, [sl]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f000 80a2 	beq.w	8007524 <_svfiprintf_r+0x1c8>
 80073e0:	2300      	movs	r3, #0
 80073e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ea:	f10a 0a01 	add.w	sl, sl, #1
 80073ee:	9304      	str	r3, [sp, #16]
 80073f0:	9307      	str	r3, [sp, #28]
 80073f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073f6:	931a      	str	r3, [sp, #104]	; 0x68
 80073f8:	4654      	mov	r4, sl
 80073fa:	2205      	movs	r2, #5
 80073fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007400:	4851      	ldr	r0, [pc, #324]	; (8007548 <_svfiprintf_r+0x1ec>)
 8007402:	f000 fa43 	bl	800788c <memchr>
 8007406:	9a04      	ldr	r2, [sp, #16]
 8007408:	b9d8      	cbnz	r0, 8007442 <_svfiprintf_r+0xe6>
 800740a:	06d0      	lsls	r0, r2, #27
 800740c:	bf44      	itt	mi
 800740e:	2320      	movmi	r3, #32
 8007410:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007414:	0711      	lsls	r1, r2, #28
 8007416:	bf44      	itt	mi
 8007418:	232b      	movmi	r3, #43	; 0x2b
 800741a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800741e:	f89a 3000 	ldrb.w	r3, [sl]
 8007422:	2b2a      	cmp	r3, #42	; 0x2a
 8007424:	d015      	beq.n	8007452 <_svfiprintf_r+0xf6>
 8007426:	4654      	mov	r4, sl
 8007428:	2000      	movs	r0, #0
 800742a:	f04f 0c0a 	mov.w	ip, #10
 800742e:	9a07      	ldr	r2, [sp, #28]
 8007430:	4621      	mov	r1, r4
 8007432:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007436:	3b30      	subs	r3, #48	; 0x30
 8007438:	2b09      	cmp	r3, #9
 800743a:	d94e      	bls.n	80074da <_svfiprintf_r+0x17e>
 800743c:	b1b0      	cbz	r0, 800746c <_svfiprintf_r+0x110>
 800743e:	9207      	str	r2, [sp, #28]
 8007440:	e014      	b.n	800746c <_svfiprintf_r+0x110>
 8007442:	eba0 0308 	sub.w	r3, r0, r8
 8007446:	fa09 f303 	lsl.w	r3, r9, r3
 800744a:	4313      	orrs	r3, r2
 800744c:	46a2      	mov	sl, r4
 800744e:	9304      	str	r3, [sp, #16]
 8007450:	e7d2      	b.n	80073f8 <_svfiprintf_r+0x9c>
 8007452:	9b03      	ldr	r3, [sp, #12]
 8007454:	1d19      	adds	r1, r3, #4
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	9103      	str	r1, [sp, #12]
 800745a:	2b00      	cmp	r3, #0
 800745c:	bfbb      	ittet	lt
 800745e:	425b      	neglt	r3, r3
 8007460:	f042 0202 	orrlt.w	r2, r2, #2
 8007464:	9307      	strge	r3, [sp, #28]
 8007466:	9307      	strlt	r3, [sp, #28]
 8007468:	bfb8      	it	lt
 800746a:	9204      	strlt	r2, [sp, #16]
 800746c:	7823      	ldrb	r3, [r4, #0]
 800746e:	2b2e      	cmp	r3, #46	; 0x2e
 8007470:	d10c      	bne.n	800748c <_svfiprintf_r+0x130>
 8007472:	7863      	ldrb	r3, [r4, #1]
 8007474:	2b2a      	cmp	r3, #42	; 0x2a
 8007476:	d135      	bne.n	80074e4 <_svfiprintf_r+0x188>
 8007478:	9b03      	ldr	r3, [sp, #12]
 800747a:	3402      	adds	r4, #2
 800747c:	1d1a      	adds	r2, r3, #4
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	9203      	str	r2, [sp, #12]
 8007482:	2b00      	cmp	r3, #0
 8007484:	bfb8      	it	lt
 8007486:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800748a:	9305      	str	r3, [sp, #20]
 800748c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800754c <_svfiprintf_r+0x1f0>
 8007490:	2203      	movs	r2, #3
 8007492:	4650      	mov	r0, sl
 8007494:	7821      	ldrb	r1, [r4, #0]
 8007496:	f000 f9f9 	bl	800788c <memchr>
 800749a:	b140      	cbz	r0, 80074ae <_svfiprintf_r+0x152>
 800749c:	2340      	movs	r3, #64	; 0x40
 800749e:	eba0 000a 	sub.w	r0, r0, sl
 80074a2:	fa03 f000 	lsl.w	r0, r3, r0
 80074a6:	9b04      	ldr	r3, [sp, #16]
 80074a8:	3401      	adds	r4, #1
 80074aa:	4303      	orrs	r3, r0
 80074ac:	9304      	str	r3, [sp, #16]
 80074ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074b2:	2206      	movs	r2, #6
 80074b4:	4826      	ldr	r0, [pc, #152]	; (8007550 <_svfiprintf_r+0x1f4>)
 80074b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ba:	f000 f9e7 	bl	800788c <memchr>
 80074be:	2800      	cmp	r0, #0
 80074c0:	d038      	beq.n	8007534 <_svfiprintf_r+0x1d8>
 80074c2:	4b24      	ldr	r3, [pc, #144]	; (8007554 <_svfiprintf_r+0x1f8>)
 80074c4:	bb1b      	cbnz	r3, 800750e <_svfiprintf_r+0x1b2>
 80074c6:	9b03      	ldr	r3, [sp, #12]
 80074c8:	3307      	adds	r3, #7
 80074ca:	f023 0307 	bic.w	r3, r3, #7
 80074ce:	3308      	adds	r3, #8
 80074d0:	9303      	str	r3, [sp, #12]
 80074d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d4:	4433      	add	r3, r6
 80074d6:	9309      	str	r3, [sp, #36]	; 0x24
 80074d8:	e767      	b.n	80073aa <_svfiprintf_r+0x4e>
 80074da:	460c      	mov	r4, r1
 80074dc:	2001      	movs	r0, #1
 80074de:	fb0c 3202 	mla	r2, ip, r2, r3
 80074e2:	e7a5      	b.n	8007430 <_svfiprintf_r+0xd4>
 80074e4:	2300      	movs	r3, #0
 80074e6:	f04f 0c0a 	mov.w	ip, #10
 80074ea:	4619      	mov	r1, r3
 80074ec:	3401      	adds	r4, #1
 80074ee:	9305      	str	r3, [sp, #20]
 80074f0:	4620      	mov	r0, r4
 80074f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f6:	3a30      	subs	r2, #48	; 0x30
 80074f8:	2a09      	cmp	r2, #9
 80074fa:	d903      	bls.n	8007504 <_svfiprintf_r+0x1a8>
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d0c5      	beq.n	800748c <_svfiprintf_r+0x130>
 8007500:	9105      	str	r1, [sp, #20]
 8007502:	e7c3      	b.n	800748c <_svfiprintf_r+0x130>
 8007504:	4604      	mov	r4, r0
 8007506:	2301      	movs	r3, #1
 8007508:	fb0c 2101 	mla	r1, ip, r1, r2
 800750c:	e7f0      	b.n	80074f0 <_svfiprintf_r+0x194>
 800750e:	ab03      	add	r3, sp, #12
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	462a      	mov	r2, r5
 8007514:	4638      	mov	r0, r7
 8007516:	4b10      	ldr	r3, [pc, #64]	; (8007558 <_svfiprintf_r+0x1fc>)
 8007518:	a904      	add	r1, sp, #16
 800751a:	f3af 8000 	nop.w
 800751e:	1c42      	adds	r2, r0, #1
 8007520:	4606      	mov	r6, r0
 8007522:	d1d6      	bne.n	80074d2 <_svfiprintf_r+0x176>
 8007524:	89ab      	ldrh	r3, [r5, #12]
 8007526:	065b      	lsls	r3, r3, #25
 8007528:	f53f af2c 	bmi.w	8007384 <_svfiprintf_r+0x28>
 800752c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800752e:	b01d      	add	sp, #116	; 0x74
 8007530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007534:	ab03      	add	r3, sp, #12
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	462a      	mov	r2, r5
 800753a:	4638      	mov	r0, r7
 800753c:	4b06      	ldr	r3, [pc, #24]	; (8007558 <_svfiprintf_r+0x1fc>)
 800753e:	a904      	add	r1, sp, #16
 8007540:	f000 f87c 	bl	800763c <_printf_i>
 8007544:	e7eb      	b.n	800751e <_svfiprintf_r+0x1c2>
 8007546:	bf00      	nop
 8007548:	0800a364 	.word	0x0800a364
 800754c:	0800a36a 	.word	0x0800a36a
 8007550:	0800a36e 	.word	0x0800a36e
 8007554:	00000000 	.word	0x00000000
 8007558:	080072a5 	.word	0x080072a5

0800755c <_printf_common>:
 800755c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007560:	4616      	mov	r6, r2
 8007562:	4699      	mov	r9, r3
 8007564:	688a      	ldr	r2, [r1, #8]
 8007566:	690b      	ldr	r3, [r1, #16]
 8007568:	4607      	mov	r7, r0
 800756a:	4293      	cmp	r3, r2
 800756c:	bfb8      	it	lt
 800756e:	4613      	movlt	r3, r2
 8007570:	6033      	str	r3, [r6, #0]
 8007572:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007576:	460c      	mov	r4, r1
 8007578:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800757c:	b10a      	cbz	r2, 8007582 <_printf_common+0x26>
 800757e:	3301      	adds	r3, #1
 8007580:	6033      	str	r3, [r6, #0]
 8007582:	6823      	ldr	r3, [r4, #0]
 8007584:	0699      	lsls	r1, r3, #26
 8007586:	bf42      	ittt	mi
 8007588:	6833      	ldrmi	r3, [r6, #0]
 800758a:	3302      	addmi	r3, #2
 800758c:	6033      	strmi	r3, [r6, #0]
 800758e:	6825      	ldr	r5, [r4, #0]
 8007590:	f015 0506 	ands.w	r5, r5, #6
 8007594:	d106      	bne.n	80075a4 <_printf_common+0x48>
 8007596:	f104 0a19 	add.w	sl, r4, #25
 800759a:	68e3      	ldr	r3, [r4, #12]
 800759c:	6832      	ldr	r2, [r6, #0]
 800759e:	1a9b      	subs	r3, r3, r2
 80075a0:	42ab      	cmp	r3, r5
 80075a2:	dc28      	bgt.n	80075f6 <_printf_common+0x9a>
 80075a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80075a8:	1e13      	subs	r3, r2, #0
 80075aa:	6822      	ldr	r2, [r4, #0]
 80075ac:	bf18      	it	ne
 80075ae:	2301      	movne	r3, #1
 80075b0:	0692      	lsls	r2, r2, #26
 80075b2:	d42d      	bmi.n	8007610 <_printf_common+0xb4>
 80075b4:	4649      	mov	r1, r9
 80075b6:	4638      	mov	r0, r7
 80075b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80075bc:	47c0      	blx	r8
 80075be:	3001      	adds	r0, #1
 80075c0:	d020      	beq.n	8007604 <_printf_common+0xa8>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	68e5      	ldr	r5, [r4, #12]
 80075c6:	f003 0306 	and.w	r3, r3, #6
 80075ca:	2b04      	cmp	r3, #4
 80075cc:	bf18      	it	ne
 80075ce:	2500      	movne	r5, #0
 80075d0:	6832      	ldr	r2, [r6, #0]
 80075d2:	f04f 0600 	mov.w	r6, #0
 80075d6:	68a3      	ldr	r3, [r4, #8]
 80075d8:	bf08      	it	eq
 80075da:	1aad      	subeq	r5, r5, r2
 80075dc:	6922      	ldr	r2, [r4, #16]
 80075de:	bf08      	it	eq
 80075e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075e4:	4293      	cmp	r3, r2
 80075e6:	bfc4      	itt	gt
 80075e8:	1a9b      	subgt	r3, r3, r2
 80075ea:	18ed      	addgt	r5, r5, r3
 80075ec:	341a      	adds	r4, #26
 80075ee:	42b5      	cmp	r5, r6
 80075f0:	d11a      	bne.n	8007628 <_printf_common+0xcc>
 80075f2:	2000      	movs	r0, #0
 80075f4:	e008      	b.n	8007608 <_printf_common+0xac>
 80075f6:	2301      	movs	r3, #1
 80075f8:	4652      	mov	r2, sl
 80075fa:	4649      	mov	r1, r9
 80075fc:	4638      	mov	r0, r7
 80075fe:	47c0      	blx	r8
 8007600:	3001      	adds	r0, #1
 8007602:	d103      	bne.n	800760c <_printf_common+0xb0>
 8007604:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760c:	3501      	adds	r5, #1
 800760e:	e7c4      	b.n	800759a <_printf_common+0x3e>
 8007610:	2030      	movs	r0, #48	; 0x30
 8007612:	18e1      	adds	r1, r4, r3
 8007614:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007618:	1c5a      	adds	r2, r3, #1
 800761a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800761e:	4422      	add	r2, r4
 8007620:	3302      	adds	r3, #2
 8007622:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007626:	e7c5      	b.n	80075b4 <_printf_common+0x58>
 8007628:	2301      	movs	r3, #1
 800762a:	4622      	mov	r2, r4
 800762c:	4649      	mov	r1, r9
 800762e:	4638      	mov	r0, r7
 8007630:	47c0      	blx	r8
 8007632:	3001      	adds	r0, #1
 8007634:	d0e6      	beq.n	8007604 <_printf_common+0xa8>
 8007636:	3601      	adds	r6, #1
 8007638:	e7d9      	b.n	80075ee <_printf_common+0x92>
	...

0800763c <_printf_i>:
 800763c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007640:	7e0f      	ldrb	r7, [r1, #24]
 8007642:	4691      	mov	r9, r2
 8007644:	2f78      	cmp	r7, #120	; 0x78
 8007646:	4680      	mov	r8, r0
 8007648:	460c      	mov	r4, r1
 800764a:	469a      	mov	sl, r3
 800764c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800764e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007652:	d807      	bhi.n	8007664 <_printf_i+0x28>
 8007654:	2f62      	cmp	r7, #98	; 0x62
 8007656:	d80a      	bhi.n	800766e <_printf_i+0x32>
 8007658:	2f00      	cmp	r7, #0
 800765a:	f000 80d9 	beq.w	8007810 <_printf_i+0x1d4>
 800765e:	2f58      	cmp	r7, #88	; 0x58
 8007660:	f000 80a4 	beq.w	80077ac <_printf_i+0x170>
 8007664:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007668:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800766c:	e03a      	b.n	80076e4 <_printf_i+0xa8>
 800766e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007672:	2b15      	cmp	r3, #21
 8007674:	d8f6      	bhi.n	8007664 <_printf_i+0x28>
 8007676:	a101      	add	r1, pc, #4	; (adr r1, 800767c <_printf_i+0x40>)
 8007678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800767c:	080076d5 	.word	0x080076d5
 8007680:	080076e9 	.word	0x080076e9
 8007684:	08007665 	.word	0x08007665
 8007688:	08007665 	.word	0x08007665
 800768c:	08007665 	.word	0x08007665
 8007690:	08007665 	.word	0x08007665
 8007694:	080076e9 	.word	0x080076e9
 8007698:	08007665 	.word	0x08007665
 800769c:	08007665 	.word	0x08007665
 80076a0:	08007665 	.word	0x08007665
 80076a4:	08007665 	.word	0x08007665
 80076a8:	080077f7 	.word	0x080077f7
 80076ac:	08007719 	.word	0x08007719
 80076b0:	080077d9 	.word	0x080077d9
 80076b4:	08007665 	.word	0x08007665
 80076b8:	08007665 	.word	0x08007665
 80076bc:	08007819 	.word	0x08007819
 80076c0:	08007665 	.word	0x08007665
 80076c4:	08007719 	.word	0x08007719
 80076c8:	08007665 	.word	0x08007665
 80076cc:	08007665 	.word	0x08007665
 80076d0:	080077e1 	.word	0x080077e1
 80076d4:	682b      	ldr	r3, [r5, #0]
 80076d6:	1d1a      	adds	r2, r3, #4
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	602a      	str	r2, [r5, #0]
 80076dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0a4      	b.n	8007832 <_printf_i+0x1f6>
 80076e8:	6820      	ldr	r0, [r4, #0]
 80076ea:	6829      	ldr	r1, [r5, #0]
 80076ec:	0606      	lsls	r6, r0, #24
 80076ee:	f101 0304 	add.w	r3, r1, #4
 80076f2:	d50a      	bpl.n	800770a <_printf_i+0xce>
 80076f4:	680e      	ldr	r6, [r1, #0]
 80076f6:	602b      	str	r3, [r5, #0]
 80076f8:	2e00      	cmp	r6, #0
 80076fa:	da03      	bge.n	8007704 <_printf_i+0xc8>
 80076fc:	232d      	movs	r3, #45	; 0x2d
 80076fe:	4276      	negs	r6, r6
 8007700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007704:	230a      	movs	r3, #10
 8007706:	485e      	ldr	r0, [pc, #376]	; (8007880 <_printf_i+0x244>)
 8007708:	e019      	b.n	800773e <_printf_i+0x102>
 800770a:	680e      	ldr	r6, [r1, #0]
 800770c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007710:	602b      	str	r3, [r5, #0]
 8007712:	bf18      	it	ne
 8007714:	b236      	sxthne	r6, r6
 8007716:	e7ef      	b.n	80076f8 <_printf_i+0xbc>
 8007718:	682b      	ldr	r3, [r5, #0]
 800771a:	6820      	ldr	r0, [r4, #0]
 800771c:	1d19      	adds	r1, r3, #4
 800771e:	6029      	str	r1, [r5, #0]
 8007720:	0601      	lsls	r1, r0, #24
 8007722:	d501      	bpl.n	8007728 <_printf_i+0xec>
 8007724:	681e      	ldr	r6, [r3, #0]
 8007726:	e002      	b.n	800772e <_printf_i+0xf2>
 8007728:	0646      	lsls	r6, r0, #25
 800772a:	d5fb      	bpl.n	8007724 <_printf_i+0xe8>
 800772c:	881e      	ldrh	r6, [r3, #0]
 800772e:	2f6f      	cmp	r7, #111	; 0x6f
 8007730:	bf0c      	ite	eq
 8007732:	2308      	moveq	r3, #8
 8007734:	230a      	movne	r3, #10
 8007736:	4852      	ldr	r0, [pc, #328]	; (8007880 <_printf_i+0x244>)
 8007738:	2100      	movs	r1, #0
 800773a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800773e:	6865      	ldr	r5, [r4, #4]
 8007740:	2d00      	cmp	r5, #0
 8007742:	bfa8      	it	ge
 8007744:	6821      	ldrge	r1, [r4, #0]
 8007746:	60a5      	str	r5, [r4, #8]
 8007748:	bfa4      	itt	ge
 800774a:	f021 0104 	bicge.w	r1, r1, #4
 800774e:	6021      	strge	r1, [r4, #0]
 8007750:	b90e      	cbnz	r6, 8007756 <_printf_i+0x11a>
 8007752:	2d00      	cmp	r5, #0
 8007754:	d04d      	beq.n	80077f2 <_printf_i+0x1b6>
 8007756:	4615      	mov	r5, r2
 8007758:	fbb6 f1f3 	udiv	r1, r6, r3
 800775c:	fb03 6711 	mls	r7, r3, r1, r6
 8007760:	5dc7      	ldrb	r7, [r0, r7]
 8007762:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007766:	4637      	mov	r7, r6
 8007768:	42bb      	cmp	r3, r7
 800776a:	460e      	mov	r6, r1
 800776c:	d9f4      	bls.n	8007758 <_printf_i+0x11c>
 800776e:	2b08      	cmp	r3, #8
 8007770:	d10b      	bne.n	800778a <_printf_i+0x14e>
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	07de      	lsls	r6, r3, #31
 8007776:	d508      	bpl.n	800778a <_printf_i+0x14e>
 8007778:	6923      	ldr	r3, [r4, #16]
 800777a:	6861      	ldr	r1, [r4, #4]
 800777c:	4299      	cmp	r1, r3
 800777e:	bfde      	ittt	le
 8007780:	2330      	movle	r3, #48	; 0x30
 8007782:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007786:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800778a:	1b52      	subs	r2, r2, r5
 800778c:	6122      	str	r2, [r4, #16]
 800778e:	464b      	mov	r3, r9
 8007790:	4621      	mov	r1, r4
 8007792:	4640      	mov	r0, r8
 8007794:	f8cd a000 	str.w	sl, [sp]
 8007798:	aa03      	add	r2, sp, #12
 800779a:	f7ff fedf 	bl	800755c <_printf_common>
 800779e:	3001      	adds	r0, #1
 80077a0:	d14c      	bne.n	800783c <_printf_i+0x200>
 80077a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077a6:	b004      	add	sp, #16
 80077a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ac:	4834      	ldr	r0, [pc, #208]	; (8007880 <_printf_i+0x244>)
 80077ae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80077b2:	6829      	ldr	r1, [r5, #0]
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	f851 6b04 	ldr.w	r6, [r1], #4
 80077ba:	6029      	str	r1, [r5, #0]
 80077bc:	061d      	lsls	r5, r3, #24
 80077be:	d514      	bpl.n	80077ea <_printf_i+0x1ae>
 80077c0:	07df      	lsls	r7, r3, #31
 80077c2:	bf44      	itt	mi
 80077c4:	f043 0320 	orrmi.w	r3, r3, #32
 80077c8:	6023      	strmi	r3, [r4, #0]
 80077ca:	b91e      	cbnz	r6, 80077d4 <_printf_i+0x198>
 80077cc:	6823      	ldr	r3, [r4, #0]
 80077ce:	f023 0320 	bic.w	r3, r3, #32
 80077d2:	6023      	str	r3, [r4, #0]
 80077d4:	2310      	movs	r3, #16
 80077d6:	e7af      	b.n	8007738 <_printf_i+0xfc>
 80077d8:	6823      	ldr	r3, [r4, #0]
 80077da:	f043 0320 	orr.w	r3, r3, #32
 80077de:	6023      	str	r3, [r4, #0]
 80077e0:	2378      	movs	r3, #120	; 0x78
 80077e2:	4828      	ldr	r0, [pc, #160]	; (8007884 <_printf_i+0x248>)
 80077e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80077e8:	e7e3      	b.n	80077b2 <_printf_i+0x176>
 80077ea:	0659      	lsls	r1, r3, #25
 80077ec:	bf48      	it	mi
 80077ee:	b2b6      	uxthmi	r6, r6
 80077f0:	e7e6      	b.n	80077c0 <_printf_i+0x184>
 80077f2:	4615      	mov	r5, r2
 80077f4:	e7bb      	b.n	800776e <_printf_i+0x132>
 80077f6:	682b      	ldr	r3, [r5, #0]
 80077f8:	6826      	ldr	r6, [r4, #0]
 80077fa:	1d18      	adds	r0, r3, #4
 80077fc:	6961      	ldr	r1, [r4, #20]
 80077fe:	6028      	str	r0, [r5, #0]
 8007800:	0635      	lsls	r5, r6, #24
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	d501      	bpl.n	800780a <_printf_i+0x1ce>
 8007806:	6019      	str	r1, [r3, #0]
 8007808:	e002      	b.n	8007810 <_printf_i+0x1d4>
 800780a:	0670      	lsls	r0, r6, #25
 800780c:	d5fb      	bpl.n	8007806 <_printf_i+0x1ca>
 800780e:	8019      	strh	r1, [r3, #0]
 8007810:	2300      	movs	r3, #0
 8007812:	4615      	mov	r5, r2
 8007814:	6123      	str	r3, [r4, #16]
 8007816:	e7ba      	b.n	800778e <_printf_i+0x152>
 8007818:	682b      	ldr	r3, [r5, #0]
 800781a:	2100      	movs	r1, #0
 800781c:	1d1a      	adds	r2, r3, #4
 800781e:	602a      	str	r2, [r5, #0]
 8007820:	681d      	ldr	r5, [r3, #0]
 8007822:	6862      	ldr	r2, [r4, #4]
 8007824:	4628      	mov	r0, r5
 8007826:	f000 f831 	bl	800788c <memchr>
 800782a:	b108      	cbz	r0, 8007830 <_printf_i+0x1f4>
 800782c:	1b40      	subs	r0, r0, r5
 800782e:	6060      	str	r0, [r4, #4]
 8007830:	6863      	ldr	r3, [r4, #4]
 8007832:	6123      	str	r3, [r4, #16]
 8007834:	2300      	movs	r3, #0
 8007836:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800783a:	e7a8      	b.n	800778e <_printf_i+0x152>
 800783c:	462a      	mov	r2, r5
 800783e:	4649      	mov	r1, r9
 8007840:	4640      	mov	r0, r8
 8007842:	6923      	ldr	r3, [r4, #16]
 8007844:	47d0      	blx	sl
 8007846:	3001      	adds	r0, #1
 8007848:	d0ab      	beq.n	80077a2 <_printf_i+0x166>
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	079b      	lsls	r3, r3, #30
 800784e:	d413      	bmi.n	8007878 <_printf_i+0x23c>
 8007850:	68e0      	ldr	r0, [r4, #12]
 8007852:	9b03      	ldr	r3, [sp, #12]
 8007854:	4298      	cmp	r0, r3
 8007856:	bfb8      	it	lt
 8007858:	4618      	movlt	r0, r3
 800785a:	e7a4      	b.n	80077a6 <_printf_i+0x16a>
 800785c:	2301      	movs	r3, #1
 800785e:	4632      	mov	r2, r6
 8007860:	4649      	mov	r1, r9
 8007862:	4640      	mov	r0, r8
 8007864:	47d0      	blx	sl
 8007866:	3001      	adds	r0, #1
 8007868:	d09b      	beq.n	80077a2 <_printf_i+0x166>
 800786a:	3501      	adds	r5, #1
 800786c:	68e3      	ldr	r3, [r4, #12]
 800786e:	9903      	ldr	r1, [sp, #12]
 8007870:	1a5b      	subs	r3, r3, r1
 8007872:	42ab      	cmp	r3, r5
 8007874:	dcf2      	bgt.n	800785c <_printf_i+0x220>
 8007876:	e7eb      	b.n	8007850 <_printf_i+0x214>
 8007878:	2500      	movs	r5, #0
 800787a:	f104 0619 	add.w	r6, r4, #25
 800787e:	e7f5      	b.n	800786c <_printf_i+0x230>
 8007880:	0800a375 	.word	0x0800a375
 8007884:	0800a386 	.word	0x0800a386

08007888 <__retarget_lock_acquire_recursive>:
 8007888:	4770      	bx	lr

0800788a <__retarget_lock_release_recursive>:
 800788a:	4770      	bx	lr

0800788c <memchr>:
 800788c:	4603      	mov	r3, r0
 800788e:	b510      	push	{r4, lr}
 8007890:	b2c9      	uxtb	r1, r1
 8007892:	4402      	add	r2, r0
 8007894:	4293      	cmp	r3, r2
 8007896:	4618      	mov	r0, r3
 8007898:	d101      	bne.n	800789e <memchr+0x12>
 800789a:	2000      	movs	r0, #0
 800789c:	e003      	b.n	80078a6 <memchr+0x1a>
 800789e:	7804      	ldrb	r4, [r0, #0]
 80078a0:	3301      	adds	r3, #1
 80078a2:	428c      	cmp	r4, r1
 80078a4:	d1f6      	bne.n	8007894 <memchr+0x8>
 80078a6:	bd10      	pop	{r4, pc}

080078a8 <memcpy>:
 80078a8:	440a      	add	r2, r1
 80078aa:	4291      	cmp	r1, r2
 80078ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80078b0:	d100      	bne.n	80078b4 <memcpy+0xc>
 80078b2:	4770      	bx	lr
 80078b4:	b510      	push	{r4, lr}
 80078b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078ba:	4291      	cmp	r1, r2
 80078bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078c0:	d1f9      	bne.n	80078b6 <memcpy+0xe>
 80078c2:	bd10      	pop	{r4, pc}

080078c4 <memmove>:
 80078c4:	4288      	cmp	r0, r1
 80078c6:	b510      	push	{r4, lr}
 80078c8:	eb01 0402 	add.w	r4, r1, r2
 80078cc:	d902      	bls.n	80078d4 <memmove+0x10>
 80078ce:	4284      	cmp	r4, r0
 80078d0:	4623      	mov	r3, r4
 80078d2:	d807      	bhi.n	80078e4 <memmove+0x20>
 80078d4:	1e43      	subs	r3, r0, #1
 80078d6:	42a1      	cmp	r1, r4
 80078d8:	d008      	beq.n	80078ec <memmove+0x28>
 80078da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078e2:	e7f8      	b.n	80078d6 <memmove+0x12>
 80078e4:	4601      	mov	r1, r0
 80078e6:	4402      	add	r2, r0
 80078e8:	428a      	cmp	r2, r1
 80078ea:	d100      	bne.n	80078ee <memmove+0x2a>
 80078ec:	bd10      	pop	{r4, pc}
 80078ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078f6:	e7f7      	b.n	80078e8 <memmove+0x24>

080078f8 <_realloc_r>:
 80078f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078fc:	4680      	mov	r8, r0
 80078fe:	4614      	mov	r4, r2
 8007900:	460e      	mov	r6, r1
 8007902:	b921      	cbnz	r1, 800790e <_realloc_r+0x16>
 8007904:	4611      	mov	r1, r2
 8007906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800790a:	f7ff bc1b 	b.w	8007144 <_malloc_r>
 800790e:	b92a      	cbnz	r2, 800791c <_realloc_r+0x24>
 8007910:	f7ff fbb0 	bl	8007074 <_free_r>
 8007914:	4625      	mov	r5, r4
 8007916:	4628      	mov	r0, r5
 8007918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800791c:	f000 f81b 	bl	8007956 <_malloc_usable_size_r>
 8007920:	4284      	cmp	r4, r0
 8007922:	4607      	mov	r7, r0
 8007924:	d802      	bhi.n	800792c <_realloc_r+0x34>
 8007926:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800792a:	d812      	bhi.n	8007952 <_realloc_r+0x5a>
 800792c:	4621      	mov	r1, r4
 800792e:	4640      	mov	r0, r8
 8007930:	f7ff fc08 	bl	8007144 <_malloc_r>
 8007934:	4605      	mov	r5, r0
 8007936:	2800      	cmp	r0, #0
 8007938:	d0ed      	beq.n	8007916 <_realloc_r+0x1e>
 800793a:	42bc      	cmp	r4, r7
 800793c:	4622      	mov	r2, r4
 800793e:	4631      	mov	r1, r6
 8007940:	bf28      	it	cs
 8007942:	463a      	movcs	r2, r7
 8007944:	f7ff ffb0 	bl	80078a8 <memcpy>
 8007948:	4631      	mov	r1, r6
 800794a:	4640      	mov	r0, r8
 800794c:	f7ff fb92 	bl	8007074 <_free_r>
 8007950:	e7e1      	b.n	8007916 <_realloc_r+0x1e>
 8007952:	4635      	mov	r5, r6
 8007954:	e7df      	b.n	8007916 <_realloc_r+0x1e>

08007956 <_malloc_usable_size_r>:
 8007956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800795a:	1f18      	subs	r0, r3, #4
 800795c:	2b00      	cmp	r3, #0
 800795e:	bfbc      	itt	lt
 8007960:	580b      	ldrlt	r3, [r1, r0]
 8007962:	18c0      	addlt	r0, r0, r3
 8007964:	4770      	bx	lr
	...

08007968 <_init>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	bf00      	nop
 800796c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796e:	bc08      	pop	{r3}
 8007970:	469e      	mov	lr, r3
 8007972:	4770      	bx	lr

08007974 <_fini>:
 8007974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007976:	bf00      	nop
 8007978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800797a:	bc08      	pop	{r3}
 800797c:	469e      	mov	lr, r3
 800797e:	4770      	bx	lr
