# Computer_Architecture_simple_RISC_processor
In this project a multicycle 32-bit processor was designed and tested with HDL language (Verilog).
