ECE 720 - Electronic System Level & Physical Design
DRAM Controller, Bus, and Stub Simulation
(c) 2012-2018 By W. Rhett Davis

Certain files in this archive are Copyright ARM, Ltd. and Synopsys, Inc.
and are for use only by NCSU Students.  For these files, appropriate 
copyright notices are included in the header.  We are not licensed to 
distribute these files!

Files:
 
AHB_Lite_2s.v       - Verilog RTL Code for an AHB-Lite interconnect with
                        two slaves, by Aparna Mohan.
DW_memctl.v         - Gate-level verilog netlist of a Synopsys DesignWare
                        DRAM controller, synthesized using coreConsultant
                        by David Huffman.  Copyright Synopsys, Inc.
stub_soc.v          - Top-level netlist for the SoC, including all designs

