[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LhsHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 136
LIB: work
FILE: ${SURELOG_DIR}/tests/LhsHierPath/dut.sv
n<> u<135> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<135> s<133> l<1:1>
  n<> u<133> t<Source_text> p<135> c<48> s<134> l<1:1> el<17:10>
    n<> u<48> t<Description> p<133> c<47> s<49> l<1:1> el<9:11>
      n<> u<47> t<Package_declaration> p<48> c<2> l<1:1> el<9:11>
        n<> u<2> t<PACKAGE> p<47> s<3> l<1:1> el<1:8>
        n<my_pkg> u<3> t<STRING_CONST> p<47> s<19> l<1:9> el<1:15>
        n<> u<19> t<Package_item> p<47> c<18> s<45> l<2:4> el<4:16>
          n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:4> el<4:16>
            n<> u<17> t<Data_declaration> p<18> c<16> l<2:4> el<4:16>
              n<> u<16> t<Type_declaration> p<17> c<14> l<2:4> el<4:16>
                n<> u<14> t<Data_type> p<16> c<5> s<15> l<2:12> el<4:5>
                  n<> u<5> t<Struct_union> p<14> c<4> s<6> l<2:12> el<2:18>
                    n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
                  n<> u<6> t<Packed_keyword> p<14> s<13> l<2:19> el<2:25>
                  n<> u<13> t<Struct_union_member> p<14> c<9> l<3:7> el<3:15>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:7> el<3:12>
                      n<> u<8> t<Data_type> p<9> c<7> l<3:7> el<3:12>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<3:7> el<3:12>
                    n<> u<12> t<Variable_decl_assignment_list> p<13> c<11> l<3:13> el<3:14>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:13> el<3:14>
                        n<p> u<10> t<STRING_CONST> p<11> l<3:13> el<3:14>
                n<ast_dif_t> u<15> t<STRING_CONST> p<16> l<4:6> el<4:15>
        n<> u<45> t<Package_item> p<47> c<44> s<46> l<6:4> el<8:22>
          n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<6:4> el<8:22>
            n<> u<43> t<Data_declaration> p<44> c<42> l<6:4> el<8:22>
              n<> u<42> t<Type_declaration> p<43> c<40> l<6:4> el<8:22>
                n<> u<40> t<Data_type> p<42> c<21> s<41> l<6:12> el<8:5>
                  n<> u<21> t<Struct_union> p<40> c<20> s<22> l<6:12> el<6:18>
                    n<> u<20> t<Struct_keyword> p<21> l<6:12> el<6:18>
                  n<> u<22> t<Packed_keyword> p<40> s<39> l<6:19> el<6:25>
                  n<> u<39> t<Struct_union_member> p<40> c<35> l<7:7> el<7:34>
                    n<> u<35> t<Data_type_or_void> p<39> c<34> s<38> l<7:7> el<7:22>
                      n<ast_dif_t> u<34> t<Data_type> p<35> c<23> l<7:7> el<7:22>
                        n<ast_dif_t> u<23> t<STRING_CONST> p<34> s<33> l<7:7> el<7:16>
                        n<> u<33> t<Packed_dimension> p<34> c<32> l<7:17> el<7:22>
                          n<> u<32> t<Constant_range> p<33> c<27> l<7:18> el<7:21>
                            n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<7:18> el<7:19>
                              n<> u<26> t<Constant_primary> p<27> c<25> l<7:18> el<7:19>
                                n<> u<25> t<Primary_literal> p<26> c<24> l<7:18> el<7:19>
                                  n<1> u<24> t<INT_CONST> p<25> l<7:18> el<7:19>
                            n<> u<31> t<Constant_expression> p<32> c<30> l<7:20> el<7:21>
                              n<> u<30> t<Constant_primary> p<31> c<29> l<7:20> el<7:21>
                                n<> u<29> t<Primary_literal> p<30> c<28> l<7:20> el<7:21>
                                  n<0> u<28> t<INT_CONST> p<29> l<7:20> el<7:21>
                    n<> u<38> t<Variable_decl_assignment_list> p<39> c<37> l<7:23> el<7:33>
                      n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<7:23> el<7:33>
                        n<alerts_ack> u<36> t<STRING_CONST> p<37> l<7:23> el<7:33>
                n<ast_alert_rsp_t> u<41> t<STRING_CONST> p<42> l<8:6> el<8:21>
        n<> u<46> t<ENDPACKAGE> p<47> l<9:1> el<9:11>
    n<// my_pkg> u<49> t<LINE_COMMENT> p<133> s<132> l<9:12> el<9:21>
    n<> u<132> t<Description> p<133> c<131> l<11:1> el<17:10>
      n<> u<131> t<Module_declaration> p<132> c<60> l<11:1> el<17:10>
        n<> u<60> t<Module_ansi_header> p<131> c<50> s<75> l<11:1> el<11:22>
          n<module> u<50> t<Module_keyword> p<60> s<51> l<11:1> el<11:7>
          n<top> u<51> t<STRING_CONST> p<60> s<52> l<11:8> el<11:11>
          n<> u<52> t<Package_import_declaration_list> p<60> s<59> l<11:11> el<11:11>
          n<> u<59> t<Port_declaration_list> p<60> c<58> l<11:11> el<11:21>
            n<> u<58> t<Ansi_port_declaration> p<59> c<56> l<11:12> el<11:20>
              n<> u<56> t<Net_port_header> p<58> c<53> s<57> l<11:12> el<11:18>
                n<> u<53> t<PortDir_Out> p<56> s<55> l<11:12> el<11:18>
                n<> u<55> t<Net_port_type> p<56> c<54> l<11:19> el<11:19>
                  n<> u<54> t<Data_type_or_implicit> p<55> l<11:19> el<11:19>
              n<o> u<57> t<STRING_CONST> p<58> l<11:19> el<11:20>
        n<> u<75> t<Non_port_module_item> p<131> c<74> s<106> l<12:4> el<12:40>
          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<12:4> el<12:40>
            n<> u<73> t<Module_common_item> p<74> c<72> l<12:4> el<12:40>
              n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<12:4> el<12:40>
                n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<12:4> el<12:40>
                  n<> u<70> t<Data_declaration> p<71> c<69> l<12:4> el<12:40>
                    n<> u<69> t<Variable_declaration> p<70> c<65> l<12:4> el<12:40>
                      n<my_pkg::ast_alert_rsp_t> u<65> t<Data_type> p<69> c<63> s<68> l<12:4> el<12:27>
                        n<> u<63> t<Class_scope> p<65> c<62> s<64> l<12:4> el<12:12>
                          n<> u<62> t<Class_type> p<63> c<61> l<12:4> el<12:10>
                            n<my_pkg> u<61> t<STRING_CONST> p<62> l<12:4> el<12:10>
                        n<ast_alert_rsp_t> u<64> t<STRING_CONST> p<65> l<12:12> el<12:27>
                      n<> u<68> t<Variable_decl_assignment_list> p<69> c<67> l<12:28> el<12:39>
                        n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<12:28> el<12:39>
                          n<ast_alert_o> u<66> t<STRING_CONST> p<67> l<12:28> el<12:39>
        n<> u<106> t<Non_port_module_item> p<131> c<105> s<129> l<13:4> el<15:7>
          n<> u<105> t<Module_or_generate_item> p<106> c<104> l<13:4> el<15:7>
            n<> u<104> t<Module_common_item> p<105> c<103> l<13:4> el<15:7>
              n<> u<103> t<Always_construct> p<104> c<76> l<13:4> el<15:7>
                n<> u<76> t<ALWAYS_COMB> p<103> s<102> l<13:4> el<13:15>
                n<> u<102> t<Statement> p<103> c<101> l<13:16> el<15:7>
                  n<> u<101> t<Statement_item> p<102> c<100> l<13:16> el<15:7>
                    n<> u<100> t<Seq_block> p<101> c<98> l<13:16> el<15:7>
                      n<> u<98> t<Statement_or_null> p<100> c<97> s<99> l<14:7> el<14:42>
                        n<> u<97> t<Statement> p<98> c<96> l<14:7> el<14:42>
                          n<> u<96> t<Statement_item> p<97> c<95> l<14:7> el<14:42>
                            n<> u<95> t<Blocking_assignment> p<96> c<94> l<14:7> el<14:41>
                              n<> u<94> t<Operator_assignment> p<95> c<88> l<14:7> el<14:41>
                                n<> u<88> t<Variable_lvalue> p<94> c<78> s<89> l<14:7> el<14:34>
                                  n<> u<78> t<Ps_or_hierarchical_identifier> p<88> c<77> s<87> l<14:7> el<14:18>
                                    n<ast_alert_o> u<77> t<STRING_CONST> p<78> l<14:7> el<14:18>
                                  n<> u<87> t<Select> p<88> c<79> l<14:18> el<14:34>
                                    n<alerts_ack> u<79> t<STRING_CONST> p<87> s<84> l<14:19> el<14:29>
                                    n<> u<84> t<Bit_select> p<87> c<83> s<85> l<14:29> el<14:32>
                                      n<> u<83> t<Expression> p<84> c<82> l<14:30> el<14:31>
                                        n<> u<82> t<Primary> p<83> c<81> l<14:30> el<14:31>
                                          n<> u<81> t<Primary_literal> p<82> c<80> l<14:30> el<14:31>
                                            n<0> u<80> t<INT_CONST> p<81> l<14:30> el<14:31>
                                    n<p> u<85> t<STRING_CONST> p<87> s<86> l<14:33> el<14:34>
                                    n<> u<86> t<Bit_select> p<87> l<14:35> el<14:35>
                                n<> u<89> t<AssignOp_Assign> p<94> s<93> l<14:35> el<14:36>
                                n<> u<93> t<Expression> p<94> c<92> l<14:37> el<14:41>
                                  n<> u<92> t<Primary> p<93> c<91> l<14:37> el<14:41>
                                    n<> u<91> t<Primary_literal> p<92> c<90> l<14:37> el<14:41>
                                      n<> u<90> t<Number_1Tickb1> p<91> l<14:37> el<14:41>
                      n<> u<99> t<END> p<100> l<15:4> el<15:7>
        n<> u<129> t<Non_port_module_item> p<131> c<128> s<130> l<16:4> el<16:43>
          n<> u<128> t<Module_or_generate_item> p<129> c<127> l<16:4> el<16:43>
            n<> u<127> t<Module_common_item> p<128> c<126> l<16:4> el<16:43>
              n<> u<126> t<Continuous_assign> p<127> c<125> l<16:4> el<16:43>
                n<> u<125> t<Net_assignment_list> p<126> c<124> l<16:11> el<16:42>
                  n<> u<124> t<Net_assignment> p<125> c<111> l<16:11> el<16:42>
                    n<> u<111> t<Net_lvalue> p<124> c<108> s<123> l<16:11> el<16:12>
                      n<> u<108> t<Ps_or_hierarchical_identifier> p<111> c<107> s<110> l<16:11> el<16:12>
                        n<o> u<107> t<STRING_CONST> p<108> l<16:11> el<16:12>
                      n<> u<110> t<Constant_select> p<111> c<109> l<16:13> el<16:13>
                        n<> u<109> t<Constant_bit_select> p<110> l<16:13> el<16:13>
                    n<> u<123> t<Expression> p<124> c<122> l<16:15> el<16:42>
                      n<> u<122> t<Primary> p<123> c<121> l<16:15> el<16:42>
                        n<> u<121> t<Complex_func_call> p<122> c<112> l<16:15> el<16:42>
                          n<ast_alert_o> u<112> t<STRING_CONST> p<121> s<113> l<16:15> el<16:26>
                          n<alerts_ack> u<113> t<STRING_CONST> p<121> s<117> l<16:27> el<16:37>
                          n<> u<117> t<Constant_expression> p<121> c<116> s<118> l<16:38> el<16:39>
                            n<> u<116> t<Constant_primary> p<117> c<115> l<16:38> el<16:39>
                              n<> u<115> t<Primary_literal> p<116> c<114> l<16:38> el<16:39>
                                n<0> u<114> t<INT_CONST> p<115> l<16:38> el<16:39>
                          n<p> u<118> t<STRING_CONST> p<121> s<120> l<16:41> el<16:42>
                          n<> u<120> t<Select> p<121> c<119> l<16:42> el<16:42>
                            n<> u<119> t<Bit_select> p<120> l<16:42> el<16:42>
        n<> u<130> t<ENDMODULE> p<131> l<17:1> el<17:10>
  n<// top> u<134> t<LINE_COMMENT> p<135> l<17:11> el<17:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LhsHierPath/dut.sv:1:1: No timescale set for "my_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/LhsHierPath/dut.sv:11:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/LhsHierPath/dut.sv:1:1: Compile package "my_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/LhsHierPath/dut.sv:11:1: Compile module "work@top".
[NTE:CP0309] ${SURELOG_DIR}/tests/LhsHierPath/dut.sv:11:19: Implicit port type (wire) for "o".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
ArrayTypespec                                          1
Assignment                                             1
Begin                                                  1
BitSelect                                              2
Constant                                               5
ContAssign                                             1
Design                                                 1
HierPath                                               3
Identifier                                             4
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Package                                                1
Port                                                   1
Range                                                  1
RefObj                                                 5
RefTypespec                                            6
SourceFile                                             1
StructTypespec                                         2
TypedefTypespec                                        2
TypespecMember                                         2
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                47
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LhsHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (my_pkg), line:1:9, endln:1:15
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg
  |vpiTypespec:
  \_TypedefTypespec: (my_pkg::ast_dif_t), line:4:6, endln:4:15
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
    |vpiName:
    \_Identifier: (my_pkg::ast_dif_t), line:4:6, endln:4:15
      |vpiParent:
      \_TypedefTypespec: (my_pkg::ast_dif_t), line:4:6, endln:4:15
      |vpiName:my_pkg::ast_dif_t
    |vpiTypedefAlias:
    \_RefTypespec: (my_pkg::ast_dif_t), line:2:12, endln:4:5
      |vpiParent:
      \_TypedefTypespec: (my_pkg::ast_dif_t), line:4:6, endln:4:15
      |vpiFullName:my_pkg::ast_dif_t
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:4:5
  |vpiTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (p), line:3:13, endln:3:14
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:4:5
      |vpiName:p
      |vpiTypespec:
      \_RefTypespec: (my_pkg::p), line:3:7, endln:3:12
        |vpiParent:
        \_TypespecMember: (p), line:3:13, endln:3:14
        |vpiFullName:my_pkg::p
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
  |vpiTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
  |vpiTypespec:
  \_TypedefTypespec: (my_pkg::ast_alert_rsp_t), line:8:6, endln:8:21
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
    |vpiName:
    \_Identifier: (my_pkg::ast_alert_rsp_t), line:8:6, endln:8:21
      |vpiParent:
      \_TypedefTypespec: (my_pkg::ast_alert_rsp_t), line:8:6, endln:8:21
      |vpiName:my_pkg::ast_alert_rsp_t
    |vpiTypedefAlias:
    \_RefTypespec: (my_pkg::ast_alert_rsp_t), line:6:12, endln:8:5
      |vpiParent:
      \_TypedefTypespec: (my_pkg::ast_alert_rsp_t), line:8:6, endln:8:21
      |vpiFullName:my_pkg::ast_alert_rsp_t
      |vpiActual:
      \_StructTypespec: , line:6:12, endln:8:5
  |vpiTypespec:
  \_StructTypespec: , line:6:12, endln:8:5
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (alerts_ack), line:7:23, endln:7:33
      |vpiParent:
      \_StructTypespec: , line:6:12, endln:8:5
      |vpiName:alerts_ack
      |vpiTypespec:
      \_RefTypespec: (my_pkg::alerts_ack), line:7:7, endln:7:22
        |vpiParent:
        \_TypespecMember: (alerts_ack), line:7:23, endln:7:33
        |vpiFullName:my_pkg::alerts_ack
        |vpiActual:
        \_ArrayTypespec: , line:7:7, endln:7:22
  |vpiTypespec:
  \_ArrayTypespec: , line:7:7, endln:7:22
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:1:1, endln:9:11
    |vpiRange:
    \_Range: , line:7:17, endln:7:22
      |vpiParent:
      \_ArrayTypespec: , line:7:7, endln:7:22
      |vpiLeftRange:
      \_Constant: , line:7:18, endln:7:19
        |vpiParent:
        \_Range: , line:7:17, endln:7:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:20, endln:7:21
        |vpiParent:
        \_Range: , line:7:17, endln:7:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (my_pkg::ast_dif_t), line:7:7, endln:7:16
      |vpiParent:
      \_ArrayTypespec: , line:7:7, endln:7:22
      |vpiName:ast_dif_t
      |vpiFullName:my_pkg::ast_dif_t
      |vpiActual:
      \_TypedefTypespec: (my_pkg::ast_dif_t), line:4:6, endln:4:15
    |vpiPacked:1
  |vpiImportTypespec:
  \_TypedefTypespec: (my_pkg::ast_dif_t), line:4:6, endln:4:15
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiImportTypespec:
  \_TypedefTypespec: (my_pkg::ast_alert_rsp_t), line:8:6, endln:8:21
  |vpiImportTypespec:
  \_StructTypespec: , line:6:12, endln:8:5
  |vpiImportTypespec:
  \_ArrayTypespec: , line:7:7, endln:7:22
  |vpiDefName:my_pkg
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:11:8, endln:11:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:work@top
  |vpiImportTypespec:
  \_Net: (work@top.o), line:11:19, endln:11:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiImportTypespec:
  \_Net: (work@top.ast_alert_o), line:12:28, endln:12:39
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@top.ast_alert_o.my_pkg::ast_alert_rsp_t), line:12:4, endln:12:27
      |vpiParent:
      \_Net: (work@top.ast_alert_o), line:12:28, endln:12:39
      |vpiName:my_pkg::ast_alert_rsp_t
      |vpiFullName:work@top.ast_alert_o.my_pkg::ast_alert_rsp_t
      |vpiActual:
      \_TypedefTypespec: (my_pkg::ast_alert_rsp_t), line:8:6, endln:8:21
    |vpiName:ast_alert_o
    |vpiFullName:work@top.ast_alert_o
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.o), line:11:19, endln:11:20
  |vpiNet:
  \_Net: (work@top.ast_alert_o), line:12:28, endln:12:39
  |vpiPort:
  \_Port: (o), line:11:19, endln:11:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiName:o
    |vpiDirection:2
  |vpiProcess:
  \_Always: , line:13:4, endln:15:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiStmt:
    \_Begin: (work@top), line:13:16, endln:15:7
      |vpiParent:
      \_Always: , line:13:4, endln:15:7
      |vpiFullName:work@top
      |vpiStmt:
      \_Assignment: , line:14:7, endln:14:41
        |vpiParent:
        \_Begin: (work@top), line:13:16, endln:15:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:14:37, endln:14:41
          |vpiParent:
          \_Assignment: , line:14:7, endln:14:41
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_HierPath: (ast_alert_o.alerts_ack[0].p), line:14:18, endln:14:35
          |vpiParent:
          \_Assignment: , line:14:7, endln:14:41
          |vpiActual:
          \_RefObj: (ast_alert_o), line:14:18, endln:14:29
            |vpiParent:
            \_HierPath: (ast_alert_o.alerts_ack[0].p), line:14:18, endln:14:35
            |vpiName:ast_alert_o
            |vpiActual:
            \_Net: (work@top.ast_alert_o), line:12:28, endln:12:39
          |vpiActual:
          \_BitSelect: (alerts_ack[0]), line:14:19, endln:14:29
            |vpiParent:
            \_HierPath: (ast_alert_o.alerts_ack[0].p), line:14:18, endln:14:35
            |vpiName:alerts_ack
            |vpiFullName:alerts_ack[0]
            |vpiActual:
            \_TypespecMember: (alerts_ack), line:7:23, endln:7:33
            |vpiIndex:
            \_Constant: , line:14:30, endln:14:31
              |vpiParent:
              \_BitSelect: (alerts_ack[0]), line:14:19, endln:14:29
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiActual:
          \_RefObj: (alerts_ack[0].p), line:14:35, endln:14:35
            |vpiParent:
            \_HierPath: (ast_alert_o.alerts_ack[0].p), line:14:18, endln:14:35
            |vpiName:p
            |vpiFullName:alerts_ack[0].p
            |vpiActual:
            \_TypespecMember: (p), line:3:13, endln:3:14
          |vpiName:ast_alert_o.alerts_ack[0].p
    |vpiAlwaysType:2
  |vpiContAssign:
  \_ContAssign: , line:16:11, endln:16:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
    |vpiRhs:
    \_HierPath: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
      |vpiParent:
      \_ContAssign: , line:16:11, endln:16:42
      |vpiActual:
      \_RefObj: (ast_alert_o), line:16:15, endln:16:26
        |vpiParent:
        \_HierPath: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:ast_alert_o
        |vpiActual:
        \_Net: (work@top.ast_alert_o), line:12:28, endln:12:39
      |vpiActual:
      \_BitSelect: (ast_alert_o.alerts_ack[0]), line:16:27, endln:16:37
        |vpiParent:
        \_HierPath: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:ast_alert_o.alerts_ack
        |vpiFullName:ast_alert_o.alerts_ack[0]
        |vpiActual:
        \_TypespecMember: (alerts_ack), line:7:23, endln:7:33
        |vpiIndex:
        \_Constant: , line:16:38, endln:16:39
          |vpiParent:
          \_BitSelect: (ast_alert_o.alerts_ack[0]), line:16:27, endln:16:37
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (work@top.p), line:16:41, endln:16:42
        |vpiParent:
        \_HierPath: (ast_alert_o.alerts_ack[0].p), line:16:15, endln:16:42
        |vpiName:p
        |vpiFullName:work@top.p
        |vpiActual:
        \_TypespecMember: (p), line:3:13, endln:3:14
      |vpiName:ast_alert_o.alerts_ack[0].p
    |vpiLhs:
    \_RefObj: (work@top.o), line:16:11, endln:16:12
      |vpiParent:
      \_ContAssign: , line:16:11, endln:16:42
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Net: (work@top.o), line:11:19, endln:11:20
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsHierPath/dut.sv, line:11:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
