Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b8f99919cc749a9a4e3015808d69ac7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sayici_behav xil_defaultlib.sayici xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Erdal/Documents/GitHub/Verilog/CounterUpTo25/CounterUpTo25.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sayici
Compiling module xil_defaultlib.glbl
Built simulation snapshot sayici_behav
