{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554693060523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554693060523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 12:11:00 2019 " "Processing started: Mon Apr 08 12:11:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554693060523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554693060523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map fourbit_addsub -c fourbit_addsub --generate_functional_sim_netlist " "Command: quartus_map fourbit_addsub -c fourbit_addsub --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554693060523 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554693060913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_Gate-Behavioral " "Found design unit 1: XOR_Gate-Behavioral" {  } { { "XOR_Gate.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/XOR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_Gate " "Found entity 1: XOR_Gate" {  } { { "XOR_Gate.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/XOR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554693061398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_addsub_sime.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbit_addsub_sime.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_addsub_sime " "Found entity 1: fourbit_addsub_sime" {  } { { "fourbit_addsub_sime.bdf" "" { Schematic "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/fourbit_addsub_sime.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbit_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbit_addsub-sample " "Found design unit 1: fourbit_addsub-sample" {  } { { "fourbit_addsub.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/fourbit_addsub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbit_addsub " "Found entity 1: fourbit_addsub" {  } { { "fourbit_addsub.vhd" "" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/fourbit_addsub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554693061413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbit_addsub " "Elaborating entity \"fourbit_addsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554693061460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Gate XOR_Gate:b0 " "Elaborating entity \"XOR_Gate\" for hierarchy \"XOR_Gate:b0\"" {  } { { "fourbit_addsub.vhd" "b0" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/fourbit_addsub.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554693061460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:u0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:u0\"" {  } { { "fourbit_addsub.vhd" "u0" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/fourbit_addsub.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554693061460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:u0\|half_adder:half1 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder:u0\|half_adder:half1\"" {  } { { "full_adder.vhd" "half1" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/full_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554693061460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Gate full_adder:u0\|OR_Gate:org " "Elaborating entity \"OR_Gate\" for hierarchy \"full_adder:u0\|OR_Gate:org\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_04_ex015_fourbit_addsub/fourbit_addsub_sw/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554693061476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554693061601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 12:11:01 2019 " "Processing ended: Mon Apr 08 12:11:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554693061601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554693061601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554693061601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554693061601 ""}
