# ğŸ§© Verilog_Codes

This repository contains a collection of **RTL design modules written in Verilog** along with their corresponding **functional testbenches written in SystemVerilog**.  

Each module focuses on illustrating key concepts in **digital design, simulation, and verification**.

---

## Table of Contents

- [ğŸ§© Verilog\_Codes](#-verilog_codes)
  - [Table of Contents](#table-of-contents)
  - [ğŸ“‚ Repository Structure](#-repository-structure)
  - [ğŸ“ Individual Module Folder Structure](#-individual-module-folder-structure)
  - [ğŸ“ Note](#-note)
  - [âš™ï¸ Tools and Environment](#ï¸-tools-and-environment)
  - [ğŸ§  Key Learning Areas](#-key-learning-areas)
  - [ğŸ§ª Testbench Overview](#-testbench-overview)
  - [ğŸ“„ License](#-license)
  - [ğŸ‘¤ Author](#-author)
  - [ğŸŒŸ Acknowledgements](#-acknowledgements)

---

## ğŸ“‚ Repository Structure

``` md
ğŸ—„ï¸ Verilog Codes
    ğŸ“‚ Arithmetic and Logic Modules
        ğŸ“‘ Adder with Look Ahead Carry Generator
        ğŸ“‘ ALU
        ğŸ“‘ Barrel Shifter
        ğŸ“‘ Basic Arithmetic
        ğŸ“‘ Comparator
        ğŸ“‘ Unsigned Array Multiplier
    ğŸ“‚ Counters and Timers
        ğŸ“‘ Decade Counter
        ğŸ“‘ Gray Counter
        ğŸ“‘ Johnson Counter
        ğŸ“‘ MOD Counter
        ğŸ“‘ Ring Counter
        ğŸ“‘ Timer
        ğŸ“‘ Up-Down MOD Counter
    ğŸ“‚ Data Selectors and Converters
        ğŸ“‘ Binary Gray Converter
        ğŸ“‘ Decoder
        ğŸ“‘ DeMultiplxer (DEMUX)
        ğŸ“‘ Encoder
        ğŸ“‘ Multiplxer (MUX)
    ğŸ“‚ Data Storage
        ğŸ“‘ Queue (FIFO)
        ğŸ“‘ SRAM - Dual Port
        ğŸ“‘ SRAM - Single Port
        ğŸ“‘ SROM - Dual Port
        ğŸ“‘ SROM - Single Port
        ğŸ“‘ Stack (LIFO)
    ğŸ“‚ Flip Flops
        ğŸ“‘ Flip Flop
```

---

## ğŸ“ Individual Module Folder Structure

``` md
src/                      â†’ Verilog RTL source files
tb/                       â†’ SystemVerilog Testbench Files
Transcript/               â†’ Transcript prints of the SystemVerilog Testbench
Results_Documentation/    â†’ Results such as RTL Netlist and Simulation Waveforms
docs/                     â†’ Documentation, Waveforms or Diagrams (If Any)
```

---

## ğŸ“ Note

```md
- To view the Transcripts and vcd files:
  1) Create a folder named "Transcript" and "vcd_Files" in the Project folder.
  2) Run the Simulation, and you can view the Transcript and vcd file within these folders.

- The Simulation Waveforms Results with the "Results_Documentation/" folder, may not be not be clearly visible, and these images are not taken for every possible combinations.
```

---

## âš™ï¸ Tools and Environment

**Quartus Prime Lite** was used to compile the RTL Codes.

Simulation was performed using **Intel QuestaSim Starter Edition**.

**GTKWave** was used to view the vcd files.

---

## ğŸ§  Key Learning Areas

This repository covers a variety of topics in digital design and verification:

- Combinational and Sequential Circuits  
- Counters, Shift Registers, Encoders, Decoders  
- Finite State Machines (FSMs)  
- Arithmetic and Logic Units (ALUs)  
- Pipelining and Timing Control  
- Testbench Structuring and Verification Techniques  

---

## ğŸ§ª Testbench Overview

Each SystemVerilog testbench includes:

- DUT instantiation  
- Stimulus generation  
- Monitors and checkers  
- Output waveform dumping (`.vcd` files)  
- Assertions (for functional verification where applicable)  

---

## ğŸ“„ License

This project is licensed under the **MIT License** â€“ see the [LICENSE](LICENSE) file for details.

---

## ğŸ‘¤ Author

**Prasad N. Ghatol**  
ğŸ”— [GitHub Profile](https://github.com/Prasad-N-Ghatol)

---

## ğŸŒŸ Acknowledgements

This repository is created for educational and reference purposes to help students, researchers, and hardware enthusiasts about **RTL design and verification using Verilog and SystemVerilog**.
