Analysis & Synthesis report for regfile
Fri Feb 01 06:06:04 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "decoder5to32:readB_decoder"
 10. Port Connectivity Checks: "decoder5to32:readA_decoder"
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Feb 01 06:06:04 2013        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; regfile                                      ;
; Top-level Entity Name         ; regfile                                      ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 1,184                                        ;
;     Dedicated logic registers ; 1,024                                        ;
; Total registers               ; 1024                                         ;
; Total pins                    ; 114                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; regfile            ; regfile            ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                        ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+
; decoder5to32.vhd                 ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/decoder5to32.vhd ;
; regfile.vhd                      ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/regfile.vhd      ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/reg.vhd          ;
; dflipflop.vhd                    ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/dflipflop.vhd    ;
; tristate.vhd                     ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/tristate.vhd     ;
; decoder3to8.vhd                  ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/decoder3to8.vhd  ;
; decoder2to4.vhd                  ; yes             ; User VHDL File  ; C:/quartus/quartus/project/regfile/decoder2to4.vhd  ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1184  ;
; Dedicated logic registers                     ; 1024  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 191   ;
;                                               ;       ;
; Total combinational functions                 ; 1184  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 873   ;
;     -- 5 input functions                      ; 64    ;
;     -- 4 input functions                      ; 64    ;
;     -- <=3 input functions                    ; 183   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1184  ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2235  ;
;                                               ;       ;
; Total registers                               ; 1024  ;
;     -- Dedicated logic registers              ; 1024  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,118 ;
;                                               ;       ;
; I/O pins                                      ; 114   ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 1024  ;
; Total fan-out                                 ; 10340 ;
; Average fan-out                               ; 4.45  ;
+-----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                           ;
+-----------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------+--------------+
; |regfile                          ; 1184 (32)         ; 1024 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 114  ; 0            ; |regfile                                                     ; work         ;
;    |decoder5to32:readA_decoder|   ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readA_decoder                          ; work         ;
;       |decoder3To8:\G1:0:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readA_decoder|decoder3To8:\G1:0:Dec_ri ; work         ;
;       |decoder3To8:\G1:1:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readA_decoder|decoder3To8:\G1:1:Dec_ri ; work         ;
;       |decoder3To8:\G1:2:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri ; work         ;
;       |decoder3To8:\G1:3:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readA_decoder|decoder3To8:\G1:3:Dec_ri ; work         ;
;    |decoder5to32:readB_decoder|   ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readB_decoder                          ; work         ;
;       |decoder3To8:\G1:0:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readB_decoder|decoder3To8:\G1:0:Dec_ri ; work         ;
;       |decoder3To8:\G1:1:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readB_decoder|decoder3To8:\G1:1:Dec_ri ; work         ;
;       |decoder3To8:\G1:2:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readB_decoder|decoder3To8:\G1:2:Dec_ri ; work         ;
;       |decoder3To8:\G1:3:Dec_ri|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|decoder5to32:readB_decoder|decoder3To8:\G1:3:Dec_ri ; work         ;
;    |reg:\IFF:0:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:0:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:10:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:10:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:11:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:11:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:12:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:12:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:13:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:13:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:14:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:14:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:15:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:15:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:16:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:16:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:17:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:17:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:18:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:18:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:19:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:19:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:1:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:1:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:20:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:20:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:21:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:21:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:22:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:22:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:23:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:23:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:24:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:24:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:25:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:25:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:26:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:26:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:27:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:27:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:28:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:28:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:29:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:29:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:2:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:2:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:30:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:30:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:31:regcomp|          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp                                 ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:0:dffcomp        ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:10:dffcomp       ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:11:dffcomp       ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:12:dffcomp       ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:13:dffcomp       ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:14:dffcomp       ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:15:dffcomp       ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:16:dffcomp       ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:17:dffcomp       ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:18:dffcomp       ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:19:dffcomp       ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:1:dffcomp        ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:20:dffcomp       ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:21:dffcomp       ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:22:dffcomp       ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:23:dffcomp       ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:24:dffcomp       ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:25:dffcomp       ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:26:dffcomp       ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:27:dffcomp       ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:28:dffcomp       ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:29:dffcomp       ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:2:dffcomp        ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:30:dffcomp       ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:31:dffcomp       ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:3:dffcomp        ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:4:dffcomp        ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:5:dffcomp        ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:6:dffcomp        ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:7:dffcomp        ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:8:dffcomp        ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:31:regcomp|dflipflop:\IFF:9:dffcomp        ; work         ;
;    |reg:\IFF:3:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:3:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:4:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:4:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:5:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:5:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:6:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:6:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:7:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:7:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:8:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:8:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |reg:\IFF:9:regcomp|           ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp                                  ; work         ;
;       |dflipflop:\IFF:0:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:0:dffcomp         ; work         ;
;       |dflipflop:\IFF:10:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:10:dffcomp        ; work         ;
;       |dflipflop:\IFF:11:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:11:dffcomp        ; work         ;
;       |dflipflop:\IFF:12:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:12:dffcomp        ; work         ;
;       |dflipflop:\IFF:13:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:13:dffcomp        ; work         ;
;       |dflipflop:\IFF:14:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:14:dffcomp        ; work         ;
;       |dflipflop:\IFF:15:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:15:dffcomp        ; work         ;
;       |dflipflop:\IFF:16:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:16:dffcomp        ; work         ;
;       |dflipflop:\IFF:17:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:17:dffcomp        ; work         ;
;       |dflipflop:\IFF:18:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:18:dffcomp        ; work         ;
;       |dflipflop:\IFF:19:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:19:dffcomp        ; work         ;
;       |dflipflop:\IFF:1:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:1:dffcomp         ; work         ;
;       |dflipflop:\IFF:20:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:20:dffcomp        ; work         ;
;       |dflipflop:\IFF:21:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:21:dffcomp        ; work         ;
;       |dflipflop:\IFF:22:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:22:dffcomp        ; work         ;
;       |dflipflop:\IFF:23:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:23:dffcomp        ; work         ;
;       |dflipflop:\IFF:24:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:24:dffcomp        ; work         ;
;       |dflipflop:\IFF:25:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:25:dffcomp        ; work         ;
;       |dflipflop:\IFF:26:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:26:dffcomp        ; work         ;
;       |dflipflop:\IFF:27:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:27:dffcomp        ; work         ;
;       |dflipflop:\IFF:28:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:28:dffcomp        ; work         ;
;       |dflipflop:\IFF:29:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:29:dffcomp        ; work         ;
;       |dflipflop:\IFF:2:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:2:dffcomp         ; work         ;
;       |dflipflop:\IFF:30:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:30:dffcomp        ; work         ;
;       |dflipflop:\IFF:31:dffcomp| ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:31:dffcomp        ; work         ;
;       |dflipflop:\IFF:3:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:3:dffcomp         ; work         ;
;       |dflipflop:\IFF:4:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:4:dffcomp         ; work         ;
;       |dflipflop:\IFF:5:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:5:dffcomp         ; work         ;
;       |dflipflop:\IFF:6:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:6:dffcomp         ; work         ;
;       |dflipflop:\IFF:7:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:7:dffcomp         ; work         ;
;       |dflipflop:\IFF:8:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:8:dffcomp         ; work         ;
;       |dflipflop:\IFF:9:dffcomp|  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|reg:\IFF:9:regcomp|dflipflop:\IFF:9:dffcomp         ; work         ;
;    |tristate:\IFF:0:dataReadA|    ; 384 (384)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:0:dataReadA                           ; work         ;
;    |tristate:\IFF:0:dataReadB|    ; 384 (384)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:0:dataReadB                           ; work         ;
;    |tristate:\IFF:11:dataReadA|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:11:dataReadA                          ; work         ;
;    |tristate:\IFF:11:dataReadB|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:11:dataReadB                          ; work         ;
;    |tristate:\IFF:15:dataReadA|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:15:dataReadA                          ; work         ;
;    |tristate:\IFF:15:dataReadB|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:15:dataReadB                          ; work         ;
;    |tristate:\IFF:21:dataReadA|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:21:dataReadA                          ; work         ;
;    |tristate:\IFF:21:dataReadB|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:21:dataReadB                          ; work         ;
;    |tristate:\IFF:25:dataReadA|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:25:dataReadA                          ; work         ;
;    |tristate:\IFF:25:dataReadB|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:25:dataReadB                          ; work         ;
;    |tristate:\IFF:26:dataReadA|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:26:dataReadA                          ; work         ;
;    |tristate:\IFF:26:dataReadB|   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |regfile|tristate:\IFF:26:dataReadB                          ; work         ;
+-----------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Port Connectivity Checks: "decoder5to32:readB_decoder" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "decoder5to32:readA_decoder" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Feb 01 06:05:54 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile
Info: Found 2 design units, including 1 entities, in source file decoder5to32.vhd
    Info: Found design unit 1: decoder5to32-Structure
    Info: Found entity 1: decoder5to32
Info: Found 2 design units, including 1 entities, in source file regfile.vhd
    Info: Found design unit 1: regfile-structure
    Info: Found entity 1: regfile
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-structure
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info: Found design unit 1: dflipflop-Behavioral
    Info: Found entity 1: dflipflop
Info: Found 2 design units, including 1 entities, in source file tristate.vhd
    Info: Found design unit 1: tristate-behavioral
    Info: Found entity 1: tristate
Info: Found 2 design units, including 1 entities, in source file decoder3to8.vhd
    Info: Found design unit 1: decoder3To8-structure
    Info: Found entity 1: decoder3To8
Info: Found 2 design units, including 1 entities, in source file decoder2to4.vhd
    Info: Found design unit 1: decoder2to4-structure
    Info: Found entity 1: decoder2to4
Info: Elaborating entity "regfile" for the top level hierarchy
Info: Elaborating entity "decoder5to32" for hierarchy "decoder5to32:write_decoder"
Info: Elaborating entity "decoder2to4" for hierarchy "decoder5to32:write_decoder|decoder2to4:Dec_left"
Info: Elaborating entity "decoder3To8" for hierarchy "decoder5to32:write_decoder|decoder3To8:\G1:0:Dec_ri"
Info: Elaborating entity "reg" for hierarchy "reg:\IFF:0:regcomp"
Info: Elaborating entity "dflipflop" for hierarchy "reg:\IFF:0:regcomp|dflipflop:\IFF:0:dffcomp"
Warning (10492): VHDL Process Statement warning at dflipflop.vhd(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "tristate" for hierarchy "tristate:\IFF:0:dataReadA"
Warning (10492): VHDL Process Statement warning at tristate.vhd(15): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "tristate:\IFF:0:dataReadA|output[31]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[30]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[29]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[28]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[27]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[26]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[25]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[24]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[23]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[22]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[21]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[20]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[19]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[18]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[17]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[16]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[15]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[14]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[13]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[12]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[11]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[10]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[9]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[8]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[7]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[6]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[5]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[4]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[3]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[2]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[1]~synth"
    Warning: Node "tristate:\IFF:0:dataReadA|output[0]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[31]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[30]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[29]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[28]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[27]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[26]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[25]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[24]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[23]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[22]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[21]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[20]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[19]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[18]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[17]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[16]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[15]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[14]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[13]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[12]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[11]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[10]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[9]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[8]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[7]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[6]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[5]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[4]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[3]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[2]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[1]~synth"
    Warning: Node "tristate:\IFF:0:dataReadB|output[0]~synth"
Info: Implemented 2322 device resources after synthesis - the final resource count might be different
    Info: Implemented 50 input pins
    Info: Implemented 64 output pins
    Info: Implemented 2208 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Fri Feb 01 06:06:04 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


