Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/raidisk/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_behav xil_defaultlib.Complete xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'location' [/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sim_1/new/Complete.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.ProgramCounterUpdate
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterDmuMux
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALURegisterMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Complete
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_behav
