

================================================================
== Vitis HLS Report for 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2'
================================================================
* Date:           Mon Jul 15 19:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      258|  40.000 ns|  2.580 us|    4|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_354_1_VITIS_LOOP_359_2  |        2|      256|         2|          1|          1|  2 ~ 256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    230|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln354_1_fu_177_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln354_fu_157_p2        |         +|   0|  0|  40|          33|           1|
    |add_ln359_fu_200_p2        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln354_fu_152_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln359_fu_147_p2       |      icmp|   0|  0|  39|          32|          32|
    |select_ln354_1_fu_183_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln354_fu_171_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 158|         112|          81|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    8|         16|
    |i_fu_68                  |   9|          2|    2|          4|
    |in_mat_data_blk_n        |   9|          2|    1|          2|
    |indvar_flatten_fu_72     |   9|          2|   33|         66|
    |j_fu_64                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   55|        110|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_68                  |   2|   0|    2|          0|
    |icmp_ln359_reg_252       |   1|   0|    1|          0|
    |indvar_flatten_fu_72     |  33|   0|   33|          0|
    |j_2_reg_247              |   8|   0|    8|          0|
    |j_fu_64                  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|in_mat_data_dout            |   in|    8|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_num_data_valid  |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_fifo_cap        |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_empty_n         |   in|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_read            |  out|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|imgInput_cols_val           |   in|   32|     ap_none|                                            imgInput_cols_val|        scalar|
|bound                       |   in|   33|     ap_none|                                                        bound|        scalar|
|line_buffer_1_address0      |  out|    7|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_1_ce0           |  out|    1|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_1_we0           |  out|    1|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_1_d0            |  out|    8|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_address0        |  out|    7|   ap_memory|                                                  line_buffer|         array|
|line_buffer_ce0             |  out|    1|   ap_memory|                                                  line_buffer|         array|
|line_buffer_we0             |  out|    1|   ap_memory|                                                  line_buffer|         array|
|line_buffer_d0              |  out|    8|   ap_memory|                                                  line_buffer|         array|
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

