FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
2"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
3"UN$1$8MERGE$I14$Y";
4"UN$1$8MERGE$I14$A";
5"UN$1$8MERGE$I14$B";
6"UN$1$8MERGE$I14$C";
7"UN$1$8MERGE$I14$D";
8"GND\G";
9"VCC\G";
10"DATA";
11"UN$1$74F164$I4$Q7";
12"UN$1$74F164$I4$Q6";
13"UN$1$74F164$I4$Q5";
14"UN$1$74F164$I4$Q4";
15"UN$1$74F164$I4$Q3";
16"VCC\G";
17"UN$1$FAULTDETECTION$I2$DATARDY";
18"UN$1$8MERGE$I14$F";
19"UN$1$8MERGE$I14$E";
20"UN$1$8MERGE$I14$G";
21"UN$1$8MERGE$I14$H";
22"VEE\G";
23"UN$1$74F164$I4$Q0";
24"UN$1$74F164$I4$Q1";
25"VEE\G";
26"GND\G";
27"GND\G";
28"VCC\G";
29"UN$1$74F164$I4$Q2";
30"VCC\G";
31"VCC\G";
32"SR_CLK";
33"LE";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_CLK"
VHDL_MODE"OUT"1;
"DEFAULT_CLK"
VHDL_MODE"OUT"2;
"TUB_CLK_IN"
VHDL_MODE"IN"0;
"RESET"
VHDL_MODE"IN"0;
"CLK_SEL"
VHDL_MODE"IN"0;
%"CSMD0603"
"1","(-2575,1250)","0","capacitors","I10";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"27;
"A<0>"28;
%"CSMD0603"
"1","(-2300,1250)","0","capacitors","I11";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"22;
"A<0>"27;
%"CSMD0603"
"1","(-2550,300)","0","capacitors","I12";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"26;
"A<0>"30;
%"CSMD0603"
"1","(-2300,300)","0","capacitors","I13";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"25;
"A<0>"26;
%"8 MERGE"
"1","(-1625,1125)","0","standard","I14";
;
HDL_CONCAT"TRUE"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"4;
"B\NWC\NAC"5;
"C\NWC\NAC"6;
"D\NWC\NAC"7;
"E\NWC\NAC"19;
"F\NWC\NAC"18;
"G\NWC\NAC"20;
"H\NWC\NAC"21;
"Y\NWC\NAC"3;
%"INPORT"
"1","(-2375,2375)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"CSMD0603"
"1","(-3375,1625)","0","capacitors","I16";
;
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"9;
"A<0>"8;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"0;
"CHANGE_CLK_P"
VHDL_MODE"OUT"0;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"3;
"DATA_RDY"
VHDL_MODE"IN"17;
"CLK_RESET_ECL"
VHDL_MODE"IN"0;
"CLK_RESET_TTL"
VHDL_MODE"IN"0;
"DEFAULT_CLK"
VHDL_MODE"IN"2;
"BCKP_CLK"
VHDL_MODE"IN"1;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"74F164"
"2","(-3300,1200)","0","misc","I4";
;
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"9;
"GND"8;
"Q7"11;
"Q6"12;
"Q5"13;
"Q4"14;
"Q3"15;
"Q2"29;
"Q1"24;
"Q0"23;
"CP"32;
"DSB"10;
"MR* \B"0;
"DSA"33;
%"INPORT"
"1","(-4100,1275)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"33;
%"INPORT"
"1","(-4100,1125)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-4100,1200)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"MC10H124"
"1","(-2400,1625)","0","ecl","I8";
;
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"16;
"GND"27;
"VCC"28;
"VEE"22;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"7;
"C_OUT"6;
"B_OUT"5;
"A_OUT"4;
"D_IN"15;
"C_IN"29;
"B_IN"24;
"A_IN"23;
%"MC10H124"
"1","(-2425,650)","0","ecl","I9";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"31;
"GND"26;
"VCC"30;
"VEE"25;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"21;
"C_OUT"20;
"B_OUT"18;
"A_OUT"19;
"D_IN"11;
"C_IN"12;
"B_IN"13;
"A_IN"14;
END.
