<?xml version="1.0" encoding="UTF-8"?>
<module id="HTU" HW_revision="" XML_version="1" description="HET Transfer Unit">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename:Hercules_HTU_spec_1.1.1D.xml                    -->
<!-- Version:1.0                                           -->

  <register id="GlbCtrl" acronym="GlbCtrl" offset="0x00" width="32" description="Global Control Register"></register>
  <register id="CPEna" acronym="CPEna" offset="0x04" width="32" description="Control Packet Enable Register"></register>
  <register id="Busy0" acronym="Busy0" offset="0x08" width="32" description="Control Packet (CP) Busy Register 0"></register>
  <register id="Busy1" acronym="Busy1" offset="0x0C" width="32" description="Control Packet (CP) Busy Register 1"></register>
  <register id="Busy2" acronym="Busy2" offset="0x10" width="32" description="Control Packet (CP) Busy Register 2"></register>
  <register id="Busy3" acronym="Busy3" offset="0x14" width="32" description="Control Packet (CP) Busy Register 3"></register>
  <register id="ACp" acronym="ACp" offset="0x18" width="32" description="Active Control Packet Register"></register>
  <register id="RLBECtrl" acronym="RLBECtrl" offset="0x20" width="32" description="Request Lost and Bus Error Control Register"></register>
  <register id="BFIntSet" acronym="BFIntSet" offset="0x24" width="32" description="Buffer Full Interrupt Enable Set Register"></register>
  <register id="BFIntClr" acronym="BFIntClr" offset="0x28" width="32" description="Buffer Full Interrupt Enable Clear Register"></register>
  <register id="IntMap" acronym="IntMap" offset="0x2C" width="32" description="Interrupt Mapping Register"></register>
  <register id="IntOffst0" acronym="IntOffst0" offset="0x34" width="32" description="Interrupt Offset Register 0"></register>
  <register id="IntOffst1" acronym="IntOffst1" offset="0x38" width="32" description="Interrupt Offset Register 1"></register>
  <register id="BIm" acronym="BIm" offset="0x3C" width="32" description="Buffer Initialization Mode Register"></register>
  <register id="RLostFlg" acronym="RLostFlg" offset="0x40" width="32" description="Request Lost Flag Register"></register>
  <register id="BFIntFlg" acronym="BFIntFlg" offset="0x44" width="32" description="Buffer Full Interrupt Flag Register"></register>
  <register id="BerIntFlg" acronym="BerIntFlg" offset="0x48" width="32" description="BER Interrupt Flag Register"></register>
  <register id="Mp1Strt" acronym="Mp1Strt" offset="0x4C" width="32" description="Memory Protection 1 Start Address"></register>
  <register id="Mp1End" acronym="Mp1End" offset="0x50" width="32" description="Memory Protection 1 End Address"></register>
  <register id="DbgCtrl" acronym="DCtrl" offset="0x54" width="32" description="Debug Control Register"></register>
  <register id="WpReg" acronym="WpReg" offset="0x58" width="32" description="Watch Point Register"></register>
  <register id="WpMsk" acronym="WpMsk" offset="0x5C" width="32" description="Watch Mask Register"></register>
  <register id="Id" acronym="Id" offset="0x60" width="32" description="Module Identification Register"></register>
  <register id="ParCtrl" acronym="ParCtrl" offset="0x64" width="32" description="Parity Control Register"></register>
  <register id="ParAddr" acronym="ParAddr" offset="0x68" width="32" description="Parity Address Register"></register>
  <register id="MpCtrlStat" acronym="MpCtrlStat" offset="0x70" width="32" description="Memory Protection Control and Status Register"></register>
  <register id="Mp0Strt" acronym="Mp0Strt" offset="0x74" width="32" description="Memory Protection Start Address Register"></register>
  <register id="Mp0End" acronym="MP0End" offset="0x78" width="32" description="Memory Protection End Address Register"></register>
</module>
