###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       170415   # Number of WRITE/WRITEP commands
num_reads_done                 =       781300   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       582928   # Number of read row buffer hits
num_read_cmds                  =       781296   # Number of READ/READP commands
num_writes_done                =       170415   # Number of read requests issued
num_write_row_hits             =       126097   # Number of write row buffer hits
num_act_cmds                   =       243727   # Number of ACT commands
num_pre_cmds                   =       243697   # Number of PRE commands
num_ondemand_pres              =       219965   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469383   # Cyles of rank active rank.0
rank_active_cycles.1           =      9230384   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530617   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       769616   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       900034   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11482   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8723   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2084   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          760   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1035   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1402   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1239   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1670   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2904   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20382   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          196   # Write cmd latency (cycles)
write_latency[40-59]           =          239   # Write cmd latency (cycles)
write_latency[60-79]           =          417   # Write cmd latency (cycles)
write_latency[80-99]           =          971   # Write cmd latency (cycles)
write_latency[100-119]         =         1719   # Write cmd latency (cycles)
write_latency[120-139]         =         3254   # Write cmd latency (cycles)
write_latency[140-159]         =         5027   # Write cmd latency (cycles)
write_latency[160-179]         =         6085   # Write cmd latency (cycles)
write_latency[180-199]         =         7249   # Write cmd latency (cycles)
write_latency[200-]            =       145247   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       281566   # Read request latency (cycles)
read_latency[40-59]            =        91813   # Read request latency (cycles)
read_latency[60-79]            =       116041   # Read request latency (cycles)
read_latency[80-99]            =        55579   # Read request latency (cycles)
read_latency[100-119]          =        40595   # Read request latency (cycles)
read_latency[120-139]          =        32346   # Read request latency (cycles)
read_latency[140-159]          =        21214   # Read request latency (cycles)
read_latency[160-179]          =        16120   # Read request latency (cycles)
read_latency[180-199]          =        12895   # Read request latency (cycles)
read_latency[200-]             =       113127   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.50712e+08   # Write energy
read_energy                    =  3.15019e+09   # Read energy
act_energy                     =  6.66837e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54696e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69416e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90889e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75976e+09   # Active standby energy rank.1
average_read_latency           =      120.997   # Average read request latency (cycles)
average_interarrival           =       10.507   # Average request interarrival latency (cycles)
total_energy                   =  1.76651e+10   # Total energy (pJ)
average_power                  =      1766.51   # Average power (mW)
average_bandwidth              =       8.1213   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       189781   # Number of WRITE/WRITEP commands
num_reads_done                 =       780366   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       577270   # Number of read row buffer hits
num_read_cmds                  =       780363   # Number of READ/READP commands
num_writes_done                =       189781   # Number of read requests issued
num_write_row_hits             =       137362   # Number of write row buffer hits
num_act_cmds                   =       256660   # Number of ACT commands
num_pre_cmds                   =       256631   # Number of PRE commands
num_ondemand_pres              =       232540   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9325362   # Cyles of rank active rank.0
rank_active_cycles.1           =      9301454   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       674638   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       698546   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       918813   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11247   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8624   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2083   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          764   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1356   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1270   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1726   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2798   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20420   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          262   # Write cmd latency (cycles)
write_latency[40-59]           =          291   # Write cmd latency (cycles)
write_latency[60-79]           =          492   # Write cmd latency (cycles)
write_latency[80-99]           =         1148   # Write cmd latency (cycles)
write_latency[100-119]         =         2180   # Write cmd latency (cycles)
write_latency[120-139]         =         4021   # Write cmd latency (cycles)
write_latency[140-159]         =         5841   # Write cmd latency (cycles)
write_latency[160-179]         =         7351   # Write cmd latency (cycles)
write_latency[180-199]         =         8316   # Write cmd latency (cycles)
write_latency[200-]            =       159857   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       275423   # Read request latency (cycles)
read_latency[40-59]            =        90411   # Read request latency (cycles)
read_latency[60-79]            =       119224   # Read request latency (cycles)
read_latency[80-99]            =        56119   # Read request latency (cycles)
read_latency[100-119]          =        41363   # Read request latency (cycles)
read_latency[120-139]          =        32089   # Read request latency (cycles)
read_latency[140-159]          =        20450   # Read request latency (cycles)
read_latency[160-179]          =        15531   # Read request latency (cycles)
read_latency[180-199]          =        12242   # Read request latency (cycles)
read_latency[200-]             =       117511   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.47387e+08   # Write energy
read_energy                    =  3.14642e+09   # Read energy
act_energy                     =  7.02222e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.23826e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.35302e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81903e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80411e+09   # Active standby energy rank.1
average_read_latency           =      124.236   # Average read request latency (cycles)
average_interarrival           =      10.3074   # Average request interarrival latency (cycles)
total_energy                   =  1.77829e+10   # Total energy (pJ)
average_power                  =      1778.29   # Average power (mW)
average_bandwidth              =      8.27859   # Average bandwidth
