INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter10_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mac/Desktop/拟提交文件/序列上升沿检测并输出上升沿的个数/count/count.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
