// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module seq_align_multiple_seq_align (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        chunk1_address0,
        chunk1_ce0,
        chunk1_q0,
        ref1_address0,
        ref1_ce0,
        ref1_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] chunk1_address0;
output   chunk1_ce0;
input  [1:0] chunk1_q0;
output  [9:0] ref1_address0;
output   ref1_ce0;
input  [1:0] ref1_q0;
output  [8:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] ap_return;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state5;
reg   [15:0] dp_matrix_V_address0;
reg    dp_matrix_V_ce0;
reg    dp_matrix_V_we0;
reg   [8:0] dp_matrix_V_d0;
wire   [8:0] dp_matrix_V_q0;
reg    dp_matrix_V_ce1;
reg    dp_matrix_V_we1;
reg   [9:0] last_pe_score_V_address0;
reg    last_pe_score_V_ce0;
reg    last_pe_score_V_we0;
reg   [8:0] last_pe_score_V_d0;
reg    last_pe_score_V_ce1;
wire   [8:0] last_pe_score_V_q1;
reg   [9:0] last_pe_scoreIx_V_address0;
reg    last_pe_scoreIx_V_ce0;
reg    last_pe_scoreIx_V_we0;
reg   [9:0] last_pe_scoreIx_V_d0;
reg    last_pe_scoreIx_V_ce1;
wire   [9:0] last_pe_scoreIx_V_q1;
reg   [5:0] local_reference_V_address0;
reg    local_reference_V_ce0;
reg    local_reference_V_we0;
wire   [1:0] local_reference_V_q0;
reg    local_reference_V_ce1;
wire   [1:0] local_reference_V_q1;
reg   [5:0] local_reference_V_1_address0;
reg    local_reference_V_1_ce0;
reg    local_reference_V_1_we0;
wire   [1:0] local_reference_V_1_q0;
reg    local_reference_V_1_ce1;
wire   [1:0] local_reference_V_1_q1;
reg   [5:0] local_reference_V_2_address0;
reg    local_reference_V_2_ce0;
reg    local_reference_V_2_we0;
wire   [1:0] local_reference_V_2_q0;
reg    local_reference_V_2_ce1;
wire   [1:0] local_reference_V_2_q1;
reg   [5:0] local_reference_V_3_address0;
reg    local_reference_V_3_ce0;
reg    local_reference_V_3_we0;
wire   [1:0] local_reference_V_3_q0;
reg    local_reference_V_3_ce1;
wire   [1:0] local_reference_V_3_q1;
reg   [5:0] local_reference_V_4_address0;
reg    local_reference_V_4_ce0;
reg    local_reference_V_4_we0;
wire   [1:0] local_reference_V_4_q0;
reg    local_reference_V_4_ce1;
wire   [1:0] local_reference_V_4_q1;
reg   [5:0] local_reference_V_5_address0;
reg    local_reference_V_5_ce0;
reg    local_reference_V_5_we0;
wire   [1:0] local_reference_V_5_q0;
reg    local_reference_V_5_ce1;
wire   [1:0] local_reference_V_5_q1;
reg   [5:0] local_reference_V_6_address0;
reg    local_reference_V_6_ce0;
reg    local_reference_V_6_we0;
wire   [1:0] local_reference_V_6_q0;
reg    local_reference_V_6_ce1;
wire   [1:0] local_reference_V_6_q1;
reg   [5:0] local_reference_V_7_address0;
reg    local_reference_V_7_ce0;
reg    local_reference_V_7_we0;
wire   [1:0] local_reference_V_7_q0;
reg    local_reference_V_7_ce1;
wire   [1:0] local_reference_V_7_q1;
reg   [5:0] local_reference_V_8_address0;
reg    local_reference_V_8_ce0;
reg    local_reference_V_8_we0;
wire   [1:0] local_reference_V_8_q0;
reg    local_reference_V_8_ce1;
wire   [1:0] local_reference_V_8_q1;
reg   [5:0] local_reference_V_9_address0;
reg    local_reference_V_9_ce0;
reg    local_reference_V_9_we0;
wire   [1:0] local_reference_V_9_q0;
reg    local_reference_V_9_ce1;
wire   [1:0] local_reference_V_9_q1;
reg   [5:0] local_reference_V_10_address0;
reg    local_reference_V_10_ce0;
reg    local_reference_V_10_we0;
wire   [1:0] local_reference_V_10_q0;
reg    local_reference_V_10_ce1;
wire   [1:0] local_reference_V_10_q1;
reg   [5:0] local_reference_V_11_address0;
reg    local_reference_V_11_ce0;
reg    local_reference_V_11_we0;
wire   [1:0] local_reference_V_11_q0;
reg    local_reference_V_11_ce1;
wire   [1:0] local_reference_V_11_q1;
reg   [5:0] local_reference_V_12_address0;
reg    local_reference_V_12_ce0;
reg    local_reference_V_12_we0;
wire   [1:0] local_reference_V_12_q0;
reg    local_reference_V_12_ce1;
wire   [1:0] local_reference_V_12_q1;
reg   [5:0] local_reference_V_13_address0;
reg    local_reference_V_13_ce0;
reg    local_reference_V_13_we0;
wire   [1:0] local_reference_V_13_q0;
reg    local_reference_V_13_ce1;
wire   [1:0] local_reference_V_13_q1;
reg   [5:0] local_reference_V_14_address0;
reg    local_reference_V_14_ce0;
reg    local_reference_V_14_we0;
wire   [1:0] local_reference_V_14_q0;
reg    local_reference_V_14_ce1;
wire   [1:0] local_reference_V_14_q1;
reg   [5:0] local_reference_V_15_address0;
reg    local_reference_V_15_ce0;
reg    local_reference_V_15_we0;
wire   [1:0] local_reference_V_15_q0;
reg    local_reference_V_15_ce1;
wire   [1:0] local_reference_V_15_q1;
wire    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start;
wire    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done;
wire    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_idle;
wire    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_ready;
wire   [15:0] grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0;
wire   [8:0] grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_idle;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_ready;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62;
wire    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62_ap_vld;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_idle;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_ready;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61_ap_vld;
wire   [9:0] grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62;
wire    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62_ap_vld;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_idle;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_ready;
wire   [9:0] grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0;
wire   [8:0] grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0;
wire   [9:0] grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0;
wire   [9:0] grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_idle;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_ready;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_d0;
wire   [5:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0;
wire   [1:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_d0;
wire   [9:0] grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_address0;
wire    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_ce0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_idle;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_ready;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0;
wire   [5:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1;
wire   [15:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0;
wire   [8:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0;
wire   [15:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1;
wire   [8:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d1;
wire   [9:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0;
wire   [8:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0;
wire   [9:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1;
wire   [9:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0;
wire   [9:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0;
wire   [9:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address1;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1;
wire   [9:0] grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_address0;
wire    grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_ce0;
reg    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg;
reg    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg;
reg    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg;
reg    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg;
reg    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [8:0] ap_return_preg;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg = 1'b0;
#0 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg = 1'b0;
#0 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg = 1'b0;
#0 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg = 1'b0;
#0 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg = 1'b0;
#0 grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg = 1'b0;
#0 ap_return_preg = 9'd0;
end

seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W #(
    .DataWidth( 9 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
dp_matrix_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dp_matrix_V_address0),
    .ce0(dp_matrix_V_ce0),
    .we0(dp_matrix_V_we0),
    .d0(dp_matrix_V_d0),
    .q0(dp_matrix_V_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address1),
    .ce1(dp_matrix_V_ce1),
    .we1(dp_matrix_V_we1),
    .d1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d1)
);

seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W #(
    .DataWidth( 9 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
last_pe_score_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(last_pe_score_V_address0),
    .ce0(last_pe_score_V_ce0),
    .we0(last_pe_score_V_we0),
    .d0(last_pe_score_V_d0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address1),
    .ce1(last_pe_score_V_ce1),
    .q1(last_pe_score_V_q1)
);

seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
last_pe_scoreIx_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(last_pe_scoreIx_V_address0),
    .ce0(last_pe_scoreIx_V_ce0),
    .we0(last_pe_scoreIx_V_we0),
    .d0(last_pe_scoreIx_V_d0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address1),
    .ce1(last_pe_scoreIx_V_ce1),
    .q1(last_pe_scoreIx_V_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_address0),
    .ce0(local_reference_V_ce0),
    .we0(local_reference_V_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_d0),
    .q0(local_reference_V_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address1),
    .ce1(local_reference_V_ce1),
    .q1(local_reference_V_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_1_address0),
    .ce0(local_reference_V_1_ce0),
    .we0(local_reference_V_1_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_d0),
    .q0(local_reference_V_1_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address1),
    .ce1(local_reference_V_1_ce1),
    .q1(local_reference_V_1_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_2_address0),
    .ce0(local_reference_V_2_ce0),
    .we0(local_reference_V_2_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_d0),
    .q0(local_reference_V_2_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address1),
    .ce1(local_reference_V_2_ce1),
    .q1(local_reference_V_2_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_3_address0),
    .ce0(local_reference_V_3_ce0),
    .we0(local_reference_V_3_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_d0),
    .q0(local_reference_V_3_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address1),
    .ce1(local_reference_V_3_ce1),
    .q1(local_reference_V_3_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_4_address0),
    .ce0(local_reference_V_4_ce0),
    .we0(local_reference_V_4_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_d0),
    .q0(local_reference_V_4_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address1),
    .ce1(local_reference_V_4_ce1),
    .q1(local_reference_V_4_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_5_address0),
    .ce0(local_reference_V_5_ce0),
    .we0(local_reference_V_5_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_d0),
    .q0(local_reference_V_5_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address1),
    .ce1(local_reference_V_5_ce1),
    .q1(local_reference_V_5_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_6_address0),
    .ce0(local_reference_V_6_ce0),
    .we0(local_reference_V_6_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_d0),
    .q0(local_reference_V_6_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address1),
    .ce1(local_reference_V_6_ce1),
    .q1(local_reference_V_6_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_7_address0),
    .ce0(local_reference_V_7_ce0),
    .we0(local_reference_V_7_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_d0),
    .q0(local_reference_V_7_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address1),
    .ce1(local_reference_V_7_ce1),
    .q1(local_reference_V_7_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_8_address0),
    .ce0(local_reference_V_8_ce0),
    .we0(local_reference_V_8_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_d0),
    .q0(local_reference_V_8_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address1),
    .ce1(local_reference_V_8_ce1),
    .q1(local_reference_V_8_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_9_address0),
    .ce0(local_reference_V_9_ce0),
    .we0(local_reference_V_9_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_d0),
    .q0(local_reference_V_9_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address1),
    .ce1(local_reference_V_9_ce1),
    .q1(local_reference_V_9_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_10_address0),
    .ce0(local_reference_V_10_ce0),
    .we0(local_reference_V_10_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_d0),
    .q0(local_reference_V_10_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address1),
    .ce1(local_reference_V_10_ce1),
    .q1(local_reference_V_10_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_11_address0),
    .ce0(local_reference_V_11_ce0),
    .we0(local_reference_V_11_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_d0),
    .q0(local_reference_V_11_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address1),
    .ce1(local_reference_V_11_ce1),
    .q1(local_reference_V_11_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_12_address0),
    .ce0(local_reference_V_12_ce0),
    .we0(local_reference_V_12_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_d0),
    .q0(local_reference_V_12_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address1),
    .ce1(local_reference_V_12_ce1),
    .q1(local_reference_V_12_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_13_address0),
    .ce0(local_reference_V_13_ce0),
    .we0(local_reference_V_13_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_d0),
    .q0(local_reference_V_13_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address1),
    .ce1(local_reference_V_13_ce1),
    .q1(local_reference_V_13_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_14_address0),
    .ce0(local_reference_V_14_ce0),
    .we0(local_reference_V_14_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_d0),
    .q0(local_reference_V_14_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address1),
    .ce1(local_reference_V_14_ce1),
    .q1(local_reference_V_14_q1)
);

seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 2 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_reference_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_reference_V_15_address0),
    .ce0(local_reference_V_15_ce0),
    .we0(local_reference_V_15_we0),
    .d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_d0),
    .q0(local_reference_V_15_q0),
    .address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address1),
    .ce1(local_reference_V_15_ce1),
    .q1(local_reference_V_15_q1)
);

seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start),
    .ap_done(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done),
    .ap_idle(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_idle),
    .ap_ready(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_ready),
    .dp_matrix_V_address0(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0),
    .dp_matrix_V_ce0(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0),
    .dp_matrix_V_we0(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0),
    .dp_matrix_V_d0(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0)
);

seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start),
    .ap_done(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done),
    .ap_idle(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_idle),
    .ap_ready(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_ready),
    .p_out(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out),
    .p_out_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out_ap_vld),
    .p_out1(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1),
    .p_out1_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1_ap_vld),
    .p_out2(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2),
    .p_out2_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2_ap_vld),
    .p_out3(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3),
    .p_out3_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3_ap_vld),
    .p_out4(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4),
    .p_out4_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4_ap_vld),
    .p_out5(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5),
    .p_out5_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5_ap_vld),
    .p_out6(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6),
    .p_out6_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6_ap_vld),
    .p_out7(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7),
    .p_out7_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7_ap_vld),
    .p_out8(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8),
    .p_out8_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8_ap_vld),
    .p_out9(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9),
    .p_out9_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9_ap_vld),
    .p_out10(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10),
    .p_out10_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10_ap_vld),
    .p_out11(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11),
    .p_out11_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11_ap_vld),
    .p_out12(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12),
    .p_out12_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12_ap_vld),
    .p_out13(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13),
    .p_out13_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13_ap_vld),
    .p_out14(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14),
    .p_out14_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14_ap_vld),
    .p_out15(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15),
    .p_out15_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15_ap_vld),
    .p_out16(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16),
    .p_out16_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16_ap_vld),
    .p_out17(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17),
    .p_out17_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17_ap_vld),
    .p_out18(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18),
    .p_out18_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18_ap_vld),
    .p_out19(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19),
    .p_out19_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19_ap_vld),
    .p_out20(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20),
    .p_out20_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20_ap_vld),
    .p_out21(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21),
    .p_out21_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21_ap_vld),
    .p_out22(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22),
    .p_out22_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22_ap_vld),
    .p_out23(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23),
    .p_out23_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23_ap_vld),
    .p_out24(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24),
    .p_out24_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24_ap_vld),
    .p_out25(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25),
    .p_out25_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25_ap_vld),
    .p_out26(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26),
    .p_out26_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26_ap_vld),
    .p_out27(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27),
    .p_out27_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27_ap_vld),
    .p_out28(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28),
    .p_out28_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28_ap_vld),
    .p_out29(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29),
    .p_out29_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29_ap_vld),
    .p_out30(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30),
    .p_out30_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30_ap_vld),
    .p_out31(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31),
    .p_out31_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31_ap_vld),
    .p_out32(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32),
    .p_out32_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32_ap_vld),
    .p_out33(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33),
    .p_out33_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33_ap_vld),
    .p_out34(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34),
    .p_out34_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34_ap_vld),
    .p_out35(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35),
    .p_out35_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35_ap_vld),
    .p_out36(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36),
    .p_out36_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36_ap_vld),
    .p_out37(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37),
    .p_out37_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37_ap_vld),
    .p_out38(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38),
    .p_out38_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38_ap_vld),
    .p_out39(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39),
    .p_out39_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39_ap_vld),
    .p_out40(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40),
    .p_out40_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40_ap_vld),
    .p_out41(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41),
    .p_out41_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41_ap_vld),
    .p_out42(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42),
    .p_out42_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42_ap_vld),
    .p_out43(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43),
    .p_out43_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43_ap_vld),
    .p_out44(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44),
    .p_out44_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44_ap_vld),
    .p_out45(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45),
    .p_out45_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45_ap_vld),
    .p_out46(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46),
    .p_out46_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46_ap_vld),
    .p_out47(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47),
    .p_out47_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47_ap_vld),
    .p_out48(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48),
    .p_out48_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48_ap_vld),
    .p_out49(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49),
    .p_out49_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49_ap_vld),
    .p_out50(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50),
    .p_out50_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50_ap_vld),
    .p_out51(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51),
    .p_out51_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51_ap_vld),
    .p_out52(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52),
    .p_out52_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52_ap_vld),
    .p_out53(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53),
    .p_out53_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53_ap_vld),
    .p_out54(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54),
    .p_out54_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54_ap_vld),
    .p_out55(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55),
    .p_out55_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55_ap_vld),
    .p_out56(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56),
    .p_out56_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56_ap_vld),
    .p_out57(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57),
    .p_out57_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57_ap_vld),
    .p_out58(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58),
    .p_out58_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58_ap_vld),
    .p_out59(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59),
    .p_out59_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59_ap_vld),
    .p_out60(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60),
    .p_out60_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60_ap_vld),
    .p_out61(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61),
    .p_out61_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61_ap_vld),
    .p_out62(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62),
    .p_out62_ap_vld(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62_ap_vld)
);

seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start),
    .ap_done(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done),
    .ap_idle(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_idle),
    .ap_ready(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_ready),
    .p_out(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out),
    .p_out_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out_ap_vld),
    .p_out1(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1),
    .p_out1_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1_ap_vld),
    .p_out2(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2),
    .p_out2_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2_ap_vld),
    .p_out3(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3),
    .p_out3_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3_ap_vld),
    .p_out4(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4),
    .p_out4_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4_ap_vld),
    .p_out5(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5),
    .p_out5_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5_ap_vld),
    .p_out6(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6),
    .p_out6_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6_ap_vld),
    .p_out7(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7),
    .p_out7_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7_ap_vld),
    .p_out8(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8),
    .p_out8_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8_ap_vld),
    .p_out9(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9),
    .p_out9_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9_ap_vld),
    .p_out10(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10),
    .p_out10_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10_ap_vld),
    .p_out11(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11),
    .p_out11_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11_ap_vld),
    .p_out12(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12),
    .p_out12_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12_ap_vld),
    .p_out13(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13),
    .p_out13_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13_ap_vld),
    .p_out14(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14),
    .p_out14_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14_ap_vld),
    .p_out15(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15),
    .p_out15_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15_ap_vld),
    .p_out16(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16),
    .p_out16_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16_ap_vld),
    .p_out17(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17),
    .p_out17_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17_ap_vld),
    .p_out18(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18),
    .p_out18_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18_ap_vld),
    .p_out19(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19),
    .p_out19_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19_ap_vld),
    .p_out20(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20),
    .p_out20_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20_ap_vld),
    .p_out21(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21),
    .p_out21_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21_ap_vld),
    .p_out22(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22),
    .p_out22_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22_ap_vld),
    .p_out23(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23),
    .p_out23_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23_ap_vld),
    .p_out24(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24),
    .p_out24_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24_ap_vld),
    .p_out25(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25),
    .p_out25_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25_ap_vld),
    .p_out26(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26),
    .p_out26_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26_ap_vld),
    .p_out27(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27),
    .p_out27_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27_ap_vld),
    .p_out28(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28),
    .p_out28_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28_ap_vld),
    .p_out29(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29),
    .p_out29_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29_ap_vld),
    .p_out30(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30),
    .p_out30_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30_ap_vld),
    .p_out31(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31),
    .p_out31_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31_ap_vld),
    .p_out32(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32),
    .p_out32_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32_ap_vld),
    .p_out33(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33),
    .p_out33_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33_ap_vld),
    .p_out34(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34),
    .p_out34_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34_ap_vld),
    .p_out35(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35),
    .p_out35_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35_ap_vld),
    .p_out36(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36),
    .p_out36_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36_ap_vld),
    .p_out37(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37),
    .p_out37_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37_ap_vld),
    .p_out38(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38),
    .p_out38_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38_ap_vld),
    .p_out39(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39),
    .p_out39_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39_ap_vld),
    .p_out40(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40),
    .p_out40_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40_ap_vld),
    .p_out41(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41),
    .p_out41_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41_ap_vld),
    .p_out42(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42),
    .p_out42_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42_ap_vld),
    .p_out43(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43),
    .p_out43_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43_ap_vld),
    .p_out44(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44),
    .p_out44_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44_ap_vld),
    .p_out45(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45),
    .p_out45_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45_ap_vld),
    .p_out46(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46),
    .p_out46_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46_ap_vld),
    .p_out47(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47),
    .p_out47_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47_ap_vld),
    .p_out48(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48),
    .p_out48_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48_ap_vld),
    .p_out49(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49),
    .p_out49_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49_ap_vld),
    .p_out50(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50),
    .p_out50_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50_ap_vld),
    .p_out51(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51),
    .p_out51_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51_ap_vld),
    .p_out52(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52),
    .p_out52_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52_ap_vld),
    .p_out53(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53),
    .p_out53_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53_ap_vld),
    .p_out54(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54),
    .p_out54_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54_ap_vld),
    .p_out55(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55),
    .p_out55_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55_ap_vld),
    .p_out56(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56),
    .p_out56_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56_ap_vld),
    .p_out57(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57),
    .p_out57_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57_ap_vld),
    .p_out58(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58),
    .p_out58_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58_ap_vld),
    .p_out59(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59),
    .p_out59_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59_ap_vld),
    .p_out60(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60),
    .p_out60_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60_ap_vld),
    .p_out61(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61),
    .p_out61_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61_ap_vld),
    .p_out62(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62),
    .p_out62_ap_vld(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62_ap_vld)
);

seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_100_5 grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start),
    .ap_done(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done),
    .ap_idle(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_idle),
    .ap_ready(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_ready),
    .last_pe_score_V_address0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0),
    .last_pe_score_V_ce0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0),
    .last_pe_score_V_we0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0),
    .last_pe_score_V_d0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0),
    .last_pe_scoreIx_V_address0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0),
    .last_pe_scoreIx_V_ce0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0),
    .last_pe_scoreIx_V_we0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0),
    .last_pe_scoreIx_V_d0(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0)
);

seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_117_6 grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start),
    .ap_done(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done),
    .ap_idle(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_idle),
    .ap_ready(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_ready),
    .local_reference_V_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0),
    .local_reference_V_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0),
    .local_reference_V_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0),
    .local_reference_V_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_d0),
    .local_reference_V_1_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0),
    .local_reference_V_1_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0),
    .local_reference_V_1_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0),
    .local_reference_V_1_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_d0),
    .local_reference_V_2_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0),
    .local_reference_V_2_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0),
    .local_reference_V_2_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0),
    .local_reference_V_2_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_d0),
    .local_reference_V_3_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0),
    .local_reference_V_3_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0),
    .local_reference_V_3_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0),
    .local_reference_V_3_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_d0),
    .local_reference_V_4_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0),
    .local_reference_V_4_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0),
    .local_reference_V_4_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0),
    .local_reference_V_4_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_d0),
    .local_reference_V_5_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0),
    .local_reference_V_5_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0),
    .local_reference_V_5_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0),
    .local_reference_V_5_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_d0),
    .local_reference_V_6_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0),
    .local_reference_V_6_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0),
    .local_reference_V_6_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0),
    .local_reference_V_6_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_d0),
    .local_reference_V_7_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0),
    .local_reference_V_7_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0),
    .local_reference_V_7_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0),
    .local_reference_V_7_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_d0),
    .local_reference_V_8_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0),
    .local_reference_V_8_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0),
    .local_reference_V_8_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0),
    .local_reference_V_8_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_d0),
    .local_reference_V_9_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0),
    .local_reference_V_9_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0),
    .local_reference_V_9_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0),
    .local_reference_V_9_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_d0),
    .local_reference_V_10_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0),
    .local_reference_V_10_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0),
    .local_reference_V_10_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0),
    .local_reference_V_10_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_d0),
    .local_reference_V_11_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0),
    .local_reference_V_11_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0),
    .local_reference_V_11_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0),
    .local_reference_V_11_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_d0),
    .local_reference_V_12_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0),
    .local_reference_V_12_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0),
    .local_reference_V_12_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0),
    .local_reference_V_12_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_d0),
    .local_reference_V_13_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0),
    .local_reference_V_13_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0),
    .local_reference_V_13_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0),
    .local_reference_V_13_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_d0),
    .local_reference_V_14_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0),
    .local_reference_V_14_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0),
    .local_reference_V_14_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0),
    .local_reference_V_14_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_d0),
    .local_reference_V_15_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0),
    .local_reference_V_15_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0),
    .local_reference_V_15_we0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0),
    .local_reference_V_15_d0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_d0),
    .ref1_address0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_address0),
    .ref1_ce0(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_ce0),
    .ref1_q0(ref1_q0)
);

seq_align_multiple_seq_align_Pipeline_kernel_kernel1 grp_seq_align_Pipeline_kernel_kernel1_fu_809(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start),
    .ap_done(grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done),
    .ap_idle(grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_idle),
    .ap_ready(grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_ready),
    .p_reload543(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62),
    .p_reload542(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61),
    .p_reload541(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60),
    .p_reload540(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59),
    .p_reload539(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58),
    .p_reload538(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57),
    .p_reload537(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56),
    .p_reload536(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55),
    .p_reload535(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54),
    .p_reload534(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53),
    .p_reload533(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52),
    .p_reload532(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51),
    .p_reload531(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50),
    .p_reload530(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49),
    .p_reload529(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48),
    .p_reload528(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47),
    .p_reload527(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46),
    .p_reload526(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45),
    .p_reload525(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44),
    .p_reload524(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43),
    .p_reload523(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42),
    .p_reload522(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41),
    .p_reload521(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40),
    .p_reload520(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39),
    .p_reload519(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38),
    .p_reload518(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37),
    .p_reload517(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36),
    .p_reload516(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35),
    .p_reload515(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34),
    .p_reload514(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33),
    .p_reload513(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32),
    .p_reload481(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out),
    .p_reload512(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31),
    .p_reload511(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30),
    .p_reload510(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29),
    .p_reload509(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28),
    .p_reload508(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27),
    .p_reload507(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26),
    .p_reload506(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25),
    .p_reload505(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24),
    .p_reload504(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23),
    .p_reload503(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22),
    .p_reload502(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21),
    .p_reload501(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20),
    .p_reload500(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19),
    .p_reload499(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18),
    .p_reload498(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17),
    .p_reload497(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16),
    .p_reload496(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15),
    .p_reload495(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14),
    .p_reload494(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13),
    .p_reload493(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12),
    .p_reload492(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11),
    .p_reload491(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10),
    .p_reload490(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9),
    .p_reload489(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8),
    .p_reload488(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7),
    .p_reload487(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6),
    .p_reload486(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5),
    .p_reload485(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4),
    .p_reload484(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3),
    .p_reload483(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2),
    .p_reload482(grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1),
    .p_reload(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out),
    .p_reload385(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31),
    .p_reload384(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30),
    .p_reload383(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29),
    .p_reload382(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28),
    .p_reload381(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27),
    .p_reload380(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26),
    .p_reload379(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25),
    .p_reload378(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24),
    .p_reload377(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23),
    .p_reload376(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22),
    .p_reload375(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21),
    .p_reload374(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20),
    .p_reload373(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19),
    .p_reload372(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18),
    .p_reload371(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17),
    .p_reload370(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16),
    .p_reload369(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15),
    .p_reload368(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14),
    .p_reload367(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13),
    .p_reload366(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12),
    .p_reload365(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11),
    .p_reload364(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10),
    .p_reload363(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9),
    .p_reload362(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8),
    .p_reload361(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7),
    .p_reload360(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6),
    .p_reload359(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5),
    .p_reload358(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4),
    .p_reload357(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3),
    .p_reload356(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2),
    .p_reload355(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1),
    .p_reload416(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62),
    .p_reload415(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61),
    .p_reload414(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60),
    .p_reload413(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59),
    .p_reload412(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58),
    .p_reload411(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57),
    .p_reload410(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56),
    .p_reload409(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55),
    .p_reload408(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54),
    .p_reload407(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53),
    .p_reload406(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52),
    .p_reload405(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51),
    .p_reload404(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50),
    .p_reload403(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49),
    .p_reload402(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48),
    .p_reload401(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47),
    .p_reload400(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46),
    .p_reload399(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45),
    .p_reload398(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44),
    .p_reload397(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43),
    .p_reload396(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42),
    .p_reload395(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41),
    .p_reload394(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40),
    .p_reload393(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39),
    .p_reload392(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38),
    .p_reload391(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37),
    .p_reload390(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36),
    .p_reload389(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35),
    .p_reload388(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34),
    .p_reload387(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33),
    .p_reload386(grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32),
    .local_reference_V_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0),
    .local_reference_V_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0),
    .local_reference_V_q0(local_reference_V_q0),
    .local_reference_V_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address1),
    .local_reference_V_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1),
    .local_reference_V_q1(local_reference_V_q1),
    .local_reference_V_1_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0),
    .local_reference_V_1_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0),
    .local_reference_V_1_q0(local_reference_V_1_q0),
    .local_reference_V_1_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address1),
    .local_reference_V_1_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1),
    .local_reference_V_1_q1(local_reference_V_1_q1),
    .local_reference_V_2_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0),
    .local_reference_V_2_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0),
    .local_reference_V_2_q0(local_reference_V_2_q0),
    .local_reference_V_2_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address1),
    .local_reference_V_2_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1),
    .local_reference_V_2_q1(local_reference_V_2_q1),
    .local_reference_V_3_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0),
    .local_reference_V_3_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0),
    .local_reference_V_3_q0(local_reference_V_3_q0),
    .local_reference_V_3_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address1),
    .local_reference_V_3_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1),
    .local_reference_V_3_q1(local_reference_V_3_q1),
    .local_reference_V_4_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0),
    .local_reference_V_4_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0),
    .local_reference_V_4_q0(local_reference_V_4_q0),
    .local_reference_V_4_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address1),
    .local_reference_V_4_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1),
    .local_reference_V_4_q1(local_reference_V_4_q1),
    .local_reference_V_5_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0),
    .local_reference_V_5_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0),
    .local_reference_V_5_q0(local_reference_V_5_q0),
    .local_reference_V_5_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address1),
    .local_reference_V_5_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1),
    .local_reference_V_5_q1(local_reference_V_5_q1),
    .local_reference_V_6_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0),
    .local_reference_V_6_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0),
    .local_reference_V_6_q0(local_reference_V_6_q0),
    .local_reference_V_6_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address1),
    .local_reference_V_6_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1),
    .local_reference_V_6_q1(local_reference_V_6_q1),
    .local_reference_V_7_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0),
    .local_reference_V_7_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0),
    .local_reference_V_7_q0(local_reference_V_7_q0),
    .local_reference_V_7_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address1),
    .local_reference_V_7_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1),
    .local_reference_V_7_q1(local_reference_V_7_q1),
    .local_reference_V_8_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0),
    .local_reference_V_8_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0),
    .local_reference_V_8_q0(local_reference_V_8_q0),
    .local_reference_V_8_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address1),
    .local_reference_V_8_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1),
    .local_reference_V_8_q1(local_reference_V_8_q1),
    .local_reference_V_9_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0),
    .local_reference_V_9_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0),
    .local_reference_V_9_q0(local_reference_V_9_q0),
    .local_reference_V_9_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address1),
    .local_reference_V_9_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1),
    .local_reference_V_9_q1(local_reference_V_9_q1),
    .local_reference_V_10_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0),
    .local_reference_V_10_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0),
    .local_reference_V_10_q0(local_reference_V_10_q0),
    .local_reference_V_10_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address1),
    .local_reference_V_10_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1),
    .local_reference_V_10_q1(local_reference_V_10_q1),
    .local_reference_V_11_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0),
    .local_reference_V_11_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0),
    .local_reference_V_11_q0(local_reference_V_11_q0),
    .local_reference_V_11_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address1),
    .local_reference_V_11_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1),
    .local_reference_V_11_q1(local_reference_V_11_q1),
    .local_reference_V_12_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0),
    .local_reference_V_12_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0),
    .local_reference_V_12_q0(local_reference_V_12_q0),
    .local_reference_V_12_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address1),
    .local_reference_V_12_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1),
    .local_reference_V_12_q1(local_reference_V_12_q1),
    .local_reference_V_13_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0),
    .local_reference_V_13_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0),
    .local_reference_V_13_q0(local_reference_V_13_q0),
    .local_reference_V_13_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address1),
    .local_reference_V_13_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1),
    .local_reference_V_13_q1(local_reference_V_13_q1),
    .local_reference_V_14_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0),
    .local_reference_V_14_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0),
    .local_reference_V_14_q0(local_reference_V_14_q0),
    .local_reference_V_14_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address1),
    .local_reference_V_14_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1),
    .local_reference_V_14_q1(local_reference_V_14_q1),
    .local_reference_V_15_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0),
    .local_reference_V_15_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0),
    .local_reference_V_15_q0(local_reference_V_15_q0),
    .local_reference_V_15_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address1),
    .local_reference_V_15_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1),
    .local_reference_V_15_q1(local_reference_V_15_q1),
    .dp_matrix_V_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0),
    .dp_matrix_V_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0),
    .dp_matrix_V_we0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0),
    .dp_matrix_V_d0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0),
    .dp_matrix_V_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address1),
    .dp_matrix_V_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1),
    .dp_matrix_V_we1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1),
    .dp_matrix_V_d1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d1),
    .last_pe_score_V_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0),
    .last_pe_score_V_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0),
    .last_pe_score_V_we0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0),
    .last_pe_score_V_d0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0),
    .last_pe_score_V_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address1),
    .last_pe_score_V_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1),
    .last_pe_score_V_q1(last_pe_score_V_q1),
    .last_pe_scoreIx_V_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0),
    .last_pe_scoreIx_V_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0),
    .last_pe_scoreIx_V_we0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0),
    .last_pe_scoreIx_V_d0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0),
    .last_pe_scoreIx_V_address1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address1),
    .last_pe_scoreIx_V_ce1(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1),
    .last_pe_scoreIx_V_q1(last_pe_scoreIx_V_q1),
    .chunk1_address0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_address0),
    .chunk1_ce0(grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_ce0),
    .chunk1_q0(chunk1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 9'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_return_preg <= dp_matrix_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_ready == 1'b1)) begin
            grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_ready == 1'b1)) begin
            grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_ready == 1'b1)) begin
            grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_ready == 1'b1)) begin
            grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_ready == 1'b1)) begin
            grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_ready == 1'b1)) begin
            grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_return = dp_matrix_V_q0;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dp_matrix_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dp_matrix_V_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dp_matrix_V_address0 = grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0;
    end else begin
        dp_matrix_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dp_matrix_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dp_matrix_V_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dp_matrix_V_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0;
    end else begin
        dp_matrix_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dp_matrix_V_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1;
    end else begin
        dp_matrix_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dp_matrix_V_d0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dp_matrix_V_d0 = grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0;
    end else begin
        dp_matrix_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dp_matrix_V_we0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dp_matrix_V_we0 = grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0;
    end else begin
        dp_matrix_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dp_matrix_V_we1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1;
    end else begin
        dp_matrix_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_scoreIx_V_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_scoreIx_V_address0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0;
    end else begin
        last_pe_scoreIx_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_scoreIx_V_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_scoreIx_V_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0;
    end else begin
        last_pe_scoreIx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_scoreIx_V_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1;
    end else begin
        last_pe_scoreIx_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_scoreIx_V_d0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_scoreIx_V_d0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0;
    end else begin
        last_pe_scoreIx_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_scoreIx_V_we0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_scoreIx_V_we0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0;
    end else begin
        last_pe_scoreIx_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_score_V_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_score_V_address0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0;
    end else begin
        last_pe_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_score_V_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_score_V_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0;
    end else begin
        last_pe_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_score_V_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1;
    end else begin
        last_pe_score_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_score_V_d0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_score_V_d0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0;
    end else begin
        last_pe_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_pe_score_V_we0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        last_pe_score_V_we0 = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0;
    end else begin
        last_pe_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_10_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_10_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0;
    end else begin
        local_reference_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_10_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_10_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0;
    end else begin
        local_reference_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_10_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1;
    end else begin
        local_reference_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_10_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0;
    end else begin
        local_reference_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_11_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_11_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0;
    end else begin
        local_reference_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_11_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_11_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0;
    end else begin
        local_reference_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_11_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1;
    end else begin
        local_reference_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_11_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0;
    end else begin
        local_reference_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_12_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_12_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0;
    end else begin
        local_reference_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_12_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_12_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0;
    end else begin
        local_reference_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_12_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1;
    end else begin
        local_reference_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_12_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0;
    end else begin
        local_reference_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_13_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_13_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0;
    end else begin
        local_reference_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_13_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_13_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0;
    end else begin
        local_reference_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_13_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1;
    end else begin
        local_reference_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_13_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0;
    end else begin
        local_reference_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_14_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_14_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0;
    end else begin
        local_reference_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_14_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_14_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0;
    end else begin
        local_reference_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_14_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1;
    end else begin
        local_reference_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_14_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0;
    end else begin
        local_reference_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_15_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_15_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0;
    end else begin
        local_reference_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_15_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_15_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0;
    end else begin
        local_reference_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_15_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1;
    end else begin
        local_reference_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_15_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0;
    end else begin
        local_reference_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_1_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_1_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0;
    end else begin
        local_reference_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_1_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_1_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0;
    end else begin
        local_reference_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_1_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1;
    end else begin
        local_reference_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_1_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0;
    end else begin
        local_reference_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_2_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_2_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0;
    end else begin
        local_reference_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_2_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_2_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0;
    end else begin
        local_reference_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_2_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1;
    end else begin
        local_reference_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_2_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0;
    end else begin
        local_reference_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_3_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_3_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0;
    end else begin
        local_reference_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_3_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_3_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0;
    end else begin
        local_reference_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_3_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1;
    end else begin
        local_reference_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_3_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0;
    end else begin
        local_reference_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_4_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_4_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0;
    end else begin
        local_reference_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_4_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_4_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0;
    end else begin
        local_reference_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_4_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1;
    end else begin
        local_reference_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_4_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0;
    end else begin
        local_reference_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_5_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_5_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0;
    end else begin
        local_reference_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_5_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_5_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0;
    end else begin
        local_reference_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_5_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1;
    end else begin
        local_reference_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_5_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0;
    end else begin
        local_reference_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_6_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_6_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0;
    end else begin
        local_reference_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_6_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_6_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0;
    end else begin
        local_reference_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_6_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1;
    end else begin
        local_reference_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_6_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0;
    end else begin
        local_reference_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_7_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_7_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0;
    end else begin
        local_reference_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_7_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_7_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0;
    end else begin
        local_reference_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_7_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1;
    end else begin
        local_reference_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_7_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0;
    end else begin
        local_reference_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_8_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_8_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0;
    end else begin
        local_reference_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_8_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_8_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0;
    end else begin
        local_reference_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_8_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1;
    end else begin
        local_reference_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_8_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0;
    end else begin
        local_reference_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_9_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_9_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0;
    end else begin
        local_reference_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_9_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_9_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0;
    end else begin
        local_reference_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_9_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1;
    end else begin
        local_reference_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_9_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0;
    end else begin
        local_reference_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0;
    end else begin
        local_reference_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0;
    end else begin
        local_reference_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_reference_V_ce1 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1;
    end else begin
        local_reference_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        local_reference_V_we0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0;
    end else begin
        local_reference_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done == 1'b0) | (grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done == 1'b0) | (grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done == 1'b0) | (grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done == 1'b0) | (grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done == 1'b0));
end

assign chunk1_address0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_address0;

assign chunk1_ce0 = grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_ce0;

assign grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start = grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg;

assign grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg;

assign grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start = grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg;

assign grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start = grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg;

assign grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start = grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg;

assign grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start = grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg;

assign ref1_address0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_address0;

assign ref1_ce0 = grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_ce0;

endmodule //seq_align_multiple_seq_align
