Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 11 14:56:48 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.989        0.000                      0                 1383        0.130        0.000                      0                 1383        3.020        0.000                       0                   387  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.989        0.000                      0                 1383        0.130        0.000                      0                 1383        3.020        0.000                       0                   387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.780ns (46.420%)  route 3.209ns (53.580%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.739 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.739    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.962 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.962    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[16]
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[16]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 2.714ns (45.823%)  route 3.209ns (54.177%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.739 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.739    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.896 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[17]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.896    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[17]
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y39         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.046     8.935    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[17]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.873ns (48.619%)  route 3.036ns (51.381%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/Q
                         net (fo=6, routed)           1.554     2.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2_0[3]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.152     3.135 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9/O
                         net (fo=2, routed)           0.668     3.802    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.326     4.128 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13/O
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.678    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.012 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.815     5.827    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_3_fu_713_p2[13]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.303     6.130 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5/O
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.663 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.663    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.882 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.882    bd_0_i/hls_inst/U0/add_ln93_4_fu_722_p2[16]
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.109     8.998    bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[16]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 2.647ns (45.203%)  route 3.209ns (54.797%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.829 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.829    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[15]
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[15]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.811ns (48.075%)  route 3.036ns (51.925%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/Q
                         net (fo=6, routed)           1.554     2.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2_0[3]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.152     3.135 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9/O
                         net (fo=2, routed)           0.668     3.802    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.326     4.128 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13/O
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.678    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.012 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.815     5.827    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_3_fu_713_p2[13]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.303     6.130 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5/O
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.663 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.663    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.820 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[17]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.820    bd_0_i/hls_inst/U0/add_ln93_4_fu_722_p2[17]
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y30         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.094     8.983    bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[17]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.376ns (35.618%)  route 2.487ns (64.382%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, routed)           1.901     3.392    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.516 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.914 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[0]
                         net (fo=1, routed)           0.586     4.836    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0_n_7
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.876     7.013    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.587ns (44.636%)  route 3.209ns (55.364%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963_reg[5]/Q
                         net (fo=5, routed)           1.743     3.234    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14_0[5]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.153     3.387 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16/O
                         net (fo=2, routed)           0.822     4.209    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_16_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.331     4.540 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20/O
                         net (fo=1, routed)           0.000     4.540    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[11]_i_20_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.916 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.916    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[11]_i_15_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.239 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_14/O[1]
                         net (fo=1, routed)           0.643     5.883    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_6_fu_728_p2[9]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.306     6.189 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5/O
                         net (fo=1, routed)           0.000     6.189    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121[15]_i_5_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.769 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_9_reg_1121_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/U0/add_ln93_9_fu_746_p2[14]
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.062     8.951    bd_0_i/hls_inst/U0/add_ln93_9_reg_1121_reg[14]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.279ns (33.278%)  route 2.564ns (66.722%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, routed)           1.901     3.392    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.516 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.914 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.153 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/O[2]
                         net (fo=1, routed)           0.663     4.816    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_5
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.879     7.010    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 2.764ns (47.654%)  route 3.036ns (52.346%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[3]/Q
                         net (fo=6, routed)           1.554     2.983    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2_0[3]
    SLICE_X11Y30         LUT3 (Prop_lut3_I0_O)        0.152     3.135 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9/O
                         net (fo=2, routed)           0.668     3.802    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_9_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.326     4.128 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13/O
                         net (fo=1, routed)           0.000     4.128    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[11]_i_13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.678 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.678    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[11]_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.012 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.815     5.827    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_3_fu_713_p2[13]
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.303     6.130 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5/O
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116[15]_i_5_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.773 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/add_ln93_4_reg_1116_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.773    bd_0_i/hls_inst/U0/add_ln93_4_fu_722_p2[15]
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X10Y29         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)        0.109     8.998    bd_0_i/hls_inst/U0/add_ln93_4_reg_1116_reg[15]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.353ns (35.722%)  route 2.435ns (64.278%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[1]/Q
                         net (fo=5, routed)           1.901     3.392    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0[1]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124     3.516 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_8__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.914 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_3__0_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.227 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0/O[3]
                         net (fo=1, routed)           0.533     4.761    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_4
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     8.924    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.883     7.006    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          7.006    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.083%)  route 0.194ns (57.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y26         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942_reg[7]/Q
                         net (fo=2, routed)           0.194     0.745    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942[7]
    SLICE_X16Y24         SRL16E                                       r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X16Y24         SRL16E                                       r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X16Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[3]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1[3]
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.064     0.496    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[1]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1[1]
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.060     0.492    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1_reg[2]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1[2]
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y30          FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.053     0.485    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_return_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X13Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_return_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_return_reg[2]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_return[2]
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[2]_i_2/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[2]_i_2_n_0
    SLICE_X12Y25         MUXF7 (Prop_muxf7_I0_O)      0.062     0.712 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.712    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X12Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg/Q
                         net (fo=4, routed)           0.084     0.635    bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.680 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     0.680    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_task_ap_done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_task_ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/ap_done_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.072%)  route 0.087ns (31.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg/Q
                         net (fo=4, routed)           0.087     0.638    bd_0_i/hls_inst/U0/CTRL_s_axi_U/auto_restart_status_reg_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_done_reg_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/CTRL_s_axi_U_n_75
    SLICE_X15Y25         FDRE                                         r  bd_0_i/hls_inst/U0/ap_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y25         FDRE                                         r  bd_0_i/hls_inst/U0/ap_done_reg_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/ap_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y28         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1[0]
    SLICE_X33Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y28         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1_reg[1]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1[1]
    SLICE_X33Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y29         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.604%)  route 0.117ns (45.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y26         FDRE                                         r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/data_in_3_read_reg_1059_reg[2]/Q
                         net (fo=5, routed)           0.117     0.668    bd_0_i/hls_inst/U0/tmp_8_fu_672_p3[9]
    SLICE_X17Y26         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y26         FDRE                                         r  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y12   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y13   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y15   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y16   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y10   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y11   bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y5    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y6    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y8    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y9    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y24  bd_0_i/hls_inst/U0/p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_reg[4]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y27         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y27         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=6, unset)            0.973     2.464    s_axi_CTRL_arready
                                                                      r  s_axi_CTRL_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]/Q
                         net (fo=1, unset)            0.973     2.464    s_axi_CTRL_rdata[1]
                                                                      r  s_axi_CTRL_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X12Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[2]/Q
                         net (fo=0)                   0.973     2.464    s_axi_CTRL_rdata[2]
                                                                      r  s_axi_CTRL_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[7]/Q
                         net (fo=0)                   0.973     2.464    s_axi_CTRL_rdata[7]
                                                                      r  s_axi_CTRL_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y28         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[9]/Q
                         net (fo=1, unset)            0.973     2.464    s_axi_CTRL_rdata[9]
                                                                      r  s_axi_CTRL_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.478ns (32.943%)  route 0.973ns (67.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y27         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.973     2.424    s_axi_CTRL_rvalid
                                                                      r  s_axi_CTRL_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X13Y23         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.973     2.402    s_axi_CTRL_awready
                                                                      r  s_axi_CTRL_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X13Y24         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.402    s_axi_CTRL_bvalid
                                                                      r  s_axi_CTRL_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[0]/Q
                         net (fo=1, unset)            0.973     2.402    s_axi_CTRL_rdata[0]
                                                                      r  s_axi_CTRL_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[12]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[12]
                                                                      r  s_axi_CTRL_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[14]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[14]
                                                                      r  s_axi_CTRL_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[16]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[16]
                                                                      r  s_axi_CTRL_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[18]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[18]
                                                                      r  s_axi_CTRL_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[8]/Q
                         net (fo=0)                   0.410     0.948    s_axi_CTRL_rdata[8]
                                                                      r  s_axi_CTRL_rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X13Y23         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.410     0.961    s_axi_CTRL_awready
                                                                      r  s_axi_CTRL_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X13Y24         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.410     0.961    s_axi_CTRL_bvalid
                                                                      r  s_axi_CTRL_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y27         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    s_axi_CTRL_rdata[0]
                                                                      r  s_axi_CTRL_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[10]
                                                                      r  s_axi_CTRL_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s_axi_CTRL_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.410     0.410    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[11]
                                                                      r  s_axi_CTRL_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.679ns  (logic 0.372ns (10.112%)  route 3.307ns (89.888%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=4, routed)           0.805     1.902    bd_0_i/hls_inst/U0/CTRL_s_axi_U/p_22_in
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.026 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           1.058     3.084    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start1
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.208 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.471     3.679    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_auto_restart_reg/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.372ns (11.957%)  route 2.739ns (88.043%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=4, routed)           1.153     2.250    bd_0_i/hls_inst/U0/CTRL_s_axi_U/p_22_in
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     2.374 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.613     2.987    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr9_out
    SLICE_X15Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.111 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.111    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.093ns  (logic 0.400ns (12.930%)  route 2.693ns (87.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=4, routed)           0.572     1.669    bd_0_i/hls_inst/U0/CTRL_s_axi_U/p_22_in
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.793 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=2, routed)           1.148     2.941    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier12_out
    SLICE_X15Y24         LUT3 (Prop_lut3_I1_O)        0.152     3.093 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     3.093    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y24         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 0.372ns (12.190%)  route 2.680ns (87.810%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=4, routed)           0.805     1.902    bd_0_i/hls_inst/U0/CTRL_s_axi_U/p_22_in
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.026 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.901     2.928    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start1
    SLICE_X14Y26         LUT5 (Prop_lut5_I3_O)        0.124     3.052 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     3.052    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X14Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.372ns (13.135%)  route 2.460ns (86.865%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=4, routed)           1.153     2.250    bd_0_i/hls_inst/U0/CTRL_s_axi_U/p_22_in
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124     2.374 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.334     2.708    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr9_out
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.832 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.832    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_isr_reg[0]/C

Slack:                    inf
  Source:                 s_axi_CTRL_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.756ns  (logic 0.372ns (13.497%)  route 2.384ns (86.503%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_wvalid (IN)
                         net (fo=8, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_WVALID
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ap_continue_i_2/O
                         net (fo=4, routed)           0.572     1.669    bd_0_i/hls_inst/U0/CTRL_s_axi_U/p_22_in
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.793 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=2, routed)           0.839     2.632    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier12_out
    SLICE_X15Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.756 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier[0]_i_1/O
                         net (fo=1, routed)           0.000     2.756    bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier[0]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X15Y26         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_CTRL_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 0.124ns (4.588%)  route 2.579ns (95.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_arvalid (IN)
                         net (fo=5, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_ARVALID
    SLICE_X14Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[19]_i_2/O
                         net (fo=20, routed)          1.606     2.703    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ar_hs
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[3]/C

Slack:                    inf
  Source:                 s_axi_CTRL_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 0.124ns (4.588%)  route 2.579ns (95.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_arvalid (IN)
                         net (fo=5, unset)            0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_ARVALID
    SLICE_X14Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[19]_i_2/O
                         net (fo=20, routed)          1.606     2.703    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ar_hs
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[4]/C

Slack:                    inf
  Source:                 s_axi_CTRL_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.444ns  (logic 0.640ns (26.192%)  route 1.804ns (73.808%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_araddr[5] (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_ARADDR[5]
    SLICE_X15Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[1]_i_6/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[1]_i_6_n_0
    SLICE_X15Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     1.314 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.831     2.145    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]_i_2_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I0_O)        0.299     2.444 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.444    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[1]_i_1_n_0
    SLICE_X16Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X16Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[1]/C

Slack:                    inf
  Source:                 s_axi_CTRL_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.414ns  (logic 0.124ns (5.137%)  route 2.290ns (94.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_CTRL_araddr[2] (IN)
                         net (fo=15, unset)           0.973     0.973    bd_0_i/hls_inst/U0/CTRL_s_axi_U/s_axi_CTRL_ARADDR[2]
    SLICE_X16Y26         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[7]_i_1/O
                         net (fo=6, routed)           1.317     2.414    bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[7]_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.924     0.924    bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_clk
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_53
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_43
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_42
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_41
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_40
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_39
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_38
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_37
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_36
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg_n_35
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=386, unset)          0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/CLK





