#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar  7 13:12:30 2019
# Process ID: 7615
# Current directory: /usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1
# Command line: vivado -log Main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace
# Log file: /usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main.vdi
# Journal file: /usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: link_design -top Main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds[8]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[8]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[9]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[9]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[10]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[10]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[11]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[11]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[12]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[12]'. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.srcs/constrs_1/imports/Arquitectura2018/basys3_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1424.359 ; gain = 268.785 ; free physical = 126 ; free virtual = 5684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.375 ; gain = 47.016 ; free physical = 114 ; free virtual = 5672

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20d57875a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1925.875 ; gain = 454.500 ; free physical = 127 ; free virtual = 5295

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 271dba53a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 271dba53a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27b8c5684

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 27b8c5684

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2222ee5e9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2222ee5e9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
Ending Logic Optimization Task | Checksum: 2222ee5e9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2222ee5e9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2222ee5e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.875 ; gain = 0.000 ; free physical = 127 ; free virtual = 5295
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1925.875 ; gain = 501.516 ; free physical = 127 ; free virtual = 5295
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1957.891 ; gain = 0.000 ; free physical = 127 ; free virtual = 5296
INFO: [Common 17-1381] The checkpoint '/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
Command: report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2013.918 ; gain = 56.027 ; free physical = 137 ; free virtual = 5257
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 136 ; free virtual = 5258
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a53bc05e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 136 ; free virtual = 5258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 136 ; free virtual = 5258

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2623d5b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 133 ; free virtual = 5259

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16173fe27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 130 ; free virtual = 5259

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16173fe27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 130 ; free virtual = 5259
Phase 1 Placer Initialization | Checksum: 16173fe27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 130 ; free virtual = 5259

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16173fe27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 129 ; free virtual = 5259
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 12302814b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 121 ; free virtual = 5251

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12302814b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 121 ; free virtual = 5251

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 197fb40a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5251

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 284bbc9f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5251

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 284bbc9f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5251

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 221927fdd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 119 ; free virtual = 5251

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 119 ; free virtual = 5251

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 119 ; free virtual = 5251
Phase 3 Detail Placement | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 119 ; free virtual = 5251

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 119 ; free virtual = 5251

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5252

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5252

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5252
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22e8392c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 120 ; free virtual = 5252
Ending Placer Task | Checksum: 1b860761f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 124 ; free virtual = 5256
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 124 ; free virtual = 5256
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 124 ; free virtual = 5257
INFO: [Common 17-1381] The checkpoint '/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 118 ; free virtual = 5251
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 122 ; free virtual = 5254
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2013.918 ; gain = 0.000 ; free physical = 122 ; free virtual = 5254
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ee91ec2a ConstDB: 0 ShapeSum: c9ce89f5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a502cbcf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2023.199 ; gain = 9.281 ; free physical = 108 ; free virtual = 5135
Post Restoration Checksum: NetGraph: 5907336a NumContArr: 4bfb9865 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: a502cbcf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2084.199 ; gain = 70.281 ; free physical = 128 ; free virtual = 5135

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a502cbcf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2084.199 ; gain = 70.281 ; free physical = 113 ; free virtual = 5121

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a502cbcf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2084.199 ; gain = 70.281 ; free physical = 113 ; free virtual = 5121
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dd99e77e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 125 ; free virtual = 5112
Phase 2 Router Initialization | Checksum: 1dd99e77e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 125 ; free virtual = 5112

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cfe67532

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 125 ; free virtual = 5113

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113
Phase 4 Rip-up And Reroute | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113
Phase 5 Delay and Skew Optimization | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113
Phase 6.1 Hold Fix Iter | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113
Phase 6 Post Hold Fix | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0208084 %
  Global Horizontal Routing Utilization  = 0.0204321 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2085.199 ; gain = 71.281 ; free physical = 126 ; free virtual = 5113

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b716eff7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.199 ; gain = 73.281 ; free physical = 125 ; free virtual = 5112

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12a698259

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.199 ; gain = 73.281 ; free physical = 125 ; free virtual = 5112

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 12a698259

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.199 ; gain = 73.281 ; free physical = 125 ; free virtual = 5112
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.199 ; gain = 73.281 ; free physical = 141 ; free virtual = 5128

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.199 ; gain = 73.281 ; free physical = 140 ; free virtual = 5128
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2087.199 ; gain = 0.000 ; free physical = 140 ; free virtual = 5129
INFO: [Common 17-1381] The checkpoint '/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
Command: report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
Command: report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_ALU/TP_ALU.runs/impl_1/Main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_route_status.rpt -pb Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_bus_skew_routed.rpt -pb Main_bus_skew_routed.pb -rpx Main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 13:14:46 2019...
