$date
	Mon May 29 22:51:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ringcounter $end
$var wire 4 ! Count_out [3:0] $end
$var reg 1 " Reset $end
$var reg 1 # clk $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
1"
b1 !
$end
#5
1#
#10
0#
0"
#15
b10 !
1#
#20
0#
#25
b100 !
1#
#30
0#
#35
b1000 !
1#
#40
0#
#45
b1 !
1#
#50
0#
#55
b10 !
1#
#60
0#
#65
b100 !
1#
#70
0#
