#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556d209fc630 .scope module, "rec2pol_tb" "rec2pol_tb" 2 27;
 .timescale -9 -12;
v0x556d20a31be0_0 .var/real "PI", 0 0;
v0x556d20a31cc0_0 .var/real "Xr", 0 0;
v0x556d20a31d80_0 .var/real "Yr", 0 0;
v0x556d20a31e50_0 .net/s "angle", 31 0, L_0x556d209fb650;  1 drivers
v0x556d20a31f40_0 .var "clock", 0 0;
v0x556d20a32030_0 .var "enable", 0 0;
v0x556d20a32120_0 .var/real "err_atan", 0 0;
v0x556d20a321c0_0 .var/real "err_mod", 0 0;
v0x556d20a32280_0 .var/real "fracfactor", 0 0;
v0x556d20a32340_0 .var/real "fracfactorangle", 0 0;
v0x556d20a32400_0 .net/s "mod", 31 0, L_0x556d20a43360;  1 drivers
v0x556d20a324c0_0 .var/i "printresults", 31 0;
v0x556d20a325a0_0 .var/real "real_atan", 0 0;
v0x556d20a32660_0 .var/real "real_mod", 0 0;
v0x556d20a32720_0 .var "reset", 0 0;
v0x556d20a32810_0 .var "start", 0 0;
v0x556d20a32900_0 .var "x0", 31 0;
v0x556d20a329c0_0 .var "y0", 31 0;
E_0x556d209fd0a0 .event negedge, v0x556d20a302a0_0;
S_0x556d209fed80 .scope task, "execcordic" "execcordic" 2 124, 2 124 0, S_0x556d209fc630;
 .timescale -9 -12;
v0x556d209f9fc0_0 .var/s "X", 15 0;
v0x556d209f6670_0 .var/s "Y", 15 0;
E_0x556d209fcc90 .event negedge, v0x556d20a30060_0;
TD_rec2pol_tb.execcordic ;
    %load/vec4 v0x556d209f9fc0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x556d20a32900_0, 0, 32;
    %load/vec4 v0x556d209f6670_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x556d20a329c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d20a32810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d20a32030_0, 0, 1;
    %wait E_0x556d209fcc90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a32810_0, 0, 1;
    %pushi/vec4 32, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556d209fcc90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a32030_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556d209fcc90;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v0x556d20a324c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x556d209f9fc0_0;
    %cvt/rv/s;
    %store/real v0x556d20a31cc0_0;
    %load/vec4 v0x556d209f6670_0;
    %cvt/rv/s;
    %store/real v0x556d20a31d80_0;
    %load/real v0x556d20a31cc0_0;
    %load/real v0x556d20a31cc0_0;
    %mul/wr;
    %load/real v0x556d20a31d80_0;
    %load/real v0x556d20a31d80_0;
    %mul/wr;
    %add/wr;
    %vpi_func/r 2 150 "$sqrt", W<0,r> {0 1 0};
    %store/real v0x556d20a32660_0;
    %vpi_func/r 2 151 "$atan2", v0x556d20a31d80_0, v0x556d20a31cc0_0 {0 0 0};
    %pushi/vec4 180, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %load/real v0x556d20a31be0_0;
    %div/wr;
    %store/real v0x556d20a325a0_0;
    %load/real v0x556d20a32660_0;
    %load/vec4 v0x556d20a32400_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x556d20a32280_0;
    %div/wr;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %load/vec4 v0x556d20a32400_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x556d20a32280_0;
    %div/wr;
    %div/wr;
    %store/real v0x556d20a321c0_0;
    %load/real v0x556d20a325a0_0;
    %load/vec4 v0x556d20a31e50_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x556d20a32340_0;
    %div/wr;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %load/vec4 v0x556d20a31e50_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x556d20a32340_0;
    %div/wr;
    %div/wr;
    %store/real v0x556d20a32120_0;
    %load/vec4 v0x556d20a32400_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x556d20a32280_0;
    %div/wr;
    %load/vec4 v0x556d20a31e50_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x556d20a32340_0;
    %div/wr;
    %vpi_call 2 155 "$display", "Xi=%d, Yi = %d, Mod=%f  Angle=%f drg Exptd: M=%f, A=%f drg (ERRORs = %f%% %f%%)", v0x556d209f9fc0_0, v0x556d209f6670_0, W<1,r>, W<0,r>, v0x556d20a32660_0, v0x556d20a325a0_0, v0x556d20a321c0_0, v0x556d20a32120_0 {0 2 0};
T_0.4 ;
    %end;
S_0x556d20a2f630 .scope module, "uut" "rec2pol" 2 42, 3 37 0, S_0x556d209fc630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "start"
    .port_info 4 /INPUT 32 "x"
    .port_info 5 /INPUT 32 "y"
    .port_info 6 /OUTPUT 32 "mod"
    .port_info 7 /OUTPUT 32 "angle"
L_0x556d209fb650 .functor BUFZ 32, v0x556d20a31a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556d20a310c0_0 .net/s "ATAN_data", 31 0, L_0x556d209ff9e0;  1 drivers
v0x556d20a31180_0 .net/s "angle", 31 0, L_0x556d209fb650;  alias, 1 drivers
v0x556d20a31240_0 .net "clock", 0 0, v0x556d20a31f40_0;  1 drivers
v0x556d20a31340_0 .net/s "count_out", 5 0, v0x556d20a30140_0;  1 drivers
v0x556d20a313e0_0 .net "enable", 0 0, v0x556d20a32030_0;  1 drivers
v0x556d20a314d0_0 .net/s "mod", 31 0, L_0x556d20a43360;  alias, 1 drivers
v0x556d20a31570_0 .net "reset", 0 0, v0x556d20a32720_0;  1 drivers
v0x556d20a31640_0 .net "start", 0 0, v0x556d20a32810_0;  1 drivers
v0x556d20a31710_0 .net/s "x", 31 0, v0x556d20a32900_0;  1 drivers
v0x556d20a317b0_0 .var/s "xr", 33 0;
v0x556d20a31880_0 .net/s "y", 31 0, v0x556d20a329c0_0;  1 drivers
v0x556d20a31920_0 .var/s "yr", 33 0;
v0x556d20a31a00_0 .var/s "zr", 31 0;
S_0x556d20a2f870 .scope module, "ATAN_ROM_1" "ATAN_ROM" 3 72, 4 36 0, S_0x556d20a2f630;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr"
    .port_info 1 /OUTPUT 32 "data"
P_0x556d209f89e0 .param/str "ATANLUT_FILENAME" 0 4 42, "../simdata/atanLUTd.hex";
P_0x556d209f8a20 .param/l "ROMSIZE" 0 4 41, +C4<00000000000000000000000000100000>;
L_0x556d209ff9e0 .functor BUFZ 32, L_0x556d20a43450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556d209f7480_0 .net *"_s0", 31 0, L_0x556d20a43450;  1 drivers
v0x556d209f8120_0 .net *"_s2", 6 0, L_0x556d20a434f0;  1 drivers
L_0x7f3d193fb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556d209ee0f0_0 .net *"_s5", 0 0, L_0x7f3d193fb060;  1 drivers
v0x556d209ee4b0_0 .net "addr", 5 0, v0x556d20a30140_0;  alias, 1 drivers
v0x556d20a2fc20 .array "atanLUT", 31 0, 31 0;
v0x556d20a2fd30_0 .net "data", 31 0, L_0x556d209ff9e0;  alias, 1 drivers
L_0x556d20a43450 .array/port v0x556d20a2fc20, L_0x556d20a434f0;
L_0x556d20a434f0 .concat [ 6 1 0 0], v0x556d20a30140_0, L_0x7f3d193fb060;
S_0x556d20a2fe70 .scope module, "ITERCOUNTER_1" "ITERCOUNTER" 3 58, 5 28 0, S_0x556d20a2f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /OUTPUT 6 "count"
v0x556d20a30060_0 .net "clock", 0 0, v0x556d20a31f40_0;  alias, 1 drivers
v0x556d20a30140_0 .var "count", 5 0;
v0x556d20a30200_0 .net "enable", 0 0, v0x556d20a32030_0;  alias, 1 drivers
v0x556d20a302a0_0 .net "reset", 0 0, v0x556d20a32720_0;  alias, 1 drivers
v0x556d20a30340_0 .net "start", 0 0, v0x556d20a32810_0;  alias, 1 drivers
E_0x556d209c6830 .event posedge, v0x556d20a30060_0;
S_0x556d20a304f0 .scope module, "MODSCALE_1" "MODSCALE" 3 66, 6 29 0, S_0x556d20a2f630;
 .timescale 0 0;
    .port_info 0 /INPUT 34 "XF"
    .port_info 1 /OUTPUT 32 "MODUL"
P_0x556d20a306c0 .param/l "CORDIC_SCALE_FACTOR" 0 6 34, C4<00000000000000000000000000000000100110110111010100>;
v0x556d20a30830_0 .net "MODUL", 31 0, L_0x556d20a43360;  alias, 1 drivers
v0x556d20a30930_0 .net "XF", 33 0, v0x556d20a317b0_0;  1 drivers
v0x556d20a30a10_0 .net *"_s1", 0 0, L_0x556d20a32a60;  1 drivers
v0x556d20a30ad0_0 .net *"_s10", 49 0, L_0x556d20a43230;  1 drivers
v0x556d20a30bb0_0 .net *"_s12", 31 0, L_0x556d20a43140;  1 drivers
v0x556d20a30ce0_0 .net *"_s2", 15 0, L_0x556d20a32b50;  1 drivers
v0x556d20a30dc0_0 .net *"_s4", 49 0, L_0x556d20a32ee0;  1 drivers
L_0x7f3d193fb018 .functor BUFT 1, C4<00000000000000000000000000000000100110110111010100>, C4<0>, C4<0>, C4<0>;
v0x556d20a30ea0_0 .net/2s *"_s6", 49 0, L_0x7f3d193fb018;  1 drivers
v0x556d20a30f80_0 .net/s *"_s9", 49 0, L_0x556d20a42fd0;  1 drivers
L_0x556d20a32a60 .part v0x556d20a317b0_0, 33, 1;
LS_0x556d20a32b50_0_0 .concat [ 1 1 1 1], L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60;
LS_0x556d20a32b50_0_4 .concat [ 1 1 1 1], L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60;
LS_0x556d20a32b50_0_8 .concat [ 1 1 1 1], L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60;
LS_0x556d20a32b50_0_12 .concat [ 1 1 1 1], L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60, L_0x556d20a32a60;
L_0x556d20a32b50 .concat [ 4 4 4 4], LS_0x556d20a32b50_0_0, LS_0x556d20a32b50_0_4, LS_0x556d20a32b50_0_8, LS_0x556d20a32b50_0_12;
L_0x556d20a32ee0 .concat [ 34 16 0 0], v0x556d20a317b0_0, L_0x556d20a32b50;
L_0x556d20a42fd0 .arith/mult 50, L_0x556d20a32ee0, L_0x7f3d193fb018;
L_0x556d20a43140 .part L_0x556d20a42fd0, 18, 32;
L_0x556d20a43230 .extend/s 50, L_0x556d20a43140;
L_0x556d20a43360 .part L_0x556d20a43230, 0, 32;
    .scope S_0x556d20a2fe70;
T_1 ;
    %wait E_0x556d209c6830;
    %load/vec4 v0x556d20a302a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556d20a30140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556d20a30200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x556d20a30340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556d20a30140_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x556d20a30140_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556d20a30140_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556d20a2f870;
T_2 ;
    %vpi_call 4 47 "$readmemh", P_0x556d209f89e0, v0x556d20a2fc20 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x556d20a2f630;
T_3 ;
    %wait E_0x556d209c6830;
    %load/vec4 v0x556d20a31570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x556d20a317b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556d20a313e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556d20a31640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x556d20a31710_0;
    %pad/s 34;
    %assign/vec4 v0x556d20a317b0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x556d20a31920_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x556d20a317b0_0;
    %load/vec4 v0x556d20a31920_0;
    %load/vec4 v0x556d20a31340_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x556d20a317b0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x556d20a317b0_0;
    %load/vec4 v0x556d20a31920_0;
    %load/vec4 v0x556d20a31340_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x556d20a317b0_0, 0;
T_3.7 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556d20a2f630;
T_4 ;
    %wait E_0x556d209c6830;
    %load/vec4 v0x556d20a31570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x556d20a31920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556d20a313e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x556d20a31640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x556d20a31880_0;
    %pad/s 34;
    %assign/vec4 v0x556d20a31920_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x556d20a31920_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x556d20a31920_0;
    %load/vec4 v0x556d20a317b0_0;
    %load/vec4 v0x556d20a31340_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0x556d20a31920_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x556d20a31920_0;
    %load/vec4 v0x556d20a317b0_0;
    %load/vec4 v0x556d20a31340_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x556d20a31920_0, 0;
T_4.7 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556d20a2f630;
T_5 ;
    %wait E_0x556d209c6830;
    %load/vec4 v0x556d20a31570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556d20a31a00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556d20a313e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556d20a31640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556d20a31a00_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x556d20a31920_0;
    %parti/s 1, 33, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x556d20a31a00_0;
    %load/vec4 v0x556d20a310c0_0;
    %sub;
    %assign/vec4 v0x556d20a31a00_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x556d20a31a00_0;
    %load/vec4 v0x556d20a310c0_0;
    %add;
    %assign/vec4 v0x556d20a31a00_0, 0;
T_5.7 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556d209fc630;
T_6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556d20a324c0_0, 0, 32;
    %pushi/real 1073741824, 4082; load=65536.0
    %store/real v0x556d20a32280_0;
    %pushi/real 1073741824, 4090; load=1.67772e+07
    %store/real v0x556d20a32340_0;
    %pushi/real 1686629713, 4067; load=3.14159
    %pushi/real 296672, 4045; load=3.14159
    %add/wr;
    %store/real v0x556d20a31be0_0;
    %end;
    .thread T_6;
    .scope S_0x556d209fc630;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a31f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a32720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a32030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a32810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556d20a32900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556d20a329c0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x556d209fc630;
T_8 ;
    %delay 11000, 0;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x556d20a31f40_0;
    %inv;
    %store/vec4 v0x556d20a31f40_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x556d209fc630;
T_9 ;
    %delay 101000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d20a32720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d20a32720_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x556d209fc630;
T_10 ;
    %delay 10000, 0;
    %wait E_0x556d209fd0a0;
    %pushi/vec4 10, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556d209fcc90;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 123, 0, 16;
    %store/vec4 v0x556d209f9fc0_0, 0, 16;
    %pushi/vec4 456, 0, 16;
    %store/vec4 v0x556d209f6670_0, 0, 16;
    %fork TD_rec2pol_tb.execcordic, S_0x556d209fed80;
    %join;
    %vpi_call 2 102 "$stop" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../src/verilog-tb/rec2pol_tb.v";
    "../src/verilog-rtl/rec2pol.v";
    "../src/verilog-IPs/ATAN_ROM.v";
    "../src/verilog-IPs/ITERCOUNTER.v";
    "../src/verilog-IPs/MODSCALE.v";
