#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 10 20:30:03 2020
# Process ID: 15760
# Current directory: C:/Users/Lucifer.dark/Desktop/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18456 C:\Users\Lucifer.dark\Desktop\Lab03\Lab03.xpr
# Log file: C:/Users/Lucifer.dark/Desktop/Lab03/vivado.log
# Journal file: C:/Users/Lucifer.dark/Desktop/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {c:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM_ip.coe}] [get_ips DM]
generate_target all [get_files  C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM.xci]
catch { config_ip_cache -export [get_ips -all DM] }
export_ip_user_files -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM.xci] -no_script -sync -force -quiet
reset_run DM_synth_1
launch_runs -jobs 7 DM_synth_1
export_simulation -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM.xci] -directory C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files -ipstatic_source_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/modelsim} {questa=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/questa} {riviera=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/riviera} {activehdl=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci]
launch_runs -jobs 7 IM_synth_1
export_simulation -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci] -directory C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files -ipstatic_source_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/modelsim} {questa=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/questa} {riviera=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/riviera} {activehdl=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v w ]
add_files -fileset sim_1 C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DBU_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source DBU_test.tcl
close_sim
launch_simulation
source DBU_test.tcl
current_wave_config {Untitled 2}
add_wave {{/DBU_test/dbu/cpu}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source DBU_test.tcl
current_wave_config {Untitled 3}
add_wave {{/DBU_test/dbu/cpu}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/DBU_test/dbu/clock}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/DBU_test/dbu/cpu/Read_data}} 
relaunch_sim
close_sim
launch_simulation
source DBU_test.tcl
current_wave_config {Untitled 4}
add_wave {{/DBU_test/dbu/cpu}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/DBU_test/dbu/cpu/control}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
