5 18 1fd81 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (test_plusargs1.vcd) 2 -o (test_plusargs1.cdd) 2 -v (test_plusargs1.v) 1 +option1 1 +option2 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 test_plusargs1.v 8 38 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 10 1070007 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 10 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 10 107000d 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 test_plusargs1.v 12 27 1 
2 2 13 13 13 50008 1 0 21004 0 0 1 16 0 0
2 3 13 13 13 10001 0 1 1410 0 0 1 1 a
2 4 13 13 13 10008 1 37 16 2 3
2 5 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 6 14 14 14 10001 0 1 1410 0 0 1 1 b
2 7 14 14 14 10008 1 37 16 5 6
2 8 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 9 15 15 15 10001 0 1 1410 0 0 1 1 c
2 10 15 15 15 10008 1 37 16 8 9
2 11 16 16 16 50008 1 0 21004 0 0 1 16 0 0
2 12 16 16 16 10001 0 1 1410 0 0 1 1 d
2 13 16 16 16 10008 1 37 16 11 12
2 14 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 15 17 17 17 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 18 18 18 15001d 1 0 81008 0 0 56 16 6f7074696f6e31 0
2 17 18 18 18 15001d 1 6c 1000 16 0 56 18 0 ffffffffffffff 0 0 0 0
2 18 18 18 18 5001f 1 76 1008 0 17 1 18 0 1 0 1 0 0
2 19 18 18 18 10021 1 39 a 18 0
2 20 20 20 20 15001d 1 0 81008 0 0 56 16 6f7074696f6e32 0
2 21 20 20 20 15001d 1 6c 1000 20 0 56 18 0 ffffffffffffff 0 0 0 0
2 22 20 20 20 5001f 1 76 1008 0 21 1 18 0 1 0 1 0 0
2 23 20 20 20 10021 1 39 a 22 0
2 24 22 22 22 15001d 1 0 81008 0 0 56 16 6f7074696f6e33 0
2 25 22 22 22 15001d 1 6c 1000 24 0 56 18 0 ffffffffffffff 0 0 0 0
2 26 22 22 22 5001f 1 76 1004 0 25 1 18 0 1 1 0 0 0
2 27 22 22 22 10021 1 39 6 26 0
2 28 22 22 22 230027 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
2 29 21 21 21 e0011 1 0 21008 0 0 1 16 1 0
2 30 21 21 21 a000a 0 1 1410 0 0 1 1 b
2 31 21 21 21 a0011 1 37 1a 29 30
2 32 19 19 19 e0011 1 0 21008 0 0 1 16 1 0
2 33 19 19 19 a000a 0 1 1410 0 0 1 1 a
2 34 19 19 19 a0011 1 37 1a 32 33
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 13 13 4
4 13 0 15 15 4
4 15 0 19 0 4
4 19 0 34 23 4
4 34 6 23 23 4
4 23 0 31 27 4
4 31 6 27 27 4
4 27 0 28 0 4
4 28 0 0 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 test_plusargs1.v 22 26 1 
2 35 23 23 23 e0011 0 0 21010 0 0 1 16 1 0
2 36 23 23 23 a000a 0 1 1410 0 0 1 1 c
2 37 23 23 23 a0011 0 37 32 35 36
2 38 24 24 24 17001f 0 0 81010 0 0 56 16 6f7074696f6e34 0
2 39 24 24 24 17001f 0 6c 1020 38 0 56 18 0 ffffffffffffff 0 0 0 0
2 40 24 24 24 70021 0 76 1010 0 39 1 18 0 1 0 0 0 0
2 41 24 24 24 30023 0 39 22 40 0
2 42 25 25 25 9000c 0 0 21010 0 0 1 16 1 0
2 43 25 25 25 50005 0 1 1410 0 0 1 1 d
2 44 25 25 25 5000c 0 37 32 42 43
4 37 11 41 41 37
4 41 0 44 0 37
4 44 0 0 0 37
3 1 main.u$2 "main.u$2" 0 test_plusargs1.v 29 36 1 
