// Seed: 1434959042
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    input uwire id_4
    , id_13,
    output supply1 id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply1 id_11
);
  logic id_14 = id_6 != id_0;
  assign id_13 = (-1);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3
);
  assign id_0 = id_3;
  bufif1 primCall (id_1, id_3, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_3,
      id_1
  );
endmodule
