#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Sep 16 18:52:01 2021
# Process ID: 6240
# Log file: C:/Users/ACER/Desktop/MUX/MUX_60/vivado.log
# Journal file: C:/Users/ACER/Desktop/MUX/MUX_60\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 682.512 ; gain = 151.730
update_compile_order -fileset sources_1
set_property top MUX_F [current_fileset]
update_compile_order -fileset sources_1
set_property top MUX_C [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F8.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F8.v:1]
[Thu Sep 16 18:53:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_F8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_F8_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_F8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_F8_behav xil_defaultlib.MUX_F8 xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_F8
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MUX_F8_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_F8_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 806080100 -regid "210995377_0_0_247" -xml C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_F8_behav/web..."
    (file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_F8_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 18:54:51 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 692.098 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_F8_behav -key {Behavioral:sim_1:Functional:MUX_F8} -tclbatch {MUX_F8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source MUX_F8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_F8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 701.223 ; gain = 9.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 701.223 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 18:56:53 2021...
