
---------- Begin Simulation Statistics ----------
final_tick                               114723438437001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5375544                       # Simulator instruction rate (inst/s)
host_mem_usage                                1695784                       # Number of bytes of host memory used
host_op_rate                                  5525635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4636.83                       # Real time elapsed on the host
host_tick_rate                              123922480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 24925464325                       # Number of instructions simulated
sim_ops                                   25621407968                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.574607                       # Number of seconds simulated
sim_ticks                                574607024501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       217088                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           53                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           53                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            2                      
system.ruby.DMA_Controller.I.allocI_store |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         3392                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        2370    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         2370                      
system.ruby.DMA_Controller.M.allocTBE    |        2371    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         2371                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         3392                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       35533    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        35533                      
system.ruby.DMA_Controller.S.SloadSEvent |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            5                      
system.ruby.DMA_Controller.S.allocTBE    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            4                      
system.ruby.DMA_Controller.S.deallocTBE  |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            4                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            2                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total           14                      
system.ruby.DMA_Controller.SloadSEvent   |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            5                      
system.ruby.DMA_Controller.Stallmandatory_in |       35547    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        35547                      
system.ruby.DMA_Controller.allocI_load   |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            2                      
system.ruby.DMA_Controller.allocI_store  |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         3392                      
system.ruby.DMA_Controller.allocTBE      |        2375    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         2375                      
system.ruby.DMA_Controller.deallocTBE    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            4                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        2370    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         2370                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            2                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        3392    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         3392                      
system.ruby.Directory_Controller.I.allocTBE |      355575     25.66%     25.66% |      344726     24.88%     50.54% |      329252     23.76%     74.31% |      355989     25.69%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      1385542                      
system.ruby.Directory_Controller.I.deallocTBE |      354627     25.66%     25.66% |      343826     24.88%     50.55% |      328335     23.76%     74.31% |      355039     25.69%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      1381827                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |          25     54.35%     54.35% |          14     30.43%     84.78% |           3      6.52%     91.30% |           4      8.70%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total           46                      
system.ruby.Directory_Controller.M.allocTBE |       36547     23.70%     23.70% |       38136     24.73%     48.42% |       39978     25.92%     74.35% |       39567     25.65%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       154228                      
system.ruby.Directory_Controller.M.deallocTBE |       36950     23.71%     23.71% |       38539     24.73%     48.44% |       40383     25.91%     74.35% |       39970     25.65%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       155842                      
system.ruby.Directory_Controller.M_GetM.Progress |         215     26.16%     26.16% |         147     17.88%     44.04% |         311     37.83%     81.87% |         149     18.13%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total          822                      
system.ruby.Directory_Controller.M_GetS.Progress |        1339     41.11%     41.11% |         646     19.83%     60.95% |         536     16.46%     77.40% |         736     22.60%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         3257                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |           6     19.35%     19.35% |           0      0.00%     19.35% |          13     41.94%     61.29% |          12     38.71%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total           31                      
system.ruby.Directory_Controller.Progress |        1554     38.10%     38.10% |         793     19.44%     57.54% |         847     20.76%     78.30% |         885     21.70%    100.00%
system.ruby.Directory_Controller.Progress::total         4079                      
system.ruby.Directory_Controller.S.allocTBE |      663527     26.13%     26.13% |      615698     24.25%     50.38% |      615414     24.24%     74.61% |      644702     25.39%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      2539341                      
system.ruby.Directory_Controller.S.deallocTBE |      664072     26.13%     26.13% |      616195     24.25%     50.38% |      615926     24.24%     74.61% |      645249     25.39%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      2541442                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        1423     39.34%     39.34% |         718     19.85%     59.19% |         732     20.24%     79.43% |         744     20.57%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         3617                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        1423     39.34%     39.34% |         718     19.85%     59.19% |         732     20.24%     79.43% |         744     20.57%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         3617                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |          98     42.79%     42.79% |          38     16.59%     59.39% |          47     20.52%     79.91% |          46     20.09%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total          229                      
system.ruby.Directory_Controller.Stallreqto_in |         129     41.35%     41.35% |          52     16.67%     58.01% |          69     22.12%     80.13% |          62     19.87%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          312                      
system.ruby.Directory_Controller.allocTBE |     1057072     25.89%     25.89% |      999278     24.48%     50.37% |      985376     24.14%     74.50% |     1041002     25.50%    100.00%
system.ruby.Directory_Controller.allocTBE::total      4082728                      
system.ruby.Directory_Controller.deallocTBE |     1057072     25.89%     25.89% |      999278     24.48%     50.37% |      985376     24.14%     74.50% |     1041002     25.50%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      4082728                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1536592800                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1536592800    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1536592800                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1537201771                      
system.ruby.IFETCH.latency_hist_seqr     |  1537201771    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1537201771                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       608971                      
system.ruby.IFETCH.miss_latency_hist_seqr |      608971    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       608971                      
system.ruby.L1Cache_Controller.I.allocI_load |      546500     28.51%     28.51% |      445398     23.24%     51.75% |      482019     25.15%     76.91% |      442624     23.09%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      1916541                      
system.ruby.L1Cache_Controller.I.allocI_store |       37117     36.69%     36.69% |       22596     22.33%     59.02% |       23457     23.18%     82.20% |       18007     17.80%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       101177                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      582598     28.93%     28.93% |      466979     23.19%     52.12% |      504454     25.05%     77.17% |      459622     22.83%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      2013653                      
system.ruby.L1Cache_Controller.I_store.Progress |        1347     95.53%     95.53% |          12      0.85%     96.38% |          36      2.55%     98.94% |          15      1.06%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1410                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    72755454     25.99%     25.99% |    72527661     25.90%     51.89% |    66743895     23.84%     75.73% |    67957706     24.27%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    279984716                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    29701624     26.30%     26.30% |    28789765     25.49%     51.79% |    26580152     23.54%     75.33% |    27859768     24.67%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    112931309                      
system.ruby.L1Cache_Controller.M.allocTBE |       52524     34.59%     34.59% |       30270     19.93%     54.52% |       39345     25.91%     80.43% |       29718     19.57%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       151857                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       52645     34.53%     34.53% |       30397     19.94%     54.47% |       39469     25.89%     80.36% |       29939     19.64%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       152450                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          17     12.41%     12.41% |          15     10.95%     23.36% |          75     54.74%     78.10% |          30     21.90%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          137                      
system.ruby.L1Cache_Controller.MloadMEvent |    72755454     25.99%     25.99% |    72527661     25.90%     51.89% |    66743895     23.84%     75.73% |    67957706     24.27%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    279984716                      
system.ruby.L1Cache_Controller.MstoreMEvent |    29701624     26.30%     26.30% |    28789765     25.49%     51.79% |    26580152     23.54%     75.33% |    27859768     24.67%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    112931309                      
system.ruby.L1Cache_Controller.Progress  |       23346     39.07%     39.07% |        8005     13.40%     52.47% |       16281     27.25%     79.72% |       12116     20.28%    100.00%
system.ruby.L1Cache_Controller.Progress::total        59748                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   417779917     26.52%     26.52% |   396529654     25.17%     51.68% |   377200116     23.94%     75.62% |   384044463     24.38%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1575554150                      
system.ruby.L1Cache_Controller.S.allocTBE |      548128     28.60%     28.60% |      444712     23.21%     51.81% |      481451     25.12%     76.93% |      442031     23.07%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      1916322                      
system.ruby.L1Cache_Controller.S.deallocTBE |        2526     77.65%     77.65% |         202      6.21%     83.86% |         330     10.14%     94.01% |         195      5.99%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         3253                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      546500     28.51%     28.51% |      445398     23.24%     51.75% |      482019     25.15%     76.91% |      442624     23.09%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      1916541                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |          62     25.10%     25.10% |          38     15.38%     40.49% |          80     32.39%     72.87% |          67     27.13%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          247                      
system.ruby.L1Cache_Controller.S_store.Progress |       21999     37.71%     37.71% |        7993     13.70%     51.41% |       16245     27.85%     79.26% |       12101     20.74%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total        58338                      
system.ruby.L1Cache_Controller.SloadSEvent |   417779917     26.52%     26.52% |   396529654     25.17%     51.68% |   377200116     23.94%     75.62% |   384044463     24.38%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1575554150                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.Stallmandatory_in |          79     20.57%     20.57% |          53     13.80%     34.38% |         155     40.36%     74.74% |          97     25.26%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          384                      
system.ruby.L1Cache_Controller.allocI_load |      546500     28.51%     28.51% |      445398     23.24%     51.75% |      482019     25.15%     76.91% |      442624     23.09%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      1916541                      
system.ruby.L1Cache_Controller.allocI_store |       37117     36.69%     36.69% |       22596     22.33%     59.02% |       23457     23.18%     82.20% |       18007     17.80%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       101177                      
system.ruby.L1Cache_Controller.allocTBE  |      600652     29.04%     29.04% |      474982     22.97%     52.01% |      520796     25.18%     77.19% |      471749     22.81%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      2068179                      
system.ruby.L1Cache_Controller.deallocTBE |        2526     77.65%     77.65% |         202      6.21%     83.86% |         330     10.14%     94.01% |         195      5.99%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         3253                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      582598     28.93%     28.93% |      466979     23.19%     52.12% |      504454     25.05%     77.17% |      459622     22.83%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      2013653                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      546500     28.51%     28.51% |      445398     23.24%     51.75% |      482019     25.15%     76.91% |      442624     23.09%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      1916541                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       52645     34.53%     34.53% |       30397     19.94%     54.47% |       39469     25.89%     80.36% |       29939     19.64%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       152450                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    318946066                      
system.ruby.LD.hit_latency_hist_seqr     |   318946066    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    318946066                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    320253636                      
system.ruby.LD.latency_hist_seqr         |   320253636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     320253636                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      1307570                      
system.ruby.LD.miss_latency_hist_seqr    |     1307570    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      1307570                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        20591                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       20591    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        20591                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        25663                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       25663    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        25663                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         5072                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        5072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         5072                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        25663                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       25663    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        25663                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        25663                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       25663    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        25663                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      1981575                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     1981575    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      1981575                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      1997676                      
system.ruby.RMW_Read.latency_hist_seqr   |     1997676    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      1997676                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        16101                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       16101    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        16101                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    110903480                      
system.ruby.ST.hit_latency_hist_seqr     |   110903480    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    110903480                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    111034757                      
system.ruby.ST.latency_hist_seqr         |   111034757    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     111034757                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       131277                      
system.ruby.ST.miss_latency_hist_seqr    |      131277    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       131277                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.002724                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.979067                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000920                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4173.453581                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999903                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.002805                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.406002                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  8093.394147                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000498                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999829                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.002571                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.914713                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000869                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4299.429614                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000474                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999896                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.002658                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.519358                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  8034.818719                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000474                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999822                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.002539                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.865751                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000857                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4348.879356                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000469                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999709                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.002639                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3001.250734                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  7177.927352                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000469                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999636                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.002683                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.986872                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4407.588859                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.002789                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3001.377831                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  9777.785948                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999922                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         6584                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  4948.401615                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 106903.754543                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000604                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 10559.680126                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 71926.174127                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   659.754026                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1968470175                      
system.ruby.hit_latency_hist_seqr        |  1968470175    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1968470175                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000509                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6466.284437                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.464952                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1124.371946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001028                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16475.812569                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   749.765634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.992250                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6569.129669                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.442875                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1014.120041                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000818                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.998595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16590.193290                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   522.680875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000439                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6485.514416                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.419977                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1040.987903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000890                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16392.183190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   512.287668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6636.139932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.427043                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   997.993227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000808                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.625146                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000411                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16500.466251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   525.237472                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1970539166                      
system.ruby.latency_hist_seqr            |  1970539166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1970539166                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      2068991                      
system.ruby.miss_latency_hist_seqr       |     2068991    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      2068991                      
system.ruby.network.average_flit_latency    16.313581                      
system.ruby.network.average_flit_network_latency    11.552420                      
system.ruby.network.average_flit_queueing_latency     4.761161                      
system.ruby.network.average_flit_vnet_latency |   15.054317                       |    5.004098                       |    6.602164                      
system.ruby.network.average_flit_vqueue_latency |    6.028774                       |           6                       |    1.411917                      
system.ruby.network.average_hops             0.998341                      
system.ruby.network.average_packet_latency    14.049158                      
system.ruby.network.average_packet_network_latency    10.455216                      
system.ruby.network.average_packet_queueing_latency     3.593942                      
system.ruby.network.average_packet_vnet_latency |   24.947351                       |    5.004098                       |    5.733526                      
system.ruby.network.average_packet_vqueue_latency |    6.004213                       |           6                       |    1.168783                      
system.ruby.network.avg_link_utilization     0.044589                      
system.ruby.network.avg_vc_load          |    0.020280     45.48%     45.48% |    0.002293      5.14%     50.62% |    0.002270      5.09%     55.72% |    0.002267      5.08%     60.80% |    0.003948      8.86%     69.65% |    0.000442      0.99%     70.65% |    0.000439      0.99%     71.63% |    0.000439      0.99%     72.62% |    0.009137     20.49%     93.11% |    0.001036      2.32%     95.43% |    0.001018      2.28%     97.72% |    0.001019      2.28%    100.00%
system.ruby.network.avg_vc_load::total       0.044589                      
system.ruby.network.ext_in_link_utilization     17090111                      
system.ruby.network.ext_out_link_utilization     17090111                      
system.ruby.network.flit_network_latency |   156431278                       |    10104674                       |    30896191                      
system.ruby.network.flit_queueing_latency |    62645736                       |    12115680                       |     6607356                      
system.ruby.network.flits_injected       |    10391124     60.80%     60.80% |     2019280     11.82%     72.62% |     4679707     27.38%    100.00%
system.ruby.network.flits_injected::total     17090111                      
system.ruby.network.flits_received       |    10391124     60.80%     60.80% |     2019280     11.82%     72.62% |     4679707     27.38%    100.00%
system.ruby.network.flits_received::total     17090111                      
system.ruby.network.int_link_utilization     17061761                      
system.ruby.network.packet_network_latency |    52103939                       |    10104674                       |    23387689                      
system.ruby.network.packet_queueing_latency |    12540136                       |    12115680                       |     4767596                      
system.ruby.network.packets_injected     |     2088556     25.51%     25.51% |     2019280     24.66%     50.18% |     4079111     49.82%    100.00%
system.ruby.network.packets_injected::total      8186947                      
system.ruby.network.packets_received     |     2088556     25.51%     25.51% |     2019280     24.66%     50.18% |     4079111     49.82%    100.00%
system.ruby.network.packets_received::total      8186947                      
system.ruby.network.routers0.buffer_reads      9121623                      
system.ruby.network.routers0.buffer_writes      9121623                      
system.ruby.network.routers0.crossbar_activity      9121623                      
system.ruby.network.routers0.sw_input_arbiter_activity      9131464                      
system.ruby.network.routers0.sw_output_arbiter_activity      9121623                      
system.ruby.network.routers1.buffer_reads      8204903                      
system.ruby.network.routers1.buffer_writes      8204903                      
system.ruby.network.routers1.crossbar_activity      8204903                      
system.ruby.network.routers1.sw_input_arbiter_activity      8206942                      
system.ruby.network.routers1.sw_output_arbiter_activity      8204903                      
system.ruby.network.routers2.buffer_reads      8584485                      
system.ruby.network.routers2.buffer_writes      8584485                      
system.ruby.network.routers2.crossbar_activity      8584485                      
system.ruby.network.routers2.sw_input_arbiter_activity      8588401                      
system.ruby.network.routers2.sw_output_arbiter_activity      8584485                      
system.ruby.network.routers3.buffer_reads      8240861                      
system.ruby.network.routers3.buffer_writes      8240861                      
system.ruby.network.routers3.crossbar_activity      8240861                      
system.ruby.network.routers3.sw_input_arbiter_activity      8242943                      
system.ruby.network.routers3.sw_output_arbiter_activity      8240861                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1970539166                      
system.ruby.outstanding_req_hist_seqr::mean     1.002475                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001717                      
system.ruby.outstanding_req_hist_seqr::stdev     0.049691                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1965661529     99.75%     99.75% |     4877637      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1970539166                      
system.switch_cpus0.Branches                  3636310                       # Number of branches fetched
system.switch_cpus0.committedInsts          269406681                       # Number of instructions committed
system.switch_cpus0.committedOps            454031366                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           85528359                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                70793                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           29207992                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 3820                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.028577                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          405870261                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3406                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.971423                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1149182364                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1116342109.460293                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    133865628                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     90926549                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      3143533                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     356664654                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            356664654                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    436131440                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    322139402                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             145638                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      32840254.539707                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    200181526                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           200181526                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    489231413                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     91560271                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           84150241                       # Number of load instructions
system.switch_cpus0.num_mem_refs            113354470                       # number of memory refs
system.switch_cpus0.num_store_insts          29204229                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       190953      0.04%      0.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        139079640     30.63%     30.67% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           13397      0.00%     30.68% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            33188      0.01%     30.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       94865006     20.89%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             96      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         3226398      0.71%     52.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            2528      0.00%     52.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        3399462      0.75%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     53.04% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     23461963      5.17%     58.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp     18578432      4.09%     62.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8191232      1.80%     64.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      2061316      0.45%     64.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     47411545     10.44%     75.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       161792      0.04%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         8190253      1.80%     76.84% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4729107      1.04%     77.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     75959988     16.73%     94.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     24475122      5.39%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         454031418                       # Class of executed instruction
system.switch_cpus1.Branches                  3529794                       # Number of branches fetched
system.switch_cpus1.committedInsts          257898182                       # Number of instructions committed
system.switch_cpus1.committedOps            433618635                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           80959032                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                62665                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           28335978                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 4214                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.079224                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          388821113                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 3495                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.920776                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1147544718                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1056631338.503154                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    129099609                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     88302113                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      3052856                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     337271951                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            337271951                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    413829401                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    304014216                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             146356                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      90913379.496846                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    194223021                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           194223021                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    472522577                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     90687948                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           79677739                       # Number of load instructions
system.switch_cpus1.num_mem_refs            108009758                       # number of memory refs
system.switch_cpus1.num_store_insts          28332019                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       106512      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        133759071     30.85%     30.87% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           12742      0.00%     30.87% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            46508      0.01%     30.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       88566640     20.43%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            112      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     51.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         4382716      1.01%     52.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     52.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            4112      0.00%     52.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        3998828      0.92%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     53.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     22505229      5.19%     58.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp     17081672      3.94%     62.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      8242206      1.90%     64.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      2152532      0.50%     64.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     44486881     10.26%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       263168      0.06%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         7873093      1.82%     76.91% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5063164      1.17%     78.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     71804646     16.56%     94.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     23268855      5.37%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         433618687                       # Class of executed instruction
system.switch_cpus2.Branches                  3366108                       # Number of branches fetched
system.switch_cpus2.committedInsts          244538825                       # Number of instructions committed
system.switch_cpus2.committedOps            411211284                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           76823656                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                60511                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           26116221                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 3527                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.123548                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          367908032                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 3373                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.876452                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1149213920                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1007230605.938212                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    122963076                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     83621648                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      2906374                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     320982842                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            320982842                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    394285809                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    290071251                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             144321                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      141983314.061788                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    182214934                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           182214934                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    443750345                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     84863322                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           75605856                       # Number of load instructions
system.switch_cpus2.num_mem_refs            101718594                       # number of memory refs
system.switch_cpus2.num_store_insts          26112738                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       126620      0.03%      0.03% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        127223630     30.94%     30.97% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           12387      0.00%     30.97% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            44487      0.01%     30.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       85048787     20.68%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            304      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             260      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     51.67% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         3340625      0.81%     52.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     52.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            3312      0.00%     52.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        3340499      0.81%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     53.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     21634734      5.26%     58.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     58.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp     15886344      3.86%     62.42% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      7604145      1.85%     64.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1953719      0.48%     64.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43093981     10.48%     75.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       178806      0.04%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     75.26% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         7585412      1.84%     77.11% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4514766      1.10%     78.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     68020444     16.54%     94.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     21597972      5.25%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         411211302                       # Class of executed instruction
system.switch_cpus3.Branches                  3257803                       # Number of branches fetched
system.switch_cpus3.committedInsts          248464307                       # Number of instructions committed
system.switch_cpus3.committedOps            417390353                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           78102376                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                60156                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           27417879                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 3695                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.111635                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          374616042                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 3403                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.888365                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1148292832                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1020103013.175395                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    123076549                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     83856009                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      2817868                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     327547955                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            327547955                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    402020683                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    295221397                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             127031                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      128189818.824605                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    184563824                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           184563824                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    451274930                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     84636787                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           76848374                       # Number of load instructions
system.switch_cpus3.num_mem_refs            104262610                       # number of memory refs
system.switch_cpus3.num_store_insts          27414236                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       103320      0.02%      0.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        128371764     30.76%     30.78% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           11885      0.00%     30.78% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            42644      0.01%     30.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       86278102     20.67%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            160      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             100      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         3383809      0.81%     52.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     52.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            3092      0.00%     52.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        3388382      0.81%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            30      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     53.09% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     21799175      5.22%     58.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp     16806656      4.03%     62.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      7665467      1.84%     64.17% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1952316      0.47%     64.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     43141237     10.34%     74.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       179648      0.04%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         7473196      1.79%     76.81% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4476355      1.07%     77.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     69375178     16.62%     94.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     22937881      5.50%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         417390397                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          155                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           77                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 921969675.324675                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 229576793.460240                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      5788000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    995483500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           77                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 502385426501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  70991665000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 114150061345500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          139                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           69                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 923413297.115942                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 209005187.628114                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     71193000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    995475500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           69                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 510460695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  63715517501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 114149262224500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           44                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 746390000.045455                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 380897170.816632                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     15842501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    993692500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 557952144500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  16420580001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 114149065712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          105                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           52                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 875407721.211538                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 276081725.495886                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           52    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     66740000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    995500500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           52                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 529084208998                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  45521201503                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 114148833026500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 574607024501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 574607024501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 574607024501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 574607024501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      5527744                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           5527744                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        86371                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              86371                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      9620043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              9620043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      9620043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             9620043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     86371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000621250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             320257                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      86371                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    86371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             5177                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             5347                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             5317                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             5845                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             5104                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             5091                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             5617                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             5790                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             6033                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             5599                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            5474                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            5273                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            5111                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            5243                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            5286                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            5064                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1505677495                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 431855000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             3125133745                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    17432.67                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               36182.67                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   10760                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                12.46                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                86371                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  85059                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    696                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     57                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     63                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     55                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     68                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     56                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     87                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    154                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     67                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        75608                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    73.108031                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    69.039066                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    48.268866                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        68651     90.80%     90.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         6490      8.58%     99.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          169      0.22%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           62      0.08%     99.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           49      0.06%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           47      0.06%     99.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           48      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           38      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           54      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        75608                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               5527744                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                5527744                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        9.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     9.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 574605708000                       # Total gap between requests
system.mem_ctrls2.avgGap                   6652762.02                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      5527744                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 9620042.506094319746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        86371                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   3125133745                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     36182.67                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   12.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       452385                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       452385                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       452385                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       452385                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        86371                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        86371                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        86371                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        86371                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   7552107129                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   7552107129                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   7552107129                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   7552107129                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       538756                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       538756                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       538756                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       538756                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.160316                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.160316                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.160316                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.160316                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 87437.995728                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 87437.995728                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 87437.995728                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 87437.995728                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        86371                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        86371                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        86371                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        86371                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   5783412879                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   5783412879                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   5783412879                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   5783412879                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.160316                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.160316                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.160316                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.160316                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 66960.124104                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 66960.124104                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 66960.124104                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 66960.124104                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       412718                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       412718                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        86371                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        86371                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   7552107129                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   7552107129                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       499089                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       499089                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.173057                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.173057                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 87437.995728                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 87437.995728                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        86371                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        86371                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   5783412879                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   5783412879                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.173057                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.173057                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 66960.124104                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 66960.124104                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        39667                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        39667                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        39667                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        39667                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     61542.346424                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  114148831809500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 61542.346424                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.234765                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.234765                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        86371                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        86225                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.329479                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       8706467                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       538756                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           267264480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           142050645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          307612620                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     60047204040                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    170082811680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      276205531545                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       480.685964                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 441535788502                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 113884015999                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           272598060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           144881715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          309076320                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     60596561490                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    169620281760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      276301987425                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       480.853828                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 440325058000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 115094746501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      5532480                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           5532480                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        86445                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              86445                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      9628285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              9628285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      9628285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             9628285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     86445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000629250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             320384                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      86445                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    86445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             5246                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             5335                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             5319                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             5860                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             5165                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             5072                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             5650                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             5775                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             6066                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             5585                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            5457                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            5273                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            5106                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            5275                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            5245                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            5016                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1489003745                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 432225000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             3109847495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    17224.87                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               35974.87                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   10817                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                12.51                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                86445                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  85170                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    659                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     56                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     62                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     62                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     61                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     93                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    142                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     70                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        75625                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    73.153375                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    69.044038                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    48.402602                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        68709     90.85%     90.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         6442      8.52%     99.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          164      0.22%     99.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           76      0.10%     99.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           46      0.06%     99.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           47      0.06%     99.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           49      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           40      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           52      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        75625                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               5532480                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                5532480                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        9.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     9.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 574606726000                       # Total gap between requests
system.mem_ctrls3.avgGap                   6647078.79                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      5532480                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 9628284.660815823823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        86445                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   3109847495                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     35974.87                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   12.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       480022                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       480022                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       480022                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       480022                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        86445                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        86445                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        86445                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        86445                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   7540673555                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   7540673555                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   7540673555                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   7540673555                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       566467                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       566467                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       566467                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       566467                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.152604                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.152604                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.152604                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.152604                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 87230.881543                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 87230.881543                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 87230.881543                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 87230.881543                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        86445                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        86445                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        86445                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        86445                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   5770459056                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   5770459056                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   5770459056                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   5770459056                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.152604                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.152604                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.152604                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.152604                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 66752.953392                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 66752.953392                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 66752.953392                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 66752.953392                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       440604                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       440604                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        86445                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        86445                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   7540673555                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   7540673555                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       527049                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       527049                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.164017                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.164017                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 87230.881543                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 87230.881543                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        86445                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        86445                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   5770459056                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   5770459056                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.164017                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.164017                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 66752.953392                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 66752.953392                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        39418                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        39418                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        39418                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        39418                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     61579.841071                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  114148831481500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 61579.841071                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.234908                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.234908                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        86445                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        86299                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.329762                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       9149917                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       566467                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           266457660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           141621810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          307184220                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     59848618890                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    170250253920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      276172724580                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       480.628869                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 441971402000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 113448402501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           273526260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           145375065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          310033080                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     61013212680                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    169269543360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      276370278525                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       480.972677                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 439409746001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 116010058500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      5542656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           5542656                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        86604                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              86604                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      9645994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              9645994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      9645994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             9645994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     86604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000621250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             320694                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      86604                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    86604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             5210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             5289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             5353                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             5896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             5155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             5085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             5631                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             5822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             6019                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             5568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            5519                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            5255                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            5161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            5314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            5292                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            5035                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1501087240                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 433020000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             3124912240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17332.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36082.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   10779                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                12.45                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                86604                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  85297                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    680                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     56                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     70                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     75                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     63                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     89                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    141                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        75823                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    73.098242                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    69.026250                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    48.069042                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        68898     90.87%     90.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         6446      8.50%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          180      0.24%     99.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           66      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           52      0.07%     99.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           45      0.06%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           46      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           37      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           53      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        75823                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               5542656                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                5542656                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        9.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     9.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 574602997000                       # Total gap between requests
system.mem_ctrls0.avgGap                   6634832.07                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      5542656                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 9645994.155420133844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        86604                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   3124912240                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     36082.77                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   12.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       485039                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       485039                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       485039                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       485039                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        86604                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        86604                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        86604                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        86604                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   7563885896                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   7563885896                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   7563885896                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   7563885896                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       571643                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       571643                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       571643                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       571643                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.151500                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.151500                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.151500                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.151500                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 87338.759134                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 87338.759134                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 87338.759134                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 87338.759134                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        86604                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        86604                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        86604                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        86604                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   5790389147                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   5790389147                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   5790389147                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   5790389147                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.151500                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.151500                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.151500                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.151500                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 66860.527770                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 66860.527770                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 66860.527770                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 66860.527770                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       448707                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       448707                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        86604                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        86604                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   7563885896                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   7563885896                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       535311                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       535311                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.161783                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.161783                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 87338.759134                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 87338.759134                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        86604                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        86604                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   5790389147                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   5790389147                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.161783                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.161783                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 66860.527770                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 66860.527770                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        36332                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        36332                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        36332                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        36332                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     61720.348656                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  114148831587500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 61720.348656                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.235444                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.235444                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        86604                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        86461                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.330368                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       9232892                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       571643                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           267385860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           142115160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          308183820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     60127596840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    170015115360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      276218985120                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       480.709378                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 441359719752                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 114060084749                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           274004640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           145633125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          310168740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     60985205160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    169293088320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      276366688065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       480.966428                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 439471968000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 115947836501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      5528128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           5528128                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        86377                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              86377                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      9620711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              9620711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      9620711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             9620711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     86377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000621250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             320247                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      86377                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    86377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             5246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             5309                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             5372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             5855                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             5137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             5064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             5567                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             5779                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             5996                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             5628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            5537                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            5245                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            5083                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            5193                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            5243                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            5123                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1479951493                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 431885000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3099520243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17133.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35883.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   10838                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                12.55                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                86377                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  85078                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    668                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     60                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     62                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     75                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     89                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    144                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        75536                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    73.182800                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    69.075582                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    48.370537                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        68562     90.77%     90.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         6509      8.62%     99.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          163      0.22%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           67      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           52      0.07%     99.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           43      0.06%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           49      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           39      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           52      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        75536                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               5528128                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                5528128                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        9.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     9.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.08                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 574606733000                       # Total gap between requests
system.mem_ctrls1.avgGap                   6652311.76                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      5528128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 9620710.788909576833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        86377                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3099520243                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     35883.63                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   12.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       458469                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       458469                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       458469                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       458469                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        86377                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        86377                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        86377                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        86377                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   7526786123                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   7526786123                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   7526786123                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   7526786123                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       544846                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       544846                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       544846                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       544846                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.158535                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.158535                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.158535                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.158535                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 87138.776792                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 87138.776792                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 87138.776792                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 87138.776792                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        86377                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        86377                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        86377                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        86377                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   5757966373                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   5757966373                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   5757966373                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   5757966373                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.158535                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.158535                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.158535                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.158535                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 66660.874689                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 66660.874689                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 66660.874689                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 66660.874689                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       420480                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       420480                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        86377                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        86377                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   7526786123                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   7526786123                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       506857                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       506857                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.170417                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.170417                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 87138.776792                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 87138.776792                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        86377                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        86377                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   5757966373                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   5757966373                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.170417                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.170417                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 66660.874689                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 66660.874689                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        37989                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        37989                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        37989                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        37989                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     61646.710563                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  114148831595500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 61646.710563                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.235164                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.235164                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        86377                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        86207                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.329502                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       8803913                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       544846                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           266743260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           141769815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          307362720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     59706094950                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    170369463840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      276150022665                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       480.589361                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 442284392251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 113135412250                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           272605200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           144889305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          309369060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    45358588080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     60902295810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    169362903360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      276350650815                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       480.938518                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 439652722252                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  19187220000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 115767082249                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  563                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 563                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2818                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2818                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3210                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    11238                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                76500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 114723438437001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1509478                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1477433                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              913500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1877458                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              871500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2195500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1009500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              270998                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              895000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1436982                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
