#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x152664870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1526777d0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1526adf90 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x158050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1526b7210_0 .net "in", 31 0, o0x158050010;  0 drivers
v0x1526c27f0_0 .var "out", 31 0;
S_0x1526acd40 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1580500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1526c28b0_0 .net "clk", 0 0, o0x1580500d0;  0 drivers
o0x158050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1526c2950_0 .net "data_address", 31 0, o0x158050100;  0 drivers
o0x158050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1526c2a00_0 .net "data_read", 0 0, o0x158050130;  0 drivers
v0x1526c2ab0_0 .var "data_readdata", 31 0;
o0x158050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1526c2b60_0 .net "data_write", 0 0, o0x158050190;  0 drivers
o0x1580501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1526c2c40_0 .net "data_writedata", 31 0, o0x1580501c0;  0 drivers
S_0x152698a50 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x158050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1526c2d80_0 .net "clk", 0 0, o0x158050310;  0 drivers
v0x1526c2e30_0 .var "curr_addr", 31 0;
o0x158050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1526c2ee0_0 .net "enable", 0 0, o0x158050370;  0 drivers
o0x1580503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1526c2f90_0 .net "next_addr", 31 0, o0x1580503a0;  0 drivers
o0x1580503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1526c3040_0 .net "reset", 0 0, o0x1580503d0;  0 drivers
E_0x1526b79b0 .event posedge, v0x1526c2d80_0;
S_0x1526abfd0 .scope module, "srlv_tb" "srlv_tb" 7 1;
 .timescale 0 0;
v0x1526cfc10_0 .net "active", 0 0, L_0x1526d8500;  1 drivers
v0x1526cfcc0_0 .var "clk", 0 0;
v0x1526cfdd0_0 .var "clk_enable", 0 0;
v0x1526cfe60_0 .net "data_address", 31 0, v0x1526cdbf0_0;  1 drivers
v0x1526cfef0_0 .net "data_read", 0 0, L_0x1526d7b40;  1 drivers
v0x1526cff80_0 .var "data_readdata", 31 0;
v0x1526d0010_0 .net "data_write", 0 0, L_0x1526d75d0;  1 drivers
v0x1526d00a0_0 .net "data_writedata", 31 0, v0x1526c6a00_0;  1 drivers
v0x1526d0170_0 .net "instr_address", 31 0, L_0x1526d8630;  1 drivers
v0x1526d0280_0 .var "instr_readdata", 31 0;
v0x1526d0310_0 .net "register_v0", 31 0, L_0x1526d5e80;  1 drivers
v0x1526d03e0_0 .var "reset", 0 0;
S_0x1526c31a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x1526abfd0;
 .timescale 0 0;
v0x1526c3370_0 .var "expected", 31 0;
v0x1526c3430_0 .var "funct", 5 0;
v0x1526c34e0_0 .var "i", 4 0;
v0x1526c35a0_0 .var "imm", 15 0;
v0x1526c3650_0 .var "imm_instr", 31 0;
v0x1526c3740_0 .var "opcode", 5 0;
v0x1526c37f0_0 .var "r_instr", 31 0;
v0x1526c38a0_0 .var "rd", 4 0;
v0x1526c3950_0 .var "rs", 4 0;
v0x1526c3a60_0 .var "rt", 4 0;
v0x1526c3b10_0 .var "shamt", 4 0;
v0x1526c3bc0_0 .var "test", 31 0;
E_0x152692f00 .event posedge, v0x1526c6d10_0;
S_0x1526c3c70 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x1526abfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1526d1040 .functor OR 1, L_0x1526d0cf0, L_0x1526d0f00, C4<0>, C4<0>;
L_0x1526d1130 .functor BUFZ 1, L_0x1526d07e0, C4<0>, C4<0>, C4<0>;
L_0x1526d1560 .functor AND 1, L_0x1526d07e0, L_0x1526d16b0, C4<1>, C4<1>;
L_0x1526d1830 .functor OR 1, L_0x1526d1560, L_0x1526d15d0, C4<0>, C4<0>;
L_0x1526d1960 .functor OR 1, L_0x1526d1830, L_0x1526d13e0, C4<0>, C4<0>;
L_0x1526d1a80 .functor OR 1, L_0x1526d1960, L_0x1526d2d20, C4<0>, C4<0>;
L_0x1526d1b30 .functor OR 1, L_0x1526d1a80, L_0x1526d27b0, C4<0>, C4<0>;
L_0x1526d26c0 .functor AND 1, L_0x1526d21d0, L_0x1526d22f0, C4<1>, C4<1>;
L_0x1526d27b0 .functor OR 1, L_0x1526d1f70, L_0x1526d26c0, C4<0>, C4<0>;
L_0x1526d2d20 .functor AND 1, L_0x1526d24a0, L_0x1526d29d0, C4<1>, C4<1>;
L_0x1526d3280 .functor OR 1, L_0x1526d2bc0, L_0x1526d2ef0, C4<0>, C4<0>;
L_0x1526d1300 .functor OR 1, L_0x1526d3670, L_0x1526d3920, C4<0>, C4<0>;
L_0x1526d3c50 .functor AND 1, L_0x1526d3140, L_0x1526d1300, C4<1>, C4<1>;
L_0x1526d3e50 .functor OR 1, L_0x1526d3ae0, L_0x1526d3f90, C4<0>, C4<0>;
L_0x1526d42e0 .functor OR 1, L_0x1526d3e50, L_0x1526d41c0, C4<0>, C4<0>;
L_0x1526d3d40 .functor AND 1, L_0x1526d07e0, L_0x1526d42e0, C4<1>, C4<1>;
L_0x1526d4070 .functor AND 1, L_0x1526d07e0, L_0x1526d44d0, C4<1>, C4<1>;
L_0x1526d4390 .functor AND 1, L_0x1526d07e0, L_0x1526d25a0, C4<1>, C4<1>;
L_0x1526d4f90 .functor AND 1, v0x1526cdad0_0, v0x1526cf910_0, C4<1>, C4<1>;
L_0x1526d5000 .functor AND 1, L_0x1526d4f90, L_0x1526d1b30, C4<1>, C4<1>;
L_0x1526d5130 .functor OR 1, L_0x1526d27b0, L_0x1526d2d20, C4<0>, C4<0>;
L_0x1526d5ef0 .functor BUFZ 32, L_0x1526d5ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1526d5fe0 .functor BUFZ 32, L_0x1526d5d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1526d6f50 .functor AND 1, v0x1526cfdd0_0, L_0x1526d3d40, C4<1>, C4<1>;
L_0x1526d6fc0 .functor AND 1, L_0x1526d6f50, v0x1526cdad0_0, C4<1>, C4<1>;
L_0x1526d5800 .functor AND 1, L_0x1526d6fc0, L_0x1526d71a0, C4<1>, C4<1>;
L_0x1526d7480 .functor AND 1, v0x1526cdad0_0, v0x1526cf910_0, C4<1>, C4<1>;
L_0x1526d75d0 .functor AND 1, L_0x1526d7480, L_0x1526d1d00, C4<1>, C4<1>;
L_0x1526d7240 .functor OR 1, L_0x1526d7680, L_0x1526d7720, C4<0>, C4<0>;
L_0x1526d7ad0 .functor AND 1, L_0x1526d7240, L_0x1526d7330, C4<1>, C4<1>;
L_0x1526d7b40 .functor OR 1, L_0x1526d13e0, L_0x1526d7ad0, C4<0>, C4<0>;
L_0x1526d8500 .functor BUFZ 1, v0x1526cdad0_0, C4<0>, C4<0>, C4<0>;
L_0x1526d8630 .functor BUFZ 32, v0x1526cdb60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1526c8da0_0 .net *"_ivl_100", 31 0, L_0x1526d2930;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c8e30_0 .net *"_ivl_103", 25 0, L_0x1580884d8;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c8ec0_0 .net/2u *"_ivl_104", 31 0, L_0x158088520;  1 drivers
v0x1526c8f50_0 .net *"_ivl_106", 0 0, L_0x1526d24a0;  1 drivers
v0x1526c8fe0_0 .net *"_ivl_109", 5 0, L_0x1526d2b20;  1 drivers
L_0x158088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1526c9080_0 .net/2u *"_ivl_110", 5 0, L_0x158088568;  1 drivers
v0x1526c9130_0 .net *"_ivl_112", 0 0, L_0x1526d29d0;  1 drivers
v0x1526c91d0_0 .net *"_ivl_116", 31 0, L_0x1526d2e50;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c9280_0 .net *"_ivl_119", 25 0, L_0x1580885b0;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1526c9390_0 .net/2u *"_ivl_12", 5 0, L_0x1580880a0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1526c9440_0 .net/2u *"_ivl_120", 31 0, L_0x1580885f8;  1 drivers
v0x1526c94f0_0 .net *"_ivl_122", 0 0, L_0x1526d2bc0;  1 drivers
v0x1526c9590_0 .net *"_ivl_124", 31 0, L_0x1526d3060;  1 drivers
L_0x158088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c9640_0 .net *"_ivl_127", 25 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1526c96f0_0 .net/2u *"_ivl_128", 31 0, L_0x158088688;  1 drivers
v0x1526c97a0_0 .net *"_ivl_130", 0 0, L_0x1526d2ef0;  1 drivers
v0x1526c9840_0 .net *"_ivl_134", 31 0, L_0x1526d33d0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c99d0_0 .net *"_ivl_137", 25 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c9a60_0 .net/2u *"_ivl_138", 31 0, L_0x158088718;  1 drivers
v0x1526c9b10_0 .net *"_ivl_140", 0 0, L_0x1526d3140;  1 drivers
v0x1526c9bb0_0 .net *"_ivl_143", 5 0, L_0x1526d3780;  1 drivers
L_0x158088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1526c9c60_0 .net/2u *"_ivl_144", 5 0, L_0x158088760;  1 drivers
v0x1526c9d10_0 .net *"_ivl_146", 0 0, L_0x1526d3670;  1 drivers
v0x1526c9db0_0 .net *"_ivl_149", 5 0, L_0x1526d3a40;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1526c9e60_0 .net/2u *"_ivl_150", 5 0, L_0x1580887a8;  1 drivers
v0x1526c9f10_0 .net *"_ivl_152", 0 0, L_0x1526d3920;  1 drivers
v0x1526c9fb0_0 .net *"_ivl_155", 0 0, L_0x1526d1300;  1 drivers
v0x1526ca050_0 .net *"_ivl_159", 1 0, L_0x1526d3db0;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1526ca100_0 .net/2u *"_ivl_16", 5 0, L_0x1580880e8;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1526ca1b0_0 .net/2u *"_ivl_160", 1 0, L_0x1580887f0;  1 drivers
v0x1526ca260_0 .net *"_ivl_162", 0 0, L_0x1526d3ae0;  1 drivers
L_0x158088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1526ca300_0 .net/2u *"_ivl_164", 5 0, L_0x158088838;  1 drivers
v0x1526ca3b0_0 .net *"_ivl_166", 0 0, L_0x1526d3f90;  1 drivers
v0x1526c98e0_0 .net *"_ivl_169", 0 0, L_0x1526d3e50;  1 drivers
L_0x158088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1526ca640_0 .net/2u *"_ivl_170", 5 0, L_0x158088880;  1 drivers
v0x1526ca6d0_0 .net *"_ivl_172", 0 0, L_0x1526d41c0;  1 drivers
v0x1526ca760_0 .net *"_ivl_175", 0 0, L_0x1526d42e0;  1 drivers
L_0x1580888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1526ca7f0_0 .net/2u *"_ivl_178", 5 0, L_0x1580888c8;  1 drivers
v0x1526ca890_0 .net *"_ivl_180", 0 0, L_0x1526d44d0;  1 drivers
L_0x158088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1526ca930_0 .net/2u *"_ivl_184", 5 0, L_0x158088910;  1 drivers
v0x1526ca9e0_0 .net *"_ivl_186", 0 0, L_0x1526d25a0;  1 drivers
L_0x158088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1526caa80_0 .net/2u *"_ivl_194", 4 0, L_0x158088958;  1 drivers
v0x1526cab30_0 .net *"_ivl_197", 4 0, L_0x1526d4bc0;  1 drivers
v0x1526cabe0_0 .net *"_ivl_199", 4 0, L_0x1526d4a50;  1 drivers
v0x1526cac90_0 .net *"_ivl_20", 31 0, L_0x1526d0b50;  1 drivers
v0x1526cad40_0 .net *"_ivl_200", 4 0, L_0x1526d4af0;  1 drivers
v0x1526cadf0_0 .net *"_ivl_205", 0 0, L_0x1526d4f90;  1 drivers
v0x1526cae90_0 .net *"_ivl_209", 0 0, L_0x1526d5130;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1526caf30_0 .net/2u *"_ivl_210", 31 0, L_0x1580889a0;  1 drivers
v0x1526cafe0_0 .net *"_ivl_212", 31 0, L_0x1526d4120;  1 drivers
v0x1526cb090_0 .net *"_ivl_214", 31 0, L_0x1526d4c60;  1 drivers
v0x1526cb140_0 .net *"_ivl_216", 31 0, L_0x1526d54d0;  1 drivers
v0x1526cb1f0_0 .net *"_ivl_218", 31 0, L_0x1526d5390;  1 drivers
v0x1526cb2a0_0 .net *"_ivl_227", 0 0, L_0x1526d6f50;  1 drivers
v0x1526cb340_0 .net *"_ivl_229", 0 0, L_0x1526d6fc0;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526cb3e0_0 .net *"_ivl_23", 25 0, L_0x158088130;  1 drivers
v0x1526cb490_0 .net *"_ivl_230", 31 0, L_0x1526d7100;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526cb540_0 .net *"_ivl_233", 30 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1526cb5f0_0 .net/2u *"_ivl_234", 31 0, L_0x158088b08;  1 drivers
v0x1526cb6a0_0 .net *"_ivl_236", 0 0, L_0x1526d71a0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1526cb740_0 .net/2u *"_ivl_24", 31 0, L_0x158088178;  1 drivers
v0x1526cb7f0_0 .net *"_ivl_241", 0 0, L_0x1526d7480;  1 drivers
L_0x158088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1526cb890_0 .net/2u *"_ivl_244", 5 0, L_0x158088b50;  1 drivers
L_0x158088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1526cb940_0 .net/2u *"_ivl_248", 5 0, L_0x158088b98;  1 drivers
v0x1526cb9f0_0 .net *"_ivl_255", 0 0, L_0x1526d7330;  1 drivers
v0x1526ca450_0 .net *"_ivl_257", 0 0, L_0x1526d7ad0;  1 drivers
v0x1526ca4f0_0 .net *"_ivl_26", 0 0, L_0x1526d0cf0;  1 drivers
v0x1526ca590_0 .net *"_ivl_261", 15 0, L_0x1526d7f70;  1 drivers
v0x1526cba80_0 .net *"_ivl_262", 17 0, L_0x1526d7800;  1 drivers
L_0x158088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1526cbb30_0 .net *"_ivl_265", 1 0, L_0x158088c28;  1 drivers
v0x1526cbbe0_0 .net *"_ivl_268", 15 0, L_0x1526d8220;  1 drivers
L_0x158088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1526cbc90_0 .net *"_ivl_270", 1 0, L_0x158088c70;  1 drivers
v0x1526cbd40_0 .net *"_ivl_273", 0 0, L_0x1526d8150;  1 drivers
L_0x158088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1526cbdf0_0 .net/2u *"_ivl_274", 13 0, L_0x158088cb8;  1 drivers
L_0x158088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526cbea0_0 .net/2u *"_ivl_276", 13 0, L_0x158088d00;  1 drivers
v0x1526cbf50_0 .net *"_ivl_278", 13 0, L_0x1526d82c0;  1 drivers
v0x1526cc000_0 .net *"_ivl_28", 31 0, L_0x1526d0e10;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526cc0b0_0 .net *"_ivl_31", 25 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1526cc160_0 .net/2u *"_ivl_32", 31 0, L_0x158088208;  1 drivers
v0x1526cc210_0 .net *"_ivl_34", 0 0, L_0x1526d0f00;  1 drivers
v0x1526cc2b0_0 .net *"_ivl_4", 31 0, L_0x1526d06b0;  1 drivers
v0x1526cc360_0 .net *"_ivl_41", 2 0, L_0x1526d11e0;  1 drivers
L_0x158088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1526cc410_0 .net/2u *"_ivl_42", 2 0, L_0x158088250;  1 drivers
v0x1526cc4c0_0 .net *"_ivl_47", 2 0, L_0x1526d14c0;  1 drivers
L_0x158088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1526cc570_0 .net/2u *"_ivl_48", 2 0, L_0x158088298;  1 drivers
v0x1526cc620_0 .net *"_ivl_53", 0 0, L_0x1526d16b0;  1 drivers
v0x1526cc6c0_0 .net *"_ivl_55", 0 0, L_0x1526d1560;  1 drivers
v0x1526cc760_0 .net *"_ivl_57", 0 0, L_0x1526d1830;  1 drivers
v0x1526cc800_0 .net *"_ivl_59", 0 0, L_0x1526d1960;  1 drivers
v0x1526cc8a0_0 .net *"_ivl_61", 0 0, L_0x1526d1a80;  1 drivers
v0x1526cc940_0 .net *"_ivl_65", 2 0, L_0x1526d1c40;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1526cc9f0_0 .net/2u *"_ivl_66", 2 0, L_0x1580882e0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526ccaa0_0 .net *"_ivl_7", 25 0, L_0x158088010;  1 drivers
v0x1526ccb50_0 .net *"_ivl_70", 31 0, L_0x1526d1ed0;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526ccc00_0 .net *"_ivl_73", 25 0, L_0x158088328;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1526cccb0_0 .net/2u *"_ivl_74", 31 0, L_0x158088370;  1 drivers
v0x1526ccd60_0 .net *"_ivl_76", 0 0, L_0x1526d1f70;  1 drivers
v0x1526cce00_0 .net *"_ivl_78", 31 0, L_0x1526d2130;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526cceb0_0 .net/2u *"_ivl_8", 31 0, L_0x158088058;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526ccf60_0 .net *"_ivl_81", 25 0, L_0x1580883b8;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1526cd010_0 .net/2u *"_ivl_82", 31 0, L_0x158088400;  1 drivers
v0x1526cd0c0_0 .net *"_ivl_84", 0 0, L_0x1526d21d0;  1 drivers
v0x1526cd160_0 .net *"_ivl_87", 0 0, L_0x1526d2090;  1 drivers
v0x1526cd210_0 .net *"_ivl_88", 31 0, L_0x1526d23a0;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526cd2c0_0 .net *"_ivl_91", 30 0, L_0x158088448;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1526cd370_0 .net/2u *"_ivl_92", 31 0, L_0x158088490;  1 drivers
v0x1526cd420_0 .net *"_ivl_94", 0 0, L_0x1526d22f0;  1 drivers
v0x1526cd4c0_0 .net *"_ivl_97", 0 0, L_0x1526d26c0;  1 drivers
v0x1526cd560_0 .net "active", 0 0, L_0x1526d8500;  alias, 1 drivers
v0x1526cd600_0 .net "alu_op1", 31 0, L_0x1526d5ef0;  1 drivers
v0x1526cd6a0_0 .net "alu_op2", 31 0, L_0x1526d5fe0;  1 drivers
v0x1526cd740_0 .net "alui_instr", 0 0, L_0x1526d15d0;  1 drivers
v0x1526cd7e0_0 .net "b_flag", 0 0, v0x1526c48c0_0;  1 drivers
v0x1526cd890_0 .net "b_imm", 17 0, L_0x1526d8030;  1 drivers
v0x1526cd920_0 .net "b_offset", 31 0, L_0x1526d8420;  1 drivers
v0x1526cd9b0_0 .net "clk", 0 0, v0x1526cfcc0_0;  1 drivers
v0x1526cda40_0 .net "clk_enable", 0 0, v0x1526cfdd0_0;  1 drivers
v0x1526cdad0_0 .var "cpu_active", 0 0;
v0x1526cdb60_0 .var "curr_addr", 31 0;
v0x1526cdbf0_0 .var "data_address", 31 0;
v0x1526cdc90_0 .net "data_read", 0 0, L_0x1526d7b40;  alias, 1 drivers
v0x1526cdd30_0 .net "data_readdata", 31 0, v0x1526cff80_0;  1 drivers
v0x1526cde10_0 .net "data_write", 0 0, L_0x1526d75d0;  alias, 1 drivers
v0x1526cdeb0_0 .net "data_writedata", 31 0, v0x1526c6a00_0;  alias, 1 drivers
v0x1526cdf50_0 .var "delay_slot", 31 0;
v0x1526cdff0_0 .net "effective_addr", 31 0, v0x1526c4c80_0;  1 drivers
v0x1526ce090_0 .net "funct_code", 5 0, L_0x1526d0610;  1 drivers
v0x1526ce140_0 .net "hi_out", 31 0, v0x1526c6dc0_0;  1 drivers
v0x1526ce200_0 .net "hl_reg_enable", 0 0, L_0x1526d5800;  1 drivers
v0x1526ce2d0_0 .net "instr_address", 31 0, L_0x1526d8630;  alias, 1 drivers
v0x1526ce370_0 .net "instr_opcode", 5 0, L_0x1526d04f0;  1 drivers
v0x1526ce410_0 .net "instr_readdata", 31 0, v0x1526d0280_0;  1 drivers
v0x1526ce4e0_0 .net "j_imm", 0 0, L_0x1526d3280;  1 drivers
v0x1526ce580_0 .net "j_reg", 0 0, L_0x1526d3c50;  1 drivers
v0x1526ce620_0 .net "link_const", 0 0, L_0x1526d27b0;  1 drivers
v0x1526ce6c0_0 .net "link_reg", 0 0, L_0x1526d2d20;  1 drivers
v0x1526ce760_0 .net "lo_out", 31 0, v0x1526c74f0_0;  1 drivers
v0x1526ce800_0 .net "load_data", 31 0, v0x1526c5d70_0;  1 drivers
v0x1526ce8b0_0 .net "load_instr", 0 0, L_0x1526d13e0;  1 drivers
v0x1526ce940_0 .net "lw", 0 0, L_0x1526d0900;  1 drivers
v0x1526ce9e0_0 .net "mfhi", 0 0, L_0x1526d4070;  1 drivers
v0x1526cea80_0 .net "mflo", 0 0, L_0x1526d4390;  1 drivers
v0x1526ceb20_0 .net "movefrom", 0 0, L_0x1526d1040;  1 drivers
v0x1526cebc0_0 .net "muldiv", 0 0, L_0x1526d3d40;  1 drivers
v0x1526cec60_0 .var "next_delay_slot", 31 0;
v0x1526ced10_0 .net "partial_store", 0 0, L_0x1526d7240;  1 drivers
v0x1526cedb0_0 .net "r_format", 0 0, L_0x1526d07e0;  1 drivers
v0x1526cee50_0 .net "reg_a_read_data", 31 0, L_0x1526d5ae0;  1 drivers
v0x1526cef10_0 .net "reg_a_read_index", 4 0, L_0x1526d4970;  1 drivers
v0x1526cefc0_0 .net "reg_b_read_data", 31 0, L_0x1526d5d90;  1 drivers
v0x1526cf050_0 .net "reg_b_read_index", 4 0, L_0x1526d45b0;  1 drivers
v0x1526cf110_0 .net "reg_dst", 0 0, L_0x1526d1130;  1 drivers
v0x1526cf1a0_0 .net "reg_write", 0 0, L_0x1526d1b30;  1 drivers
v0x1526cf240_0 .net "reg_write_data", 31 0, L_0x1526d5760;  1 drivers
v0x1526cf300_0 .net "reg_write_enable", 0 0, L_0x1526d5000;  1 drivers
v0x1526cf3b0_0 .net "reg_write_index", 4 0, L_0x1526d4e30;  1 drivers
v0x1526cf460_0 .net "register_v0", 31 0, L_0x1526d5e80;  alias, 1 drivers
v0x1526cf510_0 .net "reset", 0 0, v0x1526d03e0_0;  1 drivers
v0x1526cf5a0_0 .net "result", 31 0, v0x1526c50d0_0;  1 drivers
v0x1526cf650_0 .net "result_hi", 31 0, v0x1526c4a70_0;  1 drivers
v0x1526cf720_0 .net "result_lo", 31 0, v0x1526c4bd0_0;  1 drivers
v0x1526cf7f0_0 .net "sb", 0 0, L_0x1526d7680;  1 drivers
v0x1526cf880_0 .net "sh", 0 0, L_0x1526d7720;  1 drivers
v0x1526cf910_0 .var "state", 0 0;
v0x1526cf9b0_0 .net "store_instr", 0 0, L_0x1526d1d00;  1 drivers
v0x1526cfa50_0 .net "sw", 0 0, L_0x1526d0a70;  1 drivers
E_0x1526c36e0/0 .event edge, v0x1526c48c0_0, v0x1526cdf50_0, v0x1526cd920_0, v0x1526ce4e0_0;
E_0x1526c36e0/1 .event edge, v0x1526c4b20_0, v0x1526ce580_0, v0x1526c81b0_0;
E_0x1526c36e0 .event/or E_0x1526c36e0/0, E_0x1526c36e0/1;
E_0x1526c4000 .event edge, v0x1526c66e0_0, v0x1526c4c80_0;
L_0x1526d04f0 .part v0x1526d0280_0, 26, 6;
L_0x1526d0610 .part v0x1526d0280_0, 0, 6;
L_0x1526d06b0 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x158088010;
L_0x1526d07e0 .cmp/eq 32, L_0x1526d06b0, L_0x158088058;
L_0x1526d0900 .cmp/eq 6, L_0x1526d04f0, L_0x1580880a0;
L_0x1526d0a70 .cmp/eq 6, L_0x1526d04f0, L_0x1580880e8;
L_0x1526d0b50 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x158088130;
L_0x1526d0cf0 .cmp/eq 32, L_0x1526d0b50, L_0x158088178;
L_0x1526d0e10 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x1580881c0;
L_0x1526d0f00 .cmp/eq 32, L_0x1526d0e10, L_0x158088208;
L_0x1526d11e0 .part L_0x1526d04f0, 3, 3;
L_0x1526d13e0 .cmp/eq 3, L_0x1526d11e0, L_0x158088250;
L_0x1526d14c0 .part L_0x1526d04f0, 3, 3;
L_0x1526d15d0 .cmp/eq 3, L_0x1526d14c0, L_0x158088298;
L_0x1526d16b0 .reduce/nor L_0x1526d3d40;
L_0x1526d1c40 .part L_0x1526d04f0, 3, 3;
L_0x1526d1d00 .cmp/eq 3, L_0x1526d1c40, L_0x1580882e0;
L_0x1526d1ed0 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x158088328;
L_0x1526d1f70 .cmp/eq 32, L_0x1526d1ed0, L_0x158088370;
L_0x1526d2130 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x1580883b8;
L_0x1526d21d0 .cmp/eq 32, L_0x1526d2130, L_0x158088400;
L_0x1526d2090 .part v0x1526d0280_0, 20, 1;
L_0x1526d23a0 .concat [ 1 31 0 0], L_0x1526d2090, L_0x158088448;
L_0x1526d22f0 .cmp/eq 32, L_0x1526d23a0, L_0x158088490;
L_0x1526d2930 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x1580884d8;
L_0x1526d24a0 .cmp/eq 32, L_0x1526d2930, L_0x158088520;
L_0x1526d2b20 .part v0x1526d0280_0, 0, 6;
L_0x1526d29d0 .cmp/eq 6, L_0x1526d2b20, L_0x158088568;
L_0x1526d2e50 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x1580885b0;
L_0x1526d2bc0 .cmp/eq 32, L_0x1526d2e50, L_0x1580885f8;
L_0x1526d3060 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x158088640;
L_0x1526d2ef0 .cmp/eq 32, L_0x1526d3060, L_0x158088688;
L_0x1526d33d0 .concat [ 6 26 0 0], L_0x1526d04f0, L_0x1580886d0;
L_0x1526d3140 .cmp/eq 32, L_0x1526d33d0, L_0x158088718;
L_0x1526d3780 .part v0x1526d0280_0, 0, 6;
L_0x1526d3670 .cmp/eq 6, L_0x1526d3780, L_0x158088760;
L_0x1526d3a40 .part v0x1526d0280_0, 0, 6;
L_0x1526d3920 .cmp/eq 6, L_0x1526d3a40, L_0x1580887a8;
L_0x1526d3db0 .part L_0x1526d0610, 3, 2;
L_0x1526d3ae0 .cmp/eq 2, L_0x1526d3db0, L_0x1580887f0;
L_0x1526d3f90 .cmp/eq 6, L_0x1526d0610, L_0x158088838;
L_0x1526d41c0 .cmp/eq 6, L_0x1526d0610, L_0x158088880;
L_0x1526d44d0 .cmp/eq 6, L_0x1526d0610, L_0x1580888c8;
L_0x1526d25a0 .cmp/eq 6, L_0x1526d0610, L_0x158088910;
L_0x1526d4970 .part v0x1526d0280_0, 21, 5;
L_0x1526d45b0 .part v0x1526d0280_0, 16, 5;
L_0x1526d4bc0 .part v0x1526d0280_0, 11, 5;
L_0x1526d4a50 .part v0x1526d0280_0, 16, 5;
L_0x1526d4af0 .functor MUXZ 5, L_0x1526d4a50, L_0x1526d4bc0, L_0x1526d1130, C4<>;
L_0x1526d4e30 .functor MUXZ 5, L_0x1526d4af0, L_0x158088958, L_0x1526d27b0, C4<>;
L_0x1526d4120 .arith/sum 32, v0x1526cdf50_0, L_0x1580889a0;
L_0x1526d4c60 .functor MUXZ 32, v0x1526c50d0_0, v0x1526c5d70_0, L_0x1526d13e0, C4<>;
L_0x1526d54d0 .functor MUXZ 32, L_0x1526d4c60, v0x1526c74f0_0, L_0x1526d4390, C4<>;
L_0x1526d5390 .functor MUXZ 32, L_0x1526d54d0, v0x1526c6dc0_0, L_0x1526d4070, C4<>;
L_0x1526d5760 .functor MUXZ 32, L_0x1526d5390, L_0x1526d4120, L_0x1526d5130, C4<>;
L_0x1526d7100 .concat [ 1 31 0 0], v0x1526cf910_0, L_0x158088ac0;
L_0x1526d71a0 .cmp/eq 32, L_0x1526d7100, L_0x158088b08;
L_0x1526d7680 .cmp/eq 6, L_0x1526d04f0, L_0x158088b50;
L_0x1526d7720 .cmp/eq 6, L_0x1526d04f0, L_0x158088b98;
L_0x1526d7330 .reduce/nor v0x1526cf910_0;
L_0x1526d7f70 .part v0x1526d0280_0, 0, 16;
L_0x1526d7800 .concat [ 16 2 0 0], L_0x1526d7f70, L_0x158088c28;
L_0x1526d8220 .part L_0x1526d7800, 0, 16;
L_0x1526d8030 .concat [ 2 16 0 0], L_0x158088c70, L_0x1526d8220;
L_0x1526d8150 .part L_0x1526d8030, 17, 1;
L_0x1526d82c0 .functor MUXZ 14, L_0x158088d00, L_0x158088cb8, L_0x1526d8150, C4<>;
L_0x1526d8420 .concat [ 18 14 0 0], L_0x1526d8030, L_0x1526d82c0;
S_0x1526c4030 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x1526c3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1526c4390_0 .net *"_ivl_10", 15 0, L_0x1526d68e0;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1526c4450_0 .net/2u *"_ivl_14", 15 0, L_0x158088a78;  1 drivers
v0x1526c4500_0 .net *"_ivl_17", 15 0, L_0x1526d6a20;  1 drivers
v0x1526c45c0_0 .net *"_ivl_5", 0 0, L_0x1526d6230;  1 drivers
v0x1526c4670_0 .net *"_ivl_6", 15 0, L_0x1526d3820;  1 drivers
v0x1526c4760_0 .net *"_ivl_9", 15 0, L_0x1526d65e0;  1 drivers
v0x1526c4810_0 .net "addr_rt", 4 0, L_0x1526d6c90;  1 drivers
v0x1526c48c0_0 .var "b_flag", 0 0;
v0x1526c4960_0 .net "funct", 5 0, L_0x1526d5220;  1 drivers
v0x1526c4a70_0 .var "hi", 31 0;
v0x1526c4b20_0 .net "instructionword", 31 0, v0x1526d0280_0;  alias, 1 drivers
v0x1526c4bd0_0 .var "lo", 31 0;
v0x1526c4c80_0 .var "memaddroffset", 31 0;
v0x1526c4d30_0 .var "multresult", 63 0;
v0x1526c4de0_0 .net "op1", 31 0, L_0x1526d5ef0;  alias, 1 drivers
v0x1526c4e90_0 .net "op2", 31 0, L_0x1526d5fe0;  alias, 1 drivers
v0x1526c4f40_0 .net "opcode", 5 0, L_0x1526d6190;  1 drivers
v0x1526c50d0_0 .var "result", 31 0;
v0x1526c5160_0 .net "shamt", 4 0, L_0x1526d6bf0;  1 drivers
v0x1526c5210_0 .net/s "sign_op1", 31 0, L_0x1526d5ef0;  alias, 1 drivers
v0x1526c52d0_0 .net/s "sign_op2", 31 0, L_0x1526d5fe0;  alias, 1 drivers
v0x1526c5360_0 .net "simmediatedata", 31 0, L_0x1526d6980;  1 drivers
v0x1526c53f0_0 .net "simmediatedatas", 31 0, L_0x1526d6980;  alias, 1 drivers
v0x1526c5480_0 .net "uimmediatedata", 31 0, L_0x1526d6ac0;  1 drivers
v0x1526c5510_0 .net "unsign_op1", 31 0, L_0x1526d5ef0;  alias, 1 drivers
v0x1526c55e0_0 .net "unsign_op2", 31 0, L_0x1526d5fe0;  alias, 1 drivers
v0x1526c56c0_0 .var "unsigned_result", 31 0;
E_0x1526c4300/0 .event edge, v0x1526c4f40_0, v0x1526c4de0_0, v0x1526c5360_0, v0x1526c4960_0;
E_0x1526c4300/1 .event edge, v0x1526c4e90_0, v0x1526c5160_0, v0x1526c4d30_0, v0x1526c4810_0;
E_0x1526c4300/2 .event edge, v0x1526c5480_0, v0x1526c56c0_0;
E_0x1526c4300 .event/or E_0x1526c4300/0, E_0x1526c4300/1, E_0x1526c4300/2;
L_0x1526d6190 .part v0x1526d0280_0, 26, 6;
L_0x1526d5220 .part v0x1526d0280_0, 0, 6;
L_0x1526d6230 .part v0x1526d0280_0, 15, 1;
LS_0x1526d3820_0_0 .concat [ 1 1 1 1], L_0x1526d6230, L_0x1526d6230, L_0x1526d6230, L_0x1526d6230;
LS_0x1526d3820_0_4 .concat [ 1 1 1 1], L_0x1526d6230, L_0x1526d6230, L_0x1526d6230, L_0x1526d6230;
LS_0x1526d3820_0_8 .concat [ 1 1 1 1], L_0x1526d6230, L_0x1526d6230, L_0x1526d6230, L_0x1526d6230;
LS_0x1526d3820_0_12 .concat [ 1 1 1 1], L_0x1526d6230, L_0x1526d6230, L_0x1526d6230, L_0x1526d6230;
L_0x1526d3820 .concat [ 4 4 4 4], LS_0x1526d3820_0_0, LS_0x1526d3820_0_4, LS_0x1526d3820_0_8, LS_0x1526d3820_0_12;
L_0x1526d65e0 .part v0x1526d0280_0, 0, 16;
L_0x1526d68e0 .concat [ 16 0 0 0], L_0x1526d65e0;
L_0x1526d6980 .concat [ 16 16 0 0], L_0x1526d68e0, L_0x1526d3820;
L_0x1526d6a20 .part v0x1526d0280_0, 0, 16;
L_0x1526d6ac0 .concat [ 16 16 0 0], L_0x1526d6a20, L_0x158088a78;
L_0x1526d6bf0 .part v0x1526d0280_0, 6, 5;
L_0x1526d6c90 .part v0x1526d0280_0, 16, 5;
S_0x1526c5810 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x1526c3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1526c5ab0_0 .net "address", 31 0, v0x1526c4c80_0;  alias, 1 drivers
v0x1526c5b60_0 .net "datafromMem", 31 0, v0x1526cff80_0;  alias, 1 drivers
v0x1526c5c00_0 .net "instr_word", 31 0, v0x1526d0280_0;  alias, 1 drivers
v0x1526c5cd0_0 .net "opcode", 5 0, L_0x1526d6d90;  1 drivers
v0x1526c5d70_0 .var "out_transformed", 31 0;
v0x1526c5e60_0 .net "regword", 31 0, L_0x1526d5d90;  alias, 1 drivers
v0x1526c5f10_0 .net "whichbyte", 1 0, L_0x1526d6e30;  1 drivers
E_0x1526c5a50/0 .event edge, v0x1526c5cd0_0, v0x1526c5b60_0, v0x1526c5f10_0, v0x1526c4b20_0;
E_0x1526c5a50/1 .event edge, v0x1526c5e60_0;
E_0x1526c5a50 .event/or E_0x1526c5a50/0, E_0x1526c5a50/1;
L_0x1526d6d90 .part v0x1526d0280_0, 26, 6;
L_0x1526d6e30 .part v0x1526c4c80_0, 0, 2;
S_0x1526c6040 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x1526c3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1526c62e0_0 .net *"_ivl_1", 1 0, L_0x1526d7d30;  1 drivers
L_0x158088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1526c63a0_0 .net *"_ivl_5", 0 0, L_0x158088be0;  1 drivers
v0x1526c6450_0 .net "bytenum", 2 0, L_0x1526d79e0;  1 drivers
v0x1526c6510_0 .net "dataword", 31 0, v0x1526cff80_0;  alias, 1 drivers
v0x1526c65d0_0 .net "eff_addr", 31 0, v0x1526c4c80_0;  alias, 1 drivers
v0x1526c66e0_0 .net "opcode", 5 0, L_0x1526d04f0;  alias, 1 drivers
v0x1526c6770_0 .net "regbyte", 7 0, L_0x1526d7e10;  1 drivers
v0x1526c6820_0 .net "reghalfword", 15 0, L_0x1526d7eb0;  1 drivers
v0x1526c68d0_0 .net "regword", 31 0, L_0x1526d5d90;  alias, 1 drivers
v0x1526c6a00_0 .var "storedata", 31 0;
E_0x1526c6280/0 .event edge, v0x1526c66e0_0, v0x1526c5e60_0, v0x1526c6450_0, v0x1526c6770_0;
E_0x1526c6280/1 .event edge, v0x1526c5b60_0, v0x1526c6820_0;
E_0x1526c6280 .event/or E_0x1526c6280/0, E_0x1526c6280/1;
L_0x1526d7d30 .part v0x1526c4c80_0, 0, 2;
L_0x1526d79e0 .concat [ 2 1 0 0], L_0x1526d7d30, L_0x158088be0;
L_0x1526d7e10 .part L_0x1526d5d90, 0, 8;
L_0x1526d7eb0 .part L_0x1526d5d90, 0, 16;
S_0x1526c6ad0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x1526c3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1526c6d10_0 .net "clk", 0 0, v0x1526cfcc0_0;  alias, 1 drivers
v0x1526c6dc0_0 .var "data", 31 0;
v0x1526c6e70_0 .net "data_in", 31 0, v0x1526c4a70_0;  alias, 1 drivers
v0x1526c6f40_0 .net "data_out", 31 0, v0x1526c6dc0_0;  alias, 1 drivers
v0x1526c6fe0_0 .net "enable", 0 0, L_0x1526d5800;  alias, 1 drivers
v0x1526c70c0_0 .net "reset", 0 0, v0x1526d03e0_0;  alias, 1 drivers
S_0x1526c71e0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x1526c3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1526c7460_0 .net "clk", 0 0, v0x1526cfcc0_0;  alias, 1 drivers
v0x1526c74f0_0 .var "data", 31 0;
v0x1526c7580_0 .net "data_in", 31 0, v0x1526c4bd0_0;  alias, 1 drivers
v0x1526c7650_0 .net "data_out", 31 0, v0x1526c74f0_0;  alias, 1 drivers
v0x1526c76f0_0 .net "enable", 0 0, L_0x1526d5800;  alias, 1 drivers
v0x1526c77c0_0 .net "reset", 0 0, v0x1526d03e0_0;  alias, 1 drivers
S_0x1526c78d0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x1526c3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1526d5ae0 .functor BUFZ 32, L_0x1526d5670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1526d5d90 .functor BUFZ 32, L_0x1526d5bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1526c8560_2 .array/port v0x1526c8560, 2;
L_0x1526d5e80 .functor BUFZ 32, v0x1526c8560_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1526c7c00_0 .net *"_ivl_0", 31 0, L_0x1526d5670;  1 drivers
v0x1526c7cc0_0 .net *"_ivl_10", 6 0, L_0x1526d5c70;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1526c7d60_0 .net *"_ivl_13", 1 0, L_0x158088a30;  1 drivers
v0x1526c7e00_0 .net *"_ivl_2", 6 0, L_0x1526d59c0;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1526c7eb0_0 .net *"_ivl_5", 1 0, L_0x1580889e8;  1 drivers
v0x1526c7fa0_0 .net *"_ivl_8", 31 0, L_0x1526d5bd0;  1 drivers
v0x1526c8050_0 .net "r_clk", 0 0, v0x1526cfcc0_0;  alias, 1 drivers
v0x1526c8120_0 .net "r_clk_enable", 0 0, v0x1526cfdd0_0;  alias, 1 drivers
v0x1526c81b0_0 .net "read_data1", 31 0, L_0x1526d5ae0;  alias, 1 drivers
v0x1526c82c0_0 .net "read_data2", 31 0, L_0x1526d5d90;  alias, 1 drivers
v0x1526c8350_0 .net "read_reg1", 4 0, L_0x1526d4970;  alias, 1 drivers
v0x1526c8400_0 .net "read_reg2", 4 0, L_0x1526d45b0;  alias, 1 drivers
v0x1526c84b0_0 .net "register_v0", 31 0, L_0x1526d5e80;  alias, 1 drivers
v0x1526c8560 .array "registers", 0 31, 31 0;
v0x1526c8900_0 .net "reset", 0 0, v0x1526d03e0_0;  alias, 1 drivers
v0x1526c89d0_0 .net "write_control", 0 0, L_0x1526d5000;  alias, 1 drivers
v0x1526c8a60_0 .net "write_data", 31 0, L_0x1526d5760;  alias, 1 drivers
v0x1526c8bf0_0 .net "write_reg", 4 0, L_0x1526d4e30;  alias, 1 drivers
L_0x1526d5670 .array/port v0x1526c8560, L_0x1526d59c0;
L_0x1526d59c0 .concat [ 5 2 0 0], L_0x1526d4970, L_0x1580889e8;
L_0x1526d5bd0 .array/port v0x1526c8560, L_0x1526d5c70;
L_0x1526d5c70 .concat [ 5 2 0 0], L_0x1526d45b0, L_0x158088a30;
    .scope S_0x152698a50;
T_0 ;
    %wait E_0x1526b79b0;
    %load/vec4 v0x1526c3040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1526c2e30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1526c2ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1526c2f90_0;
    %assign/vec4 v0x1526c2e30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1526c78d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1526c8560, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1526c78d0;
T_2 ;
    %wait E_0x152692f00;
    %load/vec4 v0x1526c8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1526c8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1526c89d0_0;
    %load/vec4 v0x1526c8bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1526c8a60_0;
    %load/vec4 v0x1526c8bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1526c8560, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1526c4030;
T_3 ;
    %wait E_0x1526c4300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %load/vec4 v0x1526c4f40_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c5360_0;
    %add;
    %store/vec4 v0x1526c4c80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1526c4f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x1526c4960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x1526c52d0_0;
    %ix/getv 4, v0x1526c5160_0;
    %shiftl 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x1526c52d0_0;
    %ix/getv 4, v0x1526c5160_0;
    %shiftr 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x1526c52d0_0;
    %ix/getv 4, v0x1526c5160_0;
    %shiftr/s 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x1526c52d0_0;
    %load/vec4 v0x1526c5510_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x1526c52d0_0;
    %load/vec4 v0x1526c5510_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x1526c52d0_0;
    %load/vec4 v0x1526c5510_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x1526c5210_0;
    %pad/s 64;
    %load/vec4 v0x1526c52d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1526c4d30_0, 0, 64;
    %load/vec4 v0x1526c4d30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1526c4a70_0, 0, 32;
    %load/vec4 v0x1526c4d30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1526c4bd0_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x1526c5510_0;
    %pad/u 64;
    %load/vec4 v0x1526c55e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1526c4d30_0, 0, 64;
    %load/vec4 v0x1526c4d30_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1526c4a70_0, 0, 32;
    %load/vec4 v0x1526c4d30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1526c4bd0_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c52d0_0;
    %mod/s;
    %store/vec4 v0x1526c4a70_0, 0, 32;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c52d0_0;
    %div/s;
    %store/vec4 v0x1526c4bd0_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %mod;
    %store/vec4 v0x1526c4a70_0, 0, 32;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %div;
    %store/vec4 v0x1526c4bd0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x1526c4de0_0;
    %store/vec4 v0x1526c4a70_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x1526c4de0_0;
    %store/vec4 v0x1526c4bd0_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c52d0_0;
    %add;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %add;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %sub;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %and;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %or;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %xor;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %or;
    %inv;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c52d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c55e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x1526c4810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x1526c5210_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x1526c5210_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x1526c5210_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x1526c5210_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c52d0_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c4e90_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x1526c5210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x1526c5210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526c48c0_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c5360_0;
    %add;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c5360_0;
    %add;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x1526c5210_0;
    %load/vec4 v0x1526c5360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c53f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c5480_0;
    %and;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c5480_0;
    %or;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x1526c5510_0;
    %load/vec4 v0x1526c5480_0;
    %xor;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x1526c5480_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1526c56c0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1526c56c0_0;
    %store/vec4 v0x1526c50d0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1526c5810;
T_4 ;
    %wait E_0x1526c5a50;
    %load/vec4 v0x1526c5cd0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x1526c5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1526c5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1526c5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1526c5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1526c5c00_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1526c5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x1526c5e60_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x1526c5e60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x1526c5e60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1526c5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5e60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c5e60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x1526c5b60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1526c5e60_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c5d70_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1526c71e0;
T_5 ;
    %wait E_0x152692f00;
    %load/vec4 v0x1526c77c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1526c74f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1526c76f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1526c7580_0;
    %assign/vec4 v0x1526c74f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1526c6ad0;
T_6 ;
    %wait E_0x152692f00;
    %load/vec4 v0x1526c70c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1526c6dc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1526c6fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1526c6e70_0;
    %assign/vec4 v0x1526c6dc0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1526c6040;
T_7 ;
    %wait E_0x1526c6280;
    %load/vec4 v0x1526c66e0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1526c68d0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526c6a00_0, 4, 8;
    %load/vec4 v0x1526c68d0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526c6a00_0, 4, 8;
    %load/vec4 v0x1526c68d0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526c6a00_0, 4, 8;
    %load/vec4 v0x1526c68d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1526c6a00_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1526c66e0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1526c6450_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1526c6770_0;
    %load/vec4 v0x1526c6510_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c6a00_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1526c6510_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1526c6770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c6510_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1526c6a00_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1526c6510_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1526c6770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c6510_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c6a00_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1526c6510_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1526c6770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c6a00_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1526c66e0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1526c6450_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1526c6820_0;
    %load/vec4 v0x1526c6510_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c6a00_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1526c6510_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1526c6820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c6a00_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1526c3c70;
T_8 ;
    %wait E_0x1526c4000;
    %load/vec4 v0x1526ce370_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1526cdff0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1526cdbf0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1526c3c70;
T_9 ;
    %wait E_0x1526c36e0;
    %load/vec4 v0x1526cd7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1526cdf50_0;
    %load/vec4 v0x1526cd920_0;
    %add;
    %store/vec4 v0x1526cec60_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1526ce4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1526cdf50_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1526ce410_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1526cec60_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1526ce580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1526cee50_0;
    %store/vec4 v0x1526cec60_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1526cdf50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1526cec60_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1526c3c70;
T_10 ;
    %wait E_0x152692f00;
    %load/vec4 v0x1526cda40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1526cf510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1526cdb60_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1526cdf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1526cdad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1526cf910_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1526cdad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1526cf910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1526cf910_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1526cf910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1526cf910_0, 0;
    %load/vec4 v0x1526cdf50_0;
    %assign/vec4 v0x1526cdb60_0, 0;
    %load/vec4 v0x1526cec60_0;
    %assign/vec4 v0x1526cdf50_0, 0;
    %load/vec4 v0x1526cdb60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1526cdad0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1526c3c70;
T_11 ;
    %wait E_0x152692f00;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x1526cf510_0, v0x1526cda40_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x1526ce410_0, v0x1526cd560_0, v0x1526cf300_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1526cef10_0, v0x1526cf050_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1526cee50_0, v0x1526cefc0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1526cf240_0, v0x1526cf5a0_0, v0x1526cf3b0_0, v0x1526ce8b0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1526cebc0_0, v0x1526cf720_0, v0x1526cf650_0, v0x1526ce760_0, v0x1526ce140_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x1526cd7e0_0, v0x1526cd920_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1526cdb60_0, v0x1526cf910_0, v0x1526cdf50_0, v0x1526cec60_0, v0x1526ce580_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x1526ce2d0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x1526abfd0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526cfcc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1526cfcc0_0;
    %inv;
    %store/vec4 v0x1526cfcc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x1526abfd0;
T_13 ;
    %fork t_1, S_0x1526c31a0;
    %jmp t_0;
    .scope S_0x1526c31a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526d03e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1526cfdd0_0, 0, 1;
    %wait E_0x152692f00;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1526d03e0_0, 0, 1;
    %wait E_0x152692f00;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1526c34e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1526cff80_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1526c3740_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1526c3950_0, 0, 5;
    %load/vec4 v0x1526c34e0_0;
    %store/vec4 v0x1526c3a60_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1526c35a0_0, 0, 16;
    %load/vec4 v0x1526c3740_0;
    %load/vec4 v0x1526c3950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c3a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c35a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c3650_0, 0, 32;
    %load/vec4 v0x1526c3650_0;
    %store/vec4 v0x1526d0280_0, 0, 32;
    %load/vec4 v0x1526cff80_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1526cff80_0, 0, 32;
    %vpi_call/w 7 76 "$display", "%h", v0x1526cff80_0 {0 0 0};
    %wait E_0x152692f00;
    %delay 2, 0;
    %load/vec4 v0x1526d0010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1526cfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1526c34e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1526c34e0_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1526c34e0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1526c3740_0, 0, 6;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x1526c3430_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1526c3b10_0, 0, 5;
    %load/vec4 v0x1526c34e0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1526c3950_0, 0, 5;
    %load/vec4 v0x1526c34e0_0;
    %store/vec4 v0x1526c3a60_0, 0, 5;
    %load/vec4 v0x1526c34e0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1526c38a0_0, 0, 5;
    %load/vec4 v0x1526c3740_0;
    %load/vec4 v0x1526c3950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c3a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c38a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c3b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c3430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c37f0_0, 0, 32;
    %load/vec4 v0x1526c37f0_0;
    %store/vec4 v0x1526d0280_0, 0, 32;
    %wait E_0x152692f00;
    %delay 2, 0;
    %load/vec4 v0x1526c34e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1526c34e0_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1526c34e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1526c3bc0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1526c3740_0, 0, 6;
    %load/vec4 v0x1526c34e0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1526c3950_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1526c3a60_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1526c35a0_0, 0, 16;
    %load/vec4 v0x1526c3740_0;
    %load/vec4 v0x1526c3950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c3a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1526c35a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1526c3650_0, 0, 32;
    %load/vec4 v0x1526c3650_0;
    %store/vec4 v0x1526d0280_0, 0, 32;
    %wait E_0x152692f00;
    %delay 2, 0;
    %load/vec4 v0x1526c3bc0_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x1526c34e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x1526c3bc0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1526c3370_0, 0, 32;
    %load/vec4 v0x1526c34e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %load/vec4 v0x1526c3bc0_0;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %load/vec4 v0x1526c3bc0_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 118 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x1526d0310_0;
    %load/vec4 v0x1526c3370_0;
    %cmp/e;
    %jmp/0xz  T_13.14, 4;
    %jmp T_13.15;
T_13.14 ;
    %vpi_call/w 7 119 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1526c3370_0, v0x1526d0310_0 {0 0 0};
T_13.15 ;
    %load/vec4 v0x1526c34e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1526c34e0_0, 0, 5;
    %load/vec4 v0x1526c3bc0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1526c3bc0_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1526abfd0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srlv_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
