// Seed: 3041076386
module module_0;
  reg  id_1;
  wire id_2;
  always if (1);
  final #1 id_1 <= #id_2 id_2;
  logic id_3;
  ;
  time id_4;
  if (-1) assign id_4 = -1'b0;
  else always id_3 <= id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  struct packed {
    id_12   id_13;
    integer id_14;
    logic   id_15;
  } id_16;
  ;
endmodule
