{"completion_tokens": 4946, "response": "reasoning='To meet the specification of a folded-cascode OTA with a single external bias port (ibn10u) carrying a 10 \u00b5A DC current source, I designed an input NMOS differential pair (M1/M2) whose sources tie to the bias port. An internal NMOS tail transistor (Mtail) replicates that bias current and generates an internal gate bias node (netb) which is used to bias the PMOS cascode devices (P1/P2). The drains of the cascodes form two nodes (node1 and vout). A simple NMOS current mirror (M3/M4) between node1 and the single-ended output vout converts the differential currents to a single-ended output. All devices use the foundry models (tsmc18dN and tsmc18dP) and explicitly reference the ports VDD, VSS, ibn10u, vin, vip, and vout as required. The top-level instantiation follows the exact ordering from the template.' config=ConfigFile(netlist='// Library name: MP4\\n// Cell name: fc_ota\\n// View name: schematic\\nsubckt fc_ota VDD VSS ibn10u vin vip vout\\nMtail (ibn10u VSS netb netb) tsmc18dN w=10u l=0.18u\\nM1 (node1 vin ibn10u VSS) tsmc18dN w=10u l=0.18u\\nM2 (vout vip ibn10u VSS) tsmc18dN w=10u l=0.18u\\nP1 (node1 netb VDD VDD) tsmc18dP w=40u l=0.18u\\nP2 (vout netb VDD VDD) tsmc18dP w=40u l=0.18u\\nM3 (node1 node1 VSS VSS) tsmc18dN w=20u l=0.18u\\nM4 (vout node1 VSS VSS) tsmc18dN w=20u l=0.18u\\nends fc_ota\\n// Top-level instantiation\\n// Library name: MP4\\n// Cell name: dut\\n// View name: schematic\\nI1 (net1 net2 net5 net3 net4 net6) fc_ota')", "passed": false, "evaluation_result": {"error": "one or more metrics missing", "metrics": {"dc_gain_db": null, "ugf_mhz": null, "pm_deg": null, "icmr_v": null, "io_err_mv": null, "idc_ua": null}, "score": 0, "passed": false}, "score": 0}
