============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 17:01:50 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6219 instances
RUN-0007 : 2449 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7365 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4922 nets have 2 pins
RUN-1001 : 1523 nets have [3 - 5] pins
RUN-1001 : 758 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6217 instances, 2449 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29413, tnet num: 7363, tinst num: 6217, tnode num: 36592, tedge num: 48571.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.138652s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.2%)

RUN-1004 : used memory is 270 MB, reserved memory is 249 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.279431s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82117e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6217.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20848e+06, overlap = 45.75
PHY-3002 : Step(2): len = 1.0469e+06, overlap = 51.9375
PHY-3002 : Step(3): len = 613303, overlap = 74.8125
PHY-3002 : Step(4): len = 558126, overlap = 84.5
PHY-3002 : Step(5): len = 437771, overlap = 90.7188
PHY-3002 : Step(6): len = 395276, overlap = 99.3438
PHY-3002 : Step(7): len = 348385, overlap = 117.719
PHY-3002 : Step(8): len = 323173, overlap = 140
PHY-3002 : Step(9): len = 277519, overlap = 174.406
PHY-3002 : Step(10): len = 248664, overlap = 212.156
PHY-3002 : Step(11): len = 233604, overlap = 246.906
PHY-3002 : Step(12): len = 218322, overlap = 256.156
PHY-3002 : Step(13): len = 200173, overlap = 278.281
PHY-3002 : Step(14): len = 188844, overlap = 293.719
PHY-3002 : Step(15): len = 179617, overlap = 311.031
PHY-3002 : Step(16): len = 171880, overlap = 328.25
PHY-3002 : Step(17): len = 164622, overlap = 335.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.66124e-06
PHY-3002 : Step(18): len = 175663, overlap = 289.25
PHY-3002 : Step(19): len = 182034, overlap = 272.062
PHY-3002 : Step(20): len = 177142, overlap = 210.031
PHY-3002 : Step(21): len = 184697, overlap = 202.219
PHY-3002 : Step(22): len = 200342, overlap = 160.5
PHY-3002 : Step(23): len = 207696, overlap = 133.156
PHY-3002 : Step(24): len = 199781, overlap = 118.781
PHY-3002 : Step(25): len = 198381, overlap = 113.438
PHY-3002 : Step(26): len = 193489, overlap = 102.812
PHY-3002 : Step(27): len = 187187, overlap = 91.3125
PHY-3002 : Step(28): len = 181091, overlap = 90.0625
PHY-3002 : Step(29): len = 180184, overlap = 87.5938
PHY-3002 : Step(30): len = 178040, overlap = 79.5625
PHY-3002 : Step(31): len = 176717, overlap = 78.7812
PHY-3002 : Step(32): len = 171234, overlap = 78.75
PHY-3002 : Step(33): len = 170500, overlap = 80.5938
PHY-3002 : Step(34): len = 165938, overlap = 73.7812
PHY-3002 : Step(35): len = 165563, overlap = 72.75
PHY-3002 : Step(36): len = 163015, overlap = 69.5938
PHY-3002 : Step(37): len = 163005, overlap = 71.7812
PHY-3002 : Step(38): len = 162139, overlap = 69.375
PHY-3002 : Step(39): len = 158659, overlap = 65.4375
PHY-3002 : Step(40): len = 158090, overlap = 64.375
PHY-3002 : Step(41): len = 156629, overlap = 70.125
PHY-3002 : Step(42): len = 155726, overlap = 70.5312
PHY-3002 : Step(43): len = 155385, overlap = 67.0938
PHY-3002 : Step(44): len = 155933, overlap = 63.4688
PHY-3002 : Step(45): len = 153057, overlap = 63.5938
PHY-3002 : Step(46): len = 152204, overlap = 63.4688
PHY-3002 : Step(47): len = 152048, overlap = 60.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.73225e-05
PHY-3002 : Step(48): len = 152043, overlap = 60.3125
PHY-3002 : Step(49): len = 152276, overlap = 60.4375
PHY-3002 : Step(50): len = 152650, overlap = 60.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.4645e-05
PHY-3002 : Step(51): len = 155133, overlap = 55.0625
PHY-3002 : Step(52): len = 155615, overlap = 55.0625
PHY-3002 : Step(53): len = 157782, overlap = 54.1562
PHY-3002 : Step(54): len = 159877, overlap = 53.7188
PHY-3002 : Step(55): len = 165022, overlap = 49.1562
PHY-3002 : Step(56): len = 168168, overlap = 50.125
PHY-3002 : Step(57): len = 169676, overlap = 50.125
PHY-3002 : Step(58): len = 170693, overlap = 47.4062
PHY-3002 : Step(59): len = 172474, overlap = 45.9375
PHY-3002 : Step(60): len = 174511, overlap = 51.9062
PHY-3002 : Step(61): len = 177029, overlap = 44.0625
PHY-3002 : Step(62): len = 176023, overlap = 41.625
PHY-3002 : Step(63): len = 175055, overlap = 40
PHY-3002 : Step(64): len = 174293, overlap = 43.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.92899e-05
PHY-3002 : Step(65): len = 175150, overlap = 43.9375
PHY-3002 : Step(66): len = 175218, overlap = 41.6875
PHY-3002 : Step(67): len = 175607, overlap = 41.4375
PHY-3002 : Step(68): len = 175772, overlap = 41.5312
PHY-3002 : Step(69): len = 175696, overlap = 41.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000129047
PHY-3002 : Step(70): len = 177255, overlap = 38.4062
PHY-3002 : Step(71): len = 177361, overlap = 38.6562
PHY-3002 : Step(72): len = 176827, overlap = 38.6562
PHY-3002 : Step(73): len = 176902, overlap = 39
PHY-3002 : Step(74): len = 177743, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023609s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (330.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 224032, over cnt = 866(2%), over = 4238, worst = 41
PHY-1001 : End global iterations;  0.408419s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 59.53, top5 = 41.52, top10 = 34.00, top15 = 29.31.
PHY-3001 : End congestion estimation;  0.521034s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (149.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178595s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44084e-06
PHY-3002 : Step(75): len = 183812, overlap = 47.4375
PHY-3002 : Step(76): len = 183182, overlap = 48.7812
PHY-3002 : Step(77): len = 172397, overlap = 56.9688
PHY-3002 : Step(78): len = 172446, overlap = 57.5625
PHY-3002 : Step(79): len = 166636, overlap = 57.875
PHY-3002 : Step(80): len = 166421, overlap = 60.9375
PHY-3002 : Step(81): len = 163839, overlap = 59.2812
PHY-3002 : Step(82): len = 163590, overlap = 56.0625
PHY-3002 : Step(83): len = 163021, overlap = 67.4375
PHY-3002 : Step(84): len = 164581, overlap = 78
PHY-3002 : Step(85): len = 159403, overlap = 82.1875
PHY-3002 : Step(86): len = 159023, overlap = 85
PHY-3002 : Step(87): len = 155237, overlap = 91.0312
PHY-3002 : Step(88): len = 154889, overlap = 95.375
PHY-3002 : Step(89): len = 154970, overlap = 94.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08817e-05
PHY-3002 : Step(90): len = 154280, overlap = 87.0312
PHY-3002 : Step(91): len = 154476, overlap = 86.9688
PHY-3002 : Step(92): len = 158977, overlap = 71.4375
PHY-3002 : Step(93): len = 160829, overlap = 74.2188
PHY-3002 : Step(94): len = 162035, overlap = 73.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17634e-05
PHY-3002 : Step(95): len = 162546, overlap = 73.5312
PHY-3002 : Step(96): len = 163018, overlap = 75.5625
PHY-3002 : Step(97): len = 171056, overlap = 68.4062
PHY-3002 : Step(98): len = 172975, overlap = 70.3125
PHY-3002 : Step(99): len = 173528, overlap = 73.1875
PHY-3002 : Step(100): len = 172932, overlap = 72.6562
PHY-3002 : Step(101): len = 174270, overlap = 72.9062
PHY-3002 : Step(102): len = 175373, overlap = 61.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.35268e-05
PHY-3002 : Step(103): len = 174100, overlap = 60.4375
PHY-3002 : Step(104): len = 174195, overlap = 61.125
PHY-3002 : Step(105): len = 178959, overlap = 56.375
PHY-3002 : Step(106): len = 182973, overlap = 50.9688
PHY-3002 : Step(107): len = 186214, overlap = 48.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.70535e-05
PHY-3002 : Step(108): len = 184061, overlap = 44
PHY-3002 : Step(109): len = 184515, overlap = 44.625
PHY-3002 : Step(110): len = 188621, overlap = 36.5625
PHY-3002 : Step(111): len = 190778, overlap = 29.25
PHY-3002 : Step(112): len = 198371, overlap = 22.5625
PHY-3002 : Step(113): len = 201388, overlap = 20.6875
PHY-3002 : Step(114): len = 198597, overlap = 20.7188
PHY-3002 : Step(115): len = 198110, overlap = 20.7188
PHY-3002 : Step(116): len = 197407, overlap = 19.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000174107
PHY-3002 : Step(117): len = 199967, overlap = 22.25
PHY-3002 : Step(118): len = 200457, overlap = 22.25
PHY-3002 : Step(119): len = 212142, overlap = 11.1562
PHY-3002 : Step(120): len = 217967, overlap = 9.5625
PHY-3002 : Step(121): len = 211838, overlap = 9.4375
PHY-3002 : Step(122): len = 210799, overlap = 9.34375
PHY-3002 : Step(123): len = 207748, overlap = 9.84375
PHY-3002 : Step(124): len = 207220, overlap = 9.0625
PHY-3002 : Step(125): len = 206110, overlap = 10.6562
PHY-3002 : Step(126): len = 206823, overlap = 12.7812
PHY-3002 : Step(127): len = 207893, overlap = 15.9375
PHY-3002 : Step(128): len = 206691, overlap = 13.6875
PHY-3002 : Step(129): len = 206082, overlap = 14.1875
PHY-3002 : Step(130): len = 206273, overlap = 10.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000348214
PHY-3002 : Step(131): len = 207310, overlap = 10.875
PHY-3002 : Step(132): len = 209574, overlap = 11
PHY-3002 : Step(133): len = 211403, overlap = 11
PHY-3002 : Step(134): len = 214985, overlap = 8.09375
PHY-3002 : Step(135): len = 216316, overlap = 8.84375
PHY-3002 : Step(136): len = 216694, overlap = 9.25
PHY-3002 : Step(137): len = 216428, overlap = 10.2188
PHY-3002 : Step(138): len = 214977, overlap = 11.6875
PHY-3002 : Step(139): len = 214501, overlap = 11.5625
PHY-3002 : Step(140): len = 213039, overlap = 12.875
PHY-3002 : Step(141): len = 211326, overlap = 12.625
PHY-3002 : Step(142): len = 210716, overlap = 11.8125
PHY-3002 : Step(143): len = 210263, overlap = 11.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000696428
PHY-3002 : Step(144): len = 211421, overlap = 10.9375
PHY-3002 : Step(145): len = 213255, overlap = 11.4375
PHY-3002 : Step(146): len = 215354, overlap = 11.5
PHY-3002 : Step(147): len = 217074, overlap = 9.125
PHY-3002 : Step(148): len = 218180, overlap = 8.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00139286
PHY-3002 : Step(149): len = 219021, overlap = 7.625
PHY-3002 : Step(150): len = 220051, overlap = 7.125
PHY-3002 : Step(151): len = 222972, overlap = 4.25
PHY-3002 : Step(152): len = 228658, overlap = 4.0625
PHY-3002 : Step(153): len = 231446, overlap = 3.8125
PHY-3002 : Step(154): len = 232625, overlap = 3.75
PHY-3002 : Step(155): len = 233572, overlap = 3.0625
PHY-3002 : Step(156): len = 234262, overlap = 3.1875
PHY-3002 : Step(157): len = 234623, overlap = 4
PHY-3002 : Step(158): len = 234755, overlap = 4
PHY-3002 : Step(159): len = 234559, overlap = 3.75
PHY-3002 : Step(160): len = 233609, overlap = 4.25
PHY-3002 : Step(161): len = 232400, overlap = 4.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00278571
PHY-3002 : Step(162): len = 233064, overlap = 4.25
PHY-3002 : Step(163): len = 233832, overlap = 4.25
PHY-3002 : Step(164): len = 234573, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/7365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 270800, over cnt = 928(2%), over = 3659, worst = 24
PHY-1001 : End global iterations;  0.426766s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (175.7%)

PHY-1001 : Congestion index: top1 = 46.01, top5 = 35.53, top10 = 30.10, top15 = 26.83.
PHY-3001 : End congestion estimation;  0.548818s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (159.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.183751s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108685
PHY-3002 : Step(165): len = 234140, overlap = 71.0312
PHY-3002 : Step(166): len = 234715, overlap = 59.875
PHY-3002 : Step(167): len = 232899, overlap = 48.6875
PHY-3002 : Step(168): len = 230384, overlap = 40.5625
PHY-3002 : Step(169): len = 226642, overlap = 38.5938
PHY-3002 : Step(170): len = 223323, overlap = 39.4062
PHY-3002 : Step(171): len = 220533, overlap = 42.9688
PHY-3002 : Step(172): len = 218758, overlap = 43.3125
PHY-3002 : Step(173): len = 216818, overlap = 40.5312
PHY-3002 : Step(174): len = 214863, overlap = 43.125
PHY-3002 : Step(175): len = 212774, overlap = 44.7188
PHY-3002 : Step(176): len = 212327, overlap = 44.2188
PHY-3002 : Step(177): len = 211127, overlap = 42.7188
PHY-3002 : Step(178): len = 210271, overlap = 44.25
PHY-3002 : Step(179): len = 208813, overlap = 44.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000217371
PHY-3002 : Step(180): len = 212215, overlap = 42.5625
PHY-3002 : Step(181): len = 214361, overlap = 39.9062
PHY-3002 : Step(182): len = 216671, overlap = 39.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000417978
PHY-3002 : Step(183): len = 218737, overlap = 39.9688
PHY-3002 : Step(184): len = 220847, overlap = 37.4688
PHY-3002 : Step(185): len = 224058, overlap = 30.25
PHY-3002 : Step(186): len = 225882, overlap = 29.1562
PHY-3002 : Step(187): len = 227089, overlap = 29.6875
PHY-3002 : Step(188): len = 227089, overlap = 29.6875
PHY-3002 : Step(189): len = 226448, overlap = 29.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29413, tnet num: 7363, tinst num: 6217, tnode num: 36592, tedge num: 48571.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.211023s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (100.6%)

RUN-1004 : used memory is 313 MB, reserved memory is 293 MB, peak memory is 325 MB
OPT-1001 : Total overflow 224.59 peak overflow 2.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 309/7365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 285328, over cnt = 999(2%), over = 3108, worst = 15
PHY-1001 : End global iterations;  0.403626s wall, 0.859375s user + 0.125000s system = 0.984375s CPU (243.9%)

PHY-1001 : Congestion index: top1 = 38.19, top5 = 31.41, top10 = 27.72, top15 = 25.27.
PHY-1001 : End incremental global routing;  0.521214s wall, 0.968750s user + 0.125000s system = 1.093750s CPU (209.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.182636s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.826773s wall, 1.281250s user + 0.125000s system = 1.406250s CPU (170.1%)

OPT-1001 : Current memory(MB): used = 320, reserve = 301, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5774/7365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 285328, over cnt = 999(2%), over = 3108, worst = 15
PHY-1002 : len = 293864, over cnt = 579(1%), over = 1511, worst = 12
PHY-1002 : len = 301088, over cnt = 254(0%), over = 609, worst = 12
PHY-1002 : len = 304488, over cnt = 96(0%), over = 223, worst = 8
PHY-1002 : len = 306464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.427200s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.46, top10 = 25.57, top15 = 23.64.
OPT-1001 : End congestion update;  0.538944s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (153.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.137309s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.676409s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (143.2%)

OPT-1001 : Current memory(MB): used = 323, reserve = 305, peak = 325.
OPT-1001 : End physical optimization;  2.770148s wall, 3.437500s user + 0.218750s system = 3.656250s CPU (132.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2449 LUT to BLE ...
SYN-4008 : Packed 2449 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 546 SEQ with LUT/SLICE
SYN-4006 : 918 single LUT's are left
SYN-4006 : 507 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2956/5557 primitive instances ...
PHY-3001 : End packing;  0.281636s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3263 instances
RUN-1001 : 1545 mslices, 1546 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6303 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3834 nets have 2 pins
RUN-1001 : 1531 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3261 instances, 3091 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1044 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 228617, Over = 58.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3096/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 298320, over cnt = 354(1%), over = 510, worst = 6
PHY-1002 : len = 299216, over cnt = 201(0%), over = 264, worst = 4
PHY-1002 : len = 300960, over cnt = 67(0%), over = 90, worst = 3
PHY-1002 : len = 301712, over cnt = 13(0%), over = 18, worst = 3
PHY-1002 : len = 301920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.525171s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (151.7%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 28.15, top10 = 25.11, top15 = 23.03.
PHY-3001 : End congestion estimation;  0.660439s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25580, tnet num: 6301, tinst num: 3261, tnode num: 30770, tedge num: 44067.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.297422s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.0%)

RUN-1004 : used memory is 328 MB, reserved memory is 310 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.467733s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40641e-05
PHY-3002 : Step(190): len = 220779, overlap = 59.25
PHY-3002 : Step(191): len = 218216, overlap = 59
PHY-3002 : Step(192): len = 209268, overlap = 69.5
PHY-3002 : Step(193): len = 205956, overlap = 72
PHY-3002 : Step(194): len = 203311, overlap = 78.25
PHY-3002 : Step(195): len = 201484, overlap = 80.75
PHY-3002 : Step(196): len = 200363, overlap = 77.5
PHY-3002 : Step(197): len = 199537, overlap = 75
PHY-3002 : Step(198): len = 199503, overlap = 74.5
PHY-3002 : Step(199): len = 199812, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.81282e-05
PHY-3002 : Step(200): len = 205682, overlap = 72
PHY-3002 : Step(201): len = 206877, overlap = 70.5
PHY-3002 : Step(202): len = 209936, overlap = 65.5
PHY-3002 : Step(203): len = 211268, overlap = 67.25
PHY-3002 : Step(204): len = 212939, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136256
PHY-3002 : Step(205): len = 219554, overlap = 49.75
PHY-3002 : Step(206): len = 221531, overlap = 47.5
PHY-3002 : Step(207): len = 227130, overlap = 43.5
PHY-3002 : Step(208): len = 227977, overlap = 39.5
PHY-3002 : Step(209): len = 228151, overlap = 39.5
PHY-3002 : Step(210): len = 227228, overlap = 37
PHY-3002 : Step(211): len = 227228, overlap = 37
PHY-3002 : Step(212): len = 226864, overlap = 36.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272513
PHY-3002 : Step(213): len = 233448, overlap = 34.25
PHY-3002 : Step(214): len = 238475, overlap = 29
PHY-3002 : Step(215): len = 241319, overlap = 28.25
PHY-3002 : Step(216): len = 239351, overlap = 24.75
PHY-3002 : Step(217): len = 237976, overlap = 26
PHY-3002 : Step(218): len = 237630, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.932030s wall, 0.687500s user + 1.656250s system = 2.343750s CPU (251.5%)

PHY-3001 : Trial Legalized: Len = 256798
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 216/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321752, over cnt = 499(1%), over = 769, worst = 6
PHY-1002 : len = 325112, over cnt = 256(0%), over = 330, worst = 5
PHY-1002 : len = 328104, over cnt = 41(0%), over = 48, worst = 3
PHY-1002 : len = 328456, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 328800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.848945s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (158.3%)

PHY-1001 : Congestion index: top1 = 33.58, top5 = 27.71, top10 = 24.85, top15 = 23.03.
PHY-3001 : End congestion estimation;  1.000344s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (149.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162199s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.49017e-05
PHY-3002 : Step(219): len = 242373, overlap = 3.25
PHY-3002 : Step(220): len = 237113, overlap = 9.5
PHY-3002 : Step(221): len = 234756, overlap = 10.5
PHY-3002 : Step(222): len = 234351, overlap = 11.25
PHY-3002 : Step(223): len = 234135, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008778s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.0%)

PHY-3001 : Legalized: Len = 241044, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021072s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.3%)

PHY-3001 : 26 instances has been re-located, deltaX = 7, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 241487, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25580, tnet num: 6301, tinst num: 3261, tnode num: 30770, tedge num: 44067.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.337147s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.3%)

RUN-1004 : used memory is 328 MB, reserved memory is 313 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2313/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311304, over cnt = 466(1%), over = 670, worst = 4
PHY-1002 : len = 313776, over cnt = 244(0%), over = 330, worst = 4
PHY-1002 : len = 316320, over cnt = 87(0%), over = 114, worst = 3
PHY-1002 : len = 317200, over cnt = 28(0%), over = 34, worst = 3
PHY-1002 : len = 317616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.642490s wall, 0.906250s user + 0.140625s system = 1.046875s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 31.66, top5 = 26.94, top10 = 24.22, top15 = 22.55.
PHY-1001 : End incremental global routing;  0.784256s wall, 1.031250s user + 0.156250s system = 1.187500s CPU (151.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170535s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.079934s wall, 1.328125s user + 0.156250s system = 1.484375s CPU (137.5%)

OPT-1001 : Current memory(MB): used = 334, reserve = 317, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5309/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041504s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 31.66, top5 = 26.94, top10 = 24.22, top15 = 22.55.
OPT-1001 : End congestion update;  0.171265s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (91.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122537s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.0%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.293927s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (95.7%)

OPT-1001 : Current memory(MB): used = 335, reserve = 318, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120080s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5309/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042168s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.2%)

PHY-1001 : Congestion index: top1 = 31.66, top5 = 26.94, top10 = 24.22, top15 = 22.55.
PHY-1001 : End incremental global routing;  0.164741s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163617s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5309/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043203s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.5%)

PHY-1001 : Congestion index: top1 = 31.66, top5 = 26.94, top10 = 24.22, top15 = 22.55.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119393s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.497401s wall, 3.718750s user + 0.156250s system = 3.875000s CPU (110.8%)

RUN-1003 : finish command "place" in  21.903655s wall, 37.750000s user + 10.234375s system = 47.984375s CPU (219.1%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3263 instances
RUN-1001 : 1545 mslices, 1546 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6303 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3834 nets have 2 pins
RUN-1001 : 1531 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25580, tnet num: 6301, tinst num: 3261, tnode num: 30770, tedge num: 44067.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.325530s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (100.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 308 MB, peak memory is 361 MB
PHY-1001 : 1545 mslices, 1546 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301464, over cnt = 565(1%), over = 873, worst = 8
PHY-1002 : len = 304528, over cnt = 358(1%), over = 491, worst = 8
PHY-1002 : len = 307432, over cnt = 156(0%), over = 226, worst = 5
PHY-1002 : len = 310048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.799009s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 26.76, top10 = 24.11, top15 = 22.45.
PHY-1001 : End global routing;  0.938466s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (146.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 356, reserve = 338, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 613, reserve = 598, peak = 613.
PHY-1001 : End build detailed router design. 3.976197s wall, 3.906250s user + 0.078125s system = 3.984375s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.103846s wall, 4.093750s user + 0.015625s system = 4.109375s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 646, reserve = 632, peak = 646.
PHY-1001 : End phase 1; 4.110382s wall, 4.093750s user + 0.015625s system = 4.109375s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2389 net; 2.016622s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (100.0%)

PHY-1022 : len = 849544, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 650, reserve = 636, peak = 650.
PHY-1001 : End initial routed; 11.611812s wall, 19.812500s user + 0.140625s system = 19.953125s CPU (171.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5087(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.614952s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 654, reserve = 641, peak = 654.
PHY-1001 : End phase 2; 13.226829s wall, 21.421875s user + 0.140625s system = 21.562500s CPU (163.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 849544, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023214s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 848784, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.129211s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (157.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 848872, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.064047s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 848832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.058927s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (132.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5087(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.625603s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.777126s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 689, reserve = 676, peak = 689.
PHY-1001 : End phase 3; 2.843149s wall, 2.890625s user + 0.031250s system = 2.921875s CPU (102.8%)

PHY-1003 : Routed, final wirelength = 848832
PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End export database. 0.022986s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.0%)

PHY-1001 : End detail routing;  24.455139s wall, 32.593750s user + 0.281250s system = 32.875000s CPU (134.4%)

RUN-1003 : finish command "route" in  26.984514s wall, 35.437500s user + 0.390625s system = 35.828125s CPU (132.8%)

RUN-1004 : used memory is 656 MB, reserved memory is 645 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5359   out of  19600   27.34%
#reg                     2190   out of  19600   11.17%
#le                      5866
  #lut only              3676   out of   5866   62.67%
  #reg only               507   out of   5866    8.64%
  #lut&reg               1683   out of   5866   28.69%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                970
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             43
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             35
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_31.q0                                     23
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_31.q1                                     18
#7        u_image_process/wrreq                                      GCLK               lslice             Sdram_Control_4Port/data_path1/DATAIN[8]_syn_5.f0                12
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_Median_Gray_2/u_three_martix/reg6_syn_40.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5866   |3948    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |757    |494     |161     |394     |2       |0       |
|    command1                          |command                                    |57     |57      |0       |45      |0       |0       |
|    control1                          |control_interface                          |98     |59      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |12     |12      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |76      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |76      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |23      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |30      |0       |40      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |60      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |60      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |18      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |23      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |6      |6       |0       |4       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |580    |556     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |188    |184     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |50      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |4105   |2587    |1170    |1560    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |115     |45      |88      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |106     |45      |77      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |124     |45      |84      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |113     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |922    |639     |249     |247     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |751    |443     |235     |286     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |512    |316     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |14      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |239    |127     |45      |149     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |738    |442     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |238    |132     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |726    |429     |235     |260     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |126     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |27      |14      |52      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |349    |224     |92      |154     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |96      |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |201    |128     |45      |105     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |42     |42      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |149    |125     |10      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3753  
    #2          2       657   
    #3          3       557   
    #4          4       269   
    #5        5-10      788   
    #6        11-50     124   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3261
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6303, pip num: 59763
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3073 valid insts, and 183683 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.527453s wall, 69.328125s user + 0.531250s system = 69.859375s CPU (1263.9%)

RUN-1004 : used memory is 656 MB, reserved memory is 649 MB, peak memory is 839 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_170150.log"
