module mem(Clock, Control, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R0, R1, R2, R3, R4, R5, R6, R7);

endmodule