// Seed: 4118490512
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4
);
  logic id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output supply1 id_2,
    inout uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10
);
  logic id_12, id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_3
  );
  assign id_13 = 1;
endmodule
