v 20080127 1
P 1200 1700 900 1700 1 0 0
{
T 1000 1750 5 8 1 1 0 0 1
pinnumber=1
T 1000 1650 5 8 0 1 0 2 1
pinseq=1
T 850 1700 9 8 1 1 0 6 1
pinlabel=TMS
T 850 1700 5 8 0 1 0 8 1
pintype=pas
}
P 1200 1400 900 1400 1 0 0
{
T 1000 1450 5 8 1 1 0 0 1
pinnumber=2
T 1000 1350 5 8 0 1 0 2 1
pinseq=2
T 850 1400 9 8 1 1 0 6 1
pinlabel=TDI
T 850 1400 5 8 0 1 0 8 1
pintype=pas
}
P 1200 500 900 500 1 0 0
{
T 1000 550 5 8 1 1 0 0 1
pinnumber=5
T 1000 450 5 8 0 1 0 2 1
pinseq=5
T 850 500 9 8 1 1 0 6 1
pinlabel=GND
T 850 500 5 8 0 1 0 8 1
pintype=pwr
}
P 1200 1100 900 1100 1 0 0
{
T 1000 1150 5 8 1 1 0 0 1
pinnumber=3
T 1000 1050 5 8 0 1 0 2 1
pinseq=3
T 850 1100 9 8 1 1 0 6 1
pinlabel=TDO
T 850 1100 5 8 0 1 0 8 1
pintype=pas
}
P 1200 800 900 800 1 0 0
{
T 1000 850 5 8 1 1 0 0 1
pinnumber=4
T 1000 750 5 8 0 1 0 2 1
pinseq=4
T 850 800 9 8 1 1 0 6 1
pinlabel=TCK
T 850 800 5 8 0 1 0 8 1
pintype=pas
}
B 0 0 900 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 900 2000 8 10 1 1 0 6 1
refdes=CONN?
T 200 950 9 10 1 0 90 4 1
XILINX JTAG
T 0 3600 5 10 0 0 0 0 1
device=XILINX JTAG Header
T 0 2200 5 10 0 0 0 0 1
footprint=CON_HDR-254P-6C-1R-6N__Mill-Max_800-Series
T 0 2400 5 10 0 0 0 0 1
author=Stefan Salewski
T 0 2600 5 10 0 0 0 0 1
documentation=http://www.xilinx.com/support/documentation/boards_and_kits/ug230.pdf
T 0 2800 5 10 0 0 0 0 1
description=Xilinx JTAG Interface Header
T 0 3000 5 10 0 0 0 0 1
numslots=0
T 0 3200 5 10 0 0 0 0 1
dist-license=GPL
T 0 3400 5 10 0 0 0 0 1
use-license=unlimited
P 1200 200 900 200 1 0 0
{
T 1000 250 5 8 1 1 0 0 1
pinnumber=6
T 1000 150 5 8 0 1 0 2 1
pinseq=6
T 850 200 9 8 1 1 0 6 1
pinlabel=VCC
T 850 200 5 8 0 1 0 8 1
pintype=pwr
}
