[2025-06-01, 00:40:25.466487] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 00:40:25.466989] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 00:40:25.466989] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 00:40:25.550775] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 00:40:25.552280] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 00:40:25.552280] place: INFO : Effort Level  : 10
[2025-06-01, 00:40:25.552280] place: INFO : Mode          : Timing Driven
[2025-06-01, 00:40:25.552280] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 00:40:25.562818] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 00:40:25.562818] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 00:40:25.562818] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 00:40:25.562818] place: INFO :   * Amount of IOB: 8
[2025-06-01, 00:40:25.562818] place: INFO :   * Amount of SLICE: 47
[2025-06-01, 00:40:25.562818] place: INFO :   * Amount of Net: 102
[2025-06-01, 00:40:25.562818] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 00:40:25.562818] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 00:40:25.562818] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 00:40:25.562818] place: INFO :   * Proportion of IOB: 5.63%
[2025-06-01, 00:40:25.562818] place: INFO :   * Proportion of SLICE(LUT0): 1.53%
[2025-06-01, 00:40:25.564326] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 00:40:25.587081] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 00:40:25.588585] place: INFO :   * Initial cost = 1
[2025-06-01, 00:40:25.588585] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 00:40:25.588585] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 00:40:25.592603] place: INFO :   * Final cost = 1
[2025-06-01, 00:40:25.592603] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 00:40:25.598186] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 08:07:18.552065] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 08:07:18.553521] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 08:07:18.553521] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 08:07:18.654253] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 08:07:18.655253] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 08:07:18.655253] place: INFO : Effort Level  : 10
[2025-06-01, 08:07:18.655253] place: INFO : Mode          : Timing Driven
[2025-06-01, 08:07:18.655253] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 08:07:18.670289] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 08:07:18.670289] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 08:07:18.670289] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 08:07:18.670289] place: INFO :   * Amount of IOB: 8
[2025-06-01, 08:07:18.670289] place: INFO :   * Amount of SLICE: 47
[2025-06-01, 08:07:18.670289] place: INFO :   * Amount of Net: 102
[2025-06-01, 08:07:18.670289] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 08:07:18.670289] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 08:07:18.670289] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 08:07:18.670289] place: INFO :   * Proportion of IOB: 5.63%
[2025-06-01, 08:07:18.670289] place: INFO :   * Proportion of SLICE(LUT0): 1.53%
[2025-06-01, 08:07:18.670289] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 08:07:18.693334] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 08:07:18.694339] place: INFO :   * Initial cost = 1
[2025-06-01, 08:07:18.694838] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 08:07:18.694838] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 08:07:18.698847] place: INFO :   * Final cost = 1
[2025-06-01, 08:07:18.698847] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 08:07:18.703867] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 09:07:45.367596] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 09:07:45.368099] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 09:07:45.368099] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 09:07:45.467184] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 09:07:45.467686] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 09:07:45.467686] place: INFO : Effort Level  : 10
[2025-06-01, 09:07:45.467686] place: INFO : Mode          : Timing Driven
[2025-06-01, 09:07:45.467686] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 09:07:45.481232] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 09:07:45.481232] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 09:07:45.481232] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 09:07:45.481232] place: INFO :   * Amount of IOB: 8
[2025-06-01, 09:07:45.481232] place: INFO :   * Amount of SLICE: 10
[2025-06-01, 09:07:45.481232] place: INFO :   * Amount of Net: 29
[2025-06-01, 09:07:45.481232] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 09:07:45.481232] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 09:07:45.481232] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 09:07:45.481232] place: INFO :   * Proportion of IOB: 5.63%
[2025-06-01, 09:07:45.481232] place: INFO :   * Proportion of SLICE(LUT5439573): 0.33%
[2025-06-01, 09:07:45.482232] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 09:07:45.504478] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 09:07:45.504478] place: INFO :   * Initial cost = 1
[2025-06-01, 09:07:45.504478] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 09:07:45.504478] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 09:07:45.505480] place: INFO :   * Final cost = 1
[2025-06-01, 09:07:45.505480] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 09:07:45.507488] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 09:13:18.991233] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 09:13:18.991736] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 09:13:18.991736] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 09:13:19.072551] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 09:13:19.072551] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 09:13:19.072551] place: INFO : Effort Level  : 10
[2025-06-01, 09:13:19.072551] place: INFO : Mode          : Timing Driven
[2025-06-01, 09:13:19.073691] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 09:13:19.081713] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 09:13:19.081713] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 09:13:19.081713] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 09:13:19.081713] place: INFO :   * Amount of IOB: 12
[2025-06-01, 09:13:19.081713] place: INFO :   * Amount of SLICE: 28
[2025-06-01, 09:13:19.081713] place: INFO :   * Amount of Net: 69
[2025-06-01, 09:13:19.081713] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 09:13:19.081713] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 09:13:19.082216] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 09:13:19.082216] place: INFO :   * Proportion of IOB: 8.45%
[2025-06-01, 09:13:19.082216] place: INFO :   * Proportion of SLICE(LUT0): 0.91%
[2025-06-01, 09:13:19.082216] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 09:13:19.103149] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 09:13:19.103649] place: INFO :   * Initial cost = 1
[2025-06-01, 09:13:19.103649] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 09:13:19.103649] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 09:13:19.106154] place: INFO :   * Final cost = 0.997714
[2025-06-01, 09:13:19.106154] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 09:13:19.110163] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-06-01, 09:13:40.993190] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 09:13:40.993690] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 09:13:40.994190] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 09:13:41.071769] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 09:13:41.072772] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 09:13:41.072772] place: INFO : Effort Level  : 10
[2025-06-01, 09:13:41.072772] place: INFO : Mode          : Timing Driven
[2025-06-01, 09:13:41.072772] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 09:13:41.081292] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 09:13:41.081292] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 09:13:41.081292] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 09:13:41.081292] place: INFO :   * Amount of IOB: 12
[2025-06-01, 09:13:41.081292] place: INFO :   * Amount of SLICE: 28
[2025-06-01, 09:13:41.081292] place: INFO :   * Amount of Net: 69
[2025-06-01, 09:13:41.081292] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 09:13:41.081292] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 09:13:41.081292] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 09:13:41.081292] place: INFO :   * Proportion of IOB: 8.45%
[2025-06-01, 09:13:41.081292] place: INFO :   * Proportion of SLICE(LUT7471205): 0.91%
[2025-06-01, 09:13:41.082295] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 09:13:41.101956] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 09:13:41.102958] place: INFO :   * Initial cost = 1
[2025-06-01, 09:13:41.103461] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 09:13:41.103461] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 09:13:41.104966] place: INFO :   * Final cost = 1
[2025-06-01, 09:13:41.104966] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 09:13:41.109483] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-06-01, 09:19:38.362717] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 09:19:38.362717] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 09:19:38.363221] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 09:19:38.441345] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 09:19:38.441845] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 09:19:38.441845] place: INFO : Effort Level  : 10
[2025-06-01, 09:19:38.441845] place: INFO : Mode          : Timing Driven
[2025-06-01, 09:19:38.441845] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 09:19:38.450380] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 09:19:38.450380] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 09:19:38.450380] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 09:19:38.450380] place: INFO :   * Amount of IOB: 12
[2025-06-01, 09:19:38.450380] place: INFO :   * Amount of SLICE: 28
[2025-06-01, 09:19:38.450380] place: INFO :   * Amount of Net: 69
[2025-06-01, 09:19:38.450380] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 09:19:38.450380] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 09:19:38.450380] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 09:19:38.450380] place: INFO :   * Proportion of IOB: 8.45%
[2025-06-01, 09:19:38.450380] place: INFO :   * Proportion of SLICE(LUT0): 0.91%
[2025-06-01, 09:19:38.451383] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 09:19:38.471452] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 09:19:38.471953] place: INFO :   * Initial cost = 1
[2025-06-01, 09:19:38.471953] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 09:19:38.471953] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 09:19:38.474501] place: INFO :   * Final cost = 1
[2025-06-01, 09:19:38.474501] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 09:19:38.478228] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 09:27:01.268817] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 09:27:01.268817] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 09:27:01.268817] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 09:27:01.350078] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 09:27:01.351080] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 09:27:01.351080] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: digit_en[0] not found
[2025-06-01, 09:27:01.351583] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-06-01, 09:27:19.243051] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 09:27:19.243051] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 09:27:19.243051] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 09:27:19.325512] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 09:27:19.326015] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\prng\ufde\prng_cons.xml" ...
[2025-06-01, 09:27:19.326015] place: INFO : Effort Level  : 10
[2025-06-01, 09:27:19.326015] place: INFO : Mode          : Timing Driven
[2025-06-01, 09:27:19.326015] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 09:27:19.333538] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 09:27:19.333538] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 09:27:19.333538] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 09:27:19.333538] place: INFO :   * Amount of IOB: 8
[2025-06-01, 09:27:19.333538] place: INFO :   * Amount of SLICE: 10
[2025-06-01, 09:27:19.333538] place: INFO :   * Amount of Net: 29
[2025-06-01, 09:27:19.333538] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 09:27:19.333538] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 09:27:19.333538] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 09:27:19.333538] place: INFO :   * Proportion of IOB: 5.63%
[2025-06-01, 09:27:19.333538] place: INFO :   * Proportion of SLICE(LUT0): 0.33%
[2025-06-01, 09:27:19.334038] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 09:27:19.353627] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 09:27:19.354629] place: INFO :   * Initial cost = 1
[2025-06-01, 09:27:19.354629] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 09:27:19.354629] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 09:27:19.355132] place: INFO :   * Final cost = 1
[2025-06-01, 09:27:19.355132] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 09:27:19.357137] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 14:19:55.341218] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 14:19:55.341958] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 14:19:55.342249] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-06-01, 14:19:55.708165] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 14:19:55.712058] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/prng/ufde/prng_cons.xml" ...
[2025-06-01, 14:19:55.712211] place: INFO : Effort Level  : 10
[2025-06-01, 14:19:55.712229] place: INFO : Mode          : Timing Driven
[2025-06-01, 14:19:55.712242] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-06-01, 14:19:55.746248] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 14:19:55.746282] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 14:19:55.746295] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 14:19:55.746307] place: INFO :   * Amount of IOB: 16
[2025-06-01, 14:19:55.746319] place: INFO :   * Amount of SLICE: 10
[2025-06-01, 14:19:55.746331] place: INFO :   * Amount of Net: 30
[2025-06-01, 14:19:55.746342] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 14:19:55.746358] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 14:19:55.746370] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 14:19:55.746382] place: INFO :   * Proportion of IOB: 11.27%
[2025-06-01, 14:19:55.746395] place: INFO :   * Proportion of SLICE(LUT0): 0.33%
[2025-06-01, 14:19:55.746646] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 14:19:55.783702] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 14:19:55.785851] place: INFO :   * Initial cost = 1
[2025-06-01, 14:19:55.785870] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 14:19:55.786229] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 14:19:55.798486] place: INFO :   * Final cost = 1
[2025-06-01, 14:19:55.799817] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 14:19:55.803057] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 14:25:12.124341] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 14:25:12.125881] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 14:25:12.126256] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-06-01, 14:25:12.494327] place: INFO : Progress   20%: loading netlist "prng_dc_pack.xml" ...
[2025-06-01, 14:25:12.498117] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/prng/ufde/prng_cons.xml" ...
[2025-06-01, 14:25:12.498259] place: INFO : Effort Level  : 10
[2025-06-01, 14:25:12.498275] place: INFO : Mode          : Timing Driven
[2025-06-01, 14:25:12.498287] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-06-01, 14:25:12.532700] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 14:25:12.532759] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 14:25:12.532775] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 14:25:12.532789] place: INFO :   * Amount of IOB: 16
[2025-06-01, 14:25:12.532801] place: INFO :   * Amount of SLICE: 10
[2025-06-01, 14:25:12.532814] place: INFO :   * Amount of Net: 30
[2025-06-01, 14:25:12.532825] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 14:25:12.532842] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 14:25:12.532855] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 14:25:12.532867] place: INFO :   * Proportion of IOB: 11.27%
[2025-06-01, 14:25:12.532880] place: INFO :   * Proportion of SLICE(LUT0): 0.33%
[2025-06-01, 14:25:12.533217] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 14:25:12.571577] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 14:25:12.574897] place: INFO :   * Initial cost = 1
[2025-06-01, 14:25:12.574947] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 14:25:12.575193] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 14:25:12.587643] place: INFO :   * Final cost = 1
[2025-06-01, 14:25:12.587750] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 14:25:12.590494] place: INFO : Successfully finish the placement. Elapsed Time: 0s
