
a14-dht11-gpio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003348  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08003454  08003454  00013454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035ec  080035ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080035ec  080035ec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035ec  080035ec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035ec  080035ec  000135ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035f0  080035f0  000135f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080035f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000070  08003664  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08003664  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b900  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001aa6  00000000  00000000  0002b999  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c48  00000000  00000000  0002d440  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ba0  00000000  00000000  0002e088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000186f3  00000000  00000000  0002ec28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009067  00000000  00000000  0004731b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b659  00000000  00000000  00050382  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000db9db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a70  00000000  00000000  000dba58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800343c 	.word	0x0800343c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800343c 	.word	0x0800343c

0800014c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000154:	1d39      	adds	r1, r7, #4
 8000156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800015a:	2201      	movs	r2, #1
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <__io_putchar+0x20>)
 800015e:	f002 f87e 	bl	800225e <HAL_UART_Transmit>
	return ch;
 8000162:	687b      	ldr	r3, [r7, #4]
}
 8000164:	4618      	mov	r0, r3
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000140 	.word	0x20000140

08000170 <DHT11_GPIO_MODE_OUTPUT>:

void DHT11_GPIO_MODE_OUTPUT(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b084      	sub	sp, #16
 8000174:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000176:	463b      	mov	r3, r7
 8000178:	2200      	movs	r2, #0
 800017a:	601a      	str	r2, [r3, #0]
 800017c:	605a      	str	r2, [r3, #4]
 800017e:	609a      	str	r2, [r3, #8]
 8000180:	60da      	str	r2, [r3, #12]

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000182:	2320      	movs	r3, #32
 8000184:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000186:	2301      	movs	r3, #1
 8000188:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800018a:	2300      	movs	r3, #0
 800018c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800018e:	2302      	movs	r3, #2
 8000190:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000192:	463b      	mov	r3, r7
 8000194:	4619      	mov	r1, r3
 8000196:	4803      	ldr	r0, [pc, #12]	; (80001a4 <DHT11_GPIO_MODE_OUTPUT+0x34>)
 8000198:	f000 fe50 	bl	8000e3c <HAL_GPIO_Init>
}
 800019c:	bf00      	nop
 800019e:	3710      	adds	r7, #16
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bd80      	pop	{r7, pc}
 80001a4:	40010c00 	.word	0x40010c00

080001a8 <DHT11_GPIO_MODE_INPUT>:

void DHT11_GPIO_MODE_INPUT(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b084      	sub	sp, #16
 80001ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ae:	463b      	mov	r3, r7
 80001b0:	2200      	movs	r2, #0
 80001b2:	601a      	str	r2, [r3, #0]
 80001b4:	605a      	str	r2, [r3, #4]
 80001b6:	609a      	str	r2, [r3, #8]
 80001b8:	60da      	str	r2, [r3, #12]

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80001ba:	2320      	movs	r3, #32
 80001bc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80001be:	4b0a      	ldr	r3, [pc, #40]	; (80001e8 <DHT11_GPIO_MODE_INPUT+0x40>)
 80001c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001c2:	2300      	movs	r3, #0
 80001c4:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001c6:	463b      	mov	r3, r7
 80001c8:	4619      	mov	r1, r3
 80001ca:	4808      	ldr	r0, [pc, #32]	; (80001ec <DHT11_GPIO_MODE_INPUT+0x44>)
 80001cc:	f000 fe36 	bl	8000e3c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80001d0:	2200      	movs	r2, #0
 80001d2:	2100      	movs	r1, #0
 80001d4:	2017      	movs	r0, #23
 80001d6:	f000 fdfa 	bl	8000dce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80001da:	2017      	movs	r0, #23
 80001dc:	f000 fe13 	bl	8000e06 <HAL_NVIC_EnableIRQ>
}
 80001e0:	bf00      	nop
 80001e2:	3710      	adds	r7, #16
 80001e4:	46bd      	mov	sp, r7
 80001e6:	bd80      	pop	{r7, pc}
 80001e8:	10210000 	.word	0x10210000
 80001ec:	40010c00 	.word	0x40010c00

080001f0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim3.Instance){
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	681a      	ldr	r2, [r3, #0]
 80001fc:	4b08      	ldr	r3, [pc, #32]	; (8000220 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	429a      	cmp	r2, r3
 8000202:	d108      	bne.n	8000216 <HAL_TIM_PeriodElapsedCallback+0x26>
		tim3Cnt += 1;
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	3301      	adds	r3, #1
 800020a:	4a06      	ldr	r2, [pc, #24]	; (8000224 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800020c:	6013      	str	r3, [r2, #0]
		// test pin
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800020e:	2101      	movs	r1, #1
 8000210:	4805      	ldr	r0, [pc, #20]	; (8000228 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000212:	f000 ff9c 	bl	800114e <HAL_GPIO_TogglePin>
	}
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	200000a4 	.word	0x200000a4
 8000224:	2000012c 	.word	0x2000012c
 8000228:	40010800 	.word	0x40010800

0800022c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_5){
 8000236:	88fb      	ldrh	r3, [r7, #6]
 8000238:	2b20      	cmp	r3, #32
 800023a:	d110      	bne.n	800025e <HAL_GPIO_EXTI_Callback+0x32>
		DHT11BitData[BitDataIndex++] = tim3Cnt;
 800023c:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <HAL_GPIO_EXTI_Callback+0x3c>)
 800023e:	6818      	ldr	r0, [r3, #0]
 8000240:	4b0a      	ldr	r3, [pc, #40]	; (800026c <HAL_GPIO_EXTI_Callback+0x40>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	1c5a      	adds	r2, r3, #1
 8000246:	4909      	ldr	r1, [pc, #36]	; (800026c <HAL_GPIO_EXTI_Callback+0x40>)
 8000248:	600a      	str	r2, [r1, #0]
 800024a:	b2c1      	uxtb	r1, r0
 800024c:	4a08      	ldr	r2, [pc, #32]	; (8000270 <HAL_GPIO_EXTI_Callback+0x44>)
 800024e:	54d1      	strb	r1, [r2, r3]
		tim3Cnt = 0;
 8000250:	4b05      	ldr	r3, [pc, #20]	; (8000268 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000252:	2200      	movs	r2, #0
 8000254:	601a      	str	r2, [r3, #0]
		// test pin
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8000256:	2101      	movs	r1, #1
 8000258:	4806      	ldr	r0, [pc, #24]	; (8000274 <HAL_GPIO_EXTI_Callback+0x48>)
 800025a:	f000 ff78 	bl	800114e <HAL_GPIO_TogglePin>
	}
}
 800025e:	bf00      	nop
 8000260:	3708      	adds	r7, #8
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	2000012c 	.word	0x2000012c
 800026c:	200000a0 	.word	0x200000a0
 8000270:	200000ec 	.word	0x200000ec
 8000274:	40011000 	.word	0x40011000

08000278 <DHT11_Data_Read>:

int DHT11_Data_Read(int sel)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b086      	sub	sp, #24
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
	int i,j,k;
	uint8_t checksum;

	DHT11_GPIO_MODE_OUTPUT();
 8000280:	f7ff ff76 	bl	8000170 <DHT11_GPIO_MODE_OUTPUT>
	HAL_Delay(1);
 8000284:	2001      	movs	r0, #1
 8000286:	f000 fca9 	bl	8000bdc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800028a:	2200      	movs	r2, #0
 800028c:	2120      	movs	r1, #32
 800028e:	4874      	ldr	r0, [pc, #464]	; (8000460 <DHT11_Data_Read+0x1e8>)
 8000290:	f000 ff45 	bl	800111e <HAL_GPIO_WritePin>
	HAL_Delay(18);
 8000294:	2012      	movs	r0, #18
 8000296:	f000 fca1 	bl	8000bdc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	2120      	movs	r1, #32
 800029e:	4870      	ldr	r0, [pc, #448]	; (8000460 <DHT11_Data_Read+0x1e8>)
 80002a0:	f000 ff3d 	bl	800111e <HAL_GPIO_WritePin>

	tim3Cnt = 0;
 80002a4:	4b6f      	ldr	r3, [pc, #444]	; (8000464 <DHT11_Data_Read+0x1ec>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
	BitDataIndex = 0;
 80002aa:	4b6f      	ldr	r3, [pc, #444]	; (8000468 <DHT11_Data_Read+0x1f0>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	601a      	str	r2, [r3, #0]
	for(i = 0; i < 64; i++){
 80002b0:	2300      	movs	r3, #0
 80002b2:	617b      	str	r3, [r7, #20]
 80002b4:	e007      	b.n	80002c6 <DHT11_Data_Read+0x4e>
		DHT11BitData[i] = 0;
 80002b6:	4a6d      	ldr	r2, [pc, #436]	; (800046c <DHT11_Data_Read+0x1f4>)
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	4413      	add	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 64; i++){
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	3301      	adds	r3, #1
 80002c4:	617b      	str	r3, [r7, #20]
 80002c6:	697b      	ldr	r3, [r7, #20]
 80002c8:	2b3f      	cmp	r3, #63	; 0x3f
 80002ca:	ddf4      	ble.n	80002b6 <DHT11_Data_Read+0x3e>
	}
	for(i = 0; i < 8; i++){
 80002cc:	2300      	movs	r3, #0
 80002ce:	617b      	str	r3, [r7, #20]
 80002d0:	e007      	b.n	80002e2 <DHT11_Data_Read+0x6a>
		DHT11value[i] = 0;
 80002d2:	4a67      	ldr	r2, [pc, #412]	; (8000470 <DHT11_Data_Read+0x1f8>)
 80002d4:	697b      	ldr	r3, [r7, #20]
 80002d6:	4413      	add	r3, r2
 80002d8:	2200      	movs	r2, #0
 80002da:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++){
 80002dc:	697b      	ldr	r3, [r7, #20]
 80002de:	3301      	adds	r3, #1
 80002e0:	617b      	str	r3, [r7, #20]
 80002e2:	697b      	ldr	r3, [r7, #20]
 80002e4:	2b07      	cmp	r3, #7
 80002e6:	ddf4      	ble.n	80002d2 <DHT11_Data_Read+0x5a>
	}

	DHT11_GPIO_MODE_INPUT();
 80002e8:	f7ff ff5e 	bl	80001a8 <DHT11_GPIO_MODE_INPUT>

	HAL_Delay(500); // DHT11 received time
 80002ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002f0:	f000 fc74 	bl	8000bdc <HAL_Delay>


	//----- ?��기에 코드 추�?(비트 ?��?��?���? 분석?��?�� 바이?�� ?��?��?���? �?�?) -----

	printf("---------BitDataIndex=%d--------\r\n",BitDataIndex);
 80002f4:	4b5c      	ldr	r3, [pc, #368]	; (8000468 <DHT11_Data_Read+0x1f0>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4619      	mov	r1, r3
 80002fa:	485e      	ldr	r0, [pc, #376]	; (8000474 <DHT11_Data_Read+0x1fc>)
 80002fc:	f002 f94c 	bl	8002598 <iprintf>
	for(i = 2; i < BitDataIndex; i++){
 8000300:	2302      	movs	r3, #2
 8000302:	617b      	str	r3, [r7, #20]
 8000304:	e01b      	b.n	800033e <DHT11_Data_Read+0xc6>
		printf("%d,",DHT11BitData[i]);
 8000306:	4a59      	ldr	r2, [pc, #356]	; (800046c <DHT11_Data_Read+0x1f4>)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	4413      	add	r3, r2
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	4619      	mov	r1, r3
 8000310:	4859      	ldr	r0, [pc, #356]	; (8000478 <DHT11_Data_Read+0x200>)
 8000312:	f002 f941 	bl	8002598 <iprintf>
		if(DHT11BitData[i]>10){
 8000316:	4a55      	ldr	r2, [pc, #340]	; (800046c <DHT11_Data_Read+0x1f4>)
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	4413      	add	r3, r2
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b0a      	cmp	r3, #10
 8000320:	d905      	bls.n	800032e <DHT11_Data_Read+0xb6>
			DHT11BitData[i] =1;
 8000322:	4a52      	ldr	r2, [pc, #328]	; (800046c <DHT11_Data_Read+0x1f4>)
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	4413      	add	r3, r2
 8000328:	2201      	movs	r2, #1
 800032a:	701a      	strb	r2, [r3, #0]
 800032c:	e004      	b.n	8000338 <DHT11_Data_Read+0xc0>
		} else {
			DHT11BitData[i] = 0;
 800032e:	4a4f      	ldr	r2, [pc, #316]	; (800046c <DHT11_Data_Read+0x1f4>)
 8000330:	697b      	ldr	r3, [r7, #20]
 8000332:	4413      	add	r3, r2
 8000334:	2200      	movs	r2, #0
 8000336:	701a      	strb	r2, [r3, #0]
	for(i = 2; i < BitDataIndex; i++){
 8000338:	697b      	ldr	r3, [r7, #20]
 800033a:	3301      	adds	r3, #1
 800033c:	617b      	str	r3, [r7, #20]
 800033e:	4b4a      	ldr	r3, [pc, #296]	; (8000468 <DHT11_Data_Read+0x1f0>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	697a      	ldr	r2, [r7, #20]
 8000344:	429a      	cmp	r2, r3
 8000346:	dbde      	blt.n	8000306 <DHT11_Data_Read+0x8e>
		}

	}

	printf("\r\n");
 8000348:	484c      	ldr	r0, [pc, #304]	; (800047c <DHT11_Data_Read+0x204>)
 800034a:	f002 f999 	bl	8002680 <puts>
	for(i=0; i <8 ; i++){
 800034e:	2300      	movs	r3, #0
 8000350:	617b      	str	r3, [r7, #20]
 8000352:	e054      	b.n	80003fe <DHT11_Data_Read+0x186>

		DHT11value[0] += (DHT11BitData[i+2]<<(7-i));
 8000354:	4b46      	ldr	r3, [pc, #280]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000356:	781a      	ldrb	r2, [r3, #0]
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	3302      	adds	r3, #2
 800035c:	4943      	ldr	r1, [pc, #268]	; (800046c <DHT11_Data_Read+0x1f4>)
 800035e:	5ccb      	ldrb	r3, [r1, r3]
 8000360:	4619      	mov	r1, r3
 8000362:	697b      	ldr	r3, [r7, #20]
 8000364:	f1c3 0307 	rsb	r3, r3, #7
 8000368:	fa01 f303 	lsl.w	r3, r1, r3
 800036c:	b2db      	uxtb	r3, r3
 800036e:	4413      	add	r3, r2
 8000370:	b2da      	uxtb	r2, r3
 8000372:	4b3f      	ldr	r3, [pc, #252]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000374:	701a      	strb	r2, [r3, #0]
		DHT11value[1] += (DHT11BitData[i+10]<<(7-i));
 8000376:	4b3e      	ldr	r3, [pc, #248]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000378:	785a      	ldrb	r2, [r3, #1]
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	330a      	adds	r3, #10
 800037e:	493b      	ldr	r1, [pc, #236]	; (800046c <DHT11_Data_Read+0x1f4>)
 8000380:	5ccb      	ldrb	r3, [r1, r3]
 8000382:	4619      	mov	r1, r3
 8000384:	697b      	ldr	r3, [r7, #20]
 8000386:	f1c3 0307 	rsb	r3, r3, #7
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
 800038e:	b2db      	uxtb	r3, r3
 8000390:	4413      	add	r3, r2
 8000392:	b2da      	uxtb	r2, r3
 8000394:	4b36      	ldr	r3, [pc, #216]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000396:	705a      	strb	r2, [r3, #1]
		DHT11value[2] += (DHT11BitData[i+18]<<(7-i));
 8000398:	4b35      	ldr	r3, [pc, #212]	; (8000470 <DHT11_Data_Read+0x1f8>)
 800039a:	789a      	ldrb	r2, [r3, #2]
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	3312      	adds	r3, #18
 80003a0:	4932      	ldr	r1, [pc, #200]	; (800046c <DHT11_Data_Read+0x1f4>)
 80003a2:	5ccb      	ldrb	r3, [r1, r3]
 80003a4:	4619      	mov	r1, r3
 80003a6:	697b      	ldr	r3, [r7, #20]
 80003a8:	f1c3 0307 	rsb	r3, r3, #7
 80003ac:	fa01 f303 	lsl.w	r3, r1, r3
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	4413      	add	r3, r2
 80003b4:	b2da      	uxtb	r2, r3
 80003b6:	4b2e      	ldr	r3, [pc, #184]	; (8000470 <DHT11_Data_Read+0x1f8>)
 80003b8:	709a      	strb	r2, [r3, #2]
		DHT11value[3] += (DHT11BitData[i+26]<<(7-i));
 80003ba:	4b2d      	ldr	r3, [pc, #180]	; (8000470 <DHT11_Data_Read+0x1f8>)
 80003bc:	78da      	ldrb	r2, [r3, #3]
 80003be:	697b      	ldr	r3, [r7, #20]
 80003c0:	331a      	adds	r3, #26
 80003c2:	492a      	ldr	r1, [pc, #168]	; (800046c <DHT11_Data_Read+0x1f4>)
 80003c4:	5ccb      	ldrb	r3, [r1, r3]
 80003c6:	4619      	mov	r1, r3
 80003c8:	697b      	ldr	r3, [r7, #20]
 80003ca:	f1c3 0307 	rsb	r3, r3, #7
 80003ce:	fa01 f303 	lsl.w	r3, r1, r3
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	4413      	add	r3, r2
 80003d6:	b2da      	uxtb	r2, r3
 80003d8:	4b25      	ldr	r3, [pc, #148]	; (8000470 <DHT11_Data_Read+0x1f8>)
 80003da:	70da      	strb	r2, [r3, #3]
		checksum += (DHT11BitData[i+34]<<(7-i));
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	3322      	adds	r3, #34	; 0x22
 80003e0:	4a22      	ldr	r2, [pc, #136]	; (800046c <DHT11_Data_Read+0x1f4>)
 80003e2:	5cd3      	ldrb	r3, [r2, r3]
 80003e4:	461a      	mov	r2, r3
 80003e6:	697b      	ldr	r3, [r7, #20]
 80003e8:	f1c3 0307 	rsb	r3, r3, #7
 80003ec:	fa02 f303 	lsl.w	r3, r2, r3
 80003f0:	b2da      	uxtb	r2, r3
 80003f2:	7bfb      	ldrb	r3, [r7, #15]
 80003f4:	4413      	add	r3, r2
 80003f6:	73fb      	strb	r3, [r7, #15]
	for(i=0; i <8 ; i++){
 80003f8:	697b      	ldr	r3, [r7, #20]
 80003fa:	3301      	adds	r3, #1
 80003fc:	617b      	str	r3, [r7, #20]
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	2b07      	cmp	r3, #7
 8000402:	dda7      	ble.n	8000354 <DHT11_Data_Read+0xdc>

//	printf("%d,",DHT11value[0]);
//	printf("%d,",DHT11value[1]);
//	printf("%d,",DHT11value[2]);
//	printf("%d,",DHT11value[3]);
	printf("\r\n");
 8000404:	481d      	ldr	r0, [pc, #116]	; (800047c <DHT11_Data_Read+0x204>)
 8000406:	f002 f93b 	bl	8002680 <puts>
	if(checksum == DHT11value[0]+DHT11value[1]+DHT11value[2]+DHT11value[3]){
 800040a:	7bfa      	ldrb	r2, [r7, #15]
 800040c:	4b18      	ldr	r3, [pc, #96]	; (8000470 <DHT11_Data_Read+0x1f8>)
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	4619      	mov	r1, r3
 8000412:	4b17      	ldr	r3, [pc, #92]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000414:	785b      	ldrb	r3, [r3, #1]
 8000416:	440b      	add	r3, r1
 8000418:	4915      	ldr	r1, [pc, #84]	; (8000470 <DHT11_Data_Read+0x1f8>)
 800041a:	7889      	ldrb	r1, [r1, #2]
 800041c:	440b      	add	r3, r1
 800041e:	4914      	ldr	r1, [pc, #80]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000420:	78c9      	ldrb	r1, [r1, #3]
 8000422:	440b      	add	r3, r1
 8000424:	429a      	cmp	r2, r3
 8000426:	d115      	bne.n	8000454 <DHT11_Data_Read+0x1dc>
		for(j=0; j <4 ; j++){
 8000428:	2300      	movs	r3, #0
 800042a:	613b      	str	r3, [r7, #16]
 800042c:	e00a      	b.n	8000444 <DHT11_Data_Read+0x1cc>
				printf("%d,",DHT11value[j]);
 800042e:	4a10      	ldr	r2, [pc, #64]	; (8000470 <DHT11_Data_Read+0x1f8>)
 8000430:	693b      	ldr	r3, [r7, #16]
 8000432:	4413      	add	r3, r2
 8000434:	781b      	ldrb	r3, [r3, #0]
 8000436:	4619      	mov	r1, r3
 8000438:	480f      	ldr	r0, [pc, #60]	; (8000478 <DHT11_Data_Read+0x200>)
 800043a:	f002 f8ad 	bl	8002598 <iprintf>
		for(j=0; j <4 ; j++){
 800043e:	693b      	ldr	r3, [r7, #16]
 8000440:	3301      	adds	r3, #1
 8000442:	613b      	str	r3, [r7, #16]
 8000444:	693b      	ldr	r3, [r7, #16]
 8000446:	2b03      	cmp	r3, #3
 8000448:	ddf1      	ble.n	800042e <DHT11_Data_Read+0x1b6>
		//		checksum = checksum + DHT11value[j];
			}
			printf("%d\r\n",checksum);
 800044a:	7bfb      	ldrb	r3, [r7, #15]
 800044c:	4619      	mov	r1, r3
 800044e:	480c      	ldr	r0, [pc, #48]	; (8000480 <DHT11_Data_Read+0x208>)
 8000450:	f002 f8a2 	bl	8002598 <iprintf>
	}

	//----- ?��기에 코드 추�?(체크?�� 구하�? ?��?��?��?? ?��?��?���?) -----

	return(0);
 8000454:	2300      	movs	r3, #0
}
 8000456:	4618      	mov	r0, r3
 8000458:	3718      	adds	r7, #24
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	40010c00 	.word	0x40010c00
 8000464:	2000012c 	.word	0x2000012c
 8000468:	200000a0 	.word	0x200000a0
 800046c:	200000ec 	.word	0x200000ec
 8000470:	20000098 	.word	0x20000098
 8000474:	08003454 	.word	0x08003454
 8000478:	08003478 	.word	0x08003478
 800047c:	0800347c 	.word	0x0800347c
 8000480:	08003480 	.word	0x08003480

08000484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800048a:	f000 fb45 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800048e:	f000 f863 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000492:	f000 f919 	bl	80006c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000496:	f000 f8ed 	bl	8000674 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800049a:	f000 f89f 	bl	80005dc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	printf("---stmf103 dht11 TEST---\r\n");
 800049e:	4824      	ldr	r0, [pc, #144]	; (8000530 <main+0xac>)
 80004a0:	f002 f8ee 	bl	8002680 <puts>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2120      	movs	r1, #32
 80004a8:	4822      	ldr	r0, [pc, #136]	; (8000534 <main+0xb0>)
 80004aa:	f000 fe38 	bl	800111e <HAL_GPIO_WritePin>

	tim3it = HAL_TIM_Base_Start_IT(&htim3);
 80004ae:	4822      	ldr	r0, [pc, #136]	; (8000538 <main+0xb4>)
 80004b0:	f001 faea 	bl	8001a88 <HAL_TIM_Base_Start_IT>
 80004b4:	4603      	mov	r3, r0
 80004b6:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == tim3it){
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d105      	bne.n	80004ca <main+0x46>
		printf("HAL_TIM_Base_Start_IT=%d OK\r\n",tim3it);
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	4619      	mov	r1, r3
 80004c2:	481e      	ldr	r0, [pc, #120]	; (800053c <main+0xb8>)
 80004c4:	f002 f868 	bl	8002598 <iprintf>
 80004c8:	e004      	b.n	80004d4 <main+0x50>
	}else{
		printf("HAL_TIM_Base_Start_IT=%d error\r\n",tim3it);
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	4619      	mov	r1, r3
 80004ce:	481c      	ldr	r0, [pc, #112]	; (8000540 <main+0xbc>)
 80004d0:	f002 f862 	bl	8002598 <iprintf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  pc13pin = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80004d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d8:	481a      	ldr	r0, [pc, #104]	; (8000544 <main+0xc0>)
 80004da:	f000 fe09 	bl	80010f0 <HAL_GPIO_ReadPin>
 80004de:	4603      	mov	r3, r0
 80004e0:	71bb      	strb	r3, [r7, #6]
	  if(GPIO_PIN_RESET == pc13pin){
 80004e2:	79bb      	ldrb	r3, [r7, #6]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d11a      	bne.n	800051e <main+0x9a>
		  retvalue = DHT11_Data_Read(1);
 80004e8:	2001      	movs	r0, #1
 80004ea:	f7ff fec5 	bl	8000278 <DHT11_Data_Read>
 80004ee:	6038      	str	r0, [r7, #0]
		  if(0 == retvalue){
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d110      	bne.n	8000518 <main+0x94>
			  printf("Humirity=%d.%d / Temperature=%d.%d\r\n",DHT11value[0],DHT11value[1],DHT11value[2],DHT11value[3]);
 80004f6:	4b14      	ldr	r3, [pc, #80]	; (8000548 <main+0xc4>)
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	4619      	mov	r1, r3
 80004fc:	4b12      	ldr	r3, [pc, #72]	; (8000548 <main+0xc4>)
 80004fe:	785b      	ldrb	r3, [r3, #1]
 8000500:	461a      	mov	r2, r3
 8000502:	4b11      	ldr	r3, [pc, #68]	; (8000548 <main+0xc4>)
 8000504:	789b      	ldrb	r3, [r3, #2]
 8000506:	4618      	mov	r0, r3
 8000508:	4b0f      	ldr	r3, [pc, #60]	; (8000548 <main+0xc4>)
 800050a:	78db      	ldrb	r3, [r3, #3]
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	4603      	mov	r3, r0
 8000510:	480e      	ldr	r0, [pc, #56]	; (800054c <main+0xc8>)
 8000512:	f002 f841 	bl	8002598 <iprintf>
 8000516:	e002      	b.n	800051e <main+0x9a>
		  }else{
			  printf("dht11 checksum error\r\n");
 8000518:	480d      	ldr	r0, [pc, #52]	; (8000550 <main+0xcc>)
 800051a:	f002 f8b1 	bl	8002680 <puts>
		  }
	  }

	  HAL_Delay(100);
 800051e:	2064      	movs	r0, #100	; 0x64
 8000520:	f000 fb5c 	bl	8000bdc <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000524:	2120      	movs	r1, #32
 8000526:	480b      	ldr	r0, [pc, #44]	; (8000554 <main+0xd0>)
 8000528:	f000 fe11 	bl	800114e <HAL_GPIO_TogglePin>
	  pc13pin = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 800052c:	e7d2      	b.n	80004d4 <main+0x50>
 800052e:	bf00      	nop
 8000530:	08003488 	.word	0x08003488
 8000534:	40010c00 	.word	0x40010c00
 8000538:	200000a4 	.word	0x200000a4
 800053c:	080034a4 	.word	0x080034a4
 8000540:	080034c4 	.word	0x080034c4
 8000544:	40011000 	.word	0x40011000
 8000548:	20000098 	.word	0x20000098
 800054c:	080034e8 	.word	0x080034e8
 8000550:	08003510 	.word	0x08003510
 8000554:	40010800 	.word	0x40010800

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b090      	sub	sp, #64	; 0x40
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0318 	add.w	r3, r7, #24
 8000562:	2228      	movs	r2, #40	; 0x28
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f002 f80e 	bl	8002588 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]
 8000578:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800057a:	2302      	movs	r3, #2
 800057c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057e:	2301      	movs	r3, #1
 8000580:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000582:	2310      	movs	r3, #16
 8000584:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000586:	2302      	movs	r3, #2
 8000588:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800058a:	2300      	movs	r3, #0
 800058c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800058e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000592:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000594:	f107 0318 	add.w	r3, r7, #24
 8000598:	4618      	mov	r0, r3
 800059a:	f000 fe09 	bl	80011b0 <HAL_RCC_OscConfig>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80005a4:	f000 f916 	bl	80007d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a8:	230f      	movs	r3, #15
 80005aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ac:	2302      	movs	r3, #2
 80005ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2102      	movs	r1, #2
 80005c2:	4618      	mov	r0, r3
 80005c4:	f001 f874 	bl	80016b0 <HAL_RCC_ClockConfig>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80005ce:	f000 f901 	bl	80007d4 <Error_Handler>
  }
}
 80005d2:	bf00      	nop
 80005d4:	3740      	adds	r7, #64	; 0x40
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
	...

080005dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005e2:	f107 0308 	add.w	r3, r7, #8
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005f0:	463b      	mov	r3, r7
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005f8:	4b1c      	ldr	r3, [pc, #112]	; (800066c <MX_TIM3_Init+0x90>)
 80005fa:	4a1d      	ldr	r2, [pc, #116]	; (8000670 <MX_TIM3_Init+0x94>)
 80005fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 80005fe:	4b1b      	ldr	r3, [pc, #108]	; (800066c <MX_TIM3_Init+0x90>)
 8000600:	223f      	movs	r2, #63	; 0x3f
 8000602:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000604:	4b19      	ldr	r3, [pc, #100]	; (800066c <MX_TIM3_Init+0x90>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 800060a:	4b18      	ldr	r3, [pc, #96]	; (800066c <MX_TIM3_Init+0x90>)
 800060c:	2209      	movs	r2, #9
 800060e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000610:	4b16      	ldr	r3, [pc, #88]	; (800066c <MX_TIM3_Init+0x90>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000616:	4b15      	ldr	r3, [pc, #84]	; (800066c <MX_TIM3_Init+0x90>)
 8000618:	2200      	movs	r2, #0
 800061a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800061c:	4813      	ldr	r0, [pc, #76]	; (800066c <MX_TIM3_Init+0x90>)
 800061e:	f001 f9e3 	bl	80019e8 <HAL_TIM_Base_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8000628:	f000 f8d4 	bl	80007d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800062c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000630:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000632:	f107 0308 	add.w	r3, r7, #8
 8000636:	4619      	mov	r1, r3
 8000638:	480c      	ldr	r0, [pc, #48]	; (800066c <MX_TIM3_Init+0x90>)
 800063a:	f001 fb7f 	bl	8001d3c <HAL_TIM_ConfigClockSource>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8000644:	f000 f8c6 	bl	80007d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000648:	2300      	movs	r3, #0
 800064a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800064c:	2300      	movs	r3, #0
 800064e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000650:	463b      	mov	r3, r7
 8000652:	4619      	mov	r1, r3
 8000654:	4805      	ldr	r0, [pc, #20]	; (800066c <MX_TIM3_Init+0x90>)
 8000656:	f001 fd45 	bl	80020e4 <HAL_TIMEx_MasterConfigSynchronization>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000660:	f000 f8b8 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	3718      	adds	r7, #24
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	200000a4 	.word	0x200000a4
 8000670:	40000400 	.word	0x40000400

08000674 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <MX_USART2_UART_Init+0x50>)
 800067c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800069a:	220c      	movs	r2, #12
 800069c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006ac:	f001 fd8a 	bl	80021c4 <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006b6:	f000 f88d 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000140 	.word	0x20000140
 80006c4:	40004400 	.word	0x40004400

080006c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	f107 0310 	add.w	r3, r7, #16
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006dc:	4b37      	ldr	r3, [pc, #220]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	4a36      	ldr	r2, [pc, #216]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006e2:	f043 0310 	orr.w	r3, r3, #16
 80006e6:	6193      	str	r3, [r2, #24]
 80006e8:	4b34      	ldr	r3, [pc, #208]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006ea:	699b      	ldr	r3, [r3, #24]
 80006ec:	f003 0310 	and.w	r3, r3, #16
 80006f0:	60fb      	str	r3, [r7, #12]
 80006f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006f4:	4b31      	ldr	r3, [pc, #196]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	4a30      	ldr	r2, [pc, #192]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006fa:	f043 0320 	orr.w	r3, r3, #32
 80006fe:	6193      	str	r3, [r2, #24]
 8000700:	4b2e      	ldr	r3, [pc, #184]	; (80007bc <MX_GPIO_Init+0xf4>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f003 0320 	and.w	r3, r3, #32
 8000708:	60bb      	str	r3, [r7, #8]
 800070a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070c:	4b2b      	ldr	r3, [pc, #172]	; (80007bc <MX_GPIO_Init+0xf4>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	4a2a      	ldr	r2, [pc, #168]	; (80007bc <MX_GPIO_Init+0xf4>)
 8000712:	f043 0304 	orr.w	r3, r3, #4
 8000716:	6193      	str	r3, [r2, #24]
 8000718:	4b28      	ldr	r3, [pc, #160]	; (80007bc <MX_GPIO_Init+0xf4>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	f003 0304 	and.w	r3, r3, #4
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000724:	4b25      	ldr	r3, [pc, #148]	; (80007bc <MX_GPIO_Init+0xf4>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	4a24      	ldr	r2, [pc, #144]	; (80007bc <MX_GPIO_Init+0xf4>)
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	6193      	str	r3, [r2, #24]
 8000730:	4b22      	ldr	r3, [pc, #136]	; (80007bc <MX_GPIO_Init+0xf4>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	f003 0308 	and.w	r3, r3, #8
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2120      	movs	r1, #32
 8000740:	481f      	ldr	r0, [pc, #124]	; (80007c0 <MX_GPIO_Init+0xf8>)
 8000742:	f000 fcec 	bl	800111e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000746:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800074a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800074c:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <MX_GPIO_Init+0xfc>)
 800074e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	4619      	mov	r1, r3
 800075a:	481b      	ldr	r0, [pc, #108]	; (80007c8 <MX_GPIO_Init+0x100>)
 800075c:	f000 fb6e 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000760:	2320      	movs	r3, #32
 8000762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2302      	movs	r3, #2
 800076e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	4812      	ldr	r0, [pc, #72]	; (80007c0 <MX_GPIO_Init+0xf8>)
 8000778:	f000 fb60 	bl	8000e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800077c:	2320      	movs	r3, #32
 800077e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <MX_GPIO_Init+0x104>)
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000788:	f107 0310 	add.w	r3, r7, #16
 800078c:	4619      	mov	r1, r3
 800078e:	4810      	ldr	r0, [pc, #64]	; (80007d0 <MX_GPIO_Init+0x108>)
 8000790:	f000 fb54 	bl	8000e3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000794:	2200      	movs	r2, #0
 8000796:	2100      	movs	r1, #0
 8000798:	2017      	movs	r0, #23
 800079a:	f000 fb18 	bl	8000dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800079e:	2017      	movs	r0, #23
 80007a0:	f000 fb31 	bl	8000e06 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2100      	movs	r1, #0
 80007a8:	2028      	movs	r0, #40	; 0x28
 80007aa:	f000 fb10 	bl	8000dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007ae:	2028      	movs	r0, #40	; 0x28
 80007b0:	f000 fb29 	bl	8000e06 <HAL_NVIC_EnableIRQ>

}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40021000 	.word	0x40021000
 80007c0:	40010800 	.word	0x40010800
 80007c4:	10110000 	.word	0x10110000
 80007c8:	40011000 	.word	0x40011000
 80007cc:	10210000 	.word	0x10210000
 80007d0:	40010c00 	.word	0x40010c00

080007d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007e6:	4b15      	ldr	r3, [pc, #84]	; (800083c <HAL_MspInit+0x5c>)
 80007e8:	699b      	ldr	r3, [r3, #24]
 80007ea:	4a14      	ldr	r2, [pc, #80]	; (800083c <HAL_MspInit+0x5c>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6193      	str	r3, [r2, #24]
 80007f2:	4b12      	ldr	r3, [pc, #72]	; (800083c <HAL_MspInit+0x5c>)
 80007f4:	699b      	ldr	r3, [r3, #24]
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	4b0f      	ldr	r3, [pc, #60]	; (800083c <HAL_MspInit+0x5c>)
 8000800:	69db      	ldr	r3, [r3, #28]
 8000802:	4a0e      	ldr	r2, [pc, #56]	; (800083c <HAL_MspInit+0x5c>)
 8000804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000808:	61d3      	str	r3, [r2, #28]
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <HAL_MspInit+0x5c>)
 800080c:	69db      	ldr	r3, [r3, #28]
 800080e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000816:	4b0a      	ldr	r3, [pc, #40]	; (8000840 <HAL_MspInit+0x60>)
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000822:	60fb      	str	r3, [r7, #12]
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	4a04      	ldr	r2, [pc, #16]	; (8000840 <HAL_MspInit+0x60>)
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	40021000 	.word	0x40021000
 8000840:	40010000 	.word	0x40010000

08000844 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a0d      	ldr	r2, [pc, #52]	; (8000888 <HAL_TIM_Base_MspInit+0x44>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d113      	bne.n	800087e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000856:	4b0d      	ldr	r3, [pc, #52]	; (800088c <HAL_TIM_Base_MspInit+0x48>)
 8000858:	69db      	ldr	r3, [r3, #28]
 800085a:	4a0c      	ldr	r2, [pc, #48]	; (800088c <HAL_TIM_Base_MspInit+0x48>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	61d3      	str	r3, [r2, #28]
 8000862:	4b0a      	ldr	r3, [pc, #40]	; (800088c <HAL_TIM_Base_MspInit+0x48>)
 8000864:	69db      	ldr	r3, [r3, #28]
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800086e:	2200      	movs	r2, #0
 8000870:	2100      	movs	r1, #0
 8000872:	201d      	movs	r0, #29
 8000874:	f000 faab 	bl	8000dce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000878:	201d      	movs	r0, #29
 800087a:	f000 fac4 	bl	8000e06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800087e:	bf00      	nop
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40000400 	.word	0x40000400
 800088c:	40021000 	.word	0x40021000

08000890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 0310 	add.w	r3, r7, #16
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a15      	ldr	r2, [pc, #84]	; (8000900 <HAL_UART_MspInit+0x70>)
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d123      	bne.n	80008f8 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008b0:	4b14      	ldr	r3, [pc, #80]	; (8000904 <HAL_UART_MspInit+0x74>)
 80008b2:	69db      	ldr	r3, [r3, #28]
 80008b4:	4a13      	ldr	r2, [pc, #76]	; (8000904 <HAL_UART_MspInit+0x74>)
 80008b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ba:	61d3      	str	r3, [r2, #28]
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <HAL_UART_MspInit+0x74>)
 80008be:	69db      	ldr	r3, [r3, #28]
 80008c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c8:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <HAL_UART_MspInit+0x74>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	4a0d      	ldr	r2, [pc, #52]	; (8000904 <HAL_UART_MspInit+0x74>)
 80008ce:	f043 0304 	orr.w	r3, r3, #4
 80008d2:	6193      	str	r3, [r2, #24]
 80008d4:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <HAL_UART_MspInit+0x74>)
 80008d6:	699b      	ldr	r3, [r3, #24]
 80008d8:	f003 0304 	and.w	r3, r3, #4
 80008dc:	60bb      	str	r3, [r7, #8]
 80008de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008e0:	230c      	movs	r3, #12
 80008e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e4:	2302      	movs	r3, #2
 80008e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2302      	movs	r3, #2
 80008ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	f107 0310 	add.w	r3, r7, #16
 80008f0:	4619      	mov	r1, r3
 80008f2:	4805      	ldr	r0, [pc, #20]	; (8000908 <HAL_UART_MspInit+0x78>)
 80008f4:	f000 faa2 	bl	8000e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008f8:	bf00      	nop
 80008fa:	3720      	adds	r7, #32
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40004400 	.word	0x40004400
 8000904:	40021000 	.word	0x40021000
 8000908:	40010800 	.word	0x40010800

0800090c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr

08000918 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800091c:	e7fe      	b.n	800091c <HardFault_Handler+0x4>

0800091e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800091e:	b480      	push	{r7}
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000922:	e7fe      	b.n	8000922 <MemManage_Handler+0x4>

08000924 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000928:	e7fe      	b.n	8000928 <BusFault_Handler+0x4>

0800092a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800092e:	e7fe      	b.n	800092e <UsageFault_Handler+0x4>

08000930 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr

0800093c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr

08000954 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000958:	f000 f924 	bl	8000ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}

08000960 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000964:	2020      	movs	r0, #32
 8000966:	f000 fc0b 	bl	8001180 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000974:	4802      	ldr	r0, [pc, #8]	; (8000980 <TIM3_IRQHandler+0x10>)
 8000976:	f001 f8d9 	bl	8001b2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	200000a4 	.word	0x200000a4

08000984 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000988:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800098c:	f000 fbf8 	bl	8001180 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}

08000994 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	e00a      	b.n	80009bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009a6:	f3af 8000 	nop.w
 80009aa:	4601      	mov	r1, r0
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	1c5a      	adds	r2, r3, #1
 80009b0:	60ba      	str	r2, [r7, #8]
 80009b2:	b2ca      	uxtb	r2, r1
 80009b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	3301      	adds	r3, #1
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	697a      	ldr	r2, [r7, #20]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	dbf0      	blt.n	80009a6 <_read+0x12>
	}

return len;
 80009c4:	687b      	ldr	r3, [r7, #4]
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3718      	adds	r7, #24
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}

080009ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b086      	sub	sp, #24
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	60f8      	str	r0, [r7, #12]
 80009d6:	60b9      	str	r1, [r7, #8]
 80009d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009da:	2300      	movs	r3, #0
 80009dc:	617b      	str	r3, [r7, #20]
 80009de:	e009      	b.n	80009f4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	1c5a      	adds	r2, r3, #1
 80009e4:	60ba      	str	r2, [r7, #8]
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff fbaf 	bl	800014c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3301      	adds	r3, #1
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	697a      	ldr	r2, [r7, #20]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	dbf1      	blt.n	80009e0 <_write+0x12>
	}
	return len;
 80009fc:	687b      	ldr	r3, [r7, #4]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3718      	adds	r7, #24
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <_close>:

int _close(int file)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b083      	sub	sp, #12
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a2c:	605a      	str	r2, [r3, #4]
	return 0;
 8000a2e:	2300      	movs	r3, #0
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr

08000a3a <_isatty>:

int _isatty(int file)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b083      	sub	sp, #12
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
	return 1;
 8000a42:	2301      	movs	r3, #1
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr

08000a4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b085      	sub	sp, #20
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	60f8      	str	r0, [r7, #12]
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
	return 0;
 8000a5a:	2300      	movs	r3, #0
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr
	...

08000a68 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <_sbrk+0x50>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <_sbrk+0x16>
		heap_end = &end;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <_sbrk+0x50>)
 8000a7a:	4a10      	ldr	r2, [pc, #64]	; (8000abc <_sbrk+0x54>)
 8000a7c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <_sbrk+0x50>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <_sbrk+0x50>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	466a      	mov	r2, sp
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d907      	bls.n	8000aa2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000a92:	f001 fd4f 	bl	8002534 <__errno>
 8000a96:	4602      	mov	r2, r0
 8000a98:	230c      	movs	r3, #12
 8000a9a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa0:	e006      	b.n	8000ab0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000aa2:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <_sbrk+0x50>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	4a03      	ldr	r2, [pc, #12]	; (8000ab8 <_sbrk+0x50>)
 8000aac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000aae:	68fb      	ldr	r3, [r7, #12]
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	2000008c 	.word	0x2000008c
 8000abc:	200001a0 	.word	0x200001a0

08000ac0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr

08000acc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	; (8000b00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	; (8000b04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	; (8000b08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	; (8000b10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000af2:	f7ff ffe5 	bl	8000ac0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af6:	f001 fd23 	bl	8002540 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000afa:	f7ff fcc3 	bl	8000484 <main>
  bx lr
 8000afe:	4770      	bx	lr
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b08:	080035f4 	.word	0x080035f4
  ldr r2, =_sbss
 8000b0c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b10:	2000019c 	.word	0x2000019c

08000b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC1_2_IRQHandler>
	...

08000b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <HAL_Init+0x28>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_Init+0x28>)
 8000b22:	f043 0310 	orr.w	r3, r3, #16
 8000b26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b28:	2003      	movs	r0, #3
 8000b2a:	f000 f945 	bl	8000db8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f000 f808 	bl	8000b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b34:	f7ff fe54 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40022000 	.word	0x40022000

08000b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b4c:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <HAL_InitTick+0x54>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <HAL_InitTick+0x58>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	4619      	mov	r1, r3
 8000b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 f95d 	bl	8000e22 <HAL_SYSTICK_Config>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e00e      	b.n	8000b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b0f      	cmp	r3, #15
 8000b76:	d80a      	bhi.n	8000b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	f000 f925 	bl	8000dce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b84:	4a06      	ldr	r2, [pc, #24]	; (8000ba0 <HAL_InitTick+0x5c>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e000      	b.n	8000b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	20000004 	.word	0x20000004

08000ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba8:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <HAL_IncTick+0x1c>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <HAL_IncTick+0x20>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a03      	ldr	r2, [pc, #12]	; (8000bc4 <HAL_IncTick+0x20>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000194 	.word	0x20000194

08000bc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return uwTick;
 8000bcc:	4b02      	ldr	r3, [pc, #8]	; (8000bd8 <HAL_GetTick+0x10>)
 8000bce:	681b      	ldr	r3, [r3, #0]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	20000194 	.word	0x20000194

08000bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be4:	f7ff fff0 	bl	8000bc8 <HAL_GetTick>
 8000be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf4:	d005      	beq.n	8000c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf6:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <HAL_Delay+0x40>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c02:	bf00      	nop
 8000c04:	f7ff ffe0 	bl	8000bc8 <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d8f7      	bhi.n	8000c04 <HAL_Delay+0x28>
  {
  }
}
 8000c14:	bf00      	nop
 8000c16:	3710      	adds	r7, #16
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000008 	.word	0x20000008

08000c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f003 0307 	and.w	r3, r3, #7
 8000c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c52:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	60d3      	str	r3, [r2, #12]
}
 8000c58:	bf00      	nop
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bc80      	pop	{r7}
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <__NVIC_GetPriorityGrouping+0x18>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	0a1b      	lsrs	r3, r3, #8
 8000c72:	f003 0307 	and.w	r3, r3, #7
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db0b      	blt.n	8000cae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	f003 021f 	and.w	r2, r3, #31
 8000c9c:	4906      	ldr	r1, [pc, #24]	; (8000cb8 <__NVIC_EnableIRQ+0x34>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	095b      	lsrs	r3, r3, #5
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8000caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	e000e100 	.word	0xe000e100

08000cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	6039      	str	r1, [r7, #0]
 8000cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	db0a      	blt.n	8000ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	490c      	ldr	r1, [pc, #48]	; (8000d08 <__NVIC_SetPriority+0x4c>)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	0112      	lsls	r2, r2, #4
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	440b      	add	r3, r1
 8000ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce4:	e00a      	b.n	8000cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	4908      	ldr	r1, [pc, #32]	; (8000d0c <__NVIC_SetPriority+0x50>)
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	f003 030f 	and.w	r3, r3, #15
 8000cf2:	3b04      	subs	r3, #4
 8000cf4:	0112      	lsls	r2, r2, #4
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	440b      	add	r3, r1
 8000cfa:	761a      	strb	r2, [r3, #24]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	e000e100 	.word	0xe000e100
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b089      	sub	sp, #36	; 0x24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	f1c3 0307 	rsb	r3, r3, #7
 8000d2a:	2b04      	cmp	r3, #4
 8000d2c:	bf28      	it	cs
 8000d2e:	2304      	movcs	r3, #4
 8000d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	3304      	adds	r3, #4
 8000d36:	2b06      	cmp	r3, #6
 8000d38:	d902      	bls.n	8000d40 <NVIC_EncodePriority+0x30>
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	3b03      	subs	r3, #3
 8000d3e:	e000      	b.n	8000d42 <NVIC_EncodePriority+0x32>
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	f04f 32ff 	mov.w	r2, #4294967295
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	401a      	ands	r2, r3
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d58:	f04f 31ff 	mov.w	r1, #4294967295
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d62:	43d9      	mvns	r1, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d68:	4313      	orrs	r3, r2
         );
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3724      	adds	r7, #36	; 0x24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d84:	d301      	bcc.n	8000d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d86:	2301      	movs	r3, #1
 8000d88:	e00f      	b.n	8000daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <SysTick_Config+0x40>)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d92:	210f      	movs	r1, #15
 8000d94:	f04f 30ff 	mov.w	r0, #4294967295
 8000d98:	f7ff ff90 	bl	8000cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <SysTick_Config+0x40>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000da2:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <SysTick_Config+0x40>)
 8000da4:	2207      	movs	r2, #7
 8000da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	e000e010 	.word	0xe000e010

08000db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff ff2d 	bl	8000c20 <__NVIC_SetPriorityGrouping>
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b086      	sub	sp, #24
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	60b9      	str	r1, [r7, #8]
 8000dd8:	607a      	str	r2, [r7, #4]
 8000dda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de0:	f7ff ff42 	bl	8000c68 <__NVIC_GetPriorityGrouping>
 8000de4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	68b9      	ldr	r1, [r7, #8]
 8000dea:	6978      	ldr	r0, [r7, #20]
 8000dec:	f7ff ff90 	bl	8000d10 <NVIC_EncodePriority>
 8000df0:	4602      	mov	r2, r0
 8000df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df6:	4611      	mov	r1, r2
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff ff5f 	bl	8000cbc <__NVIC_SetPriority>
}
 8000dfe:	bf00      	nop
 8000e00:	3718      	adds	r7, #24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	b082      	sub	sp, #8
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff ff35 	bl	8000c84 <__NVIC_EnableIRQ>
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ffa2 	bl	8000d74 <SysTick_Config>
 8000e30:	4603      	mov	r3, r0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b08b      	sub	sp, #44	; 0x2c
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4e:	e127      	b.n	80010a0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e50:	2201      	movs	r2, #1
 8000e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	69fa      	ldr	r2, [r7, #28]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	f040 8116 	bne.w	800109a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	2b12      	cmp	r3, #18
 8000e74:	d034      	beq.n	8000ee0 <HAL_GPIO_Init+0xa4>
 8000e76:	2b12      	cmp	r3, #18
 8000e78:	d80d      	bhi.n	8000e96 <HAL_GPIO_Init+0x5a>
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d02b      	beq.n	8000ed6 <HAL_GPIO_Init+0x9a>
 8000e7e:	2b02      	cmp	r3, #2
 8000e80:	d804      	bhi.n	8000e8c <HAL_GPIO_Init+0x50>
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d031      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d01c      	beq.n	8000ec4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e8a:	e048      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e8c:	2b03      	cmp	r3, #3
 8000e8e:	d043      	beq.n	8000f18 <HAL_GPIO_Init+0xdc>
 8000e90:	2b11      	cmp	r3, #17
 8000e92:	d01b      	beq.n	8000ecc <HAL_GPIO_Init+0x90>
          break;
 8000e94:	e043      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e96:	4a89      	ldr	r2, [pc, #548]	; (80010bc <HAL_GPIO_Init+0x280>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d026      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000e9c:	4a87      	ldr	r2, [pc, #540]	; (80010bc <HAL_GPIO_Init+0x280>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d806      	bhi.n	8000eb0 <HAL_GPIO_Init+0x74>
 8000ea2:	4a87      	ldr	r2, [pc, #540]	; (80010c0 <HAL_GPIO_Init+0x284>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d020      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000ea8:	4a86      	ldr	r2, [pc, #536]	; (80010c4 <HAL_GPIO_Init+0x288>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d01d      	beq.n	8000eea <HAL_GPIO_Init+0xae>
          break;
 8000eae:	e036      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000eb0:	4a85      	ldr	r2, [pc, #532]	; (80010c8 <HAL_GPIO_Init+0x28c>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d019      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000eb6:	4a85      	ldr	r2, [pc, #532]	; (80010cc <HAL_GPIO_Init+0x290>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d016      	beq.n	8000eea <HAL_GPIO_Init+0xae>
 8000ebc:	4a84      	ldr	r2, [pc, #528]	; (80010d0 <HAL_GPIO_Init+0x294>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d013      	beq.n	8000eea <HAL_GPIO_Init+0xae>
          break;
 8000ec2:	e02c      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	623b      	str	r3, [r7, #32]
          break;
 8000eca:	e028      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	623b      	str	r3, [r7, #32]
          break;
 8000ed4:	e023      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	3308      	adds	r3, #8
 8000edc:	623b      	str	r3, [r7, #32]
          break;
 8000ede:	e01e      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	330c      	adds	r3, #12
 8000ee6:	623b      	str	r3, [r7, #32]
          break;
 8000ee8:	e019      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d102      	bne.n	8000ef8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	623b      	str	r3, [r7, #32]
          break;
 8000ef6:	e012      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d105      	bne.n	8000f0c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f00:	2308      	movs	r3, #8
 8000f02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69fa      	ldr	r2, [r7, #28]
 8000f08:	611a      	str	r2, [r3, #16]
          break;
 8000f0a:	e008      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69fa      	ldr	r2, [r7, #28]
 8000f14:	615a      	str	r2, [r3, #20]
          break;
 8000f16:	e002      	b.n	8000f1e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	623b      	str	r3, [r7, #32]
          break;
 8000f1c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	2bff      	cmp	r3, #255	; 0xff
 8000f22:	d801      	bhi.n	8000f28 <HAL_GPIO_Init+0xec>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	e001      	b.n	8000f2c <HAL_GPIO_Init+0xf0>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3304      	adds	r3, #4
 8000f2c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d802      	bhi.n	8000f3a <HAL_GPIO_Init+0xfe>
 8000f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	e002      	b.n	8000f40 <HAL_GPIO_Init+0x104>
 8000f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3c:	3b08      	subs	r3, #8
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	210f      	movs	r1, #15
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	401a      	ands	r2, r3
 8000f52:	6a39      	ldr	r1, [r7, #32]
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	431a      	orrs	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 8096 	beq.w	800109a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f6e:	4b59      	ldr	r3, [pc, #356]	; (80010d4 <HAL_GPIO_Init+0x298>)
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	4a58      	ldr	r2, [pc, #352]	; (80010d4 <HAL_GPIO_Init+0x298>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6193      	str	r3, [r2, #24]
 8000f7a:	4b56      	ldr	r3, [pc, #344]	; (80010d4 <HAL_GPIO_Init+0x298>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f86:	4a54      	ldr	r2, [pc, #336]	; (80010d8 <HAL_GPIO_Init+0x29c>)
 8000f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3302      	adds	r3, #2
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4b      	ldr	r2, [pc, #300]	; (80010dc <HAL_GPIO_Init+0x2a0>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d013      	beq.n	8000fda <HAL_GPIO_Init+0x19e>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4a      	ldr	r2, [pc, #296]	; (80010e0 <HAL_GPIO_Init+0x2a4>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d00d      	beq.n	8000fd6 <HAL_GPIO_Init+0x19a>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a49      	ldr	r2, [pc, #292]	; (80010e4 <HAL_GPIO_Init+0x2a8>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d007      	beq.n	8000fd2 <HAL_GPIO_Init+0x196>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a48      	ldr	r2, [pc, #288]	; (80010e8 <HAL_GPIO_Init+0x2ac>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d101      	bne.n	8000fce <HAL_GPIO_Init+0x192>
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e006      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fce:	2304      	movs	r3, #4
 8000fd0:	e004      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e002      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e000      	b.n	8000fdc <HAL_GPIO_Init+0x1a0>
 8000fda:	2300      	movs	r3, #0
 8000fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fde:	f002 0203 	and.w	r2, r2, #3
 8000fe2:	0092      	lsls	r2, r2, #2
 8000fe4:	4093      	lsls	r3, r2
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fec:	493a      	ldr	r1, [pc, #232]	; (80010d8 <HAL_GPIO_Init+0x29c>)
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	089b      	lsrs	r3, r3, #2
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	68fa      	ldr	r2, [r7, #12]
 8000ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d006      	beq.n	8001014 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001006:	4b39      	ldr	r3, [pc, #228]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	4938      	ldr	r1, [pc, #224]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	600b      	str	r3, [r1, #0]
 8001012:	e006      	b.n	8001022 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001014:	4b35      	ldr	r3, [pc, #212]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	43db      	mvns	r3, r3
 800101c:	4933      	ldr	r1, [pc, #204]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800101e:	4013      	ands	r3, r2
 8001020:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d006      	beq.n	800103c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800102e:	4b2f      	ldr	r3, [pc, #188]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	492e      	ldr	r1, [pc, #184]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	604b      	str	r3, [r1, #4]
 800103a:	e006      	b.n	800104a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800103c:	4b2b      	ldr	r3, [pc, #172]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	43db      	mvns	r3, r3
 8001044:	4929      	ldr	r1, [pc, #164]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001046:	4013      	ands	r3, r2
 8001048:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d006      	beq.n	8001064 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001056:	4b25      	ldr	r3, [pc, #148]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	4924      	ldr	r1, [pc, #144]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	608b      	str	r3, [r1, #8]
 8001062:	e006      	b.n	8001072 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001064:	4b21      	ldr	r3, [pc, #132]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	43db      	mvns	r3, r3
 800106c:	491f      	ldr	r1, [pc, #124]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800106e:	4013      	ands	r3, r2
 8001070:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d006      	beq.n	800108c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800107e:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	491a      	ldr	r1, [pc, #104]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	60cb      	str	r3, [r1, #12]
 800108a:	e006      	b.n	800109a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800108c:	4b17      	ldr	r3, [pc, #92]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 800108e:	68da      	ldr	r2, [r3, #12]
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	43db      	mvns	r3, r3
 8001094:	4915      	ldr	r1, [pc, #84]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8001096:	4013      	ands	r3, r2
 8001098:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800109a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109c:	3301      	adds	r3, #1
 800109e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	fa22 f303 	lsr.w	r3, r2, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f47f aed0 	bne.w	8000e50 <HAL_GPIO_Init+0x14>
  }
}
 80010b0:	bf00      	nop
 80010b2:	372c      	adds	r7, #44	; 0x2c
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	10210000 	.word	0x10210000
 80010c0:	10110000 	.word	0x10110000
 80010c4:	10120000 	.word	0x10120000
 80010c8:	10310000 	.word	0x10310000
 80010cc:	10320000 	.word	0x10320000
 80010d0:	10220000 	.word	0x10220000
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40010000 	.word	0x40010000
 80010dc:	40010800 	.word	0x40010800
 80010e0:	40010c00 	.word	0x40010c00
 80010e4:	40011000 	.word	0x40011000
 80010e8:	40011400 	.word	0x40011400
 80010ec:	40010400 	.word	0x40010400

080010f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	887b      	ldrh	r3, [r7, #2]
 8001102:	4013      	ands	r3, r2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d002      	beq.n	800110e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001108:	2301      	movs	r3, #1
 800110a:	73fb      	strb	r3, [r7, #15]
 800110c:	e001      	b.n	8001112 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800110e:	2300      	movs	r3, #0
 8001110:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr

0800111e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800111e:	b480      	push	{r7}
 8001120:	b083      	sub	sp, #12
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
 8001126:	460b      	mov	r3, r1
 8001128:	807b      	strh	r3, [r7, #2]
 800112a:	4613      	mov	r3, r2
 800112c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800112e:	787b      	ldrb	r3, [r7, #1]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d003      	beq.n	800113c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001134:	887a      	ldrh	r2, [r7, #2]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800113a:	e003      	b.n	8001144 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800113c:	887b      	ldrh	r3, [r7, #2]
 800113e:	041a      	lsls	r2, r3, #16
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	611a      	str	r2, [r3, #16]
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	bc80      	pop	{r7}
 800114c:	4770      	bx	lr

0800114e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800114e:	b480      	push	{r7}
 8001150:	b085      	sub	sp, #20
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	460b      	mov	r3, r1
 8001158:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001160:	887a      	ldrh	r2, [r7, #2]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	4013      	ands	r3, r2
 8001166:	041a      	lsls	r2, r3, #16
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	43d9      	mvns	r1, r3
 800116c:	887b      	ldrh	r3, [r7, #2]
 800116e:	400b      	ands	r3, r1
 8001170:	431a      	orrs	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	611a      	str	r2, [r3, #16]
}
 8001176:	bf00      	nop
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800118c:	695a      	ldr	r2, [r3, #20]
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	4013      	ands	r3, r2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d006      	beq.n	80011a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001196:	4a05      	ldr	r2, [pc, #20]	; (80011ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001198:	88fb      	ldrh	r3, [r7, #6]
 800119a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f844 	bl	800022c <HAL_GPIO_EXTI_Callback>
  }
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40010400 	.word	0x40010400

080011b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e26c      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 8087 	beq.w	80012de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011d0:	4b92      	ldr	r3, [pc, #584]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 030c 	and.w	r3, r3, #12
 80011d8:	2b04      	cmp	r3, #4
 80011da:	d00c      	beq.n	80011f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011dc:	4b8f      	ldr	r3, [pc, #572]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f003 030c 	and.w	r3, r3, #12
 80011e4:	2b08      	cmp	r3, #8
 80011e6:	d112      	bne.n	800120e <HAL_RCC_OscConfig+0x5e>
 80011e8:	4b8c      	ldr	r3, [pc, #560]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f4:	d10b      	bne.n	800120e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f6:	4b89      	ldr	r3, [pc, #548]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d06c      	beq.n	80012dc <HAL_RCC_OscConfig+0x12c>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d168      	bne.n	80012dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e246      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001216:	d106      	bne.n	8001226 <HAL_RCC_OscConfig+0x76>
 8001218:	4b80      	ldr	r3, [pc, #512]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a7f      	ldr	r2, [pc, #508]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 800121e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	e02e      	b.n	8001284 <HAL_RCC_OscConfig+0xd4>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10c      	bne.n	8001248 <HAL_RCC_OscConfig+0x98>
 800122e:	4b7b      	ldr	r3, [pc, #492]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a7a      	ldr	r2, [pc, #488]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001238:	6013      	str	r3, [r2, #0]
 800123a:	4b78      	ldr	r3, [pc, #480]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a77      	ldr	r2, [pc, #476]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	e01d      	b.n	8001284 <HAL_RCC_OscConfig+0xd4>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001250:	d10c      	bne.n	800126c <HAL_RCC_OscConfig+0xbc>
 8001252:	4b72      	ldr	r3, [pc, #456]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a71      	ldr	r2, [pc, #452]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	4b6f      	ldr	r3, [pc, #444]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a6e      	ldr	r2, [pc, #440]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e00b      	b.n	8001284 <HAL_RCC_OscConfig+0xd4>
 800126c:	4b6b      	ldr	r3, [pc, #428]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a6a      	ldr	r2, [pc, #424]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001272:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b68      	ldr	r3, [pc, #416]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a67      	ldr	r2, [pc, #412]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 800127e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001282:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d013      	beq.n	80012b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff fc9c 	bl	8000bc8 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001294:	f7ff fc98 	bl	8000bc8 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b64      	cmp	r3, #100	; 0x64
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e1fa      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a6:	4b5d      	ldr	r3, [pc, #372]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f0      	beq.n	8001294 <HAL_RCC_OscConfig+0xe4>
 80012b2:	e014      	b.n	80012de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fc88 	bl	8000bc8 <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012bc:	f7ff fc84 	bl	8000bc8 <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b64      	cmp	r3, #100	; 0x64
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e1e6      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ce:	4b53      	ldr	r3, [pc, #332]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0x10c>
 80012da:	e000      	b.n	80012de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d063      	beq.n	80013b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012ea:	4b4c      	ldr	r3, [pc, #304]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 030c 	and.w	r3, r3, #12
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012f6:	4b49      	ldr	r3, [pc, #292]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f003 030c 	and.w	r3, r3, #12
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d11c      	bne.n	800133c <HAL_RCC_OscConfig+0x18c>
 8001302:	4b46      	ldr	r3, [pc, #280]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d116      	bne.n	800133c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130e:	4b43      	ldr	r3, [pc, #268]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d005      	beq.n	8001326 <HAL_RCC_OscConfig+0x176>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	691b      	ldr	r3, [r3, #16]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d001      	beq.n	8001326 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e1ba      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001326:	4b3d      	ldr	r3, [pc, #244]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4939      	ldr	r1, [pc, #228]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001336:	4313      	orrs	r3, r2
 8001338:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800133a:	e03a      	b.n	80013b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d020      	beq.n	8001386 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <HAL_RCC_OscConfig+0x270>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134a:	f7ff fc3d 	bl	8000bc8 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001352:	f7ff fc39 	bl	8000bc8 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e19b      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001364:	4b2d      	ldr	r3, [pc, #180]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b2a      	ldr	r3, [pc, #168]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	4927      	ldr	r1, [pc, #156]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 8001380:	4313      	orrs	r3, r2
 8001382:	600b      	str	r3, [r1, #0]
 8001384:	e015      	b.n	80013b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001386:	4b26      	ldr	r3, [pc, #152]	; (8001420 <HAL_RCC_OscConfig+0x270>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fc1c 	bl	8000bc8 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001394:	f7ff fc18 	bl	8000bc8 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e17a      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a6:	4b1d      	ldr	r3, [pc, #116]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d03a      	beq.n	8001434 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d019      	beq.n	80013fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c6:	4b17      	ldr	r3, [pc, #92]	; (8001424 <HAL_RCC_OscConfig+0x274>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013cc:	f7ff fbfc 	bl	8000bc8 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d4:	f7ff fbf8 	bl	8000bc8 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e15a      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e6:	4b0d      	ldr	r3, [pc, #52]	; (800141c <HAL_RCC_OscConfig+0x26c>)
 80013e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f000 fada 	bl	80019ac <RCC_Delay>
 80013f8:	e01c      	b.n	8001434 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <HAL_RCC_OscConfig+0x274>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001400:	f7ff fbe2 	bl	8000bc8 <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001406:	e00f      	b.n	8001428 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001408:	f7ff fbde 	bl	8000bc8 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d908      	bls.n	8001428 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e140      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	42420000 	.word	0x42420000
 8001424:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001428:	4b9e      	ldr	r3, [pc, #632]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1e9      	bne.n	8001408 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	2b00      	cmp	r3, #0
 800143e:	f000 80a6 	beq.w	800158e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001442:	2300      	movs	r3, #0
 8001444:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001446:	4b97      	ldr	r3, [pc, #604]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d10d      	bne.n	800146e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001452:	4b94      	ldr	r3, [pc, #592]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	4a93      	ldr	r2, [pc, #588]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145c:	61d3      	str	r3, [r2, #28]
 800145e:	4b91      	ldr	r3, [pc, #580]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800146a:	2301      	movs	r3, #1
 800146c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146e:	4b8e      	ldr	r3, [pc, #568]	; (80016a8 <HAL_RCC_OscConfig+0x4f8>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001476:	2b00      	cmp	r3, #0
 8001478:	d118      	bne.n	80014ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800147a:	4b8b      	ldr	r3, [pc, #556]	; (80016a8 <HAL_RCC_OscConfig+0x4f8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a8a      	ldr	r2, [pc, #552]	; (80016a8 <HAL_RCC_OscConfig+0x4f8>)
 8001480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001484:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001486:	f7ff fb9f 	bl	8000bc8 <HAL_GetTick>
 800148a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148c:	e008      	b.n	80014a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800148e:	f7ff fb9b 	bl	8000bc8 <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b64      	cmp	r3, #100	; 0x64
 800149a:	d901      	bls.n	80014a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e0fd      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a0:	4b81      	ldr	r3, [pc, #516]	; (80016a8 <HAL_RCC_OscConfig+0x4f8>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d0f0      	beq.n	800148e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d106      	bne.n	80014c2 <HAL_RCC_OscConfig+0x312>
 80014b4:	4b7b      	ldr	r3, [pc, #492]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014b6:	6a1b      	ldr	r3, [r3, #32]
 80014b8:	4a7a      	ldr	r2, [pc, #488]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014ba:	f043 0301 	orr.w	r3, r3, #1
 80014be:	6213      	str	r3, [r2, #32]
 80014c0:	e02d      	b.n	800151e <HAL_RCC_OscConfig+0x36e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x334>
 80014ca:	4b76      	ldr	r3, [pc, #472]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	4a75      	ldr	r2, [pc, #468]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014d0:	f023 0301 	bic.w	r3, r3, #1
 80014d4:	6213      	str	r3, [r2, #32]
 80014d6:	4b73      	ldr	r3, [pc, #460]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014d8:	6a1b      	ldr	r3, [r3, #32]
 80014da:	4a72      	ldr	r2, [pc, #456]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014dc:	f023 0304 	bic.w	r3, r3, #4
 80014e0:	6213      	str	r3, [r2, #32]
 80014e2:	e01c      	b.n	800151e <HAL_RCC_OscConfig+0x36e>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	2b05      	cmp	r3, #5
 80014ea:	d10c      	bne.n	8001506 <HAL_RCC_OscConfig+0x356>
 80014ec:	4b6d      	ldr	r3, [pc, #436]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4a6c      	ldr	r2, [pc, #432]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014f2:	f043 0304 	orr.w	r3, r3, #4
 80014f6:	6213      	str	r3, [r2, #32]
 80014f8:	4b6a      	ldr	r3, [pc, #424]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	4a69      	ldr	r2, [pc, #420]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6213      	str	r3, [r2, #32]
 8001504:	e00b      	b.n	800151e <HAL_RCC_OscConfig+0x36e>
 8001506:	4b67      	ldr	r3, [pc, #412]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001508:	6a1b      	ldr	r3, [r3, #32]
 800150a:	4a66      	ldr	r2, [pc, #408]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 800150c:	f023 0301 	bic.w	r3, r3, #1
 8001510:	6213      	str	r3, [r2, #32]
 8001512:	4b64      	ldr	r3, [pc, #400]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001514:	6a1b      	ldr	r3, [r3, #32]
 8001516:	4a63      	ldr	r2, [pc, #396]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001518:	f023 0304 	bic.w	r3, r3, #4
 800151c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d015      	beq.n	8001552 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001526:	f7ff fb4f 	bl	8000bc8 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152c:	e00a      	b.n	8001544 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800152e:	f7ff fb4b 	bl	8000bc8 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	f241 3288 	movw	r2, #5000	; 0x1388
 800153c:	4293      	cmp	r3, r2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e0ab      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001544:	4b57      	ldr	r3, [pc, #348]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0ee      	beq.n	800152e <HAL_RCC_OscConfig+0x37e>
 8001550:	e014      	b.n	800157c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001552:	f7ff fb39 	bl	8000bc8 <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001558:	e00a      	b.n	8001570 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800155a:	f7ff fb35 	bl	8000bc8 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	f241 3288 	movw	r2, #5000	; 0x1388
 8001568:	4293      	cmp	r3, r2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e095      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001570:	4b4c      	ldr	r3, [pc, #304]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1ee      	bne.n	800155a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800157c:	7dfb      	ldrb	r3, [r7, #23]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d105      	bne.n	800158e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001582:	4b48      	ldr	r3, [pc, #288]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a47      	ldr	r2, [pc, #284]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001588:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800158c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	2b00      	cmp	r3, #0
 8001594:	f000 8081 	beq.w	800169a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001598:	4b42      	ldr	r3, [pc, #264]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f003 030c 	and.w	r3, r3, #12
 80015a0:	2b08      	cmp	r3, #8
 80015a2:	d061      	beq.n	8001668 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d146      	bne.n	800163a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ac:	4b3f      	ldr	r3, [pc, #252]	; (80016ac <HAL_RCC_OscConfig+0x4fc>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b2:	f7ff fb09 	bl	8000bc8 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ba:	f7ff fb05 	bl	8000bc8 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e067      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015cc:	4b35      	ldr	r3, [pc, #212]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f0      	bne.n	80015ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e0:	d108      	bne.n	80015f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015e2:	4b30      	ldr	r3, [pc, #192]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	492d      	ldr	r1, [pc, #180]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015f4:	4b2b      	ldr	r3, [pc, #172]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a19      	ldr	r1, [r3, #32]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001604:	430b      	orrs	r3, r1
 8001606:	4927      	ldr	r1, [pc, #156]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001608:	4313      	orrs	r3, r2
 800160a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800160c:	4b27      	ldr	r3, [pc, #156]	; (80016ac <HAL_RCC_OscConfig+0x4fc>)
 800160e:	2201      	movs	r2, #1
 8001610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001612:	f7ff fad9 	bl	8000bc8 <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800161a:	f7ff fad5 	bl	8000bc8 <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e037      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800162c:	4b1d      	ldr	r3, [pc, #116]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0f0      	beq.n	800161a <HAL_RCC_OscConfig+0x46a>
 8001638:	e02f      	b.n	800169a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800163a:	4b1c      	ldr	r3, [pc, #112]	; (80016ac <HAL_RCC_OscConfig+0x4fc>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff fac2 	bl	8000bc8 <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001648:	f7ff fabe 	bl	8000bc8 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e020      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800165a:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0x498>
 8001666:	e018      	b.n	800169a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69db      	ldr	r3, [r3, #28]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d101      	bne.n	8001674 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e013      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001674:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <HAL_RCC_OscConfig+0x4f4>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	429a      	cmp	r2, r3
 8001686:	d106      	bne.n	8001696 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001692:	429a      	cmp	r2, r3
 8001694:	d001      	beq.n	800169a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e000      	b.n	800169c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3718      	adds	r7, #24
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40007000 	.word	0x40007000
 80016ac:	42420060 	.word	0x42420060

080016b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e0d0      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016c4:	4b6a      	ldr	r3, [pc, #424]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d910      	bls.n	80016f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d2:	4b67      	ldr	r3, [pc, #412]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f023 0207 	bic.w	r2, r3, #7
 80016da:	4965      	ldr	r1, [pc, #404]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	4313      	orrs	r3, r2
 80016e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e2:	4b63      	ldr	r3, [pc, #396]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d001      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e0b8      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d020      	beq.n	8001742 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800170c:	4b59      	ldr	r3, [pc, #356]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4a58      	ldr	r2, [pc, #352]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001712:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001716:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0308 	and.w	r3, r3, #8
 8001720:	2b00      	cmp	r3, #0
 8001722:	d005      	beq.n	8001730 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001724:	4b53      	ldr	r3, [pc, #332]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4a52      	ldr	r2, [pc, #328]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800172e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001730:	4b50      	ldr	r3, [pc, #320]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	494d      	ldr	r1, [pc, #308]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800173e:	4313      	orrs	r3, r2
 8001740:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b00      	cmp	r3, #0
 800174c:	d040      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d107      	bne.n	8001766 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001756:	4b47      	ldr	r3, [pc, #284]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d115      	bne.n	800178e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e07f      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b02      	cmp	r3, #2
 800176c:	d107      	bne.n	800177e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800176e:	4b41      	ldr	r3, [pc, #260]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d109      	bne.n	800178e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e073      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800177e:	4b3d      	ldr	r3, [pc, #244]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e06b      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800178e:	4b39      	ldr	r3, [pc, #228]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f023 0203 	bic.w	r2, r3, #3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4936      	ldr	r1, [pc, #216]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017a0:	f7ff fa12 	bl	8000bc8 <HAL_GetTick>
 80017a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a6:	e00a      	b.n	80017be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a8:	f7ff fa0e 	bl	8000bc8 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e053      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017be:	4b2d      	ldr	r3, [pc, #180]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 020c 	and.w	r2, r3, #12
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d1eb      	bne.n	80017a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017d0:	4b27      	ldr	r3, [pc, #156]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0307 	and.w	r3, r3, #7
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d210      	bcs.n	8001800 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017de:	4b24      	ldr	r3, [pc, #144]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f023 0207 	bic.w	r2, r3, #7
 80017e6:	4922      	ldr	r1, [pc, #136]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ee:	4b20      	ldr	r3, [pc, #128]	; (8001870 <HAL_RCC_ClockConfig+0x1c0>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d001      	beq.n	8001800 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e032      	b.n	8001866 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d008      	beq.n	800181e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800180c:	4b19      	ldr	r3, [pc, #100]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	4916      	ldr	r1, [pc, #88]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800181a:	4313      	orrs	r3, r2
 800181c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d009      	beq.n	800183e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800182a:	4b12      	ldr	r3, [pc, #72]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	691b      	ldr	r3, [r3, #16]
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	490e      	ldr	r1, [pc, #56]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 800183a:	4313      	orrs	r3, r2
 800183c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800183e:	f000 f821 	bl	8001884 <HAL_RCC_GetSysClockFreq>
 8001842:	4601      	mov	r1, r0
 8001844:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <HAL_RCC_ClockConfig+0x1c4>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	091b      	lsrs	r3, r3, #4
 800184a:	f003 030f 	and.w	r3, r3, #15
 800184e:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <HAL_RCC_ClockConfig+0x1c8>)
 8001850:	5cd3      	ldrb	r3, [r2, r3]
 8001852:	fa21 f303 	lsr.w	r3, r1, r3
 8001856:	4a09      	ldr	r2, [pc, #36]	; (800187c <HAL_RCC_ClockConfig+0x1cc>)
 8001858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <HAL_RCC_ClockConfig+0x1d0>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff f970 	bl	8000b44 <HAL_InitTick>

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40022000 	.word	0x40022000
 8001874:	40021000 	.word	0x40021000
 8001878:	0800353c 	.word	0x0800353c
 800187c:	20000000 	.word	0x20000000
 8001880:	20000004 	.word	0x20000004

08001884 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001884:	b490      	push	{r4, r7}
 8001886:	b08a      	sub	sp, #40	; 0x28
 8001888:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800188a:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <HAL_RCC_GetSysClockFreq+0xb0>)
 800188c:	1d3c      	adds	r4, r7, #4
 800188e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001890:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001894:	4b28      	ldr	r3, [pc, #160]	; (8001938 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018ae:	4b23      	ldr	r3, [pc, #140]	; (800193c <HAL_RCC_GetSysClockFreq+0xb8>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 030c 	and.w	r3, r3, #12
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x40>
 80018be:	2b08      	cmp	r3, #8
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x46>
 80018c2:	e02d      	b.n	8001920 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018c4:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018c6:	623b      	str	r3, [r7, #32]
      break;
 80018c8:	e02d      	b.n	8001926 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	0c9b      	lsrs	r3, r3, #18
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018d6:	4413      	add	r3, r2
 80018d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d013      	beq.n	8001910 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018e8:	4b14      	ldr	r3, [pc, #80]	; (800193c <HAL_RCC_GetSysClockFreq+0xb8>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	0c5b      	lsrs	r3, r3, #17
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018f6:	4413      	add	r3, r2
 80018f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80018fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	4a0f      	ldr	r2, [pc, #60]	; (8001940 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001902:	fb02 f203 	mul.w	r2, r2, r3
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	fbb2 f3f3 	udiv	r3, r2, r3
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
 800190e:	e004      	b.n	800191a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	4a0c      	ldr	r2, [pc, #48]	; (8001944 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001914:	fb02 f303 	mul.w	r3, r2, r3
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	623b      	str	r3, [r7, #32]
      break;
 800191e:	e002      	b.n	8001926 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001920:	4b07      	ldr	r3, [pc, #28]	; (8001940 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001922:	623b      	str	r3, [r7, #32]
      break;
 8001924:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001926:	6a3b      	ldr	r3, [r7, #32]
}
 8001928:	4618      	mov	r0, r3
 800192a:	3728      	adds	r7, #40	; 0x28
 800192c:	46bd      	mov	sp, r7
 800192e:	bc90      	pop	{r4, r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	08003528 	.word	0x08003528
 8001938:	08003538 	.word	0x08003538
 800193c:	40021000 	.word	0x40021000
 8001940:	007a1200 	.word	0x007a1200
 8001944:	003d0900 	.word	0x003d0900

08001948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800194c:	4b02      	ldr	r3, [pc, #8]	; (8001958 <HAL_RCC_GetHCLKFreq+0x10>)
 800194e:	681b      	ldr	r3, [r3, #0]
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	20000000 	.word	0x20000000

0800195c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001960:	f7ff fff2 	bl	8001948 <HAL_RCC_GetHCLKFreq>
 8001964:	4601      	mov	r1, r0
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	0a1b      	lsrs	r3, r3, #8
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	4a03      	ldr	r2, [pc, #12]	; (8001980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001972:	5cd3      	ldrb	r3, [r2, r3]
 8001974:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001978:	4618      	mov	r0, r3
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000
 8001980:	0800354c 	.word	0x0800354c

08001984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001988:	f7ff ffde 	bl	8001948 <HAL_RCC_GetHCLKFreq>
 800198c:	4601      	mov	r1, r0
 800198e:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	0adb      	lsrs	r3, r3, #11
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	4a03      	ldr	r2, [pc, #12]	; (80019a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800199a:	5cd3      	ldrb	r3, [r2, r3]
 800199c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000
 80019a8:	0800354c 	.word	0x0800354c

080019ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019b4:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <RCC_Delay+0x34>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <RCC_Delay+0x38>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	0a5b      	lsrs	r3, r3, #9
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	fb02 f303 	mul.w	r3, r2, r3
 80019c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019c8:	bf00      	nop
  }
  while (Delay --);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	1e5a      	subs	r2, r3, #1
 80019ce:	60fa      	str	r2, [r7, #12]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1f9      	bne.n	80019c8 <RCC_Delay+0x1c>
}
 80019d4:	bf00      	nop
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	20000000 	.word	0x20000000
 80019e4:	10624dd3 	.word	0x10624dd3

080019e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e041      	b.n	8001a7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d106      	bne.n	8001a14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7fe ff18 	bl	8000844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2202      	movs	r2, #2
 8001a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3304      	adds	r3, #4
 8001a24:	4619      	mov	r1, r3
 8001a26:	4610      	mov	r0, r2
 8001a28:	f000 fa64 	bl	8001ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2201      	movs	r2, #1
 8001a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2201      	movs	r2, #1
 8001a68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2201      	movs	r2, #1
 8001a70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d001      	beq.n	8001aa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e03a      	b.n	8001b16 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0201 	orr.w	r2, r2, #1
 8001ab6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a18      	ldr	r2, [pc, #96]	; (8001b20 <HAL_TIM_Base_Start_IT+0x98>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d00e      	beq.n	8001ae0 <HAL_TIM_Base_Start_IT+0x58>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aca:	d009      	beq.n	8001ae0 <HAL_TIM_Base_Start_IT+0x58>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <HAL_TIM_Base_Start_IT+0x9c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d004      	beq.n	8001ae0 <HAL_TIM_Base_Start_IT+0x58>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a13      	ldr	r2, [pc, #76]	; (8001b28 <HAL_TIM_Base_Start_IT+0xa0>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d111      	bne.n	8001b04 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 0307 	and.w	r3, r3, #7
 8001aea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2b06      	cmp	r3, #6
 8001af0:	d010      	beq.n	8001b14 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f042 0201 	orr.w	r2, r2, #1
 8001b00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b02:	e007      	b.n	8001b14 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f042 0201 	orr.w	r2, r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3714      	adds	r7, #20
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr
 8001b20:	40012c00 	.word	0x40012c00
 8001b24:	40000400 	.word	0x40000400
 8001b28:	40000800 	.word	0x40000800

08001b2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d122      	bne.n	8001b88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d11b      	bne.n	8001b88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f06f 0202 	mvn.w	r2, #2
 8001b58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f9a4 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8001b74:	e005      	b.n	8001b82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f997 	bl	8001eaa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f000 f9a6 	bl	8001ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	f003 0304 	and.w	r3, r3, #4
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	d122      	bne.n	8001bdc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	2b04      	cmp	r3, #4
 8001ba2:	d11b      	bne.n	8001bdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f06f 0204 	mvn.w	r2, #4
 8001bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f97a 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8001bc8:	e005      	b.n	8001bd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f96d 	bl	8001eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f97c 	bl	8001ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d122      	bne.n	8001c30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	f003 0308 	and.w	r3, r3, #8
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d11b      	bne.n	8001c30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f06f 0208 	mvn.w	r2, #8
 8001c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2204      	movs	r2, #4
 8001c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	f003 0303 	and.w	r3, r3, #3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f950 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8001c1c:	e005      	b.n	8001c2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 f943 	bl	8001eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f952 	bl	8001ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	f003 0310 	and.w	r3, r3, #16
 8001c3a:	2b10      	cmp	r3, #16
 8001c3c:	d122      	bne.n	8001c84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	f003 0310 	and.w	r3, r3, #16
 8001c48:	2b10      	cmp	r3, #16
 8001c4a:	d11b      	bne.n	8001c84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f06f 0210 	mvn.w	r2, #16
 8001c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2208      	movs	r2, #8
 8001c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f926 	bl	8001ebc <HAL_TIM_IC_CaptureCallback>
 8001c70:	e005      	b.n	8001c7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 f919 	bl	8001eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f000 f928 	bl	8001ece <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d10e      	bne.n	8001cb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d107      	bne.n	8001cb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f06f 0201 	mvn.w	r2, #1
 8001ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7fe faa0 	bl	80001f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cba:	2b80      	cmp	r3, #128	; 0x80
 8001cbc:	d10e      	bne.n	8001cdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc8:	2b80      	cmp	r3, #128	; 0x80
 8001cca:	d107      	bne.n	8001cdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 fa6b 	bl	80021b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ce6:	2b40      	cmp	r3, #64	; 0x40
 8001ce8:	d10e      	bne.n	8001d08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf4:	2b40      	cmp	r3, #64	; 0x40
 8001cf6:	d107      	bne.n	8001d08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f8ec 	bl	8001ee0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	f003 0320 	and.w	r3, r3, #32
 8001d12:	2b20      	cmp	r3, #32
 8001d14:	d10e      	bne.n	8001d34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	f003 0320 	and.w	r3, r3, #32
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	d107      	bne.n	8001d34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f06f 0220 	mvn.w	r2, #32
 8001d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 fa36 	bl	80021a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d101      	bne.n	8001d54 <HAL_TIM_ConfigClockSource+0x18>
 8001d50:	2302      	movs	r3, #2
 8001d52:	e0a6      	b.n	8001ea2 <HAL_TIM_ConfigClockSource+0x166>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001d72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2b40      	cmp	r3, #64	; 0x40
 8001d8a:	d067      	beq.n	8001e5c <HAL_TIM_ConfigClockSource+0x120>
 8001d8c:	2b40      	cmp	r3, #64	; 0x40
 8001d8e:	d80b      	bhi.n	8001da8 <HAL_TIM_ConfigClockSource+0x6c>
 8001d90:	2b10      	cmp	r3, #16
 8001d92:	d073      	beq.n	8001e7c <HAL_TIM_ConfigClockSource+0x140>
 8001d94:	2b10      	cmp	r3, #16
 8001d96:	d802      	bhi.n	8001d9e <HAL_TIM_ConfigClockSource+0x62>
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d06f      	beq.n	8001e7c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001d9c:	e078      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001d9e:	2b20      	cmp	r3, #32
 8001da0:	d06c      	beq.n	8001e7c <HAL_TIM_ConfigClockSource+0x140>
 8001da2:	2b30      	cmp	r3, #48	; 0x30
 8001da4:	d06a      	beq.n	8001e7c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001da6:	e073      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001da8:	2b70      	cmp	r3, #112	; 0x70
 8001daa:	d00d      	beq.n	8001dc8 <HAL_TIM_ConfigClockSource+0x8c>
 8001dac:	2b70      	cmp	r3, #112	; 0x70
 8001dae:	d804      	bhi.n	8001dba <HAL_TIM_ConfigClockSource+0x7e>
 8001db0:	2b50      	cmp	r3, #80	; 0x50
 8001db2:	d033      	beq.n	8001e1c <HAL_TIM_ConfigClockSource+0xe0>
 8001db4:	2b60      	cmp	r3, #96	; 0x60
 8001db6:	d041      	beq.n	8001e3c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001db8:	e06a      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dbe:	d066      	beq.n	8001e8e <HAL_TIM_ConfigClockSource+0x152>
 8001dc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dc4:	d017      	beq.n	8001df6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001dc6:	e063      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	6899      	ldr	r1, [r3, #8]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	f000 f965 	bl	80020a6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001dea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	609a      	str	r2, [r3, #8]
      break;
 8001df4:	e04c      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6818      	ldr	r0, [r3, #0]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	6899      	ldr	r1, [r3, #8]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	f000 f94e 	bl	80020a6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e18:	609a      	str	r2, [r3, #8]
      break;
 8001e1a:	e039      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6818      	ldr	r0, [r3, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	6859      	ldr	r1, [r3, #4]
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	f000 f8c5 	bl	8001fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2150      	movs	r1, #80	; 0x50
 8001e34:	4618      	mov	r0, r3
 8001e36:	f000 f91c 	bl	8002072 <TIM_ITRx_SetConfig>
      break;
 8001e3a:	e029      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	6859      	ldr	r1, [r3, #4]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	f000 f8e3 	bl	8002014 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2160      	movs	r1, #96	; 0x60
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 f90c 	bl	8002072 <TIM_ITRx_SetConfig>
      break;
 8001e5a:	e019      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6818      	ldr	r0, [r3, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	6859      	ldr	r1, [r3, #4]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	f000 f8a5 	bl	8001fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2140      	movs	r1, #64	; 0x40
 8001e74:	4618      	mov	r0, r3
 8001e76:	f000 f8fc 	bl	8002072 <TIM_ITRx_SetConfig>
      break;
 8001e7a:	e009      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	4610      	mov	r0, r2
 8001e88:	f000 f8f3 	bl	8002072 <TIM_ITRx_SetConfig>
        break;
 8001e8c:	e000      	b.n	8001e90 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001e8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr
	...

08001ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a29      	ldr	r2, [pc, #164]	; (8001fac <TIM_Base_SetConfig+0xb8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d00b      	beq.n	8001f24 <TIM_Base_SetConfig+0x30>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f12:	d007      	beq.n	8001f24 <TIM_Base_SetConfig+0x30>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a26      	ldr	r2, [pc, #152]	; (8001fb0 <TIM_Base_SetConfig+0xbc>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d003      	beq.n	8001f24 <TIM_Base_SetConfig+0x30>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a25      	ldr	r2, [pc, #148]	; (8001fb4 <TIM_Base_SetConfig+0xc0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d108      	bne.n	8001f36 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a1c      	ldr	r2, [pc, #112]	; (8001fac <TIM_Base_SetConfig+0xb8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d00b      	beq.n	8001f56 <TIM_Base_SetConfig+0x62>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f44:	d007      	beq.n	8001f56 <TIM_Base_SetConfig+0x62>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a19      	ldr	r2, [pc, #100]	; (8001fb0 <TIM_Base_SetConfig+0xbc>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d003      	beq.n	8001f56 <TIM_Base_SetConfig+0x62>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a18      	ldr	r2, [pc, #96]	; (8001fb4 <TIM_Base_SetConfig+0xc0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d108      	bne.n	8001f68 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a07      	ldr	r2, [pc, #28]	; (8001fac <TIM_Base_SetConfig+0xb8>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d103      	bne.n	8001f9c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	615a      	str	r2, [r3, #20]
}
 8001fa2:	bf00      	nop
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr
 8001fac:	40012c00 	.word	0x40012c00
 8001fb0:	40000400 	.word	0x40000400
 8001fb4:	40000800 	.word	0x40000800

08001fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b087      	sub	sp, #28
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
 8001fce:	f023 0201 	bic.w	r2, r3, #1
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f023 030a 	bic.w	r3, r3, #10
 8001ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	621a      	str	r2, [r3, #32]
}
 800200a:	bf00      	nop
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	f023 0210 	bic.w	r2, r3, #16
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800203e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	031b      	lsls	r3, r3, #12
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	4313      	orrs	r3, r2
 8002048:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002050:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	621a      	str	r2, [r3, #32]
}
 8002068:	bf00      	nop
 800206a:	371c      	adds	r7, #28
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr

08002072 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002072:	b480      	push	{r7}
 8002074:	b085      	sub	sp, #20
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002088:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	f043 0307 	orr.w	r3, r3, #7
 8002094:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	609a      	str	r2, [r3, #8]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b087      	sub	sp, #28
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	021a      	lsls	r2, r3, #8
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	431a      	orrs	r2, r3
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	697a      	ldr	r2, [r7, #20]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	609a      	str	r2, [r3, #8]
}
 80020da:	bf00      	nop
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d101      	bne.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020f8:	2302      	movs	r3, #2
 80020fa:	e046      	b.n	800218a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2202      	movs	r2, #2
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a16      	ldr	r2, [pc, #88]	; (8002194 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d00e      	beq.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002148:	d009      	beq.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a12      	ldr	r2, [pc, #72]	; (8002198 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d004      	beq.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a10      	ldr	r2, [pc, #64]	; (800219c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d10c      	bne.n	8002178 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002164:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	4313      	orrs	r3, r2
 800216e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr
 8002194:	40012c00 	.word	0x40012c00
 8002198:	40000400 	.word	0x40000400
 800219c:	40000800 	.word	0x40000800

080021a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr

080021b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr

080021c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e03f      	b.n	8002256 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d106      	bne.n	80021f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7fe fb50 	bl	8000890 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2224      	movs	r2, #36	; 0x24
 80021f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002206:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f905 	bl	8002418 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800221c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	695a      	ldr	r2, [r3, #20]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800222c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800223c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2220      	movs	r2, #32
 8002248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2220      	movs	r2, #32
 8002250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b08a      	sub	sp, #40	; 0x28
 8002262:	af02      	add	r7, sp, #8
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	603b      	str	r3, [r7, #0]
 800226a:	4613      	mov	r3, r2
 800226c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b20      	cmp	r3, #32
 800227c:	d17c      	bne.n	8002378 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d002      	beq.n	800228a <HAL_UART_Transmit+0x2c>
 8002284:	88fb      	ldrh	r3, [r7, #6]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e075      	b.n	800237a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002294:	2b01      	cmp	r3, #1
 8002296:	d101      	bne.n	800229c <HAL_UART_Transmit+0x3e>
 8002298:	2302      	movs	r3, #2
 800229a:	e06e      	b.n	800237a <HAL_UART_Transmit+0x11c>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2221      	movs	r2, #33	; 0x21
 80022ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022b2:	f7fe fc89 	bl	8000bc8 <HAL_GetTick>
 80022b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	88fa      	ldrh	r2, [r7, #6]
 80022bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	88fa      	ldrh	r2, [r7, #6]
 80022c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022cc:	d108      	bne.n	80022e0 <HAL_UART_Transmit+0x82>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d104      	bne.n	80022e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	e003      	b.n	80022e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80022f0:	e02a      	b.n	8002348 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	9300      	str	r3, [sp, #0]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	2200      	movs	r2, #0
 80022fa:	2180      	movs	r1, #128	; 0x80
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 f840 	bl	8002382 <UART_WaitOnFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e036      	b.n	800237a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10b      	bne.n	800232a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	881b      	ldrh	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002320:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	3302      	adds	r3, #2
 8002326:	61bb      	str	r3, [r7, #24]
 8002328:	e007      	b.n	800233a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	781a      	ldrb	r2, [r3, #0]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	3301      	adds	r3, #1
 8002338:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800233e:	b29b      	uxth	r3, r3
 8002340:	3b01      	subs	r3, #1
 8002342:	b29a      	uxth	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800234c:	b29b      	uxth	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1cf      	bne.n	80022f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	2200      	movs	r2, #0
 800235a:	2140      	movs	r1, #64	; 0x40
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f000 f810 	bl	8002382 <UART_WaitOnFlagUntilTimeout>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e006      	b.n	800237a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2220      	movs	r2, #32
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3720      	adds	r7, #32
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b084      	sub	sp, #16
 8002386:	af00      	add	r7, sp, #0
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	603b      	str	r3, [r7, #0]
 800238e:	4613      	mov	r3, r2
 8002390:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002392:	e02c      	b.n	80023ee <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239a:	d028      	beq.n	80023ee <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d007      	beq.n	80023b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80023a2:	f7fe fc11 	bl	8000bc8 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d21d      	bcs.n	80023ee <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68da      	ldr	r2, [r3, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80023c0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	695a      	ldr	r2, [r3, #20]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f022 0201 	bic.w	r2, r2, #1
 80023d0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2220      	movs	r2, #32
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2220      	movs	r2, #32
 80023de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e00f      	b.n	800240e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4013      	ands	r3, r2
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	bf0c      	ite	eq
 80023fe:	2301      	moveq	r3, #1
 8002400:	2300      	movne	r3, #0
 8002402:	b2db      	uxtb	r3, r3
 8002404:	461a      	mov	r2, r3
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	429a      	cmp	r2, r3
 800240a:	d0c3      	beq.n	8002394 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
	...

08002418 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	4313      	orrs	r3, r2
 8002446:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002452:	f023 030c 	bic.w	r3, r3, #12
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	430b      	orrs	r3, r1
 800245e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a2c      	ldr	r2, [pc, #176]	; (800252c <UART_SetConfig+0x114>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d103      	bne.n	8002488 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002480:	f7ff fa80 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	e002      	b.n	800248e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002488:	f7ff fa68 	bl	800195c <HAL_RCC_GetPCLK1Freq>
 800248c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	4613      	mov	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	009a      	lsls	r2, r3, #2
 8002498:	441a      	add	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a4:	4a22      	ldr	r2, [pc, #136]	; (8002530 <UART_SetConfig+0x118>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	0119      	lsls	r1, r3, #4
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4613      	mov	r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	4413      	add	r3, r2
 80024b6:	009a      	lsls	r2, r3, #2
 80024b8:	441a      	add	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80024c4:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <UART_SetConfig+0x118>)
 80024c6:	fba3 0302 	umull	r0, r3, r3, r2
 80024ca:	095b      	lsrs	r3, r3, #5
 80024cc:	2064      	movs	r0, #100	; 0x64
 80024ce:	fb00 f303 	mul.w	r3, r0, r3
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	3332      	adds	r3, #50	; 0x32
 80024d8:	4a15      	ldr	r2, [pc, #84]	; (8002530 <UART_SetConfig+0x118>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024e4:	4419      	add	r1, r3
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4613      	mov	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	009a      	lsls	r2, r3, #2
 80024f0:	441a      	add	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <UART_SetConfig+0x118>)
 80024fe:	fba3 0302 	umull	r0, r3, r3, r2
 8002502:	095b      	lsrs	r3, r3, #5
 8002504:	2064      	movs	r0, #100	; 0x64
 8002506:	fb00 f303 	mul.w	r3, r0, r3
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	3332      	adds	r3, #50	; 0x32
 8002510:	4a07      	ldr	r2, [pc, #28]	; (8002530 <UART_SetConfig+0x118>)
 8002512:	fba2 2303 	umull	r2, r3, r2, r3
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	f003 020f 	and.w	r2, r3, #15
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	440a      	add	r2, r1
 8002522:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002524:	bf00      	nop
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40013800 	.word	0x40013800
 8002530:	51eb851f 	.word	0x51eb851f

08002534 <__errno>:
 8002534:	4b01      	ldr	r3, [pc, #4]	; (800253c <__errno+0x8>)
 8002536:	6818      	ldr	r0, [r3, #0]
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	2000000c 	.word	0x2000000c

08002540 <__libc_init_array>:
 8002540:	b570      	push	{r4, r5, r6, lr}
 8002542:	2500      	movs	r5, #0
 8002544:	4e0c      	ldr	r6, [pc, #48]	; (8002578 <__libc_init_array+0x38>)
 8002546:	4c0d      	ldr	r4, [pc, #52]	; (800257c <__libc_init_array+0x3c>)
 8002548:	1ba4      	subs	r4, r4, r6
 800254a:	10a4      	asrs	r4, r4, #2
 800254c:	42a5      	cmp	r5, r4
 800254e:	d109      	bne.n	8002564 <__libc_init_array+0x24>
 8002550:	f000 ff74 	bl	800343c <_init>
 8002554:	2500      	movs	r5, #0
 8002556:	4e0a      	ldr	r6, [pc, #40]	; (8002580 <__libc_init_array+0x40>)
 8002558:	4c0a      	ldr	r4, [pc, #40]	; (8002584 <__libc_init_array+0x44>)
 800255a:	1ba4      	subs	r4, r4, r6
 800255c:	10a4      	asrs	r4, r4, #2
 800255e:	42a5      	cmp	r5, r4
 8002560:	d105      	bne.n	800256e <__libc_init_array+0x2e>
 8002562:	bd70      	pop	{r4, r5, r6, pc}
 8002564:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002568:	4798      	blx	r3
 800256a:	3501      	adds	r5, #1
 800256c:	e7ee      	b.n	800254c <__libc_init_array+0xc>
 800256e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002572:	4798      	blx	r3
 8002574:	3501      	adds	r5, #1
 8002576:	e7f2      	b.n	800255e <__libc_init_array+0x1e>
 8002578:	080035ec 	.word	0x080035ec
 800257c:	080035ec 	.word	0x080035ec
 8002580:	080035ec 	.word	0x080035ec
 8002584:	080035f0 	.word	0x080035f0

08002588 <memset>:
 8002588:	4603      	mov	r3, r0
 800258a:	4402      	add	r2, r0
 800258c:	4293      	cmp	r3, r2
 800258e:	d100      	bne.n	8002592 <memset+0xa>
 8002590:	4770      	bx	lr
 8002592:	f803 1b01 	strb.w	r1, [r3], #1
 8002596:	e7f9      	b.n	800258c <memset+0x4>

08002598 <iprintf>:
 8002598:	b40f      	push	{r0, r1, r2, r3}
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <iprintf+0x2c>)
 800259c:	b513      	push	{r0, r1, r4, lr}
 800259e:	681c      	ldr	r4, [r3, #0]
 80025a0:	b124      	cbz	r4, 80025ac <iprintf+0x14>
 80025a2:	69a3      	ldr	r3, [r4, #24]
 80025a4:	b913      	cbnz	r3, 80025ac <iprintf+0x14>
 80025a6:	4620      	mov	r0, r4
 80025a8:	f000 fa22 	bl	80029f0 <__sinit>
 80025ac:	ab05      	add	r3, sp, #20
 80025ae:	9a04      	ldr	r2, [sp, #16]
 80025b0:	68a1      	ldr	r1, [r4, #8]
 80025b2:	4620      	mov	r0, r4
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	f000 fbd7 	bl	8002d68 <_vfiprintf_r>
 80025ba:	b002      	add	sp, #8
 80025bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025c0:	b004      	add	sp, #16
 80025c2:	4770      	bx	lr
 80025c4:	2000000c 	.word	0x2000000c

080025c8 <_puts_r>:
 80025c8:	b570      	push	{r4, r5, r6, lr}
 80025ca:	460e      	mov	r6, r1
 80025cc:	4605      	mov	r5, r0
 80025ce:	b118      	cbz	r0, 80025d8 <_puts_r+0x10>
 80025d0:	6983      	ldr	r3, [r0, #24]
 80025d2:	b90b      	cbnz	r3, 80025d8 <_puts_r+0x10>
 80025d4:	f000 fa0c 	bl	80029f0 <__sinit>
 80025d8:	69ab      	ldr	r3, [r5, #24]
 80025da:	68ac      	ldr	r4, [r5, #8]
 80025dc:	b913      	cbnz	r3, 80025e4 <_puts_r+0x1c>
 80025de:	4628      	mov	r0, r5
 80025e0:	f000 fa06 	bl	80029f0 <__sinit>
 80025e4:	4b23      	ldr	r3, [pc, #140]	; (8002674 <_puts_r+0xac>)
 80025e6:	429c      	cmp	r4, r3
 80025e8:	d117      	bne.n	800261a <_puts_r+0x52>
 80025ea:	686c      	ldr	r4, [r5, #4]
 80025ec:	89a3      	ldrh	r3, [r4, #12]
 80025ee:	071b      	lsls	r3, r3, #28
 80025f0:	d51d      	bpl.n	800262e <_puts_r+0x66>
 80025f2:	6923      	ldr	r3, [r4, #16]
 80025f4:	b1db      	cbz	r3, 800262e <_puts_r+0x66>
 80025f6:	3e01      	subs	r6, #1
 80025f8:	68a3      	ldr	r3, [r4, #8]
 80025fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80025fe:	3b01      	subs	r3, #1
 8002600:	60a3      	str	r3, [r4, #8]
 8002602:	b9e9      	cbnz	r1, 8002640 <_puts_r+0x78>
 8002604:	2b00      	cmp	r3, #0
 8002606:	da2e      	bge.n	8002666 <_puts_r+0x9e>
 8002608:	4622      	mov	r2, r4
 800260a:	210a      	movs	r1, #10
 800260c:	4628      	mov	r0, r5
 800260e:	f000 f83f 	bl	8002690 <__swbuf_r>
 8002612:	3001      	adds	r0, #1
 8002614:	d011      	beq.n	800263a <_puts_r+0x72>
 8002616:	200a      	movs	r0, #10
 8002618:	e011      	b.n	800263e <_puts_r+0x76>
 800261a:	4b17      	ldr	r3, [pc, #92]	; (8002678 <_puts_r+0xb0>)
 800261c:	429c      	cmp	r4, r3
 800261e:	d101      	bne.n	8002624 <_puts_r+0x5c>
 8002620:	68ac      	ldr	r4, [r5, #8]
 8002622:	e7e3      	b.n	80025ec <_puts_r+0x24>
 8002624:	4b15      	ldr	r3, [pc, #84]	; (800267c <_puts_r+0xb4>)
 8002626:	429c      	cmp	r4, r3
 8002628:	bf08      	it	eq
 800262a:	68ec      	ldreq	r4, [r5, #12]
 800262c:	e7de      	b.n	80025ec <_puts_r+0x24>
 800262e:	4621      	mov	r1, r4
 8002630:	4628      	mov	r0, r5
 8002632:	f000 f87f 	bl	8002734 <__swsetup_r>
 8002636:	2800      	cmp	r0, #0
 8002638:	d0dd      	beq.n	80025f6 <_puts_r+0x2e>
 800263a:	f04f 30ff 	mov.w	r0, #4294967295
 800263e:	bd70      	pop	{r4, r5, r6, pc}
 8002640:	2b00      	cmp	r3, #0
 8002642:	da04      	bge.n	800264e <_puts_r+0x86>
 8002644:	69a2      	ldr	r2, [r4, #24]
 8002646:	429a      	cmp	r2, r3
 8002648:	dc06      	bgt.n	8002658 <_puts_r+0x90>
 800264a:	290a      	cmp	r1, #10
 800264c:	d004      	beq.n	8002658 <_puts_r+0x90>
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	6022      	str	r2, [r4, #0]
 8002654:	7019      	strb	r1, [r3, #0]
 8002656:	e7cf      	b.n	80025f8 <_puts_r+0x30>
 8002658:	4622      	mov	r2, r4
 800265a:	4628      	mov	r0, r5
 800265c:	f000 f818 	bl	8002690 <__swbuf_r>
 8002660:	3001      	adds	r0, #1
 8002662:	d1c9      	bne.n	80025f8 <_puts_r+0x30>
 8002664:	e7e9      	b.n	800263a <_puts_r+0x72>
 8002666:	200a      	movs	r0, #10
 8002668:	6823      	ldr	r3, [r4, #0]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	6022      	str	r2, [r4, #0]
 800266e:	7018      	strb	r0, [r3, #0]
 8002670:	e7e5      	b.n	800263e <_puts_r+0x76>
 8002672:	bf00      	nop
 8002674:	08003578 	.word	0x08003578
 8002678:	08003598 	.word	0x08003598
 800267c:	08003558 	.word	0x08003558

08002680 <puts>:
 8002680:	4b02      	ldr	r3, [pc, #8]	; (800268c <puts+0xc>)
 8002682:	4601      	mov	r1, r0
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	f7ff bf9f 	b.w	80025c8 <_puts_r>
 800268a:	bf00      	nop
 800268c:	2000000c 	.word	0x2000000c

08002690 <__swbuf_r>:
 8002690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002692:	460e      	mov	r6, r1
 8002694:	4614      	mov	r4, r2
 8002696:	4605      	mov	r5, r0
 8002698:	b118      	cbz	r0, 80026a2 <__swbuf_r+0x12>
 800269a:	6983      	ldr	r3, [r0, #24]
 800269c:	b90b      	cbnz	r3, 80026a2 <__swbuf_r+0x12>
 800269e:	f000 f9a7 	bl	80029f0 <__sinit>
 80026a2:	4b21      	ldr	r3, [pc, #132]	; (8002728 <__swbuf_r+0x98>)
 80026a4:	429c      	cmp	r4, r3
 80026a6:	d12a      	bne.n	80026fe <__swbuf_r+0x6e>
 80026a8:	686c      	ldr	r4, [r5, #4]
 80026aa:	69a3      	ldr	r3, [r4, #24]
 80026ac:	60a3      	str	r3, [r4, #8]
 80026ae:	89a3      	ldrh	r3, [r4, #12]
 80026b0:	071a      	lsls	r2, r3, #28
 80026b2:	d52e      	bpl.n	8002712 <__swbuf_r+0x82>
 80026b4:	6923      	ldr	r3, [r4, #16]
 80026b6:	b363      	cbz	r3, 8002712 <__swbuf_r+0x82>
 80026b8:	6923      	ldr	r3, [r4, #16]
 80026ba:	6820      	ldr	r0, [r4, #0]
 80026bc:	b2f6      	uxtb	r6, r6
 80026be:	1ac0      	subs	r0, r0, r3
 80026c0:	6963      	ldr	r3, [r4, #20]
 80026c2:	4637      	mov	r7, r6
 80026c4:	4283      	cmp	r3, r0
 80026c6:	dc04      	bgt.n	80026d2 <__swbuf_r+0x42>
 80026c8:	4621      	mov	r1, r4
 80026ca:	4628      	mov	r0, r5
 80026cc:	f000 f926 	bl	800291c <_fflush_r>
 80026d0:	bb28      	cbnz	r0, 800271e <__swbuf_r+0x8e>
 80026d2:	68a3      	ldr	r3, [r4, #8]
 80026d4:	3001      	adds	r0, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	60a3      	str	r3, [r4, #8]
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	6022      	str	r2, [r4, #0]
 80026e0:	701e      	strb	r6, [r3, #0]
 80026e2:	6963      	ldr	r3, [r4, #20]
 80026e4:	4283      	cmp	r3, r0
 80026e6:	d004      	beq.n	80026f2 <__swbuf_r+0x62>
 80026e8:	89a3      	ldrh	r3, [r4, #12]
 80026ea:	07db      	lsls	r3, r3, #31
 80026ec:	d519      	bpl.n	8002722 <__swbuf_r+0x92>
 80026ee:	2e0a      	cmp	r6, #10
 80026f0:	d117      	bne.n	8002722 <__swbuf_r+0x92>
 80026f2:	4621      	mov	r1, r4
 80026f4:	4628      	mov	r0, r5
 80026f6:	f000 f911 	bl	800291c <_fflush_r>
 80026fa:	b190      	cbz	r0, 8002722 <__swbuf_r+0x92>
 80026fc:	e00f      	b.n	800271e <__swbuf_r+0x8e>
 80026fe:	4b0b      	ldr	r3, [pc, #44]	; (800272c <__swbuf_r+0x9c>)
 8002700:	429c      	cmp	r4, r3
 8002702:	d101      	bne.n	8002708 <__swbuf_r+0x78>
 8002704:	68ac      	ldr	r4, [r5, #8]
 8002706:	e7d0      	b.n	80026aa <__swbuf_r+0x1a>
 8002708:	4b09      	ldr	r3, [pc, #36]	; (8002730 <__swbuf_r+0xa0>)
 800270a:	429c      	cmp	r4, r3
 800270c:	bf08      	it	eq
 800270e:	68ec      	ldreq	r4, [r5, #12]
 8002710:	e7cb      	b.n	80026aa <__swbuf_r+0x1a>
 8002712:	4621      	mov	r1, r4
 8002714:	4628      	mov	r0, r5
 8002716:	f000 f80d 	bl	8002734 <__swsetup_r>
 800271a:	2800      	cmp	r0, #0
 800271c:	d0cc      	beq.n	80026b8 <__swbuf_r+0x28>
 800271e:	f04f 37ff 	mov.w	r7, #4294967295
 8002722:	4638      	mov	r0, r7
 8002724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002726:	bf00      	nop
 8002728:	08003578 	.word	0x08003578
 800272c:	08003598 	.word	0x08003598
 8002730:	08003558 	.word	0x08003558

08002734 <__swsetup_r>:
 8002734:	4b32      	ldr	r3, [pc, #200]	; (8002800 <__swsetup_r+0xcc>)
 8002736:	b570      	push	{r4, r5, r6, lr}
 8002738:	681d      	ldr	r5, [r3, #0]
 800273a:	4606      	mov	r6, r0
 800273c:	460c      	mov	r4, r1
 800273e:	b125      	cbz	r5, 800274a <__swsetup_r+0x16>
 8002740:	69ab      	ldr	r3, [r5, #24]
 8002742:	b913      	cbnz	r3, 800274a <__swsetup_r+0x16>
 8002744:	4628      	mov	r0, r5
 8002746:	f000 f953 	bl	80029f0 <__sinit>
 800274a:	4b2e      	ldr	r3, [pc, #184]	; (8002804 <__swsetup_r+0xd0>)
 800274c:	429c      	cmp	r4, r3
 800274e:	d10f      	bne.n	8002770 <__swsetup_r+0x3c>
 8002750:	686c      	ldr	r4, [r5, #4]
 8002752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002756:	b29a      	uxth	r2, r3
 8002758:	0715      	lsls	r5, r2, #28
 800275a:	d42c      	bmi.n	80027b6 <__swsetup_r+0x82>
 800275c:	06d0      	lsls	r0, r2, #27
 800275e:	d411      	bmi.n	8002784 <__swsetup_r+0x50>
 8002760:	2209      	movs	r2, #9
 8002762:	6032      	str	r2, [r6, #0]
 8002764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002768:	81a3      	strh	r3, [r4, #12]
 800276a:	f04f 30ff 	mov.w	r0, #4294967295
 800276e:	e03e      	b.n	80027ee <__swsetup_r+0xba>
 8002770:	4b25      	ldr	r3, [pc, #148]	; (8002808 <__swsetup_r+0xd4>)
 8002772:	429c      	cmp	r4, r3
 8002774:	d101      	bne.n	800277a <__swsetup_r+0x46>
 8002776:	68ac      	ldr	r4, [r5, #8]
 8002778:	e7eb      	b.n	8002752 <__swsetup_r+0x1e>
 800277a:	4b24      	ldr	r3, [pc, #144]	; (800280c <__swsetup_r+0xd8>)
 800277c:	429c      	cmp	r4, r3
 800277e:	bf08      	it	eq
 8002780:	68ec      	ldreq	r4, [r5, #12]
 8002782:	e7e6      	b.n	8002752 <__swsetup_r+0x1e>
 8002784:	0751      	lsls	r1, r2, #29
 8002786:	d512      	bpl.n	80027ae <__swsetup_r+0x7a>
 8002788:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800278a:	b141      	cbz	r1, 800279e <__swsetup_r+0x6a>
 800278c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002790:	4299      	cmp	r1, r3
 8002792:	d002      	beq.n	800279a <__swsetup_r+0x66>
 8002794:	4630      	mov	r0, r6
 8002796:	f000 fa19 	bl	8002bcc <_free_r>
 800279a:	2300      	movs	r3, #0
 800279c:	6363      	str	r3, [r4, #52]	; 0x34
 800279e:	89a3      	ldrh	r3, [r4, #12]
 80027a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80027a4:	81a3      	strh	r3, [r4, #12]
 80027a6:	2300      	movs	r3, #0
 80027a8:	6063      	str	r3, [r4, #4]
 80027aa:	6923      	ldr	r3, [r4, #16]
 80027ac:	6023      	str	r3, [r4, #0]
 80027ae:	89a3      	ldrh	r3, [r4, #12]
 80027b0:	f043 0308 	orr.w	r3, r3, #8
 80027b4:	81a3      	strh	r3, [r4, #12]
 80027b6:	6923      	ldr	r3, [r4, #16]
 80027b8:	b94b      	cbnz	r3, 80027ce <__swsetup_r+0x9a>
 80027ba:	89a3      	ldrh	r3, [r4, #12]
 80027bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80027c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027c4:	d003      	beq.n	80027ce <__swsetup_r+0x9a>
 80027c6:	4621      	mov	r1, r4
 80027c8:	4630      	mov	r0, r6
 80027ca:	f000 f9bf 	bl	8002b4c <__smakebuf_r>
 80027ce:	89a2      	ldrh	r2, [r4, #12]
 80027d0:	f012 0301 	ands.w	r3, r2, #1
 80027d4:	d00c      	beq.n	80027f0 <__swsetup_r+0xbc>
 80027d6:	2300      	movs	r3, #0
 80027d8:	60a3      	str	r3, [r4, #8]
 80027da:	6963      	ldr	r3, [r4, #20]
 80027dc:	425b      	negs	r3, r3
 80027de:	61a3      	str	r3, [r4, #24]
 80027e0:	6923      	ldr	r3, [r4, #16]
 80027e2:	b953      	cbnz	r3, 80027fa <__swsetup_r+0xc6>
 80027e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80027ec:	d1ba      	bne.n	8002764 <__swsetup_r+0x30>
 80027ee:	bd70      	pop	{r4, r5, r6, pc}
 80027f0:	0792      	lsls	r2, r2, #30
 80027f2:	bf58      	it	pl
 80027f4:	6963      	ldrpl	r3, [r4, #20]
 80027f6:	60a3      	str	r3, [r4, #8]
 80027f8:	e7f2      	b.n	80027e0 <__swsetup_r+0xac>
 80027fa:	2000      	movs	r0, #0
 80027fc:	e7f7      	b.n	80027ee <__swsetup_r+0xba>
 80027fe:	bf00      	nop
 8002800:	2000000c 	.word	0x2000000c
 8002804:	08003578 	.word	0x08003578
 8002808:	08003598 	.word	0x08003598
 800280c:	08003558 	.word	0x08003558

08002810 <__sflush_r>:
 8002810:	898a      	ldrh	r2, [r1, #12]
 8002812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002816:	4605      	mov	r5, r0
 8002818:	0710      	lsls	r0, r2, #28
 800281a:	460c      	mov	r4, r1
 800281c:	d458      	bmi.n	80028d0 <__sflush_r+0xc0>
 800281e:	684b      	ldr	r3, [r1, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	dc05      	bgt.n	8002830 <__sflush_r+0x20>
 8002824:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002826:	2b00      	cmp	r3, #0
 8002828:	dc02      	bgt.n	8002830 <__sflush_r+0x20>
 800282a:	2000      	movs	r0, #0
 800282c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002830:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002832:	2e00      	cmp	r6, #0
 8002834:	d0f9      	beq.n	800282a <__sflush_r+0x1a>
 8002836:	2300      	movs	r3, #0
 8002838:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800283c:	682f      	ldr	r7, [r5, #0]
 800283e:	6a21      	ldr	r1, [r4, #32]
 8002840:	602b      	str	r3, [r5, #0]
 8002842:	d032      	beq.n	80028aa <__sflush_r+0x9a>
 8002844:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002846:	89a3      	ldrh	r3, [r4, #12]
 8002848:	075a      	lsls	r2, r3, #29
 800284a:	d505      	bpl.n	8002858 <__sflush_r+0x48>
 800284c:	6863      	ldr	r3, [r4, #4]
 800284e:	1ac0      	subs	r0, r0, r3
 8002850:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002852:	b10b      	cbz	r3, 8002858 <__sflush_r+0x48>
 8002854:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002856:	1ac0      	subs	r0, r0, r3
 8002858:	2300      	movs	r3, #0
 800285a:	4602      	mov	r2, r0
 800285c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800285e:	6a21      	ldr	r1, [r4, #32]
 8002860:	4628      	mov	r0, r5
 8002862:	47b0      	blx	r6
 8002864:	1c43      	adds	r3, r0, #1
 8002866:	89a3      	ldrh	r3, [r4, #12]
 8002868:	d106      	bne.n	8002878 <__sflush_r+0x68>
 800286a:	6829      	ldr	r1, [r5, #0]
 800286c:	291d      	cmp	r1, #29
 800286e:	d848      	bhi.n	8002902 <__sflush_r+0xf2>
 8002870:	4a29      	ldr	r2, [pc, #164]	; (8002918 <__sflush_r+0x108>)
 8002872:	40ca      	lsrs	r2, r1
 8002874:	07d6      	lsls	r6, r2, #31
 8002876:	d544      	bpl.n	8002902 <__sflush_r+0xf2>
 8002878:	2200      	movs	r2, #0
 800287a:	6062      	str	r2, [r4, #4]
 800287c:	6922      	ldr	r2, [r4, #16]
 800287e:	04d9      	lsls	r1, r3, #19
 8002880:	6022      	str	r2, [r4, #0]
 8002882:	d504      	bpl.n	800288e <__sflush_r+0x7e>
 8002884:	1c42      	adds	r2, r0, #1
 8002886:	d101      	bne.n	800288c <__sflush_r+0x7c>
 8002888:	682b      	ldr	r3, [r5, #0]
 800288a:	b903      	cbnz	r3, 800288e <__sflush_r+0x7e>
 800288c:	6560      	str	r0, [r4, #84]	; 0x54
 800288e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002890:	602f      	str	r7, [r5, #0]
 8002892:	2900      	cmp	r1, #0
 8002894:	d0c9      	beq.n	800282a <__sflush_r+0x1a>
 8002896:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800289a:	4299      	cmp	r1, r3
 800289c:	d002      	beq.n	80028a4 <__sflush_r+0x94>
 800289e:	4628      	mov	r0, r5
 80028a0:	f000 f994 	bl	8002bcc <_free_r>
 80028a4:	2000      	movs	r0, #0
 80028a6:	6360      	str	r0, [r4, #52]	; 0x34
 80028a8:	e7c0      	b.n	800282c <__sflush_r+0x1c>
 80028aa:	2301      	movs	r3, #1
 80028ac:	4628      	mov	r0, r5
 80028ae:	47b0      	blx	r6
 80028b0:	1c41      	adds	r1, r0, #1
 80028b2:	d1c8      	bne.n	8002846 <__sflush_r+0x36>
 80028b4:	682b      	ldr	r3, [r5, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0c5      	beq.n	8002846 <__sflush_r+0x36>
 80028ba:	2b1d      	cmp	r3, #29
 80028bc:	d001      	beq.n	80028c2 <__sflush_r+0xb2>
 80028be:	2b16      	cmp	r3, #22
 80028c0:	d101      	bne.n	80028c6 <__sflush_r+0xb6>
 80028c2:	602f      	str	r7, [r5, #0]
 80028c4:	e7b1      	b.n	800282a <__sflush_r+0x1a>
 80028c6:	89a3      	ldrh	r3, [r4, #12]
 80028c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028cc:	81a3      	strh	r3, [r4, #12]
 80028ce:	e7ad      	b.n	800282c <__sflush_r+0x1c>
 80028d0:	690f      	ldr	r7, [r1, #16]
 80028d2:	2f00      	cmp	r7, #0
 80028d4:	d0a9      	beq.n	800282a <__sflush_r+0x1a>
 80028d6:	0793      	lsls	r3, r2, #30
 80028d8:	bf18      	it	ne
 80028da:	2300      	movne	r3, #0
 80028dc:	680e      	ldr	r6, [r1, #0]
 80028de:	bf08      	it	eq
 80028e0:	694b      	ldreq	r3, [r1, #20]
 80028e2:	eba6 0807 	sub.w	r8, r6, r7
 80028e6:	600f      	str	r7, [r1, #0]
 80028e8:	608b      	str	r3, [r1, #8]
 80028ea:	f1b8 0f00 	cmp.w	r8, #0
 80028ee:	dd9c      	ble.n	800282a <__sflush_r+0x1a>
 80028f0:	4643      	mov	r3, r8
 80028f2:	463a      	mov	r2, r7
 80028f4:	6a21      	ldr	r1, [r4, #32]
 80028f6:	4628      	mov	r0, r5
 80028f8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80028fa:	47b0      	blx	r6
 80028fc:	2800      	cmp	r0, #0
 80028fe:	dc06      	bgt.n	800290e <__sflush_r+0xfe>
 8002900:	89a3      	ldrh	r3, [r4, #12]
 8002902:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002906:	81a3      	strh	r3, [r4, #12]
 8002908:	f04f 30ff 	mov.w	r0, #4294967295
 800290c:	e78e      	b.n	800282c <__sflush_r+0x1c>
 800290e:	4407      	add	r7, r0
 8002910:	eba8 0800 	sub.w	r8, r8, r0
 8002914:	e7e9      	b.n	80028ea <__sflush_r+0xda>
 8002916:	bf00      	nop
 8002918:	20400001 	.word	0x20400001

0800291c <_fflush_r>:
 800291c:	b538      	push	{r3, r4, r5, lr}
 800291e:	690b      	ldr	r3, [r1, #16]
 8002920:	4605      	mov	r5, r0
 8002922:	460c      	mov	r4, r1
 8002924:	b1db      	cbz	r3, 800295e <_fflush_r+0x42>
 8002926:	b118      	cbz	r0, 8002930 <_fflush_r+0x14>
 8002928:	6983      	ldr	r3, [r0, #24]
 800292a:	b90b      	cbnz	r3, 8002930 <_fflush_r+0x14>
 800292c:	f000 f860 	bl	80029f0 <__sinit>
 8002930:	4b0c      	ldr	r3, [pc, #48]	; (8002964 <_fflush_r+0x48>)
 8002932:	429c      	cmp	r4, r3
 8002934:	d109      	bne.n	800294a <_fflush_r+0x2e>
 8002936:	686c      	ldr	r4, [r5, #4]
 8002938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800293c:	b17b      	cbz	r3, 800295e <_fflush_r+0x42>
 800293e:	4621      	mov	r1, r4
 8002940:	4628      	mov	r0, r5
 8002942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002946:	f7ff bf63 	b.w	8002810 <__sflush_r>
 800294a:	4b07      	ldr	r3, [pc, #28]	; (8002968 <_fflush_r+0x4c>)
 800294c:	429c      	cmp	r4, r3
 800294e:	d101      	bne.n	8002954 <_fflush_r+0x38>
 8002950:	68ac      	ldr	r4, [r5, #8]
 8002952:	e7f1      	b.n	8002938 <_fflush_r+0x1c>
 8002954:	4b05      	ldr	r3, [pc, #20]	; (800296c <_fflush_r+0x50>)
 8002956:	429c      	cmp	r4, r3
 8002958:	bf08      	it	eq
 800295a:	68ec      	ldreq	r4, [r5, #12]
 800295c:	e7ec      	b.n	8002938 <_fflush_r+0x1c>
 800295e:	2000      	movs	r0, #0
 8002960:	bd38      	pop	{r3, r4, r5, pc}
 8002962:	bf00      	nop
 8002964:	08003578 	.word	0x08003578
 8002968:	08003598 	.word	0x08003598
 800296c:	08003558 	.word	0x08003558

08002970 <std>:
 8002970:	2300      	movs	r3, #0
 8002972:	b510      	push	{r4, lr}
 8002974:	4604      	mov	r4, r0
 8002976:	e9c0 3300 	strd	r3, r3, [r0]
 800297a:	6083      	str	r3, [r0, #8]
 800297c:	8181      	strh	r1, [r0, #12]
 800297e:	6643      	str	r3, [r0, #100]	; 0x64
 8002980:	81c2      	strh	r2, [r0, #14]
 8002982:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002986:	6183      	str	r3, [r0, #24]
 8002988:	4619      	mov	r1, r3
 800298a:	2208      	movs	r2, #8
 800298c:	305c      	adds	r0, #92	; 0x5c
 800298e:	f7ff fdfb 	bl	8002588 <memset>
 8002992:	4b05      	ldr	r3, [pc, #20]	; (80029a8 <std+0x38>)
 8002994:	6224      	str	r4, [r4, #32]
 8002996:	6263      	str	r3, [r4, #36]	; 0x24
 8002998:	4b04      	ldr	r3, [pc, #16]	; (80029ac <std+0x3c>)
 800299a:	62a3      	str	r3, [r4, #40]	; 0x28
 800299c:	4b04      	ldr	r3, [pc, #16]	; (80029b0 <std+0x40>)
 800299e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80029a0:	4b04      	ldr	r3, [pc, #16]	; (80029b4 <std+0x44>)
 80029a2:	6323      	str	r3, [r4, #48]	; 0x30
 80029a4:	bd10      	pop	{r4, pc}
 80029a6:	bf00      	nop
 80029a8:	080032c5 	.word	0x080032c5
 80029ac:	080032e7 	.word	0x080032e7
 80029b0:	0800331f 	.word	0x0800331f
 80029b4:	08003343 	.word	0x08003343

080029b8 <_cleanup_r>:
 80029b8:	4901      	ldr	r1, [pc, #4]	; (80029c0 <_cleanup_r+0x8>)
 80029ba:	f000 b885 	b.w	8002ac8 <_fwalk_reent>
 80029be:	bf00      	nop
 80029c0:	0800291d 	.word	0x0800291d

080029c4 <__sfmoreglue>:
 80029c4:	b570      	push	{r4, r5, r6, lr}
 80029c6:	2568      	movs	r5, #104	; 0x68
 80029c8:	1e4a      	subs	r2, r1, #1
 80029ca:	4355      	muls	r5, r2
 80029cc:	460e      	mov	r6, r1
 80029ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80029d2:	f000 f947 	bl	8002c64 <_malloc_r>
 80029d6:	4604      	mov	r4, r0
 80029d8:	b140      	cbz	r0, 80029ec <__sfmoreglue+0x28>
 80029da:	2100      	movs	r1, #0
 80029dc:	e9c0 1600 	strd	r1, r6, [r0]
 80029e0:	300c      	adds	r0, #12
 80029e2:	60a0      	str	r0, [r4, #8]
 80029e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80029e8:	f7ff fdce 	bl	8002588 <memset>
 80029ec:	4620      	mov	r0, r4
 80029ee:	bd70      	pop	{r4, r5, r6, pc}

080029f0 <__sinit>:
 80029f0:	6983      	ldr	r3, [r0, #24]
 80029f2:	b510      	push	{r4, lr}
 80029f4:	4604      	mov	r4, r0
 80029f6:	bb33      	cbnz	r3, 8002a46 <__sinit+0x56>
 80029f8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80029fc:	6503      	str	r3, [r0, #80]	; 0x50
 80029fe:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <__sinit+0x58>)
 8002a00:	4a12      	ldr	r2, [pc, #72]	; (8002a4c <__sinit+0x5c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6282      	str	r2, [r0, #40]	; 0x28
 8002a06:	4298      	cmp	r0, r3
 8002a08:	bf04      	itt	eq
 8002a0a:	2301      	moveq	r3, #1
 8002a0c:	6183      	streq	r3, [r0, #24]
 8002a0e:	f000 f81f 	bl	8002a50 <__sfp>
 8002a12:	6060      	str	r0, [r4, #4]
 8002a14:	4620      	mov	r0, r4
 8002a16:	f000 f81b 	bl	8002a50 <__sfp>
 8002a1a:	60a0      	str	r0, [r4, #8]
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f000 f817 	bl	8002a50 <__sfp>
 8002a22:	2200      	movs	r2, #0
 8002a24:	60e0      	str	r0, [r4, #12]
 8002a26:	2104      	movs	r1, #4
 8002a28:	6860      	ldr	r0, [r4, #4]
 8002a2a:	f7ff ffa1 	bl	8002970 <std>
 8002a2e:	2201      	movs	r2, #1
 8002a30:	2109      	movs	r1, #9
 8002a32:	68a0      	ldr	r0, [r4, #8]
 8002a34:	f7ff ff9c 	bl	8002970 <std>
 8002a38:	2202      	movs	r2, #2
 8002a3a:	2112      	movs	r1, #18
 8002a3c:	68e0      	ldr	r0, [r4, #12]
 8002a3e:	f7ff ff97 	bl	8002970 <std>
 8002a42:	2301      	movs	r3, #1
 8002a44:	61a3      	str	r3, [r4, #24]
 8002a46:	bd10      	pop	{r4, pc}
 8002a48:	08003554 	.word	0x08003554
 8002a4c:	080029b9 	.word	0x080029b9

08002a50 <__sfp>:
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <__sfp+0x70>)
 8002a54:	4607      	mov	r7, r0
 8002a56:	681e      	ldr	r6, [r3, #0]
 8002a58:	69b3      	ldr	r3, [r6, #24]
 8002a5a:	b913      	cbnz	r3, 8002a62 <__sfp+0x12>
 8002a5c:	4630      	mov	r0, r6
 8002a5e:	f7ff ffc7 	bl	80029f0 <__sinit>
 8002a62:	3648      	adds	r6, #72	; 0x48
 8002a64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	d503      	bpl.n	8002a74 <__sfp+0x24>
 8002a6c:	6833      	ldr	r3, [r6, #0]
 8002a6e:	b133      	cbz	r3, 8002a7e <__sfp+0x2e>
 8002a70:	6836      	ldr	r6, [r6, #0]
 8002a72:	e7f7      	b.n	8002a64 <__sfp+0x14>
 8002a74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a78:	b16d      	cbz	r5, 8002a96 <__sfp+0x46>
 8002a7a:	3468      	adds	r4, #104	; 0x68
 8002a7c:	e7f4      	b.n	8002a68 <__sfp+0x18>
 8002a7e:	2104      	movs	r1, #4
 8002a80:	4638      	mov	r0, r7
 8002a82:	f7ff ff9f 	bl	80029c4 <__sfmoreglue>
 8002a86:	6030      	str	r0, [r6, #0]
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	d1f1      	bne.n	8002a70 <__sfp+0x20>
 8002a8c:	230c      	movs	r3, #12
 8002a8e:	4604      	mov	r4, r0
 8002a90:	603b      	str	r3, [r7, #0]
 8002a92:	4620      	mov	r0, r4
 8002a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a96:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <__sfp+0x74>)
 8002a98:	6665      	str	r5, [r4, #100]	; 0x64
 8002a9a:	e9c4 5500 	strd	r5, r5, [r4]
 8002a9e:	60a5      	str	r5, [r4, #8]
 8002aa0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002aa4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002aa8:	2208      	movs	r2, #8
 8002aaa:	4629      	mov	r1, r5
 8002aac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002ab0:	f7ff fd6a 	bl	8002588 <memset>
 8002ab4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002ab8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002abc:	e7e9      	b.n	8002a92 <__sfp+0x42>
 8002abe:	bf00      	nop
 8002ac0:	08003554 	.word	0x08003554
 8002ac4:	ffff0001 	.word	0xffff0001

08002ac8 <_fwalk_reent>:
 8002ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002acc:	4680      	mov	r8, r0
 8002ace:	4689      	mov	r9, r1
 8002ad0:	2600      	movs	r6, #0
 8002ad2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002ad6:	b914      	cbnz	r4, 8002ade <_fwalk_reent+0x16>
 8002ad8:	4630      	mov	r0, r6
 8002ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ade:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002ae2:	3f01      	subs	r7, #1
 8002ae4:	d501      	bpl.n	8002aea <_fwalk_reent+0x22>
 8002ae6:	6824      	ldr	r4, [r4, #0]
 8002ae8:	e7f5      	b.n	8002ad6 <_fwalk_reent+0xe>
 8002aea:	89ab      	ldrh	r3, [r5, #12]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d907      	bls.n	8002b00 <_fwalk_reent+0x38>
 8002af0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002af4:	3301      	adds	r3, #1
 8002af6:	d003      	beq.n	8002b00 <_fwalk_reent+0x38>
 8002af8:	4629      	mov	r1, r5
 8002afa:	4640      	mov	r0, r8
 8002afc:	47c8      	blx	r9
 8002afe:	4306      	orrs	r6, r0
 8002b00:	3568      	adds	r5, #104	; 0x68
 8002b02:	e7ee      	b.n	8002ae2 <_fwalk_reent+0x1a>

08002b04 <__swhatbuf_r>:
 8002b04:	b570      	push	{r4, r5, r6, lr}
 8002b06:	460e      	mov	r6, r1
 8002b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b0c:	b096      	sub	sp, #88	; 0x58
 8002b0e:	2900      	cmp	r1, #0
 8002b10:	4614      	mov	r4, r2
 8002b12:	461d      	mov	r5, r3
 8002b14:	da07      	bge.n	8002b26 <__swhatbuf_r+0x22>
 8002b16:	2300      	movs	r3, #0
 8002b18:	602b      	str	r3, [r5, #0]
 8002b1a:	89b3      	ldrh	r3, [r6, #12]
 8002b1c:	061a      	lsls	r2, r3, #24
 8002b1e:	d410      	bmi.n	8002b42 <__swhatbuf_r+0x3e>
 8002b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b24:	e00e      	b.n	8002b44 <__swhatbuf_r+0x40>
 8002b26:	466a      	mov	r2, sp
 8002b28:	f000 fc32 	bl	8003390 <_fstat_r>
 8002b2c:	2800      	cmp	r0, #0
 8002b2e:	dbf2      	blt.n	8002b16 <__swhatbuf_r+0x12>
 8002b30:	9a01      	ldr	r2, [sp, #4]
 8002b32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002b36:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002b3a:	425a      	negs	r2, r3
 8002b3c:	415a      	adcs	r2, r3
 8002b3e:	602a      	str	r2, [r5, #0]
 8002b40:	e7ee      	b.n	8002b20 <__swhatbuf_r+0x1c>
 8002b42:	2340      	movs	r3, #64	; 0x40
 8002b44:	2000      	movs	r0, #0
 8002b46:	6023      	str	r3, [r4, #0]
 8002b48:	b016      	add	sp, #88	; 0x58
 8002b4a:	bd70      	pop	{r4, r5, r6, pc}

08002b4c <__smakebuf_r>:
 8002b4c:	898b      	ldrh	r3, [r1, #12]
 8002b4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002b50:	079d      	lsls	r5, r3, #30
 8002b52:	4606      	mov	r6, r0
 8002b54:	460c      	mov	r4, r1
 8002b56:	d507      	bpl.n	8002b68 <__smakebuf_r+0x1c>
 8002b58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002b5c:	6023      	str	r3, [r4, #0]
 8002b5e:	6123      	str	r3, [r4, #16]
 8002b60:	2301      	movs	r3, #1
 8002b62:	6163      	str	r3, [r4, #20]
 8002b64:	b002      	add	sp, #8
 8002b66:	bd70      	pop	{r4, r5, r6, pc}
 8002b68:	ab01      	add	r3, sp, #4
 8002b6a:	466a      	mov	r2, sp
 8002b6c:	f7ff ffca 	bl	8002b04 <__swhatbuf_r>
 8002b70:	9900      	ldr	r1, [sp, #0]
 8002b72:	4605      	mov	r5, r0
 8002b74:	4630      	mov	r0, r6
 8002b76:	f000 f875 	bl	8002c64 <_malloc_r>
 8002b7a:	b948      	cbnz	r0, 8002b90 <__smakebuf_r+0x44>
 8002b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b80:	059a      	lsls	r2, r3, #22
 8002b82:	d4ef      	bmi.n	8002b64 <__smakebuf_r+0x18>
 8002b84:	f023 0303 	bic.w	r3, r3, #3
 8002b88:	f043 0302 	orr.w	r3, r3, #2
 8002b8c:	81a3      	strh	r3, [r4, #12]
 8002b8e:	e7e3      	b.n	8002b58 <__smakebuf_r+0xc>
 8002b90:	4b0d      	ldr	r3, [pc, #52]	; (8002bc8 <__smakebuf_r+0x7c>)
 8002b92:	62b3      	str	r3, [r6, #40]	; 0x28
 8002b94:	89a3      	ldrh	r3, [r4, #12]
 8002b96:	6020      	str	r0, [r4, #0]
 8002b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b9c:	81a3      	strh	r3, [r4, #12]
 8002b9e:	9b00      	ldr	r3, [sp, #0]
 8002ba0:	6120      	str	r0, [r4, #16]
 8002ba2:	6163      	str	r3, [r4, #20]
 8002ba4:	9b01      	ldr	r3, [sp, #4]
 8002ba6:	b15b      	cbz	r3, 8002bc0 <__smakebuf_r+0x74>
 8002ba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bac:	4630      	mov	r0, r6
 8002bae:	f000 fc01 	bl	80033b4 <_isatty_r>
 8002bb2:	b128      	cbz	r0, 8002bc0 <__smakebuf_r+0x74>
 8002bb4:	89a3      	ldrh	r3, [r4, #12]
 8002bb6:	f023 0303 	bic.w	r3, r3, #3
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	81a3      	strh	r3, [r4, #12]
 8002bc0:	89a3      	ldrh	r3, [r4, #12]
 8002bc2:	431d      	orrs	r5, r3
 8002bc4:	81a5      	strh	r5, [r4, #12]
 8002bc6:	e7cd      	b.n	8002b64 <__smakebuf_r+0x18>
 8002bc8:	080029b9 	.word	0x080029b9

08002bcc <_free_r>:
 8002bcc:	b538      	push	{r3, r4, r5, lr}
 8002bce:	4605      	mov	r5, r0
 8002bd0:	2900      	cmp	r1, #0
 8002bd2:	d043      	beq.n	8002c5c <_free_r+0x90>
 8002bd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bd8:	1f0c      	subs	r4, r1, #4
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	bfb8      	it	lt
 8002bde:	18e4      	addlt	r4, r4, r3
 8002be0:	f000 fc18 	bl	8003414 <__malloc_lock>
 8002be4:	4a1e      	ldr	r2, [pc, #120]	; (8002c60 <_free_r+0x94>)
 8002be6:	6813      	ldr	r3, [r2, #0]
 8002be8:	4610      	mov	r0, r2
 8002bea:	b933      	cbnz	r3, 8002bfa <_free_r+0x2e>
 8002bec:	6063      	str	r3, [r4, #4]
 8002bee:	6014      	str	r4, [r2, #0]
 8002bf0:	4628      	mov	r0, r5
 8002bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bf6:	f000 bc0e 	b.w	8003416 <__malloc_unlock>
 8002bfa:	42a3      	cmp	r3, r4
 8002bfc:	d90b      	bls.n	8002c16 <_free_r+0x4a>
 8002bfe:	6821      	ldr	r1, [r4, #0]
 8002c00:	1862      	adds	r2, r4, r1
 8002c02:	4293      	cmp	r3, r2
 8002c04:	bf01      	itttt	eq
 8002c06:	681a      	ldreq	r2, [r3, #0]
 8002c08:	685b      	ldreq	r3, [r3, #4]
 8002c0a:	1852      	addeq	r2, r2, r1
 8002c0c:	6022      	streq	r2, [r4, #0]
 8002c0e:	6063      	str	r3, [r4, #4]
 8002c10:	6004      	str	r4, [r0, #0]
 8002c12:	e7ed      	b.n	8002bf0 <_free_r+0x24>
 8002c14:	4613      	mov	r3, r2
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	b10a      	cbz	r2, 8002c1e <_free_r+0x52>
 8002c1a:	42a2      	cmp	r2, r4
 8002c1c:	d9fa      	bls.n	8002c14 <_free_r+0x48>
 8002c1e:	6819      	ldr	r1, [r3, #0]
 8002c20:	1858      	adds	r0, r3, r1
 8002c22:	42a0      	cmp	r0, r4
 8002c24:	d10b      	bne.n	8002c3e <_free_r+0x72>
 8002c26:	6820      	ldr	r0, [r4, #0]
 8002c28:	4401      	add	r1, r0
 8002c2a:	1858      	adds	r0, r3, r1
 8002c2c:	4282      	cmp	r2, r0
 8002c2e:	6019      	str	r1, [r3, #0]
 8002c30:	d1de      	bne.n	8002bf0 <_free_r+0x24>
 8002c32:	6810      	ldr	r0, [r2, #0]
 8002c34:	6852      	ldr	r2, [r2, #4]
 8002c36:	4401      	add	r1, r0
 8002c38:	6019      	str	r1, [r3, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
 8002c3c:	e7d8      	b.n	8002bf0 <_free_r+0x24>
 8002c3e:	d902      	bls.n	8002c46 <_free_r+0x7a>
 8002c40:	230c      	movs	r3, #12
 8002c42:	602b      	str	r3, [r5, #0]
 8002c44:	e7d4      	b.n	8002bf0 <_free_r+0x24>
 8002c46:	6820      	ldr	r0, [r4, #0]
 8002c48:	1821      	adds	r1, r4, r0
 8002c4a:	428a      	cmp	r2, r1
 8002c4c:	bf01      	itttt	eq
 8002c4e:	6811      	ldreq	r1, [r2, #0]
 8002c50:	6852      	ldreq	r2, [r2, #4]
 8002c52:	1809      	addeq	r1, r1, r0
 8002c54:	6021      	streq	r1, [r4, #0]
 8002c56:	6062      	str	r2, [r4, #4]
 8002c58:	605c      	str	r4, [r3, #4]
 8002c5a:	e7c9      	b.n	8002bf0 <_free_r+0x24>
 8002c5c:	bd38      	pop	{r3, r4, r5, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000090 	.word	0x20000090

08002c64 <_malloc_r>:
 8002c64:	b570      	push	{r4, r5, r6, lr}
 8002c66:	1ccd      	adds	r5, r1, #3
 8002c68:	f025 0503 	bic.w	r5, r5, #3
 8002c6c:	3508      	adds	r5, #8
 8002c6e:	2d0c      	cmp	r5, #12
 8002c70:	bf38      	it	cc
 8002c72:	250c      	movcc	r5, #12
 8002c74:	2d00      	cmp	r5, #0
 8002c76:	4606      	mov	r6, r0
 8002c78:	db01      	blt.n	8002c7e <_malloc_r+0x1a>
 8002c7a:	42a9      	cmp	r1, r5
 8002c7c:	d903      	bls.n	8002c86 <_malloc_r+0x22>
 8002c7e:	230c      	movs	r3, #12
 8002c80:	6033      	str	r3, [r6, #0]
 8002c82:	2000      	movs	r0, #0
 8002c84:	bd70      	pop	{r4, r5, r6, pc}
 8002c86:	f000 fbc5 	bl	8003414 <__malloc_lock>
 8002c8a:	4a21      	ldr	r2, [pc, #132]	; (8002d10 <_malloc_r+0xac>)
 8002c8c:	6814      	ldr	r4, [r2, #0]
 8002c8e:	4621      	mov	r1, r4
 8002c90:	b991      	cbnz	r1, 8002cb8 <_malloc_r+0x54>
 8002c92:	4c20      	ldr	r4, [pc, #128]	; (8002d14 <_malloc_r+0xb0>)
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	b91b      	cbnz	r3, 8002ca0 <_malloc_r+0x3c>
 8002c98:	4630      	mov	r0, r6
 8002c9a:	f000 fb03 	bl	80032a4 <_sbrk_r>
 8002c9e:	6020      	str	r0, [r4, #0]
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	4630      	mov	r0, r6
 8002ca4:	f000 fafe 	bl	80032a4 <_sbrk_r>
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	d124      	bne.n	8002cf6 <_malloc_r+0x92>
 8002cac:	230c      	movs	r3, #12
 8002cae:	4630      	mov	r0, r6
 8002cb0:	6033      	str	r3, [r6, #0]
 8002cb2:	f000 fbb0 	bl	8003416 <__malloc_unlock>
 8002cb6:	e7e4      	b.n	8002c82 <_malloc_r+0x1e>
 8002cb8:	680b      	ldr	r3, [r1, #0]
 8002cba:	1b5b      	subs	r3, r3, r5
 8002cbc:	d418      	bmi.n	8002cf0 <_malloc_r+0x8c>
 8002cbe:	2b0b      	cmp	r3, #11
 8002cc0:	d90f      	bls.n	8002ce2 <_malloc_r+0x7e>
 8002cc2:	600b      	str	r3, [r1, #0]
 8002cc4:	18cc      	adds	r4, r1, r3
 8002cc6:	50cd      	str	r5, [r1, r3]
 8002cc8:	4630      	mov	r0, r6
 8002cca:	f000 fba4 	bl	8003416 <__malloc_unlock>
 8002cce:	f104 000b 	add.w	r0, r4, #11
 8002cd2:	1d23      	adds	r3, r4, #4
 8002cd4:	f020 0007 	bic.w	r0, r0, #7
 8002cd8:	1ac3      	subs	r3, r0, r3
 8002cda:	d0d3      	beq.n	8002c84 <_malloc_r+0x20>
 8002cdc:	425a      	negs	r2, r3
 8002cde:	50e2      	str	r2, [r4, r3]
 8002ce0:	e7d0      	b.n	8002c84 <_malloc_r+0x20>
 8002ce2:	684b      	ldr	r3, [r1, #4]
 8002ce4:	428c      	cmp	r4, r1
 8002ce6:	bf16      	itet	ne
 8002ce8:	6063      	strne	r3, [r4, #4]
 8002cea:	6013      	streq	r3, [r2, #0]
 8002cec:	460c      	movne	r4, r1
 8002cee:	e7eb      	b.n	8002cc8 <_malloc_r+0x64>
 8002cf0:	460c      	mov	r4, r1
 8002cf2:	6849      	ldr	r1, [r1, #4]
 8002cf4:	e7cc      	b.n	8002c90 <_malloc_r+0x2c>
 8002cf6:	1cc4      	adds	r4, r0, #3
 8002cf8:	f024 0403 	bic.w	r4, r4, #3
 8002cfc:	42a0      	cmp	r0, r4
 8002cfe:	d005      	beq.n	8002d0c <_malloc_r+0xa8>
 8002d00:	1a21      	subs	r1, r4, r0
 8002d02:	4630      	mov	r0, r6
 8002d04:	f000 face 	bl	80032a4 <_sbrk_r>
 8002d08:	3001      	adds	r0, #1
 8002d0a:	d0cf      	beq.n	8002cac <_malloc_r+0x48>
 8002d0c:	6025      	str	r5, [r4, #0]
 8002d0e:	e7db      	b.n	8002cc8 <_malloc_r+0x64>
 8002d10:	20000090 	.word	0x20000090
 8002d14:	20000094 	.word	0x20000094

08002d18 <__sfputc_r>:
 8002d18:	6893      	ldr	r3, [r2, #8]
 8002d1a:	b410      	push	{r4}
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	6093      	str	r3, [r2, #8]
 8002d22:	da07      	bge.n	8002d34 <__sfputc_r+0x1c>
 8002d24:	6994      	ldr	r4, [r2, #24]
 8002d26:	42a3      	cmp	r3, r4
 8002d28:	db01      	blt.n	8002d2e <__sfputc_r+0x16>
 8002d2a:	290a      	cmp	r1, #10
 8002d2c:	d102      	bne.n	8002d34 <__sfputc_r+0x1c>
 8002d2e:	bc10      	pop	{r4}
 8002d30:	f7ff bcae 	b.w	8002690 <__swbuf_r>
 8002d34:	6813      	ldr	r3, [r2, #0]
 8002d36:	1c58      	adds	r0, r3, #1
 8002d38:	6010      	str	r0, [r2, #0]
 8002d3a:	7019      	strb	r1, [r3, #0]
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	bc10      	pop	{r4}
 8002d40:	4770      	bx	lr

08002d42 <__sfputs_r>:
 8002d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d44:	4606      	mov	r6, r0
 8002d46:	460f      	mov	r7, r1
 8002d48:	4614      	mov	r4, r2
 8002d4a:	18d5      	adds	r5, r2, r3
 8002d4c:	42ac      	cmp	r4, r5
 8002d4e:	d101      	bne.n	8002d54 <__sfputs_r+0x12>
 8002d50:	2000      	movs	r0, #0
 8002d52:	e007      	b.n	8002d64 <__sfputs_r+0x22>
 8002d54:	463a      	mov	r2, r7
 8002d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d5a:	4630      	mov	r0, r6
 8002d5c:	f7ff ffdc 	bl	8002d18 <__sfputc_r>
 8002d60:	1c43      	adds	r3, r0, #1
 8002d62:	d1f3      	bne.n	8002d4c <__sfputs_r+0xa>
 8002d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d68 <_vfiprintf_r>:
 8002d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d6c:	460c      	mov	r4, r1
 8002d6e:	b09d      	sub	sp, #116	; 0x74
 8002d70:	4617      	mov	r7, r2
 8002d72:	461d      	mov	r5, r3
 8002d74:	4606      	mov	r6, r0
 8002d76:	b118      	cbz	r0, 8002d80 <_vfiprintf_r+0x18>
 8002d78:	6983      	ldr	r3, [r0, #24]
 8002d7a:	b90b      	cbnz	r3, 8002d80 <_vfiprintf_r+0x18>
 8002d7c:	f7ff fe38 	bl	80029f0 <__sinit>
 8002d80:	4b7c      	ldr	r3, [pc, #496]	; (8002f74 <_vfiprintf_r+0x20c>)
 8002d82:	429c      	cmp	r4, r3
 8002d84:	d158      	bne.n	8002e38 <_vfiprintf_r+0xd0>
 8002d86:	6874      	ldr	r4, [r6, #4]
 8002d88:	89a3      	ldrh	r3, [r4, #12]
 8002d8a:	0718      	lsls	r0, r3, #28
 8002d8c:	d55e      	bpl.n	8002e4c <_vfiprintf_r+0xe4>
 8002d8e:	6923      	ldr	r3, [r4, #16]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d05b      	beq.n	8002e4c <_vfiprintf_r+0xe4>
 8002d94:	2300      	movs	r3, #0
 8002d96:	9309      	str	r3, [sp, #36]	; 0x24
 8002d98:	2320      	movs	r3, #32
 8002d9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d9e:	2330      	movs	r3, #48	; 0x30
 8002da0:	f04f 0b01 	mov.w	fp, #1
 8002da4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002da8:	9503      	str	r5, [sp, #12]
 8002daa:	46b8      	mov	r8, r7
 8002dac:	4645      	mov	r5, r8
 8002dae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002db2:	b10b      	cbz	r3, 8002db8 <_vfiprintf_r+0x50>
 8002db4:	2b25      	cmp	r3, #37	; 0x25
 8002db6:	d154      	bne.n	8002e62 <_vfiprintf_r+0xfa>
 8002db8:	ebb8 0a07 	subs.w	sl, r8, r7
 8002dbc:	d00b      	beq.n	8002dd6 <_vfiprintf_r+0x6e>
 8002dbe:	4653      	mov	r3, sl
 8002dc0:	463a      	mov	r2, r7
 8002dc2:	4621      	mov	r1, r4
 8002dc4:	4630      	mov	r0, r6
 8002dc6:	f7ff ffbc 	bl	8002d42 <__sfputs_r>
 8002dca:	3001      	adds	r0, #1
 8002dcc:	f000 80c2 	beq.w	8002f54 <_vfiprintf_r+0x1ec>
 8002dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dd2:	4453      	add	r3, sl
 8002dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8002dd6:	f898 3000 	ldrb.w	r3, [r8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 80ba 	beq.w	8002f54 <_vfiprintf_r+0x1ec>
 8002de0:	2300      	movs	r3, #0
 8002de2:	f04f 32ff 	mov.w	r2, #4294967295
 8002de6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002dea:	9304      	str	r3, [sp, #16]
 8002dec:	9307      	str	r3, [sp, #28]
 8002dee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002df2:	931a      	str	r3, [sp, #104]	; 0x68
 8002df4:	46a8      	mov	r8, r5
 8002df6:	2205      	movs	r2, #5
 8002df8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002dfc:	485e      	ldr	r0, [pc, #376]	; (8002f78 <_vfiprintf_r+0x210>)
 8002dfe:	f000 fafb 	bl	80033f8 <memchr>
 8002e02:	9b04      	ldr	r3, [sp, #16]
 8002e04:	bb78      	cbnz	r0, 8002e66 <_vfiprintf_r+0xfe>
 8002e06:	06d9      	lsls	r1, r3, #27
 8002e08:	bf44      	itt	mi
 8002e0a:	2220      	movmi	r2, #32
 8002e0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002e10:	071a      	lsls	r2, r3, #28
 8002e12:	bf44      	itt	mi
 8002e14:	222b      	movmi	r2, #43	; 0x2b
 8002e16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002e1a:	782a      	ldrb	r2, [r5, #0]
 8002e1c:	2a2a      	cmp	r2, #42	; 0x2a
 8002e1e:	d02a      	beq.n	8002e76 <_vfiprintf_r+0x10e>
 8002e20:	46a8      	mov	r8, r5
 8002e22:	2000      	movs	r0, #0
 8002e24:	250a      	movs	r5, #10
 8002e26:	9a07      	ldr	r2, [sp, #28]
 8002e28:	4641      	mov	r1, r8
 8002e2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e2e:	3b30      	subs	r3, #48	; 0x30
 8002e30:	2b09      	cmp	r3, #9
 8002e32:	d969      	bls.n	8002f08 <_vfiprintf_r+0x1a0>
 8002e34:	b360      	cbz	r0, 8002e90 <_vfiprintf_r+0x128>
 8002e36:	e024      	b.n	8002e82 <_vfiprintf_r+0x11a>
 8002e38:	4b50      	ldr	r3, [pc, #320]	; (8002f7c <_vfiprintf_r+0x214>)
 8002e3a:	429c      	cmp	r4, r3
 8002e3c:	d101      	bne.n	8002e42 <_vfiprintf_r+0xda>
 8002e3e:	68b4      	ldr	r4, [r6, #8]
 8002e40:	e7a2      	b.n	8002d88 <_vfiprintf_r+0x20>
 8002e42:	4b4f      	ldr	r3, [pc, #316]	; (8002f80 <_vfiprintf_r+0x218>)
 8002e44:	429c      	cmp	r4, r3
 8002e46:	bf08      	it	eq
 8002e48:	68f4      	ldreq	r4, [r6, #12]
 8002e4a:	e79d      	b.n	8002d88 <_vfiprintf_r+0x20>
 8002e4c:	4621      	mov	r1, r4
 8002e4e:	4630      	mov	r0, r6
 8002e50:	f7ff fc70 	bl	8002734 <__swsetup_r>
 8002e54:	2800      	cmp	r0, #0
 8002e56:	d09d      	beq.n	8002d94 <_vfiprintf_r+0x2c>
 8002e58:	f04f 30ff 	mov.w	r0, #4294967295
 8002e5c:	b01d      	add	sp, #116	; 0x74
 8002e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e62:	46a8      	mov	r8, r5
 8002e64:	e7a2      	b.n	8002dac <_vfiprintf_r+0x44>
 8002e66:	4a44      	ldr	r2, [pc, #272]	; (8002f78 <_vfiprintf_r+0x210>)
 8002e68:	4645      	mov	r5, r8
 8002e6a:	1a80      	subs	r0, r0, r2
 8002e6c:	fa0b f000 	lsl.w	r0, fp, r0
 8002e70:	4318      	orrs	r0, r3
 8002e72:	9004      	str	r0, [sp, #16]
 8002e74:	e7be      	b.n	8002df4 <_vfiprintf_r+0x8c>
 8002e76:	9a03      	ldr	r2, [sp, #12]
 8002e78:	1d11      	adds	r1, r2, #4
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	9103      	str	r1, [sp, #12]
 8002e7e:	2a00      	cmp	r2, #0
 8002e80:	db01      	blt.n	8002e86 <_vfiprintf_r+0x11e>
 8002e82:	9207      	str	r2, [sp, #28]
 8002e84:	e004      	b.n	8002e90 <_vfiprintf_r+0x128>
 8002e86:	4252      	negs	r2, r2
 8002e88:	f043 0302 	orr.w	r3, r3, #2
 8002e8c:	9207      	str	r2, [sp, #28]
 8002e8e:	9304      	str	r3, [sp, #16]
 8002e90:	f898 3000 	ldrb.w	r3, [r8]
 8002e94:	2b2e      	cmp	r3, #46	; 0x2e
 8002e96:	d10e      	bne.n	8002eb6 <_vfiprintf_r+0x14e>
 8002e98:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002e9c:	2b2a      	cmp	r3, #42	; 0x2a
 8002e9e:	d138      	bne.n	8002f12 <_vfiprintf_r+0x1aa>
 8002ea0:	9b03      	ldr	r3, [sp, #12]
 8002ea2:	f108 0802 	add.w	r8, r8, #2
 8002ea6:	1d1a      	adds	r2, r3, #4
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	9203      	str	r2, [sp, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	bfb8      	it	lt
 8002eb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002eb4:	9305      	str	r3, [sp, #20]
 8002eb6:	4d33      	ldr	r5, [pc, #204]	; (8002f84 <_vfiprintf_r+0x21c>)
 8002eb8:	2203      	movs	r2, #3
 8002eba:	f898 1000 	ldrb.w	r1, [r8]
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	f000 fa9a 	bl	80033f8 <memchr>
 8002ec4:	b140      	cbz	r0, 8002ed8 <_vfiprintf_r+0x170>
 8002ec6:	2340      	movs	r3, #64	; 0x40
 8002ec8:	1b40      	subs	r0, r0, r5
 8002eca:	fa03 f000 	lsl.w	r0, r3, r0
 8002ece:	9b04      	ldr	r3, [sp, #16]
 8002ed0:	f108 0801 	add.w	r8, r8, #1
 8002ed4:	4303      	orrs	r3, r0
 8002ed6:	9304      	str	r3, [sp, #16]
 8002ed8:	f898 1000 	ldrb.w	r1, [r8]
 8002edc:	2206      	movs	r2, #6
 8002ede:	482a      	ldr	r0, [pc, #168]	; (8002f88 <_vfiprintf_r+0x220>)
 8002ee0:	f108 0701 	add.w	r7, r8, #1
 8002ee4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ee8:	f000 fa86 	bl	80033f8 <memchr>
 8002eec:	2800      	cmp	r0, #0
 8002eee:	d037      	beq.n	8002f60 <_vfiprintf_r+0x1f8>
 8002ef0:	4b26      	ldr	r3, [pc, #152]	; (8002f8c <_vfiprintf_r+0x224>)
 8002ef2:	bb1b      	cbnz	r3, 8002f3c <_vfiprintf_r+0x1d4>
 8002ef4:	9b03      	ldr	r3, [sp, #12]
 8002ef6:	3307      	adds	r3, #7
 8002ef8:	f023 0307 	bic.w	r3, r3, #7
 8002efc:	3308      	adds	r3, #8
 8002efe:	9303      	str	r3, [sp, #12]
 8002f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f02:	444b      	add	r3, r9
 8002f04:	9309      	str	r3, [sp, #36]	; 0x24
 8002f06:	e750      	b.n	8002daa <_vfiprintf_r+0x42>
 8002f08:	fb05 3202 	mla	r2, r5, r2, r3
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	4688      	mov	r8, r1
 8002f10:	e78a      	b.n	8002e28 <_vfiprintf_r+0xc0>
 8002f12:	2300      	movs	r3, #0
 8002f14:	250a      	movs	r5, #10
 8002f16:	4619      	mov	r1, r3
 8002f18:	f108 0801 	add.w	r8, r8, #1
 8002f1c:	9305      	str	r3, [sp, #20]
 8002f1e:	4640      	mov	r0, r8
 8002f20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f24:	3a30      	subs	r2, #48	; 0x30
 8002f26:	2a09      	cmp	r2, #9
 8002f28:	d903      	bls.n	8002f32 <_vfiprintf_r+0x1ca>
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d0c3      	beq.n	8002eb6 <_vfiprintf_r+0x14e>
 8002f2e:	9105      	str	r1, [sp, #20]
 8002f30:	e7c1      	b.n	8002eb6 <_vfiprintf_r+0x14e>
 8002f32:	fb05 2101 	mla	r1, r5, r1, r2
 8002f36:	2301      	movs	r3, #1
 8002f38:	4680      	mov	r8, r0
 8002f3a:	e7f0      	b.n	8002f1e <_vfiprintf_r+0x1b6>
 8002f3c:	ab03      	add	r3, sp, #12
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	4622      	mov	r2, r4
 8002f42:	4b13      	ldr	r3, [pc, #76]	; (8002f90 <_vfiprintf_r+0x228>)
 8002f44:	a904      	add	r1, sp, #16
 8002f46:	4630      	mov	r0, r6
 8002f48:	f3af 8000 	nop.w
 8002f4c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002f50:	4681      	mov	r9, r0
 8002f52:	d1d5      	bne.n	8002f00 <_vfiprintf_r+0x198>
 8002f54:	89a3      	ldrh	r3, [r4, #12]
 8002f56:	065b      	lsls	r3, r3, #25
 8002f58:	f53f af7e 	bmi.w	8002e58 <_vfiprintf_r+0xf0>
 8002f5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f5e:	e77d      	b.n	8002e5c <_vfiprintf_r+0xf4>
 8002f60:	ab03      	add	r3, sp, #12
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	4622      	mov	r2, r4
 8002f66:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <_vfiprintf_r+0x228>)
 8002f68:	a904      	add	r1, sp, #16
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	f000 f888 	bl	8003080 <_printf_i>
 8002f70:	e7ec      	b.n	8002f4c <_vfiprintf_r+0x1e4>
 8002f72:	bf00      	nop
 8002f74:	08003578 	.word	0x08003578
 8002f78:	080035b8 	.word	0x080035b8
 8002f7c:	08003598 	.word	0x08003598
 8002f80:	08003558 	.word	0x08003558
 8002f84:	080035be 	.word	0x080035be
 8002f88:	080035c2 	.word	0x080035c2
 8002f8c:	00000000 	.word	0x00000000
 8002f90:	08002d43 	.word	0x08002d43

08002f94 <_printf_common>:
 8002f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f98:	4691      	mov	r9, r2
 8002f9a:	461f      	mov	r7, r3
 8002f9c:	688a      	ldr	r2, [r1, #8]
 8002f9e:	690b      	ldr	r3, [r1, #16]
 8002fa0:	4606      	mov	r6, r0
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	bfb8      	it	lt
 8002fa6:	4613      	movlt	r3, r2
 8002fa8:	f8c9 3000 	str.w	r3, [r9]
 8002fac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fb0:	460c      	mov	r4, r1
 8002fb2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002fb6:	b112      	cbz	r2, 8002fbe <_printf_common+0x2a>
 8002fb8:	3301      	adds	r3, #1
 8002fba:	f8c9 3000 	str.w	r3, [r9]
 8002fbe:	6823      	ldr	r3, [r4, #0]
 8002fc0:	0699      	lsls	r1, r3, #26
 8002fc2:	bf42      	ittt	mi
 8002fc4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002fc8:	3302      	addmi	r3, #2
 8002fca:	f8c9 3000 	strmi.w	r3, [r9]
 8002fce:	6825      	ldr	r5, [r4, #0]
 8002fd0:	f015 0506 	ands.w	r5, r5, #6
 8002fd4:	d107      	bne.n	8002fe6 <_printf_common+0x52>
 8002fd6:	f104 0a19 	add.w	sl, r4, #25
 8002fda:	68e3      	ldr	r3, [r4, #12]
 8002fdc:	f8d9 2000 	ldr.w	r2, [r9]
 8002fe0:	1a9b      	subs	r3, r3, r2
 8002fe2:	42ab      	cmp	r3, r5
 8002fe4:	dc29      	bgt.n	800303a <_printf_common+0xa6>
 8002fe6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002fea:	6822      	ldr	r2, [r4, #0]
 8002fec:	3300      	adds	r3, #0
 8002fee:	bf18      	it	ne
 8002ff0:	2301      	movne	r3, #1
 8002ff2:	0692      	lsls	r2, r2, #26
 8002ff4:	d42e      	bmi.n	8003054 <_printf_common+0xc0>
 8002ff6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ffa:	4639      	mov	r1, r7
 8002ffc:	4630      	mov	r0, r6
 8002ffe:	47c0      	blx	r8
 8003000:	3001      	adds	r0, #1
 8003002:	d021      	beq.n	8003048 <_printf_common+0xb4>
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	68e5      	ldr	r5, [r4, #12]
 8003008:	f003 0306 	and.w	r3, r3, #6
 800300c:	2b04      	cmp	r3, #4
 800300e:	bf18      	it	ne
 8003010:	2500      	movne	r5, #0
 8003012:	f8d9 2000 	ldr.w	r2, [r9]
 8003016:	f04f 0900 	mov.w	r9, #0
 800301a:	bf08      	it	eq
 800301c:	1aad      	subeq	r5, r5, r2
 800301e:	68a3      	ldr	r3, [r4, #8]
 8003020:	6922      	ldr	r2, [r4, #16]
 8003022:	bf08      	it	eq
 8003024:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003028:	4293      	cmp	r3, r2
 800302a:	bfc4      	itt	gt
 800302c:	1a9b      	subgt	r3, r3, r2
 800302e:	18ed      	addgt	r5, r5, r3
 8003030:	341a      	adds	r4, #26
 8003032:	454d      	cmp	r5, r9
 8003034:	d11a      	bne.n	800306c <_printf_common+0xd8>
 8003036:	2000      	movs	r0, #0
 8003038:	e008      	b.n	800304c <_printf_common+0xb8>
 800303a:	2301      	movs	r3, #1
 800303c:	4652      	mov	r2, sl
 800303e:	4639      	mov	r1, r7
 8003040:	4630      	mov	r0, r6
 8003042:	47c0      	blx	r8
 8003044:	3001      	adds	r0, #1
 8003046:	d103      	bne.n	8003050 <_printf_common+0xbc>
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003050:	3501      	adds	r5, #1
 8003052:	e7c2      	b.n	8002fda <_printf_common+0x46>
 8003054:	2030      	movs	r0, #48	; 0x30
 8003056:	18e1      	adds	r1, r4, r3
 8003058:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800305c:	1c5a      	adds	r2, r3, #1
 800305e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003062:	4422      	add	r2, r4
 8003064:	3302      	adds	r3, #2
 8003066:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800306a:	e7c4      	b.n	8002ff6 <_printf_common+0x62>
 800306c:	2301      	movs	r3, #1
 800306e:	4622      	mov	r2, r4
 8003070:	4639      	mov	r1, r7
 8003072:	4630      	mov	r0, r6
 8003074:	47c0      	blx	r8
 8003076:	3001      	adds	r0, #1
 8003078:	d0e6      	beq.n	8003048 <_printf_common+0xb4>
 800307a:	f109 0901 	add.w	r9, r9, #1
 800307e:	e7d8      	b.n	8003032 <_printf_common+0x9e>

08003080 <_printf_i>:
 8003080:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003084:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003088:	460c      	mov	r4, r1
 800308a:	7e09      	ldrb	r1, [r1, #24]
 800308c:	b085      	sub	sp, #20
 800308e:	296e      	cmp	r1, #110	; 0x6e
 8003090:	4617      	mov	r7, r2
 8003092:	4606      	mov	r6, r0
 8003094:	4698      	mov	r8, r3
 8003096:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003098:	f000 80b3 	beq.w	8003202 <_printf_i+0x182>
 800309c:	d822      	bhi.n	80030e4 <_printf_i+0x64>
 800309e:	2963      	cmp	r1, #99	; 0x63
 80030a0:	d036      	beq.n	8003110 <_printf_i+0x90>
 80030a2:	d80a      	bhi.n	80030ba <_printf_i+0x3a>
 80030a4:	2900      	cmp	r1, #0
 80030a6:	f000 80b9 	beq.w	800321c <_printf_i+0x19c>
 80030aa:	2958      	cmp	r1, #88	; 0x58
 80030ac:	f000 8083 	beq.w	80031b6 <_printf_i+0x136>
 80030b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80030b8:	e032      	b.n	8003120 <_printf_i+0xa0>
 80030ba:	2964      	cmp	r1, #100	; 0x64
 80030bc:	d001      	beq.n	80030c2 <_printf_i+0x42>
 80030be:	2969      	cmp	r1, #105	; 0x69
 80030c0:	d1f6      	bne.n	80030b0 <_printf_i+0x30>
 80030c2:	6820      	ldr	r0, [r4, #0]
 80030c4:	6813      	ldr	r3, [r2, #0]
 80030c6:	0605      	lsls	r5, r0, #24
 80030c8:	f103 0104 	add.w	r1, r3, #4
 80030cc:	d52a      	bpl.n	8003124 <_printf_i+0xa4>
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6011      	str	r1, [r2, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	da03      	bge.n	80030de <_printf_i+0x5e>
 80030d6:	222d      	movs	r2, #45	; 0x2d
 80030d8:	425b      	negs	r3, r3
 80030da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80030de:	486f      	ldr	r0, [pc, #444]	; (800329c <_printf_i+0x21c>)
 80030e0:	220a      	movs	r2, #10
 80030e2:	e039      	b.n	8003158 <_printf_i+0xd8>
 80030e4:	2973      	cmp	r1, #115	; 0x73
 80030e6:	f000 809d 	beq.w	8003224 <_printf_i+0x1a4>
 80030ea:	d808      	bhi.n	80030fe <_printf_i+0x7e>
 80030ec:	296f      	cmp	r1, #111	; 0x6f
 80030ee:	d020      	beq.n	8003132 <_printf_i+0xb2>
 80030f0:	2970      	cmp	r1, #112	; 0x70
 80030f2:	d1dd      	bne.n	80030b0 <_printf_i+0x30>
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	f043 0320 	orr.w	r3, r3, #32
 80030fa:	6023      	str	r3, [r4, #0]
 80030fc:	e003      	b.n	8003106 <_printf_i+0x86>
 80030fe:	2975      	cmp	r1, #117	; 0x75
 8003100:	d017      	beq.n	8003132 <_printf_i+0xb2>
 8003102:	2978      	cmp	r1, #120	; 0x78
 8003104:	d1d4      	bne.n	80030b0 <_printf_i+0x30>
 8003106:	2378      	movs	r3, #120	; 0x78
 8003108:	4865      	ldr	r0, [pc, #404]	; (80032a0 <_printf_i+0x220>)
 800310a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800310e:	e055      	b.n	80031bc <_printf_i+0x13c>
 8003110:	6813      	ldr	r3, [r2, #0]
 8003112:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003116:	1d19      	adds	r1, r3, #4
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6011      	str	r1, [r2, #0]
 800311c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003120:	2301      	movs	r3, #1
 8003122:	e08c      	b.n	800323e <_printf_i+0x1be>
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f010 0f40 	tst.w	r0, #64	; 0x40
 800312a:	6011      	str	r1, [r2, #0]
 800312c:	bf18      	it	ne
 800312e:	b21b      	sxthne	r3, r3
 8003130:	e7cf      	b.n	80030d2 <_printf_i+0x52>
 8003132:	6813      	ldr	r3, [r2, #0]
 8003134:	6825      	ldr	r5, [r4, #0]
 8003136:	1d18      	adds	r0, r3, #4
 8003138:	6010      	str	r0, [r2, #0]
 800313a:	0628      	lsls	r0, r5, #24
 800313c:	d501      	bpl.n	8003142 <_printf_i+0xc2>
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	e002      	b.n	8003148 <_printf_i+0xc8>
 8003142:	0668      	lsls	r0, r5, #25
 8003144:	d5fb      	bpl.n	800313e <_printf_i+0xbe>
 8003146:	881b      	ldrh	r3, [r3, #0]
 8003148:	296f      	cmp	r1, #111	; 0x6f
 800314a:	bf14      	ite	ne
 800314c:	220a      	movne	r2, #10
 800314e:	2208      	moveq	r2, #8
 8003150:	4852      	ldr	r0, [pc, #328]	; (800329c <_printf_i+0x21c>)
 8003152:	2100      	movs	r1, #0
 8003154:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003158:	6865      	ldr	r5, [r4, #4]
 800315a:	2d00      	cmp	r5, #0
 800315c:	60a5      	str	r5, [r4, #8]
 800315e:	f2c0 8095 	blt.w	800328c <_printf_i+0x20c>
 8003162:	6821      	ldr	r1, [r4, #0]
 8003164:	f021 0104 	bic.w	r1, r1, #4
 8003168:	6021      	str	r1, [r4, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d13d      	bne.n	80031ea <_printf_i+0x16a>
 800316e:	2d00      	cmp	r5, #0
 8003170:	f040 808e 	bne.w	8003290 <_printf_i+0x210>
 8003174:	4665      	mov	r5, ip
 8003176:	2a08      	cmp	r2, #8
 8003178:	d10b      	bne.n	8003192 <_printf_i+0x112>
 800317a:	6823      	ldr	r3, [r4, #0]
 800317c:	07db      	lsls	r3, r3, #31
 800317e:	d508      	bpl.n	8003192 <_printf_i+0x112>
 8003180:	6923      	ldr	r3, [r4, #16]
 8003182:	6862      	ldr	r2, [r4, #4]
 8003184:	429a      	cmp	r2, r3
 8003186:	bfde      	ittt	le
 8003188:	2330      	movle	r3, #48	; 0x30
 800318a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800318e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003192:	ebac 0305 	sub.w	r3, ip, r5
 8003196:	6123      	str	r3, [r4, #16]
 8003198:	f8cd 8000 	str.w	r8, [sp]
 800319c:	463b      	mov	r3, r7
 800319e:	aa03      	add	r2, sp, #12
 80031a0:	4621      	mov	r1, r4
 80031a2:	4630      	mov	r0, r6
 80031a4:	f7ff fef6 	bl	8002f94 <_printf_common>
 80031a8:	3001      	adds	r0, #1
 80031aa:	d14d      	bne.n	8003248 <_printf_i+0x1c8>
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	b005      	add	sp, #20
 80031b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80031b6:	4839      	ldr	r0, [pc, #228]	; (800329c <_printf_i+0x21c>)
 80031b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80031bc:	6813      	ldr	r3, [r2, #0]
 80031be:	6821      	ldr	r1, [r4, #0]
 80031c0:	1d1d      	adds	r5, r3, #4
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6015      	str	r5, [r2, #0]
 80031c6:	060a      	lsls	r2, r1, #24
 80031c8:	d50b      	bpl.n	80031e2 <_printf_i+0x162>
 80031ca:	07ca      	lsls	r2, r1, #31
 80031cc:	bf44      	itt	mi
 80031ce:	f041 0120 	orrmi.w	r1, r1, #32
 80031d2:	6021      	strmi	r1, [r4, #0]
 80031d4:	b91b      	cbnz	r3, 80031de <_printf_i+0x15e>
 80031d6:	6822      	ldr	r2, [r4, #0]
 80031d8:	f022 0220 	bic.w	r2, r2, #32
 80031dc:	6022      	str	r2, [r4, #0]
 80031de:	2210      	movs	r2, #16
 80031e0:	e7b7      	b.n	8003152 <_printf_i+0xd2>
 80031e2:	064d      	lsls	r5, r1, #25
 80031e4:	bf48      	it	mi
 80031e6:	b29b      	uxthmi	r3, r3
 80031e8:	e7ef      	b.n	80031ca <_printf_i+0x14a>
 80031ea:	4665      	mov	r5, ip
 80031ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80031f0:	fb02 3311 	mls	r3, r2, r1, r3
 80031f4:	5cc3      	ldrb	r3, [r0, r3]
 80031f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80031fa:	460b      	mov	r3, r1
 80031fc:	2900      	cmp	r1, #0
 80031fe:	d1f5      	bne.n	80031ec <_printf_i+0x16c>
 8003200:	e7b9      	b.n	8003176 <_printf_i+0xf6>
 8003202:	6813      	ldr	r3, [r2, #0]
 8003204:	6825      	ldr	r5, [r4, #0]
 8003206:	1d18      	adds	r0, r3, #4
 8003208:	6961      	ldr	r1, [r4, #20]
 800320a:	6010      	str	r0, [r2, #0]
 800320c:	0628      	lsls	r0, r5, #24
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	d501      	bpl.n	8003216 <_printf_i+0x196>
 8003212:	6019      	str	r1, [r3, #0]
 8003214:	e002      	b.n	800321c <_printf_i+0x19c>
 8003216:	066a      	lsls	r2, r5, #25
 8003218:	d5fb      	bpl.n	8003212 <_printf_i+0x192>
 800321a:	8019      	strh	r1, [r3, #0]
 800321c:	2300      	movs	r3, #0
 800321e:	4665      	mov	r5, ip
 8003220:	6123      	str	r3, [r4, #16]
 8003222:	e7b9      	b.n	8003198 <_printf_i+0x118>
 8003224:	6813      	ldr	r3, [r2, #0]
 8003226:	1d19      	adds	r1, r3, #4
 8003228:	6011      	str	r1, [r2, #0]
 800322a:	681d      	ldr	r5, [r3, #0]
 800322c:	6862      	ldr	r2, [r4, #4]
 800322e:	2100      	movs	r1, #0
 8003230:	4628      	mov	r0, r5
 8003232:	f000 f8e1 	bl	80033f8 <memchr>
 8003236:	b108      	cbz	r0, 800323c <_printf_i+0x1bc>
 8003238:	1b40      	subs	r0, r0, r5
 800323a:	6060      	str	r0, [r4, #4]
 800323c:	6863      	ldr	r3, [r4, #4]
 800323e:	6123      	str	r3, [r4, #16]
 8003240:	2300      	movs	r3, #0
 8003242:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003246:	e7a7      	b.n	8003198 <_printf_i+0x118>
 8003248:	6923      	ldr	r3, [r4, #16]
 800324a:	462a      	mov	r2, r5
 800324c:	4639      	mov	r1, r7
 800324e:	4630      	mov	r0, r6
 8003250:	47c0      	blx	r8
 8003252:	3001      	adds	r0, #1
 8003254:	d0aa      	beq.n	80031ac <_printf_i+0x12c>
 8003256:	6823      	ldr	r3, [r4, #0]
 8003258:	079b      	lsls	r3, r3, #30
 800325a:	d413      	bmi.n	8003284 <_printf_i+0x204>
 800325c:	68e0      	ldr	r0, [r4, #12]
 800325e:	9b03      	ldr	r3, [sp, #12]
 8003260:	4298      	cmp	r0, r3
 8003262:	bfb8      	it	lt
 8003264:	4618      	movlt	r0, r3
 8003266:	e7a3      	b.n	80031b0 <_printf_i+0x130>
 8003268:	2301      	movs	r3, #1
 800326a:	464a      	mov	r2, r9
 800326c:	4639      	mov	r1, r7
 800326e:	4630      	mov	r0, r6
 8003270:	47c0      	blx	r8
 8003272:	3001      	adds	r0, #1
 8003274:	d09a      	beq.n	80031ac <_printf_i+0x12c>
 8003276:	3501      	adds	r5, #1
 8003278:	68e3      	ldr	r3, [r4, #12]
 800327a:	9a03      	ldr	r2, [sp, #12]
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	42ab      	cmp	r3, r5
 8003280:	dcf2      	bgt.n	8003268 <_printf_i+0x1e8>
 8003282:	e7eb      	b.n	800325c <_printf_i+0x1dc>
 8003284:	2500      	movs	r5, #0
 8003286:	f104 0919 	add.w	r9, r4, #25
 800328a:	e7f5      	b.n	8003278 <_printf_i+0x1f8>
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1ac      	bne.n	80031ea <_printf_i+0x16a>
 8003290:	7803      	ldrb	r3, [r0, #0]
 8003292:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003296:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800329a:	e76c      	b.n	8003176 <_printf_i+0xf6>
 800329c:	080035c9 	.word	0x080035c9
 80032a0:	080035da 	.word	0x080035da

080032a4 <_sbrk_r>:
 80032a4:	b538      	push	{r3, r4, r5, lr}
 80032a6:	2300      	movs	r3, #0
 80032a8:	4c05      	ldr	r4, [pc, #20]	; (80032c0 <_sbrk_r+0x1c>)
 80032aa:	4605      	mov	r5, r0
 80032ac:	4608      	mov	r0, r1
 80032ae:	6023      	str	r3, [r4, #0]
 80032b0:	f7fd fbda 	bl	8000a68 <_sbrk>
 80032b4:	1c43      	adds	r3, r0, #1
 80032b6:	d102      	bne.n	80032be <_sbrk_r+0x1a>
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	b103      	cbz	r3, 80032be <_sbrk_r+0x1a>
 80032bc:	602b      	str	r3, [r5, #0]
 80032be:	bd38      	pop	{r3, r4, r5, pc}
 80032c0:	20000198 	.word	0x20000198

080032c4 <__sread>:
 80032c4:	b510      	push	{r4, lr}
 80032c6:	460c      	mov	r4, r1
 80032c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032cc:	f000 f8a4 	bl	8003418 <_read_r>
 80032d0:	2800      	cmp	r0, #0
 80032d2:	bfab      	itete	ge
 80032d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80032d6:	89a3      	ldrhlt	r3, [r4, #12]
 80032d8:	181b      	addge	r3, r3, r0
 80032da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80032de:	bfac      	ite	ge
 80032e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80032e2:	81a3      	strhlt	r3, [r4, #12]
 80032e4:	bd10      	pop	{r4, pc}

080032e6 <__swrite>:
 80032e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ea:	461f      	mov	r7, r3
 80032ec:	898b      	ldrh	r3, [r1, #12]
 80032ee:	4605      	mov	r5, r0
 80032f0:	05db      	lsls	r3, r3, #23
 80032f2:	460c      	mov	r4, r1
 80032f4:	4616      	mov	r6, r2
 80032f6:	d505      	bpl.n	8003304 <__swrite+0x1e>
 80032f8:	2302      	movs	r3, #2
 80032fa:	2200      	movs	r2, #0
 80032fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003300:	f000 f868 	bl	80033d4 <_lseek_r>
 8003304:	89a3      	ldrh	r3, [r4, #12]
 8003306:	4632      	mov	r2, r6
 8003308:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800330c:	81a3      	strh	r3, [r4, #12]
 800330e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003312:	463b      	mov	r3, r7
 8003314:	4628      	mov	r0, r5
 8003316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800331a:	f000 b817 	b.w	800334c <_write_r>

0800331e <__sseek>:
 800331e:	b510      	push	{r4, lr}
 8003320:	460c      	mov	r4, r1
 8003322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003326:	f000 f855 	bl	80033d4 <_lseek_r>
 800332a:	1c43      	adds	r3, r0, #1
 800332c:	89a3      	ldrh	r3, [r4, #12]
 800332e:	bf15      	itete	ne
 8003330:	6560      	strne	r0, [r4, #84]	; 0x54
 8003332:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003336:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800333a:	81a3      	strheq	r3, [r4, #12]
 800333c:	bf18      	it	ne
 800333e:	81a3      	strhne	r3, [r4, #12]
 8003340:	bd10      	pop	{r4, pc}

08003342 <__sclose>:
 8003342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003346:	f000 b813 	b.w	8003370 <_close_r>
	...

0800334c <_write_r>:
 800334c:	b538      	push	{r3, r4, r5, lr}
 800334e:	4605      	mov	r5, r0
 8003350:	4608      	mov	r0, r1
 8003352:	4611      	mov	r1, r2
 8003354:	2200      	movs	r2, #0
 8003356:	4c05      	ldr	r4, [pc, #20]	; (800336c <_write_r+0x20>)
 8003358:	6022      	str	r2, [r4, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	f7fd fb37 	bl	80009ce <_write>
 8003360:	1c43      	adds	r3, r0, #1
 8003362:	d102      	bne.n	800336a <_write_r+0x1e>
 8003364:	6823      	ldr	r3, [r4, #0]
 8003366:	b103      	cbz	r3, 800336a <_write_r+0x1e>
 8003368:	602b      	str	r3, [r5, #0]
 800336a:	bd38      	pop	{r3, r4, r5, pc}
 800336c:	20000198 	.word	0x20000198

08003370 <_close_r>:
 8003370:	b538      	push	{r3, r4, r5, lr}
 8003372:	2300      	movs	r3, #0
 8003374:	4c05      	ldr	r4, [pc, #20]	; (800338c <_close_r+0x1c>)
 8003376:	4605      	mov	r5, r0
 8003378:	4608      	mov	r0, r1
 800337a:	6023      	str	r3, [r4, #0]
 800337c:	f7fd fb43 	bl	8000a06 <_close>
 8003380:	1c43      	adds	r3, r0, #1
 8003382:	d102      	bne.n	800338a <_close_r+0x1a>
 8003384:	6823      	ldr	r3, [r4, #0]
 8003386:	b103      	cbz	r3, 800338a <_close_r+0x1a>
 8003388:	602b      	str	r3, [r5, #0]
 800338a:	bd38      	pop	{r3, r4, r5, pc}
 800338c:	20000198 	.word	0x20000198

08003390 <_fstat_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	2300      	movs	r3, #0
 8003394:	4c06      	ldr	r4, [pc, #24]	; (80033b0 <_fstat_r+0x20>)
 8003396:	4605      	mov	r5, r0
 8003398:	4608      	mov	r0, r1
 800339a:	4611      	mov	r1, r2
 800339c:	6023      	str	r3, [r4, #0]
 800339e:	f7fd fb3d 	bl	8000a1c <_fstat>
 80033a2:	1c43      	adds	r3, r0, #1
 80033a4:	d102      	bne.n	80033ac <_fstat_r+0x1c>
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	b103      	cbz	r3, 80033ac <_fstat_r+0x1c>
 80033aa:	602b      	str	r3, [r5, #0]
 80033ac:	bd38      	pop	{r3, r4, r5, pc}
 80033ae:	bf00      	nop
 80033b0:	20000198 	.word	0x20000198

080033b4 <_isatty_r>:
 80033b4:	b538      	push	{r3, r4, r5, lr}
 80033b6:	2300      	movs	r3, #0
 80033b8:	4c05      	ldr	r4, [pc, #20]	; (80033d0 <_isatty_r+0x1c>)
 80033ba:	4605      	mov	r5, r0
 80033bc:	4608      	mov	r0, r1
 80033be:	6023      	str	r3, [r4, #0]
 80033c0:	f7fd fb3b 	bl	8000a3a <_isatty>
 80033c4:	1c43      	adds	r3, r0, #1
 80033c6:	d102      	bne.n	80033ce <_isatty_r+0x1a>
 80033c8:	6823      	ldr	r3, [r4, #0]
 80033ca:	b103      	cbz	r3, 80033ce <_isatty_r+0x1a>
 80033cc:	602b      	str	r3, [r5, #0]
 80033ce:	bd38      	pop	{r3, r4, r5, pc}
 80033d0:	20000198 	.word	0x20000198

080033d4 <_lseek_r>:
 80033d4:	b538      	push	{r3, r4, r5, lr}
 80033d6:	4605      	mov	r5, r0
 80033d8:	4608      	mov	r0, r1
 80033da:	4611      	mov	r1, r2
 80033dc:	2200      	movs	r2, #0
 80033de:	4c05      	ldr	r4, [pc, #20]	; (80033f4 <_lseek_r+0x20>)
 80033e0:	6022      	str	r2, [r4, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	f7fd fb33 	bl	8000a4e <_lseek>
 80033e8:	1c43      	adds	r3, r0, #1
 80033ea:	d102      	bne.n	80033f2 <_lseek_r+0x1e>
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	b103      	cbz	r3, 80033f2 <_lseek_r+0x1e>
 80033f0:	602b      	str	r3, [r5, #0]
 80033f2:	bd38      	pop	{r3, r4, r5, pc}
 80033f4:	20000198 	.word	0x20000198

080033f8 <memchr>:
 80033f8:	b510      	push	{r4, lr}
 80033fa:	b2c9      	uxtb	r1, r1
 80033fc:	4402      	add	r2, r0
 80033fe:	4290      	cmp	r0, r2
 8003400:	4603      	mov	r3, r0
 8003402:	d101      	bne.n	8003408 <memchr+0x10>
 8003404:	2300      	movs	r3, #0
 8003406:	e003      	b.n	8003410 <memchr+0x18>
 8003408:	781c      	ldrb	r4, [r3, #0]
 800340a:	3001      	adds	r0, #1
 800340c:	428c      	cmp	r4, r1
 800340e:	d1f6      	bne.n	80033fe <memchr+0x6>
 8003410:	4618      	mov	r0, r3
 8003412:	bd10      	pop	{r4, pc}

08003414 <__malloc_lock>:
 8003414:	4770      	bx	lr

08003416 <__malloc_unlock>:
 8003416:	4770      	bx	lr

08003418 <_read_r>:
 8003418:	b538      	push	{r3, r4, r5, lr}
 800341a:	4605      	mov	r5, r0
 800341c:	4608      	mov	r0, r1
 800341e:	4611      	mov	r1, r2
 8003420:	2200      	movs	r2, #0
 8003422:	4c05      	ldr	r4, [pc, #20]	; (8003438 <_read_r+0x20>)
 8003424:	6022      	str	r2, [r4, #0]
 8003426:	461a      	mov	r2, r3
 8003428:	f7fd fab4 	bl	8000994 <_read>
 800342c:	1c43      	adds	r3, r0, #1
 800342e:	d102      	bne.n	8003436 <_read_r+0x1e>
 8003430:	6823      	ldr	r3, [r4, #0]
 8003432:	b103      	cbz	r3, 8003436 <_read_r+0x1e>
 8003434:	602b      	str	r3, [r5, #0]
 8003436:	bd38      	pop	{r3, r4, r5, pc}
 8003438:	20000198 	.word	0x20000198

0800343c <_init>:
 800343c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800343e:	bf00      	nop
 8003440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003442:	bc08      	pop	{r3}
 8003444:	469e      	mov	lr, r3
 8003446:	4770      	bx	lr

08003448 <_fini>:
 8003448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344a:	bf00      	nop
 800344c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800344e:	bc08      	pop	{r3}
 8003450:	469e      	mov	lr, r3
 8003452:	4770      	bx	lr
