# UART_verification_SV
systemverilog design and testbench of UART protocol
