EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TLV5616CD
#
DEF TLV5616CD U 0 40 Y Y 1 L N
F0 "U" -211 659 50 H V L BNN
F1 "TLV5616CD" -185 -962 50 H V L BNN
F2 "SOIC127P600X175-8N" 0 0 50 H I L BNN
F3 "Texas Instruments" 0 0 50 H I L BNN
F4 "12-Bit, 3 us DAC, Serial Input, Pgrmable Settling Time/Power Consump., Voltage O/P ange=2x V ef. 8-SOIC 0 to 70" 0 0 50 H I L BNN
F5 "TLV5616CD" 0 0 50 H I L BNN
F6 "None" 0 0 50 H I L BNN
F7 "Unavailable" 0 0 50 H I L BNN
F8 "SOIC-8 Texas Instruments" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 500 -500 -800 N
P 2 0 0 16 -500 -800 500 -800 N
P 2 0 0 16 500 -800 500 500 N
P 2 0 0 16 500 500 -500 500 N
X VDD 8 -700 300 200 R 40 40 0 0 W 
X DIN 1 -700 100 200 R 40 40 0 0 I 
X REFIN 6 -700 0 200 R 40 40 0 0 I 
X SCLK 2 -700 -100 200 R 40 40 0 0 I 
X ~CS 3 -700 -300 200 R 40 40 0 0 I 
X FS 4 -700 -400 200 R 40 40 0 0 I 
X AGND 5 -700 -600 200 R 40 40 0 0 P 
X OUT 7 700 300 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library