 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Fri Aug 28 07:08:23 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:       13.6537
  Critical Path Slack:        -5.1537
  Critical Path Clk Period:   10.0000
  Total Negative Slack:      -15.0839
  No. of Violating Paths:      5.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        6.2972
  Critical Path Slack:        -1.6791
  Critical Path Clk Period:   20.0000
  Total Negative Slack:      -50.9672
  No. of Violating Paths:     42.0000
  Worst Hold Violation:       -0.0908
  Total Hold Violation:       -0.2712
  No. of Hold Violations:      9.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            17.0000
  Critical Path Length:       16.6930
  Critical Path Slack:        -7.2544
  Critical Path Clk Period:   10.0000
  Total Negative Slack:    -2268.3982
  No. of Violating Paths:   1305.0000
  Worst Hold Violation:       -0.1281
  Total Hold Violation:      -34.1509
  No. of Hold Violations:    687.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5088
  Leaf Cell Count:              31974
  Buf/Inv Cell Count:            6279
  Buf Cell Count:                3085
  Inv Cell Count:                3194
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     26535
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      66731.6929
  Noncombinational Area:   41289.6637
  Buf/Inv Area:             8650.3387
  Total Buffer Area:        5861.6650
  Total Inverter Area:      2788.6737
  Macro/Black Box Area:        0.0000
  Net Area:                 1059.5771
  Net XLength        :  20844264.0000
  Net YLength        :  43132296.0000
  -----------------------------------
  Cell Area:              108021.3566
  Design Area:            109080.9337
  Net Length        :   63976560.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         33907
  Nets With Violations:         23708
  Max Trans Violations:          4327
  Max Cap Violations:            1505
  Max Net Length Violations:    23291
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            269.7141
  -----------------------------------------
  Overall Compile Time:            270.5490
  Overall Compile Wall Clock Time: 270.9547

  --------------------------------------------------------------------

  Design  WNS: 7.2544  TNS: 2334.4495  Number of Violating Paths: 1352


  Design (Hold)  WNS: 0.1281  TNS: 34.4221  Number of Violating Paths: 696

  --------------------------------------------------------------------


1
