part=xcvu9p-flga2104-2-i

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=scheduler_hls
syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp
syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.hpp
syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.cpp
tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/C_testbenches/Scheduler_tb_minimal.cpp
clock=10ns