FIRRTL version 3.3.0
circuit TetraNyteCore :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~TetraNyteCore|RegFileMT2R1WVec",
    "group":"RegFileMT2R1WVec"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~TetraNyteCore|TetraNyteCore_Anon",
    "group":"TetraNyteCore_Anon"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~TetraNyteCore|TetraNyteCore",
    "group":"TetraNyteCore"
  }
]]
  module RegFileMT2R1WVec : @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 28:7]
    input clock : Clock @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 28:7]
    input reset : Reset @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 28:7]
    output io : { flip threadID : UInt<2>, flip src1 : UInt<5>, flip src2 : UInt<5>, flip dst1 : UInt<5>, flip wen : UInt<1>, flip dst1data : UInt<32>, src1data : UInt<32>, src2data : UInt<32>} @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 38:14]

    wire _regs_WIRE : UInt<32>[128] @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[0], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[1], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[2], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[3], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[4], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[5], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[6], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[7], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[8], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[9], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[10], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[11], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[12], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[13], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[14], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[15], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[16], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[17], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[18], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[19], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[20], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[21], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[22], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[23], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[24], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[25], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[26], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[27], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[28], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[29], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[30], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[31], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[32], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[33], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[34], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[35], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[36], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[37], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[38], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[39], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[40], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[41], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[42], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[43], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[44], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[45], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[46], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[47], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[48], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[49], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[50], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[51], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[52], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[53], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[54], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[55], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[56], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[57], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[58], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[59], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[60], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[61], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[62], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[63], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[64], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[65], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[66], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[67], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[68], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[69], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[70], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[71], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[72], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[73], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[74], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[75], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[76], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[77], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[78], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[79], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[80], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[81], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[82], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[83], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[84], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[85], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[86], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[87], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[88], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[89], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[90], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[91], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[92], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[93], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[94], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[95], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[96], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[97], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[98], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[99], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[100], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[101], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[102], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[103], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[104], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[105], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[106], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[107], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[108], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[109], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[110], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[111], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[112], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[113], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[114], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[115], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[116], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[117], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[118], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[119], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[120], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[121], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[122], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[123], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[124], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[125], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[126], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[127], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    regreset regs : UInt<32>[128], clock, reset, _regs_WIRE @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:21]
    node effectiveSrc1 = cat(io.threadID, io.src1) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 54:26]
    node effectiveSrc2 = cat(io.threadID, io.src2) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 55:26]
    node effectiveDst1 = cat(io.threadID, io.dst1) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 56:26]
    when io.wen : @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 59:16]
      connect regs[effectiveDst1], io.dst1data @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 60:25]
    connect io.src1data, regs[effectiveSrc1] @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 64:15]
    connect io.src2data, regs[effectiveSrc2] @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 65:15]

  module TetraNyteCore_Anon : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 65:24]
    input clock : Clock @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 65:24]
    input reset : Reset @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 65:24]
    output io : { flip a : UInt<32>, flip b : UInt<32>, flip fn : UInt<5>, out : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 66:16]

    connect io.out, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 68:9]
    node _T = eq(UInt<1>(0h0), io.fn) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 69:16]
    when _T : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 69:16]
      node _io_out_T = add(io.a, io.b) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 70:26]
      node _io_out_T_1 = tail(_io_out_T, 1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 70:26]
      connect io.out, _io_out_T_1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 70:21]
    else :
      node _T_1 = eq(UInt<1>(0h1), io.fn) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 69:16]
      when _T_1 : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 69:16]
        node _io_out_T_2 = sub(io.a, io.b) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 71:26]
        node _io_out_T_3 = tail(_io_out_T_2, 1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 71:26]
        connect io.out, _io_out_T_3 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 71:21]


  module TetraNyteCore : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 21:7]
    input clock : Clock @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 21:7]
    input reset : UInt<1> @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 21:7]
    output io : { memAddr : UInt<32>, memWdata : UInt<32>, flip memRdata : UInt<32>, memWe : UInt<1>, flip instrWriteEnable : UInt<1>, flip instrWriteAddr : UInt<10>, flip instrWriteData : UInt<32>, flip debug : UInt<1>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 22:14]

    regreset currentThread : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 43:30]
    node _currentThread_T = add(currentThread, UInt<1>(0h1)) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 44:34]
    node _currentThread_T_1 = tail(_currentThread_T, 1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 44:34]
    connect currentThread, _currentThread_T_1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 44:17]
    wire _pcRegs_WIRE : UInt<32>[4] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 47:31]
    connect _pcRegs_WIRE[0], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 47:31]
    connect _pcRegs_WIRE[1], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 47:31]
    connect _pcRegs_WIRE[2], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 47:31]
    connect _pcRegs_WIRE[3], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 47:31]
    regreset pcRegs : UInt<32>[4], clock, reset, _pcRegs_WIRE @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 47:23]
    smem instrMem : UInt<32> [1024] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 50:29]
    when io.instrWriteEnable : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 51:29]
      write mport MPORT = instrMem[io.instrWriteAddr], clock @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 52:19]
      connect MPORT, io.instrWriteData @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 52:19]
    inst regFile of RegFileMT2R1WVec @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 56:23]
    connect regFile.clock, clock
    connect regFile.reset, reset
    inst alu of TetraNyteCore_Anon @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 65:19]
    connect alu.clock, clock
    connect alu.reset, reset
    wire _ifStage_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    wire _ifStage_WIRE_1 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_1.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    wire _ifStage_WIRE_2 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_2.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    wire _ifStage_WIRE_3 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    connect _ifStage_WIRE_3.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:67]
    wire _ifStage_WIRE_4 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].aluResult, _ifStage_WIRE.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].memRdata, _ifStage_WIRE.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].memWdata, _ifStage_WIRE.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].memAddr, _ifStage_WIRE.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].rs2Data, _ifStage_WIRE.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].rs1Data, _ifStage_WIRE.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].rd, _ifStage_WIRE.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].rs2, _ifStage_WIRE.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].rs1, _ifStage_WIRE.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].imm, _ifStage_WIRE.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].aluOp, _ifStage_WIRE.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isSystem, _ifStage_WIRE.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isFence, _ifStage_WIRE.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isAUIPC, _ifStage_WIRE.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isLUI, _ifStage_WIRE.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isJALR, _ifStage_WIRE.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isJAL, _ifStage_WIRE.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isBranch, _ifStage_WIRE.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isStore, _ifStage_WIRE.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isLoad, _ifStage_WIRE.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].isALU, _ifStage_WIRE.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].instr, _ifStage_WIRE.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].pc, _ifStage_WIRE.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].valid, _ifStage_WIRE.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[0].threadId, _ifStage_WIRE.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].aluResult, _ifStage_WIRE_1.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].memRdata, _ifStage_WIRE_1.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].memWdata, _ifStage_WIRE_1.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].memAddr, _ifStage_WIRE_1.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].rs2Data, _ifStage_WIRE_1.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].rs1Data, _ifStage_WIRE_1.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].rd, _ifStage_WIRE_1.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].rs2, _ifStage_WIRE_1.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].rs1, _ifStage_WIRE_1.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].imm, _ifStage_WIRE_1.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].aluOp, _ifStage_WIRE_1.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isSystem, _ifStage_WIRE_1.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isFence, _ifStage_WIRE_1.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isAUIPC, _ifStage_WIRE_1.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isLUI, _ifStage_WIRE_1.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isJALR, _ifStage_WIRE_1.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isJAL, _ifStage_WIRE_1.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isBranch, _ifStage_WIRE_1.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isStore, _ifStage_WIRE_1.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isLoad, _ifStage_WIRE_1.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].isALU, _ifStage_WIRE_1.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].instr, _ifStage_WIRE_1.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].pc, _ifStage_WIRE_1.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].valid, _ifStage_WIRE_1.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[1].threadId, _ifStage_WIRE_1.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].aluResult, _ifStage_WIRE_2.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].memRdata, _ifStage_WIRE_2.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].memWdata, _ifStage_WIRE_2.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].memAddr, _ifStage_WIRE_2.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].rs2Data, _ifStage_WIRE_2.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].rs1Data, _ifStage_WIRE_2.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].rd, _ifStage_WIRE_2.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].rs2, _ifStage_WIRE_2.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].rs1, _ifStage_WIRE_2.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].imm, _ifStage_WIRE_2.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].aluOp, _ifStage_WIRE_2.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isSystem, _ifStage_WIRE_2.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isFence, _ifStage_WIRE_2.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isAUIPC, _ifStage_WIRE_2.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isLUI, _ifStage_WIRE_2.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isJALR, _ifStage_WIRE_2.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isJAL, _ifStage_WIRE_2.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isBranch, _ifStage_WIRE_2.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isStore, _ifStage_WIRE_2.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isLoad, _ifStage_WIRE_2.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].isALU, _ifStage_WIRE_2.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].instr, _ifStage_WIRE_2.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].pc, _ifStage_WIRE_2.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].valid, _ifStage_WIRE_2.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[2].threadId, _ifStage_WIRE_2.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].aluResult, _ifStage_WIRE_3.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].memRdata, _ifStage_WIRE_3.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].memWdata, _ifStage_WIRE_3.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].memAddr, _ifStage_WIRE_3.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].rs2Data, _ifStage_WIRE_3.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].rs1Data, _ifStage_WIRE_3.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].rd, _ifStage_WIRE_3.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].rs2, _ifStage_WIRE_3.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].rs1, _ifStage_WIRE_3.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].imm, _ifStage_WIRE_3.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].aluOp, _ifStage_WIRE_3.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isSystem, _ifStage_WIRE_3.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isFence, _ifStage_WIRE_3.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isAUIPC, _ifStage_WIRE_3.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isLUI, _ifStage_WIRE_3.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isJALR, _ifStage_WIRE_3.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isJAL, _ifStage_WIRE_3.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isBranch, _ifStage_WIRE_3.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isStore, _ifStage_WIRE_3.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isLoad, _ifStage_WIRE_3.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].isALU, _ifStage_WIRE_3.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].instr, _ifStage_WIRE_3.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].pc, _ifStage_WIRE_3.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].valid, _ifStage_WIRE_3.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    connect _ifStage_WIRE_4[3].threadId, _ifStage_WIRE_3.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:33]
    regreset ifStage : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4], clock, reset, _ifStage_WIRE_4 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 82:25]
    wire _decStage_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    wire _decStage_WIRE_1 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_1.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    wire _decStage_WIRE_2 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_2.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    wire _decStage_WIRE_3 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    connect _decStage_WIRE_3.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:67]
    wire _decStage_WIRE_4 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].aluResult, _decStage_WIRE.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].memRdata, _decStage_WIRE.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].memWdata, _decStage_WIRE.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].memAddr, _decStage_WIRE.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].rs2Data, _decStage_WIRE.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].rs1Data, _decStage_WIRE.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].rd, _decStage_WIRE.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].rs2, _decStage_WIRE.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].rs1, _decStage_WIRE.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].imm, _decStage_WIRE.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].aluOp, _decStage_WIRE.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isSystem, _decStage_WIRE.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isFence, _decStage_WIRE.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isAUIPC, _decStage_WIRE.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isLUI, _decStage_WIRE.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isJALR, _decStage_WIRE.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isJAL, _decStage_WIRE.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isBranch, _decStage_WIRE.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isStore, _decStage_WIRE.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isLoad, _decStage_WIRE.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].isALU, _decStage_WIRE.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].instr, _decStage_WIRE.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].pc, _decStage_WIRE.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].valid, _decStage_WIRE.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[0].threadId, _decStage_WIRE.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].aluResult, _decStage_WIRE_1.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].memRdata, _decStage_WIRE_1.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].memWdata, _decStage_WIRE_1.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].memAddr, _decStage_WIRE_1.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].rs2Data, _decStage_WIRE_1.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].rs1Data, _decStage_WIRE_1.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].rd, _decStage_WIRE_1.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].rs2, _decStage_WIRE_1.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].rs1, _decStage_WIRE_1.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].imm, _decStage_WIRE_1.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].aluOp, _decStage_WIRE_1.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isSystem, _decStage_WIRE_1.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isFence, _decStage_WIRE_1.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isAUIPC, _decStage_WIRE_1.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isLUI, _decStage_WIRE_1.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isJALR, _decStage_WIRE_1.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isJAL, _decStage_WIRE_1.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isBranch, _decStage_WIRE_1.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isStore, _decStage_WIRE_1.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isLoad, _decStage_WIRE_1.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].isALU, _decStage_WIRE_1.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].instr, _decStage_WIRE_1.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].pc, _decStage_WIRE_1.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].valid, _decStage_WIRE_1.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[1].threadId, _decStage_WIRE_1.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].aluResult, _decStage_WIRE_2.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].memRdata, _decStage_WIRE_2.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].memWdata, _decStage_WIRE_2.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].memAddr, _decStage_WIRE_2.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].rs2Data, _decStage_WIRE_2.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].rs1Data, _decStage_WIRE_2.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].rd, _decStage_WIRE_2.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].rs2, _decStage_WIRE_2.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].rs1, _decStage_WIRE_2.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].imm, _decStage_WIRE_2.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].aluOp, _decStage_WIRE_2.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isSystem, _decStage_WIRE_2.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isFence, _decStage_WIRE_2.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isAUIPC, _decStage_WIRE_2.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isLUI, _decStage_WIRE_2.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isJALR, _decStage_WIRE_2.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isJAL, _decStage_WIRE_2.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isBranch, _decStage_WIRE_2.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isStore, _decStage_WIRE_2.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isLoad, _decStage_WIRE_2.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].isALU, _decStage_WIRE_2.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].instr, _decStage_WIRE_2.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].pc, _decStage_WIRE_2.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].valid, _decStage_WIRE_2.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[2].threadId, _decStage_WIRE_2.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].aluResult, _decStage_WIRE_3.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].memRdata, _decStage_WIRE_3.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].memWdata, _decStage_WIRE_3.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].memAddr, _decStage_WIRE_3.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].rs2Data, _decStage_WIRE_3.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].rs1Data, _decStage_WIRE_3.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].rd, _decStage_WIRE_3.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].rs2, _decStage_WIRE_3.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].rs1, _decStage_WIRE_3.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].imm, _decStage_WIRE_3.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].aluOp, _decStage_WIRE_3.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isSystem, _decStage_WIRE_3.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isFence, _decStage_WIRE_3.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isAUIPC, _decStage_WIRE_3.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isLUI, _decStage_WIRE_3.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isJALR, _decStage_WIRE_3.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isJAL, _decStage_WIRE_3.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isBranch, _decStage_WIRE_3.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isStore, _decStage_WIRE_3.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isLoad, _decStage_WIRE_3.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].isALU, _decStage_WIRE_3.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].instr, _decStage_WIRE_3.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].pc, _decStage_WIRE_3.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].valid, _decStage_WIRE_3.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    connect _decStage_WIRE_4[3].threadId, _decStage_WIRE_3.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:33]
    regreset decStage : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4], clock, reset, _decStage_WIRE_4 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 83:25]
    wire _exStage_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    wire _exStage_WIRE_1 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_1.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    wire _exStage_WIRE_2 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_2.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    wire _exStage_WIRE_3 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    connect _exStage_WIRE_3.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:67]
    wire _exStage_WIRE_4 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].aluResult, _exStage_WIRE.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].memRdata, _exStage_WIRE.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].memWdata, _exStage_WIRE.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].memAddr, _exStage_WIRE.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].rs2Data, _exStage_WIRE.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].rs1Data, _exStage_WIRE.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].rd, _exStage_WIRE.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].rs2, _exStage_WIRE.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].rs1, _exStage_WIRE.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].imm, _exStage_WIRE.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].aluOp, _exStage_WIRE.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isSystem, _exStage_WIRE.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isFence, _exStage_WIRE.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isAUIPC, _exStage_WIRE.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isLUI, _exStage_WIRE.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isJALR, _exStage_WIRE.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isJAL, _exStage_WIRE.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isBranch, _exStage_WIRE.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isStore, _exStage_WIRE.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isLoad, _exStage_WIRE.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].isALU, _exStage_WIRE.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].instr, _exStage_WIRE.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].pc, _exStage_WIRE.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].valid, _exStage_WIRE.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[0].threadId, _exStage_WIRE.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].aluResult, _exStage_WIRE_1.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].memRdata, _exStage_WIRE_1.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].memWdata, _exStage_WIRE_1.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].memAddr, _exStage_WIRE_1.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].rs2Data, _exStage_WIRE_1.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].rs1Data, _exStage_WIRE_1.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].rd, _exStage_WIRE_1.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].rs2, _exStage_WIRE_1.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].rs1, _exStage_WIRE_1.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].imm, _exStage_WIRE_1.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].aluOp, _exStage_WIRE_1.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isSystem, _exStage_WIRE_1.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isFence, _exStage_WIRE_1.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isAUIPC, _exStage_WIRE_1.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isLUI, _exStage_WIRE_1.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isJALR, _exStage_WIRE_1.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isJAL, _exStage_WIRE_1.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isBranch, _exStage_WIRE_1.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isStore, _exStage_WIRE_1.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isLoad, _exStage_WIRE_1.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].isALU, _exStage_WIRE_1.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].instr, _exStage_WIRE_1.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].pc, _exStage_WIRE_1.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].valid, _exStage_WIRE_1.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[1].threadId, _exStage_WIRE_1.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].aluResult, _exStage_WIRE_2.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].memRdata, _exStage_WIRE_2.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].memWdata, _exStage_WIRE_2.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].memAddr, _exStage_WIRE_2.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].rs2Data, _exStage_WIRE_2.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].rs1Data, _exStage_WIRE_2.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].rd, _exStage_WIRE_2.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].rs2, _exStage_WIRE_2.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].rs1, _exStage_WIRE_2.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].imm, _exStage_WIRE_2.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].aluOp, _exStage_WIRE_2.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isSystem, _exStage_WIRE_2.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isFence, _exStage_WIRE_2.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isAUIPC, _exStage_WIRE_2.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isLUI, _exStage_WIRE_2.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isJALR, _exStage_WIRE_2.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isJAL, _exStage_WIRE_2.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isBranch, _exStage_WIRE_2.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isStore, _exStage_WIRE_2.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isLoad, _exStage_WIRE_2.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].isALU, _exStage_WIRE_2.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].instr, _exStage_WIRE_2.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].pc, _exStage_WIRE_2.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].valid, _exStage_WIRE_2.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[2].threadId, _exStage_WIRE_2.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].aluResult, _exStage_WIRE_3.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].memRdata, _exStage_WIRE_3.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].memWdata, _exStage_WIRE_3.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].memAddr, _exStage_WIRE_3.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].rs2Data, _exStage_WIRE_3.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].rs1Data, _exStage_WIRE_3.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].rd, _exStage_WIRE_3.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].rs2, _exStage_WIRE_3.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].rs1, _exStage_WIRE_3.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].imm, _exStage_WIRE_3.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].aluOp, _exStage_WIRE_3.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isSystem, _exStage_WIRE_3.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isFence, _exStage_WIRE_3.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isAUIPC, _exStage_WIRE_3.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isLUI, _exStage_WIRE_3.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isJALR, _exStage_WIRE_3.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isJAL, _exStage_WIRE_3.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isBranch, _exStage_WIRE_3.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isStore, _exStage_WIRE_3.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isLoad, _exStage_WIRE_3.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].isALU, _exStage_WIRE_3.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].instr, _exStage_WIRE_3.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].pc, _exStage_WIRE_3.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].valid, _exStage_WIRE_3.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    connect _exStage_WIRE_4[3].threadId, _exStage_WIRE_3.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:33]
    regreset exStage : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4], clock, reset, _exStage_WIRE_4 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 84:25]
    wire _memStage_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    wire _memStage_WIRE_1 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_1.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    wire _memStage_WIRE_2 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_2.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    wire _memStage_WIRE_3 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    connect _memStage_WIRE_3.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:67]
    wire _memStage_WIRE_4 : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].aluResult, _memStage_WIRE.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].memRdata, _memStage_WIRE.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].memWdata, _memStage_WIRE.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].memAddr, _memStage_WIRE.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].rs2Data, _memStage_WIRE.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].rs1Data, _memStage_WIRE.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].rd, _memStage_WIRE.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].rs2, _memStage_WIRE.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].rs1, _memStage_WIRE.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].imm, _memStage_WIRE.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].aluOp, _memStage_WIRE.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isSystem, _memStage_WIRE.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isFence, _memStage_WIRE.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isAUIPC, _memStage_WIRE.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isLUI, _memStage_WIRE.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isJALR, _memStage_WIRE.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isJAL, _memStage_WIRE.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isBranch, _memStage_WIRE.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isStore, _memStage_WIRE.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isLoad, _memStage_WIRE.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].isALU, _memStage_WIRE.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].instr, _memStage_WIRE.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].pc, _memStage_WIRE.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].valid, _memStage_WIRE.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[0].threadId, _memStage_WIRE.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].aluResult, _memStage_WIRE_1.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].memRdata, _memStage_WIRE_1.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].memWdata, _memStage_WIRE_1.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].memAddr, _memStage_WIRE_1.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].rs2Data, _memStage_WIRE_1.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].rs1Data, _memStage_WIRE_1.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].rd, _memStage_WIRE_1.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].rs2, _memStage_WIRE_1.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].rs1, _memStage_WIRE_1.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].imm, _memStage_WIRE_1.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].aluOp, _memStage_WIRE_1.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isSystem, _memStage_WIRE_1.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isFence, _memStage_WIRE_1.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isAUIPC, _memStage_WIRE_1.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isLUI, _memStage_WIRE_1.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isJALR, _memStage_WIRE_1.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isJAL, _memStage_WIRE_1.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isBranch, _memStage_WIRE_1.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isStore, _memStage_WIRE_1.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isLoad, _memStage_WIRE_1.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].isALU, _memStage_WIRE_1.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].instr, _memStage_WIRE_1.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].pc, _memStage_WIRE_1.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].valid, _memStage_WIRE_1.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[1].threadId, _memStage_WIRE_1.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].aluResult, _memStage_WIRE_2.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].memRdata, _memStage_WIRE_2.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].memWdata, _memStage_WIRE_2.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].memAddr, _memStage_WIRE_2.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].rs2Data, _memStage_WIRE_2.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].rs1Data, _memStage_WIRE_2.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].rd, _memStage_WIRE_2.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].rs2, _memStage_WIRE_2.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].rs1, _memStage_WIRE_2.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].imm, _memStage_WIRE_2.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].aluOp, _memStage_WIRE_2.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isSystem, _memStage_WIRE_2.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isFence, _memStage_WIRE_2.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isAUIPC, _memStage_WIRE_2.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isLUI, _memStage_WIRE_2.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isJALR, _memStage_WIRE_2.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isJAL, _memStage_WIRE_2.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isBranch, _memStage_WIRE_2.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isStore, _memStage_WIRE_2.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isLoad, _memStage_WIRE_2.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].isALU, _memStage_WIRE_2.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].instr, _memStage_WIRE_2.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].pc, _memStage_WIRE_2.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].valid, _memStage_WIRE_2.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[2].threadId, _memStage_WIRE_2.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].aluResult, _memStage_WIRE_3.aluResult @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].memRdata, _memStage_WIRE_3.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].memWdata, _memStage_WIRE_3.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].memAddr, _memStage_WIRE_3.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].rs2Data, _memStage_WIRE_3.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].rs1Data, _memStage_WIRE_3.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].rd, _memStage_WIRE_3.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].rs2, _memStage_WIRE_3.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].rs1, _memStage_WIRE_3.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].imm, _memStage_WIRE_3.imm @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].aluOp, _memStage_WIRE_3.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isSystem, _memStage_WIRE_3.isSystem @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isFence, _memStage_WIRE_3.isFence @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isAUIPC, _memStage_WIRE_3.isAUIPC @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isLUI, _memStage_WIRE_3.isLUI @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isJALR, _memStage_WIRE_3.isJALR @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isJAL, _memStage_WIRE_3.isJAL @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isBranch, _memStage_WIRE_3.isBranch @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isStore, _memStage_WIRE_3.isStore @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isLoad, _memStage_WIRE_3.isLoad @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].isALU, _memStage_WIRE_3.isALU @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].instr, _memStage_WIRE_3.instr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].pc, _memStage_WIRE_3.pc @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].valid, _memStage_WIRE_3.valid @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    connect _memStage_WIRE_4[3].threadId, _memStage_WIRE_3.threadId @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:33]
    regreset memStage : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>}[4], clock, reset, _memStage_WIRE_4 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 85:25]
    wire _ifWire_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    connect _ifWire_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:37]
    wire ifWire : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:24]
    connect ifWire, _ifWire_WIRE @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 91:24]
    connect ifWire.threadId, currentThread @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 92:19]
    connect ifWire.valid, UInt<1>(0h1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 93:19]
    connect ifWire.pc, pcRegs[currentThread] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 94:19]
    node _ifWire_instr_T = shr(pcRegs[currentThread], 2) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:58]
    wire _ifWire_instr_WIRE : UInt<30> @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:35]
    invalidate _ifWire_instr_WIRE @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:35]
    when UInt<1>(0h1) : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:35]
      connect _ifWire_instr_WIRE, _ifWire_instr_T @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:35]
      node _ifWire_instr_T_1 = bits(_ifWire_instr_WIRE, 9, 0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:35]
      read mport ifWire_instr_MPORT = instrMem[_ifWire_instr_T_1], clock @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:35]
    connect ifWire.instr, ifWire_instr_MPORT @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 95:19]
    node _pcRegs_T = add(pcRegs[currentThread], UInt<3>(0h4)) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 99:50]
    node _pcRegs_T_1 = tail(_pcRegs_T, 1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 99:50]
    connect pcRegs[currentThread], _pcRegs_T_1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 99:25]
    connect ifStage[currentThread], ifWire @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 102:26]
    connect decStage[currentThread], ifStage[currentThread] @[src/main/scala/TetraNyteCore/PipelineRegs.scala 56:26]
    wire _decWire_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    connect _decWire_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:38]
    wire decWire : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:25]
    connect decWire, _decWire_WIRE @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 110:25]
    connect decWire, decStage[currentThread] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 111:11]
    node opcode = bits(decWire.instr, 6, 0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 114:29]
    node _T = eq(opcode, UInt<6>(0h33)) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 115:15]
    when _T : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 115:33]
      connect decWire.isALU, UInt<1>(0h1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 116:19]
    else :
      node _T_1 = eq(opcode, UInt<2>(0h3)) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 117:22]
      when _T_1 : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 117:40]
        connect decWire.isLoad, UInt<1>(0h1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 118:20]
      else :
        node _T_2 = eq(opcode, UInt<6>(0h23)) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 119:22]
        when _T_2 : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 119:40]
          connect decWire.isStore, UInt<1>(0h1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 120:21]
    node _decWire_rs1_T = bits(decWire.instr, 19, 15) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 123:31]
    connect decWire.rs1, _decWire_rs1_T @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 123:15]
    node _decWire_rs2_T = bits(decWire.instr, 24, 20) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 124:31]
    connect decWire.rs2, _decWire_rs2_T @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 124:15]
    node _decWire_rd_T = bits(decWire.instr, 11, 7) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 125:31]
    connect decWire.rd, _decWire_rd_T @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 125:15]
    connect decStage[currentThread], decWire @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 128:27]
    connect regFile.io.threadID, currentThread @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 131:23]
    connect regFile.io.src1, decWire.rs1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 132:23]
    connect regFile.io.src2, decWire.rs2 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 133:23]
    connect decWire.rs1Data, regFile.io.src1data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 135:19]
    connect decWire.rs2Data, regFile.io.src2data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 136:19]
    connect decStage[currentThread], decWire @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 139:27]
    connect exStage[currentThread], decStage[currentThread] @[src/main/scala/TetraNyteCore/PipelineRegs.scala 56:26]
    wire _exWire_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    connect _exWire_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:37]
    wire exWire : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:24]
    connect exWire, _exWire_WIRE @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 147:24]
    connect exWire, exStage[currentThread] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 148:10]
    connect alu.io.a, exWire.rs1Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 151:13]
    connect alu.io.b, exWire.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 152:13]
    connect alu.io.fn, exWire.aluOp @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 153:13]
    connect exWire.aluResult, alu.io.out @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 155:20]
    node _T_3 = or(exWire.isLoad, exWire.isStore) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 158:22]
    when _T_3 : @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 158:41]
      node _exWire_memAddr_T = add(exWire.rs1Data, exWire.imm) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 159:39]
      node _exWire_memAddr_T_1 = tail(_exWire_memAddr_T, 1) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 159:39]
      connect exWire.memAddr, _exWire_memAddr_T_1 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 159:21]
      connect exWire.memWdata, exWire.rs2Data @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 160:21]
    connect exStage[currentThread], exWire @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 164:26]
    connect memStage[currentThread], exStage[currentThread] @[src/main/scala/TetraNyteCore/PipelineRegs.scala 56:26]
    wire _memWire_WIRE : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.aluResult, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.memRdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.memWdata, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.memAddr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.rs2Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.rs1Data, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.rd, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.rs2, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.rs1, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.imm, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.aluOp, UInt<5>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isSystem, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isFence, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isAUIPC, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isLUI, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isJALR, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isJAL, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isBranch, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isStore, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isLoad, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.isALU, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.instr, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.pc, UInt<32>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.valid, UInt<1>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    connect _memWire_WIRE.threadId, UInt<2>(0h0) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:38]
    wire memWire : { threadId : UInt<2>, valid : UInt<1>, pc : UInt<32>, instr : UInt<32>, isALU : UInt<1>, isLoad : UInt<1>, isStore : UInt<1>, isBranch : UInt<1>, isJAL : UInt<1>, isJALR : UInt<1>, isLUI : UInt<1>, isAUIPC : UInt<1>, isFence : UInt<1>, isSystem : UInt<1>, aluOp : UInt<5>, imm : UInt<32>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, rs1Data : UInt<32>, rs2Data : UInt<32>, memAddr : UInt<32>, memWdata : UInt<32>, memRdata : UInt<32>, aluResult : UInt<32>} @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:25]
    connect memWire, _memWire_WIRE @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 172:25]
    connect memWire, memStage[currentThread] @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 173:11]
    connect io.memAddr, memWire.memAddr @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 176:15]
    connect io.memWdata, memWire.memWdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 177:15]
    node _io_memWe_T = and(memWire.isStore, memWire.valid) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 178:34]
    connect io.memWe, _io_memWe_T @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 178:15]
    connect memWire.memRdata, io.memRdata @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 181:20]
    node wbData = mux(memWire.isLoad, memWire.memRdata, memWire.aluResult) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 184:19]
    connect regFile.io.dst1, memWire.rd @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 185:23]
    connect regFile.io.dst1data, wbData @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 186:23]
    node _regFile_io_wen_T = neq(memWire.rd, UInt<1>(0h0)) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 187:55]
    node _regFile_io_wen_T_1 = and(memWire.valid, _regFile_io_wen_T) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 187:40]
    node _regFile_io_wen_T_2 = or(memWire.isLoad, memWire.isALU) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 188:42]
    node _regFile_io_wen_T_3 = and(_regFile_io_wen_T_1, _regFile_io_wen_T_2) @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 187:64]
    connect regFile.io.wen, _regFile_io_wen_T_3 @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 187:23]
    connect memStage[currentThread], memWire @[src/main/scala/TetraNyteCore/TetraNyteCore.scala 191:27]
