###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 16:17:09 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           report_ports > $vars(rpt_dir)/$vars(step).ports.rpt
###############################################################
     +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    |       |            |                                |                      Early                      |                      Late                       | 
     |--------------------+-------+------------+--------------------------------+-------------------------------------------------+-------------------------------------------------| 
     |      Pin Name      |  Dir  |  Assertion |           Clock Name           |          Rise          |          Fall          |          Rise          |          Fall          | 
     |--------------------+-------+------------+--------------------------------+------------------------+------------------------+------------------------+------------------------| 
     |   adc_bypass_en    |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |   adc_bypass_en    |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     | amplitude_adc_done |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     | amplitude_adc_done |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |        clk         |  IN   | clock_root | ideal_clock(C)(P)(analysis_def |                        |                        |                        |                        | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |        clk         |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |      debug_en      |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |      debug_en      |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     | frequency_adc_done |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     | frequency_adc_done |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |      load_en       |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |      load_en       |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |       rst_n        |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |       rst_n        |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |     serial_in      |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |     serial_in      |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[0]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[0]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[1]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[1]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[2]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[2]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[3]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[3]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[4]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[4]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[5]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[5]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[6]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[6]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_amplitude[7]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_amplitude[7]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[0]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[0]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[1]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[1]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[2]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[2]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[3]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[3]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[4]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[4]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[5]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[5]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[6]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  sig_frequency[6]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[7]  |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |  sig_frequency[7]  |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |   sram_select[0]   |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |   sram_select[0]   |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |   sram_select[1]   |  IN   | drive_cell |   *(D)(P)(analysis_default)    | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | sky130_fd_sc_hd__inv_2 | 
     |   sram_select[1]   |  IN   |   input    | ideal_clock(D)(P)(analysis_def |                 10.000 |                 10.000 |                 10.000 |                 10.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |   freq_eval_done   |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |     serial_out     |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     |  serial_out_valid  |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |                  0.000 |                  0.000 |                  0.000 |                  0.000 | 
     |                    |       |            |             ault)              |                        |                        |                        |                        | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     +--------------------------------------------------------------------------------+ 
     |     Pin Name     |  Dir  | Assertion |        Value         |       View       | 
     |------------------+-------+-----------+----------------------+------------------| 
     |    serial_out    |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     | serial_out_valid |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     |  freq_eval_done  |  OUT  |  port_cap | ( 0.009 :  : 0.009 ) | analysis_default | 
     +--------------------------------------------------------------------------------+ 
