
---------- Begin Simulation Statistics ----------
final_tick                                63151898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424809                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707064                       # Number of bytes of host memory used
host_op_rate                                   464877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   235.40                       # Real time elapsed on the host
host_tick_rate                              268274959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063152                       # Number of seconds simulated
sim_ticks                                 63151898000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.126443                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691251                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9862251                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16295834                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300024                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134073                       # Number of indirect misses.
system.cpu.branchPred.lookups                20358209                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050658                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.263038                       # CPI: cycles per instruction
system.cpu.discardedOps                        734182                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48969845                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17053014                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9849988                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10597864                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.791742                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126303796                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       115705932                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         78805                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       502202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1006101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7193                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71612                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       157610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 157610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2521760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2521760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78805                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78805                       # Request fanout histogram
system.membus.respLayer1.occupancy          261091500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           101856500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            432290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       402068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71612                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        402749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29542                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1207565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       302438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1510003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25754112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6061760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31815872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           503903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000216                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014706                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 503794     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    109      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             503903                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          748222500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101154998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         402748499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               401948                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23147                       # number of demand (read+write) hits
system.l2.demand_hits::total                   425095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              401948                       # number of overall hits
system.l2.overall_hits::.cpu.data               23147                       # number of overall hits
system.l2.overall_hits::total                  425095                       # number of overall hits
system.l2.demand_misses::.cpu.inst                801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              78007                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78808                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               801                       # number of overall misses
system.l2.overall_misses::.cpu.data             78007                       # number of overall misses
system.l2.overall_misses::total                 78808                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60070500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6185538500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6245609000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60070500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6185538500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6245609000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           402749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           101154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               503903                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          402749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          101154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              503903                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771171                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771171                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74994.382022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79294.659454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79250.951680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74994.382022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79294.659454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79250.951680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         78005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78805                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        78005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5405352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5457391500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5405352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5457391500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65048.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69294.949042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69251.843157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65048.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69294.949042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69251.843157                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        88276                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88276                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        88276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       401974                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           401974                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       401974                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       401974                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           71612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71612                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5668959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5668959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79162.137631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79162.137631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4952839000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4952839000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69162.137631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69162.137631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         401948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             401948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       402749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         402749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74994.382022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74994.382022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65048.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65048.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    516579500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    516579500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.216471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.216471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80778.655199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80778.655199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    452513500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    452513500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.216404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.216404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70782.652902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70782.652902                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 54003.033599                       # Cycle average of tags in use
system.l2.tags.total_refs                     1005993                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.765599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       797.514954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     53205.518645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.405926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.412010                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         78805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        71727                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.601234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1084801                       # Number of tag accesses
system.l2.tags.data_accesses                  1084801                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2496160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2521760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           78005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78805                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            405372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39526286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39931658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       405372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           405372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           405372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39526286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39931658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     78005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              173661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    740450750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  394025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2218044500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9395.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28145.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65941                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 78805                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    392.075255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.469283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.465892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1458     11.33%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1149      8.93%     20.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3299     25.65%     45.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3798     29.53%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1547     12.03%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          588      4.57%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      0.15%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          498      3.87%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          507      3.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12863                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5043520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2521760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63151248500                       # Total gap between requests
system.mem_ctrls.avgGap                     801360.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2496160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 405371.822712280147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39526286.288339272141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        78005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19316250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2198728250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24145.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28187.02                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             46003020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24451185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           282387000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4984730400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16126429170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10670178240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32134179015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.839481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27597938500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2108600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33445359500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             45845940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             24363900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           280280700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4984730400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15440898720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11247467040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32023586700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.088270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29107095250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2108600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31936202750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     30175818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30175818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30175818                       # number of overall hits
system.cpu.icache.overall_hits::total        30175818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       402749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       402749                       # number of overall misses
system.cpu.icache.overall_misses::total        402749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5287481500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5287481500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5287481500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5287481500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30578567                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30578567                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30578567                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30578567                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13128.478283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13128.478283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13128.478283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13128.478283                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       402068                       # number of writebacks
system.cpu.icache.writebacks::total            402068                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       402749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       402749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       402749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       402749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4884733500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4884733500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4884733500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4884733500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12128.480766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12128.480766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12128.480766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12128.480766                       # average overall mshr miss latency
system.cpu.icache.replacements                 402068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30175818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30175818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       402749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5287481500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5287481500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30578567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30578567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13128.478283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13128.478283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       402749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       402749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4884733500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4884733500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12128.480766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12128.480766                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           678.781384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30578566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            402748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.924812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   678.781384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.662872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61559882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61559882                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35742731                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35742731                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35746054                       # number of overall hits
system.cpu.dcache.overall_hits::total        35746054                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       129485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         129485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       129523                       # number of overall misses
system.cpu.dcache.overall_misses::total        129523                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7877709500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7877709500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7877709500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7877709500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35872216                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35872216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35875577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35875577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003610                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003610                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60838.780554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60838.780554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60820.931418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60820.931418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        88276                       # number of writebacks
system.cpu.dcache.writebacks::total             88276                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28370                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28370                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       101115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       101115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       101153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       101153                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6578188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6578188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6580225500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6580225500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002820                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65056.504970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65056.504970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65052.203098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65052.203098                       # average overall mshr miss latency
system.cpu.dcache.replacements                 100130                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21531611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21531611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        41306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         41306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21572917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21572917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24330.351523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24330.351523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    801811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    801811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27177.270108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27177.270108                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14211120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14211120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6872720000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6872720000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77940.552739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77940.552739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5776377500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5776377500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80662.144613                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80662.144613                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2037000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2037000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53605.263158                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53605.263158                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.994674                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36025371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            356.143810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.994674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          796                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288531082                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288531082                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63151898000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
