Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 08:30:21 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_datasheet -file /bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/generated-src/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig/obj/report/datasheet.txt
| Design       : NexysVideoHarness
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Data Sheet Report

Input Ports Setup/Hold

----------+------------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Reference | Input                  | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                                                                                                                                                  |
Clock     | Port                   | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                                                                                                                                                     |
----------+------------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
sys_clock | reset                  | FDCE           | -        |     9.200 (r) | SLOW    |    -3.371 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | serial_tl_in_bits_phit | FDRE           | -        |     8.616 (r) | SLOW    |    -1.117 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | serial_tl_in_valid     | FDCE           | -        |    13.422 (r) | SLOW    |    -4.407 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | serial_tl_out_ready    | FDRE           | -        |    14.206 (r) | SLOW    |    -4.033 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | uart_rxd               | FDRE           | -        |    11.075 (r) | SLOW    |    -3.539 (r) | FAST    | clk_out1_harnessSysPLLNode                                                                                                                                |
sys_clock | reset                  | FDPE           | -        |     9.209 (r) | SLOW    |    -3.596 (r) | FAST    | clk_out3_harnessSysPLLNode                                                                                                                                |
sys_clock | reset                  | FDPE           | -        |    13.875 (r) | SLOW    |    -4.899 (r) | FAST    | clk_pll_i                                                                                                                                                 |
sys_clock | ddr_ddr3_dq[0]         | ISERDESE2 (IO) | VARIABLE |     0.908 (r) | SLOW    |     0.222 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[0]         | ISERDESE2 (IO) | VARIABLE |     1.107 (f) | SLOW    |     0.222 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[1]         | ISERDESE2 (IO) | VARIABLE |     0.899 (r) | SLOW    |     0.231 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[1]         | ISERDESE2 (IO) | VARIABLE |     1.098 (f) | SLOW    |     0.231 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[2]         | ISERDESE2 (IO) | VARIABLE |     0.895 (r) | SLOW    |     0.235 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[2]         | ISERDESE2 (IO) | VARIABLE |     1.094 (f) | SLOW    |     0.235 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[3]         | ISERDESE2 (IO) | VARIABLE |     0.921 (r) | SLOW    |     0.209 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[3]         | ISERDESE2 (IO) | VARIABLE |     1.120 (f) | SLOW    |     0.209 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[4]         | ISERDESE2 (IO) | VARIABLE |     0.923 (r) | SLOW    |     0.207 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[4]         | ISERDESE2 (IO) | VARIABLE |     1.122 (f) | SLOW    |     0.207 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[5]         | ISERDESE2 (IO) | VARIABLE |     0.901 (r) | SLOW    |     0.228 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[5]         | ISERDESE2 (IO) | VARIABLE |     1.100 (f) | SLOW    |     0.228 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[6]         | ISERDESE2 (IO) | VARIABLE |     0.906 (r) | SLOW    |     0.223 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[6]         | ISERDESE2 (IO) | VARIABLE |     1.105 (f) | SLOW    |     0.223 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[7]         | ISERDESE2 (IO) | VARIABLE |     0.893 (r) | SLOW    |     0.237 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[7]         | ISERDESE2 (IO) | VARIABLE |     1.092 (f) | SLOW    |     0.237 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk |
sys_clock | ddr_ddr3_dq[8]         | ISERDESE2 (IO) | VARIABLE |     0.907 (r) | SLOW    |     0.224 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[8]         | ISERDESE2 (IO) | VARIABLE |     1.106 (f) | SLOW    |     0.224 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[9]         | ISERDESE2 (IO) | VARIABLE |     0.919 (r) | SLOW    |     0.212 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[9]         | ISERDESE2 (IO) | VARIABLE |     1.118 (f) | SLOW    |     0.212 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[10]        | ISERDESE2 (IO) | VARIABLE |     0.895 (r) | SLOW    |     0.236 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[10]        | ISERDESE2 (IO) | VARIABLE |     1.094 (f) | SLOW    |     0.236 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[11]        | ISERDESE2 (IO) | VARIABLE |     0.916 (r) | SLOW    |     0.215 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[11]        | ISERDESE2 (IO) | VARIABLE |     1.115 (f) | SLOW    |     0.215 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[12]        | ISERDESE2 (IO) | VARIABLE |     0.908 (r) | SLOW    |     0.223 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[12]        | ISERDESE2 (IO) | VARIABLE |     1.107 (f) | SLOW    |     0.223 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[13]        | ISERDESE2 (IO) | VARIABLE |     0.924 (r) | SLOW    |     0.207 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[13]        | ISERDESE2 (IO) | VARIABLE |     1.123 (f) | SLOW    |     0.207 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[14]        | ISERDESE2 (IO) | VARIABLE |     0.909 (r) | SLOW    |     0.222 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[14]        | ISERDESE2 (IO) | VARIABLE |     1.108 (f) | SLOW    |     0.222 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[15]        | ISERDESE2 (IO) | VARIABLE |     0.914 (r) | SLOW    |     0.217 (r) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
sys_clock | ddr_ddr3_dq[15]        | ISERDESE2 (IO) | VARIABLE |     1.113 (f) | SLOW    |     0.217 (f) | SLOW    | u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk |
----------+------------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Output Ports Clock-to-out

----------+-------------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference | Output                  | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock     | Port                    | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
----------+-------------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
sys_clock | led_0                   | FDRE           | -     |     15.588 (r) | SLOW    |      5.397 (r) | FAST    |                            |
sys_clock | led_1                   | FDRE           | -     |     14.787 (r) | SLOW    |      5.136 (r) | FAST    |                            |
sys_clock | led_3                   | FDRE           | -     |      9.540 (r) | SLOW    |      3.142 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | led_4                   | FDRE           | -     |      9.581 (r) | SLOW    |      3.212 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | led_5                   | FDRE           | -     |      8.998 (r) | SLOW    |      2.734 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | led_6                   | FDRE           | -     |     10.448 (r) | SLOW    |      3.581 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | led_7                   | FDRE           | -     |     10.216 (r) | SLOW    |      3.465 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | serial_tl_clock_out     | MMCME2_ADV     | -     |      4.119 (r) | SLOW    |      0.561 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | serial_tl_clock_out     | MMCME2_ADV     | -     |      4.119 (f) | SLOW    |      0.561 (f) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | serial_tl_in_ready      | FDRE (IO)      | -     |     15.663 (r) | SLOW    |      3.307 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | serial_tl_out_bits_phit | FDCE           | -     |     13.585 (r) | SLOW    |      3.509 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | serial_tl_out_valid     | FDCE           | -     |     13.930 (r) | SLOW    |      3.353 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | uart_txd                | FDSE (IO)      | -     |      3.284 (r) | SLOW    |      0.570 (r) | FAST    | clk_out1_harnessSysPLLNode |
sys_clock | ddr_ddr3_reset_n        | FDRE           | -     |      7.579 (r) | SLOW    |      1.886 (r) | FAST    | clk_pll_i                  |
sys_clock | ddr_ddr3_addr[1]        | OSERDESE2 (IO) | -     |      4.402 (r) | SLOW    |      2.059 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[4]        | OSERDESE2 (IO) | -     |      4.371 (r) | SLOW    |      2.025 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[5]        | OSERDESE2 (IO) | -     |      4.409 (r) | SLOW    |      2.065 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[6]        | OSERDESE2 (IO) | -     |      4.412 (r) | SLOW    |      2.068 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[7]        | OSERDESE2 (IO) | -     |      4.392 (r) | SLOW    |      2.049 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[8]        | OSERDESE2 (IO) | -     |      4.405 (r) | SLOW    |      2.061 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[9]        | OSERDESE2 (IO) | -     |      4.418 (r) | SLOW    |      2.074 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[11]       | OSERDESE2 (IO) | -     |      4.394 (r) | SLOW    |      2.049 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[12]       | OSERDESE2 (IO) | -     |      4.424 (r) | SLOW    |      2.078 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[13]       | OSERDESE2 (IO) | -     |      4.400 (r) | SLOW    |      2.057 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[14]       | OSERDESE2 (IO) | -     |      4.392 (r) | SLOW    |      2.047 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_n           | ODDR (IO)      | -     |      4.549 (r) | SLOW    |      2.051 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_n           | ODDR (IO)      | -     |      4.549 (f) | SLOW    |      2.051 (f) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_p           | ODDR (IO)      | -     |      4.552 (r) | SLOW    |      2.053 (r) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_ck_p           | ODDR (IO)      | -     |      4.552 (f) | SLOW    |      2.053 (f) | FAST    | oserdes_clk                |
sys_clock | ddr_ddr3_addr[0]        | OSERDESE2 (IO) | -     |      4.364 (r) | SLOW    |      2.035 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[2]        | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      2.048 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[3]        | OSERDESE2 (IO) | -     |      4.379 (r) | SLOW    |      2.049 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_addr[10]       | OSERDESE2 (IO) | -     |      4.352 (r) | SLOW    |      2.021 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ba[0]          | OSERDESE2 (IO) | -     |      4.366 (r) | SLOW    |      2.036 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ba[1]          | OSERDESE2 (IO) | -     |      4.343 (r) | SLOW    |      2.015 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ba[2]          | OSERDESE2 (IO) | -     |      4.362 (r) | SLOW    |      2.031 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_cas_n          | OSERDESE2 (IO) | -     |      4.359 (r) | SLOW    |      2.029 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_cke            | OSERDESE2 (IO) | -     |      4.347 (r) | SLOW    |      2.017 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_odt            | OSERDESE2 (IO) | -     |      4.360 (r) | SLOW    |      2.028 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_ras_n          | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      2.025 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_we_n           | OSERDESE2 (IO) | -     |      4.372 (r) | SLOW    |      2.044 (r) | FAST    | oserdes_clk_1              |
sys_clock | ddr_ddr3_dm[0]          | OSERDESE2 (IO) | -     |      5.316 (r) | SLOW    |      1.722 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[0]          | PHASER_OUT_PHY | -     |      5.321 (r) | SLOW    |      1.727 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[1]          | OSERDESE2 (IO) | -     |      5.318 (r) | SLOW    |      1.716 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[2]          | OSERDESE2 (IO) | -     |      5.315 (r) | SLOW    |      1.710 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[3]          | PHASER_OUT_PHY | -     |      5.340 (r) | SLOW    |      1.743 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[4]          | PHASER_OUT_PHY | -     |      5.340 (r) | SLOW    |      1.745 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[5]          | OSERDESE2 (IO) | -     |      5.316 (r) | SLOW    |      1.718 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[6]          | PHASER_OUT_PHY | -     |      5.321 (r) | SLOW    |      1.728 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dq[7]          | OSERDESE2 (IO) | -     |      5.315 (r) | SLOW    |      1.708 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_n[0]       | ODDR (IO)      | -     |      6.006 (r) | SLOW    |      2.250 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_n[0]       | ODDR (IO)      | -     |      6.006 (f) | SLOW    |      2.250 (f) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_p[0]       | ODDR (IO)      | -     |      6.007 (r) | SLOW    |      2.252 (r) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dqs_p[0]       | ODDR (IO)      | -     |      6.007 (f) | SLOW    |      2.252 (f) | FAST    | oserdes_clk_2              |
sys_clock | ddr_ddr3_dm[1]          | OSERDESE2 (IO) | -     |      5.323 (r) | SLOW    |      1.730 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[8]          | OSERDESE2 (IO) | -     |      5.325 (r) | SLOW    |      1.729 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[9]          | OSERDESE2 (IO) | -     |      5.325 (r) | SLOW    |      1.743 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[10]         | OSERDESE2 (IO) | -     |      5.325 (r) | SLOW    |      1.717 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[11]         | OSERDESE2 (IO) | -     |      5.322 (r) | SLOW    |      1.736 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[12]         | OSERDESE2 (IO) | -     |      5.326 (r) | SLOW    |      1.735 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[13]         | PHASER_OUT_PHY | -     |      5.337 (r) | SLOW    |      1.751 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[14]         | OSERDESE2 (IO) | -     |      5.322 (r) | SLOW    |      1.729 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dq[15]         | PHASER_OUT_PHY | -     |      5.337 (r) | SLOW    |      1.741 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_n[1]       | ODDR (IO)      | -     |      6.012 (r) | SLOW    |      2.249 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_n[1]       | ODDR (IO)      | -     |      6.012 (f) | SLOW    |      2.249 (f) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_p[1]       | ODDR (IO)      | -     |      6.013 (r) | SLOW    |      2.247 (r) | FAST    | oserdes_clk_3              |
sys_clock | ddr_ddr3_dqs_p[1]       | ODDR (IO)      | -     |      6.013 (f) | SLOW    |      2.247 (f) | FAST    | oserdes_clk_3              |
----------+-------------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Combinational Delays

------+-------+-----------+---------+-----------+---------+
From  | To    |   Max     | Process |   Min     | Process |
Port  | Port  | Delay(ns) | Corner  | Delay(ns) | Corner  |
------+-------+-----------+---------+-----------+---------+
reset | led_2 |    14.005 | SLOW    |     5.417 | FAST    |
------+-------+-----------+---------+-----------+---------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clock | sys_clock   |        19.769 | SLOW    |         8.220 | SLOW    |         0.488 | SLOW    |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: sys_clock
Worst Case Data Window: 1.360 ns
Ideal Clock Offset to Actual Clock: -0.443 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
ddr_ddr3_dq[0]     |   0.908 (r) | SLOW    |  0.222 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[0]     |   1.107 (f) | SLOW    |  0.222 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[1]     |   0.899 (r) | SLOW    |  0.231 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[1]     |   1.098 (f) | SLOW    |  0.231 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[2]     |   0.895 (r) | SLOW    |  0.235 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[2]     |   1.094 (f) | SLOW    |  0.235 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[3]     |   0.921 (r) | SLOW    |  0.209 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[3]     |   1.120 (f) | SLOW    |  0.209 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[4]     |   0.923 (r) | SLOW    |  0.207 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[4]     |   1.122 (f) | SLOW    |  0.207 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[5]     |   0.901 (r) | SLOW    |  0.228 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[5]     |   1.100 (f) | SLOW    |  0.228 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[6]     |   0.906 (r) | SLOW    |  0.223 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[6]     |   1.105 (f) | SLOW    |  0.223 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[7]     |   0.893 (r) | SLOW    |  0.237 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[7]     |   1.092 (f) | SLOW    |  0.237 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[8]     |   0.907 (r) | SLOW    |  0.224 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[8]     |   1.106 (f) | SLOW    |  0.224 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[9]     |   0.919 (r) | SLOW    |  0.212 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[9]     |   1.118 (f) | SLOW    |  0.212 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[10]    |   0.895 (r) | SLOW    |  0.236 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[10]    |   1.094 (f) | SLOW    |  0.236 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[11]    |   0.916 (r) | SLOW    |  0.215 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[11]    |   1.115 (f) | SLOW    |  0.215 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[12]    |   0.908 (r) | SLOW    |  0.223 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[12]    |   1.107 (f) | SLOW    |  0.223 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[13]    |   0.924 (r) | SLOW    |  0.207 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[13]    |   1.123 (f) | SLOW    |  0.207 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[14]    |   0.909 (r) | SLOW    |  0.222 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[14]    |   1.108 (f) | SLOW    |  0.222 (f) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[15]    |   0.914 (r) | SLOW    |  0.217 (r) | SLOW    |       inf |       inf |             - |
ddr_ddr3_dq[15]    |   1.113 (f) | SLOW    |  0.217 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   1.123 (f) | SLOW    |  0.237 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.072 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_addr[0]   |   4.364 (r) | SLOW    |   2.035 (r) | FAST    |    0.015 |
ddr_ddr3_addr[1]   |   4.402 (r) | SLOW    |   2.059 (r) | FAST    |    0.051 |
ddr_ddr3_addr[2]   |   4.377 (r) | SLOW    |   2.048 (r) | FAST    |    0.027 |
ddr_ddr3_addr[3]   |   4.379 (r) | SLOW    |   2.049 (r) | FAST    |    0.029 |
ddr_ddr3_addr[4]   |   4.371 (r) | SLOW    |   2.025 (r) | FAST    |    0.019 |
ddr_ddr3_addr[5]   |   4.409 (r) | SLOW    |   2.065 (r) | FAST    |    0.057 |
ddr_ddr3_addr[6]   |   4.412 (r) | SLOW    |   2.068 (r) | FAST    |    0.060 |
ddr_ddr3_addr[7]   |   4.392 (r) | SLOW    |   2.049 (r) | FAST    |    0.040 |
ddr_ddr3_addr[8]   |   4.405 (r) | SLOW    |   2.061 (r) | FAST    |    0.053 |
ddr_ddr3_addr[9]   |   4.418 (r) | SLOW    |   2.074 (r) | FAST    |    0.066 |
ddr_ddr3_addr[10]  |   4.352 (r) | SLOW    |   2.021 (r) | FAST    |    0.000 |
ddr_ddr3_addr[11]  |   4.394 (r) | SLOW    |   2.049 (r) | FAST    |    0.042 |
ddr_ddr3_addr[12]  |   4.424 (r) | SLOW    |   2.078 (r) | FAST    |    0.072 |
ddr_ddr3_addr[13]  |   4.400 (r) | SLOW    |   2.057 (r) | FAST    |    0.048 |
ddr_ddr3_addr[14]  |   4.392 (r) | SLOW    |   2.047 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   4.424 (r) | SLOW    |   2.021 (r) | FAST    |    0.072 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_ba[0]     |   4.366 (r) | SLOW    |   2.036 (r) | FAST    |    0.022 |
ddr_ddr3_ba[1]     |   4.343 (r) | SLOW    |   2.015 (r) | FAST    |    0.000 |
ddr_ddr3_ba[2]     |   4.362 (r) | SLOW    |   2.031 (r) | FAST    |    0.019 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   4.366 (r) | SLOW    |   2.015 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_dm[0]     |   5.316 (r) | SLOW    |   1.722 (r) | FAST    |    0.000 |
ddr_ddr3_dm[1]     |   5.323 (r) | SLOW    |   1.730 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.323 (r) | SLOW    |   1.722 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.043 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_dq[0]     |   5.321 (r) | SLOW    |   1.727 (r) | FAST    |    0.019 |
ddr_ddr3_dq[1]     |   5.318 (r) | SLOW    |   1.716 (r) | FAST    |    0.008 |
ddr_ddr3_dq[2]     |   5.315 (r) | SLOW    |   1.710 (r) | FAST    |    0.002 |
ddr_ddr3_dq[3]     |   5.340 (r) | SLOW    |   1.743 (r) | FAST    |    0.035 |
ddr_ddr3_dq[4]     |   5.340 (r) | SLOW    |   1.745 (r) | FAST    |    0.037 |
ddr_ddr3_dq[5]     |   5.316 (r) | SLOW    |   1.718 (r) | FAST    |    0.010 |
ddr_ddr3_dq[6]     |   5.321 (r) | SLOW    |   1.728 (r) | FAST    |    0.020 |
ddr_ddr3_dq[7]     |   5.315 (r) | SLOW    |   1.708 (r) | FAST    |    0.000 |
ddr_ddr3_dq[8]     |   5.325 (r) | SLOW    |   1.729 (r) | FAST    |    0.021 |
ddr_ddr3_dq[9]     |   5.325 (r) | SLOW    |   1.743 (r) | FAST    |    0.035 |
ddr_ddr3_dq[10]    |   5.325 (r) | SLOW    |   1.717 (r) | FAST    |    0.010 |
ddr_ddr3_dq[11]    |   5.322 (r) | SLOW    |   1.736 (r) | FAST    |    0.028 |
ddr_ddr3_dq[12]    |   5.326 (r) | SLOW    |   1.735 (r) | FAST    |    0.027 |
ddr_ddr3_dq[13]    |   5.337 (r) | SLOW    |   1.751 (r) | FAST    |    0.043 |
ddr_ddr3_dq[14]    |   5.322 (r) | SLOW    |   1.729 (r) | FAST    |    0.021 |
ddr_ddr3_dq[15]    |   5.337 (r) | SLOW    |   1.741 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.340 (r) | SLOW    |   1.708 (r) | FAST    |    0.043 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clock
Bus Skew: 0.007 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddr_ddr3_dqs_n[0]  |   6.006 (r) | SLOW    |   2.250 (r) | FAST    |    0.003 |
ddr_ddr3_dqs_n[0]  |   6.006 (f) | SLOW    |   2.250 (f) | FAST    |    0.003 |
ddr_ddr3_dqs_n[1]  |   6.012 (r) | SLOW    |   2.249 (r) | FAST    |    0.006 |
ddr_ddr3_dqs_n[1]  |   6.012 (f) | SLOW    |   2.249 (f) | FAST    |    0.006 |
ddr_ddr3_dqs_p[0]  |   6.007 (r) | SLOW    |   2.252 (r) | FAST    |    0.005 |
ddr_ddr3_dqs_p[0]  |   6.007 (f) | SLOW    |   2.252 (f) | FAST    |    0.005 |
ddr_ddr3_dqs_p[1]  |   6.013 (r) | SLOW    |   2.247 (r) | FAST    |    0.007 |
ddr_ddr3_dqs_p[1]  |   6.013 (f) | SLOW    |   2.247 (f) | FAST    |    0.007 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.013 (r) | SLOW    |   2.247 (r) | FAST    |    0.007 |
-------------------+-------------+---------+-------------+---------+----------+



