Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.27 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: iExecute.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "iExecute.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "iExecute"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : iExecute
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : iExecute.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/full_adder.vhd" in Library work.
Architecture full_adder_behav of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/cla_four.vhd" in Library work.
Architecture cla4_dataflow of Entity cla_four is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/rca.vhd" in Library work.
Architecture behavioral_rca of Entity rca is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/adder_subtracter.vhdl" in Library work.
Architecture behavioral of Entity adder_subtracter is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/multiplier.vhdl" in Library work.
Architecture behaviour of Entity multiplier is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/divider.vhdl" in Library work.
Architecture behaviour of Entity divider is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/program_counter.vhdl" in Library work.
Architecture pcarch of Entity program_counter is up to date.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/ALU.vhdl" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Rocco/Desktop/MIPS/MIPS2/iExecute.vhdl" in Library work.
Architecture behavior of Entity iexecute is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <iExecute> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <adder_subtracter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplier> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <divider> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <program_counter> in library <work> (architecture <pcarch>).

Analyzing hierarchy for entity <RCA> in library <work> (architecture <Behavioral_RCA>) with generics.
	N = 32
	N_CLA = 4

Analyzing hierarchy for entity <cla_four> in library <work> (architecture <cla4_dataflow>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <full_adder_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <iExecute> in library <work> (Architecture <behavior>).
Entity <iExecute> analyzed. Unit <iExecute> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "C:/Users/Rocco/Desktop/MIPS/MIPS2/ALU.vhdl" line 93: The following signals are missing in the process sensitivity list:
   reg_s, Sign_extend, fun, reg_t, new_pcl, res_add_sub, res_m, res_d.
INFO:Xst:2679 - Register <result_tmp> in unit <ALU> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <enable> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <load> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <increment> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reset> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <clock> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <enablel> in unit <ALU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <loadl> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <resetl> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <incrementl> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <read_write> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <en> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <indix> in unit <ALU> has a constant value of 11111 during circuit operation. The register is replaced by logic.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <adder_subtracter> in library <work> (Architecture <behavioral>).
Entity <adder_subtracter> analyzed. Unit <adder_subtracter> generated.

Analyzing generic Entity <RCA> in library <work> (Architecture <Behavioral_RCA>).
	N = 32
	N_CLA = 4
Entity <RCA> analyzed. Unit <RCA> generated.

Analyzing Entity <cla_four> in library <work> (Architecture <cla4_dataflow>).
Entity <cla_four> analyzed. Unit <cla_four> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <full_adder_behav>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <multiplier> in library <work> (Architecture <behaviour>).
WARNING:Xst:819 - "C:/Users/Rocco/Desktop/MIPS/MIPS2/multiplier.vhdl" line 27: The following signals are missing in the process sensitivity list:
   res_tmp.
INFO:Xst:2679 - Register <flag_s> in unit <multiplier> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <multiplier> analyzed. Unit <multiplier> generated.

Analyzing Entity <divider> in library <work> (Architecture <behaviour>).
INFO:Xst:2679 - Register <res_tmp_signed> in unit <divider> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flag_s> in unit <divider> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <res_tmp> in unit <divider> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <divider> analyzed. Unit <divider> generated.

Analyzing Entity <program_counter> in library <work> (Architecture <pcarch>).
Entity <program_counter> analyzed. Unit <program_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <multiplier>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/multiplier.vhdl".
WARNING:Xst:646 - Signal <res_tmp_signed> is assigned but never used.
WARNING:Xst:737 - Found 31-bit latch for signal <res_tmp>.
WARNING:Xst:643 - "C:/Users/Rocco/Desktop/MIPS/MIPS2/multiplier.vhdl" line 38: The result of a 16x16-bit multiplication is partially used. Only the 31 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16x16-bit multiplier for signal <res_tmp$mult0000> created at line 38.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiplier> synthesized.


Synthesizing Unit <divider>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/divider.vhdl".
WARNING:Xst:646 - Signal <b_int> is assigned but never used.
WARNING:Xst:646 - Signal <res_tmp> is assigned but never used.
WARNING:Xst:646 - Signal <a_sign> is assigned but never used.
WARNING:Xst:646 - Signal <res_tmp_signed> is assigned but never used.
WARNING:Xst:646 - Signal <b_sign> is assigned but never used.
WARNING:Xst:646 - Signal <a_int> is assigned but never used.
Unit <divider> synthesized.


Synthesizing Unit <program_counter>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/program_counter.vhdl".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit tristate buffer for signal <aBus>.
    Found 32-bit register for signal <pcReg>.
    Found 32-bit adder for signal <pcReg$addsub0000> created at line 24.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Tristate(s).
Unit <program_counter> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/full_adder.vhd".
    Found 1-bit xor2 for signal <P>.
    Found 1-bit xor2 for signal <S>.
Unit <full_adder> synthesized.


Synthesizing Unit <cla_four>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/cla_four.vhd".
WARNING:Xst:647 - Input <B> is never used.
WARNING:Xst:653 - Signal <new_B> is used but never assigned. Tied to value 0000.
WARNING:Xst:1780 - Signal <G<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <A4> is never used or assigned.
WARNING:Xst:1780 - Signal <B4> is never used or assigned.
Unit <cla_four> synthesized.


Synthesizing Unit <RCA>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/rca.vhd".
Unit <RCA> synthesized.


Synthesizing Unit <adder_subtracter>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/adder_subtracter.vhdl".
WARNING:Xst:1780 - Signal <cout> is never used or assigned.
    Found 1-bit xor2 for signal <OVF$xor0000> created at line 55.
Unit <adder_subtracter> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/ALU.vhdl".
WARNING:Xst:647 - Input <reg_d> is never used.
WARNING:Xst:1305 - Output <result> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <indix> is assigned but never used.
WARNING:Xst:646 - Signal <en> is assigned but never used.
WARNING:Xst:646 - Signal <result_tmp> is assigned but never used.
WARNING:Xst:646 - Signal <read_write> is assigned but never used.
WARNING:Xst:646 - Signal <new_pc> is assigned but never used.
WARNING:Xst:646 - Signal <ow> is assigned but never used.
WARNING:Xst:653 - Signal <old_pcl> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <new_pcl> is assigned but never used.
WARNING:Xst:1780 - Signal <result_tmpd> is never used or assigned.
WARNING:Xst:1780 - Signal <result_tmpm> is never used or assigned.
WARNING:Xst:1780 - Signal <opcode> is never used or assigned.
WARNING:Xst:737 - Found 1-bit latch for signal <sgnd>.
WARNING:Xst:737 - Found 1-bit latch for signal <sgn>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <op1d>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <op2d>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <op1m>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sgnm>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <op2m>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sb>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <old_pc>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <op1>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <op2>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <res>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 4-to-1 multiplexer for signal <old_pc$mux0000>.
    Found 32-bit shifter logical left for signal <res$shift0004> created at line 192.
    Found 32-bit shifter logical right for signal <res$shift0005> created at line 196.
    Found 32-bit shifter rotate left for signal <res$shift0006> created at line 206.
    Found 32-bit shifter rotate right for signal <res$shift0007> created at line 209.
    Found 32-bit xor2 for signal <res$xor0000> created at line 150.
    Summary:
	inferred  32 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <iExecute>.
    Related source file is "C:/Users/Rocco/Desktop/MIPS/MIPS2/iExecute.vhdl".
WARNING:Xst:1306 - Output <result> is never assigned.
WARNING:Xst:1780 - Signal <old_pc> is never used or assigned.
WARNING:Xst:1780 - Signal <new_pc> is never used or assigned.
WARNING:Xst:1780 - Signal <load> is never used or assigned.
WARNING:Xst:1780 - Signal <zero> is never used or assigned.
WARNING:Xst:1780 - Signal <enable> is never used or assigned.
WARNING:Xst:646 - Signal <res> is assigned but never used.
WARNING:Xst:1780 - Signal <increment> is never used or assigned.
    Found 6-bit register for signal <func>.
    Found 32-bit register for signal <imm>.
    Found 6-bit register for signal <opcode>.
    Found 32-bit register for signal <regd>.
    Found 32-bit register for signal <regs>.
    Found 32-bit register for signal <regt>.
    Found 5-bit register for signal <sham>.
    Summary:
	inferred 145 D-type flip-flop(s).
Unit <iExecute> synthesized.

WARNING:Xst:524 - All outputs of the instance <pc> of the block <program_counter> are unconnected in block <ALU>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <pc_load> of the block <program_counter> are unconnected in block <ALU>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Registers                                            : 7
 32-bit register                                       : 4
 5-bit register                                        : 1
 6-bit register                                        : 2
# Latches                                              : 13
 1-bit latch                                           : 4
 16-bit latch                                          : 2
 31-bit latch                                          : 1
 32-bit latch                                          : 6
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 32-bit shifter rotate left                            : 1
 32-bit shifter rotate right                           : 1
# Xors                                                 : 66
 1-bit xor2                                            : 65
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx92i.
WARNING:Xst:2677 - Node <regd_0> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_1> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_2> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_3> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_4> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_5> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_6> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_7> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_8> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_9> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_10> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_11> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_12> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_13> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_14> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_15> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_16> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_17> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_18> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_19> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_20> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_21> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_22> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_23> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_24> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_25> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_26> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_27> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_28> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_29> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_30> of sequential type is unconnected in block <iExecute>.
WARNING:Xst:2677 - Node <regd_31> of sequential type is unconnected in block <iExecute>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Registers                                            : 145
 Flip-Flops                                            : 145
# Latches                                              : 13
 1-bit latch                                           : 4
 16-bit latch                                          : 2
 31-bit latch                                          : 1
 32-bit latch                                          : 6
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 32-bit shifter rotate left                            : 1
 32-bit shifter rotate right                           : 1
# Xors                                                 : 66
 1-bit xor2                                            : 65
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<31>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[7].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<31>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<30>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[7].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<30>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<29>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[7].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<29>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<28>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[7].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<28>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<27>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[6].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<27>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<26>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[6].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<26>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<25>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[6].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<25>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<24>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[6].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<24>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<23>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[5].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<23>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<22>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[5].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<22>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<21>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[5].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<21>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<20>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[5].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<20>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<19>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[4].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<19>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<18>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[4].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<18>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<17>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[4].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<17>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<16>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[4].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<16>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<15>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[3].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<15>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<14>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[3].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<14>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<13>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[3].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<13>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<12>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[3].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<12>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<11>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[2].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<11>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<10>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[2].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<10>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<9>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[2].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<9>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<8>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[2].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<8>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<7>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[1].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<7>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<6>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[1].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<6>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<5>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[1].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<5>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<4>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[1].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<4>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<3>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[0].cla_cell/FA3/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<3>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<2>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[0].cla_cell/FA2/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<2>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<1>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[0].cla_cell/FA1/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<1>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_add_sub<0>>
Sources are: 
   Signal <alu1/add_sub/ra0/cla[0].cla_cell/FA0/Mxor_S/Result> is assigned to logic
   Signal <alu1/res_add_sub<0>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<31>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<31>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<30>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<30>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<29>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<29>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<28>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<28>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<27>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<27>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<26>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<26>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<25>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<25>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<24>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<24>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<23>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<23>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<22>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<22>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<21>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<21>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<20>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<20>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<19>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<19>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<18>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<18>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<17>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<17>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<16>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<16>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<15>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<15>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<14>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<14>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<13>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<13>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<12>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<12>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<11>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<11>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<10>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<10>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<9>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<9>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<8>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<8>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<7>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<7>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<6>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<6>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<5>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<5>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<4>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<4>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<3>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<3>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<2>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<2>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<1>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND
   Signal <alu1/res_d<1>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_d<0>>
Sources are: 
   Signal <alu1/div/res<0>> in Unit <divider> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<31>>
Sources are: 
   Signal <alu1/mul/flag_s> in Unit <multiplier> is assigned to VCC
   Signal <alu1/res_m<31>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<30>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/30/0>
   Signal <alu1/res_m<30>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<29>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/29/0>
   Signal <alu1/res_m<29>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<28>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/28/0>
   Signal <alu1/res_m<28>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<27>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/27/0>
   Signal <alu1/res_m<27>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<26>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/26/0>
   Signal <alu1/res_m<26>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<25>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/25/0>
   Signal <alu1/res_m<25>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<24>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/24/0>
   Signal <alu1/res_m<24>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<23>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/23/0>
   Signal <alu1/res_m<23>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<22>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/22/0>
   Signal <alu1/res_m<22>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<21>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/21/0>
   Signal <alu1/res_m<21>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<20>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/20/0>
   Signal <alu1/res_m<20>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<19>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/19/0>
   Signal <alu1/res_m<19>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<18>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/18/0>
   Signal <alu1/res_m<18>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<17>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/17/0>
   Signal <alu1/res_m<17>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<16>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/16/0>
   Signal <alu1/res_m<16>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<15>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/15/0>
   Signal <alu1/res_m<15>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<14>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/14/0>
   Signal <alu1/res_m<14>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<13>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/13/0>
   Signal <alu1/res_m<13>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<12>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/12/0>
   Signal <alu1/res_m<12>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<11>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/11/0>
   Signal <alu1/res_m<11>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<10>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/10/0>
   Signal <alu1/res_m<10>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<9>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/9/0>
   Signal <alu1/res_m<9>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<8>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/8/0>
   Signal <alu1/res_m<8>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<7>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/7/0>
   Signal <alu1/res_m<7>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<6>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/6/0>
   Signal <alu1/res_m<6>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<5>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/5/0>
   Signal <alu1/res_m<5>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<4>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/4/0>
   Signal <alu1/res_m<4>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<3>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/3/0>
   Signal <alu1/res_m<3>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<2>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/2/0>
   Signal <alu1/res_m<2>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<1>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/1/0>
   Signal <alu1/res_m<1>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <ALU> on signal <res_m<0>>
Sources are: 
   Output signal of LD_1 instance <alu1/mul/res_tmp/0/0>
   Signal <alu1/res_m<0>> in Unit <ALU> is assigned to VCC

ERROR:Xst:528 - Multi-source in Unit <multiplier> on signal <flag_s>
Sources are: 
   Signal <alu1/mul/flag_s> in Unit <multiplier> is assigned to VCC
CPU : 7.99 / 8.31 s | Elapsed : 8.00 / 8.00 s
 
--> 

Total memory usage is 163412 kilobytes

Number of errors   :   97 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :   28 (   0 filtered)

