// Seed: 447127740
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input tri1  id_2,
    input wand  id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri id_9,
    output uwire id_10,
    output tri1 id_11,
    output uwire id_12
    , id_26,
    input uwire id_13,
    input uwire id_14,
    output supply1 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input wire id_18,
    output supply1 id_19,
    output wire id_20,
    input wand id_21,
    input tri1 id_22,
    output tri id_23,
    input tri id_24
);
  assign id_15 = 1;
  module_0(
      id_2, id_2, id_4, id_21
  );
endmodule
