/*
 * Copyright (c) 2012, Sascha Schade
 * Copyright (c) 2013, Kevin LÃ¤ufer
 * Copyright (c) 2014, 2017, Niklas Hauser
 *
 * This file is part of the modm project.
 *
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/.
 */
// ----------------------------------------------------------------------------

/*
 * WARNING: This file is generated automatically, do not edit!
 * Please modify the corresponding *.in file instead and rebuild this file. 
 */
// ----------------------------------------------------------------------------

#include "../device.h"
#include "spi_1.hpp"

namespace
{
	static uint8_t* transmitBuffer(0);
	static uint8_t* receiveBuffer(0);
	static uint16_t bufferLength(0);
	enum
	{
		BUFFER_TRANSMIT_INCR_bm = 0x01,
		BUFFER_RECEIVE_INCR_bm = 0x02,
		BUFFER_TRANSMIT_IS_NOT_ZERO_bm = 0x04,
		BUFFER_RECEIVE_IS_NOT_ZERO_bm = 0x08,
		BUFFER_IS_DUMMY_bm = 0x10,
		BUFFER_IS_BUSY_SYNC_bm = 0x20
	};
	static uint8_t status(0);
}

void
modm::platform::SpiMaster1::configurePins(MappingSck mapping, bool useSsel)
{
	// Deassert Reset
	LPC_SYSCON->PRESETCTRL 		|= PRESETCTRL_SSP1_RST_N;

	// Enable peripheral clock
	LPC_SYSCON->SYSAHBCLKCTRL	|= SYSAHBCLKCTRL_SSP1;

	// Divide peripheral clock by 1
	LPC_SYSCON->SSP1CLKDIV = 0x01;

	// MISO1 at PIO2_2 and MOSI1 at PIO2_3
	LPC_IOCON->PIO2_2			&= ~0x07;
	LPC_IOCON->PIO2_2			|=  0x02;	/* SSP MISO */
	LPC_IOCON->PIO2_3			&= ~0x07;
	LPC_IOCON->PIO2_3			|=  0x02;	/* SSP MOSI */

	// For SPI1 SCK1 is fixed at PIO2_1
	LPC_IOCON->PIO2_1 = 0x02;
	(void) mapping; // unused

	if (useSsel) {
	// SSEL1 fixed at PIO2_0
		LPC_IOCON->PIO2_0 &= ~0x07;
		LPC_IOCON->PIO2_0 |=  0x02;
	}

}

void
modm::platform::SpiMaster1::initialize(
		Mode mode,
		Presacler prescaler,
		uint8_t serialClockRate,
		TransferSize transferSize,
		FrameFormat frameFormat)
{
	// Control register 0
	LPC_SSP1->CR0 = (serialClockRate << 8) |
			 (static_cast<uint16_t>(mode)) |
			((static_cast<uint16_t>(frameFormat)) << 4) |
			((static_cast<uint16_t>(transferSize)) << 0);

	// Clock prescale register
	LPC_SSP1->CPSR = static_cast<uint8_t>(prescaler);

	for (uint8_t ii = 0; ii < fifoSize; ++ii)
	{
	  uint16_t Dummy = LPC_SSP1->DR;		/* clear the RxFIFO */
	  (void)Dummy; // unused
	}

	/* TODO Enable the SSP Interrupt */

	// Enable SPI1 in master mode
	LPC_SSP1->CR1 = SPI_CR1_SSE;
}

// ----------------------------------------------------------------------------
bool
modm::platform::SpiMaster1::setBuffer(uint16_t length, uint8_t* transmit, uint8_t* receive, BufferIncrease bufferIncrease)
{
	if (!isFinished()) {
		return false;
	}
	
	transmitBuffer = transmit;
	receiveBuffer = receive ? receive : transmit;
	bufferLength = length;
	
	status &= ~(BUFFER_TRANSMIT_INCR_bm | BUFFER_RECEIVE_INCR_bm);
	status |= bufferIncrease;
	
	return true;
}

bool
modm::platform::SpiMaster1::transfer(TransferOptions options)
{
	if (status & BUFFER_IS_BUSY_SYNC_bm) {
		return false;
	}
	
	uint8_t rx = 0;
	uint8_t tx = 0xff;
		
	// send the buffer out, blocking
	status |= BUFFER_IS_BUSY_SYNC_bm;
	
	// check if we have to use a dummy buffer
	bool transmit = (options & TRANSFER_SEND_BUFFER_DISCARD_RECEIVE) & static_cast<bool>(transmitBuffer);
	bool receive = (options & TRANSFER_SEND_DUMMY_SAVE_RECEIVE) & static_cast<bool>(receiveBuffer);
	
	// If this is not a write-only transfer
	if (receive) {
		// This is an SPI master, so all data in the Rx FIFO can be discarded
		// because they may result from a former write-only transfer.
		while (LPC_SSP1->SR & SPI_SRn_RNE) {
			uint16_t dummy = LPC_SSP1->DR;
			(void) dummy;
		}
	}
	
	while (bufferLength) 
	{
		// Put as many bytes of the buffer into the hardware Tx FIFO
		// until it is full or all bytes from the buffer were sent. 
		uint_fast16_t ii = 0;
		while ((LPC_SSP1->SR & SPI_SRn_TNF) && (ii < bufferLength))
		{
			if (transmit) {
				tx = transmitBuffer[(status & BUFFER_TRANSMIT_INCR_bm) ? ii : bufferLength-1-ii];
			}
			LPC_SSP1->DR = tx;
			++ii;
		}
		
		// ii is the number of bytes just written to FIFO
		// For every byte written one byte is received. 
		
		// Get corresponding number of bits from Rx FIFO if this is not a
		// Tx-only transfer
		if (receive) {
			uint16_t jj = 0; // number of bytes received. 
			while (jj < ii) {
				// Busy-waiting for data until all data received.
				while (!(LPC_SSP1->SR & SPI_SRn_RNE));
				receiveBuffer[(status & BUFFER_RECEIVE_INCR_bm) ? jj : bufferLength-1-jj] = LPC_SSP1->DR;
				++jj;
			}
		}
		
		// Block until all transfers finished
		// TODO Do not block here, use interrupts
		while (LPC_SSP1->SR & SPI_SRn_BSY);
		
		// Finished?
		if (ii >= bufferLength) {
			break;
		}	
	}

	// TODO Do not block here, use interrupt to clear BUFFER_IS_BUSY_SYNC_bm
	// flag when SPI is not busy any more
	while (LPC_SSP1->SR & SPI_SRn_BSY);
	status &= ~BUFFER_IS_BUSY_SYNC_bm;
	
	return true;
}

bool
modm::platform::SpiMaster1::transferSync(TransferOptions options)
{
	return transfer(options);
}

bool
modm::platform::SpiMaster1::isFinished()
{
	return !(status & BUFFER_IS_BUSY_SYNC_bm);
}

// ----------------------------------------------------------------------------
uint8_t
modm::platform::SpiMaster1::write(uint8_t data)
{
	/* Move on only if TX FIFO not full. */
	while (!(LPC_SSP1->SR & SPI_SRn_TNF));

	/* Put data into FIFO */
	LPC_SSP1->DR = data;
	
	/* Wait until data is received */
	while (LPC_SSP1->SR & SPI_SRn_BSY);
	
	return LPC_SSP1->DR;
}