Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Jan  9 18:09:45 2022
| Host         : UBUNTU01 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.461        0.000                      0                  668        0.133        0.000                      0                  668        3.750        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              0.461        0.000                      0                  668        0.133        0.000                      0                  668        3.750        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 2.764ns (29.271%)  route 6.679ns (70.729%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.622     5.173    sys_clk
    SLICE_X61Y58         FDRE                                         r  program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  program_counter_reg[3]/Q
                         net (fo=163, routed)         1.168     6.798    program_counter_reg_rep[3]
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.950 r  scratchpad2_reg_0_31_0_5_i_8/O
                         net (fo=64, routed)          1.301     8.251    scratchpad1_reg_0_31_0_5/ADDRA3
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     8.603 r  scratchpad1_reg_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.757     9.361    alu_op1_mux_input0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.324     9.685 r  scratchpad2_reg_0_31_0_5_i_55/O
                         net (fo=3, routed)           0.228     9.913    alu_op1_mux_output[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.685    10.598 f  scratchpad2_reg_0_31_0_5_i_46/O[0]
                         net (fo=1, routed)           0.299    10.897    data0[0]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.196 f  scratchpad2_reg_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.295    11.491    scratchpad2_reg_0_31_0_5_i_51_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.124    11.615 f  scratchpad2_reg_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.790    12.405    scratchpad2_reg_0_31_0_5_i_30_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.529 f  scratchpad2_reg_0_31_0_5_i_19/O
                         net (fo=4, routed)           0.492    13.021    scratchpad2_reg_0_31_0_5_i_19_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.145 r  program_counter[31]_i_5/O
                         net (fo=32, routed)          0.858    14.003    program_counter[31]_i_5_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.127 r  program_counter[3]_i_1/O
                         net (fo=1, routed)           0.489    14.616    pc_input_mux_output[3]
    SLICE_X61Y58         FDRE                                         r  program_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.504    14.875    sys_clk
    SLICE_X61Y58         FDRE                                         r  program_counter_reg[3]/C
                         clock pessimism              0.298    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.061    15.077    program_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad2_reg_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 3.400ns (38.797%)  route 5.364ns (61.203%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  scratchpad2_reg_0_31_18_23_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.314    scratchpad2_reg_0_31_18_23_i_31_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  scratchpad2_reg_0_31_24_29_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.428    scratchpad2_reg_0_31_24_29_i_35_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.667 r  scratchpad2_reg_0_31_24_29_i_36/O[2]
                         net (fo=1, routed)           0.563    12.230    data0[30]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.302    12.532 r  program_counter[28]_i_4/O
                         net (fo=1, routed)           0.149    12.681    program_counter[28]_i_4_n_0
    SLICE_X59Y63         LUT2 (Prop_lut2_I0_O)        0.124    12.805 r  program_counter[28]_i_3/O
                         net (fo=2, routed)           0.635    13.440    program_counter[28]_i_3_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.150    13.590 r  scratchpad2_reg_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.348    13.938    scratchpad2_reg_0_31_30_31/D
    SLICE_X60Y64         RAMD32                                       r  scratchpad2_reg_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.500    14.871    scratchpad2_reg_0_31_30_31/WCLK
    SLICE_X60Y64         RAMD32                                       r  scratchpad2_reg_0_31_30_31/DP/CLK
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.615    14.480    scratchpad2_reg_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.764ns (29.859%)  route 6.493ns (70.141%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.622     5.173    sys_clk
    SLICE_X61Y58         FDRE                                         r  program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  program_counter_reg[3]/Q
                         net (fo=163, routed)         1.168     6.798    program_counter_reg_rep[3]
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.950 r  scratchpad2_reg_0_31_0_5_i_8/O
                         net (fo=64, routed)          1.301     8.251    scratchpad1_reg_0_31_0_5/ADDRA3
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     8.603 r  scratchpad1_reg_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.757     9.361    alu_op1_mux_input0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.324     9.685 r  scratchpad2_reg_0_31_0_5_i_55/O
                         net (fo=3, routed)           0.228     9.913    alu_op1_mux_output[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.685    10.598 r  scratchpad2_reg_0_31_0_5_i_46/O[0]
                         net (fo=1, routed)           0.299    10.897    data0[0]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.196 r  scratchpad2_reg_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.295    11.491    scratchpad2_reg_0_31_0_5_i_51_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.124    11.615 r  scratchpad2_reg_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.790    12.405    scratchpad2_reg_0_31_0_5_i_30_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.529 r  scratchpad2_reg_0_31_0_5_i_19/O
                         net (fo=4, routed)           0.482    13.011    scratchpad2_reg_0_31_0_5_i_19_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.135 r  program_counter[31]_i_3/O
                         net (fo=32, routed)          0.594    13.729    program_counter[31]_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I2_O)        0.124    13.853 r  program_counter[0]_i_1/O
                         net (fo=1, routed)           0.577    14.430    pc_input_mux_output[0]
    SLICE_X62Y59         FDRE                                         r  program_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.504    14.875    sys_clk
    SLICE_X62Y59         FDRE                                         r  program_counter_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)       -0.103    14.996    program_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 2.764ns (29.827%)  route 6.503ns (70.173%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.622     5.173    sys_clk
    SLICE_X61Y58         FDRE                                         r  program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  program_counter_reg[3]/Q
                         net (fo=163, routed)         1.168     6.798    program_counter_reg_rep[3]
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.152     6.950 r  scratchpad2_reg_0_31_0_5_i_8/O
                         net (fo=64, routed)          1.301     8.251    scratchpad1_reg_0_31_0_5/ADDRA3
    SLICE_X60Y56         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.352     8.603 r  scratchpad1_reg_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.757     9.361    alu_op1_mux_input0[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.324     9.685 r  scratchpad2_reg_0_31_0_5_i_55/O
                         net (fo=3, routed)           0.228     9.913    alu_op1_mux_output[0]
    SLICE_X58Y55         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.685    10.598 f  scratchpad2_reg_0_31_0_5_i_46/O[0]
                         net (fo=1, routed)           0.299    10.897    data0[0]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.299    11.196 f  scratchpad2_reg_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.295    11.491    scratchpad2_reg_0_31_0_5_i_51_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.124    11.615 f  scratchpad2_reg_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.790    12.405    scratchpad2_reg_0_31_0_5_i_30_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.529 f  scratchpad2_reg_0_31_0_5_i_19/O
                         net (fo=4, routed)           0.492    13.021    scratchpad2_reg_0_31_0_5_i_19_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.145 r  program_counter[31]_i_5/O
                         net (fo=32, routed)          0.685    13.830    program_counter[31]_i_5_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.954 r  program_counter[2]_i_1/O
                         net (fo=1, routed)           0.486    14.440    pc_input_mux_output[2]
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.503    14.874    sys_clk
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)       -0.045    15.067    program_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 3.356ns (37.524%)  route 5.588ns (62.476%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  scratchpad2_reg_0_31_18_23_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.314    scratchpad2_reg_0_31_18_23_i_31_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.648 r  scratchpad2_reg_0_31_24_29_i_35/O[1]
                         net (fo=1, routed)           0.545    12.193    data0[25]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.303    12.496 r  scratchpad2_reg_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.402    12.898    scratchpad2_reg_0_31_24_29_i_19_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.124    13.022 r  scratchpad2_reg_0_31_24_29_i_8/O
                         net (fo=2, routed)           0.440    13.462    scratchpad2_reg_0_31_24_29_i_8_n_0
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.124    13.586 r  scratchpad2_reg_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.532    14.118    scratchpad1_reg_0_31_24_29/DIA1
    SLICE_X56Y63         RAMD32                                       r  scratchpad1_reg_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.435    14.806    scratchpad1_reg_0_31_24_29/WCLK
    SLICE_X56Y63         RAMD32                                       r  scratchpad1_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X56Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.772    scratchpad1_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 3.400ns (38.690%)  route 5.388ns (61.310%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  scratchpad2_reg_0_31_18_23_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.314    scratchpad2_reg_0_31_18_23_i_31_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  scratchpad2_reg_0_31_24_29_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.428    scratchpad2_reg_0_31_24_29_i_35_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.667 r  scratchpad2_reg_0_31_24_29_i_36/O[2]
                         net (fo=1, routed)           0.563    12.230    data0[30]
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.302    12.532 r  program_counter[28]_i_4/O
                         net (fo=1, routed)           0.149    12.681    program_counter[28]_i_4_n_0
    SLICE_X59Y63         LUT2 (Prop_lut2_I0_O)        0.124    12.805 r  program_counter[28]_i_3/O
                         net (fo=2, routed)           0.635    13.440    program_counter[28]_i_3_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.150    13.590 r  scratchpad2_reg_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.372    13.962    scratchpad1_reg_0_31_30_31/D
    SLICE_X60Y64         RAMD32                                       r  scratchpad1_reg_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.500    14.871    scratchpad1_reg_0_31_30_31/WCLK
    SLICE_X60Y64         RAMD32                                       r  scratchpad1_reg_0_31_30_31/DP/CLK
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457    14.638    scratchpad1_reg_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad2_reg_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 3.470ns (38.860%)  route 5.460ns (61.140%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  scratchpad2_reg_0_31_18_23_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.314    scratchpad2_reg_0_31_18_23_i_31_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  scratchpad2_reg_0_31_24_29_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.428    scratchpad2_reg_0_31_24_29_i_35_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.762 r  scratchpad2_reg_0_31_24_29_i_36/O[1]
                         net (fo=1, routed)           0.428    12.190    data0[29]
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.303    12.493 r  scratchpad2_reg_0_31_24_29_i_31/O
                         net (fo=1, routed)           0.161    12.654    scratchpad2_reg_0_31_24_29_i_31_n_0
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.124    12.778 r  scratchpad2_reg_0_31_24_29_i_14/O
                         net (fo=2, routed)           0.614    13.392    scratchpad2_reg_0_31_24_29_i_14_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.516 r  scratchpad2_reg_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.588    14.104    scratchpad2_reg_0_31_24_29/DIC1
    SLICE_X56Y62         RAMD32                                       r  scratchpad2_reg_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436    14.807    scratchpad2_reg_0_31_24_29/WCLK
    SLICE_X56Y62         RAMD32                                       r  scratchpad2_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.782    scratchpad2_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad2_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 3.242ns (36.224%)  route 5.708ns (63.776%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.534 r  scratchpad2_reg_0_31_18_23_i_31/O[1]
                         net (fo=1, routed)           0.299    11.833    data0[21]
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.303    12.136 r  scratchpad2_reg_0_31_18_23_i_21/O
                         net (fo=1, routed)           0.433    12.569    scratchpad2_reg_0_31_18_23_i_21_n_0
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.124    12.693 r  scratchpad2_reg_0_31_18_23_i_9/O
                         net (fo=2, routed)           0.654    13.348    scratchpad2_reg_0_31_18_23_i_9_n_0
    SLICE_X57Y59         LUT4 (Prop_lut4_I2_O)        0.124    13.472 r  scratchpad2_reg_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.653    14.124    scratchpad2_reg_0_31_18_23/DIB1
    SLICE_X56Y59         RAMD32                                       r  scratchpad2_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.438    14.809    scratchpad2_reg_0_31_18_23/WCLK
    SLICE_X56Y59         RAMD32                                       r  scratchpad2_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y59         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.805    scratchpad2_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad2_reg_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 3.452ns (38.463%)  route 5.523ns (61.536%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  scratchpad2_reg_0_31_18_23_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.314    scratchpad2_reg_0_31_18_23_i_31_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  scratchpad2_reg_0_31_24_29_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.428    scratchpad2_reg_0_31_24_29_i_35_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.741 r  scratchpad2_reg_0_31_24_29_i_36/O[3]
                         net (fo=1, routed)           0.580    12.321    data0[31]
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.306    12.627 r  program_counter[29]_i_4/O
                         net (fo=1, routed)           0.151    12.778    program_counter[29]_i_4_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.124    12.902 r  program_counter[29]_i_2/O
                         net (fo=2, routed)           0.580    13.482    program_counter[29]_i_2_n_0
    SLICE_X60Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.606 r  scratchpad2_reg_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.543    14.149    scratchpad2_reg_0_31_30_31__0/D
    SLICE_X60Y64         RAMD32                                       r  scratchpad2_reg_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.500    14.871    scratchpad2_reg_0_31_30_31__0/WCLK
    SLICE_X60Y64         RAMD32                                       r  scratchpad2_reg_0_31_30_31__0/DP/CLK
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.837    scratchpad2_reg_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 3.470ns (38.956%)  route 5.437ns (61.043%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.174    sys_clk
    SLICE_X62Y58         FDRE                                         r  program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  program_counter_reg[1]/Q
                         net (fo=121, routed)         0.984     6.615    program_counter_reg_rep[1]
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.153     6.768 r  scratchpad1_reg_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.372     8.139    scratchpad1_reg_0_31_6_11/ADDRA0
    SLICE_X56Y56         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.357     8.496 r  scratchpad1_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.780     9.276    alu_op1_mux_input0[6]
    SLICE_X59Y56         LUT2 (Prop_lut2_I0_O)        0.324     9.600 r  scratchpad2_reg_0_31_6_11_i_17/O
                         net (fo=5, routed)           0.532    10.133    alu_op1_mux_output[6]
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.327    10.460 r  scratchpad2_reg_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.000    10.460    scratchpad2_reg_0_31_0_5_i_69_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.858 r  scratchpad2_reg_0_31_0_5_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.858    scratchpad2_reg_0_31_0_5_i_54_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.972 r  scratchpad2_reg_0_31_6_11_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.972    scratchpad2_reg_0_31_6_11_i_31_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  scratchpad2_reg_0_31_12_17_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.086    scratchpad2_reg_0_31_12_17_i_34_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  scratchpad2_reg_0_31_12_17_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.200    scratchpad2_reg_0_31_12_17_i_35_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.314 r  scratchpad2_reg_0_31_18_23_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.314    scratchpad2_reg_0_31_18_23_i_31_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  scratchpad2_reg_0_31_24_29_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.428    scratchpad2_reg_0_31_24_29_i_35_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.762 r  scratchpad2_reg_0_31_24_29_i_36/O[1]
                         net (fo=1, routed)           0.428    12.190    data0[29]
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.303    12.493 r  scratchpad2_reg_0_31_24_29_i_31/O
                         net (fo=1, routed)           0.161    12.654    scratchpad2_reg_0_31_24_29_i_31_n_0
    SLICE_X60Y63         LUT4 (Prop_lut4_I3_O)        0.124    12.778 r  scratchpad2_reg_0_31_24_29_i_14/O
                         net (fo=2, routed)           0.614    13.392    scratchpad2_reg_0_31_24_29_i_14_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.124    13.516 r  scratchpad2_reg_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.566    14.082    scratchpad1_reg_0_31_24_29/DIC1
    SLICE_X56Y63         RAMD32                                       r  scratchpad1_reg_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.435    14.806    scratchpad1_reg_0_31_24_29/WCLK
    SLICE_X56Y63         RAMD32                                       r  scratchpad1_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X56Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.781    scratchpad1_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 led1_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_led0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X65Y61         FDRE                                         r  led1_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  led1_output_reg[0]/Q
                         net (fo=2, routed)           0.067     1.710    led1_output_reg_n_0_[0]
    SLICE_X65Y61         FDRE                                         r  user_led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.018    sys_clk
    SLICE_X65Y61         FDRE                                         r  user_led0_reg/C
                         clock pessimism             -0.515     1.502    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.075     1.577    user_led0_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 led1_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_led1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.590     1.503    sys_clk
    SLICE_X65Y58         FDRE                                         r  led1_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  led1_output_reg[1]/Q
                         net (fo=2, routed)           0.116     1.761    p_0_in
    SLICE_X64Y58         FDRE                                         r  user_led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.019    sys_clk
    SLICE_X64Y58         FDRE                                         r  user_led1_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.060     1.576    user_led1_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led1_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X65Y61         FDRE                                         r  led1_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  led1_output_reg[0]/Q
                         net (fo=2, routed)           0.167     1.810    led1_output_reg_n_0_[0]
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  led1_output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    led1_output[0]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  led1_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.018    sys_clk
    SLICE_X65Y61         FDRE                                         r  led1_output_reg[0]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.091     1.593    led1_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.222%)  route 0.201ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X62Y60         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  int_rst_reg/Q
                         net (fo=36, routed)          0.201     1.845    int_rst
    SLICE_X62Y59         FDRE                                         r  program_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.019    sys_clk
    SLICE_X62Y59         FDRE                                         r  program_counter_reg[0]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X62Y59         FDRE (Hold_fdre_C_R)        -0.018     1.501    program_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.499%)  route 0.324ns (63.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X61Y58         FDRE                                         r  program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  program_counter_reg[3]/Q
                         net (fo=163, routed)         0.324     1.967    program_counter_reg_rep[3]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  led1_output[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    led1_output[1]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  led1_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.019    sys_clk
    SLICE_X65Y58         FDRE                                         r  led1_output_reg[1]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.091     1.631    led1_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.279%)  route 0.481ns (69.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  program_counter_reg[2]/Q
                         net (fo=119, routed)         0.362     2.028    program_counter_reg_rep[2]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.045     2.073 r  scratchpad2_reg_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.119     2.193    scratchpad1_reg_0_31_12_17/DIA0
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.016    scratchpad1_reg_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.498     1.517    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.664    scratchpad1_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.166%)  route 0.508ns (70.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  program_counter_reg[2]/Q
                         net (fo=119, routed)         0.302     1.968    program_counter_reg_rep[2]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.013 r  scratchpad2_reg_0_31_0_5_i_13/O
                         net (fo=184, routed)         0.206     2.219    scratchpad1_reg_0_31_12_17/ADDRD3
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.016    scratchpad1_reg_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.498     1.517    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.173     1.690    scratchpad1_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.166%)  route 0.508ns (70.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  program_counter_reg[2]/Q
                         net (fo=119, routed)         0.302     1.968    program_counter_reg_rep[2]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.013 r  scratchpad2_reg_0_31_0_5_i_13/O
                         net (fo=184, routed)         0.206     2.219    scratchpad1_reg_0_31_12_17/ADDRD3
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.016    scratchpad1_reg_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.498     1.517    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.173     1.690    scratchpad1_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.166%)  route 0.508ns (70.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  program_counter_reg[2]/Q
                         net (fo=119, routed)         0.302     1.968    program_counter_reg_rep[2]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.013 r  scratchpad2_reg_0_31_0_5_i_13/O
                         net (fo=184, routed)         0.206     2.219    scratchpad1_reg_0_31_12_17/ADDRD3
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.016    scratchpad1_reg_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.498     1.517    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.173     1.690    scratchpad1_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scratchpad1_reg_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.209ns (29.166%)  route 0.508ns (70.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.502    sys_clk
    SLICE_X60Y59         FDRE                                         r  program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  program_counter_reg[2]/Q
                         net (fo=119, routed)         0.302     1.968    program_counter_reg_rep[2]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.013 r  scratchpad2_reg_0_31_0_5_i_13/O
                         net (fo=184, routed)         0.206     2.219    scratchpad1_reg_0_31_12_17/ADDRD3
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.016    scratchpad1_reg_0_31_12_17/WCLK
    SLICE_X60Y60         RAMD32                                       r  scratchpad1_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.498     1.517    
    SLICE_X60Y60         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.173     1.690    scratchpad1_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y60    int_rst_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y61    led1_output_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y58    led1_output_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y59    program_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y59    program_counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y59    program_counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y59    program_counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y59    program_counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y60    program_counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y56    scratchpad1_reg_0_31_0_5/RAMC/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | user_led0 | FDRE   | -     |     11.240 (r) | SLOW    |      3.331 (r) | FAST    |          |
clk100    | user_led1 | FDRE   | -     |     11.387 (r) | SLOW    |      3.348 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.539 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



