<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>UAO</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">UAO, User Access Override</h1><p>The UAO characteristics are:</p><h2>Purpose</h2>
        <p>Allows access to the User Access Override bit.</p>
      <h2>Configuration</h2><p>This register is present only
    when ARMv8.2-UAO is implemented.
      
    Otherwise, direct accesses to UAO are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>UAO is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The UAO bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#UAO_23">UAO</a></td><td class="lr" colspan="23"><a href="#0_22">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:24]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="UAO_23">UAO, bit [23]
              </h4>
          
  <p>User Access Override.</p>

          <table class="valuetable"><tr><th>UAO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The behavior of LDTR* and STTR* instructions is as defined in the base Armv8 architecture.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>When executed at EL1, or at EL2 with <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} == {1, 1}, LDTR* and STTR* instructions behave as the equivalent <span class="instruction">LDR*</span> and <span class="instruction">STR*</span> instructions.</p>
</td></tr></table>
            
  <p>When executed at EL3, or at EL2 with <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H == 0 or <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 0, the LDTR* and STTR* instructions behave as the equivalent <span class="instruction">LDR*</span> and <span class="instruction">STR*</span> instructions, regardless of the setting of the PSTATE.UAO bit.</p>

          <h4 id="0_22">
                Bits [22:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the UAO</h2>
        <p>For details on the operation of the MSR (immediate) accessor, see <span class="xref">MSR (immediate)</span>in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.</p>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, UAO</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0100</td><td>0b0010</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    return Zeros(40):PSTATE.UAO:Zeros(23);
elsif PSTATE.EL == EL2 then
    return Zeros(40):PSTATE.UAO:Zeros(23);
elsif PSTATE.EL == EL3 then
    return Zeros(40):PSTATE.UAO:Zeros(23);
              </p><h4 class="assembler">MSR UAO, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0100</td><td>0b0010</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    PSTATE.UAO = X[t]&lt;23&gt;;
elsif PSTATE.EL == EL2 then
    PSTATE.UAO = X[t]&lt;23&gt;;
elsif PSTATE.EL == EL3 then
    PSTATE.UAO = X[t]&lt;23&gt;;
              </p><h4 class="assembler">MSR UAO, #&lt;imm&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>op2</th></tr><tr><td>0b00</td><td>0b000</td><td>0b0100</td><td>0b011</td></tr></table></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
