0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/jimar/Desktop/digital lab/lab 2/Lab 2/Lab 2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1669166968,verilog,,C:/Users/jimar/Desktop/digital lab/lab 2/RTL/part B/testbench_B.v,,Baud_controller;glbl;uart_transmitter,,,,,,,,
C:/Users/jimar/Desktop/digital lab/lab 2/RTL/part B/testbench_B.v,1669166764,verilog,,,,testbench,,,,,,,,
