Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 10 22:03:25 2024
| Host         : DESKTOP-KTDAI7T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.863        0.000                      0                   40        0.320        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.863        0.000                      0                   40        0.320        0.000                      0                   40        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.766ns (21.577%)  route 2.784ns (78.423%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     8.698    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    ssd_impl/Num_reg[16]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.766ns (21.577%)  route 2.784ns (78.423%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     8.698    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    ssd_impl/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.766ns (21.577%)  route 2.784ns (78.423%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     8.698    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    ssd_impl/Num_reg[18]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.766ns (21.577%)  route 2.784ns (78.423%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     8.698    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[19]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    ssd_impl/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.766ns (22.453%)  route 2.646ns (77.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     8.560    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    ssd_impl/Num_reg[12]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.766ns (22.453%)  route 2.646ns (77.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     8.560    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    ssd_impl/Num_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.766ns (22.453%)  route 2.646ns (77.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     8.560    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    ssd_impl/Num_reg[14]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.766ns (22.453%)  route 2.646ns (77.548%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     8.560    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    ssd_impl/Num_reg[15]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.766ns (23.473%)  route 2.497ns (76.527%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.916     8.412    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    ssd_impl/Num_reg[10]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 ssd_impl/Num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.766ns (23.473%)  route 2.497ns (76.527%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  ssd_impl/Num_reg[2]/Q
                         net (fo=2, routed)           1.149     6.815    ssd_impl/Num_reg[2]
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.939 r  ssd_impl/Num[0]_i_4/O
                         net (fo=1, routed)           0.433     7.372    ssd_impl/Num[0]_i_4_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.916     8.412    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    ssd_impl/Num_reg[11]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  6.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.588     1.471    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  ssd_impl/Num_reg[0]/Q
                         net (fo=2, routed)           0.175     1.810    ssd_impl/Num_reg[0]
    SLICE_X64Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  ssd_impl/Num[0]_i_6/O
                         net (fo=1, routed)           0.000     1.855    ssd_impl/Num[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  ssd_impl/Num_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.925    ssd_impl/Num_reg[0]_i_2_n_7
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    ssd_impl/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  ssd_impl/Num_reg[8]/Q
                         net (fo=2, routed)           0.182     1.815    ssd_impl/Num_reg[8]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  ssd_impl/Num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    ssd_impl/Num_reg[8]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    ssd_impl/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[12]/Q
                         net (fo=2, routed)           0.183     1.815    ssd_impl/Num_reg[12]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  ssd_impl/Num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    ssd_impl/Num_reg[12]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    ssd_impl/Num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[16]/Q
                         net (fo=2, routed)           0.183     1.815    ssd_impl/Num_reg[16]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  ssd_impl/Num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    ssd_impl/Num_reg[16]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    ssd_impl/Num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.279ns (57.052%)  route 0.210ns (42.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  ssd_impl/Num_reg[4]/Q
                         net (fo=2, routed)           0.210     1.844    ssd_impl/Num_reg[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.959 r  ssd_impl/Num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    ssd_impl/Num_reg[4]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    ssd_impl/Num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.588     1.471    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  ssd_impl/Num_reg[0]/Q
                         net (fo=2, routed)           0.175     1.810    ssd_impl/Num_reg[0]
    SLICE_X64Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  ssd_impl/Num[0]_i_6/O
                         net (fo=1, routed)           0.000     1.855    ssd_impl/Num[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.960 r  ssd_impl/Num_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.960    ssd_impl/Num_reg[0]_i_2_n_6
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    ssd_impl/Num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.314ns (63.359%)  route 0.182ns (36.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  ssd_impl/Num_reg[8]/Q
                         net (fo=2, routed)           0.182     1.815    ssd_impl/Num_reg[8]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.965 r  ssd_impl/Num_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    ssd_impl/Num_reg[8]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    ssd_impl/Num_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.227%)  route 0.183ns (36.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[12]/Q
                         net (fo=2, routed)           0.183     1.815    ssd_impl/Num_reg[12]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.965 r  ssd_impl/Num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    ssd_impl/Num_reg[12]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[13]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    ssd_impl/Num_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.227%)  route 0.183ns (36.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[16]/Q
                         net (fo=2, routed)           0.183     1.815    ssd_impl/Num_reg[16]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.965 r  ssd_impl/Num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    ssd_impl/Num_reg[16]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    ssd_impl/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 ssd_impl/Num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_impl/Num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.314ns (59.920%)  route 0.210ns (40.080%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  ssd_impl/Num_reg[4]/Q
                         net (fo=2, routed)           0.210     1.844    ssd_impl/Num_reg[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.994 r  ssd_impl/Num_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    ssd_impl/Num_reg[4]_i_1_n_6
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    ssd_impl/Num_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   ssd_impl/Num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   ssd_impl/Num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   ssd_impl/Num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   ssd_impl/Num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   ssd_impl/Num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   ssd_impl/Num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   ssd_impl/Num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   ssd_impl/Num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   ssd_impl/Num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   ssd_impl/Num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   ssd_impl/Num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   ssd_impl/Num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   ssd_impl/Num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   ssd_impl/Num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   ssd_impl/Num_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.818ns  (logic 5.308ns (49.062%)  route 5.511ns (50.938%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.407     4.860    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.150     5.010 r  ssd_impl/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.104     7.114    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    10.818 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.818    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 5.323ns (50.067%)  route 5.309ns (49.933%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.412     4.865    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152     5.017 r  ssd_impl/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.897     6.914    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    10.632 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.632    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.372ns  (logic 5.076ns (48.940%)  route 5.296ns (51.060%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.407     4.860    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.984 r  ssd_impl/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     6.873    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.372 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.372    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.262ns  (logic 5.100ns (49.696%)  route 5.162ns (50.304%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           3.412     4.865    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.989 r  ssd_impl/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.750     6.739    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.262 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.262    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.446ns  (logic 1.490ns (43.233%)  route 1.956ns (56.767%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.562     1.783    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  ssd_impl/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.222    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.446 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.446    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.469ns  (logic 1.466ns (42.267%)  route 2.003ns (57.733%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.560     1.781    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  ssd_impl/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.269    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.469 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.469    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.559ns  (logic 1.542ns (43.334%)  route 2.017ns (56.666%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.562     1.783    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.043     1.826 r  ssd_impl/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.281    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.559 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.559    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.617ns  (logic 1.529ns (42.276%)  route 2.088ns (57.724%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.560     1.781    ssd_impl/sw_IBUF[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.042     1.823 r  ssd_impl/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.351    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.617 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.617    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 4.375ns (57.081%)  route 3.289ns (42.919%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.186     6.846    ssd_impl/Num_reg[18]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.998 r  ssd_impl/SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.104     9.102    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.807 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.807    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.388ns (58.722%)  route 3.085ns (41.278%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.188     6.848    ssd_impl/Num_reg[18]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     7.000 r  ssd_impl/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.897     8.897    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.615 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.615    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.392ns (59.104%)  route 3.039ns (40.896%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.180     6.840    ssd_impl/Num_reg[18]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.992 r  ssd_impl/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.851    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    12.573 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.573    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 4.407ns (59.531%)  route 2.996ns (40.469%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.179     6.839    ssd_impl/Num_reg[18]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.152     6.991 r  ssd_impl/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.817     8.808    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    12.545 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.545    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.173ns (56.573%)  route 3.204ns (43.427%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.179     6.839    ssd_impl/Num_reg[18]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.963 r  ssd_impl/SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.025     8.988    SSEG_CA_OBUF[5]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.519 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.519    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 4.413ns (60.719%)  route 2.855ns (39.281%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.179     6.839    ssd_impl/Num_reg[18]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.152     6.991 r  ssd_impl/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.676     8.667    SSEG_CA_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.743    12.410 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.410    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 4.141ns (57.390%)  route 3.075ns (42.610%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.186     6.846    ssd_impl/Num_reg[18]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.970 r  ssd_impl/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     8.859    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.358 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.358    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.146ns (57.574%)  route 3.055ns (42.426%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.179     6.839    ssd_impl/Num_reg[18]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.963 r  ssd_impl/SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.877     8.840    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.344 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.344    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.165ns (58.636%)  route 2.938ns (41.364%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.188     6.848    ssd_impl/Num_reg[18]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  ssd_impl/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.750     8.722    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.245 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.245    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.178ns (59.497%)  route 2.844ns (40.503%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.142    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  ssd_impl/Num_reg[18]/Q
                         net (fo=11, routed)          1.180     6.840    ssd_impl/Num_reg[18]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  ssd_impl/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.628    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.164 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.164    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_impl/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.421ns (73.991%)  route 0.499ns (26.009%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[19]/Q
                         net (fo=11, routed)          0.108     1.740    ssd_impl/Num_reg[19]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  ssd_impl/SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.177    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.388 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.388    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.433ns (71.685%)  route 0.566ns (28.315%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.172     1.804    ssd_impl/Num_reg[17]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  ssd_impl/SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.243    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.467 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.467    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.445ns (71.561%)  route 0.574ns (28.439%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.243     1.875    ssd_impl/Num_reg[17]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  ssd_impl/SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.252    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.488 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.488    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.409ns (69.637%)  route 0.614ns (30.363%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.172     1.804    ssd_impl/Num_reg[17]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  ssd_impl/SSEG_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.292    SSEG_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.492 r  SSEG_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    SSEG_AN[1]
    U4                                                                r  SSEG_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.415ns (68.223%)  route 0.659ns (31.777%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.243     1.875    ssd_impl/Num_reg[17]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  ssd_impl/SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.416     2.336    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.542 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.542    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.512ns (72.020%)  route 0.587ns (27.980%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.243     1.875    ssd_impl/Num_reg[17]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  ssd_impl/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.344     2.265    SSEG_CA_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.303     3.568 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.568    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.487ns (70.360%)  route 0.627ns (29.640%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.172     1.804    ssd_impl/Num_reg[17]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  ssd_impl/SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.304    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.582 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.582    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.506ns (70.098%)  route 0.642ns (29.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.243     1.875    ssd_impl/Num_reg[17]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  ssd_impl/SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.399     2.320    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     3.617 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.617    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.493ns (69.430%)  route 0.657ns (30.570%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.243     1.875    ssd_impl/Num_reg[17]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.046     1.921 r  ssd_impl/SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.335    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.618 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_impl/Num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.441ns (66.528%)  route 0.725ns (33.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ssd_impl/Num_reg[17]/Q
                         net (fo=10, routed)          0.243     1.875    ssd_impl/Num_reg[17]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  ssd_impl/SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.482     2.402    SSEG_CA_OBUF[5]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.635 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.635    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.565ns (25.636%)  route 4.541ns (74.364%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     6.106    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505     4.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[16]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.565ns (25.636%)  route 4.541ns (74.364%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     6.106    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505     4.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[17]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.565ns (25.636%)  route 4.541ns (74.364%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     6.106    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505     4.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[18]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.565ns (25.636%)  route 4.541ns (74.364%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.202     6.106    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505     4.846    ssd_impl/CLK
    SLICE_X64Y22         FDRE                                         r  ssd_impl/Num_reg[19]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.565ns (26.230%)  route 4.402ns (73.770%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     5.968    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507     4.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[12]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.565ns (26.230%)  route 4.402ns (73.770%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     5.968    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507     4.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[13]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.565ns (26.230%)  route 4.402ns (73.770%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     5.968    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507     4.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[14]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.565ns (26.230%)  route 4.402ns (73.770%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          1.064     5.968    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507     4.848    ssd_impl/CLK
    SLICE_X64Y21         FDRE                                         r  ssd_impl/Num_reg[15]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 1.565ns (26.899%)  route 4.254ns (73.101%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.916     5.819    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508     4.849    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[10]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 1.565ns (26.899%)  route 4.254ns (73.101%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           3.338     4.779    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.903 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.916     5.819    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508     4.849    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.255ns (13.062%)  route 1.694ns (86.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.184     1.949    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[4]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.255ns (13.062%)  route 1.694ns (86.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.184     1.949    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[5]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.255ns (13.062%)  route 1.694ns (86.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.184     1.949    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[6]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.255ns (13.062%)  route 1.694ns (86.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.184     1.949    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    ssd_impl/CLK
    SLICE_X64Y19         FDRE                                         r  ssd_impl/Num_reg[7]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.255ns (12.782%)  route 1.737ns (87.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.227     1.991    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[0]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.255ns (12.782%)  route 1.737ns (87.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.227     1.991    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[1]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.255ns (12.782%)  route 1.737ns (87.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.227     1.991    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[2]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.255ns (12.782%)  route 1.737ns (87.218%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.227     1.991    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    ssd_impl/CLK
    SLICE_X64Y18         FDRE                                         r  ssd_impl/Num_reg[3]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.255ns (12.060%)  route 1.856ns (87.940%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.346     2.110    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[10]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            ssd_impl/Num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.255ns (12.060%)  route 1.856ns (87.940%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.510     1.720    ssd_impl/btn_IBUF[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  ssd_impl/Num[0]_i_1/O
                         net (fo=20, routed)          0.346     2.110    ssd_impl/Num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    ssd_impl/CLK
    SLICE_X64Y20         FDRE                                         r  ssd_impl/Num_reg[11]/C





