{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/eth_0/clk_0_1:true|/eth_1/cmac_gt_rxusrclk2:true|/eth_1/init_clk_divider_init_clk:true|/eth_0/cmac_gt_rxusrclk2:true|/pcie/bridge_input_clock_IBUF_OUT:true|/eth_1/clk_0_1:true|/pcie/bridge_input_clock_IBUF_DS_ODIV2:true|/pcie/xdma_0_axi_aclk:true|/eth_0/cmac_gt_ref_clk_out:true|/eth_1/cmac_reset_mgr_0_stream_resetn:true|/eth_0/cmac_reset_mgr_0_stream_resetn:true|/data_fetch/frame_counters_external_resetn:true|/pcie/proc_sys_reset_0_peripheral_aresetn:true|/eth_1/init_reset:true|/eth_0/init_clk_reset_peripheral_reset:true|/pcie/pcie_bridge_axi_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 6 -x 1660 -y 80 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 6 -x 1660 -y 60 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 6 -x 1660 -y 270 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 6 -x 1660 -y 250 -defaultsOSRD -right
preplace portBus led_orange_l -pg 1 -lvl 6 -x 1660 -y 480 -defaultsOSRD
preplace portBus led_green_l -pg 1 -lvl 6 -x 1660 -y 500 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 41 37 38 39 40 36 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir S_AXI_B right -pinY S_AXI_B 80R -pinDir led_pcie_link_up right -pinY led_pcie_link_up 100R -pinDir axi_aclk right -pinY axi_aclk 120R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 140R
preplace inst eth_0 -pg 1 -lvl 5 -x 1490 -y 60 -swap {0 1 2 3 4 5 6 7 14 9 10 11 12 13 8 15 16 17 18 19 23 22 20 21} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 20L -pinDir axis_rx left -pinY axis_rx 0L -pinDir sys_resetn left -pinY sys_resetn 100L -pinDir stream_clk left -pinY stream_clk 80L -pinDir stream_resetn left -pinY stream_resetn 40L -pinDir aligned left -pinY aligned 60L
preplace inst eth_1 -pg 1 -lvl 5 -x 1490 -y 250 -swap {17 1 2 3 4 11 6 7 8 9 10 5 12 13 14 15 16 0 18 19 23 22 20 21} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 20R -pinDir axis_tx left -pinY axis_tx 60L -pinDir axis_rx left -pinY axis_rx 0L -pinDir qsfp_clk right -pinY qsfp_clk 0R -pinDir sys_resetn left -pinY sys_resetn 140L -pinDir stream_clk left -pinY stream_clk 120L -pinDir stream_resetn left -pinY stream_resetn 80L -pinDir aligned left -pinY aligned 100L
preplace inst smartconnect -pg 1 -lvl 3 -x 740 -y 340 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 58 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 0 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 60L -pinDir M00_AXI left -pinY M00_AXI 140L -pinDir M01_AXI left -pinY M01_AXI 0L -pinDir M02_AXI left -pinY M02_AXI 160L -pinDir M03_AXI right -pinY M03_AXI 140R -pinDir M04_AXI right -pinY M04_AXI 200R -pinDir aclk left -pinY aclk 180L -pinDir aresetn left -pinY aresetn 200L
preplace inst receiver -pg 1 -lvl 3 -x 740 -y 230 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13} -defaultsOSRD -pinDir AXIS_RX0 right -pinY AXIS_RX0 20R -pinDir AXIS_RX1 right -pinY AXIS_RX1 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L
preplace inst status_manager -pg 1 -lvl 5 -x 1490 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 23 22 20 21 24 25 26} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 270L -pinDir resetn left -pinY resetn 250L -pinDir qsfp0_status left -pinY qsfp0_status 20L -pinDir qsfp1_status left -pinY qsfp1_status 40L -pinDir fc_overflow left -pinY fc_overflow 290L -pinBusDir led_orang_l right -pinBusY led_orang_l 0R -pinBusDir led_green_l right -pinBusY led_green_l 20R
preplace inst data_fetch -pg 1 -lvl 2 -x 450 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 80 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 20 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 60 81 82 83 84 85 88 87 86} -defaultsOSRD -pinDir S_AXI_FC right -pinY S_AXI_FC 0R -pinDir AXIS_MD_OUT right -pinY AXIS_MD_OUT 140R -pinDir M_AXI left -pinY M_AXI 0L -pinDir S_AXI_DF right -pinY S_AXI_DF 20R -pinDir AXIS_FD_OUT right -pinY AXIS_FD_OUT 120R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinDir fifo_overflow right -pinY fifo_overflow 290R -pinDir resetn_out right -pinY resetn_out 180R -pinBusDir FRAME_SIZE right -pinBusY FRAME_SIZE 160R
preplace inst cmac_cdc -pg 1 -lvl 4 -x 1070 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 21 15 16 17 18 19 20 14 22 23 24 25 26 27 28 29 32 30 35 33 31 34 36 37} -defaultsOSRD -pinDir cmac0_rx right -pinY cmac0_rx 0R -pinDir cmac1_rx right -pinY cmac1_rx 190R -pinDir user0_rx left -pinY user0_rx 190L -pinDir user1_rx left -pinY user1_rx 170L -pinDir user_clk left -pinY user_clk 340L -pinDir user_resetn left -pinY user_resetn 360L -pinDir cmac0_clk right -pinY cmac0_clk 250R -pinDir cmac0_resetn right -pinY cmac0_resetn 210R -pinDir cmac1_clk right -pinY cmac1_clk 320R -pinDir cmac1_resetn right -pinY cmac1_resetn 270R -pinDir cmac0_aligned right -pinY cmac0_aligned 230R -pinDir cmac1_aligned right -pinY cmac1_aligned 290R -pinDir user0_aligned right -pinY user0_aligned 340R -pinDir user1_aligned right -pinY user1_aligned 360R
preplace inst mindy -pg 1 -lvl 4 -x 1070 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 44 41 42 43 40} -defaultsOSRD -pinDir S_AXI_RS left -pinY S_AXI_RS 0L -pinDir ETH0_TX right -pinY ETH0_TX 0R -pinDir ETH1_TX right -pinY ETH1_TX 20R -pinDir AXIS_FD_IN left -pinY AXIS_FD_IN 60L -pinDir AXIS_MD_IN left -pinY AXIS_MD_IN 80L -pinDir clk left -pinY clk 140L -pinDir eth0_clk right -pinY eth0_clk 40R -pinDir eth1_clk right -pinY eth1_clk 60R -pinDir resetn left -pinY resetn 120L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 100L
preplace inst axi_revision -pg 1 -lvl 2 -x 450 -y 320 -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 20R -pinDir AXI_ACLK left -pinY AXI_ACLK 0L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 20L
preplace netloc cmac_cdc_user0_aligned 1 4 1 1280 400n
preplace netloc cmac_cdc_user1_aligned 1 4 1 1260 420n
preplace netloc eth_0_stat_rx_aligned_0 1 4 1 1260 120n
preplace netloc eth_0_stream_clk 1 4 1 1300J 140n
preplace netloc eth_0_stream_resetn 1 4 1 1220 100n
preplace netloc eth_1_stat_rx_aligned_0 1 4 1 N 350
preplace netloc eth_1_stream_clk 1 4 1 1220J 370n
preplace netloc eth_1_stream_resetn 1 4 1 N 330
preplace netloc frame_counters_external_resetn 1 2 3 N 660 900 730 NJ
preplace netloc frame_counters_fifo_overflow 1 2 3 N 770 NJ 770 N
preplace netloc mindy_FRAME_SIZE 1 2 2 N 640 N
preplace netloc source_200Mhz_clk 1 1 4 300 420 580 790 880 750 N
preplace netloc source_200Mhz_resetn 1 1 4 320 820 600 810 920J 790 1340
preplace netloc status_mgr_0_led_green_l 1 5 1 NJ 500
preplace netloc status_mgr_0_led_orang_l 1 5 1 NJ 480
preplace netloc AXI_PCIE 1 1 1 N 480
preplace netloc axis_tx_1 1 4 1 1240 80n
preplace netloc cmac_cdc_user0_rx 1 3 1 N 250
preplace netloc cmac_cdc_user1_rx 1 3 1 N 230
preplace netloc cmac_usplus_0_gt_serial_port 1 5 1 NJ 60
preplace netloc data_fetch_AXIS_FD_OUT 1 2 2 NJ 600 N
preplace netloc data_fetch_AXIS_MD_OUT 1 2 2 NJ 620 N
preplace netloc eth_0_axis_rx 1 4 1 N 60
preplace netloc eth_1_axis_rx 1 4 1 N 250
preplace netloc eth_1_qsfp_gt 1 5 1 NJ 270
preplace netloc gt_ref_clk_0_1 1 5 1 NJ 80
preplace netloc gt_ref_clk_0_2 1 5 1 NJ 250
preplace netloc mindy_ETH1_TX 1 4 1 1320 310n
preplace netloc pcie_refclk_1 1 0 1 NJ 400
preplace netloc smartconnect_M00_AXI 1 2 1 N 480
preplace netloc smartconnect_M01_AXI 1 2 1 NJ 340
preplace netloc smartconnect_M02_AXI 1 2 1 N 500
preplace netloc smartconnect_M03_AXI 1 3 2 N 480 NJ
preplace netloc smartconnect_M04_AXI 1 3 1 N 540
preplace netloc xdma_0_M_AXI_B 1 1 2 N 400 N
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 420
levelinfo -pg 1 0 160 450 740 1070 1490 1660
pagesize -pg 1 -db -bbox -sgen -130 0 1840 830
",
   "No Loops_ScaleFactor":"0.661224",
   "No Loops_TopLeft":"-127,-188",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"4"
}
