// Seed: 1681932596
module module_0;
  wire id_1;
  wor  id_2;
  wire id_3;
  assign module_2.id_9 = 0;
  assign id_2 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    output wand  id_5,
    output wand  id_6,
    input  uwire id_7,
    output wire  id_8
);
  timeunit 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd0,
    parameter id_13 = 32'd20
) (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output wire  id_5,
    output tri0  id_6,
    input  tri1  id_7,
    input  wand  id_8,
    output tri0  id_9,
    output tri0  id_10
);
  rtran #(1) (id_3, !id_10, id_9);
  module_0 modCall_1 ();
  defparam id_12.id_13 = id_1 == id_1;
endmodule
