{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745941923486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745941923486 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "led_matrix_driver 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"led_matrix_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745941923528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745941923572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745941923572 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 150 -1 0 } } { "" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745941923740 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 150 -1 0 } } { "" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745941923740 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[2\] port" {  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 150 -1 0 } } { "" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745941923740 ""}  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 150 -1 0 } } { "" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1745941923740 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745941924092 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745941924107 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745941924648 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745941924648 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 9416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745941924671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 9418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745941924671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 9420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745941924671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programmi/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 9422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745941924671 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745941924671 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745941924671 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745941924671 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745941924671 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745941924672 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745941924677 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745941925081 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1745941926352 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1745941926352 ""}
{ "Info" "ISTA_SDC_FOUND" "lite_pc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lite_pc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745941926390 ""}
{ "Info" "ISTA_SDC_FOUND" "lite_pc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lite_pc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745941926399 ""}
{ "Info" "ISTA_SDC_FOUND" "lite_pc/synthesis/submodules/lite_pc_cpu_cpu.sdc " "Reading SDC File: 'lite_pc/synthesis/submodules/lite_pc_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745941926405 ""}
{ "Info" "ISTA_SDC_FOUND" "led_matrix_driver/led_sandbox.sdc " "Reading SDC File: 'led_matrix_driver/led_sandbox.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745941926422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1745941926423 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745941926445 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1745941926445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745941926491 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1745941926495 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1745941926495 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745941926495 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1745941926495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926890 ""}  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926890 ""}  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926890 ""}  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926890 ""}  } { { "led_matrix_top.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/led_matrix_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 9401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926890 ""}  } { { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 8906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lite_pc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_sdram:sdram\|active_rnw~3 " "Destination node lite_pc:u0\|lite_pc_sdram:sdram\|active_rnw~3" {  } { { "lite_pc/synthesis/submodules/lite_pc_sdram.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 4626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_sdram:sdram\|active_cs_n~1 " "Destination node lite_pc:u0\|lite_pc_sdram:sdram\|active_cs_n~1" {  } { { "lite_pc/synthesis/submodules/lite_pc_sdram.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 4722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lite_pc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lite_pc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 4736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_sdram:sdram\|i_refs\[0\] " "Destination node lite_pc:u0\|lite_pc_sdram:sdram\|i_refs\[0\]" {  } { { "lite_pc/synthesis/submodules/lite_pc_sdram.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_sdram:sdram\|i_refs\[2\] " "Destination node lite_pc:u0\|lite_pc_sdram:sdram\|i_refs\[2\]" {  } { { "lite_pc/synthesis/submodules/lite_pc_sdram.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_sdram:sdram\|i_refs\[1\] " "Destination node lite_pc:u0\|lite_pc_sdram:sdram\|i_refs\[1\]" {  } { { "lite_pc/synthesis/submodules/lite_pc_sdram.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|W_rf_wren " "Destination node lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|W_rf_wren" {  } { { "lite_pc/synthesis/submodules/lite_pc_cpu_cpu.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 3319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|lite_pc_cpu_cpu_nios2_oci:the_lite_pc_cpu_cpu_nios2_oci\|lite_pc_cpu_cpu_nios2_oci_debug:the_lite_pc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|lite_pc_cpu_cpu_nios2_oci:the_lite_pc_cpu_cpu_nios2_oci\|lite_pc_cpu_cpu_nios2_oci_debug:the_lite_pc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "g:/programmi/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|lite_pc_cpu_cpu_nios2_oci:the_lite_pc_cpu_cpu_nios2_oci\|lite_pc_cpu_cpu_nios2_oci_debug:the_lite_pc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745941926890 ""}  } { { "lite_pc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lite_pc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|dma_enabled " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|dma_enabled" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[31\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[31\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|buffer_swap " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|buffer_swap" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[30\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[30\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[29\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[29\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[28\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[28\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[27\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[27\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[26\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[26\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[25\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[25\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[24\] " "Destination node lite_pc:u0\|lite_pc_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\|back_buf_start_address\[24\]" {  } { { "lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_up_video_dma_control_slave.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 1366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1745941926891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745941926891 ""}  } { { "lite_pc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|lite_pc_cpu_cpu_nios2_oci:the_lite_pc_cpu_cpu_nios2_oci\|lite_pc_cpu_cpu_nios2_oci_debug:the_lite_pc_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|lite_pc_cpu_cpu_nios2_oci:the_lite_pc_cpu_cpu_nios2_oci\|lite_pc_cpu_cpu_nios2_oci_debug:the_lite_pc_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926892 ""}  } { { "lite_pc/synthesis/submodules/lite_pc_cpu_cpu.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_cpu_cpu.v" 186 -1 0 } } { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lite_pc:u0\|lite_pc_cpu:cpu\|lite_pc_cpu_cpu:cpu\|lite_pc_cpu_cpu_nios2_oci:the_lite_pc_cpu_cpu_nios2_oci\|lite_pc_cpu_cpu_nios2_oci_debug:the_lite_pc_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lite_pc:u0\|lite_pc_pll:pll\|prev_reset  " "Automatically promoted node lite_pc:u0\|lite_pc_pll:pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745941926892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lite_pc:u0\|lite_pc_pll:pll\|readdata\[0\]~1 " "Destination node lite_pc:u0\|lite_pc_pll:pll\|readdata\[0\]~1" {  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 6908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745941926892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745941926892 ""}  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 278 -1 0 } } { "temporary_test_loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 0 { 0 ""} 0 2047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745941926892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745941927751 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745941927760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745941927760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745941927770 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745941927797 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745941927798 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1745941927798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745941927799 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745941927813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745941927813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745941927821 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745941928724 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1745941928732 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1745941928732 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1745941928732 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1745941928732 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745941928732 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lite_pc:u0\|lite_pc_pll:pll\|lite_pc_pll_altpll_8sf2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 150 -1 0 } } { "lite_pc/synthesis/submodules/lite_pc_pll.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/submodules/lite_pc_pll.v" 298 0 0 } } { "lite_pc/synthesis/lite_pc.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/lite_pc/synthesis/lite_pc.v" 215 0 0 } } { "led_matrix_top.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/led_matrix_top.v" 77 0 0 } } { "led_matrix_top.v" "" { Text "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/led_matrix_top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1745941928852 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MCAMERA_I2C_SCL " "Node \"D8MCAMERA_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MCAMERA_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MCAMERA_I2C_SDA " "Node \"D8MCAMERA_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MCAMERA_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MCAMERA_PWDN_n " "Node \"D8MCAMERA_PWDN_n\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MCAMERA_PWDN_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_CS_n " "Node \"D8MMIPI_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_I2C_SCL " "Node \"D8MMIPI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_I2C_SDA " "Node \"D8MMIPI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_MCLK " "Node \"D8MMIPI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_CLK " "Node \"D8MMIPI_PIXEL_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[0\] " "Node \"D8MMIPI_PIXEL_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[1\] " "Node \"D8MMIPI_PIXEL_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[2\] " "Node \"D8MMIPI_PIXEL_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[3\] " "Node \"D8MMIPI_PIXEL_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[4\] " "Node \"D8MMIPI_PIXEL_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[5\] " "Node \"D8MMIPI_PIXEL_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[6\] " "Node \"D8MMIPI_PIXEL_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[7\] " "Node \"D8MMIPI_PIXEL_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[8\] " "Node \"D8MMIPI_PIXEL_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_D\[9\] " "Node \"D8MMIPI_PIXEL_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_HS " "Node \"D8MMIPI_PIXEL_HS\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_PIXEL_VS " "Node \"D8MMIPI_PIXEL_VS\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_PIXEL_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_REFCLK " "Node \"D8MMIPI_REFCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_REFCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D8MMIPI_RESET_n " "Node \"D8MMIPI_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8MMIPI_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programmi/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745941929297 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1745941929297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745941929301 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745941929318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745941931272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745941932271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745941932337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745941938687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745941938687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745941942097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745941945947 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745941945947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745941948986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745941948986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745941948990 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.08 " "Total time spent on timing analysis during the Fitter is 4.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745941949293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745941949364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745941950839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745941950842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745941952486 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745941953660 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745941954352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/output_files/led_matrix_driver.fit.smsg " "Generated suppressed messages file D:/led_sandbox/hardware/ip/led_matrix_driver/src/progetto/output_files/led_matrix_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745941954713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 116 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5692 " "Peak virtual memory: 5692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745941956076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 17:52:36 2025 " "Processing ended: Tue Apr 29 17:52:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745941956076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745941956076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745941956076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745941956076 ""}
