#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c0145bce0 .scope module, "uart_full_duplex_tb" "uart_full_duplex_tb" 2 22;
 .timescale -9 -12;
v0000021c014bfa80_0 .var "baud_rate_clk", 0 0;
v0000021c014bfe40_0 .var "clk", 0 0;
v0000021c014bfb20_0 .var "rst", 0 0;
v0000021c014bfda0_0 .net "rx_byte", 7 0, v0000021c014674b0_0;  1 drivers
v0000021c014bfee0_0 .net "rx_done", 0 0, v0000021c01467550_0;  1 drivers
v0000021c014bf120_0 .var "rx_serial", 0 0;
v0000021c014bf1c0_0 .net "tx_busy", 0 0, v0000021c014bf6c0_0;  1 drivers
v0000021c014bf260_0 .var "tx_byte", 7 0;
v0000021c014bf300_0 .net "tx_out", 0 0, v0000021c014bfd00_0;  1 drivers
v0000021c014bf3a0_0 .var "tx_start", 0 0;
S_0000021c0145be70 .scope module, "uut" "uart" 2 30, 3 4 0, S_0000021c0145bce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_byte";
    .port_info 4 /INPUT 1 "rx_serial";
    .port_info 5 /INPUT 1 "baud_rate_clk";
    .port_info 6 /OUTPUT 1 "tx_out";
    .port_info 7 /OUTPUT 1 "tx_busy";
    .port_info 8 /OUTPUT 8 "rx_byte";
    .port_info 9 /OUTPUT 1 "rx_done";
v0000021c014bf940_0 .net "baud_rate_clk", 0 0, v0000021c014bfa80_0;  1 drivers
v0000021c014bfc60_0 .net "clk", 0 0, v0000021c014bfe40_0;  1 drivers
v0000021c014bf4e0_0 .net "rst", 0 0, v0000021c014bfb20_0;  1 drivers
v0000021c014bf800_0 .net "rx_byte", 7 0, v0000021c014674b0_0;  alias, 1 drivers
v0000021c014bf580_0 .net "rx_done", 0 0, v0000021c01467550_0;  alias, 1 drivers
v0000021c014bfbc0_0 .net "rx_serial", 0 0, v0000021c014bf120_0;  1 drivers
v0000021c014bf760_0 .net "tx_busy", 0 0, v0000021c014bf6c0_0;  alias, 1 drivers
v0000021c014bff80_0 .net "tx_byte", 7 0, v0000021c014bf260_0;  1 drivers
v0000021c014bf9e0_0 .net "tx_out", 0 0, v0000021c014bfd00_0;  alias, 1 drivers
v0000021c014bf620_0 .net "tx_start", 0 0, v0000021c014bf3a0_0;  1 drivers
S_0000021c01467320 .scope module, "rx_inst" "uart_rx" 3 29, 4 18 0, S_0000021c0145be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /INPUT 1 "baud_rate_clk";
    .port_info 4 /OUTPUT 8 "rx_byte";
    .port_info 5 /OUTPUT 1 "rx_done";
P_0000021c01446080 .param/l "DATA" 0 4 30, C4<010>;
P_0000021c014460b8 .param/l "DONE" 0 4 32, C4<100>;
P_0000021c014460f0 .param/l "IDLE" 0 4 28, C4<000>;
P_0000021c01446128 .param/l "START" 0 4 29, C4<001>;
P_0000021c01446160 .param/l "STOP" 0 4 31, C4<011>;
v0000021c014233e0_0 .net "baud_rate_clk", 0 0, v0000021c014bfa80_0;  alias, 1 drivers
v0000021c0145c0b0_0 .var "bit_index", 3 0;
v0000021c0144c250_0 .net "clk", 0 0, v0000021c014bfe40_0;  alias, 1 drivers
v0000021c0144c2f0_0 .net "rst", 0 0, v0000021c014bfb20_0;  alias, 1 drivers
v0000021c014674b0_0 .var "rx_byte", 7 0;
v0000021c01467550_0 .var "rx_done", 0 0;
v0000021c014675f0_0 .net "rx_serial", 0 0, v0000021c014bf120_0;  alias, 1 drivers
v0000021c01467690_0 .var "shift_reg", 7 0;
v0000021c01422d80_0 .var "state", 2 0;
E_0000021c0144e400 .event posedge, v0000021c0144c2f0_0, v0000021c0144c250_0;
S_0000021c01422e20 .scope module, "tx_inst" "uart_tx" 3 18, 5 22 0, S_0000021c0145be70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "byte";
    .port_info 4 /INPUT 1 "baud_rate_clk";
    .port_info 5 /OUTPUT 1 "tx_out";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0000021c01447700 .param/l "DATA" 0 5 38, C4<011>;
P_0000021c01447738 .param/l "IDLE" 0 5 35, C4<000>;
P_0000021c01447770 .param/l "LOAD" 0 5 36, C4<001>;
P_0000021c014477a8 .param/l "START" 0 5 37, C4<010>;
P_0000021c014477e0 .param/l "STOP" 0 5 39, C4<100>;
v0000021c01454f00_0 .net "baud_rate_clk", 0 0, v0000021c014bfa80_0;  alias, 1 drivers
v0000021c01422fb0_0 .var "bit_counter", 3 0;
v0000021c01423050_0 .net "byte", 7 0, v0000021c014bf260_0;  alias, 1 drivers
v0000021c014230f0_0 .net "clk", 0 0, v0000021c014bfe40_0;  alias, 1 drivers
v0000021c014bf030_0 .net "rst", 0 0, v0000021c014bfb20_0;  alias, 1 drivers
v0000021c014bf440_0 .var "shift_reg", 7 0;
v0000021c014c0020_0 .var "state", 2 0;
v0000021c014bf6c0_0 .var "tx_busy", 0 0;
v0000021c014bfd00_0 .var "tx_out", 0 0;
v0000021c014bf8a0_0 .net "tx_start", 0 0, v0000021c014bf3a0_0;  alias, 1 drivers
E_0000021c0144e300 .event posedge, v0000021c0144c250_0;
    .scope S_0000021c01422e20;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021c014bf440_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c01422fb0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000021c01422e20;
T_1 ;
    %wait E_0000021c0144e300;
    %load/vec4 v0000021c014c0020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021c014c0020_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021c014bfd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c014bf6c0_0, 0;
    %load/vec4 v0000021c014bf8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0000021c01423050_0;
    %assign/vec4 v0000021c014bf440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021c014bf6c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021c014c0020_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021c014c0020_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c014bfd00_0, 0;
    %load/vec4 v0000021c01454f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c01422fb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021c014c0020_0, 0;
T_1.9 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000021c01454f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0000021c014bf440_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000021c014bfd00_0, 0;
    %load/vec4 v0000021c014bf440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000021c014bf440_0, 0;
    %load/vec4 v0000021c01422fb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021c01422fb0_0, 0;
    %load/vec4 v0000021c01422fb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021c014c0020_0, 0;
T_1.13 ;
T_1.11 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000021c01454f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021c014bfd00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021c014c0020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c014bf6c0_0, 0;
T_1.15 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021c01467320;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021c01422d80_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c0145c0b0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021c01467690_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0000021c01467320;
T_3 ;
    %wait E_0000021c0144e400;
    %load/vec4 v0000021c0144c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c01467550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c014674b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c01467690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021c01422d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c01467550_0, 0;
    %load/vec4 v0000021c014675f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000021c014233e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
T_3.10 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000021c014233e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0000021c014675f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000021c0145c0b0_0;
    %assign/vec4/off/d v0000021c01467690_0, 4, 5;
    %load/vec4 v0000021c0145c0b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021c0145c0b0_0, 0;
    %load/vec4 v0000021c0145c0b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
T_3.14 ;
T_3.12 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000021c014233e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0000021c014675f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0000021c01467690_0;
    %assign/vec4 v0000021c014674b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021c01467550_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
T_3.19 ;
T_3.16 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021c01422d80_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021c0145bce0;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0000021c014bfe40_0;
    %inv;
    %store/vec4 v0000021c014bfe40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021c0145bce0;
T_5 ;
    %delay 8680000, 0;
    %load/vec4 v0000021c014bfa80_0;
    %inv;
    %store/vec4 v0000021c014bfa80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021c0145bce0;
T_6 ;
    %vpi_call 2 47 "$dumpfile", "uart_full_duplex.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c0145bce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bfe40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bfb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bf3a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021c014bf260_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bfa80_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bfb20_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000021c014bf260_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf3a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bf3a0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c014bf120_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart.v";
    "./uart_rx.v";
    "./uart_tx.v";
