Analysis & Synthesis report for mazeprocessor
Tue Mar 13 22:38:11 2018
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0|altsyncram_8jo1:auto_generated
 16. Source assignments for cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1|altsyncram_t0q1:auto_generated
 17. Source assignments for cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2|altsyncram_t0q1:auto_generated
 18. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux2:pc_mux
 19. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|plus2:pc_plus2
 20. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|register:pc_regsiter
 21. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux8:imem_rdata_mux
 22. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:if_id_pc
 23. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:if_id_ir
 24. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|zext:zext4
 25. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|sext:sext5
 26. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|sext:sext6
 27. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|adj:adj6
 28. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux4:sr2mux
 29. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:sr2mux2
 30. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:writemux
 31. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_pc
 32. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_sr1
 33. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_sr2
 34. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_dest
 35. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_dest_reg
 36. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8
 37. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9
 38. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11
 39. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|adj:adj9
 40. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|adj:adj11
 41. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:bradd2mux
 42. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|zext_s:zext_s8
 43. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:alumux
 44. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:destmux
 45. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc
 46. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_br
 47. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_j
 48. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu
 49. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_dest
 50. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_dest_reg
 51. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|memory_stall:m_stall|register:mem_curr_ack_counter
 52. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux8:dmem_rdata_mux
 53. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux4:newpcmux
 54. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux2:mem_addr_mux
 55. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc
 56. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_dmem_address
 57. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_new_pc
 58. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc_br
 59. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_mem_wdata
 60. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_alu
 61. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_dest_reg
 62. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux2:mdrmux
 63. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|zext:mdrzext
 64. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux8:regfilemux
 65. Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|register:cc
 66. Parameter Settings for Inferred Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0
 67. Parameter Settings for Inferred Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1
 68. Parameter Settings for Inferred Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2
 69. altsyncram Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d|register_control_rom:mem_wb_ctrl"
 71. Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:destmux"
 72. Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:writemux"
 73. Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Tue Mar 13 22:38:11 2018       ;
; Quartus II 64-Bit Version         ; 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name                     ; mazeprocessor                               ;
; Top-level Entity Name             ; mazeprocessor                               ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A                                         ;
;     Combinational ALUTs           ; 638                                         ;
;     Memory ALUTs                  ; 0                                           ;
;     Dedicated logic registers     ; 326                                         ;
; Total registers                   ; 326                                         ;
; Total pins                        ; 580                                         ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 384                                         ;
; DSP block 18-bit elements         ; 0                                           ;
; Total GXB Receiver Channel PCS    ; 0                                           ;
; Total GXB Receiver Channel PMA    ; 0                                           ;
; Total GXB Transmitter Channel PCS ; 0                                           ;
; Total GXB Transmitter Channel PMA ; 0                                           ;
; Total PLLs                        ; 0                                           ;
; Total DLLs                        ; 0                                           ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; mazeprocessor      ; mazeprocessor      ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; memory_stall.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/memory_stall.sv                          ;         ;
; write_back_stage.sv              ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/write_back_stage.sv                      ;         ;
; register_control_rom.sv          ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/register_control_rom.sv                  ;         ;
; gencc.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/gencc.sv                                 ;         ;
; cc_comp.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/cc_comp.sv                               ;         ;
; lc3b_types.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/lc3b_types.sv                            ;         ;
; cpu_datapath.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/cpu_datapath.sv                          ;         ;
; control_rom.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/control_rom.sv                           ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/regfile.sv                               ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/register.sv                              ;         ;
; wishbone.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/wishbone.sv                              ;         ;
; mux8.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/mux8.sv                                  ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/mux2.sv                                  ;         ;
; mux4.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/mux4.sv                                  ;         ;
; plus2.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/plus2.sv                                 ;         ;
; zext.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/zext.sv                                  ;         ;
; sext.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/sext.sv                                  ;         ;
; adj.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/adj.sv                                   ;         ;
; ir.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/ir.sv                                    ;         ;
; fetch_stage.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/fetch_stage.sv                           ;         ;
; decode_stage.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/decode_stage.sv                          ;         ;
; execute_stage.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/execute_stage.sv                         ;         ;
; br_add.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/br_add.sv                                ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/alu.sv                                   ;         ;
; zext_s.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/zext_s.sv                                ;         ;
; memory_stage.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/memory_stage.sv                          ;         ;
; mazeprocessor.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/mazeprocessor.sv                         ;         ;
; cpu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/bharuka2/ece411/mazeprocessor/cpu.sv                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /software/quartus-15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8jo1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/bharuka2/ece411/mazeprocessor/db/altsyncram_8jo1.tdf                   ;         ;
; db/altsyncram_t0q1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/bharuka2/ece411/mazeprocessor/db/altsyncram_t0q1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+-----------------------------------------------+-------------------+
; Resource                                      ; Usage             ;
+-----------------------------------------------+-------------------+
; Estimated ALUTs Used                          ; 638               ;
;     -- Combinational ALUTs                    ; 638               ;
;     -- Memory ALUTs                           ; 0                 ;
;     -- LUT_REGs                               ; 0                 ;
; Dedicated logic registers                     ; 326               ;
;                                               ;                   ;
; Estimated ALUTs Unavailable                   ; 107               ;
;     -- Due to unpartnered combinational logic ; 107               ;
;     -- Due to Memory ALUTs                    ; 0                 ;
;                                               ;                   ;
; Total combinational functions                 ; 638               ;
; Combinational ALUT usage by number of inputs  ;                   ;
;     -- 7 input functions                      ; 9                 ;
;     -- 6 input functions                      ; 200               ;
;     -- 5 input functions                      ; 82                ;
;     -- 4 input functions                      ; 224               ;
;     -- <=3 input functions                    ; 123               ;
;                                               ;                   ;
; Combinational ALUTs by mode                   ;                   ;
;     -- normal mode                            ; 568               ;
;     -- extended LUT mode                      ; 9                 ;
;     -- arithmetic mode                        ; 61                ;
;     -- shared arithmetic mode                 ; 0                 ;
;                                               ;                   ;
; Estimated ALUT/register pairs used            ; 873               ;
;                                               ;                   ;
; Total registers                               ; 326               ;
;     -- Dedicated logic registers              ; 326               ;
;     -- I/O registers                          ; 0                 ;
;     -- LUT_REGs                               ; 0                 ;
;                                               ;                   ;
;                                               ;                   ;
; I/O pins                                      ; 580               ;
; Total MLAB memory bits                        ; 0                 ;
; Total block memory bits                       ; 384               ;
;                                               ;                   ;
; DSP block 18-bit elements                     ; 0                 ;
;                                               ;                   ;
; Maximum fan-out node                          ; imem_wb.CLK~input ;
; Maximum fan-out                               ; 374               ;
; Total fan-out                                 ; 5205              ;
; Average fan-out                               ; 2.40              ;
+-----------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mazeprocessor                                     ; 638 (0)           ; 326 (0)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 580  ; 0            ; |mazeprocessor                                                                                                                      ; work         ;
;    |cpu:c|                                         ; 638 (152)         ; 326 (0)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c                                                                                                                ; work         ;
;       |cpu_datapath:cpu_d|                         ; 486 (0)           ; 326 (0)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d                                                                                             ; work         ;
;          |decode_stage:id_stage|                   ; 42 (0)            ; 23 (0)       ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage                                                                       ; work         ;
;             |control_rom:ctrl_r|                   ; 18 (18)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|control_rom:ctrl_r                                                    ; work         ;
;             |mux2:sr2mux2|                         ; 18 (18)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:sr2mux2                                                          ; work         ;
;             |mux2:writemux|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:writemux                                                         ; work         ;
;             |mux4:sr2mux|                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux4:sr2mux                                                           ; work         ;
;             |regfile:reg_file|                     ; 2 (2)             ; 23 (23)      ; 384               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file                                                      ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0                                ; work         ;
;                   |altsyncram_8jo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0|altsyncram_8jo1:auto_generated ; work         ;
;                |altsyncram:data_rtl_1|             ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1                                ; work         ;
;                   |altsyncram_t0q1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1|altsyncram_t0q1:auto_generated ; work         ;
;                |altsyncram:data_rtl_2|             ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2                                ; work         ;
;                   |altsyncram_t0q1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128               ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2|altsyncram_t0q1:auto_generated ; work         ;
;          |execute_stage:ex_stage|                  ; 200 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage                                                                      ; work         ;
;             |alu:arith_unit|                       ; 98 (98)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|alu:arith_unit                                                       ; work         ;
;             |br_add:bradd2|                        ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|br_add:bradd2                                                        ; work         ;
;             |br_add:bradd|                         ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|br_add:bradd                                                         ; work         ;
;             |mux2:alumux|                          ; 72 (72)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:alumux                                                          ; work         ;
;          |fetch_stage:if_stage|                    ; 64 (0)            ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage                                                                        ; work         ;
;             |mux8:imem_rdata_mux|                  ; 48 (48)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux8:imem_rdata_mux                                                    ; work         ;
;             |plus2:pc_plus2|                       ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|plus2:pc_plus2                                                         ; work         ;
;             |register:pc_regsiter|                 ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|register:pc_regsiter                                                   ; work         ;
;          |memory_stage:mem_stage|                  ; 123 (0)           ; 2 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage                                                                      ; work         ;
;             |memory_stall:m_stall|                 ; 13 (13)           ; 2 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|memory_stall:m_stall                                                 ; work         ;
;                |register:mem_curr_ack_counter|     ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|memory_stall:m_stall|register:mem_curr_ack_counter                   ; work         ;
;             |mux2:mem_addr_mux|                    ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux2:mem_addr_mux                                                    ; work         ;
;             |mux4:newpcmux|                        ; 31 (31)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux4:newpcmux                                                        ; work         ;
;             |mux8:dmem_rdata_mux|                  ; 63 (63)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux8:dmem_rdata_mux                                                  ; work         ;
;          |register:ex_mem_alu|                     ; 4 (4)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu                                                                         ; work         ;
;          |register:ex_mem_dest_reg|                ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_dest_reg                                                                    ; work         ;
;          |register:ex_mem_dest|                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_dest                                                                        ; work         ;
;          |register:ex_mem_pc_br|                   ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_br                                                                       ; work         ;
;          |register:ex_mem_pc_j|                    ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_j                                                                        ; work         ;
;          |register:ex_mem_pc|                      ; 0 (0)             ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc                                                                          ; work         ;
;          |register:id_ex_dest_reg|                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:id_ex_dest_reg                                                                     ; work         ;
;          |register:id_ex_offset11|                 ; 0 (0)             ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11                                                                     ; work         ;
;          |register:id_ex_pc|                       ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:id_ex_pc                                                                           ; work         ;
;          |register:id_ex_sr2|                      ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:id_ex_sr2                                                                          ; work         ;
;          |register:if_id_ir|                       ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:if_id_ir                                                                           ; work         ;
;          |register:if_id_pc|                       ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:if_id_pc                                                                           ; work         ;
;          |register:mem_wb_alu|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_alu                                                                         ; work         ;
;          |register:mem_wb_dest_reg|                ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_dest_reg                                                                    ; work         ;
;          |register:mem_wb_dmem_address|            ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_dmem_address                                                                ; work         ;
;          |register:mem_wb_mem_wdata|               ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_mem_wdata                                                                   ; work         ;
;          |register:mem_wb_new_pc|                  ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_new_pc                                                                      ; work         ;
;          |register:mem_wb_pc_br|                   ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc_br                                                                       ; work         ;
;          |register:mem_wb_pc|                      ; 0 (0)             ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc                                                                          ; work         ;
;          |register_control_rom:ex_mem_ctrl|        ; 0 (0)             ; 13 (13)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register_control_rom:ex_mem_ctrl                                                            ; work         ;
;          |register_control_rom:id_ex_ctrl|         ; 0 (0)             ; 17 (17)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register_control_rom:id_ex_ctrl                                                             ; work         ;
;          |register_control_rom:mem_wb_ctrl|        ; 0 (0)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register_control_rom:mem_wb_ctrl                                                            ; work         ;
;          |write_back_stage:wb_stage|               ; 52 (2)            ; 3 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage                                                                   ; work         ;
;             |gencc:gen_cc|                         ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|gencc:gen_cc                                                      ; work         ;
;             |mux8:regfilemux|                      ; 44 (44)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux8:regfilemux                                                   ; work         ;
;             |register:cc|                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|register:cc                                                       ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0|altsyncram_8jo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1|altsyncram_t0q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2|altsyncram_t0q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                 ;
+--------------------------------------------------------------------------+---+
; Logic Cell Name                                                          ;   ;
+--------------------------------------------------------------------------+---+
; cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux2:mem_addr_mux|f[1]~2 ;   ;
; cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux2:mem_addr_mux|f[2]~1 ;   ;
; cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux2:mem_addr_mux|f[3]~0 ;   ;
; Number of logic cells representing combinational loops                   ; 3 ;
+--------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                   ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; cpu:c|cpu_datapath:cpu_d|register_control_rom:id_ex_ctrl|data.aluop[3]        ; Stuck at GND due to stuck port data_in                                               ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[3]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[3]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[3]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[3]                 ;
; cpu:c|cpu_datapath:cpu_d|register_control_rom:id_ex_ctrl|data.newpcmux_sel[1] ; Merged with cpu:c|cpu_datapath:cpu_d|register_control_rom:id_ex_ctrl|data.alumux_sel ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[4]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[4]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[4]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[4]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[5]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[5]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[5]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[5]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[6]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[6]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[6]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[6]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[7]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[7]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[7]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[7]                 ;
; cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc|data[0]                           ; Merged with cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc_br|data[0]                   ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[2]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[2]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[2]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[2]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[1]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[1]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[1]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[1]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8|data[0]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[0]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[0]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[0]                 ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9|data[8]                       ; Merged with cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11|data[8]                 ;
; cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc|data[0]                           ; Merged with cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_br|data[0]                   ;
; Total Number of Removed Registers = 21                                        ;                                                                                      ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 326   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 305   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                         ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                         ; RAM Name                                                                   ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[0]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[1]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[2]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[3]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[4]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[5]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[6]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[7]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[8]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[9]  ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[10] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[11] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[12] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[13] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[14] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[15] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[16] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[17] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[18] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[19] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[20] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[21] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0_bypass[22] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0 ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                          ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                                     ; Megafunction                                                               ; Type ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; cpu:c|cpu_datapath:cpu_d|register:id_ex_sr1|data[0..15]                           ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_1 ; RAM  ;
; cpu:c|cpu_datapath:cpu_d|register:id_ex_dest|data[0..15]                          ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_2 ; RAM  ;
; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data[0..7][0..15] ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_2 ; RAM  ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:mem_wb_new_pc|data[2]                    ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:id_ex_sr2|data[15]                       ;
; 8:1                ; 13 bits   ; 65 ALUTs      ; 65 ALUTs             ; 0 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:if_id_ir|data[5]                         ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:id_ex_sr2|data[1]                        ;
; 18:1               ; 2 bits    ; 24 ALUTs      ; 20 ALUTs             ; 4 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu|data[10]                      ;
; 20:1               ; 2 bits    ; 26 ALUTs      ; 20 ALUTs             ; 6 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu|data[6]                       ;
; 19:1               ; 2 bits    ; 24 ALUTs      ; 22 ALUTs             ; 2 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu|data[14]                      ;
; 20:1               ; 2 bits    ; 26 ALUTs      ; 22 ALUTs             ; 4 ALUTs                ; Yes        ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu|data[1]                       ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|alu:arith_unit|ShiftRight0 ;
; 4:1                ; 17 bits   ; 34 ALUTs      ; 34 ALUTs             ; 0 ALUTs                ; No         ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|alu:arith_unit|ShiftRight1 ;
; 8:1                ; 16 bits   ; 80 ALUTs      ; 80 ALUTs             ; 0 ALUTs                ; No         ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux8:dmem_rdata_mux|o[9]   ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 15 ALUTs             ; 0 ALUTs                ; No         ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux8:imem_rdata_mux|o[0]     ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 24 ALUTs             ; 0 ALUTs                ; No         ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux8:regfilemux|o[15]   ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 21 ALUTs             ; 7 ALUTs                ; No         ; |mazeprocessor|cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux8:regfilemux|o[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0|altsyncram_8jo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1|altsyncram_t0q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2|altsyncram_t0q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux2:pc_mux ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|plus2:pc_plus2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|register:pc_regsiter ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux8:imem_rdata_mux ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:if_id_pc ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:if_id_ir ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|zext:zext4 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|sext:sext5 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|sext:sext6 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|adj:adj6 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux4:sr2mux ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:sr2mux2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:writemux ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_pc ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_sr1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_sr2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_dest ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_dest_reg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|adj:adj9 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|adj:adj11 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:bradd2mux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|zext_s:zext_s8 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:alumux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:destmux ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_br ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_pc_j ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_alu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_dest ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:ex_mem_dest_reg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|memory_stall:m_stall|register:mem_curr_ack_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux8:dmem_rdata_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux4:newpcmux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|mux2:mem_addr_mux ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_dmem_address ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_new_pc ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_pc_br ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_mem_wdata ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_alu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|register:mem_wb_dest_reg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux2:mdrmux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|zext:mdrzext ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux8:regfilemux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|register:cc ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_8jo1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t0q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t0q1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d|register_control_rom:mem_wb_ctrl"                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; out.sr2mux_sel      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.sr2mux2_sel     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.writemux_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.bradd2mux_sel   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.aluop           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.alumux_sel      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.mem_ack_counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out.newpcmux_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|mux2:destmux" ;
+---------+-------+----------+-------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                     ;
+---------+-------+----------+-------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                ;
+---------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:writemux" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:c|cpu_datapath:cpu_d"                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; imem_address[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_address[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 326                         ;
;     ENA               ; 243                         ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 47                          ;
;     plain             ; 21                          ;
; boundary_port         ; 580                         ;
; stratixiv_lcell_comb  ; 639                         ;
;     arith             ; 61                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 46                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 569                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 224                         ;
;         5 data inputs ; 82                          ;
;         6 data inputs ; 200                         ;
; stratixiv_ram_block   ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Tue Mar 13 22:37:54 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mazeprocessor -c mazeprocessor
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memory_stall.sv
    Info (12023): Found entity 1: memory_stall
Info (12021): Found 1 design units, including 1 entities, in source file write_back_stage.sv
    Info (12023): Found entity 1: write_back_stage
Info (12021): Found 1 design units, including 1 entities, in source file register_control_rom.sv
    Info (12023): Found entity 1: register_control_rom
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file cc_comp.sv
    Info (12023): Found entity 1: cc_comp
Info (12021): Found 1 design units, including 1 entities, in source file magic_memory_dual_port.sv
    Info (12023): Found entity 1: magic_memory
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file cpu_datapath.sv
    Info (12023): Found entity 1: cpu_datapath
Info (12021): Found 1 design units, including 1 entities, in source file control_rom.sv
    Info (12023): Found entity 1: control_rom
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file wishbone.sv
    Info (12023): Found entity 1: wishbone
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file zext.sv
    Info (12023): Found entity 1: zext
Info (12021): Found 1 design units, including 1 entities, in source file sext.sv
    Info (12023): Found entity 1: sext
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file fetch_stage.sv
    Info (12023): Found entity 1: fetch_stage
Info (12021): Found 1 design units, including 1 entities, in source file decode_stage.sv
    Info (12023): Found entity 1: decode_stage
Info (12021): Found 1 design units, including 1 entities, in source file execute_stage.sv
    Info (12023): Found entity 1: execute_stage
Info (12021): Found 1 design units, including 1 entities, in source file br_add.sv
    Info (12023): Found entity 1: br_add
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file zext_s.sv
    Info (12023): Found entity 1: zext_s
Info (12021): Found 1 design units, including 1 entities, in source file memory_stage.sv
    Info (12023): Found entity 1: memory_stage
Info (12021): Found 1 design units, including 1 entities, in source file mazeprocessor.sv
    Info (12023): Found entity 1: mazeprocessor
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file physical_memory.sv
    Info (12023): Found entity 1: physical_memory
Info (12127): Elaborating entity "mazeprocessor" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:c"
Warning (10034): Output port "imem_wb.DAT_M" at cpu.sv(5) has no driver
Warning (10034): Output port "imem_wb.SEL" at cpu.sv(5) has no driver
Info (12128): Elaborating entity "cpu_datapath" for hierarchy "cpu:c|cpu_datapath:cpu_d"
Info (12128): Elaborating entity "fetch_stage" for hierarchy "cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux2:pc_mux"
Info (12128): Elaborating entity "plus2" for hierarchy "cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|plus2:pc_plus2"
Info (12128): Elaborating entity "register" for hierarchy "cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|register:pc_regsiter"
Info (12128): Elaborating entity "mux8" for hierarchy "cpu:c|cpu_datapath:cpu_d|fetch_stage:if_stage|mux8:imem_rdata_mux"
Info (12128): Elaborating entity "decode_stage" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage"
Info (12128): Elaborating entity "ir" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|ir:inst_reg"
Info (12128): Elaborating entity "control_rom" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|control_rom:ctrl_r"
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file"
Info (12128): Elaborating entity "zext" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|zext:zext4"
Info (12128): Elaborating entity "sext" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|sext:sext5"
Info (12128): Elaborating entity "sext" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|sext:sext6"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|adj:adj6"
Info (12128): Elaborating entity "mux4" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux4:sr2mux"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|mux2:writemux"
Info (12128): Elaborating entity "register_control_rom" for hierarchy "cpu:c|cpu_datapath:cpu_d|register_control_rom:id_ex_ctrl"
Info (12128): Elaborating entity "register" for hierarchy "cpu:c|cpu_datapath:cpu_d|register:id_ex_dest_reg"
Info (12128): Elaborating entity "register" for hierarchy "cpu:c|cpu_datapath:cpu_d|register:id_ex_offset8"
Info (12128): Elaborating entity "register" for hierarchy "cpu:c|cpu_datapath:cpu_d|register:id_ex_offset9"
Info (12128): Elaborating entity "register" for hierarchy "cpu:c|cpu_datapath:cpu_d|register:id_ex_offset11"
Info (12128): Elaborating entity "execute_stage" for hierarchy "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|adj:adj9"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|adj:adj11"
Info (12128): Elaborating entity "br_add" for hierarchy "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|br_add:bradd"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|alu:arith_unit"
Info (12128): Elaborating entity "zext_s" for hierarchy "cpu:c|cpu_datapath:cpu_d|execute_stage:ex_stage|zext_s:zext_s8"
Info (12128): Elaborating entity "memory_stage" for hierarchy "cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage"
Info (12128): Elaborating entity "memory_stall" for hierarchy "cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|memory_stall:m_stall"
Info (12128): Elaborating entity "register" for hierarchy "cpu:c|cpu_datapath:cpu_d|memory_stage:mem_stage|memory_stall:m_stall|register:mem_curr_ack_counter"
Info (12128): Elaborating entity "write_back_stage" for hierarchy "cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|mux2:mdrmux"
Info (12128): Elaborating entity "zext" for hierarchy "cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|zext:mdrzext"
Info (12128): Elaborating entity "gencc" for hierarchy "cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|gencc:gen_cc"
Info (12128): Elaborating entity "cc_comp" for hierarchy "cpu:c|cpu_datapath:cpu_d|write_back_stage:wb_stage|cc_comp:cccomp"
Warning (276020): Inferred RAM node "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|data_rtl_2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8jo1.tdf
    Info (12023): Found entity 1: altsyncram_8jo1
Info (12130): Elaborated megafunction instantiation "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1"
Info (12133): Instantiated megafunction "cpu:c|cpu_datapath:cpu_d|decode_stage:id_stage|regfile:reg_file|altsyncram:data_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0q1.tdf
    Info (12023): Found entity 1: altsyncram_t0q1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "imem_wb.SEL[0]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[1]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[2]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[3]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[4]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[5]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[6]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[7]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[8]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[9]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[10]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[11]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[12]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[13]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[14]" is stuck at GND
    Warning (13410): Pin "imem_wb.SEL[15]" is stuck at GND
    Warning (13410): Pin "imem_wb.WE" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[0]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[1]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[2]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[3]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[4]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[5]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[6]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[7]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[8]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[9]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[10]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[11]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[12]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[13]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[14]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[15]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[16]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[17]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[18]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[19]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[20]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[21]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[22]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[23]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[24]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[25]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[26]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[27]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[28]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[29]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[30]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[31]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[32]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[33]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[34]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[35]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[36]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[37]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[38]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[39]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[40]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[41]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[42]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[43]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[44]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[45]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[46]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[47]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[48]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[49]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[50]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[51]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[52]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[53]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[54]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[55]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[56]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[57]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[58]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[59]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[60]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[61]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[62]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[63]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[64]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[65]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[66]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[67]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[68]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[69]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[70]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[71]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[72]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[73]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[74]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[75]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[76]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[77]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[78]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[79]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[80]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[81]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[82]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[83]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[84]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[85]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[86]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[87]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[88]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[89]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[90]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[91]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[92]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[93]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[94]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[95]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[96]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[97]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[98]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[99]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[100]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[101]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[102]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[103]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[104]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[105]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[106]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[107]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[108]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[109]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[110]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[111]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[112]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[113]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[114]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[115]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[116]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[117]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[118]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[119]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[120]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[121]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[122]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[123]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[124]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[125]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[126]" is stuck at GND
    Warning (13410): Pin "imem_wb.DAT_M[127]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/bharuka2/ece411/mazeprocessor/output_files/mazeprocessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "imem_wb.RTY"
    Warning (15610): No output dependent on input pin "imem_wb.ACK"
    Warning (15610): No output dependent on input pin "dmem_wb.RTY"
    Warning (15610): No output dependent on input pin "dmem_wb.CLK"
Info (21057): Implemented 1464 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 262 input pins
    Info (21059): Implemented 318 output pins
    Info (21061): Implemented 836 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 1246 megabytes
    Info: Processing ended: Tue Mar 13 22:38:11 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bharuka2/ece411/mazeprocessor/output_files/mazeprocessor.map.smsg.


