
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08006c34  08006c34  00016c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c8c  08006c8c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c8c  08006c8c  00016c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c94  08006c94  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c94  08006c94  00016c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c98  08006c98  00016c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006c9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000001d0  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001dc  200001dc  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011ab4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002062  00000000  00000000  00031af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e60  00000000  00000000  00033b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000dd8  00000000  00000000  000349b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021026  00000000  00000000  00035790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001244e  00000000  00000000  000567b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb2ff  00000000  00000000  00068c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00133f03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ea0  00000000  00000000  00133f54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006c1c 	.word	0x08006c1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006c1c 	.word	0x08006c1c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2f>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ac:	bf24      	itt	cs
 80007ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007b6:	d90d      	bls.n	80007d4 <__aeabi_d2f+0x30>
 80007b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007d8:	d121      	bne.n	800081e <__aeabi_d2f+0x7a>
 80007da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007de:	bfbc      	itt	lt
 80007e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007e4:	4770      	bxlt	lr
 80007e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ee:	f1c2 0218 	rsb	r2, r2, #24
 80007f2:	f1c2 0c20 	rsb	ip, r2, #32
 80007f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007fa:	fa20 f002 	lsr.w	r0, r0, r2
 80007fe:	bf18      	it	ne
 8000800:	f040 0001 	orrne.w	r0, r0, #1
 8000804:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000808:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800080c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000810:	ea40 000c 	orr.w	r0, r0, ip
 8000814:	fa23 f302 	lsr.w	r3, r3, r2
 8000818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800081c:	e7cc      	b.n	80007b8 <__aeabi_d2f+0x14>
 800081e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000822:	d107      	bne.n	8000834 <__aeabi_d2f+0x90>
 8000824:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000828:	bf1e      	ittt	ne
 800082a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800082e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000832:	4770      	bxne	lr
 8000834:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000838:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800083c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <__aeabi_uldivmod>:
 8000844:	b953      	cbnz	r3, 800085c <__aeabi_uldivmod+0x18>
 8000846:	b94a      	cbnz	r2, 800085c <__aeabi_uldivmod+0x18>
 8000848:	2900      	cmp	r1, #0
 800084a:	bf08      	it	eq
 800084c:	2800      	cmpeq	r0, #0
 800084e:	bf1c      	itt	ne
 8000850:	f04f 31ff 	movne.w	r1, #4294967295
 8000854:	f04f 30ff 	movne.w	r0, #4294967295
 8000858:	f000 b974 	b.w	8000b44 <__aeabi_idiv0>
 800085c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000860:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000864:	f000 f806 	bl	8000874 <__udivmoddi4>
 8000868:	f8dd e004 	ldr.w	lr, [sp, #4]
 800086c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000870:	b004      	add	sp, #16
 8000872:	4770      	bx	lr

08000874 <__udivmoddi4>:
 8000874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000878:	9d08      	ldr	r5, [sp, #32]
 800087a:	4604      	mov	r4, r0
 800087c:	468e      	mov	lr, r1
 800087e:	2b00      	cmp	r3, #0
 8000880:	d14d      	bne.n	800091e <__udivmoddi4+0xaa>
 8000882:	428a      	cmp	r2, r1
 8000884:	4694      	mov	ip, r2
 8000886:	d969      	bls.n	800095c <__udivmoddi4+0xe8>
 8000888:	fab2 f282 	clz	r2, r2
 800088c:	b152      	cbz	r2, 80008a4 <__udivmoddi4+0x30>
 800088e:	fa01 f302 	lsl.w	r3, r1, r2
 8000892:	f1c2 0120 	rsb	r1, r2, #32
 8000896:	fa20 f101 	lsr.w	r1, r0, r1
 800089a:	fa0c fc02 	lsl.w	ip, ip, r2
 800089e:	ea41 0e03 	orr.w	lr, r1, r3
 80008a2:	4094      	lsls	r4, r2
 80008a4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a8:	0c21      	lsrs	r1, r4, #16
 80008aa:	fbbe f6f8 	udiv	r6, lr, r8
 80008ae:	fa1f f78c 	uxth.w	r7, ip
 80008b2:	fb08 e316 	mls	r3, r8, r6, lr
 80008b6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008ba:	fb06 f107 	mul.w	r1, r6, r7
 80008be:	4299      	cmp	r1, r3
 80008c0:	d90a      	bls.n	80008d8 <__udivmoddi4+0x64>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80008ca:	f080 811f 	bcs.w	8000b0c <__udivmoddi4+0x298>
 80008ce:	4299      	cmp	r1, r3
 80008d0:	f240 811c 	bls.w	8000b0c <__udivmoddi4+0x298>
 80008d4:	3e02      	subs	r6, #2
 80008d6:	4463      	add	r3, ip
 80008d8:	1a5b      	subs	r3, r3, r1
 80008da:	b2a4      	uxth	r4, r4
 80008dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80008e0:	fb08 3310 	mls	r3, r8, r0, r3
 80008e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008e8:	fb00 f707 	mul.w	r7, r0, r7
 80008ec:	42a7      	cmp	r7, r4
 80008ee:	d90a      	bls.n	8000906 <__udivmoddi4+0x92>
 80008f0:	eb1c 0404 	adds.w	r4, ip, r4
 80008f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80008f8:	f080 810a 	bcs.w	8000b10 <__udivmoddi4+0x29c>
 80008fc:	42a7      	cmp	r7, r4
 80008fe:	f240 8107 	bls.w	8000b10 <__udivmoddi4+0x29c>
 8000902:	4464      	add	r4, ip
 8000904:	3802      	subs	r0, #2
 8000906:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800090a:	1be4      	subs	r4, r4, r7
 800090c:	2600      	movs	r6, #0
 800090e:	b11d      	cbz	r5, 8000918 <__udivmoddi4+0xa4>
 8000910:	40d4      	lsrs	r4, r2
 8000912:	2300      	movs	r3, #0
 8000914:	e9c5 4300 	strd	r4, r3, [r5]
 8000918:	4631      	mov	r1, r6
 800091a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800091e:	428b      	cmp	r3, r1
 8000920:	d909      	bls.n	8000936 <__udivmoddi4+0xc2>
 8000922:	2d00      	cmp	r5, #0
 8000924:	f000 80ef 	beq.w	8000b06 <__udivmoddi4+0x292>
 8000928:	2600      	movs	r6, #0
 800092a:	e9c5 0100 	strd	r0, r1, [r5]
 800092e:	4630      	mov	r0, r6
 8000930:	4631      	mov	r1, r6
 8000932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000936:	fab3 f683 	clz	r6, r3
 800093a:	2e00      	cmp	r6, #0
 800093c:	d14a      	bne.n	80009d4 <__udivmoddi4+0x160>
 800093e:	428b      	cmp	r3, r1
 8000940:	d302      	bcc.n	8000948 <__udivmoddi4+0xd4>
 8000942:	4282      	cmp	r2, r0
 8000944:	f200 80f9 	bhi.w	8000b3a <__udivmoddi4+0x2c6>
 8000948:	1a84      	subs	r4, r0, r2
 800094a:	eb61 0303 	sbc.w	r3, r1, r3
 800094e:	2001      	movs	r0, #1
 8000950:	469e      	mov	lr, r3
 8000952:	2d00      	cmp	r5, #0
 8000954:	d0e0      	beq.n	8000918 <__udivmoddi4+0xa4>
 8000956:	e9c5 4e00 	strd	r4, lr, [r5]
 800095a:	e7dd      	b.n	8000918 <__udivmoddi4+0xa4>
 800095c:	b902      	cbnz	r2, 8000960 <__udivmoddi4+0xec>
 800095e:	deff      	udf	#255	; 0xff
 8000960:	fab2 f282 	clz	r2, r2
 8000964:	2a00      	cmp	r2, #0
 8000966:	f040 8092 	bne.w	8000a8e <__udivmoddi4+0x21a>
 800096a:	eba1 010c 	sub.w	r1, r1, ip
 800096e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000972:	fa1f fe8c 	uxth.w	lr, ip
 8000976:	2601      	movs	r6, #1
 8000978:	0c20      	lsrs	r0, r4, #16
 800097a:	fbb1 f3f7 	udiv	r3, r1, r7
 800097e:	fb07 1113 	mls	r1, r7, r3, r1
 8000982:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000986:	fb0e f003 	mul.w	r0, lr, r3
 800098a:	4288      	cmp	r0, r1
 800098c:	d908      	bls.n	80009a0 <__udivmoddi4+0x12c>
 800098e:	eb1c 0101 	adds.w	r1, ip, r1
 8000992:	f103 38ff 	add.w	r8, r3, #4294967295
 8000996:	d202      	bcs.n	800099e <__udivmoddi4+0x12a>
 8000998:	4288      	cmp	r0, r1
 800099a:	f200 80cb 	bhi.w	8000b34 <__udivmoddi4+0x2c0>
 800099e:	4643      	mov	r3, r8
 80009a0:	1a09      	subs	r1, r1, r0
 80009a2:	b2a4      	uxth	r4, r4
 80009a4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009a8:	fb07 1110 	mls	r1, r7, r0, r1
 80009ac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009b0:	fb0e fe00 	mul.w	lr, lr, r0
 80009b4:	45a6      	cmp	lr, r4
 80009b6:	d908      	bls.n	80009ca <__udivmoddi4+0x156>
 80009b8:	eb1c 0404 	adds.w	r4, ip, r4
 80009bc:	f100 31ff 	add.w	r1, r0, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x154>
 80009c2:	45a6      	cmp	lr, r4
 80009c4:	f200 80bb 	bhi.w	8000b3e <__udivmoddi4+0x2ca>
 80009c8:	4608      	mov	r0, r1
 80009ca:	eba4 040e 	sub.w	r4, r4, lr
 80009ce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80009d2:	e79c      	b.n	800090e <__udivmoddi4+0x9a>
 80009d4:	f1c6 0720 	rsb	r7, r6, #32
 80009d8:	40b3      	lsls	r3, r6
 80009da:	fa22 fc07 	lsr.w	ip, r2, r7
 80009de:	ea4c 0c03 	orr.w	ip, ip, r3
 80009e2:	fa20 f407 	lsr.w	r4, r0, r7
 80009e6:	fa01 f306 	lsl.w	r3, r1, r6
 80009ea:	431c      	orrs	r4, r3
 80009ec:	40f9      	lsrs	r1, r7
 80009ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009f2:	fa00 f306 	lsl.w	r3, r0, r6
 80009f6:	fbb1 f8f9 	udiv	r8, r1, r9
 80009fa:	0c20      	lsrs	r0, r4, #16
 80009fc:	fa1f fe8c 	uxth.w	lr, ip
 8000a00:	fb09 1118 	mls	r1, r9, r8, r1
 8000a04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a08:	fb08 f00e 	mul.w	r0, r8, lr
 8000a0c:	4288      	cmp	r0, r1
 8000a0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000a12:	d90b      	bls.n	8000a2c <__udivmoddi4+0x1b8>
 8000a14:	eb1c 0101 	adds.w	r1, ip, r1
 8000a18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a1c:	f080 8088 	bcs.w	8000b30 <__udivmoddi4+0x2bc>
 8000a20:	4288      	cmp	r0, r1
 8000a22:	f240 8085 	bls.w	8000b30 <__udivmoddi4+0x2bc>
 8000a26:	f1a8 0802 	sub.w	r8, r8, #2
 8000a2a:	4461      	add	r1, ip
 8000a2c:	1a09      	subs	r1, r1, r0
 8000a2e:	b2a4      	uxth	r4, r4
 8000a30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a34:	fb09 1110 	mls	r1, r9, r0, r1
 8000a38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a40:	458e      	cmp	lr, r1
 8000a42:	d908      	bls.n	8000a56 <__udivmoddi4+0x1e2>
 8000a44:	eb1c 0101 	adds.w	r1, ip, r1
 8000a48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a4c:	d26c      	bcs.n	8000b28 <__udivmoddi4+0x2b4>
 8000a4e:	458e      	cmp	lr, r1
 8000a50:	d96a      	bls.n	8000b28 <__udivmoddi4+0x2b4>
 8000a52:	3802      	subs	r0, #2
 8000a54:	4461      	add	r1, ip
 8000a56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000a5e:	eba1 010e 	sub.w	r1, r1, lr
 8000a62:	42a1      	cmp	r1, r4
 8000a64:	46c8      	mov	r8, r9
 8000a66:	46a6      	mov	lr, r4
 8000a68:	d356      	bcc.n	8000b18 <__udivmoddi4+0x2a4>
 8000a6a:	d053      	beq.n	8000b14 <__udivmoddi4+0x2a0>
 8000a6c:	b15d      	cbz	r5, 8000a86 <__udivmoddi4+0x212>
 8000a6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000a72:	eb61 010e 	sbc.w	r1, r1, lr
 8000a76:	fa01 f707 	lsl.w	r7, r1, r7
 8000a7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000a7e:	40f1      	lsrs	r1, r6
 8000a80:	431f      	orrs	r7, r3
 8000a82:	e9c5 7100 	strd	r7, r1, [r5]
 8000a86:	2600      	movs	r6, #0
 8000a88:	4631      	mov	r1, r6
 8000a8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8e:	f1c2 0320 	rsb	r3, r2, #32
 8000a92:	40d8      	lsrs	r0, r3
 8000a94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a98:	fa21 f303 	lsr.w	r3, r1, r3
 8000a9c:	4091      	lsls	r1, r2
 8000a9e:	4301      	orrs	r1, r0
 8000aa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aa4:	fa1f fe8c 	uxth.w	lr, ip
 8000aa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000aac:	fb07 3610 	mls	r6, r7, r0, r3
 8000ab0:	0c0b      	lsrs	r3, r1, #16
 8000ab2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ab6:	fb00 f60e 	mul.w	r6, r0, lr
 8000aba:	429e      	cmp	r6, r3
 8000abc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ac0:	d908      	bls.n	8000ad4 <__udivmoddi4+0x260>
 8000ac2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ac6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000aca:	d22f      	bcs.n	8000b2c <__udivmoddi4+0x2b8>
 8000acc:	429e      	cmp	r6, r3
 8000ace:	d92d      	bls.n	8000b2c <__udivmoddi4+0x2b8>
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	4463      	add	r3, ip
 8000ad4:	1b9b      	subs	r3, r3, r6
 8000ad6:	b289      	uxth	r1, r1
 8000ad8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000adc:	fb07 3316 	mls	r3, r7, r6, r3
 8000ae0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ae4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ae8:	428b      	cmp	r3, r1
 8000aea:	d908      	bls.n	8000afe <__udivmoddi4+0x28a>
 8000aec:	eb1c 0101 	adds.w	r1, ip, r1
 8000af0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000af4:	d216      	bcs.n	8000b24 <__udivmoddi4+0x2b0>
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d914      	bls.n	8000b24 <__udivmoddi4+0x2b0>
 8000afa:	3e02      	subs	r6, #2
 8000afc:	4461      	add	r1, ip
 8000afe:	1ac9      	subs	r1, r1, r3
 8000b00:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b04:	e738      	b.n	8000978 <__udivmoddi4+0x104>
 8000b06:	462e      	mov	r6, r5
 8000b08:	4628      	mov	r0, r5
 8000b0a:	e705      	b.n	8000918 <__udivmoddi4+0xa4>
 8000b0c:	4606      	mov	r6, r0
 8000b0e:	e6e3      	b.n	80008d8 <__udivmoddi4+0x64>
 8000b10:	4618      	mov	r0, r3
 8000b12:	e6f8      	b.n	8000906 <__udivmoddi4+0x92>
 8000b14:	454b      	cmp	r3, r9
 8000b16:	d2a9      	bcs.n	8000a6c <__udivmoddi4+0x1f8>
 8000b18:	ebb9 0802 	subs.w	r8, r9, r2
 8000b1c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b20:	3801      	subs	r0, #1
 8000b22:	e7a3      	b.n	8000a6c <__udivmoddi4+0x1f8>
 8000b24:	4646      	mov	r6, r8
 8000b26:	e7ea      	b.n	8000afe <__udivmoddi4+0x28a>
 8000b28:	4620      	mov	r0, r4
 8000b2a:	e794      	b.n	8000a56 <__udivmoddi4+0x1e2>
 8000b2c:	4640      	mov	r0, r8
 8000b2e:	e7d1      	b.n	8000ad4 <__udivmoddi4+0x260>
 8000b30:	46d0      	mov	r8, sl
 8000b32:	e77b      	b.n	8000a2c <__udivmoddi4+0x1b8>
 8000b34:	3b02      	subs	r3, #2
 8000b36:	4461      	add	r1, ip
 8000b38:	e732      	b.n	80009a0 <__udivmoddi4+0x12c>
 8000b3a:	4630      	mov	r0, r6
 8000b3c:	e709      	b.n	8000952 <__udivmoddi4+0xde>
 8000b3e:	4464      	add	r4, ip
 8000b40:	3802      	subs	r0, #2
 8000b42:	e742      	b.n	80009ca <__udivmoddi4+0x156>

08000b44 <__aeabi_idiv0>:
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <npf_max>:

#ifdef _MSC_VER
  #include <intrin.h>
#endif

static int npf_max(int x, int y) { return (x > y) ? x : y; }
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	683a      	ldr	r2, [r7, #0]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4293      	cmp	r3, r2
 8000b58:	bfb8      	it	lt
 8000b5a:	4613      	movlt	r3, r2
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <npf_parse_format_spec>:

int npf_parse_format_spec(char const *format, npf_format_spec_t *out_spec) {
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  char const *cur = format;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	60fb      	str	r3, [r7, #12]

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->left_justified = 0;
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	721a      	strb	r2, [r3, #8]
  out_spec->leading_zero_pad = 0;
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	2200      	movs	r2, #0
 8000b80:	725a      	strb	r2, [r3, #9]
#endif
  out_spec->case_adjust = 'a'-'A'; // lowercase
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	2220      	movs	r2, #32
 8000b86:	749a      	strb	r2, [r3, #18]
  out_spec->prepend = 0;
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	701a      	strb	r2, [r3, #0]
  out_spec->alt_form = 0;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	2200      	movs	r2, #0
 8000b92:	705a      	strb	r2, [r3, #1]

  while (*++cur) { // cur points at the leading '%' character
 8000b94:	e04c      	b.n	8000c30 <npf_parse_format_spec+0xc8>
    switch (*cur) { // Optional flags
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	3b20      	subs	r3, #32
 8000b9c:	2b10      	cmp	r3, #16
 8000b9e:	d84f      	bhi.n	8000c40 <npf_parse_format_spec+0xd8>
 8000ba0:	a201      	add	r2, pc, #4	; (adr r2, 8000ba8 <npf_parse_format_spec+0x40>)
 8000ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba6:	bf00      	nop
 8000ba8:	08000c19 	.word	0x08000c19
 8000bac:	08000c41 	.word	0x08000c41
 8000bb0:	08000c41 	.word	0x08000c41
 8000bb4:	08000c29 	.word	0x08000c29
 8000bb8:	08000c41 	.word	0x08000c41
 8000bbc:	08000c41 	.word	0x08000c41
 8000bc0:	08000c41 	.word	0x08000c41
 8000bc4:	08000c41 	.word	0x08000c41
 8000bc8:	08000c41 	.word	0x08000c41
 8000bcc:	08000c41 	.word	0x08000c41
 8000bd0:	08000c41 	.word	0x08000c41
 8000bd4:	08000c11 	.word	0x08000c11
 8000bd8:	08000c41 	.word	0x08000c41
 8000bdc:	08000bed 	.word	0x08000bed
 8000be0:	08000c41 	.word	0x08000c41
 8000be4:	08000c41 	.word	0x08000c41
 8000be8:	08000bfb 	.word	0x08000bfb
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      case '-': out_spec->left_justified = '-'; out_spec->leading_zero_pad = 0; continue;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	222d      	movs	r2, #45	; 0x2d
 8000bf0:	721a      	strb	r2, [r3, #8]
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	725a      	strb	r2, [r3, #9]
 8000bf8:	e01a      	b.n	8000c30 <npf_parse_format_spec+0xc8>
      case '0': out_spec->leading_zero_pad = !out_spec->left_justified; continue;
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	7a1b      	ldrb	r3, [r3, #8]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	bf0c      	ite	eq
 8000c02:	2301      	moveq	r3, #1
 8000c04:	2300      	movne	r3, #0
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	461a      	mov	r2, r3
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	725a      	strb	r2, [r3, #9]
 8000c0e:	e00f      	b.n	8000c30 <npf_parse_format_spec+0xc8>
#endif
      case '+': out_spec->prepend = '+'; continue;
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	222b      	movs	r2, #43	; 0x2b
 8000c14:	701a      	strb	r2, [r3, #0]
 8000c16:	e00b      	b.n	8000c30 <npf_parse_format_spec+0xc8>
      case ' ': if (out_spec->prepend == 0) { out_spec->prepend = ' '; } continue;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d107      	bne.n	8000c30 <npf_parse_format_spec+0xc8>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	2220      	movs	r2, #32
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e003      	b.n	8000c30 <npf_parse_format_spec+0xc8>
      case '#': out_spec->alt_form = '#'; continue;
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	2223      	movs	r2, #35	; 0x23
 8000c2c:	705a      	strb	r2, [r3, #1]
 8000c2e:	bf00      	nop
  while (*++cur) { // cur points at the leading '%' character
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	3301      	adds	r3, #1
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1ab      	bne.n	8000b96 <npf_parse_format_spec+0x2e>
 8000c3e:	e000      	b.n	8000c42 <npf_parse_format_spec+0xda>
      default: break;
    }
    break;
 8000c40:	bf00      	nop
  }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->field_width_opt = NPF_FMT_SPEC_OPT_NONE;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	2200      	movs	r2, #0
 8000c46:	709a      	strb	r2, [r3, #2]
  if (*cur == '*') {
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b2a      	cmp	r3, #42	; 0x2a
 8000c4e:	d106      	bne.n	8000c5e <npf_parse_format_spec+0xf6>
    out_spec->field_width_opt = NPF_FMT_SPEC_OPT_STAR;
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	2202      	movs	r2, #2
 8000c54:	709a      	strb	r2, [r3, #2]
    ++cur;
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	e01d      	b.n	8000c9a <npf_parse_format_spec+0x132>
  } else {
    out_spec->field_width = 0;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 8000c64:	e011      	b.n	8000c8a <npf_parse_format_spec+0x122>
      out_spec->field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	2201      	movs	r2, #1
 8000c6a:	709a      	strb	r2, [r3, #2]
      out_spec->field_width = (out_spec->field_width * 10) + (*cur++ - '0');
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	4613      	mov	r3, r2
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	4619      	mov	r1, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	1c5a      	adds	r2, r3, #1
 8000c7e:	60fa      	str	r2, [r7, #12]
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	3b30      	subs	r3, #48	; 0x30
 8000c84:	18ca      	adds	r2, r1, r3
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b2f      	cmp	r3, #47	; 0x2f
 8000c90:	d903      	bls.n	8000c9a <npf_parse_format_spec+0x132>
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b39      	cmp	r3, #57	; 0x39
 8000c98:	d9e5      	bls.n	8000c66 <npf_parse_format_spec+0xfe>
    }
  }
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
  out_spec->prec = 0;
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	60da      	str	r2, [r3, #12]
  out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	729a      	strb	r2, [r3, #10]
  if (*cur == '.') {
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b2e      	cmp	r3, #46	; 0x2e
 8000cac:	d133      	bne.n	8000d16 <npf_parse_format_spec+0x1ae>
    ++cur;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	60fb      	str	r3, [r7, #12]
    if (*cur == '*') {
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b2a      	cmp	r3, #42	; 0x2a
 8000cba:	d106      	bne.n	8000cca <npf_parse_format_spec+0x162>
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_STAR;
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	2202      	movs	r2, #2
 8000cc0:	729a      	strb	r2, [r3, #10]
      ++cur;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	e025      	b.n	8000d16 <npf_parse_format_spec+0x1ae>
    } else {
      if (*cur == '-') {
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b2d      	cmp	r3, #45	; 0x2d
 8000cd0:	d106      	bne.n	8000ce0 <npf_parse_format_spec+0x178>
        ++cur;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	729a      	strb	r2, [r3, #10]
 8000cde:	e012      	b.n	8000d06 <npf_parse_format_spec+0x19e>
      } else {
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	729a      	strb	r2, [r3, #10]
      }
      while ((*cur >= '0') && (*cur <= '9')) {
 8000ce6:	e00e      	b.n	8000d06 <npf_parse_format_spec+0x19e>
        out_spec->prec = (out_spec->prec * 10) + (*cur++ - '0');
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	1c5a      	adds	r2, r3, #1
 8000cfa:	60fa      	str	r2, [r7, #12]
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	3b30      	subs	r3, #48	; 0x30
 8000d00:	18ca      	adds	r2, r1, r3
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	60da      	str	r2, [r3, #12]
      while ((*cur >= '0') && (*cur <= '9')) {
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b2f      	cmp	r3, #47	; 0x2f
 8000d0c:	d903      	bls.n	8000d16 <npf_parse_format_spec+0x1ae>
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b39      	cmp	r3, #57	; 0x39
 8000d14:	d9e8      	bls.n	8000ce8 <npf_parse_format_spec+0x180>
      }
    }
  }
#endif

  int tmp_conv = -1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	60bb      	str	r3, [r7, #8]
  out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_NONE;
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	741a      	strb	r2, [r3, #16]
  switch (*cur++) { // Length modifier
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	1c5a      	adds	r2, r3, #1
 8000d26:	60fa      	str	r2, [r7, #12]
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b6c      	cmp	r3, #108	; 0x6c
 8000d2c:	d013      	beq.n	8000d56 <npf_parse_format_spec+0x1ee>
 8000d2e:	2b6c      	cmp	r3, #108	; 0x6c
 8000d30:	dc19      	bgt.n	8000d66 <npf_parse_format_spec+0x1fe>
 8000d32:	2b4c      	cmp	r3, #76	; 0x4c
 8000d34:	d013      	beq.n	8000d5e <npf_parse_format_spec+0x1f6>
 8000d36:	2b68      	cmp	r3, #104	; 0x68
 8000d38:	d115      	bne.n	8000d66 <npf_parse_format_spec+0x1fe>
    case 'h':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_SHORT;
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	741a      	strb	r2, [r3, #16]
      if (*cur == 'h') {
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b68      	cmp	r3, #104	; 0x68
 8000d46:	d112      	bne.n	8000d6e <npf_parse_format_spec+0x206>
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_CHAR;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	741a      	strb	r2, [r3, #16]
        ++cur;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	3301      	adds	r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
      }
      break;
 8000d54:	e00b      	b.n	8000d6e <npf_parse_format_spec+0x206>
    case 'l':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	2204      	movs	r2, #4
 8000d5a:	741a      	strb	r2, [r3, #16]
      if (*cur == 'l') {
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_LONG_LONG;
        ++cur;
      }
#endif
      break;
 8000d5c:	e008      	b.n	8000d70 <npf_parse_format_spec+0x208>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'L': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE; break;
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	2202      	movs	r2, #2
 8000d62:	741a      	strb	r2, [r3, #16]
 8000d64:	e004      	b.n	8000d70 <npf_parse_format_spec+0x208>
#if NANOPRINTF_USE_LARGE_FORMAT_SPECIFIERS == 1
    case 'j': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_INTMAX; break;
    case 'z': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_SIZET; break;
    case 't': out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_PTRDIFFT; break;
#endif
    default: --cur; break;
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	e000      	b.n	8000d70 <npf_parse_format_spec+0x208>
      break;
 8000d6e:	bf00      	nop
  }

  switch (*cur++) { // Conversion specifier
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	1c5a      	adds	r2, r3, #1
 8000d74:	60fa      	str	r2, [r7, #12]
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	3b25      	subs	r3, #37	; 0x25
 8000d7a:	2b53      	cmp	r3, #83	; 0x53
 8000d7c:	f200 8127 	bhi.w	8000fce <npf_parse_format_spec+0x466>
 8000d80:	a201      	add	r2, pc, #4	; (adr r2, 8000d88 <npf_parse_format_spec+0x220>)
 8000d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d86:	bf00      	nop
 8000d88:	08000ed9 	.word	0x08000ed9
 8000d8c:	08000fcf 	.word	0x08000fcf
 8000d90:	08000fcf 	.word	0x08000fcf
 8000d94:	08000fcf 	.word	0x08000fcf
 8000d98:	08000fcf 	.word	0x08000fcf
 8000d9c:	08000fcf 	.word	0x08000fcf
 8000da0:	08000fcf 	.word	0x08000fcf
 8000da4:	08000fcf 	.word	0x08000fcf
 8000da8:	08000fcf 	.word	0x08000fcf
 8000dac:	08000fcf 	.word	0x08000fcf
 8000db0:	08000fcf 	.word	0x08000fcf
 8000db4:	08000fcf 	.word	0x08000fcf
 8000db8:	08000fcf 	.word	0x08000fcf
 8000dbc:	08000fcf 	.word	0x08000fcf
 8000dc0:	08000fcf 	.word	0x08000fcf
 8000dc4:	08000fcf 	.word	0x08000fcf
 8000dc8:	08000fcf 	.word	0x08000fcf
 8000dcc:	08000fcf 	.word	0x08000fcf
 8000dd0:	08000fcf 	.word	0x08000fcf
 8000dd4:	08000fcf 	.word	0x08000fcf
 8000dd8:	08000fcf 	.word	0x08000fcf
 8000ddc:	08000fcf 	.word	0x08000fcf
 8000de0:	08000fcf 	.word	0x08000fcf
 8000de4:	08000fcf 	.word	0x08000fcf
 8000de8:	08000fcf 	.word	0x08000fcf
 8000dec:	08000fcf 	.word	0x08000fcf
 8000df0:	08000fcf 	.word	0x08000fcf
 8000df4:	08000fcf 	.word	0x08000fcf
 8000df8:	08000fa5 	.word	0x08000fa5
 8000dfc:	08000fcf 	.word	0x08000fcf
 8000e00:	08000fcf 	.word	0x08000fcf
 8000e04:	08000fcf 	.word	0x08000fcf
 8000e08:	08000f6d 	.word	0x08000f6d
 8000e0c:	08000f51 	.word	0x08000f51
 8000e10:	08000f89 	.word	0x08000f89
 8000e14:	08000fcf 	.word	0x08000fcf
 8000e18:	08000fcf 	.word	0x08000fcf
 8000e1c:	08000fcf 	.word	0x08000fcf
 8000e20:	08000fcf 	.word	0x08000fcf
 8000e24:	08000fcf 	.word	0x08000fcf
 8000e28:	08000fcf 	.word	0x08000fcf
 8000e2c:	08000fcf 	.word	0x08000fcf
 8000e30:	08000fcf 	.word	0x08000fcf
 8000e34:	08000fcf 	.word	0x08000fcf
 8000e38:	08000fcf 	.word	0x08000fcf
 8000e3c:	08000fcf 	.word	0x08000fcf
 8000e40:	08000fcf 	.word	0x08000fcf
 8000e44:	08000fcf 	.word	0x08000fcf
 8000e48:	08000fcf 	.word	0x08000fcf
 8000e4c:	08000fcf 	.word	0x08000fcf
 8000e50:	08000fcf 	.word	0x08000fcf
 8000e54:	08000f1f 	.word	0x08000f1f
 8000e58:	08000fcf 	.word	0x08000fcf
 8000e5c:	08000fcf 	.word	0x08000fcf
 8000e60:	08000fcf 	.word	0x08000fcf
 8000e64:	08000fcf 	.word	0x08000fcf
 8000e68:	08000fcf 	.word	0x08000fcf
 8000e6c:	08000fcf 	.word	0x08000fcf
 8000e70:	08000fcf 	.word	0x08000fcf
 8000e74:	08000fcf 	.word	0x08000fcf
 8000e78:	08000fab 	.word	0x08000fab
 8000e7c:	08000fcf 	.word	0x08000fcf
 8000e80:	08000ee7 	.word	0x08000ee7
 8000e84:	08000f03 	.word	0x08000f03
 8000e88:	08000f73 	.word	0x08000f73
 8000e8c:	08000f57 	.word	0x08000f57
 8000e90:	08000f8f 	.word	0x08000f8f
 8000e94:	08000fcf 	.word	0x08000fcf
 8000e98:	08000f03 	.word	0x08000f03
 8000e9c:	08000fcf 	.word	0x08000fcf
 8000ea0:	08000fcf 	.word	0x08000fcf
 8000ea4:	08000fcf 	.word	0x08000fcf
 8000ea8:	08000fcf 	.word	0x08000fcf
 8000eac:	08000fcf 	.word	0x08000fcf
 8000eb0:	08000f07 	.word	0x08000f07
 8000eb4:	08000fc1 	.word	0x08000fc1
 8000eb8:	08000fcf 	.word	0x08000fcf
 8000ebc:	08000fcf 	.word	0x08000fcf
 8000ec0:	08000ef5 	.word	0x08000ef5
 8000ec4:	08000fcf 	.word	0x08000fcf
 8000ec8:	08000f13 	.word	0x08000f13
 8000ecc:	08000fcf 	.word	0x08000fcf
 8000ed0:	08000fcf 	.word	0x08000fcf
 8000ed4:	08000f2d 	.word	0x08000f2d
    case '%': out_spec->conv_spec = NPF_FMT_SPEC_CONV_PERCENT;
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	2200      	movs	r2, #0
 8000edc:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8000ee4:	e07e      	b.n	8000fe4 <npf_parse_format_spec+0x47c>

    case 'c': out_spec->conv_spec = NPF_FMT_SPEC_CONV_CHAR;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	2201      	movs	r2, #1
 8000eea:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8000ef2:	e077      	b.n	8000fe4 <npf_parse_format_spec+0x47c>

    case 's': out_spec->conv_spec = NPF_FMT_SPEC_CONV_STRING;
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      out_spec->leading_zero_pad = 0;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	2200      	movs	r2, #0
 8000efe:	725a      	strb	r2, [r3, #9]
#endif
      break;
 8000f00:	e070      	b.n	8000fe4 <npf_parse_format_spec+0x47c>

    case 'i':
    case 'd': tmp_conv = NPF_FMT_SPEC_CONV_SIGNED_INT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	60bb      	str	r3, [r7, #8]
    case 'o': if (tmp_conv == -1) { tmp_conv = NPF_FMT_SPEC_CONV_OCTAL; }
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f0c:	d101      	bne.n	8000f12 <npf_parse_format_spec+0x3aa>
 8000f0e:	2304      	movs	r3, #4
 8000f10:	60bb      	str	r3, [r7, #8]
    case 'u': if (tmp_conv == -1) { tmp_conv = NPF_FMT_SPEC_CONV_UNSIGNED_INT; }
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f18:	d101      	bne.n	8000f1e <npf_parse_format_spec+0x3b6>
 8000f1a:	2306      	movs	r3, #6
 8000f1c:	60bb      	str	r3, [r7, #8]
    case 'X': if (tmp_conv == -1) { out_spec->case_adjust = 0; }
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f24:	d102      	bne.n	8000f2c <npf_parse_format_spec+0x3c4>
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	749a      	strb	r2, [r3, #18]
    case 'x': if (tmp_conv == -1) { tmp_conv = NPF_FMT_SPEC_CONV_HEX_INT; }
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f32:	d101      	bne.n	8000f38 <npf_parse_format_spec+0x3d0>
 8000f34:	2305      	movs	r3, #5
 8000f36:	60bb      	str	r3, [r7, #8]
      out_spec->conv_spec = (npf_format_spec_conversion_t)tmp_conv;
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	745a      	strb	r2, [r3, #17]
#if (NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1) && \
    (NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1)
      if (out_spec->prec_opt != NPF_FMT_SPEC_OPT_NONE) { out_spec->leading_zero_pad = 0; }
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	7a9b      	ldrb	r3, [r3, #10]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d044      	beq.n	8000fd2 <npf_parse_format_spec+0x46a>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	725a      	strb	r2, [r3, #9]
#endif
      break;
 8000f4e:	e040      	b.n	8000fd2 <npf_parse_format_spec+0x46a>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'F': out_spec->case_adjust = 0;
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	2200      	movs	r2, #0
 8000f54:	749a      	strb	r2, [r3, #18]
    case 'f':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_DEC;
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	2208      	movs	r2, #8
 8000f5a:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	7a9b      	ldrb	r3, [r3, #10]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d138      	bne.n	8000fd6 <npf_parse_format_spec+0x46e>
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	2206      	movs	r2, #6
 8000f68:	60da      	str	r2, [r3, #12]
      break;
 8000f6a:	e034      	b.n	8000fd6 <npf_parse_format_spec+0x46e>

    case 'E': out_spec->case_adjust = 0;
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	749a      	strb	r2, [r3, #18]
    case 'e':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_SCI;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	2209      	movs	r2, #9
 8000f76:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	7a9b      	ldrb	r3, [r3, #10]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d12c      	bne.n	8000fda <npf_parse_format_spec+0x472>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	2206      	movs	r2, #6
 8000f84:	60da      	str	r2, [r3, #12]
      break;
 8000f86:	e028      	b.n	8000fda <npf_parse_format_spec+0x472>

    case 'G': out_spec->case_adjust = 0;
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	749a      	strb	r2, [r3, #18]
    case 'g':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_SHORTEST;
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	220a      	movs	r2, #10
 8000f92:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	7a9b      	ldrb	r3, [r3, #10]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d120      	bne.n	8000fde <npf_parse_format_spec+0x476>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	2206      	movs	r2, #6
 8000fa0:	60da      	str	r2, [r3, #12]
      break;
 8000fa2:	e01c      	b.n	8000fde <npf_parse_format_spec+0x476>

    case 'A': out_spec->case_adjust = 0;
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	749a      	strb	r2, [r3, #18]
    case 'a':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_HEX;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	220b      	movs	r2, #11
 8000fae:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	7a9b      	ldrb	r3, [r3, #10]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d114      	bne.n	8000fe2 <npf_parse_format_spec+0x47a>
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	2206      	movs	r2, #6
 8000fbc:	60da      	str	r2, [r3, #12]
      break;
 8000fbe:	e010      	b.n	8000fe2 <npf_parse_format_spec+0x47a>
#endif
      break;
#endif

    case 'p':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_POINTER;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	2207      	movs	r2, #7
 8000fc4:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8000fcc:	e00a      	b.n	8000fe4 <npf_parse_format_spec+0x47c>
    case 'b':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_BINARY;
      break;
#endif

    default: return 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e00b      	b.n	8000fea <npf_parse_format_spec+0x482>
      break;
 8000fd2:	bf00      	nop
 8000fd4:	e006      	b.n	8000fe4 <npf_parse_format_spec+0x47c>
      break;
 8000fd6:	bf00      	nop
 8000fd8:	e004      	b.n	8000fe4 <npf_parse_format_spec+0x47c>
      break;
 8000fda:	bf00      	nop
 8000fdc:	e002      	b.n	8000fe4 <npf_parse_format_spec+0x47c>
      break;
 8000fde:	bf00      	nop
 8000fe0:	e000      	b.n	8000fe4 <npf_parse_format_spec+0x47c>
      break;
 8000fe2:	bf00      	nop
  }

  return (int)(cur - format);
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	1ad3      	subs	r3, r2, r3
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <npf_itoa_rev>:

int npf_itoa_rev(char *buf, npf_int_t i) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  int n = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
  int const sign = (i >= 0) ? 1 : -1;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	db01      	blt.n	8001010 <npf_itoa_rev+0x18>
 800100c:	2301      	movs	r3, #1
 800100e:	e001      	b.n	8001014 <npf_itoa_rev+0x1c>
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	60bb      	str	r3, [r7, #8]
  do { *buf++ = (char)('0' + (sign * (i % 10))); i /= 10; ++n; } while (i);
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	b2d8      	uxtb	r0, r3
 800101a:	683a      	ldr	r2, [r7, #0]
 800101c:	4b14      	ldr	r3, [pc, #80]	; (8001070 <npf_itoa_rev+0x78>)
 800101e:	fb83 1302 	smull	r1, r3, r3, r2
 8001022:	1099      	asrs	r1, r3, #2
 8001024:	17d3      	asrs	r3, r2, #31
 8001026:	1ac9      	subs	r1, r1, r3
 8001028:	460b      	mov	r3, r1
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	440b      	add	r3, r1
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	1ad1      	subs	r1, r2, r3
 8001032:	b2cb      	uxtb	r3, r1
 8001034:	fb10 f303 	smulbb	r3, r0, r3
 8001038:	b2da      	uxtb	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	1c59      	adds	r1, r3, #1
 800103e:	6079      	str	r1, [r7, #4]
 8001040:	3230      	adds	r2, #48	; 0x30
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	701a      	strb	r2, [r3, #0]
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	4a09      	ldr	r2, [pc, #36]	; (8001070 <npf_itoa_rev+0x78>)
 800104a:	fb82 1203 	smull	r1, r2, r2, r3
 800104e:	1092      	asrs	r2, r2, #2
 8001050:	17db      	asrs	r3, r3, #31
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3301      	adds	r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1d9      	bne.n	8001016 <npf_itoa_rev+0x1e>
  return n;
 8001062:	68fb      	ldr	r3, [r7, #12]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	66666667 	.word	0x66666667

08001074 <npf_utoa_rev>:

int npf_utoa_rev(char *buf, npf_uint_t i, unsigned base, unsigned case_adj) {
 8001074:	b480      	push	{r7}
 8001076:	b087      	sub	sp, #28
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
 8001080:	603b      	str	r3, [r7, #0]
  int n = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  do {
    unsigned const d = (unsigned)(i % base);
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	fbb3 f2f2 	udiv	r2, r3, r2
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	fb01 f202 	mul.w	r2, r1, r2
 8001094:	1a9b      	subs	r3, r3, r2
 8001096:	613b      	str	r3, [r7, #16]
    *buf++ = (char)((d < 10) ? ('0' + d) : ('A' + case_adj + (d - 10)));
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	2b09      	cmp	r3, #9
 800109c:	d804      	bhi.n	80010a8 <npf_utoa_rev+0x34>
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	3330      	adds	r3, #48	; 0x30
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	e007      	b.n	80010b8 <npf_utoa_rev+0x44>
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	4413      	add	r3, r2
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	3337      	adds	r3, #55	; 0x37
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	1c59      	adds	r1, r3, #1
 80010bc:	60f9      	str	r1, [r7, #12]
 80010be:	701a      	strb	r2, [r3, #0]
    i /= base;
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c8:	60bb      	str	r3, [r7, #8]
    ++n;
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	3301      	adds	r3, #1
 80010ce:	617b      	str	r3, [r7, #20]
  } while (i);
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1d7      	bne.n	8001086 <npf_utoa_rev+0x12>
  return n;
 80010d6:	697b      	ldr	r3, [r7, #20]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	371c      	adds	r7, #28
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <npf_fsplit_abs>:
  NPF_FRACTION_BIN_DIGITS = 64,
  NPF_MAX_FRACTION_DEC_DIGITS = 8
};

int npf_fsplit_abs(float f, uint64_t *out_int_part, uint64_t *out_frac_part,
                   int *out_frac_base10_neg_exp) {
 80010e4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80010e8:	b0b5      	sub	sp, #212	; 0xd4
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
 80010f0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
 80010f4:	67f9      	str	r1, [r7, #124]	; 0x7c
 80010f6:	67ba      	str	r2, [r7, #120]	; 0x78
     http://0x80.pl/notesen/2015-12-29-float-to-string.html
     grisu2 (https://bit.ly/2JgMggX) and ryu (https://bit.ly/2RLXSg0)
     are fast + precise + round, but require large lookup tables. */

  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 80010f8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80010fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    char *dst = (char *)&f_bits;
 8001100:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001104:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 8001108:	2300      	movs	r3, #0
 800110a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800110e:	e010      	b.n	8001132 <npf_fsplit_abs+0x4e>
 8001110:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001114:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001118:	18d1      	adds	r1, r2, r3
 800111a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800111e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001122:	441a      	add	r2, r3
 8001124:	780b      	ldrb	r3, [r1, #0]
 8001126:	7013      	strb	r3, [r2, #0]
 8001128:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800112c:	3301      	adds	r3, #1
 800112e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001132:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001136:	2b03      	cmp	r3, #3
 8001138:	d9ea      	bls.n	8001110 <npf_fsplit_abs+0x2c>
  }

  int const exponent =
    ((int)((f_bits >> NPF_MANTISSA_BITS) & ((1u << NPF_EXPONENT_BITS) - 1u)) -
 800113a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800113e:	0ddb      	lsrs	r3, r3, #23
 8001140:	b2db      	uxtb	r3, r3
  int const exponent =
 8001142:	3b96      	subs	r3, #150	; 0x96
 8001144:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      NPF_EXPONENT_BIAS) - NPF_MANTISSA_BITS;

  if (exponent >= (64 - NPF_MANTISSA_BITS)) { return 0; } // value is out of range
 8001148:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800114c:	2b28      	cmp	r3, #40	; 0x28
 800114e:	dd01      	ble.n	8001154 <npf_fsplit_abs+0x70>
 8001150:	2300      	movs	r3, #0
 8001152:	e17c      	b.n	800144e <npf_fsplit_abs+0x36a>

  uint32_t const implicit_one = 1u << NPF_MANTISSA_BITS;
 8001154:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001158:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t const mantissa = f_bits & (implicit_one - 1);
 800115c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001160:	1e5a      	subs	r2, r3, #1
 8001162:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001166:	4013      	ands	r3, r2
 8001168:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  uint32_t const mantissa_norm = mantissa | implicit_one;
 800116c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001170:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001174:	4313      	orrs	r3, r2
 8001176:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

  if (exponent > 0) {
 800117a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800117e:	2b00      	cmp	r3, #0
 8001180:	dd19      	ble.n	80011b6 <npf_fsplit_abs+0xd2>
    *out_int_part = (uint64_t)mantissa_norm << exponent;
 8001182:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001186:	2200      	movs	r2, #0
 8001188:	469a      	mov	sl, r3
 800118a:	4693      	mov	fp, r2
 800118c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8001190:	f1a1 0320 	sub.w	r3, r1, #32
 8001194:	f1c1 0220 	rsb	r2, r1, #32
 8001198:	fa0b f501 	lsl.w	r5, fp, r1
 800119c:	fa0a f303 	lsl.w	r3, sl, r3
 80011a0:	431d      	orrs	r5, r3
 80011a2:	fa2a f202 	lsr.w	r2, sl, r2
 80011a6:	4315      	orrs	r5, r2
 80011a8:	fa0a f401 	lsl.w	r4, sl, r1
 80011ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80011b0:	e9c3 4500 	strd	r4, r5, [r3]
 80011b4:	e02c      	b.n	8001210 <npf_fsplit_abs+0x12c>
  } else if (exponent < 0) {
 80011b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	da1d      	bge.n	80011fa <npf_fsplit_abs+0x116>
    if (-exponent > NPF_MANTISSA_BITS) {
 80011be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80011c2:	f113 0f17 	cmn.w	r3, #23
 80011c6:	da08      	bge.n	80011da <npf_fsplit_abs+0xf6>
      *out_int_part = 0;
 80011c8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	e9c1 2300 	strd	r2, r3, [r1]
 80011d8:	e01a      	b.n	8001210 <npf_fsplit_abs+0x12c>
    } else {
      *out_int_part = mantissa_norm >> -exponent;
 80011da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80011de:	425a      	negs	r2, r3
 80011e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80011e4:	40d3      	lsrs	r3, r2
 80011e6:	2200      	movs	r2, #0
 80011e8:	653b      	str	r3, [r7, #80]	; 0x50
 80011ea:	657a      	str	r2, [r7, #84]	; 0x54
 80011ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80011f0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80011f4:	e9c3 1200 	strd	r1, r2, [r3]
 80011f8:	e00a      	b.n	8001210 <npf_fsplit_abs+0x12c>
    }
  } else {
    *out_int_part = mantissa_norm;
 80011fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80011fe:	2200      	movs	r2, #0
 8001200:	64bb      	str	r3, [r7, #72]	; 0x48
 8001202:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001204:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001208:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800120c:	e9c3 1200 	strd	r1, r2, [r3]
  }

  uint64_t frac; {
    int const shift = NPF_FRACTION_BIN_DIGITS + exponent - 4;
 8001210:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001214:	333c      	adds	r3, #60	; 0x3c
 8001216:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if ((shift >= (NPF_FRACTION_BIN_DIGITS - 4)) || (shift < 0)) {
 800121a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800121e:	2b3b      	cmp	r3, #59	; 0x3b
 8001220:	dc03      	bgt.n	800122a <npf_fsplit_abs+0x146>
 8001222:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001226:	2b00      	cmp	r3, #0
 8001228:	da06      	bge.n	8001238 <npf_fsplit_abs+0x154>
      frac = 0;
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
 8001236:	e022      	b.n	800127e <npf_fsplit_abs+0x19a>
    } else {
      frac = ((uint64_t)mantissa_norm) << shift;
 8001238:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800123c:	2200      	movs	r2, #0
 800123e:	643b      	str	r3, [r7, #64]	; 0x40
 8001240:	647a      	str	r2, [r7, #68]	; 0x44
 8001242:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001246:	f1a1 0320 	sub.w	r3, r1, #32
 800124a:	f1c1 0220 	rsb	r2, r1, #32
 800124e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001252:	4628      	mov	r0, r5
 8001254:	4088      	lsls	r0, r1
 8001256:	6778      	str	r0, [r7, #116]	; 0x74
 8001258:	4620      	mov	r0, r4
 800125a:	fa00 f303 	lsl.w	r3, r0, r3
 800125e:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001260:	4318      	orrs	r0, r3
 8001262:	6778      	str	r0, [r7, #116]	; 0x74
 8001264:	4623      	mov	r3, r4
 8001266:	fa23 f202 	lsr.w	r2, r3, r2
 800126a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800126c:	4313      	orrs	r3, r2
 800126e:	677b      	str	r3, [r7, #116]	; 0x74
 8001270:	4623      	mov	r3, r4
 8001272:	408b      	lsls	r3, r1
 8001274:	673b      	str	r3, [r7, #112]	; 0x70
 8001276:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800127a:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    }
    // multiply off the leading one's digit
    frac &= 0x0fffffffffffffffllu;
 800127e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8001282:	63ba      	str	r2, [r7, #56]	; 0x38
 8001284:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001288:	63fb      	str	r3, [r7, #60]	; 0x3c
 800128a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800128e:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    frac *= 10;
 8001292:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8001296:	4622      	mov	r2, r4
 8001298:	462b      	mov	r3, r5
 800129a:	f04f 0000 	mov.w	r0, #0
 800129e:	f04f 0100 	mov.w	r1, #0
 80012a2:	0099      	lsls	r1, r3, #2
 80012a4:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80012a8:	0090      	lsls	r0, r2, #2
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	eb12 0804 	adds.w	r8, r2, r4
 80012b2:	eb43 0905 	adc.w	r9, r3, r5
 80012b6:	eb18 0308 	adds.w	r3, r8, r8
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
 80012bc:	eb49 0309 	adc.w	r3, r9, r9
 80012c0:	637b      	str	r3, [r7, #52]	; 0x34
 80012c2:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 80012c6:	e9c7 8930 	strd	r8, r9, [r7, #192]	; 0xc0
  }

  { // Count the number of 0s at the beginning of the fractional part.
    int frac_base10_neg_exp = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 80012d0:	e02f      	b.n	8001332 <npf_fsplit_abs+0x24e>
      ++frac_base10_neg_exp;
 80012d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80012d6:	3301      	adds	r3, #1
 80012d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
      frac &= 0x0fffffffffffffffllu;
 80012dc:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80012e0:	62ba      	str	r2, [r7, #40]	; 0x28
 80012e2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012e8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80012ec:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
      frac *= 10;
 80012f0:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 80012f4:	4622      	mov	r2, r4
 80012f6:	462b      	mov	r3, r5
 80012f8:	f04f 0000 	mov.w	r0, #0
 80012fc:	f04f 0100 	mov.w	r1, #0
 8001300:	0099      	lsls	r1, r3, #2
 8001302:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001306:	0090      	lsls	r0, r2, #2
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	1911      	adds	r1, r2, r4
 800130e:	66b9      	str	r1, [r7, #104]	; 0x68
 8001310:	416b      	adcs	r3, r5
 8001312:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001314:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8001318:	460b      	mov	r3, r1
 800131a:	18db      	adds	r3, r3, r3
 800131c:	623b      	str	r3, [r7, #32]
 800131e:	4613      	mov	r3, r2
 8001320:	eb42 0303 	adc.w	r3, r2, r3
 8001324:	627b      	str	r3, [r7, #36]	; 0x24
 8001326:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800132a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 800132e:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 8001332:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8001336:	4313      	orrs	r3, r2
 8001338:	d00a      	beq.n	8001350 <npf_fsplit_abs+0x26c>
 800133a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800133e:	f04f 0000 	mov.w	r0, #0
 8001342:	f04f 0100 	mov.w	r1, #0
 8001346:	0f18      	lsrs	r0, r3, #28
 8001348:	2100      	movs	r1, #0
 800134a:	ea50 0301 	orrs.w	r3, r0, r1
 800134e:	d0c0      	beq.n	80012d2 <npf_fsplit_abs+0x1ee>
    }
    *out_frac_base10_neg_exp = frac_base10_neg_exp;
 8001350:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001352:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001356:	601a      	str	r2, [r3, #0]
  }

  { // Convert the fractional part to base 10.
    uint64_t frac_part = 0;
 8001358:	f04f 0200 	mov.w	r2, #0
 800135c:	f04f 0300 	mov.w	r3, #0
 8001360:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800136a:	e062      	b.n	8001432 <npf_fsplit_abs+0x34e>
      frac_part *= 10;
 800136c:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001370:	4622      	mov	r2, r4
 8001372:	462b      	mov	r3, r5
 8001374:	f04f 0000 	mov.w	r0, #0
 8001378:	f04f 0100 	mov.w	r1, #0
 800137c:	0099      	lsls	r1, r3, #2
 800137e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001382:	0090      	lsls	r0, r2, #2
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	1911      	adds	r1, r2, r4
 800138a:	6639      	str	r1, [r7, #96]	; 0x60
 800138c:	416b      	adcs	r3, r5
 800138e:	667b      	str	r3, [r7, #100]	; 0x64
 8001390:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8001394:	460b      	mov	r3, r1
 8001396:	18db      	adds	r3, r3, r3
 8001398:	61bb      	str	r3, [r7, #24]
 800139a:	4613      	mov	r3, r2
 800139c:	eb42 0303 	adc.w	r3, r2, r3
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80013a6:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 80013aa:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
      frac_part += (uint64_t)(frac >> (NPF_FRACTION_BIN_DIGITS - 4));
 80013ae:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80013b2:	f04f 0000 	mov.w	r0, #0
 80013b6:	f04f 0100 	mov.w	r1, #0
 80013ba:	0f18      	lsrs	r0, r3, #28
 80013bc:	2100      	movs	r1, #0
 80013be:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80013c2:	1814      	adds	r4, r2, r0
 80013c4:	613c      	str	r4, [r7, #16]
 80013c6:	414b      	adcs	r3, r1
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80013ce:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
      frac &= 0x0fffffffffffffffllu;
 80013d2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80013d6:	60ba      	str	r2, [r7, #8]
 80013d8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80013e2:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
      frac *= 10;
 80013e6:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 80013ea:	4622      	mov	r2, r4
 80013ec:	462b      	mov	r3, r5
 80013ee:	f04f 0000 	mov.w	r0, #0
 80013f2:	f04f 0100 	mov.w	r1, #0
 80013f6:	0099      	lsls	r1, r3, #2
 80013f8:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80013fc:	0090      	lsls	r0, r2, #2
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	1911      	adds	r1, r2, r4
 8001404:	65b9      	str	r1, [r7, #88]	; 0x58
 8001406:	416b      	adcs	r3, r5
 8001408:	65fb      	str	r3, [r7, #92]	; 0x5c
 800140a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800140e:	460b      	mov	r3, r1
 8001410:	18db      	adds	r3, r3, r3
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	4613      	mov	r3, r2
 8001416:	eb42 0303 	adc.w	r3, r2, r3
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001420:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8001424:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 8001428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800142c:	3301      	adds	r3, #1
 800142e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001432:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8001436:	4313      	orrs	r3, r2
 8001438:	d003      	beq.n	8001442 <npf_fsplit_abs+0x35e>
 800143a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800143e:	2b07      	cmp	r3, #7
 8001440:	dd94      	ble.n	800136c <npf_fsplit_abs+0x288>
    }
    *out_frac_part = frac_part;
 8001442:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001444:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8001448:	e9c1 2300 	strd	r2, r3, [r1]
  }
  return 1;
 800144c:	2301      	movs	r3, #1
}
 800144e:	4618      	mov	r0, r3
 8001450:	37d4      	adds	r7, #212	; 0xd4
 8001452:	46bd      	mov	sp, r7
 8001454:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001458:	4770      	bx	lr
	...

0800145c <npf_ftoa_rev>:

int npf_ftoa_rev(char *buf, float f, char case_adj, int *out_frac_chars) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b092      	sub	sp, #72	; 0x48
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	ed87 0a02 	vstr	s0, [r7, #8]
 8001468:	460b      	mov	r3, r1
 800146a:	603a      	str	r2, [r7, #0]
 800146c:	71fb      	strb	r3, [r7, #7]
  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 800146e:	f107 0308 	add.w	r3, r7, #8
 8001472:	633b      	str	r3, [r7, #48]	; 0x30
    char *dst = (char *)&f_bits;
 8001474:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001478:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 800147a:	2300      	movs	r3, #0
 800147c:	647b      	str	r3, [r7, #68]	; 0x44
 800147e:	e00a      	b.n	8001496 <npf_ftoa_rev+0x3a>
 8001480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001482:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001484:	441a      	add	r2, r3
 8001486:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800148a:	440b      	add	r3, r1
 800148c:	7812      	ldrb	r2, [r2, #0]
 800148e:	701a      	strb	r2, [r3, #0]
 8001490:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001492:	3301      	adds	r3, #1
 8001494:	647b      	str	r3, [r7, #68]	; 0x44
 8001496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001498:	2b03      	cmp	r3, #3
 800149a:	d9f1      	bls.n	8001480 <npf_ftoa_rev+0x24>
  }

  if ((uint8_t)(f_bits >> 23) == 0xFF) {
 800149c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800149e:	0ddb      	lsrs	r3, r3, #23
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2bff      	cmp	r3, #255	; 0xff
 80014a4:	d130      	bne.n	8001508 <npf_ftoa_rev+0xac>
    if (f_bits & 0x7fffff) {
 80014a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014a8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d014      	beq.n	80014da <npf_ftoa_rev+0x7e>
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("NAN"[i] + case_adj); }
 80014b0:	2300      	movs	r3, #0
 80014b2:	643b      	str	r3, [r7, #64]	; 0x40
 80014b4:	e00d      	b.n	80014d2 <npf_ftoa_rev+0x76>
 80014b6:	4a56      	ldr	r2, [pc, #344]	; (8001610 <npf_ftoa_rev+0x1b4>)
 80014b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014ba:	4413      	add	r3, r2
 80014bc:	7819      	ldrb	r1, [r3, #0]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	1c5a      	adds	r2, r3, #1
 80014c2:	60fa      	str	r2, [r7, #12]
 80014c4:	79fa      	ldrb	r2, [r7, #7]
 80014c6:	440a      	add	r2, r1
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	701a      	strb	r2, [r3, #0]
 80014cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014ce:	3301      	adds	r3, #1
 80014d0:	643b      	str	r3, [r7, #64]	; 0x40
 80014d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	ddee      	ble.n	80014b6 <npf_ftoa_rev+0x5a>
 80014d8:	e013      	b.n	8001502 <npf_ftoa_rev+0xa6>
    } else {
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("FNI"[i] + case_adj); }
 80014da:	2300      	movs	r3, #0
 80014dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014de:	e00d      	b.n	80014fc <npf_ftoa_rev+0xa0>
 80014e0:	4a4c      	ldr	r2, [pc, #304]	; (8001614 <npf_ftoa_rev+0x1b8>)
 80014e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014e4:	4413      	add	r3, r2
 80014e6:	7819      	ldrb	r1, [r3, #0]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	60fa      	str	r2, [r7, #12]
 80014ee:	79fa      	ldrb	r2, [r7, #7]
 80014f0:	440a      	add	r2, r1
 80014f2:	b2d2      	uxtb	r2, r2
 80014f4:	701a      	strb	r2, [r3, #0]
 80014f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014f8:	3301      	adds	r3, #1
 80014fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014fe:	2b02      	cmp	r3, #2
 8001500:	ddee      	ble.n	80014e0 <npf_ftoa_rev+0x84>
    }
    return -3;
 8001502:	f06f 0302 	mvn.w	r3, #2
 8001506:	e07f      	b.n	8001608 <npf_ftoa_rev+0x1ac>
  }

  uint64_t int_part, frac_part;
  int frac_base10_neg_exp;
  if (npf_fsplit_abs(f, &int_part, &frac_part, &frac_base10_neg_exp) == 0) {
 8001508:	edd7 7a02 	vldr	s15, [r7, #8]
 800150c:	f107 0214 	add.w	r2, r7, #20
 8001510:	f107 0118 	add.w	r1, r7, #24
 8001514:	f107 0320 	add.w	r3, r7, #32
 8001518:	4618      	mov	r0, r3
 800151a:	eeb0 0a67 	vmov.f32	s0, s15
 800151e:	f7ff fde1 	bl	80010e4 <npf_fsplit_abs>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d116      	bne.n	8001556 <npf_ftoa_rev+0xfa>
    for (int i = 0; i < 3; ++i) { *buf++ = (char)("ROO"[i] + case_adj); }
 8001528:	2300      	movs	r3, #0
 800152a:	63bb      	str	r3, [r7, #56]	; 0x38
 800152c:	e00d      	b.n	800154a <npf_ftoa_rev+0xee>
 800152e:	4a3a      	ldr	r2, [pc, #232]	; (8001618 <npf_ftoa_rev+0x1bc>)
 8001530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001532:	4413      	add	r3, r2
 8001534:	7819      	ldrb	r1, [r3, #0]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1c5a      	adds	r2, r3, #1
 800153a:	60fa      	str	r2, [r7, #12]
 800153c:	79fa      	ldrb	r2, [r7, #7]
 800153e:	440a      	add	r2, r1
 8001540:	b2d2      	uxtb	r2, r2
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001546:	3301      	adds	r3, #1
 8001548:	63bb      	str	r3, [r7, #56]	; 0x38
 800154a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800154c:	2b02      	cmp	r3, #2
 800154e:	ddee      	ble.n	800152e <npf_ftoa_rev+0xd2>
    return -3;
 8001550:	f06f 0302 	mvn.w	r3, #2
 8001554:	e058      	b.n	8001608 <npf_ftoa_rev+0x1ac>
  }

  char *dst = buf;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	637b      	str	r3, [r7, #52]	; 0x34

  while (frac_part) { // write the fractional digits
 800155a:	e01a      	b.n	8001592 <npf_ftoa_rev+0x136>
    *dst++ = (char)('0' + (frac_part % 10));
 800155c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001560:	f04f 020a 	mov.w	r2, #10
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	f7ff f96c 	bl	8000844 <__aeabi_uldivmod>
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001570:	1c59      	adds	r1, r3, #1
 8001572:	6379      	str	r1, [r7, #52]	; 0x34
 8001574:	3230      	adds	r2, #48	; 0x30
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	701a      	strb	r2, [r3, #0]
    frac_part /= 10;
 800157a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800157e:	f04f 020a 	mov.w	r2, #10
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	f7ff f95d 	bl	8000844 <__aeabi_uldivmod>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  while (frac_part) { // write the fractional digits
 8001592:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001596:	4313      	orrs	r3, r2
 8001598:	d1e0      	bne.n	800155c <npf_ftoa_rev+0x100>
  }

  // write the 0 digits between the . and the first fractional digit
  while (frac_base10_neg_exp-- > 0) { *dst++ = '0'; }
 800159a:	e004      	b.n	80015a6 <npf_ftoa_rev+0x14a>
 800159c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800159e:	1c5a      	adds	r2, r3, #1
 80015a0:	637a      	str	r2, [r7, #52]	; 0x34
 80015a2:	2230      	movs	r2, #48	; 0x30
 80015a4:	701a      	strb	r2, [r3, #0]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	1e5a      	subs	r2, r3, #1
 80015aa:	617a      	str	r2, [r7, #20]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	dcf5      	bgt.n	800159c <npf_ftoa_rev+0x140>
  *out_frac_chars = (int)(dst - buf);
 80015b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1ad2      	subs	r2, r2, r3
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	601a      	str	r2, [r3, #0]
  *dst++ = '.';
 80015ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015bc:	1c5a      	adds	r2, r3, #1
 80015be:	637a      	str	r2, [r7, #52]	; 0x34
 80015c0:	222e      	movs	r2, #46	; 0x2e
 80015c2:	701a      	strb	r2, [r3, #0]

  // write the integer digits
  do { *dst++ = (char)('0' + (int_part % 10)); int_part /= 10; } while (int_part);
 80015c4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015c8:	f04f 020a 	mov.w	r2, #10
 80015cc:	f04f 0300 	mov.w	r3, #0
 80015d0:	f7ff f938 	bl	8000844 <__aeabi_uldivmod>
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015d8:	1c59      	adds	r1, r3, #1
 80015da:	6379      	str	r1, [r7, #52]	; 0x34
 80015dc:	3230      	adds	r2, #48	; 0x30
 80015de:	b2d2      	uxtb	r2, r2
 80015e0:	701a      	strb	r2, [r3, #0]
 80015e2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015e6:	f04f 020a 	mov.w	r2, #10
 80015ea:	f04f 0300 	mov.w	r3, #0
 80015ee:	f7ff f929 	bl	8000844 <__aeabi_uldivmod>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80015fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015fe:	4313      	orrs	r3, r2
 8001600:	d1e0      	bne.n	80015c4 <npf_ftoa_rev+0x168>
  return (int)(dst - buf);
 8001602:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	1ad3      	subs	r3, r2, r3
}
 8001608:	4618      	mov	r0, r3
 800160a:	3748      	adds	r7, #72	; 0x48
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	08006c34 	.word	0x08006c34
 8001614:	08006c38 	.word	0x08006c38
 8001618:	08006c3c 	.word	0x08006c3c

0800161c <npf_bufputc>:
  #undef NPF_CLZ
#endif
}
#endif

void npf_bufputc(int c, void *ctx) {
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  npf_bufputc_ctx_t *bpc = (npf_bufputc_ctx_t *)ctx;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	60fb      	str	r3, [r7, #12]
  if (bpc->cur < bpc->len) { bpc->dst[bpc->cur++] = (char)c; }
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	689a      	ldr	r2, [r3, #8]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	429a      	cmp	r2, r3
 8001634:	d20a      	bcs.n	800164c <npf_bufputc+0x30>
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	1c58      	adds	r0, r3, #1
 8001640:	68f9      	ldr	r1, [r7, #12]
 8001642:	6088      	str	r0, [r1, #8]
 8001644:	4413      	add	r3, r2
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	701a      	strb	r2, [r3, #0]
}
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <npf_bufputc_nop>:

void npf_bufputc_nop(int c, void *ctx) { (void)c; (void)ctx; }
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <npf_putc_cnt>:
  npf_putc pc;
  void *ctx;
  int n;
} npf_cnt_putc_ctx_t;

static void npf_putc_cnt(int c, void *ctx) {
 800166e:	b580      	push	{r7, lr}
 8001670:	b084      	sub	sp, #16
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
  npf_cnt_putc_ctx_t *pc_cnt = (npf_cnt_putc_ctx_t *)ctx;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	60fb      	str	r3, [r7, #12]
  ++pc_cnt->n;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	1c5a      	adds	r2, r3, #1
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	609a      	str	r2, [r3, #8]
  pc_cnt->pc(c, pc_cnt->ctx); // sibling-call optimization
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	6852      	ldr	r2, [r2, #4]
 800168e:	4611      	mov	r1, r2
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	4798      	blx	r3
}
 8001694:	bf00      	nop
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <npf_vpprintf>:
  case NPF_FMT_SPEC_LEN_MOD_##MOD: val = (CAST_TO)va_arg(args, EXTRACT_AS); break

#define NPF_WRITEBACK(MOD, TYPE) \
  case NPF_FMT_SPEC_LEN_MOD_##MOD: *(va_arg(args, TYPE *)) = (TYPE)pc_cnt.n; break

int npf_vpprintf(npf_putc pc, void *pc_ctx, char const *format, va_list args) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b0a8      	sub	sp, #160	; 0xa0
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
 80016a8:	603b      	str	r3, [r7, #0]
  npf_format_spec_t fs;
  char const *cur = format;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  npf_cnt_putc_ctx_t pc_cnt;
  pc_cnt.pc = pc;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	637b      	str	r3, [r7, #52]	; 0x34
  pc_cnt.ctx = pc_ctx;
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	63bb      	str	r3, [r7, #56]	; 0x38
  pc_cnt.n = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	63fb      	str	r3, [r7, #60]	; 0x3c

  while (*cur) {
 80016bc:	e3a0      	b.n	8001e00 <npf_vpprintf+0x764>
    int const fs_len = (*cur != '%') ? 0 : npf_parse_format_spec(cur, &fs);
 80016be:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b25      	cmp	r3, #37	; 0x25
 80016c6:	d108      	bne.n	80016da <npf_vpprintf+0x3e>
 80016c8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016cc:	4619      	mov	r1, r3
 80016ce:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80016d2:	f7ff fa49 	bl	8000b68 <npf_parse_format_spec>
 80016d6:	4603      	mov	r3, r0
 80016d8:	e000      	b.n	80016dc <npf_vpprintf+0x40>
 80016da:	2300      	movs	r3, #0
 80016dc:	663b      	str	r3, [r7, #96]	; 0x60
    if (!fs_len) { NPF_PUTC(*cur++); continue; }
 80016de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d10d      	bne.n	8001700 <npf_vpprintf+0x64>
 80016e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	461a      	mov	r2, r3
 80016f2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016f6:	4619      	mov	r1, r3
 80016f8:	4610      	mov	r0, r2
 80016fa:	f7ff ffb8 	bl	800166e <npf_putc_cnt>
 80016fe:	e37f      	b.n	8001e00 <npf_vpprintf+0x764>
    cur += fs_len;
 8001700:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001702:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001706:	4413      	add	r3, r2
 8001708:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    // Extract star-args immediately
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_STAR) {
 800170c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001710:	2b02      	cmp	r3, #2
 8001712:	d110      	bne.n	8001736 <npf_vpprintf+0x9a>
      fs.field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8001714:	2301      	movs	r3, #1
 8001716:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      fs.field_width = va_arg(args, int);
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	1d1a      	adds	r2, r3, #4
 800171e:	603a      	str	r2, [r7, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	647b      	str	r3, [r7, #68]	; 0x44
      if (fs.field_width < 0) {
 8001724:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001726:	2b00      	cmp	r3, #0
 8001728:	da05      	bge.n	8001736 <npf_vpprintf+0x9a>
        fs.field_width = -fs.field_width;
 800172a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800172c:	425b      	negs	r3, r3
 800172e:	647b      	str	r3, [r7, #68]	; 0x44
        fs.left_justified = 1;
 8001730:	2301      	movs	r3, #1
 8001732:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
      }
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    if (fs.prec_opt == NPF_FMT_SPEC_OPT_STAR) {
 8001736:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800173a:	2b02      	cmp	r3, #2
 800173c:	d10d      	bne.n	800175a <npf_vpprintf+0xbe>
      fs.prec_opt = NPF_FMT_SPEC_OPT_NONE;
 800173e:	2300      	movs	r3, #0
 8001740:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
      fs.prec = va_arg(args, int);
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	1d1a      	adds	r2, r3, #4
 8001748:	603a      	str	r2, [r7, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (fs.prec >= 0) { fs.prec_opt = NPF_FMT_SPEC_OPT_LITERAL; }
 800174e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001750:	2b00      	cmp	r3, #0
 8001752:	db02      	blt.n	800175a <npf_vpprintf+0xbe>
 8001754:	2301      	movs	r3, #1
 8001756:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
    }
#endif

    union { char cbuf_mem[32]; npf_uint_t binval; } u;
    char *cbuf = u.cbuf_mem, sign_c = 0;
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001762:	2300      	movs	r3, #0
 8001764:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    int cbuf_len = 0, need_0x = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800176e:	2300      	movs	r3, #0
 8001770:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int field_pad = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    char pad_c = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    int prec_pad = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int zero = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
#endif
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    int frac_chars = 0, inf_or_nan = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	633b      	str	r3, [r7, #48]	; 0x30
 800178e:	2300      	movs	r3, #0
 8001790:	67bb      	str	r3, [r7, #120]	; 0x78
#endif

    // Extract and convert the argument to string, point cbuf at the text.
    switch (fs.conv_spec) {
 8001792:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001796:	2b0b      	cmp	r3, #11
 8001798:	f200 81c3 	bhi.w	8001b22 <npf_vpprintf+0x486>
 800179c:	a201      	add	r2, pc, #4	; (adr r2, 80017a4 <npf_vpprintf+0x108>)
 800179e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a2:	bf00      	nop
 80017a4:	080017d5 	.word	0x080017d5
 80017a8:	080017e5 	.word	0x080017e5
 80017ac:	080017fd 	.word	0x080017fd
 80017b0:	0800183f 	.word	0x0800183f
 80017b4:	080018f3 	.word	0x080018f3
 80017b8:	080018f3 	.word	0x080018f3
 80017bc:	080018f3 	.word	0x080018f3
 80017c0:	08001a2f 	.word	0x08001a2f
 80017c4:	08001a51 	.word	0x08001a51
 80017c8:	08001a51 	.word	0x08001a51
 80017cc:	08001a51 	.word	0x08001a51
 80017d0:	08001a51 	.word	0x08001a51
      case NPF_FMT_SPEC_CONV_PERCENT:
        *cbuf = '%';
 80017d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80017d8:	2225      	movs	r2, #37	; 0x25
 80017da:	701a      	strb	r2, [r3, #0]
        cbuf_len = 1;
 80017dc:	2301      	movs	r3, #1
 80017de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        break;
 80017e2:	e1a3      	b.n	8001b2c <npf_vpprintf+0x490>

      case NPF_FMT_SPEC_CONV_CHAR:
        *cbuf = (char)va_arg(args, int);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	1d1a      	adds	r2, r3, #4
 80017e8:	603a      	str	r2, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80017f2:	701a      	strb	r2, [r3, #0]
        cbuf_len = 1;
 80017f4:	2301      	movs	r3, #1
 80017f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        break;
 80017fa:	e197      	b.n	8001b2c <npf_vpprintf+0x490>

      case NPF_FMT_SPEC_CONV_STRING: {
        cbuf = va_arg(args, char *);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	1d1a      	adds	r2, r3, #4
 8001800:	603a      	str	r2, [r7, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        for (char const *s = cbuf;
 8001808:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800180c:	677b      	str	r3, [r7, #116]	; 0x74
 800180e:	e007      	b.n	8001820 <npf_vpprintf+0x184>
             *s && ((fs.prec_opt == NPF_FMT_SPEC_OPT_NONE) || (cbuf_len < fs.prec));
             ++s, ++cbuf_len);
 8001810:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001812:	3301      	adds	r3, #1
 8001814:	677b      	str	r3, [r7, #116]	; 0x74
 8001816:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800181a:	3301      	adds	r3, #1
 800181c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
             *s && ((fs.prec_opt == NPF_FMT_SPEC_OPT_NONE) || (cbuf_len < fs.prec));
 8001820:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001822:	781b      	ldrb	r3, [r3, #0]
        for (char const *s = cbuf;
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 817e 	beq.w	8001b26 <npf_vpprintf+0x48a>
             *s && ((fs.prec_opt == NPF_FMT_SPEC_OPT_NONE) || (cbuf_len < fs.prec));
 800182a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0ee      	beq.n	8001810 <npf_vpprintf+0x174>
 8001832:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001834:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001838:	429a      	cmp	r2, r3
 800183a:	dbe9      	blt.n	8001810 <npf_vpprintf+0x174>
#else
        for (char const *s = cbuf; *s; ++s, ++cbuf_len); // strlen
#endif
      } break;
 800183c:	e173      	b.n	8001b26 <npf_vpprintf+0x48a>

      case NPF_FMT_SPEC_CONV_SIGNED_INT: {
        npf_int_t val = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	673b      	str	r3, [r7, #112]	; 0x70
        switch (fs.length_modifier) {
 8001842:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001846:	2b04      	cmp	r3, #4
 8001848:	d82c      	bhi.n	80018a4 <npf_vpprintf+0x208>
 800184a:	a201      	add	r2, pc, #4	; (adr r2, 8001850 <npf_vpprintf+0x1b4>)
 800184c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001850:	08001865 	.word	0x08001865
 8001854:	08001871 	.word	0x08001871
 8001858:	0800187f 	.word	0x0800187f
 800185c:	0800188b 	.word	0x0800188b
 8001860:	08001899 	.word	0x08001899
          NPF_EXTRACT(NONE, int, int);
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	1d1a      	adds	r2, r3, #4
 8001868:	603a      	str	r2, [r7, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	673b      	str	r3, [r7, #112]	; 0x70
 800186e:	e01a      	b.n	80018a6 <npf_vpprintf+0x20a>
          NPF_EXTRACT(SHORT, short, int);
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	1d1a      	adds	r2, r3, #4
 8001874:	603a      	str	r2, [r7, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	b21b      	sxth	r3, r3
 800187a:	673b      	str	r3, [r7, #112]	; 0x70
 800187c:	e013      	b.n	80018a6 <npf_vpprintf+0x20a>
          NPF_EXTRACT(LONG_DOUBLE, int, int);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	1d1a      	adds	r2, r3, #4
 8001882:	603a      	str	r2, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	673b      	str	r3, [r7, #112]	; 0x70
 8001888:	e00d      	b.n	80018a6 <npf_vpprintf+0x20a>
          NPF_EXTRACT(CHAR, char, int);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	1d1a      	adds	r2, r3, #4
 800188e:	603a      	str	r2, [r7, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	673b      	str	r3, [r7, #112]	; 0x70
 8001896:	e006      	b.n	80018a6 <npf_vpprintf+0x20a>
          NPF_EXTRACT(LONG, long, long);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	1d1a      	adds	r2, r3, #4
 800189c:	603a      	str	r2, [r7, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	673b      	str	r3, [r7, #112]	; 0x70
 80018a2:	e000      	b.n	80018a6 <npf_vpprintf+0x20a>
          NPF_EXTRACT(LARGE_LONG_LONG, long long, long long);
          NPF_EXTRACT(LARGE_INTMAX, intmax_t, intmax_t);
          NPF_EXTRACT(LARGE_SIZET, ssize_t, ssize_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, ptrdiff_t, ptrdiff_t);
#endif
          default: break;
 80018a4:	bf00      	nop
        }

        sign_c = (val < 0) ? '-' : fs.prepend;
 80018a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	db02      	blt.n	80018b2 <npf_vpprintf+0x216>
 80018ac:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80018b0:	e000      	b.n	80018b4 <npf_vpprintf+0x218>
 80018b2:	232d      	movs	r3, #45	; 0x2d
 80018b4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 80018b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	bf0c      	ite	eq
 80018be:	2301      	moveq	r3, #1
 80018c0:	2300      	movne	r3, #0
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        // special case, if prec and value are 0, skip
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 80018c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10a      	bne.n	80018e2 <npf_vpprintf+0x246>
 80018cc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d106      	bne.n	80018e2 <npf_vpprintf+0x246>
 80018d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d103      	bne.n	80018e2 <npf_vpprintf+0x246>
          cbuf_len = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        } else
#endif
        { cbuf_len = npf_itoa_rev(cbuf, val); }
      } break;
 80018e0:	e124      	b.n	8001b2c <npf_vpprintf+0x490>
        { cbuf_len = npf_itoa_rev(cbuf, val); }
 80018e2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80018e4:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80018e8:	f7ff fb86 	bl	8000ff8 <npf_itoa_rev>
 80018ec:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
      } break;
 80018f0:	e11c      	b.n	8001b2c <npf_vpprintf+0x490>
      case NPF_FMT_SPEC_CONV_BINARY:
#endif
      case NPF_FMT_SPEC_CONV_OCTAL:
      case NPF_FMT_SPEC_CONV_HEX_INT:
      case NPF_FMT_SPEC_CONV_UNSIGNED_INT: {
        npf_uint_t val = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	66fb      	str	r3, [r7, #108]	; 0x6c

        switch (fs.length_modifier) {
 80018f6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d82c      	bhi.n	8001958 <npf_vpprintf+0x2bc>
 80018fe:	a201      	add	r2, pc, #4	; (adr r2, 8001904 <npf_vpprintf+0x268>)
 8001900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001904:	08001919 	.word	0x08001919
 8001908:	08001925 	.word	0x08001925
 800190c:	08001933 	.word	0x08001933
 8001910:	0800193f 	.word	0x0800193f
 8001914:	0800194d 	.word	0x0800194d
          NPF_EXTRACT(NONE, unsigned, unsigned);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	1d1a      	adds	r2, r3, #4
 800191c:	603a      	str	r2, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001922:	e01a      	b.n	800195a <npf_vpprintf+0x2be>
          NPF_EXTRACT(SHORT, unsigned short, unsigned);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	1d1a      	adds	r2, r3, #4
 8001928:	603a      	str	r2, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	b29b      	uxth	r3, r3
 800192e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001930:	e013      	b.n	800195a <npf_vpprintf+0x2be>
          NPF_EXTRACT(LONG_DOUBLE, unsigned, unsigned);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	1d1a      	adds	r2, r3, #4
 8001936:	603a      	str	r2, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800193c:	e00d      	b.n	800195a <npf_vpprintf+0x2be>
          NPF_EXTRACT(CHAR, unsigned char, unsigned);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	1d1a      	adds	r2, r3, #4
 8001942:	603a      	str	r2, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	66fb      	str	r3, [r7, #108]	; 0x6c
 800194a:	e006      	b.n	800195a <npf_vpprintf+0x2be>
          NPF_EXTRACT(LONG, unsigned long, unsigned long);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	1d1a      	adds	r2, r3, #4
 8001950:	603a      	str	r2, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001956:	e000      	b.n	800195a <npf_vpprintf+0x2be>
          NPF_EXTRACT(LARGE_LONG_LONG, unsigned long long, unsigned long long);
          NPF_EXTRACT(LARGE_INTMAX, uintmax_t, uintmax_t);
          NPF_EXTRACT(LARGE_SIZET, size_t, size_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, size_t, size_t);
#endif
          default: break;
 8001958:	bf00      	nop
        }

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 800195a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800195c:	2b00      	cmp	r3, #0
 800195e:	bf0c      	ite	eq
 8001960:	2301      	moveq	r3, #1
 8001962:	2300      	movne	r3, #0
 8001964:	b2db      	uxtb	r3, r3
 8001966:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 8001968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800196a:	2b00      	cmp	r3, #0
 800196c:	d111      	bne.n	8001992 <npf_vpprintf+0x2f6>
 800196e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001972:	2b01      	cmp	r3, #1
 8001974:	d10d      	bne.n	8001992 <npf_vpprintf+0x2f6>
 8001976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001978:	2b00      	cmp	r3, #0
 800197a:	d10a      	bne.n	8001992 <npf_vpprintf+0x2f6>
          // Zero value and explicitly-requested zero precision means "print nothing".
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 800197c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001980:	2b04      	cmp	r3, #4
 8001982:	d11f      	bne.n	80019c4 <npf_vpprintf+0x328>
 8001984:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001988:	2b00      	cmp	r3, #0
 800198a:	d01b      	beq.n	80019c4 <npf_vpprintf+0x328>
            fs.prec = 1; // octal special case, print a single '0'
 800198c:	2301      	movs	r3, #1
 800198e:	64fb      	str	r3, [r7, #76]	; 0x4c
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 8001990:	e018      	b.n	80019c4 <npf_vpprintf+0x328>
        if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
          cbuf_len = npf_bin_len(val); u.binval = val;
        } else
#endif
        {
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 8001992:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
            8u : ((fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) ? 16u : 10u);
 8001996:	2b04      	cmp	r3, #4
 8001998:	d007      	beq.n	80019aa <npf_vpprintf+0x30e>
 800199a:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800199e:	2b05      	cmp	r3, #5
 80019a0:	d101      	bne.n	80019a6 <npf_vpprintf+0x30a>
 80019a2:	2310      	movs	r3, #16
 80019a4:	e002      	b.n	80019ac <npf_vpprintf+0x310>
 80019a6:	230a      	movs	r3, #10
 80019a8:	e000      	b.n	80019ac <npf_vpprintf+0x310>
 80019aa:	2308      	movs	r3, #8
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 80019ac:	65bb      	str	r3, [r7, #88]	; 0x58
          cbuf_len = npf_utoa_rev(cbuf, val, base, (unsigned)fs.case_adjust);
 80019ae:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 80019b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80019b4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80019b6:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80019ba:	f7ff fb5b 	bl	8001074 <npf_utoa_rev>
 80019be:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
 80019c2:	e000      	b.n	80019c6 <npf_vpprintf+0x32a>
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 80019c4:	bf00      	nop
        }

        if (val && fs.alt_form && (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL)) {
 80019c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d012      	beq.n	80019f2 <npf_vpprintf+0x356>
 80019cc:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00e      	beq.n	80019f2 <npf_vpprintf+0x356>
 80019d4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80019d8:	2b04      	cmp	r3, #4
 80019da:	d10a      	bne.n	80019f2 <npf_vpprintf+0x356>
          cbuf[cbuf_len++] = '0'; // OK to add leading octal '0' immediately.
 80019dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019e0:	1c5a      	adds	r2, r3, #1
 80019e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80019e6:	461a      	mov	r2, r3
 80019e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019ec:	4413      	add	r3, r2
 80019ee:	2230      	movs	r2, #48	; 0x30
 80019f0:	701a      	strb	r2, [r3, #0]
        }

        if (val && fs.alt_form) { // 0x or 0b but can't write it yet.
 80019f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 8098 	beq.w	8001b2a <npf_vpprintf+0x48e>
 80019fa:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 8093 	beq.w	8001b2a <npf_vpprintf+0x48e>
          if (fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) { need_0x = 'X'; }
 8001a04:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001a08:	2b05      	cmp	r3, #5
 8001a0a:	d102      	bne.n	8001a12 <npf_vpprintf+0x376>
 8001a0c:	2358      	movs	r3, #88	; 0x58
 8001a0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
          else if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) { need_0x = 'B'; }
#endif
          if (need_0x) { need_0x += fs.case_adjust; }
 8001a12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f000 8087 	beq.w	8001b2a <npf_vpprintf+0x48e>
 8001a1c:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001a20:	461a      	mov	r2, r3
 8001a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a26:	4413      	add	r3, r2
 8001a28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
      } break;
 8001a2c:	e07d      	b.n	8001b2a <npf_vpprintf+0x48e>

      case NPF_FMT_SPEC_CONV_POINTER: {
        cbuf_len =
          npf_utoa_rev(cbuf, (npf_uint_t)(uintptr_t)va_arg(args, void *), 16, 'a'-'A');
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	1d1a      	adds	r2, r3, #4
 8001a32:	603a      	str	r2, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4619      	mov	r1, r3
 8001a38:	2320      	movs	r3, #32
 8001a3a:	2210      	movs	r2, #16
 8001a3c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001a40:	f7ff fb18 	bl	8001074 <npf_utoa_rev>
 8001a44:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
        need_0x = 'x';
 8001a48:	2378      	movs	r3, #120	; 0x78
 8001a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      } break;
 8001a4e:	e06d      	b.n	8001b2c <npf_vpprintf+0x490>
      case NPF_FMT_SPEC_CONV_FLOAT_DEC:
      case NPF_FMT_SPEC_CONV_FLOAT_SCI:
      case NPF_FMT_SPEC_CONV_FLOAT_SHORTEST:
      case NPF_FMT_SPEC_CONV_FLOAT_HEX: {
        float val;
        if (fs.length_modifier == NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE) {
 8001a50:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d10f      	bne.n	8001a78 <npf_vpprintf+0x3dc>
          val = (float)va_arg(args, long double);
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	3307      	adds	r3, #7
 8001a5c:	f023 0307 	bic.w	r3, r3, #7
 8001a60:	f103 0208 	add.w	r2, r3, #8
 8001a64:	603a      	str	r2, [r7, #0]
 8001a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f7fe fe99 	bl	80007a4 <__aeabi_d2f>
 8001a72:	4603      	mov	r3, r0
 8001a74:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a76:	e00e      	b.n	8001a96 <npf_vpprintf+0x3fa>
        } else {
          val = (float)va_arg(args, double);
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	3307      	adds	r3, #7
 8001a7c:	f023 0307 	bic.w	r3, r3, #7
 8001a80:	f103 0208 	add.w	r2, r3, #8
 8001a84:	603a      	str	r2, [r7, #0]
 8001a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f7fe fe89 	bl	80007a4 <__aeabi_d2f>
 8001a92:	4603      	mov	r3, r0
 8001a94:	66bb      	str	r3, [r7, #104]	; 0x68
        }

        sign_c = (val < 0.f) ? '-' : fs.prepend;
 8001a96:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001a9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	d501      	bpl.n	8001aa8 <npf_vpprintf+0x40c>
 8001aa4:	232d      	movs	r3, #45	; 0x2d
 8001aa6:	e001      	b.n	8001aac <npf_vpprintf+0x410>
 8001aa8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001aac:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = (val == 0.f);
 8001ab0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001ab4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	bf0c      	ite	eq
 8001abe:	2301      	moveq	r3, #1
 8001ac0:	2300      	movne	r3, #0
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        cbuf_len = npf_ftoa_rev(cbuf, val, fs.case_adjust, &frac_chars);
 8001ac6:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001aca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001ace:	4619      	mov	r1, r3
 8001ad0:	ed97 0a1a 	vldr	s0, [r7, #104]	; 0x68
 8001ad4:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001ad8:	f7ff fcc0 	bl	800145c <npf_ftoa_rev>
 8001adc:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if (cbuf_len < 0) {
 8001ae0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	da07      	bge.n	8001af8 <npf_vpprintf+0x45c>
          cbuf_len = -cbuf_len;
 8001ae8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001aec:	425b      	negs	r3, r3
 8001aee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
          inf_or_nan = 1;
 8001af2:	2301      	movs	r3, #1
 8001af4:	67bb      	str	r3, [r7, #120]	; 0x78
        } else {
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
          cbuf += prec_adj;
          cbuf_len -= prec_adj;
        }
      } break;
 8001af6:	e019      	b.n	8001b2c <npf_vpprintf+0x490>
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
 8001af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001afa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	4619      	mov	r1, r3
 8001b00:	2000      	movs	r0, #0
 8001b02:	f7ff f821 	bl	8000b48 <npf_max>
 8001b06:	65f8      	str	r0, [r7, #92]	; 0x5c
          cbuf += prec_adj;
 8001b08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b0a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001b0e:	4413      	add	r3, r2
 8001b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
          cbuf_len -= prec_adj;
 8001b14:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001b18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      } break;
 8001b20:	e004      	b.n	8001b2c <npf_vpprintf+0x490>
#endif
      default: break;
 8001b22:	bf00      	nop
 8001b24:	e002      	b.n	8001b2c <npf_vpprintf+0x490>
      } break;
 8001b26:	bf00      	nop
 8001b28:	e000      	b.n	8001b2c <npf_vpprintf+0x490>
      } break;
 8001b2a:	bf00      	nop
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Compute the field width pad character
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_LITERAL) {
 8001b2c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d124      	bne.n	8001b7e <npf_vpprintf+0x4e2>
      if (fs.leading_zero_pad) { // '0' flag is only legal with numeric types
 8001b34:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d01d      	beq.n	8001b78 <npf_vpprintf+0x4dc>
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 8001b3c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d01c      	beq.n	8001b7e <npf_vpprintf+0x4e2>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 8001b44:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d018      	beq.n	8001b7e <npf_vpprintf+0x4e2>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_PERCENT)) {
 8001b4c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d014      	beq.n	8001b7e <npf_vpprintf+0x4e2>
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
          if ((fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec && zero) {
 8001b54:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d109      	bne.n	8001b70 <npf_vpprintf+0x4d4>
 8001b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d106      	bne.n	8001b70 <npf_vpprintf+0x4d4>
 8001b62:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <npf_vpprintf+0x4d4>
            pad_c = ' ';
 8001b68:	2320      	movs	r3, #32
 8001b6a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8001b6e:	e006      	b.n	8001b7e <npf_vpprintf+0x4e2>
          } else
#endif
          { pad_c = '0'; }
 8001b70:	2330      	movs	r3, #48	; 0x30
 8001b72:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8001b76:	e002      	b.n	8001b7e <npf_vpprintf+0x4e2>
        }
      } else { pad_c = ' '; }
 8001b78:	2320      	movs	r3, #32
 8001b7a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    }
#endif

    // Compute the number of bytes to truncate or '0'-pad.
    if (fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) {
 8001b7e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d014      	beq.n	8001bb0 <npf_vpprintf+0x514>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (!inf_or_nan) { // float precision is after the decimal point
 8001b86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d111      	bne.n	8001bb0 <npf_vpprintf+0x514>
        int const prec_start =
          (fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) ? frac_chars : cbuf_len;
 8001b8c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	d101      	bne.n	8001b98 <npf_vpprintf+0x4fc>
 8001b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b96:	e001      	b.n	8001b9c <npf_vpprintf+0x500>
 8001b98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        int const prec_start =
 8001b9c:	657b      	str	r3, [r7, #84]	; 0x54
        prec_pad = npf_max(0, fs.prec - prec_start);
 8001b9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ba0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f7fe ffce 	bl	8000b48 <npf_max>
 8001bac:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Given the full converted length, how many pad bytes?
    field_pad = fs.field_width - cbuf_len - !!sign_c;
 8001bb0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001bb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 8001bbc:	2a00      	cmp	r2, #0
 8001bbe:	bf14      	ite	ne
 8001bc0:	2201      	movne	r2, #1
 8001bc2:	2200      	moveq	r2, #0
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	1a9b      	subs	r3, r3, r2
 8001bc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (need_0x) { field_pad -= 2; }
 8001bcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d004      	beq.n	8001bde <npf_vpprintf+0x542>
 8001bd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bd8:	3b02      	subs	r3, #2
 8001bda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) && !fs.prec && !fs.alt_form) {
 8001bde:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001be2:	2b08      	cmp	r3, #8
 8001be4:	d10b      	bne.n	8001bfe <npf_vpprintf+0x562>
 8001be6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d108      	bne.n	8001bfe <npf_vpprintf+0x562>
 8001bec:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d104      	bne.n	8001bfe <npf_vpprintf+0x562>
      ++field_pad; // 0-pad, no decimal point.
 8001bf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    field_pad -= prec_pad;
 8001bfe:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001c02:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
#endif
    field_pad = npf_max(0, field_pad);
 8001c0c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001c10:	2000      	movs	r0, #0
 8001c12:	f7fe ff99 	bl	8000b48 <npf_max>
 8001c16:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
#endif // NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Apply right-justified field width if requested
    if (!fs.left_justified && pad_c) { // If leading zeros pad, sign goes first.
 8001c1a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d14d      	bne.n	8001cbe <npf_vpprintf+0x622>
 8001c22:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d049      	beq.n	8001cbe <npf_vpprintf+0x622>
      if (pad_c == '0') {
 8001c2a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001c2e:	2b30      	cmp	r3, #48	; 0x30
 8001c30:	d128      	bne.n	8001c84 <npf_vpprintf+0x5e8>
        if (sign_c) { NPF_PUTC(sign_c); sign_c = 0; }
 8001c32:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00a      	beq.n	8001c50 <npf_vpprintf+0x5b4>
 8001c3a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001c3e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fd12 	bl	800166e <npf_putc_cnt>
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
        // Pad byte is '0', write '0x' before '0' pad chars.
        if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 8001c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d015      	beq.n	8001c84 <npf_vpprintf+0x5e8>
 8001c58:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	2030      	movs	r0, #48	; 0x30
 8001c60:	f7ff fd05 	bl	800166e <npf_putc_cnt>
 8001c64:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001c6e:	f7ff fcfe 	bl	800166e <npf_putc_cnt>
      }
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 8001c72:	e007      	b.n	8001c84 <npf_vpprintf+0x5e8>
 8001c74:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001c78:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fcf5 	bl	800166e <npf_putc_cnt>
 8001c84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c88:	1e5a      	subs	r2, r3, #1
 8001c8a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	dcf0      	bgt.n	8001c74 <npf_vpprintf+0x5d8>
      // Pad byte is ' ', write '0x' after ' ' pad chars but before number.
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 8001c92:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001c96:	2b30      	cmp	r3, #48	; 0x30
 8001c98:	d023      	beq.n	8001ce2 <npf_vpprintf+0x646>
 8001c9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d01f      	beq.n	8001ce2 <npf_vpprintf+0x646>
 8001ca2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	2030      	movs	r0, #48	; 0x30
 8001caa:	f7ff fce0 	bl	800166e <npf_putc_cnt>
 8001cae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001cb8:	f7ff fcd9 	bl	800166e <npf_putc_cnt>
 8001cbc:	e011      	b.n	8001ce2 <npf_vpprintf+0x646>
    } else
#endif
    { if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); } } // no pad, '0x' requested.
 8001cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00e      	beq.n	8001ce4 <npf_vpprintf+0x648>
 8001cc6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cca:	4619      	mov	r1, r3
 8001ccc:	2030      	movs	r0, #48	; 0x30
 8001cce:	f7ff fcce 	bl	800166e <npf_putc_cnt>
 8001cd2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001cdc:	f7ff fcc7 	bl	800166e <npf_putc_cnt>
 8001ce0:	e000      	b.n	8001ce4 <npf_vpprintf+0x648>
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 8001ce2:	bf00      	nop

    // Write the converted payload
    if (fs.conv_spec == NPF_FMT_SPEC_CONV_STRING) {
 8001ce4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d117      	bne.n	8001d1c <npf_vpprintf+0x680>
      for (int i = 0; i < cbuf_len; ++i) { NPF_PUTC(cbuf[i]); }
 8001cec:	2300      	movs	r3, #0
 8001cee:	667b      	str	r3, [r7, #100]	; 0x64
 8001cf0:	e00e      	b.n	8001d10 <npf_vpprintf+0x674>
 8001cf2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001cf4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001cf8:	4413      	add	r3, r2
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d02:	4619      	mov	r1, r3
 8001d04:	4610      	mov	r0, r2
 8001d06:	f7ff fcb2 	bl	800166e <npf_putc_cnt>
 8001d0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	667b      	str	r3, [r7, #100]	; 0x64
 8001d10:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001d12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d16:	429a      	cmp	r2, r3
 8001d18:	dbeb      	blt.n	8001cf2 <npf_vpprintf+0x656>
 8001d1a:	e059      	b.n	8001dd0 <npf_vpprintf+0x734>
    } else {
      if (sign_c) { NPF_PUTC(sign_c); }
 8001d1c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d007      	beq.n	8001d34 <npf_vpprintf+0x698>
 8001d24:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d28:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fc9d 	bl	800166e <npf_putc_cnt>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec != NPF_FMT_SPEC_CONV_FLOAT_DEC) {
 8001d34:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d00e      	beq.n	8001d5a <npf_vpprintf+0x6be>
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        while (prec_pad-- > 0) { NPF_PUTC('0'); } // int precision leads.
 8001d3c:	e005      	b.n	8001d4a <npf_vpprintf+0x6ae>
 8001d3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d42:	4619      	mov	r1, r3
 8001d44:	2030      	movs	r0, #48	; 0x30
 8001d46:	f7ff fc92 	bl	800166e <npf_putc_cnt>
 8001d4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001d4e:	1e5a      	subs	r2, r3, #1
 8001d50:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	dcf2      	bgt.n	8001d3e <npf_vpprintf+0x6a2>
 8001d58:	e01e      	b.n	8001d98 <npf_vpprintf+0x6fc>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      } else {
        // if 0 precision, skip the fractional part and '.'
        // if 0 prec + alternative form, keep the '.'
        if (!fs.prec && !fs.alt_form) { ++cbuf; --cbuf_len; }
 8001d5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d11b      	bne.n	8001d98 <npf_vpprintf+0x6fc>
 8001d60:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d117      	bne.n	8001d98 <npf_vpprintf+0x6fc>
 8001d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001d72:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d76:	3b01      	subs	r3, #1
 8001d78:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
        while (cbuf_len) { NPF_PUTC('0' + ((u.binval >> --cbuf_len) & 1)); }
      } else
#endif
      { while (cbuf_len-- > 0) { NPF_PUTC(cbuf[cbuf_len]); } } // payload is reversed
 8001d7c:	e00c      	b.n	8001d98 <npf_vpprintf+0x6fc>
 8001d7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d82:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001d86:	4413      	add	r3, r2
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d90:	4619      	mov	r1, r3
 8001d92:	4610      	mov	r0, r2
 8001d94:	f7ff fc6b 	bl	800166e <npf_putc_cnt>
 8001d98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d9c:	1e5a      	subs	r2, r3, #1
 8001d9e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	dceb      	bgt.n	8001d7e <npf_vpprintf+0x6e2>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      // real precision comes after the number.
      if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DEC) && !inf_or_nan) {
 8001da6:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001daa:	2b08      	cmp	r3, #8
 8001dac:	d110      	bne.n	8001dd0 <npf_vpprintf+0x734>
 8001dae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10d      	bne.n	8001dd0 <npf_vpprintf+0x734>
        while (prec_pad-- > 0) { NPF_PUTC('0'); }
 8001db4:	e005      	b.n	8001dc2 <npf_vpprintf+0x726>
 8001db6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001dba:	4619      	mov	r1, r3
 8001dbc:	2030      	movs	r0, #48	; 0x30
 8001dbe:	f7ff fc56 	bl	800166e <npf_putc_cnt>
 8001dc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001dc6:	1e5a      	subs	r2, r3, #1
 8001dc8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	dcf2      	bgt.n	8001db6 <npf_vpprintf+0x71a>
      }
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.left_justified && pad_c) { // Apply left-justified field width
 8001dd0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d013      	beq.n	8001e00 <npf_vpprintf+0x764>
 8001dd8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00f      	beq.n	8001e00 <npf_vpprintf+0x764>
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 8001de0:	e007      	b.n	8001df2 <npf_vpprintf+0x756>
 8001de2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001de6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001dea:	4611      	mov	r1, r2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff fc3e 	bl	800166e <npf_putc_cnt>
 8001df2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001df6:	1e5a      	subs	r2, r3, #1
 8001df8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	dcf0      	bgt.n	8001de2 <npf_vpprintf+0x746>
  while (*cur) {
 8001e00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f47f ac59 	bne.w	80016be <npf_vpprintf+0x22>
    }
#endif
  }

  return pc_cnt.n;
 8001e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	37a0      	adds	r7, #160	; 0xa0
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop

08001e18 <npf_snprintf>:
  int const rv = npf_vpprintf(pc, pc_ctx, format, val);
  va_end(val);
  return rv;
}

int npf_snprintf(char *buffer, size_t bufsz, const char *format, ...) {
 8001e18:	b40c      	push	{r2, r3}
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	6039      	str	r1, [r7, #0]
  va_list val;
  va_start(val, format);
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	60bb      	str	r3, [r7, #8]
  int const rv = npf_vsnprintf(buffer, bufsz, format, val);
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	6839      	ldr	r1, [r7, #0]
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 f809 	bl	8001e48 <npf_vsnprintf>
 8001e36:	60f8      	str	r0, [r7, #12]
  va_end(val);
  return rv;
 8001e38:	68fb      	ldr	r3, [r7, #12]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e44:	b002      	add	sp, #8
 8001e46:	4770      	bx	lr

08001e48 <npf_vsnprintf>:

int npf_vsnprintf(char *buffer, size_t bufsz, char const *format, va_list vlist) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08a      	sub	sp, #40	; 0x28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
 8001e54:	603b      	str	r3, [r7, #0]
  npf_bufputc_ctx_t bufputc_ctx;
  bufputc_ctx.dst = buffer;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	617b      	str	r3, [r7, #20]
  bufputc_ctx.len = bufsz;
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	61bb      	str	r3, [r7, #24]
  bufputc_ctx.cur = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]

  npf_putc const pc = buffer ? npf_bufputc : npf_bufputc_nop;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <npf_vsnprintf+0x24>
 8001e68:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <npf_vsnprintf+0x50>)
 8001e6a:	e000      	b.n	8001e6e <npf_vsnprintf+0x26>
 8001e6c:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <npf_vsnprintf+0x54>)
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
  int const n = npf_vpprintf(pc, &bufputc_ctx, format, vlist);
 8001e70:	f107 0114 	add.w	r1, r7, #20
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e7a:	f7ff fc0f 	bl	800169c <npf_vpprintf>
 8001e7e:	6238      	str	r0, [r7, #32]
  pc('\0', &bufputc_ctx);
 8001e80:	f107 0214 	add.w	r2, r7, #20
 8001e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e86:	4611      	mov	r1, r2
 8001e88:	2000      	movs	r0, #0
 8001e8a:	4798      	blx	r3
  if (bufsz && (n >= (int)bufsz)) { buffer[0] = '\0'; }
#elif defined(NANOPRINTF_SNPRINTF_SAFE_TRIM_STRING_ON_OVERFLOW)
  if (bufsz && (n >= (int)bufsz)) { buffer[bufsz - 1] = '\0'; }
#endif

  return n;
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3728      	adds	r7, #40	; 0x28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	0800161d 	.word	0x0800161d
 8001e9c:	08001659 	.word	0x08001659

08001ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	f6ad 3d68 	subw	sp, sp, #2920	; 0xb68
 8001ea6:	af02      	add	r7, sp, #8
	uint16_t x[X_SIZE];
	uint16_t h[H_SIZE];
	float t[T_SIZE];
	float l1[L1_SIZE];

	uint16_t x_val = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f8a7 3b38 	strh.w	r3, [r7, #2872]	; 0xb38
	float x_bar_val = 0;
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	f607 325c 	addw	r2, r7, #2908	; 0xb5c
 8001eb6:	6013      	str	r3, [r2, #0]
	short h_hat_val = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f8a7 3b36 	strh.w	r3, [r7, #2870]	; 0xb36
	uint16_t h_val = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f8a7 3b34 	strh.w	r3, [r7, #2868]	; 0xb34
	float t_val1, t_val2;
	float t_val = 0;
 8001ec4:	f04f 0300 	mov.w	r3, #0
 8001ec8:	f507 6233 	add.w	r2, r7, #2864	; 0xb30
 8001ecc:	6013      	str	r3, [r2, #0]
	float l1_val = 0;
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	f607 3258 	addw	r2, r7, #2904	; 0xb58
 8001ed6:	6013      	str	r3, [r2, #0]
	float l2_val = 0;
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	f607 3254 	addw	r2, r7, #2900	; 0xb54
 8001ee0:	6013      	str	r3, [r2, #0]
	float th_val = 0;
 8001ee2:	f04f 0300 	mov.w	r3, #0
 8001ee6:	f607 322c 	addw	r2, r7, #2860	; 0xb2c
 8001eea:	6013      	str	r3, [r2, #0]
	float theta;

	uint16_t i;
	uint16_t i_x = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8a7 3b50 	strh.w	r3, [r7, #2896]	; 0xb50
	uint16_t i_h = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f8a7 3b4e 	strh.w	r3, [r7, #2894]	; 0xb4e
	uint16_t i_t = 0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f8a7 3b4c 	strh.w	r3, [r7, #2892]	; 0xb4c
	uint16_t i_l1 = 0;
 8001efe:	2300      	movs	r3, #0
 8001f00:	f8a7 3b4a 	strh.w	r3, [r7, #2890]	; 0xb4a

	uint8_t prev_aoi;
	uint8_t aoi = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f887 3b49 	strb.w	r3, [r7, #2889]	; 0xb49

	uint16_t i_onset;
	uint16_t i_offset;
	uint16_t i_cand_max;
	uint16_t i_curr_max = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f8a7 3b44 	strh.w	r3, [r7, #2884]	; 0xb44
	uint16_t i_prev_max;

	uint16_t rr;
	float bpm = 0;
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	f607 323c 	addw	r2, r7, #2876	; 0xb3c
 8001f18:	6013      	str	r3, [r2, #0]

	uint8_t led_counter = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f887 3b3b 	strb.w	r3, [r7, #2875]	; 0xb3b
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f20:	f000 ffa0 	bl	8002e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f24:	f000 fb7e 	bl	8002624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f28:	f000 fcd4 	bl	80028d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f2c:	f000 fcac 	bl	8002888 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f30:	f000 fc7a 	bl	8002828 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001f34:	f000 fbd0 	bl	80026d8 <MX_ADC1_Init>
  MX_TIM6_Init();
 8001f38:	f000 fc3e 	bl	80027b8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
 8001f3c:	4abe      	ldr	r2, [pc, #760]	; (8002238 <main+0x398>)
 8001f3e:	2100      	movs	r1, #0
 8001f40:	48be      	ldr	r0, [pc, #760]	; (800223c <main+0x39c>)
 8001f42:	f002 f9c3 	bl	80042cc <HAL_DMA_RegisterCallback>
  HAL_TIM_Base_Start_IT(&htim6);
 8001f46:	48be      	ldr	r0, [pc, #760]	; (8002240 <main+0x3a0>)
 8001f48:	f003 fffa 	bl	8005f40 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (fs_elapsed_flag) {
 8001f4c:	4bbd      	ldr	r3, [pc, #756]	; (8002244 <main+0x3a4>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0fb      	beq.n	8001f4c <main+0xac>
		  fs_elapsed_flag = 0;
 8001f54:	4bbb      	ldr	r3, [pc, #748]	; (8002244 <main+0x3a4>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	701a      	strb	r2, [r3, #0]

		  if (led_counter > 0) {
 8001f5a:	f897 3b3b 	ldrb.w	r3, [r7, #2875]	; 0xb3b
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d012      	beq.n	8001f88 <main+0xe8>
			  if (led_counter == (FS / 20) + 1) {
 8001f62:	f897 3b3b 	ldrb.w	r3, [r7, #2875]	; 0xb3b
 8001f66:	2b13      	cmp	r3, #19
 8001f68:	d109      	bne.n	8001f7e <main+0xde>
				  led_counter = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f887 3b3b 	strb.w	r3, [r7, #2875]	; 0xb3b
				  HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_RESET);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2120      	movs	r1, #32
 8001f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f78:	f002 fbc8 	bl	800470c <HAL_GPIO_WritePin>
 8001f7c:	e004      	b.n	8001f88 <main+0xe8>
			  } else {
				  led_counter++;
 8001f7e:	f897 3b3b 	ldrb.w	r3, [r7, #2875]	; 0xb3b
 8001f82:	3301      	adds	r3, #1
 8001f84:	f887 3b3b 	strb.w	r3, [r7, #2875]	; 0xb3b
			  }
		  }

		  if (HAL_GPIO_ReadPin(AD8232_LOD_GPIO_Port, AD8232_LOD_Pin) == GPIO_PIN_SET) {
 8001f88:	2104      	movs	r1, #4
 8001f8a:	48af      	ldr	r0, [pc, #700]	; (8002248 <main+0x3a8>)
 8001f8c:	f002 fba6 	bl	80046dc <HAL_GPIO_ReadPin>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d126      	bne.n	8001fe4 <main+0x144>
			  x_bar_val = 0;
 8001f96:	f04f 0300 	mov.w	r3, #0
 8001f9a:	f607 325c 	addw	r2, r7, #2908	; 0xb5c
 8001f9e:	6013      	str	r3, [r2, #0]
			  l1_val = 0;
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	f607 3258 	addw	r2, r7, #2904	; 0xb58
 8001fa8:	6013      	str	r3, [r2, #0]
			  l2_val = 0;
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	f607 3254 	addw	r2, r7, #2900	; 0xb54
 8001fb2:	6013      	str	r3, [r2, #0]
			  i_x = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f8a7 3b50 	strh.w	r3, [r7, #2896]	; 0xb50
			  i_h = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f8a7 3b4e 	strh.w	r3, [r7, #2894]	; 0xb4e
			  i_t = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f8a7 3b4c 	strh.w	r3, [r7, #2892]	; 0xb4c
			  i_l1 = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f8a7 3b4a 	strh.w	r3, [r7, #2890]	; 0xb4a
			  aoi = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f887 3b49 	strb.w	r3, [r7, #2889]	; 0xb49
			  i_curr_max = 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	f8a7 3b44 	strh.w	r3, [r7, #2884]	; 0xb44
			  bpm = 0;
 8001fd8:	f04f 0300 	mov.w	r3, #0
 8001fdc:	f607 323c 	addw	r2, r7, #2876	; 0xb3c
 8001fe0:	6013      	str	r3, [r2, #0]
 8001fe2:	e7b3      	b.n	8001f4c <main+0xac>
		  } else {
			  HAL_ADC_Start(&hadc1);
 8001fe4:	4899      	ldr	r0, [pc, #612]	; (800224c <main+0x3ac>)
 8001fe6:	f001 f935 	bl	8003254 <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001fea:	f04f 31ff 	mov.w	r1, #4294967295
 8001fee:	4897      	ldr	r0, [pc, #604]	; (800224c <main+0x3ac>)
 8001ff0:	f001 f9e6 	bl	80033c0 <HAL_ADC_PollForConversion>
			  x_val = HAL_ADC_GetValue(&hadc1);
 8001ff4:	4895      	ldr	r0, [pc, #596]	; (800224c <main+0x3ac>)
 8001ff6:	f001 fab1 	bl	800355c <HAL_ADC_GetValue>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	f8a7 3b38 	strh.w	r3, [r7, #2872]	; 0xb38

			  if (i_x == X_SIZE) {
 8002000:	f8b7 3b50 	ldrh.w	r3, [r7, #2896]	; 0xb50
 8002004:	2b34      	cmp	r3, #52	; 0x34
 8002006:	d123      	bne.n	8002050 <main+0x1b0>
				  for (i = 0; i < X_SIZE -1; i++) {
 8002008:	2300      	movs	r3, #0
 800200a:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 800200e:	e016      	b.n	800203e <main+0x19e>
					  x[i] = x[i + 1];
 8002010:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002014:	3301      	adds	r3, #1
 8002016:	f8b7 2b52 	ldrh.w	r2, [r7, #2898]	; 0xb52
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	f503 6336 	add.w	r3, r3, #2912	; 0xb60
 8002020:	443b      	add	r3, r7
 8002022:	f833 1cd8 	ldrh.w	r1, [r3, #-216]
 8002026:	0053      	lsls	r3, r2, #1
 8002028:	f503 6336 	add.w	r3, r3, #2912	; 0xb60
 800202c:	443b      	add	r3, r7
 800202e:	460a      	mov	r2, r1
 8002030:	f823 2cd8 	strh.w	r2, [r3, #-216]
				  for (i = 0; i < X_SIZE -1; i++) {
 8002034:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002038:	3301      	adds	r3, #1
 800203a:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 800203e:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002042:	2b32      	cmp	r3, #50	; 0x32
 8002044:	d9e4      	bls.n	8002010 <main+0x170>
				  }
				  i_x--;
 8002046:	f8b7 3b50 	ldrh.w	r3, [r7, #2896]	; 0xb50
 800204a:	3b01      	subs	r3, #1
 800204c:	f8a7 3b50 	strh.w	r3, [r7, #2896]	; 0xb50
			  }
			  x[i_x] = x_val;
 8002050:	f8b7 3b50 	ldrh.w	r3, [r7, #2896]	; 0xb50
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	f503 6336 	add.w	r3, r3, #2912	; 0xb60
 800205a:	443b      	add	r3, r7
 800205c:	f8b7 2b38 	ldrh.w	r2, [r7, #2872]	; 0xb38
 8002060:	f823 2cd8 	strh.w	r2, [r3, #-216]
			  i_x++;
 8002064:	f8b7 3b50 	ldrh.w	r3, [r7, #2896]	; 0xb50
 8002068:	3301      	adds	r3, #1
 800206a:	f8a7 3b50 	strh.w	r3, [r7, #2896]	; 0xb50

			  x_bar_val += (float) x_val / WINDOW(N);
 800206e:	f8b7 3b38 	ldrh.w	r3, [r7, #2872]	; 0xb38
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800207a:	eddf 6a75 	vldr	s13, [pc, #468]	; 8002250 <main+0x3b0>
 800207e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002082:	f607 335c 	addw	r3, r7, #2908	; 0xb5c
 8002086:	ed93 7a00 	vldr	s14, [r3]
 800208a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800208e:	f607 335c 	addw	r3, r7, #2908	; 0xb5c
 8002092:	edc3 7a00 	vstr	s15, [r3]
			  if (i_x > WINDOW(N)) {
 8002096:	f8b7 3b50 	ldrh.w	r3, [r7, #2896]	; 0xb50
 800209a:	2b33      	cmp	r3, #51	; 0x33
 800209c:	f67f af56 	bls.w	8001f4c <main+0xac>
				  x_bar_val -= (float) x[0] / WINDOW(N);
 80020a0:	f8b7 3a88 	ldrh.w	r3, [r7, #2696]	; 0xa88
 80020a4:	ee07 3a90 	vmov	s15, r3
 80020a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020ac:	eddf 6a68 	vldr	s13, [pc, #416]	; 8002250 <main+0x3b0>
 80020b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020b4:	f607 335c 	addw	r3, r7, #2908	; 0xb5c
 80020b8:	ed93 7a00 	vldr	s14, [r3]
 80020bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020c0:	f607 335c 	addw	r3, r7, #2908	; 0xb5c
 80020c4:	edc3 7a00 	vstr	s15, [r3]

				  h_hat_val = x_val - x_bar_val;
 80020c8:	f8b7 3b38 	ldrh.w	r3, [r7, #2872]	; 0xb38
 80020cc:	ee07 3a90 	vmov	s15, r3
 80020d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020d4:	f607 335c 	addw	r3, r7, #2908	; 0xb5c
 80020d8:	edd3 7a00 	vldr	s15, [r3]
 80020dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020e4:	ee17 3a90 	vmov	r3, s15
 80020e8:	f8a7 3b36 	strh.w	r3, [r7, #2870]	; 0xb36
				  h_val = ABS(h_hat_val);
 80020ec:	f9b7 3b36 	ldrsh.w	r3, [r7, #2870]	; 0xb36
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	bfb8      	it	lt
 80020f4:	425b      	neglt	r3, r3
 80020f6:	f8a7 3b34 	strh.w	r3, [r7, #2868]	; 0xb34

				  if (i_h == H_SIZE) {
 80020fa:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 80020fe:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8002102:	d133      	bne.n	800216c <main+0x2cc>
					  for (i = 0; i < H_SIZE - 1; i++) {
 8002104:	2300      	movs	r3, #0
 8002106:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 800210a:	e015      	b.n	8002138 <main+0x298>
						  h[i] = h[i + 1];
 800210c:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002110:	1c59      	adds	r1, r3, #1
 8002112:	f8b7 2b52 	ldrh.w	r2, [r7, #2898]	; 0xb52
 8002116:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 800211a:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 800211e:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8002122:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 8002126:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 800212a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					  for (i = 0; i < H_SIZE - 1; i++) {
 800212e:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002132:	3301      	adds	r3, #1
 8002134:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 8002138:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 800213c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8002140:	4293      	cmp	r3, r2
 8002142:	d9e3      	bls.n	800210c <main+0x26c>
					  }
					  i_h--;
 8002144:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 8002148:	3b01      	subs	r3, #1
 800214a:	f8a7 3b4e 	strh.w	r3, [r7, #2894]	; 0xb4e
					  i_onset--;
 800214e:	f8b7 3b46 	ldrh.w	r3, [r7, #2886]	; 0xb46
 8002152:	3b01      	subs	r3, #1
 8002154:	f8a7 3b46 	strh.w	r3, [r7, #2886]	; 0xb46
					  i_curr_max--;
 8002158:	f8b7 3b44 	ldrh.w	r3, [r7, #2884]	; 0xb44
 800215c:	3b01      	subs	r3, #1
 800215e:	f8a7 3b44 	strh.w	r3, [r7, #2884]	; 0xb44
					  i_prev_max--;
 8002162:	f8b7 3b42 	ldrh.w	r3, [r7, #2882]	; 0xb42
 8002166:	3b01      	subs	r3, #1
 8002168:	f8a7 3b42 	strh.w	r3, [r7, #2882]	; 0xb42
				  }
				  h[i_h] = h_val;
 800216c:	f8b7 2b4e 	ldrh.w	r2, [r7, #2894]	; 0xb4e
 8002170:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 8002174:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 8002178:	f8b7 1b34 	ldrh.w	r1, [r7, #2868]	; 0xb34
 800217c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				  i_h++;
 8002180:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 8002184:	3301      	adds	r3, #1
 8002186:	f8a7 3b4e 	strh.w	r3, [r7, #2894]	; 0xb4e

				  if (i_h >= WINDOW(S)) {
 800218a:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 800218e:	2b0e      	cmp	r3, #14
 8002190:	f240 81db 	bls.w	800254a <main+0x6aa>
					  t_val1 = h[(i_h - 1) - S] - h[(i_h - 1) - (2 * S)];
 8002194:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 8002198:	f1a3 0208 	sub.w	r2, r3, #8
 800219c:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80021a0:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80021a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021a8:	4619      	mov	r1, r3
 80021aa:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 80021ae:	f1a3 020f 	sub.w	r2, r3, #15
 80021b2:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80021b6:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80021ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021be:	1acb      	subs	r3, r1, r3
 80021c0:	ee07 3a90 	vmov	s15, r3
 80021c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021c8:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 80021cc:	edc3 7a00 	vstr	s15, [r3]
					  t_val2 = h[(i_h - 1) - S] - h[i_h - 1];
 80021d0:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 80021d4:	f1a3 0208 	sub.w	r2, r3, #8
 80021d8:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80021dc:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80021e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021e4:	4619      	mov	r1, r3
 80021e6:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 80021ea:	1e5a      	subs	r2, r3, #1
 80021ec:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80021f0:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80021f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021f8:	1acb      	subs	r3, r1, r3
 80021fa:	ee07 3a90 	vmov	s15, r3
 80021fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002202:	f607 3324 	addw	r3, r7, #2852	; 0xb24
 8002206:	edc3 7a00 	vstr	s15, [r3]
					  t_val = t_val1 * t_val2;
 800220a:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 800220e:	ed93 7a00 	vldr	s14, [r3]
 8002212:	f607 3324 	addw	r3, r7, #2852	; 0xb24
 8002216:	edd3 7a00 	vldr	s15, [r3]
 800221a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221e:	f507 6333 	add.w	r3, r7, #2864	; 0xb30
 8002222:	edc3 7a00 	vstr	s15, [r3]

					  if (i_t == T_SIZE) {
 8002226:	f8b7 3b4c 	ldrh.w	r3, [r7, #2892]	; 0xb4c
 800222a:	2b0c      	cmp	r3, #12
 800222c:	d135      	bne.n	800229a <main+0x3fa>
						  for (i = 0; i < T_SIZE - 1; i++) {
 800222e:	2300      	movs	r3, #0
 8002230:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 8002234:	e028      	b.n	8002288 <main+0x3e8>
 8002236:	bf00      	nop
 8002238:	08002abd 	.word	0x08002abd
 800223c:	20000190 	.word	0x20000190
 8002240:	200000bc 	.word	0x200000bc
 8002244:	200001d4 	.word	0x200001d4
 8002248:	48000c00 	.word	0x48000c00
 800224c:	20000028 	.word	0x20000028
 8002250:	424c0000 	.word	0x424c0000
 8002254:	43968000 	.word	0x43968000
							  t[i] = t[i + 1];
 8002258:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 800225c:	1c5a      	adds	r2, r3, #1
 800225e:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002262:	f507 6136 	add.w	r1, r7, #2912	; 0xb60
 8002266:	f5a1 61d5 	sub.w	r1, r1, #1704	; 0x6a8
 800226a:	0092      	lsls	r2, r2, #2
 800226c:	440a      	add	r2, r1
 800226e:	6812      	ldr	r2, [r2, #0]
 8002270:	f507 6136 	add.w	r1, r7, #2912	; 0xb60
 8002274:	f5a1 61d5 	sub.w	r1, r1, #1704	; 0x6a8
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	440b      	add	r3, r1
 800227c:	601a      	str	r2, [r3, #0]
						  for (i = 0; i < T_SIZE - 1; i++) {
 800227e:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002282:	3301      	adds	r3, #1
 8002284:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 8002288:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 800228c:	2b0a      	cmp	r3, #10
 800228e:	d9e3      	bls.n	8002258 <main+0x3b8>
						  }
						  i_t--;
 8002290:	f8b7 3b4c 	ldrh.w	r3, [r7, #2892]	; 0xb4c
 8002294:	3b01      	subs	r3, #1
 8002296:	f8a7 3b4c 	strh.w	r3, [r7, #2892]	; 0xb4c
					  }
					  t[i_t] = t_val;
 800229a:	f8b7 3b4c 	ldrh.w	r3, [r7, #2892]	; 0xb4c
 800229e:	f507 6236 	add.w	r2, r7, #2912	; 0xb60
 80022a2:	f5a2 62d5 	sub.w	r2, r2, #1704	; 0x6a8
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	f507 6233 	add.w	r2, r7, #2864	; 0xb30
 80022ae:	6812      	ldr	r2, [r2, #0]
 80022b0:	601a      	str	r2, [r3, #0]
					  i_t++;
 80022b2:	f8b7 3b4c 	ldrh.w	r3, [r7, #2892]	; 0xb4c
 80022b6:	3301      	adds	r3, #1
 80022b8:	f8a7 3b4c 	strh.w	r3, [r7, #2892]	; 0xb4c

					  l1_val += t_val / WINDOW(L);
 80022bc:	f507 6333 	add.w	r3, r7, #2864	; 0xb30
 80022c0:	ed93 7a00 	vldr	s14, [r3]
 80022c4:	eef2 6a06 	vmov.f32	s13, #38	; 0x41300000  11.0
 80022c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022cc:	f607 3358 	addw	r3, r7, #2904	; 0xb58
 80022d0:	ed93 7a00 	vldr	s14, [r3]
 80022d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d8:	f607 3358 	addw	r3, r7, #2904	; 0xb58
 80022dc:	edc3 7a00 	vstr	s15, [r3]
					  if (i_t > WINDOW(L)) {
 80022e0:	f8b7 3b4c 	ldrh.w	r3, [r7, #2892]	; 0xb4c
 80022e4:	2b0b      	cmp	r3, #11
 80022e6:	f240 8130 	bls.w	800254a <main+0x6aa>
						  l1_val -= t[0] / WINDOW(L);
 80022ea:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80022ee:	f5a3 63d5 	sub.w	r3, r3, #1704	; 0x6a8
 80022f2:	ed93 7a00 	vldr	s14, [r3]
 80022f6:	eef2 6a06 	vmov.f32	s13, #38	; 0x41300000  11.0
 80022fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022fe:	f607 3358 	addw	r3, r7, #2904	; 0xb58
 8002302:	ed93 7a00 	vldr	s14, [r3]
 8002306:	ee77 7a67 	vsub.f32	s15, s14, s15
 800230a:	f607 3358 	addw	r3, r7, #2904	; 0xb58
 800230e:	edc3 7a00 	vstr	s15, [r3]

						  if (i_l1 == L1_SIZE) {
 8002312:	f8b7 3b4a 	ldrh.w	r3, [r7, #2890]	; 0xb4a
 8002316:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 800231a:	d125      	bne.n	8002368 <main+0x4c8>
							  for (i = 0; i < L1_SIZE - 1; i++) {
 800231c:	2300      	movs	r3, #0
 800231e:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 8002322:	e017      	b.n	8002354 <main+0x4b4>
								  l1[i] = l1[i + 1];
 8002324:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 800232e:	f507 6136 	add.w	r1, r7, #2912	; 0xb60
 8002332:	f5a1 6136 	sub.w	r1, r1, #2912	; 0xb60
 8002336:	0092      	lsls	r2, r2, #2
 8002338:	440a      	add	r2, r1
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	f507 6136 	add.w	r1, r7, #2912	; 0xb60
 8002340:	f5a1 6136 	sub.w	r1, r1, #2912	; 0xb60
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	440b      	add	r3, r1
 8002348:	601a      	str	r2, [r3, #0]
							  for (i = 0; i < L1_SIZE - 1; i++) {
 800234a:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 800234e:	3301      	adds	r3, #1
 8002350:	f8a7 3b52 	strh.w	r3, [r7, #2898]	; 0xb52
 8002354:	f8b7 3b52 	ldrh.w	r3, [r7, #2898]	; 0xb52
 8002358:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800235c:	d9e2      	bls.n	8002324 <main+0x484>
							  }
							  i_l1--;
 800235e:	f8b7 3b4a 	ldrh.w	r3, [r7, #2890]	; 0xb4a
 8002362:	3b01      	subs	r3, #1
 8002364:	f8a7 3b4a 	strh.w	r3, [r7, #2890]	; 0xb4a
						  }
						  l1[i_l1] = l1_val;
 8002368:	f8b7 3b4a 	ldrh.w	r3, [r7, #2890]	; 0xb4a
 800236c:	f507 6236 	add.w	r2, r7, #2912	; 0xb60
 8002370:	f5a2 6236 	sub.w	r2, r2, #2912	; 0xb60
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	f607 3258 	addw	r2, r7, #2904	; 0xb58
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	601a      	str	r2, [r3, #0]
						  i_l1++;
 8002380:	f8b7 3b4a 	ldrh.w	r3, [r7, #2890]	; 0xb4a
 8002384:	3301      	adds	r3, #1
 8002386:	f8a7 3b4a 	strh.w	r3, [r7, #2890]	; 0xb4a

						  l2_val += l1_val / WINDOW(M);
 800238a:	f607 3358 	addw	r3, r7, #2904	; 0xb58
 800238e:	ed93 7a00 	vldr	s14, [r3]
 8002392:	ed5f 6a50 	vldr	s13, [pc, #-320]	; 8002254 <main+0x3b4>
 8002396:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800239a:	f607 3354 	addw	r3, r7, #2900	; 0xb54
 800239e:	ed93 7a00 	vldr	s14, [r3]
 80023a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a6:	f607 3354 	addw	r3, r7, #2900	; 0xb54
 80023aa:	edc3 7a00 	vstr	s15, [r3]
						  if (i_l1 > WINDOW(M)) {
 80023ae:	f8b7 3b4a 	ldrh.w	r3, [r7, #2890]	; 0xb4a
 80023b2:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 80023b6:	d313      	bcc.n	80023e0 <main+0x540>
							  l2_val -= l1[0] / WINDOW(M);
 80023b8:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80023bc:	f5a3 6336 	sub.w	r3, r3, #2912	; 0xb60
 80023c0:	ed93 7a00 	vldr	s14, [r3]
 80023c4:	ed5f 6a5d 	vldr	s13, [pc, #-372]	; 8002254 <main+0x3b4>
 80023c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023cc:	f607 3354 	addw	r3, r7, #2900	; 0xb54
 80023d0:	ed93 7a00 	vldr	s14, [r3]
 80023d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d8:	f607 3354 	addw	r3, r7, #2900	; 0xb54
 80023dc:	edc3 7a00 	vstr	s15, [r3]
						  }

						  if (i_l1 > M + 1) {
 80023e0:	f8b7 3b4a 	ldrh.w	r3, [r7, #2890]	; 0xb4a
 80023e4:	2b97      	cmp	r3, #151	; 0x97
 80023e6:	f240 80b0 	bls.w	800254a <main+0x6aa>
							  theta = 0.25 * l2_val;
 80023ea:	f607 3354 	addw	r3, r7, #2900	; 0xb54
 80023ee:	edd3 7a00 	vldr	s15, [r3]
 80023f2:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80023f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023fa:	f507 6332 	add.w	r3, r7, #2848	; 0xb20
 80023fe:	edc3 7a00 	vstr	s15, [r3]
							  th_val = BETA*l2_val + theta;
 8002402:	f607 3354 	addw	r3, r7, #2900	; 0xb54
 8002406:	6818      	ldr	r0, [r3, #0]
 8002408:	f7fe f974 	bl	80006f4 <__aeabi_f2d>
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	4b7d      	ldr	r3, [pc, #500]	; (8002608 <main+0x768>)
 8002412:	f7fd fee1 	bl	80001d8 <__aeabi_dmul>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4614      	mov	r4, r2
 800241c:	461d      	mov	r5, r3
 800241e:	f507 6332 	add.w	r3, r7, #2848	; 0xb20
 8002422:	6818      	ldr	r0, [r3, #0]
 8002424:	f7fe f966 	bl	80006f4 <__aeabi_f2d>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4620      	mov	r0, r4
 800242e:	4629      	mov	r1, r5
 8002430:	f7fe f802 	bl	8000438 <__adddf3>
 8002434:	4602      	mov	r2, r0
 8002436:	460b      	mov	r3, r1
 8002438:	4610      	mov	r0, r2
 800243a:	4619      	mov	r1, r3
 800243c:	f7fe f9b2 	bl	80007a4 <__aeabi_d2f>
 8002440:	4603      	mov	r3, r0
 8002442:	f607 322c 	addw	r2, r7, #2860	; 0xb2c
 8002446:	6013      	str	r3, [r2, #0]

							  prev_aoi = aoi;
 8002448:	f897 3b49 	ldrb.w	r3, [r7, #2889]	; 0xb49
 800244c:	f887 3b1f 	strb.w	r3, [r7, #2847]	; 0xb1f
							  aoi = l1_val >= th_val ? 1 : 0;
 8002450:	f607 3358 	addw	r3, r7, #2904	; 0xb58
 8002454:	ed93 7a00 	vldr	s14, [r3]
 8002458:	f607 332c 	addw	r3, r7, #2860	; 0xb2c
 800245c:	edd3 7a00 	vldr	s15, [r3]
 8002460:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002468:	bfac      	ite	ge
 800246a:	2301      	movge	r3, #1
 800246c:	2300      	movlt	r3, #0
 800246e:	b2db      	uxtb	r3, r3
 8002470:	f887 3b49 	strb.w	r3, [r7, #2889]	; 0xb49

							  if (aoi - prev_aoi == 1) {
 8002474:	f897 2b49 	ldrb.w	r2, [r7, #2889]	; 0xb49
 8002478:	f897 3b1f 	ldrb.w	r3, [r7, #2847]	; 0xb1f
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b01      	cmp	r3, #1
 8002480:	d104      	bne.n	800248c <main+0x5ec>
								  i_onset = i_h;
 8002482:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 8002486:	f8a7 3b46 	strh.w	r3, [r7, #2886]	; 0xb46
 800248a:	e05e      	b.n	800254a <main+0x6aa>
							  } else if (aoi - prev_aoi == -1) {
 800248c:	f897 2b49 	ldrb.w	r2, [r7, #2889]	; 0xb49
 8002490:	f897 3b1f 	ldrb.w	r3, [r7, #2847]	; 0xb1f
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249a:	d156      	bne.n	800254a <main+0x6aa>
								  i_offset = i_h;
 800249c:	f8b7 3b4e 	ldrh.w	r3, [r7, #2894]	; 0xb4e
 80024a0:	f8a7 3b1c 	strh.w	r3, [r7, #2844]	; 0xb1c
								  i_cand_max = max_index(h, i_onset, i_offset);
 80024a4:	f8b7 2b1c 	ldrh.w	r2, [r7, #2844]	; 0xb1c
 80024a8:	f8b7 1b46 	ldrh.w	r1, [r7, #2886]	; 0xb46
 80024ac:	f507 639d 	add.w	r3, r7, #1256	; 0x4e8
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 fa8f 	bl	80029d4 <max_index>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f8a7 3b1a 	strh.w	r3, [r7, #2842]	; 0xb1a

								  if (i_curr_max == 0) {
 80024bc:	f8b7 3b44 	ldrh.w	r3, [r7, #2884]	; 0xb44
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d104      	bne.n	80024ce <main+0x62e>
									  i_curr_max = i_cand_max;
 80024c4:	f8b7 3b1a 	ldrh.w	r3, [r7, #2842]	; 0xb1a
 80024c8:	f8a7 3b44 	strh.w	r3, [r7, #2884]	; 0xb44
 80024cc:	e03d      	b.n	800254a <main+0x6aa>
								  } else {
									  if (i_cand_max - i_curr_max < MIN_RR_DIST) {
 80024ce:	f8b7 2b1a 	ldrh.w	r2, [r7, #2842]	; 0xb1a
 80024d2:	f8b7 3b44 	ldrh.w	r3, [r7, #2884]	; 0xb44
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b61      	cmp	r3, #97	; 0x61
 80024da:	dc16      	bgt.n	800250a <main+0x66a>
										  if (h[i_cand_max] > h[i_curr_max]) {
 80024dc:	f8b7 2b1a 	ldrh.w	r2, [r7, #2842]	; 0xb1a
 80024e0:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80024e4:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80024e8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80024ec:	f8b7 1b44 	ldrh.w	r1, [r7, #2884]	; 0xb44
 80024f0:	f507 6336 	add.w	r3, r7, #2912	; 0xb60
 80024f4:	f5a3 63cf 	sub.w	r3, r3, #1656	; 0x678
 80024f8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d924      	bls.n	800254a <main+0x6aa>
											  i_curr_max = i_cand_max;
 8002500:	f8b7 3b1a 	ldrh.w	r3, [r7, #2842]	; 0xb1a
 8002504:	f8a7 3b44 	strh.w	r3, [r7, #2884]	; 0xb44
 8002508:	e01f      	b.n	800254a <main+0x6aa>
										  }
									  } else {
										  r_peak_detected_flag = 1;
 800250a:	4b40      	ldr	r3, [pc, #256]	; (800260c <main+0x76c>)
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]
										  i_prev_max = i_curr_max;
 8002510:	f8b7 3b44 	ldrh.w	r3, [r7, #2884]	; 0xb44
 8002514:	f8a7 3b42 	strh.w	r3, [r7, #2882]	; 0xb42
										  i_curr_max = i_cand_max;
 8002518:	f8b7 3b1a 	ldrh.w	r3, [r7, #2842]	; 0xb1a
 800251c:	f8a7 3b44 	strh.w	r3, [r7, #2884]	; 0xb44
										  rr = i_curr_max - i_prev_max;
 8002520:	f8b7 2b44 	ldrh.w	r2, [r7, #2884]	; 0xb44
 8002524:	f8b7 3b42 	ldrh.w	r3, [r7, #2882]	; 0xb42
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	f8a7 3b18 	strh.w	r3, [r7, #2840]	; 0xb18
										  bpm = 60.0 * FS / (float) rr;
 800252e:	f8b7 3b18 	ldrh.w	r3, [r7, #2840]	; 0xb18
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800253a:	eddf 6a35 	vldr	s13, [pc, #212]	; 8002610 <main+0x770>
 800253e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002542:	f607 333c 	addw	r3, r7, #2876	; 0xb3c
 8002546:	edc3 7a00 	vstr	s15, [r3]
								  }
							  }
						  }
					  }
				  }
				  if (r_peak_detected_flag) {
 800254a:	4b30      	ldr	r3, [pc, #192]	; (800260c <main+0x76c>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d038      	beq.n	80025c4 <main+0x724>
					  r_peak_detected_flag = 0;
 8002552:	4b2e      	ldr	r3, [pc, #184]	; (800260c <main+0x76c>)
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]

					  HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_SET);
 8002558:	2201      	movs	r2, #1
 800255a:	2120      	movs	r1, #32
 800255c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002560:	f002 f8d4 	bl	800470c <HAL_GPIO_WritePin>
					  led_counter++;
 8002564:	f897 3b3b 	ldrb.w	r3, [r7, #2875]	; 0xb3b
 8002568:	3301      	adds	r3, #1
 800256a:	f887 3b3b 	strb.w	r3, [r7, #2875]	; 0xb3b

					  npf_snprintf(msg, 20, "%hi,%hu\r\n", h_hat_val, rounded(bpm));
 800256e:	f9b7 4b36 	ldrsh.w	r4, [r7, #2870]	; 0xb36
 8002572:	f607 333c 	addw	r3, r7, #2876	; 0xb3c
 8002576:	ed93 0a00 	vldr	s0, [r3]
 800257a:	f000 fa5d 	bl	8002a38 <rounded>
 800257e:	4603      	mov	r3, r0
 8002580:	f507 602f 	add.w	r0, r7, #2800	; 0xaf0
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	4623      	mov	r3, r4
 8002588:	4a22      	ldr	r2, [pc, #136]	; (8002614 <main+0x774>)
 800258a:	2114      	movs	r1, #20
 800258c:	f7ff fc44 	bl	8001e18 <npf_snprintf>
					  huart2.Instance->CR3 |= USART_CR3_DMAT;
 8002590:	4b21      	ldr	r3, [pc, #132]	; (8002618 <main+0x778>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	4b20      	ldr	r3, [pc, #128]	; (8002618 <main+0x778>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800259e:	609a      	str	r2, [r3, #8]
					  HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg, (uint32_t)&huart2.Instance->TDR, strlen(msg));
 80025a0:	f507 642f 	add.w	r4, r7, #2800	; 0xaf0
 80025a4:	4b1c      	ldr	r3, [pc, #112]	; (8002618 <main+0x778>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	3328      	adds	r3, #40	; 0x28
 80025aa:	461d      	mov	r5, r3
 80025ac:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fd fe09 	bl	80001c8 <strlen>
 80025b6:	4603      	mov	r3, r0
 80025b8:	462a      	mov	r2, r5
 80025ba:	4621      	mov	r1, r4
 80025bc:	4817      	ldr	r0, [pc, #92]	; (800261c <main+0x77c>)
 80025be:	f001 fd83 	bl	80040c8 <HAL_DMA_Start_IT>
 80025c2:	e4c3      	b.n	8001f4c <main+0xac>
				  } else {
					  npf_snprintf(msg, 20, "%hi\r\n", h_hat_val);
 80025c4:	f9b7 3b36 	ldrsh.w	r3, [r7, #2870]	; 0xb36
 80025c8:	f507 602f 	add.w	r0, r7, #2800	; 0xaf0
 80025cc:	4a14      	ldr	r2, [pc, #80]	; (8002620 <main+0x780>)
 80025ce:	2114      	movs	r1, #20
 80025d0:	f7ff fc22 	bl	8001e18 <npf_snprintf>
					  huart2.Instance->CR3 |= USART_CR3_DMAT;
 80025d4:	4b10      	ldr	r3, [pc, #64]	; (8002618 <main+0x778>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	4b0f      	ldr	r3, [pc, #60]	; (8002618 <main+0x778>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025e2:	609a      	str	r2, [r3, #8]
					  HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg, (uint32_t)&huart2.Instance->TDR, strlen(msg));
 80025e4:	f507 642f 	add.w	r4, r7, #2800	; 0xaf0
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <main+0x778>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	3328      	adds	r3, #40	; 0x28
 80025ee:	461d      	mov	r5, r3
 80025f0:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd fde7 	bl	80001c8 <strlen>
 80025fa:	4603      	mov	r3, r0
 80025fc:	462a      	mov	r2, r5
 80025fe:	4621      	mov	r1, r4
 8002600:	4806      	ldr	r0, [pc, #24]	; (800261c <main+0x77c>)
 8002602:	f001 fd61 	bl	80040c8 <HAL_DMA_Start_IT>
	  if (fs_elapsed_flag) {
 8002606:	e4a1      	b.n	8001f4c <main+0xac>
 8002608:	40040000 	.word	0x40040000
 800260c:	200001d5 	.word	0x200001d5
 8002610:	46a8c000 	.word	0x46a8c000
 8002614:	08006c40 	.word	0x08006c40
 8002618:	20000108 	.word	0x20000108
 800261c:	20000190 	.word	0x20000190
 8002620:	08006c4c 	.word	0x08006c4c

08002624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b096      	sub	sp, #88	; 0x58
 8002628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800262a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800262e:	2228      	movs	r2, #40	; 0x28
 8002630:	2100      	movs	r1, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f004 faea 	bl	8006c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002638:	f107 031c 	add.w	r3, r7, #28
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002648:	463b      	mov	r3, r7
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	605a      	str	r2, [r3, #4]
 8002650:	609a      	str	r2, [r3, #8]
 8002652:	60da      	str	r2, [r3, #12]
 8002654:	611a      	str	r2, [r3, #16]
 8002656:	615a      	str	r2, [r3, #20]
 8002658:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800265a:	2302      	movs	r3, #2
 800265c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800265e:	2301      	movs	r3, #1
 8002660:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002662:	2310      	movs	r3, #16
 8002664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002666:	2302      	movs	r3, #2
 8002668:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800266a:	2300      	movs	r3, #0
 800266c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800266e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002672:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002674:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002678:	4618      	mov	r0, r3
 800267a:	f002 f85f 	bl	800473c <HAL_RCC_OscConfig>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8002684:	f000 fa44 	bl	8002b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002688:	230f      	movs	r3, #15
 800268a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800268c:	2302      	movs	r3, #2
 800268e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002690:	2300      	movs	r3, #0
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002698:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800269a:	2300      	movs	r3, #0
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800269e:	f107 031c 	add.w	r3, r7, #28
 80026a2:	2102      	movs	r1, #2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f003 f887 	bl	80057b8 <HAL_RCC_ClockConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80026b0:	f000 fa2e 	bl	8002b10 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80026b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026bc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026be:	463b      	mov	r3, r7
 80026c0:	4618      	mov	r0, r3
 80026c2:	f003 faaf 	bl	8005c24 <HAL_RCCEx_PeriphCLKConfig>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80026cc:	f000 fa20 	bl	8002b10 <Error_Handler>
  }
}
 80026d0:	bf00      	nop
 80026d2:	3758      	adds	r7, #88	; 0x58
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08a      	sub	sp, #40	; 0x28
 80026dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80026de:	f107 031c 	add.w	r3, r7, #28
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80026ea:	1d3b      	adds	r3, r7, #4
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
 80026f8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80026fa:	4b2e      	ldr	r3, [pc, #184]	; (80027b4 <MX_ADC1_Init+0xdc>)
 80026fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002700:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002702:	4b2c      	ldr	r3, [pc, #176]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002704:	2200      	movs	r2, #0
 8002706:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002708:	4b2a      	ldr	r3, [pc, #168]	; (80027b4 <MX_ADC1_Init+0xdc>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800270e:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002710:	2200      	movs	r2, #0
 8002712:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002714:	4b27      	ldr	r3, [pc, #156]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002716:	2201      	movs	r2, #1
 8002718:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800271a:	4b26      	ldr	r3, [pc, #152]	; (80027b4 <MX_ADC1_Init+0xdc>)
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002722:	4b24      	ldr	r3, [pc, #144]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002724:	2200      	movs	r2, #0
 8002726:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002728:	4b22      	ldr	r3, [pc, #136]	; (80027b4 <MX_ADC1_Init+0xdc>)
 800272a:	2201      	movs	r2, #1
 800272c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800272e:	4b21      	ldr	r3, [pc, #132]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002730:	2200      	movs	r2, #0
 8002732:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002734:	4b1f      	ldr	r3, [pc, #124]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002736:	2201      	movs	r2, #1
 8002738:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800273a:	4b1e      	ldr	r3, [pc, #120]	; (80027b4 <MX_ADC1_Init+0xdc>)
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002742:	4b1c      	ldr	r3, [pc, #112]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002744:	2204      	movs	r2, #4
 8002746:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002748:	4b1a      	ldr	r3, [pc, #104]	; (80027b4 <MX_ADC1_Init+0xdc>)
 800274a:	2200      	movs	r2, #0
 800274c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800274e:	4b19      	ldr	r3, [pc, #100]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002750:	2200      	movs	r2, #0
 8002752:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002754:	4817      	ldr	r0, [pc, #92]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002756:	f000 fbeb 	bl	8002f30 <HAL_ADC_Init>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8002760:	f000 f9d6 	bl	8002b10 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002764:	2300      	movs	r3, #0
 8002766:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002768:	f107 031c 	add.w	r3, r7, #28
 800276c:	4619      	mov	r1, r3
 800276e:	4811      	ldr	r0, [pc, #68]	; (80027b4 <MX_ADC1_Init+0xdc>)
 8002770:	f001 f9c2 	bl	8003af8 <HAL_ADCEx_MultiModeConfigChannel>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800277a:	f000 f9c9 	bl	8002b10 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800277e:	2301      	movs	r3, #1
 8002780:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002782:	2301      	movs	r3, #1
 8002784:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800278a:	2300      	movs	r3, #0
 800278c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002796:	1d3b      	adds	r3, r7, #4
 8002798:	4619      	mov	r1, r3
 800279a:	4806      	ldr	r0, [pc, #24]	; (80027b4 <MX_ADC1_Init+0xdc>)
 800279c:	f000 feec 	bl	8003578 <HAL_ADC_ConfigChannel>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80027a6:	f000 f9b3 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027aa:	bf00      	nop
 80027ac:	3728      	adds	r7, #40	; 0x28
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	20000028 	.word	0x20000028

080027b8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027be:	1d3b      	adds	r3, r7, #4
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80027c8:	4b15      	ldr	r3, [pc, #84]	; (8002820 <MX_TIM6_Init+0x68>)
 80027ca:	4a16      	ldr	r2, [pc, #88]	; (8002824 <MX_TIM6_Init+0x6c>)
 80027cc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 421;
 80027ce:	4b14      	ldr	r3, [pc, #80]	; (8002820 <MX_TIM6_Init+0x68>)
 80027d0:	f240 12a5 	movw	r2, #421	; 0x1a5
 80027d4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d6:	4b12      	ldr	r3, [pc, #72]	; (8002820 <MX_TIM6_Init+0x68>)
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 422;
 80027dc:	4b10      	ldr	r3, [pc, #64]	; (8002820 <MX_TIM6_Init+0x68>)
 80027de:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 80027e2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027e4:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <MX_TIM6_Init+0x68>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80027ea:	480d      	ldr	r0, [pc, #52]	; (8002820 <MX_TIM6_Init+0x68>)
 80027ec:	f003 fb50 	bl	8005e90 <HAL_TIM_Base_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80027f6:	f000 f98b 	bl	8002b10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	4619      	mov	r1, r3
 8002806:	4806      	ldr	r0, [pc, #24]	; (8002820 <MX_TIM6_Init+0x68>)
 8002808:	f003 fdb6 	bl	8006378 <HAL_TIMEx_MasterConfigSynchronization>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002812:	f000 f97d 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200000bc 	.word	0x200000bc
 8002824:	40001000 	.word	0x40001000

08002828 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800282c:	4b14      	ldr	r3, [pc, #80]	; (8002880 <MX_USART2_UART_Init+0x58>)
 800282e:	4a15      	ldr	r2, [pc, #84]	; (8002884 <MX_USART2_UART_Init+0x5c>)
 8002830:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <MX_USART2_UART_Init+0x58>)
 8002834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002838:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800283a:	4b11      	ldr	r3, [pc, #68]	; (8002880 <MX_USART2_UART_Init+0x58>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002840:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <MX_USART2_UART_Init+0x58>)
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <MX_USART2_UART_Init+0x58>)
 8002848:	2200      	movs	r2, #0
 800284a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <MX_USART2_UART_Init+0x58>)
 800284e:	220c      	movs	r2, #12
 8002850:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <MX_USART2_UART_Init+0x58>)
 8002854:	2200      	movs	r2, #0
 8002856:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <MX_USART2_UART_Init+0x58>)
 800285a:	2200      	movs	r2, #0
 800285c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800285e:	4b08      	ldr	r3, [pc, #32]	; (8002880 <MX_USART2_UART_Init+0x58>)
 8002860:	2200      	movs	r2, #0
 8002862:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002864:	4b06      	ldr	r3, [pc, #24]	; (8002880 <MX_USART2_UART_Init+0x58>)
 8002866:	2200      	movs	r2, #0
 8002868:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800286a:	4805      	ldr	r0, [pc, #20]	; (8002880 <MX_USART2_UART_Init+0x58>)
 800286c:	f003 fe10 	bl	8006490 <HAL_UART_Init>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002876:	f000 f94b 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000108 	.word	0x20000108
 8002884:	40004400 	.word	0x40004400

08002888 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800288e:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <MX_DMA_Init+0x48>)
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	4a0f      	ldr	r2, [pc, #60]	; (80028d0 <MX_DMA_Init+0x48>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	6153      	str	r3, [r2, #20]
 800289a:	4b0d      	ldr	r3, [pc, #52]	; (80028d0 <MX_DMA_Init+0x48>)
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2100      	movs	r1, #0
 80028aa:	200b      	movs	r0, #11
 80028ac:	f001 fb8f 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028b0:	200b      	movs	r0, #11
 80028b2:	f001 fba8 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2100      	movs	r1, #0
 80028ba:	2011      	movs	r0, #17
 80028bc:	f001 fb87 	bl	8003fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80028c0:	2011      	movs	r0, #17
 80028c2:	f001 fba0 	bl	8004006 <HAL_NVIC_EnableIRQ>

}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000

080028d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b08a      	sub	sp, #40	; 0x28
 80028d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028da:	f107 0314 	add.w	r3, r7, #20
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	60da      	str	r2, [r3, #12]
 80028e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ea:	4b37      	ldr	r3, [pc, #220]	; (80029c8 <MX_GPIO_Init+0xf4>)
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	4a36      	ldr	r2, [pc, #216]	; (80029c8 <MX_GPIO_Init+0xf4>)
 80028f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80028f4:	6153      	str	r3, [r2, #20]
 80028f6:	4b34      	ldr	r3, [pc, #208]	; (80029c8 <MX_GPIO_Init+0xf4>)
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002902:	4b31      	ldr	r3, [pc, #196]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	4a30      	ldr	r2, [pc, #192]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002908:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800290c:	6153      	str	r3, [r2, #20]
 800290e:	4b2e      	ldr	r3, [pc, #184]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800291a:	4b2b      	ldr	r3, [pc, #172]	; (80029c8 <MX_GPIO_Init+0xf4>)
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	4a2a      	ldr	r2, [pc, #168]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002924:	6153      	str	r3, [r2, #20]
 8002926:	4b28      	ldr	r3, [pc, #160]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002932:	4b25      	ldr	r3, [pc, #148]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	4a24      	ldr	r2, [pc, #144]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002938:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800293c:	6153      	str	r3, [r2, #20]
 800293e:	4b22      	ldr	r3, [pc, #136]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002946:	607b      	str	r3, [r7, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <MX_GPIO_Init+0xf4>)
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	4a1e      	ldr	r2, [pc, #120]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002950:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002954:	6153      	str	r3, [r2, #20]
 8002956:	4b1c      	ldr	r3, [pc, #112]	; (80029c8 <MX_GPIO_Init+0xf4>)
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800295e:	603b      	str	r3, [r7, #0]
 8002960:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_RESET);
 8002962:	2200      	movs	r2, #0
 8002964:	2120      	movs	r1, #32
 8002966:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800296a:	f001 fecf 	bl	800470c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800296e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002974:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800297e:	f107 0314 	add.w	r3, r7, #20
 8002982:	4619      	mov	r1, r3
 8002984:	4811      	ldr	r0, [pc, #68]	; (80029cc <MX_GPIO_Init+0xf8>)
 8002986:	f001 fd37 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Green_Led_Pin */
  GPIO_InitStruct.Pin = Green_Led_Pin;
 800298a:	2320      	movs	r3, #32
 800298c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800298e:	2301      	movs	r3, #1
 8002990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002996:	2300      	movs	r3, #0
 8002998:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Green_Led_GPIO_Port, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a4:	f001 fd28 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : AD8232_LOD_Pin */
  GPIO_InitStruct.Pin = AD8232_LOD_Pin;
 80029a8:	2304      	movs	r3, #4
 80029aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ac:	2300      	movs	r3, #0
 80029ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(AD8232_LOD_GPIO_Port, &GPIO_InitStruct);
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	4619      	mov	r1, r3
 80029ba:	4805      	ldr	r0, [pc, #20]	; (80029d0 <MX_GPIO_Init+0xfc>)
 80029bc:	f001 fd1c 	bl	80043f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029c0:	bf00      	nop
 80029c2:	3728      	adds	r7, #40	; 0x28
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40021000 	.word	0x40021000
 80029cc:	48000800 	.word	0x48000800
 80029d0:	48000c00 	.word	0x48000c00

080029d4 <max_index>:

/* USER CODE BEGIN 4 */
uint16_t max_index(uint16_t arr[], uint16_t start_idx, uint16_t end_idx) {
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	807b      	strh	r3, [r7, #2]
 80029e0:	4613      	mov	r3, r2
 80029e2:	803b      	strh	r3, [r7, #0]

    uint16_t max_value = arr[start_idx];
 80029e4:	887b      	ldrh	r3, [r7, #2]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	81fb      	strh	r3, [r7, #14]
    uint16_t max_index = start_idx;
 80029f0:	887b      	ldrh	r3, [r7, #2]
 80029f2:	81bb      	strh	r3, [r7, #12]

    for (uint16_t i = start_idx + 1; i <= end_idx; i++) {
 80029f4:	887b      	ldrh	r3, [r7, #2]
 80029f6:	3301      	adds	r3, #1
 80029f8:	817b      	strh	r3, [r7, #10]
 80029fa:	e012      	b.n	8002a22 <max_index+0x4e>
        if (arr[i] > max_value) {
 80029fc:	897b      	ldrh	r3, [r7, #10]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	881b      	ldrh	r3, [r3, #0]
 8002a06:	89fa      	ldrh	r2, [r7, #14]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d207      	bcs.n	8002a1c <max_index+0x48>
            max_value = arr[i];
 8002a0c:	897b      	ldrh	r3, [r7, #10]
 8002a0e:	005b      	lsls	r3, r3, #1
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	4413      	add	r3, r2
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	81fb      	strh	r3, [r7, #14]
            max_index = i;
 8002a18:	897b      	ldrh	r3, [r7, #10]
 8002a1a:	81bb      	strh	r3, [r7, #12]
    for (uint16_t i = start_idx + 1; i <= end_idx; i++) {
 8002a1c:	897b      	ldrh	r3, [r7, #10]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	817b      	strh	r3, [r7, #10]
 8002a22:	897a      	ldrh	r2, [r7, #10]
 8002a24:	883b      	ldrh	r3, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d9e8      	bls.n	80029fc <max_index+0x28>
        }
    }

    return max_index;
 8002a2a:	89bb      	ldrh	r3, [r7, #12]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <rounded>:
uint8_t rounded(float num) {
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (num < 0.0f) {
 8002a42:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4e:	d501      	bpl.n	8002a54 <rounded+0x1c>
		return 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	e02a      	b.n	8002aaa <rounded+0x72>
	} else if (num > 255.0f) {
 8002a54:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a58:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002ab8 <rounded+0x80>
 8002a5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a64:	dd01      	ble.n	8002a6a <rounded+0x32>
		return 255;
 8002a66:	23ff      	movs	r3, #255	; 0xff
 8002a68:	e01f      	b.n	8002aaa <rounded+0x72>
	} else {
		uint8_t int_part = (uint8_t) num;
 8002a6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a72:	edc7 7a00 	vstr	s15, [r7]
 8002a76:	783b      	ldrb	r3, [r7, #0]
 8002a78:	73fb      	strb	r3, [r7, #15]
		float frac_part = num - int_part;
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
 8002a7c:	ee07 3a90 	vmov	s15, r3
 8002a80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a84:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a8c:	edc7 7a02 	vstr	s15, [r7, #8]

		if (frac_part >= 0.5f) {
 8002a90:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa0:	db02      	blt.n	8002aa8 <rounded+0x70>
			int_part++;
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
		}
		return int_part;
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
	}
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	437f0000 	.word	0x437f0000

08002abc <DMATransferComplete>:

void DMATransferComplete(DMA_HandleTypeDef *hdma) {
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  // Disable UART DMA mode
  huart2.Instance->CR3 &= ~USART_CR3_DMAT;
 8002ac4:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <DMATransferComplete+0x24>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <DMATransferComplete+0x24>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad2:	609a      	str	r2, [r3, #8]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	20000108 	.word	0x20000108

08002ae4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a05      	ldr	r2, [pc, #20]	; (8002b08 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d102      	bne.n	8002afc <HAL_TIM_PeriodElapsedCallback+0x18>
		fs_elapsed_flag = 1;
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	701a      	strb	r2, [r3, #0]
	}
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	40001000 	.word	0x40001000
 8002b0c:	200001d4 	.word	0x200001d4

08002b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b14:	b672      	cpsid	i
}
 8002b16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b18:	e7fe      	b.n	8002b18 <Error_Handler+0x8>
	...

08002b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b22:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <HAL_MspInit+0x44>)
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	4a0e      	ldr	r2, [pc, #56]	; (8002b60 <HAL_MspInit+0x44>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	6193      	str	r3, [r2, #24]
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <HAL_MspInit+0x44>)
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	607b      	str	r3, [r7, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b3a:	4b09      	ldr	r3, [pc, #36]	; (8002b60 <HAL_MspInit+0x44>)
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	4a08      	ldr	r2, [pc, #32]	; (8002b60 <HAL_MspInit+0x44>)
 8002b40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b44:	61d3      	str	r3, [r2, #28]
 8002b46:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <HAL_MspInit+0x44>)
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b4e:	603b      	str	r3, [r7, #0]
 8002b50:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b52:	2007      	movs	r0, #7
 8002b54:	f001 fa30 	bl	8003fb8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40021000 	.word	0x40021000

08002b64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08a      	sub	sp, #40	; 0x28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6c:	f107 0314 	add.w	r3, r7, #20
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b84:	d14c      	bne.n	8002c20 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b86:	4b28      	ldr	r3, [pc, #160]	; (8002c28 <HAL_ADC_MspInit+0xc4>)
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	4a27      	ldr	r2, [pc, #156]	; (8002c28 <HAL_ADC_MspInit+0xc4>)
 8002b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b90:	6153      	str	r3, [r2, #20]
 8002b92:	4b25      	ldr	r3, [pc, #148]	; (8002c28 <HAL_ADC_MspInit+0xc4>)
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	613b      	str	r3, [r7, #16]
 8002b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	4b22      	ldr	r3, [pc, #136]	; (8002c28 <HAL_ADC_MspInit+0xc4>)
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	4a21      	ldr	r2, [pc, #132]	; (8002c28 <HAL_ADC_MspInit+0xc4>)
 8002ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba8:	6153      	str	r3, [r2, #20]
 8002baa:	4b1f      	ldr	r3, [pc, #124]	; (8002c28 <HAL_ADC_MspInit+0xc4>)
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc2:	f107 0314 	add.w	r3, r7, #20
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bcc:	f001 fc14 	bl	80043f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002bd0:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002bd2:	4a17      	ldr	r2, [pc, #92]	; (8002c30 <HAL_ADC_MspInit+0xcc>)
 8002bd4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bdc:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002be2:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002be4:	2280      	movs	r2, #128	; 0x80
 8002be6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002be8:	4b10      	ldr	r3, [pc, #64]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002bea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bf0:	4b0e      	ldr	r3, [pc, #56]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002bf2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bf6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c04:	4809      	ldr	r0, [pc, #36]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002c06:	f001 fa18 	bl	800403a <HAL_DMA_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8002c10:	f7ff ff7e 	bl	8002b10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a05      	ldr	r2, [pc, #20]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002c18:	639a      	str	r2, [r3, #56]	; 0x38
 8002c1a:	4a04      	ldr	r2, [pc, #16]	; (8002c2c <HAL_ADC_MspInit+0xc8>)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c20:	bf00      	nop
 8002c22:	3728      	adds	r7, #40	; 0x28
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	20000078 	.word	0x20000078
 8002c30:	40020008 	.word	0x40020008

08002c34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a0d      	ldr	r2, [pc, #52]	; (8002c78 <HAL_TIM_Base_MspInit+0x44>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d113      	bne.n	8002c6e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c46:	4b0d      	ldr	r3, [pc, #52]	; (8002c7c <HAL_TIM_Base_MspInit+0x48>)
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	4a0c      	ldr	r2, [pc, #48]	; (8002c7c <HAL_TIM_Base_MspInit+0x48>)
 8002c4c:	f043 0310 	orr.w	r3, r3, #16
 8002c50:	61d3      	str	r3, [r2, #28]
 8002c52:	4b0a      	ldr	r3, [pc, #40]	; (8002c7c <HAL_TIM_Base_MspInit+0x48>)
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	f003 0310 	and.w	r3, r3, #16
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2100      	movs	r1, #0
 8002c62:	2036      	movs	r0, #54	; 0x36
 8002c64:	f001 f9b3 	bl	8003fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8002c68:	2036      	movs	r0, #54	; 0x36
 8002c6a:	f001 f9cc 	bl	8004006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002c6e:	bf00      	nop
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40001000 	.word	0x40001000
 8002c7c:	40021000 	.word	0x40021000

08002c80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08a      	sub	sp, #40	; 0x28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c88:	f107 0314 	add.w	r3, r7, #20
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	60da      	str	r2, [r3, #12]
 8002c96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a2b      	ldr	r2, [pc, #172]	; (8002d4c <HAL_UART_MspInit+0xcc>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d14f      	bne.n	8002d42 <HAL_UART_MspInit+0xc2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ca2:	4b2b      	ldr	r3, [pc, #172]	; (8002d50 <HAL_UART_MspInit+0xd0>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	4a2a      	ldr	r2, [pc, #168]	; (8002d50 <HAL_UART_MspInit+0xd0>)
 8002ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cac:	61d3      	str	r3, [r2, #28]
 8002cae:	4b28      	ldr	r3, [pc, #160]	; (8002d50 <HAL_UART_MspInit+0xd0>)
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb6:	613b      	str	r3, [r7, #16]
 8002cb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cba:	4b25      	ldr	r3, [pc, #148]	; (8002d50 <HAL_UART_MspInit+0xd0>)
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	4a24      	ldr	r2, [pc, #144]	; (8002d50 <HAL_UART_MspInit+0xd0>)
 8002cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cc4:	6153      	str	r3, [r2, #20]
 8002cc6:	4b22      	ldr	r3, [pc, #136]	; (8002d50 <HAL_UART_MspInit+0xd0>)
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8002cd2:	f248 0304 	movw	r3, #32772	; 0x8004
 8002cd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ce4:	2307      	movs	r3, #7
 8002ce6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce8:	f107 0314 	add.w	r3, r7, #20
 8002cec:	4619      	mov	r1, r3
 8002cee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cf2:	f001 fb81 	bl	80043f8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002cf6:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002cf8:	4a17      	ldr	r2, [pc, #92]	; (8002d58 <HAL_UART_MspInit+0xd8>)
 8002cfa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cfc:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002cfe:	2210      	movs	r2, #16
 8002d00:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d02:	4b14      	ldr	r3, [pc, #80]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d08:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d0a:	2280      	movs	r2, #128	; 0x80
 8002d0c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d0e:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d14:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002d1a:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d20:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002d26:	480b      	ldr	r0, [pc, #44]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d28:	f001 f987 	bl	800403a <HAL_DMA_Init>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8002d32:	f7ff feed 	bl	8002b10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a06      	ldr	r2, [pc, #24]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d3a:	671a      	str	r2, [r3, #112]	; 0x70
 8002d3c:	4a05      	ldr	r2, [pc, #20]	; (8002d54 <HAL_UART_MspInit+0xd4>)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d42:	bf00      	nop
 8002d44:	3728      	adds	r7, #40	; 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40004400 	.word	0x40004400
 8002d50:	40021000 	.word	0x40021000
 8002d54:	20000190 	.word	0x20000190
 8002d58:	40020080 	.word	0x40020080

08002d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d60:	e7fe      	b.n	8002d60 <NMI_Handler+0x4>

08002d62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d62:	b480      	push	{r7}
 8002d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d66:	e7fe      	b.n	8002d66 <HardFault_Handler+0x4>

08002d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d6c:	e7fe      	b.n	8002d6c <MemManage_Handler+0x4>

08002d6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d72:	e7fe      	b.n	8002d72 <BusFault_Handler+0x4>

08002d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d78:	e7fe      	b.n	8002d78 <UsageFault_Handler+0x4>

08002d7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d96:	b480      	push	{r7}
 8002d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002da8:	f000 f8a2 	bl	8002ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dac:	bf00      	nop
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002db4:	4802      	ldr	r0, [pc, #8]	; (8002dc0 <DMA1_Channel1_IRQHandler+0x10>)
 8002db6:	f001 f9e6 	bl	8004186 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002dba:	bf00      	nop
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	20000078 	.word	0x20000078

08002dc4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002dc8:	4802      	ldr	r0, [pc, #8]	; (8002dd4 <DMA1_Channel7_IRQHandler+0x10>)
 8002dca:	f001 f9dc 	bl	8004186 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000190 	.word	0x20000190

08002dd8 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ddc:	4802      	ldr	r0, [pc, #8]	; (8002de8 <TIM6_DAC1_IRQHandler+0x10>)
 8002dde:	f003 f90b 	bl	8005ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	200000bc 	.word	0x200000bc

08002dec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002df0:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <SystemInit+0x20>)
 8002df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df6:	4a05      	ldr	r2, [pc, #20]	; (8002e0c <SystemInit+0x20>)
 8002df8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002dfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e48 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e14:	f7ff ffea 	bl	8002dec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e18:	480c      	ldr	r0, [pc, #48]	; (8002e4c <LoopForever+0x6>)
  ldr r1, =_edata
 8002e1a:	490d      	ldr	r1, [pc, #52]	; (8002e50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e1c:	4a0d      	ldr	r2, [pc, #52]	; (8002e54 <LoopForever+0xe>)
  movs r3, #0
 8002e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e20:	e002      	b.n	8002e28 <LoopCopyDataInit>

08002e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e26:	3304      	adds	r3, #4

08002e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e2c:	d3f9      	bcc.n	8002e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e2e:	4a0a      	ldr	r2, [pc, #40]	; (8002e58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e30:	4c0a      	ldr	r4, [pc, #40]	; (8002e5c <LoopForever+0x16>)
  movs r3, #0
 8002e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e34:	e001      	b.n	8002e3a <LoopFillZerobss>

08002e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e38:	3204      	adds	r2, #4

08002e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e3c:	d3fb      	bcc.n	8002e36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e3e:	f003 fec1 	bl	8006bc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e42:	f7ff f82d 	bl	8001ea0 <main>

08002e46 <LoopForever>:

LoopForever:
    b LoopForever
 8002e46:	e7fe      	b.n	8002e46 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e48:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e50:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002e54:	08006c9c 	.word	0x08006c9c
  ldr r2, =_sbss
 8002e58:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002e5c:	200001dc 	.word	0x200001dc

08002e60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e60:	e7fe      	b.n	8002e60 <ADC1_2_IRQHandler>
	...

08002e64 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <HAL_Init+0x28>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a07      	ldr	r2, [pc, #28]	; (8002e8c <HAL_Init+0x28>)
 8002e6e:	f043 0310 	orr.w	r3, r3, #16
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e74:	2003      	movs	r0, #3
 8002e76:	f001 f89f 	bl	8003fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f000 f808 	bl	8002e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e80:	f7ff fe4c 	bl	8002b1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40022000 	.word	0x40022000

08002e90 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e98:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_InitTick+0x54>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_InitTick+0x58>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f001 f8b7 	bl	8004022 <HAL_SYSTICK_Config>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e00e      	b.n	8002edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b0f      	cmp	r3, #15
 8002ec2:	d80a      	bhi.n	8002eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ecc:	f001 f87f 	bl	8003fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ed0:	4a06      	ldr	r2, [pc, #24]	; (8002eec <HAL_InitTick+0x5c>)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e000      	b.n	8002edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20000000 	.word	0x20000000
 8002ee8:	20000008 	.word	0x20000008
 8002eec:	20000004 	.word	0x20000004

08002ef0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ef4:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <HAL_IncTick+0x20>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <HAL_IncTick+0x24>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4413      	add	r3, r2
 8002f00:	4a04      	ldr	r2, [pc, #16]	; (8002f14 <HAL_IncTick+0x24>)
 8002f02:	6013      	str	r3, [r2, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000008 	.word	0x20000008
 8002f14:	200001d8 	.word	0x200001d8

08002f18 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002f1c:	4b03      	ldr	r3, [pc, #12]	; (8002f2c <HAL_GetTick+0x14>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	200001d8 	.word	0x200001d8

08002f30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b09a      	sub	sp, #104	; 0x68
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e172      	b.n	8003236 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d176      	bne.n	8003050 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d152      	bne.n	8003010 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f7ff fded 	bl	8002b64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d13b      	bne.n	8003010 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 fed7 	bl	8003d4c <ADC_Disable>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa8:	f003 0310 	and.w	r3, r3, #16
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d12f      	bne.n	8003010 <HAL_ADC_Init+0xe0>
 8002fb0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d12b      	bne.n	8003010 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fc0:	f023 0302 	bic.w	r3, r3, #2
 8002fc4:	f043 0202 	orr.w	r2, r3, #2
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fda:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002fea:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fec:	4b94      	ldr	r3, [pc, #592]	; (8003240 <HAL_ADC_Init+0x310>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a94      	ldr	r2, [pc, #592]	; (8003244 <HAL_ADC_Init+0x314>)
 8002ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff6:	0c9a      	lsrs	r2, r3, #18
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	4413      	add	r3, r2
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003002:	e002      	b.n	800300a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	3b01      	subs	r3, #1
 8003008:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1f9      	bne.n	8003004 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d007      	beq.n	800302e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003028:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800302c:	d110      	bne.n	8003050 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f023 0312 	bic.w	r3, r3, #18
 8003036:	f043 0210 	orr.w	r2, r3, #16
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003042:	f043 0201 	orr.w	r2, r3, #1
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	2b00      	cmp	r3, #0
 800305a:	f040 80df 	bne.w	800321c <HAL_ADC_Init+0x2ec>
 800305e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003062:	2b00      	cmp	r3, #0
 8003064:	f040 80da 	bne.w	800321c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003072:	2b00      	cmp	r3, #0
 8003074:	f040 80d2 	bne.w	800321c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003080:	f043 0202 	orr.w	r2, r3, #2
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003088:	4b6f      	ldr	r3, [pc, #444]	; (8003248 <HAL_ADC_Init+0x318>)
 800308a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003094:	d102      	bne.n	800309c <HAL_ADC_Init+0x16c>
 8003096:	4b6d      	ldr	r3, [pc, #436]	; (800324c <HAL_ADC_Init+0x31c>)
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	e002      	b.n	80030a2 <HAL_ADC_Init+0x172>
 800309c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030a0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f003 0303 	and.w	r3, r3, #3
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d108      	bne.n	80030c2 <HAL_ADC_Init+0x192>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <HAL_ADC_Init+0x192>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <HAL_ADC_Init+0x194>
 80030c2:	2300      	movs	r3, #0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d11c      	bne.n	8003102 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030c8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d010      	beq.n	80030f0 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d107      	bne.n	80030ea <HAL_ADC_Init+0x1ba>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_ADC_Init+0x1ba>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <HAL_ADC_Init+0x1bc>
 80030ea:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d108      	bne.n	8003102 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80030f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	431a      	orrs	r2, r3
 80030fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003100:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	7e5b      	ldrb	r3, [r3, #25]
 8003106:	035b      	lsls	r3, r3, #13
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800310c:	2a01      	cmp	r2, #1
 800310e:	d002      	beq.n	8003116 <HAL_ADC_Init+0x1e6>
 8003110:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003114:	e000      	b.n	8003118 <HAL_ADC_Init+0x1e8>
 8003116:	2200      	movs	r2, #0
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	4313      	orrs	r3, r2
 8003126:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003128:	4313      	orrs	r3, r2
 800312a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d11b      	bne.n	800316e <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	7e5b      	ldrb	r3, [r3, #25]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d109      	bne.n	8003152 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	3b01      	subs	r3, #1
 8003144:	045a      	lsls	r2, r3, #17
 8003146:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003148:	4313      	orrs	r3, r2
 800314a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800314e:	663b      	str	r3, [r7, #96]	; 0x60
 8003150:	e00d      	b.n	800316e <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800315a:	f043 0220 	orr.w	r2, r3, #32
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003166:	f043 0201 	orr.w	r2, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003172:	2b01      	cmp	r3, #1
 8003174:	d007      	beq.n	8003186 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	4313      	orrs	r3, r2
 8003180:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003182:	4313      	orrs	r3, r2
 8003184:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 030c 	and.w	r3, r3, #12
 8003190:	2b00      	cmp	r3, #0
 8003192:	d114      	bne.n	80031be <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031a2:	f023 0302 	bic.w	r3, r3, #2
 80031a6:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	7e1b      	ldrb	r3, [r3, #24]
 80031ac:	039a      	lsls	r2, r3, #14
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	4313      	orrs	r3, r2
 80031b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031ba:	4313      	orrs	r3, r2
 80031bc:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	4b22      	ldr	r3, [pc, #136]	; (8003250 <HAL_ADC_Init+0x320>)
 80031c6:	4013      	ands	r3, r2
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80031ce:	430b      	orrs	r3, r1
 80031d0:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d10c      	bne.n	80031f4 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	f023 010f 	bic.w	r1, r3, #15
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	1e5a      	subs	r2, r3, #1
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	631a      	str	r2, [r3, #48]	; 0x30
 80031f2:	e007      	b.n	8003204 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 020f 	bic.w	r2, r2, #15
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	f023 0303 	bic.w	r3, r3, #3
 8003212:	f043 0201 	orr.w	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	641a      	str	r2, [r3, #64]	; 0x40
 800321a:	e00a      	b.n	8003232 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	f023 0312 	bic.w	r3, r3, #18
 8003224:	f043 0210 	orr.w	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800322c:	2301      	movs	r3, #1
 800322e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003232:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003236:	4618      	mov	r0, r3
 8003238:	3768      	adds	r7, #104	; 0x68
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	20000000 	.word	0x20000000
 8003244:	431bde83 	.word	0x431bde83
 8003248:	50000300 	.word	0x50000300
 800324c:	50000100 	.word	0x50000100
 8003250:	fff0c007 	.word	0xfff0c007

08003254 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 0304 	and.w	r3, r3, #4
 800326a:	2b00      	cmp	r3, #0
 800326c:	f040 809c 	bne.w	80033a8 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003276:	2b01      	cmp	r3, #1
 8003278:	d101      	bne.n	800327e <HAL_ADC_Start+0x2a>
 800327a:	2302      	movs	r3, #2
 800327c:	e097      	b.n	80033ae <HAL_ADC_Start+0x15a>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 fcfc 	bl	8003c84 <ADC_Enable>
 800328c:	4603      	mov	r3, r0
 800328e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003290:	7bfb      	ldrb	r3, [r7, #15]
 8003292:	2b00      	cmp	r3, #0
 8003294:	f040 8083 	bne.w	800339e <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032a0:	f023 0301 	bic.w	r3, r3, #1
 80032a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80032ac:	4b42      	ldr	r3, [pc, #264]	; (80033b8 <HAL_ADC_Start+0x164>)
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f003 031f 	and.w	r3, r3, #31
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d004      	beq.n	80032c2 <HAL_ADC_Start+0x6e>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032c0:	d115      	bne.n	80032ee <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d027      	beq.n	800332c <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032e4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80032ec:	e01e      	b.n	800332c <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003302:	d004      	beq.n	800330e <HAL_ADC_Start+0xba>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a2c      	ldr	r2, [pc, #176]	; (80033bc <HAL_ADC_Start+0x168>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d10e      	bne.n	800332c <HAL_ADC_Start+0xd8>
 800330e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d007      	beq.n	800332c <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003320:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003324:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003334:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003338:	d106      	bne.n	8003348 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	f023 0206 	bic.w	r2, r3, #6
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	645a      	str	r2, [r3, #68]	; 0x44
 8003346:	e002      	b.n	800334e <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	221c      	movs	r2, #28
 800335c:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800335e:	4b16      	ldr	r3, [pc, #88]	; (80033b8 <HAL_ADC_Start+0x164>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	2b00      	cmp	r3, #0
 8003368:	d010      	beq.n	800338c <HAL_ADC_Start+0x138>
 800336a:	4b13      	ldr	r3, [pc, #76]	; (80033b8 <HAL_ADC_Start+0x164>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 031f 	and.w	r3, r3, #31
 8003372:	2b05      	cmp	r3, #5
 8003374:	d00a      	beq.n	800338c <HAL_ADC_Start+0x138>
 8003376:	4b10      	ldr	r3, [pc, #64]	; (80033b8 <HAL_ADC_Start+0x164>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 031f 	and.w	r3, r3, #31
 800337e:	2b09      	cmp	r3, #9
 8003380:	d004      	beq.n	800338c <HAL_ADC_Start+0x138>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800338a:	d10f      	bne.n	80033ac <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0204 	orr.w	r2, r2, #4
 800339a:	609a      	str	r2, [r3, #8]
 800339c:	e006      	b.n	80033ac <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80033a6:	e001      	b.n	80033ac <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033a8:	2302      	movs	r3, #2
 80033aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	50000300 	.word	0x50000300
 80033bc:	50000100 	.word	0x50000100

080033c0 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d102      	bne.n	80033dc <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80033d6:	2308      	movs	r3, #8
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	e02e      	b.n	800343a <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033dc:	4b5e      	ldr	r3, [pc, #376]	; (8003558 <HAL_ADC_PollForConversion+0x198>)
 80033de:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f003 031f 	and.w	r3, r3, #31
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d112      	bne.n	8003412 <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d11d      	bne.n	8003436 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fe:	f043 0220 	orr.w	r2, r3, #32
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e09d      	b.n	800354e <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00b      	beq.n	8003436 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	f043 0220 	orr.w	r2, r3, #32
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e08b      	b.n	800354e <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003436:	230c      	movs	r3, #12
 8003438:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800343a:	4b47      	ldr	r3, [pc, #284]	; (8003558 <HAL_ADC_PollForConversion+0x198>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 031f 	and.w	r3, r3, #31
 8003442:	2b00      	cmp	r3, #0
 8003444:	d004      	beq.n	8003450 <HAL_ADC_PollForConversion+0x90>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800344e:	d104      	bne.n	800345a <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	613b      	str	r3, [r7, #16]
 8003458:	e003      	b.n	8003462 <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800345a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8003462:	f7ff fd59 	bl	8002f18 <HAL_GetTick>
 8003466:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003468:	e021      	b.n	80034ae <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003470:	d01d      	beq.n	80034ae <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d007      	beq.n	8003488 <HAL_ADC_PollForConversion+0xc8>
 8003478:	f7ff fd4e 	bl	8002f18 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	683a      	ldr	r2, [r7, #0]
 8003484:	429a      	cmp	r2, r3
 8003486:	d212      	bcs.n	80034ae <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	4013      	ands	r3, r2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10b      	bne.n	80034ae <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	f043 0204 	orr.w	r2, r3, #4
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e04f      	b.n	800354e <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	4013      	ands	r3, r2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0d6      	beq.n	800346a <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d131      	bne.n	800353a <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d12c      	bne.n	800353a <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d125      	bne.n	800353a <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d112      	bne.n	8003522 <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003500:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d112      	bne.n	800353a <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	641a      	str	r2, [r3, #64]	; 0x40
 8003520:	e00b      	b.n	800353a <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f043 0220 	orr.w	r2, r3, #32
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003532:	f043 0201 	orr.w	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d103      	bne.n	800354c <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3718      	adds	r7, #24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	50000300 	.word	0x50000300

0800355c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
	...

08003578 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003578:	b480      	push	{r7}
 800357a:	b09b      	sub	sp, #108	; 0x6c
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003582:	2300      	movs	r3, #0
 8003584:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_ADC_ConfigChannel+0x22>
 8003596:	2302      	movs	r3, #2
 8003598:	e2a4      	b.n	8003ae4 <HAL_ADC_ConfigChannel+0x56c>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f040 8288 	bne.w	8003ac2 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d81c      	bhi.n	80035f4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	4413      	add	r3, r2
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	461a      	mov	r2, r3
 80035ce:	231f      	movs	r3, #31
 80035d0:	4093      	lsls	r3, r2
 80035d2:	43db      	mvns	r3, r3
 80035d4:	4019      	ands	r1, r3
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6818      	ldr	r0, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	4413      	add	r3, r2
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	fa00 f203 	lsl.w	r2, r0, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	631a      	str	r2, [r3, #48]	; 0x30
 80035f2:	e063      	b.n	80036bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b09      	cmp	r3, #9
 80035fa:	d81e      	bhi.n	800363a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	4413      	add	r3, r2
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	3b1e      	subs	r3, #30
 8003610:	221f      	movs	r2, #31
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43db      	mvns	r3, r3
 8003618:	4019      	ands	r1, r3
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	4613      	mov	r3, r2
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4413      	add	r3, r2
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	3b1e      	subs	r3, #30
 800362c:	fa00 f203 	lsl.w	r2, r0, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	635a      	str	r2, [r3, #52]	; 0x34
 8003638:	e040      	b.n	80036bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b0e      	cmp	r3, #14
 8003640:	d81e      	bhi.n	8003680 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	4613      	mov	r3, r2
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4413      	add	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	3b3c      	subs	r3, #60	; 0x3c
 8003656:	221f      	movs	r2, #31
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	4019      	ands	r1, r3
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	4413      	add	r3, r2
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	3b3c      	subs	r3, #60	; 0x3c
 8003672:	fa00 f203 	lsl.w	r2, r0, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	430a      	orrs	r2, r1
 800367c:	639a      	str	r2, [r3, #56]	; 0x38
 800367e:	e01d      	b.n	80036bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	4613      	mov	r3, r2
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	4413      	add	r3, r2
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	3b5a      	subs	r3, #90	; 0x5a
 8003694:	221f      	movs	r2, #31
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43db      	mvns	r3, r3
 800369c:	4019      	ands	r1, r3
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	6818      	ldr	r0, [r3, #0]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	4613      	mov	r3, r2
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	4413      	add	r3, r2
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	3b5a      	subs	r3, #90	; 0x5a
 80036b0:	fa00 f203 	lsl.w	r2, r0, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 030c 	and.w	r3, r3, #12
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f040 80e5 	bne.w	8003896 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b09      	cmp	r3, #9
 80036d2:	d91c      	bls.n	800370e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6999      	ldr	r1, [r3, #24]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4613      	mov	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	3b1e      	subs	r3, #30
 80036e6:	2207      	movs	r2, #7
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	4019      	ands	r1, r3
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	6898      	ldr	r0, [r3, #8]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	4413      	add	r3, r2
 80036fe:	3b1e      	subs	r3, #30
 8003700:	fa00 f203 	lsl.w	r2, r0, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	619a      	str	r2, [r3, #24]
 800370c:	e019      	b.n	8003742 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6959      	ldr	r1, [r3, #20]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	4613      	mov	r3, r2
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	4413      	add	r3, r2
 800371e:	2207      	movs	r2, #7
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	4019      	ands	r1, r3
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	6898      	ldr	r0, [r3, #8]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4613      	mov	r3, r2
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	4413      	add	r3, r2
 8003736:	fa00 f203 	lsl.w	r2, r0, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	695a      	ldr	r2, [r3, #20]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	08db      	lsrs	r3, r3, #3
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	3b01      	subs	r3, #1
 8003760:	2b03      	cmp	r3, #3
 8003762:	d84f      	bhi.n	8003804 <HAL_ADC_ConfigChannel+0x28c>
 8003764:	a201      	add	r2, pc, #4	; (adr r2, 800376c <HAL_ADC_ConfigChannel+0x1f4>)
 8003766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376a:	bf00      	nop
 800376c:	0800377d 	.word	0x0800377d
 8003770:	0800379f 	.word	0x0800379f
 8003774:	080037c1 	.word	0x080037c1
 8003778:	080037e3 	.word	0x080037e3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003782:	4b94      	ldr	r3, [pc, #592]	; (80039d4 <HAL_ADC_ConfigChannel+0x45c>)
 8003784:	4013      	ands	r3, r2
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	0691      	lsls	r1, r2, #26
 800378c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800378e:	430a      	orrs	r2, r1
 8003790:	431a      	orrs	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800379a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800379c:	e07e      	b.n	800389c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80037a4:	4b8b      	ldr	r3, [pc, #556]	; (80039d4 <HAL_ADC_ConfigChannel+0x45c>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	0691      	lsls	r1, r2, #26
 80037ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037b0:	430a      	orrs	r2, r1
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037bc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80037be:	e06d      	b.n	800389c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80037c6:	4b83      	ldr	r3, [pc, #524]	; (80039d4 <HAL_ADC_ConfigChannel+0x45c>)
 80037c8:	4013      	ands	r3, r2
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	6812      	ldr	r2, [r2, #0]
 80037ce:	0691      	lsls	r1, r2, #26
 80037d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037d2:	430a      	orrs	r2, r1
 80037d4:	431a      	orrs	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037de:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80037e0:	e05c      	b.n	800389c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80037e8:	4b7a      	ldr	r3, [pc, #488]	; (80039d4 <HAL_ADC_ConfigChannel+0x45c>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	0691      	lsls	r1, r2, #26
 80037f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037f4:	430a      	orrs	r2, r1
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003800:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003802:	e04b      	b.n	800389c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800380a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	069b      	lsls	r3, r3, #26
 8003814:	429a      	cmp	r2, r3
 8003816:	d107      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003826:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800382e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	069b      	lsls	r3, r3, #26
 8003838:	429a      	cmp	r2, r3
 800383a:	d107      	bne.n	800384c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800384a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003852:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	069b      	lsls	r3, r3, #26
 800385c:	429a      	cmp	r2, r3
 800385e:	d107      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800386e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003876:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	069b      	lsls	r3, r3, #26
 8003880:	429a      	cmp	r2, r3
 8003882:	d10a      	bne.n	800389a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003892:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003894:	e001      	b.n	800389a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003896:	bf00      	nop
 8003898:	e000      	b.n	800389c <HAL_ADC_ConfigChannel+0x324>
      break;
 800389a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d108      	bne.n	80038bc <HAL_ADC_ConfigChannel+0x344>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d101      	bne.n	80038bc <HAL_ADC_ConfigChannel+0x344>
 80038b8:	2301      	movs	r3, #1
 80038ba:	e000      	b.n	80038be <HAL_ADC_ConfigChannel+0x346>
 80038bc:	2300      	movs	r3, #0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f040 810a 	bne.w	8003ad8 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d00f      	beq.n	80038ec <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2201      	movs	r2, #1
 80038da:	fa02 f303 	lsl.w	r3, r2, r3
 80038de:	43da      	mvns	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	400a      	ands	r2, r1
 80038e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80038ea:	e049      	b.n	8003980 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2201      	movs	r2, #1
 80038fa:	409a      	lsls	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2b09      	cmp	r3, #9
 800390c:	d91c      	bls.n	8003948 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6999      	ldr	r1, [r3, #24]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4613      	mov	r3, r2
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	4413      	add	r3, r2
 800391e:	3b1b      	subs	r3, #27
 8003920:	2207      	movs	r2, #7
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43db      	mvns	r3, r3
 8003928:	4019      	ands	r1, r3
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	6898      	ldr	r0, [r3, #8]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4613      	mov	r3, r2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	4413      	add	r3, r2
 8003938:	3b1b      	subs	r3, #27
 800393a:	fa00 f203 	lsl.w	r2, r0, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	619a      	str	r2, [r3, #24]
 8003946:	e01b      	b.n	8003980 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6959      	ldr	r1, [r3, #20]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	4613      	mov	r3, r2
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	4413      	add	r3, r2
 800395a:	2207      	movs	r2, #7
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	4019      	ands	r1, r3
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	6898      	ldr	r0, [r3, #8]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	4613      	mov	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	4413      	add	r3, r2
 8003974:	fa00 f203 	lsl.w	r2, r0, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	430a      	orrs	r2, r1
 800397e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003980:	4b15      	ldr	r3, [pc, #84]	; (80039d8 <HAL_ADC_ConfigChannel+0x460>)
 8003982:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b10      	cmp	r3, #16
 800398a:	d105      	bne.n	8003998 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800398c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003994:	2b00      	cmp	r3, #0
 8003996:	d015      	beq.n	80039c4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800399c:	2b11      	cmp	r3, #17
 800399e:	d105      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80039a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00b      	beq.n	80039c4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80039b0:	2b12      	cmp	r3, #18
 80039b2:	f040 8091 	bne.w	8003ad8 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80039b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f040 808a 	bne.w	8003ad8 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039cc:	d108      	bne.n	80039e0 <HAL_ADC_ConfigChannel+0x468>
 80039ce:	4b03      	ldr	r3, [pc, #12]	; (80039dc <HAL_ADC_ConfigChannel+0x464>)
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	e008      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x46e>
 80039d4:	83fff000 	.word	0x83fff000
 80039d8:	50000300 	.word	0x50000300
 80039dc:	50000100 	.word	0x50000100
 80039e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80039e4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d108      	bne.n	8003a06 <HAL_ADC_ConfigChannel+0x48e>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d101      	bne.n	8003a06 <HAL_ADC_ConfigChannel+0x48e>
 8003a02:	2301      	movs	r3, #1
 8003a04:	e000      	b.n	8003a08 <HAL_ADC_ConfigChannel+0x490>
 8003a06:	2300      	movs	r3, #0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d150      	bne.n	8003aae <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003a0c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d010      	beq.n	8003a34 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d107      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x4b6>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x4b6>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x4b8>
 8003a2e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d13c      	bne.n	8003aae <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b10      	cmp	r3, #16
 8003a3a:	d11d      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x500>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a44:	d118      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003a46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003a4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a50:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a52:	4b27      	ldr	r3, [pc, #156]	; (8003af0 <HAL_ADC_ConfigChannel+0x578>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a27      	ldr	r2, [pc, #156]	; (8003af4 <HAL_ADC_ConfigChannel+0x57c>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	0c9a      	lsrs	r2, r3, #18
 8003a5e:	4613      	mov	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	4413      	add	r3, r2
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a68:	e002      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f9      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a76:	e02e      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b11      	cmp	r3, #17
 8003a7e:	d10b      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x520>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a88:	d106      	bne.n	8003a98 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003a8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003a92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a94:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a96:	e01e      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b12      	cmp	r3, #18
 8003a9e:	d11a      	bne.n	8003ad6 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003aa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aaa:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003aac:	e013      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f043 0220 	orr.w	r2, r3, #32
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003ac0:	e00a      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	f043 0220 	orr.w	r2, r3, #32
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003ad4:	e000      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ad6:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003ae0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	376c      	adds	r7, #108	; 0x6c
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr
 8003af0:	20000000 	.word	0x20000000
 8003af4:	431bde83 	.word	0x431bde83

08003af8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b099      	sub	sp, #100	; 0x64
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b10:	d102      	bne.n	8003b18 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003b12:	4b5a      	ldr	r3, [pc, #360]	; (8003c7c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8003b14:	60bb      	str	r3, [r7, #8]
 8003b16:	e002      	b.n	8003b1e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8003b18:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b1c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e0a2      	b.n	8003c6e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d101      	bne.n	8003b36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e09b      	b.n	8003c6e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d17f      	bne.n	8003c4c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d179      	bne.n	8003c4c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b58:	4b49      	ldr	r3, [pc, #292]	; (8003c80 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8003b5a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d040      	beq.n	8003be6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003b64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6859      	ldr	r1, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b76:	035b      	lsls	r3, r3, #13
 8003b78:	430b      	orrs	r3, r1
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b7e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d108      	bne.n	8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e000      	b.n	8003ba2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d15c      	bne.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d107      	bne.n	8003bc2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e000      	b.n	8003bc4 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8003bc2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d14b      	bne.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003bc8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003bd0:	f023 030f 	bic.w	r3, r3, #15
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	6811      	ldr	r1, [r2, #0]
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	6892      	ldr	r2, [r2, #8]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	431a      	orrs	r2, r3
 8003be0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003be2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003be4:	e03c      	b.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003be6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003bf0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 0303 	and.w	r3, r3, #3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d108      	bne.n	8003c12 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8003c12:	2300      	movs	r3, #0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d123      	bne.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 0303 	and.w	r3, r3, #3
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d107      	bne.n	8003c34 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003c30:	2301      	movs	r3, #1
 8003c32:	e000      	b.n	8003c36 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003c34:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d112      	bne.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003c3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003c42:	f023 030f 	bic.w	r3, r3, #15
 8003c46:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c48:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c4a:	e009      	b.n	8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	f043 0220 	orr.w	r2, r3, #32
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003c5e:	e000      	b.n	8003c62 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003c60:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003c6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3764      	adds	r7, #100	; 0x64
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	50000100 	.word	0x50000100
 8003c80:	50000300 	.word	0x50000300

08003c84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 0303 	and.w	r3, r3, #3
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d108      	bne.n	8003cb0 <ADC_Enable+0x2c>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d101      	bne.n	8003cb0 <ADC_Enable+0x2c>
 8003cac:	2301      	movs	r3, #1
 8003cae:	e000      	b.n	8003cb2 <ADC_Enable+0x2e>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d143      	bne.n	8003d3e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	4b22      	ldr	r3, [pc, #136]	; (8003d48 <ADC_Enable+0xc4>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00d      	beq.n	8003ce0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	f043 0210 	orr.w	r2, r3, #16
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd4:	f043 0201 	orr.w	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e02f      	b.n	8003d40 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0201 	orr.w	r2, r2, #1
 8003cee:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003cf0:	f7ff f912 	bl	8002f18 <HAL_GetTick>
 8003cf4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003cf6:	e01b      	b.n	8003d30 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003cf8:	f7ff f90e 	bl	8002f18 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d914      	bls.n	8003d30 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d00d      	beq.n	8003d30 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	f043 0210 	orr.w	r2, r3, #16
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d24:	f043 0201 	orr.w	r2, r3, #1
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e007      	b.n	8003d40 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d1dc      	bne.n	8003cf8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	8000003f 	.word	0x8000003f

08003d4c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 0303 	and.w	r3, r3, #3
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d108      	bne.n	8003d78 <ADC_Disable+0x2c>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <ADC_Disable+0x2c>
 8003d74:	2301      	movs	r3, #1
 8003d76:	e000      	b.n	8003d7a <ADC_Disable+0x2e>
 8003d78:	2300      	movs	r3, #0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d047      	beq.n	8003e0e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 030d 	and.w	r3, r3, #13
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d10f      	bne.n	8003dac <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 0202 	orr.w	r2, r2, #2
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2203      	movs	r2, #3
 8003da2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003da4:	f7ff f8b8 	bl	8002f18 <HAL_GetTick>
 8003da8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003daa:	e029      	b.n	8003e00 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db0:	f043 0210 	orr.w	r2, r3, #16
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dbc:	f043 0201 	orr.w	r2, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e023      	b.n	8003e10 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003dc8:	f7ff f8a6 	bl	8002f18 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d914      	bls.n	8003e00 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d10d      	bne.n	8003e00 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	f043 0210 	orr.w	r2, r3, #16
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df4:	f043 0201 	orr.w	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e007      	b.n	8003e10 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d0dc      	beq.n	8003dc8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e28:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e34:	4013      	ands	r3, r2
 8003e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e4a:	4a04      	ldr	r2, [pc, #16]	; (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	60d3      	str	r3, [r2, #12]
}
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <__NVIC_GetPriorityGrouping+0x18>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	0a1b      	lsrs	r3, r3, #8
 8003e6a:	f003 0307 	and.w	r3, r3, #7
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	db0b      	blt.n	8003ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	f003 021f 	and.w	r2, r3, #31
 8003e94:	4907      	ldr	r1, [pc, #28]	; (8003eb4 <__NVIC_EnableIRQ+0x38>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	e000e100 	.word	0xe000e100

08003eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	6039      	str	r1, [r7, #0]
 8003ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	db0a      	blt.n	8003ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	490c      	ldr	r1, [pc, #48]	; (8003f04 <__NVIC_SetPriority+0x4c>)
 8003ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed6:	0112      	lsls	r2, r2, #4
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	440b      	add	r3, r1
 8003edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ee0:	e00a      	b.n	8003ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	4908      	ldr	r1, [pc, #32]	; (8003f08 <__NVIC_SetPriority+0x50>)
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	3b04      	subs	r3, #4
 8003ef0:	0112      	lsls	r2, r2, #4
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	761a      	strb	r2, [r3, #24]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	e000e100 	.word	0xe000e100
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b089      	sub	sp, #36	; 0x24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 0307 	and.w	r3, r3, #7
 8003f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f1c3 0307 	rsb	r3, r3, #7
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	bf28      	it	cs
 8003f2a:	2304      	movcs	r3, #4
 8003f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	3304      	adds	r3, #4
 8003f32:	2b06      	cmp	r3, #6
 8003f34:	d902      	bls.n	8003f3c <NVIC_EncodePriority+0x30>
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3b03      	subs	r3, #3
 8003f3a:	e000      	b.n	8003f3e <NVIC_EncodePriority+0x32>
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f40:	f04f 32ff 	mov.w	r2, #4294967295
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	401a      	ands	r2, r3
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f54:	f04f 31ff 	mov.w	r1, #4294967295
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5e:	43d9      	mvns	r1, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f64:	4313      	orrs	r3, r2
         );
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3724      	adds	r7, #36	; 0x24
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
	...

08003f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f84:	d301      	bcc.n	8003f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f86:	2301      	movs	r3, #1
 8003f88:	e00f      	b.n	8003faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f8a:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <SysTick_Config+0x40>)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f92:	210f      	movs	r1, #15
 8003f94:	f04f 30ff 	mov.w	r0, #4294967295
 8003f98:	f7ff ff8e 	bl	8003eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <SysTick_Config+0x40>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fa2:	4b04      	ldr	r3, [pc, #16]	; (8003fb4 <SysTick_Config+0x40>)
 8003fa4:	2207      	movs	r2, #7
 8003fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	e000e010 	.word	0xe000e010

08003fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7ff ff29 	bl	8003e18 <__NVIC_SetPriorityGrouping>
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b086      	sub	sp, #24
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	60b9      	str	r1, [r7, #8]
 8003fd8:	607a      	str	r2, [r7, #4]
 8003fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe0:	f7ff ff3e 	bl	8003e60 <__NVIC_GetPriorityGrouping>
 8003fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	6978      	ldr	r0, [r7, #20]
 8003fec:	f7ff ff8e 	bl	8003f0c <NVIC_EncodePriority>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff5d 	bl	8003eb8 <__NVIC_SetPriority>
}
 8003ffe:	bf00      	nop
 8004000:	3718      	adds	r7, #24
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	4603      	mov	r3, r0
 800400e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff ff31 	bl	8003e7c <__NVIC_EnableIRQ>
}
 800401a:	bf00      	nop
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b082      	sub	sp, #8
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff ffa2 	bl	8003f74 <SysTick_Config>
 8004030:	4603      	mov	r3, r0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800403a:	b580      	push	{r7, lr}
 800403c:	b084      	sub	sp, #16
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004042:	2300      	movs	r3, #0
 8004044:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e037      	b.n	80040c0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004066:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800406a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004074:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004080:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800408c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f988 	bl	80043b8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}  
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_DMA_Start_IT+0x20>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e04a      	b.n	800417e <HAL_DMA_Start_IT+0xb6>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d13a      	bne.n	8004170 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	68b9      	ldr	r1, [r7, #8]
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 f91c 	bl	800435c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 020e 	orr.w	r2, r2, #14
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	e00f      	b.n	800415e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 020a 	orr.w	r2, r2, #10
 800414c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0204 	bic.w	r2, r2, #4
 800415c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0201 	orr.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e005      	b.n	800417c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004178:	2302      	movs	r3, #2
 800417a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800417c:	7dfb      	ldrb	r3, [r7, #23]
} 
 800417e:	4618      	mov	r0, r3
 8004180:	3718      	adds	r7, #24
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b084      	sub	sp, #16
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	2204      	movs	r2, #4
 80041a4:	409a      	lsls	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	4013      	ands	r3, r2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d024      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x72>
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d01f      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d107      	bne.n	80041d6 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0204 	bic.w	r2, r2, #4
 80041d4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041de:	2104      	movs	r1, #4
 80041e0:	fa01 f202 	lsl.w	r2, r1, r2
 80041e4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d06a      	beq.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80041f6:	e065      	b.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fc:	2202      	movs	r2, #2
 80041fe:	409a      	lsls	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4013      	ands	r3, r2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d02c      	beq.n	8004262 <HAL_DMA_IRQHandler+0xdc>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d027      	beq.n	8004262 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0320 	and.w	r3, r3, #32
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10b      	bne.n	8004238 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f022 020a 	bic.w	r2, r2, #10
 800422e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004240:	2102      	movs	r1, #2
 8004242:	fa01 f202 	lsl.w	r2, r1, r2
 8004246:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004254:	2b00      	cmp	r3, #0
 8004256:	d035      	beq.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004260:	e030      	b.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	2208      	movs	r2, #8
 8004268:	409a      	lsls	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	4013      	ands	r3, r2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d028      	beq.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	f003 0308 	and.w	r3, r3, #8
 8004278:	2b00      	cmp	r3, #0
 800427a:	d023      	beq.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 020e 	bic.w	r2, r2, #14
 800428a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004294:	2101      	movs	r1, #1
 8004296:	fa01 f202 	lsl.w	r2, r1, r2
 800429a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d004      	beq.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
    }
  }
}  
 80042c2:	e7ff      	b.n	80042c4 <HAL_DMA_IRQHandler+0x13e>
 80042c4:	bf00      	nop
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                          
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 80042cc:	b480      	push	{r7}
 80042ce:	b087      	sub	sp, #28
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	460b      	mov	r3, r1
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80042da:	2300      	movs	r3, #0
 80042dc:	75fb      	strb	r3, [r7, #23]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_DMA_RegisterCallback+0x20>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e031      	b.n	8004350 <HAL_DMA_RegisterCallback+0x84>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d121      	bne.n	8004342 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 80042fe:	7afb      	ldrb	r3, [r7, #11]
 8004300:	2b03      	cmp	r3, #3
 8004302:	d81b      	bhi.n	800433c <HAL_DMA_RegisterCallback+0x70>
 8004304:	a201      	add	r2, pc, #4	; (adr r2, 800430c <HAL_DMA_RegisterCallback+0x40>)
 8004306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430a:	bf00      	nop
 800430c:	0800431d 	.word	0x0800431d
 8004310:	08004325 	.word	0x08004325
 8004314:	0800432d 	.word	0x0800432d
 8004318:	08004335 	.word	0x08004335
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	629a      	str	r2, [r3, #40]	; 0x28
           break;
 8004322:	e010      	b.n	8004346 <HAL_DMA_RegisterCallback+0x7a>
       
     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	62da      	str	r2, [r3, #44]	; 0x2c
           break;         
 800432a:	e00c      	b.n	8004346 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	631a      	str	r2, [r3, #48]	; 0x30
           break;         
 8004332:	e008      	b.n	8004346 <HAL_DMA_RegisterCallback+0x7a>
           
     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	635a      	str	r2, [r3, #52]	; 0x34
           break; 
 800433a:	e004      	b.n	8004346 <HAL_DMA_RegisterCallback+0x7a>
           
     default:
           status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	75fb      	strb	r3, [r7, #23]
           break;                                                            
 8004340:	e001      	b.n	8004346 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	75fb      	strb	r3, [r7, #23]
  } 
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status;
 800434e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004350:	4618      	mov	r0, r3
 8004352:	371c      	adds	r7, #28
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
 8004368:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004372:	2101      	movs	r1, #1
 8004374:	fa01 f202 	lsl.w	r2, r1, r2
 8004378:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b10      	cmp	r3, #16
 8004388:	d108      	bne.n	800439c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800439a:	e007      	b.n	80043ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	60da      	str	r2, [r3, #12]
}
 80043ac:	bf00      	nop
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	461a      	mov	r2, r3
 80043c6:	4b09      	ldr	r3, [pc, #36]	; (80043ec <DMA_CalcBaseAndBitshift+0x34>)
 80043c8:	4413      	add	r3, r2
 80043ca:	4a09      	ldr	r2, [pc, #36]	; (80043f0 <DMA_CalcBaseAndBitshift+0x38>)
 80043cc:	fba2 2303 	umull	r2, r3, r2, r3
 80043d0:	091b      	lsrs	r3, r3, #4
 80043d2:	009a      	lsls	r2, r3, #2
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a06      	ldr	r2, [pc, #24]	; (80043f4 <DMA_CalcBaseAndBitshift+0x3c>)
 80043dc:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	bffdfff8 	.word	0xbffdfff8
 80043f0:	cccccccd 	.word	0xcccccccd
 80043f4:	40020000 	.word	0x40020000

080043f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004406:	e14e      	b.n	80046a6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	2101      	movs	r1, #1
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	fa01 f303 	lsl.w	r3, r1, r3
 8004414:	4013      	ands	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 8140 	beq.w	80046a0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0303 	and.w	r3, r3, #3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d005      	beq.n	8004438 <HAL_GPIO_Init+0x40>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 0303 	and.w	r3, r3, #3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d130      	bne.n	800449a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	2203      	movs	r2, #3
 8004444:	fa02 f303 	lsl.w	r3, r2, r3
 8004448:	43db      	mvns	r3, r3
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	4013      	ands	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800446e:	2201      	movs	r2, #1
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	43db      	mvns	r3, r3
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4013      	ands	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	091b      	lsrs	r3, r3, #4
 8004484:	f003 0201 	and.w	r2, r3, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	2b03      	cmp	r3, #3
 80044a4:	d017      	beq.n	80044d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	2203      	movs	r2, #3
 80044b2:	fa02 f303 	lsl.w	r3, r2, r3
 80044b6:	43db      	mvns	r3, r3
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	4013      	ands	r3, r2
 80044bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	005b      	lsls	r3, r3, #1
 80044c6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d123      	bne.n	800452a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	08da      	lsrs	r2, r3, #3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	3208      	adds	r2, #8
 80044ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	f003 0307 	and.w	r3, r3, #7
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	220f      	movs	r2, #15
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	43db      	mvns	r3, r3
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	4013      	ands	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	08da      	lsrs	r2, r3, #3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3208      	adds	r2, #8
 8004524:	6939      	ldr	r1, [r7, #16]
 8004526:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	2203      	movs	r2, #3
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	43db      	mvns	r3, r3
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4013      	ands	r3, r2
 8004540:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f003 0203 	and.w	r2, r3, #3
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 809a 	beq.w	80046a0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800456c:	4b55      	ldr	r3, [pc, #340]	; (80046c4 <HAL_GPIO_Init+0x2cc>)
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	4a54      	ldr	r2, [pc, #336]	; (80046c4 <HAL_GPIO_Init+0x2cc>)
 8004572:	f043 0301 	orr.w	r3, r3, #1
 8004576:	6193      	str	r3, [r2, #24]
 8004578:	4b52      	ldr	r3, [pc, #328]	; (80046c4 <HAL_GPIO_Init+0x2cc>)
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004584:	4a50      	ldr	r2, [pc, #320]	; (80046c8 <HAL_GPIO_Init+0x2d0>)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	089b      	lsrs	r3, r3, #2
 800458a:	3302      	adds	r3, #2
 800458c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004590:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f003 0303 	and.w	r3, r3, #3
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	220f      	movs	r2, #15
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	43db      	mvns	r3, r3
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4013      	ands	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045ae:	d013      	beq.n	80045d8 <HAL_GPIO_Init+0x1e0>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a46      	ldr	r2, [pc, #280]	; (80046cc <HAL_GPIO_Init+0x2d4>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d00d      	beq.n	80045d4 <HAL_GPIO_Init+0x1dc>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a45      	ldr	r2, [pc, #276]	; (80046d0 <HAL_GPIO_Init+0x2d8>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d007      	beq.n	80045d0 <HAL_GPIO_Init+0x1d8>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a44      	ldr	r2, [pc, #272]	; (80046d4 <HAL_GPIO_Init+0x2dc>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d101      	bne.n	80045cc <HAL_GPIO_Init+0x1d4>
 80045c8:	2303      	movs	r3, #3
 80045ca:	e006      	b.n	80045da <HAL_GPIO_Init+0x1e2>
 80045cc:	2305      	movs	r3, #5
 80045ce:	e004      	b.n	80045da <HAL_GPIO_Init+0x1e2>
 80045d0:	2302      	movs	r3, #2
 80045d2:	e002      	b.n	80045da <HAL_GPIO_Init+0x1e2>
 80045d4:	2301      	movs	r3, #1
 80045d6:	e000      	b.n	80045da <HAL_GPIO_Init+0x1e2>
 80045d8:	2300      	movs	r3, #0
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	f002 0203 	and.w	r2, r2, #3
 80045e0:	0092      	lsls	r2, r2, #2
 80045e2:	4093      	lsls	r3, r2
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80045ea:	4937      	ldr	r1, [pc, #220]	; (80046c8 <HAL_GPIO_Init+0x2d0>)
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	089b      	lsrs	r3, r3, #2
 80045f0:	3302      	adds	r3, #2
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045f8:	4b37      	ldr	r3, [pc, #220]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	43db      	mvns	r3, r3
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4013      	ands	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d003      	beq.n	800461c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800461c:	4a2e      	ldr	r2, [pc, #184]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004622:	4b2d      	ldr	r3, [pc, #180]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	43db      	mvns	r3, r3
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4013      	ands	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4313      	orrs	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004646:	4a24      	ldr	r2, [pc, #144]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800464c:	4b22      	ldr	r3, [pc, #136]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	43db      	mvns	r3, r3
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	4013      	ands	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004670:	4a19      	ldr	r2, [pc, #100]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004676:	4b18      	ldr	r3, [pc, #96]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	43db      	mvns	r3, r3
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4013      	ands	r3, r2
 8004684:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	4313      	orrs	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800469a:	4a0f      	ldr	r2, [pc, #60]	; (80046d8 <HAL_GPIO_Init+0x2e0>)
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	3301      	adds	r3, #1
 80046a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	fa22 f303 	lsr.w	r3, r2, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f47f aea9 	bne.w	8004408 <HAL_GPIO_Init+0x10>
  }
}
 80046b6:	bf00      	nop
 80046b8:	bf00      	nop
 80046ba:	371c      	adds	r7, #28
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	40021000 	.word	0x40021000
 80046c8:	40010000 	.word	0x40010000
 80046cc:	48000400 	.word	0x48000400
 80046d0:	48000800 	.word	0x48000800
 80046d4:	48000c00 	.word	0x48000c00
 80046d8:	40010400 	.word	0x40010400

080046dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	460b      	mov	r3, r1
 80046e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	887b      	ldrh	r3, [r7, #2]
 80046ee:	4013      	ands	r3, r2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046f4:	2301      	movs	r3, #1
 80046f6:	73fb      	strb	r3, [r7, #15]
 80046f8:	e001      	b.n	80046fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046fa:	2300      	movs	r3, #0
 80046fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004700:	4618      	mov	r0, r3
 8004702:	3714      	adds	r7, #20
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	460b      	mov	r3, r1
 8004716:	807b      	strh	r3, [r7, #2]
 8004718:	4613      	mov	r3, r2
 800471a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800471c:	787b      	ldrb	r3, [r7, #1]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004722:	887a      	ldrh	r2, [r7, #2]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004728:	e002      	b.n	8004730 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800472a:	887a      	ldrh	r2, [r7, #2]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004742:	af00      	add	r7, sp, #0
 8004744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004748:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800474c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800474e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004752:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d102      	bne.n	8004762 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	f001 b823 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004766:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 817d 	beq.w	8004a72 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004778:	4bbc      	ldr	r3, [pc, #752]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f003 030c 	and.w	r3, r3, #12
 8004780:	2b04      	cmp	r3, #4
 8004782:	d00c      	beq.n	800479e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004784:	4bb9      	ldr	r3, [pc, #740]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f003 030c 	and.w	r3, r3, #12
 800478c:	2b08      	cmp	r3, #8
 800478e:	d15c      	bne.n	800484a <HAL_RCC_OscConfig+0x10e>
 8004790:	4bb6      	ldr	r3, [pc, #728]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479c:	d155      	bne.n	800484a <HAL_RCC_OscConfig+0x10e>
 800479e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047a2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80047aa:	fa93 f3a3 	rbit	r3, r3
 80047ae:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80047b2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b6:	fab3 f383 	clz	r3, r3
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	095b      	lsrs	r3, r3, #5
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d102      	bne.n	80047d0 <HAL_RCC_OscConfig+0x94>
 80047ca:	4ba8      	ldr	r3, [pc, #672]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	e015      	b.n	80047fc <HAL_RCC_OscConfig+0xc0>
 80047d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047d4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80047dc:	fa93 f3a3 	rbit	r3, r3
 80047e0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80047e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047e8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80047ec:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80047f0:	fa93 f3a3 	rbit	r3, r3
 80047f4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80047f8:	4b9c      	ldr	r3, [pc, #624]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004800:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004804:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004808:	fa92 f2a2 	rbit	r2, r2
 800480c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004810:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004814:	fab2 f282 	clz	r2, r2
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	f042 0220 	orr.w	r2, r2, #32
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	f002 021f 	and.w	r2, r2, #31
 8004824:	2101      	movs	r1, #1
 8004826:	fa01 f202 	lsl.w	r2, r1, r2
 800482a:	4013      	ands	r3, r2
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 811f 	beq.w	8004a70 <HAL_RCC_OscConfig+0x334>
 8004832:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004836:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	f040 8116 	bne.w	8004a70 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	f000 bfaf 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800484a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800484e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485a:	d106      	bne.n	800486a <HAL_RCC_OscConfig+0x12e>
 800485c:	4b83      	ldr	r3, [pc, #524]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a82      	ldr	r2, [pc, #520]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004862:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	e036      	b.n	80048d8 <HAL_RCC_OscConfig+0x19c>
 800486a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10c      	bne.n	8004894 <HAL_RCC_OscConfig+0x158>
 800487a:	4b7c      	ldr	r3, [pc, #496]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a7b      	ldr	r2, [pc, #492]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004880:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	4b79      	ldr	r3, [pc, #484]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a78      	ldr	r2, [pc, #480]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 800488c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	e021      	b.n	80048d8 <HAL_RCC_OscConfig+0x19c>
 8004894:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004898:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048a4:	d10c      	bne.n	80048c0 <HAL_RCC_OscConfig+0x184>
 80048a6:	4b71      	ldr	r3, [pc, #452]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a70      	ldr	r2, [pc, #448]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	4b6e      	ldr	r3, [pc, #440]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a6d      	ldr	r2, [pc, #436]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	e00b      	b.n	80048d8 <HAL_RCC_OscConfig+0x19c>
 80048c0:	4b6a      	ldr	r3, [pc, #424]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a69      	ldr	r2, [pc, #420]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	4b67      	ldr	r3, [pc, #412]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a66      	ldr	r2, [pc, #408]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048d6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048d8:	4b64      	ldr	r3, [pc, #400]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048dc:	f023 020f 	bic.w	r2, r3, #15
 80048e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	495f      	ldr	r1, [pc, #380]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d059      	beq.n	80049b6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004902:	f7fe fb09 	bl	8002f18 <HAL_GetTick>
 8004906:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800490a:	e00a      	b.n	8004922 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800490c:	f7fe fb04 	bl	8002f18 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b64      	cmp	r3, #100	; 0x64
 800491a:	d902      	bls.n	8004922 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	f000 bf43 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
 8004922:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004926:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800492e:	fa93 f3a3 	rbit	r3, r3
 8004932:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004936:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493a:	fab3 f383 	clz	r3, r3
 800493e:	b2db      	uxtb	r3, r3
 8004940:	095b      	lsrs	r3, r3, #5
 8004942:	b2db      	uxtb	r3, r3
 8004944:	f043 0301 	orr.w	r3, r3, #1
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b01      	cmp	r3, #1
 800494c:	d102      	bne.n	8004954 <HAL_RCC_OscConfig+0x218>
 800494e:	4b47      	ldr	r3, [pc, #284]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	e015      	b.n	8004980 <HAL_RCC_OscConfig+0x244>
 8004954:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004958:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800495c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004960:	fa93 f3a3 	rbit	r3, r3
 8004964:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004968:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800496c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004970:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004974:	fa93 f3a3 	rbit	r3, r3
 8004978:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800497c:	4b3b      	ldr	r3, [pc, #236]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004984:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004988:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800498c:	fa92 f2a2 	rbit	r2, r2
 8004990:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004994:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004998:	fab2 f282 	clz	r2, r2
 800499c:	b2d2      	uxtb	r2, r2
 800499e:	f042 0220 	orr.w	r2, r2, #32
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	f002 021f 	and.w	r2, r2, #31
 80049a8:	2101      	movs	r1, #1
 80049aa:	fa01 f202 	lsl.w	r2, r1, r2
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d0ab      	beq.n	800490c <HAL_RCC_OscConfig+0x1d0>
 80049b4:	e05d      	b.n	8004a72 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b6:	f7fe faaf 	bl	8002f18 <HAL_GetTick>
 80049ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049be:	e00a      	b.n	80049d6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049c0:	f7fe faaa 	bl	8002f18 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b64      	cmp	r3, #100	; 0x64
 80049ce:	d902      	bls.n	80049d6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	f000 bee9 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
 80049d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049da:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049de:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80049e2:	fa93 f3a3 	rbit	r3, r3
 80049e6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80049ea:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ee:	fab3 f383 	clz	r3, r3
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	095b      	lsrs	r3, r3, #5
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d102      	bne.n	8004a08 <HAL_RCC_OscConfig+0x2cc>
 8004a02:	4b1a      	ldr	r3, [pc, #104]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	e015      	b.n	8004a34 <HAL_RCC_OscConfig+0x2f8>
 8004a08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a0c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a10:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004a14:	fa93 f3a3 	rbit	r3, r3
 8004a18:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004a1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a20:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004a24:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004a28:	fa93 f3a3 	rbit	r3, r3
 8004a2c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004a30:	4b0e      	ldr	r3, [pc, #56]	; (8004a6c <HAL_RCC_OscConfig+0x330>)
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a38:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004a3c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004a40:	fa92 f2a2 	rbit	r2, r2
 8004a44:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004a48:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004a4c:	fab2 f282 	clz	r2, r2
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	f042 0220 	orr.w	r2, r2, #32
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	f002 021f 	and.w	r2, r2, #31
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a62:	4013      	ands	r3, r2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d1ab      	bne.n	80049c0 <HAL_RCC_OscConfig+0x284>
 8004a68:	e003      	b.n	8004a72 <HAL_RCC_OscConfig+0x336>
 8004a6a:	bf00      	nop
 8004a6c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 817d 	beq.w	8004d82 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004a88:	4ba6      	ldr	r3, [pc, #664]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 030c 	and.w	r3, r3, #12
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00b      	beq.n	8004aac <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a94:	4ba3      	ldr	r3, [pc, #652]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d172      	bne.n	8004b86 <HAL_RCC_OscConfig+0x44a>
 8004aa0:	4ba0      	ldr	r3, [pc, #640]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d16c      	bne.n	8004b86 <HAL_RCC_OscConfig+0x44a>
 8004aac:	2302      	movs	r3, #2
 8004aae:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004ab6:	fa93 f3a3 	rbit	r3, r3
 8004aba:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004abe:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ac2:	fab3 f383 	clz	r3, r3
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	095b      	lsrs	r3, r3, #5
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	f043 0301 	orr.w	r3, r3, #1
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d102      	bne.n	8004adc <HAL_RCC_OscConfig+0x3a0>
 8004ad6:	4b93      	ldr	r3, [pc, #588]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	e013      	b.n	8004b04 <HAL_RCC_OscConfig+0x3c8>
 8004adc:	2302      	movs	r3, #2
 8004ade:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ae2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004ae6:	fa93 f3a3 	rbit	r3, r3
 8004aea:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004aee:	2302      	movs	r3, #2
 8004af0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004af4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004af8:	fa93 f3a3 	rbit	r3, r3
 8004afc:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004b00:	4b88      	ldr	r3, [pc, #544]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b04:	2202      	movs	r2, #2
 8004b06:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004b0a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004b0e:	fa92 f2a2 	rbit	r2, r2
 8004b12:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004b16:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004b1a:	fab2 f282 	clz	r2, r2
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	f042 0220 	orr.w	r2, r2, #32
 8004b24:	b2d2      	uxtb	r2, r2
 8004b26:	f002 021f 	and.w	r2, r2, #31
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b30:	4013      	ands	r3, r2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_RCC_OscConfig+0x410>
 8004b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d002      	beq.n	8004b4c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	f000 be2e 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b4c:	4b75      	ldr	r3, [pc, #468]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b58:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	21f8      	movs	r1, #248	; 0xf8
 8004b62:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b66:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004b6a:	fa91 f1a1 	rbit	r1, r1
 8004b6e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004b72:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004b76:	fab1 f181 	clz	r1, r1
 8004b7a:	b2c9      	uxtb	r1, r1
 8004b7c:	408b      	lsls	r3, r1
 8004b7e:	4969      	ldr	r1, [pc, #420]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b84:	e0fd      	b.n	8004d82 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 8088 	beq.w	8004ca8 <HAL_RCC_OscConfig+0x56c>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004ba2:	fa93 f3a3 	rbit	r3, r3
 8004ba6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004baa:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bae:	fab3 f383 	clz	r3, r3
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004bb8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc4:	f7fe f9a8 	bl	8002f18 <HAL_GetTick>
 8004bc8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bcc:	e00a      	b.n	8004be4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bce:	f7fe f9a3 	bl	8002f18 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d902      	bls.n	8004be4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	f000 bde2 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
 8004be4:	2302      	movs	r3, #2
 8004be6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004bee:	fa93 f3a3 	rbit	r3, r3
 8004bf2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004bf6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bfa:	fab3 f383 	clz	r3, r3
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	095b      	lsrs	r3, r3, #5
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	f043 0301 	orr.w	r3, r3, #1
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d102      	bne.n	8004c14 <HAL_RCC_OscConfig+0x4d8>
 8004c0e:	4b45      	ldr	r3, [pc, #276]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	e013      	b.n	8004c3c <HAL_RCC_OscConfig+0x500>
 8004c14:	2302      	movs	r3, #2
 8004c16:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004c26:	2302      	movs	r3, #2
 8004c28:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004c2c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004c30:	fa93 f3a3 	rbit	r3, r3
 8004c34:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004c38:	4b3a      	ldr	r3, [pc, #232]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004c42:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004c46:	fa92 f2a2 	rbit	r2, r2
 8004c4a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004c4e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004c52:	fab2 f282 	clz	r2, r2
 8004c56:	b2d2      	uxtb	r2, r2
 8004c58:	f042 0220 	orr.w	r2, r2, #32
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	f002 021f 	and.w	r2, r2, #31
 8004c62:	2101      	movs	r1, #1
 8004c64:	fa01 f202 	lsl.w	r2, r1, r2
 8004c68:	4013      	ands	r3, r2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d0af      	beq.n	8004bce <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c6e:	4b2d      	ldr	r3, [pc, #180]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	21f8      	movs	r1, #248	; 0xf8
 8004c84:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004c8c:	fa91 f1a1 	rbit	r1, r1
 8004c90:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004c94:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004c98:	fab1 f181 	clz	r1, r1
 8004c9c:	b2c9      	uxtb	r1, r1
 8004c9e:	408b      	lsls	r3, r1
 8004ca0:	4920      	ldr	r1, [pc, #128]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	600b      	str	r3, [r1, #0]
 8004ca6:	e06c      	b.n	8004d82 <HAL_RCC_OscConfig+0x646>
 8004ca8:	2301      	movs	r3, #1
 8004caa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004cb2:	fa93 f3a3 	rbit	r3, r3
 8004cb6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004cba:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cbe:	fab3 f383 	clz	r3, r3
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004cc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	461a      	mov	r2, r3
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd4:	f7fe f920 	bl	8002f18 <HAL_GetTick>
 8004cd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cdc:	e00a      	b.n	8004cf4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cde:	f7fe f91b 	bl	8002f18 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d902      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	f000 bd5a 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
 8004cf4:	2302      	movs	r3, #2
 8004cf6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cfa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004cfe:	fa93 f3a3 	rbit	r3, r3
 8004d02:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004d06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d0a:	fab3 f383 	clz	r3, r3
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	095b      	lsrs	r3, r3, #5
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d104      	bne.n	8004d28 <HAL_RCC_OscConfig+0x5ec>
 8004d1e:	4b01      	ldr	r3, [pc, #4]	; (8004d24 <HAL_RCC_OscConfig+0x5e8>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	e015      	b.n	8004d50 <HAL_RCC_OscConfig+0x614>
 8004d24:	40021000 	.word	0x40021000
 8004d28:	2302      	movs	r3, #2
 8004d2a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004d32:	fa93 f3a3 	rbit	r3, r3
 8004d36:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004d40:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004d44:	fa93 f3a3 	rbit	r3, r3
 8004d48:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004d4c:	4bc8      	ldr	r3, [pc, #800]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d50:	2202      	movs	r2, #2
 8004d52:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004d56:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004d5a:	fa92 f2a2 	rbit	r2, r2
 8004d5e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004d62:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004d66:	fab2 f282 	clz	r2, r2
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	f042 0220 	orr.w	r2, r2, #32
 8004d70:	b2d2      	uxtb	r2, r2
 8004d72:	f002 021f 	and.w	r2, r2, #31
 8004d76:	2101      	movs	r1, #1
 8004d78:	fa01 f202 	lsl.w	r2, r1, r2
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1ad      	bne.n	8004cde <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f000 8110 	beq.w	8004fb8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d079      	beq.n	8004e9c <HAL_RCC_OscConfig+0x760>
 8004da8:	2301      	movs	r3, #1
 8004daa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004db2:	fa93 f3a3 	rbit	r3, r3
 8004db6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004dba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dbe:	fab3 f383 	clz	r3, r3
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	4bab      	ldr	r3, [pc, #684]	; (8005074 <HAL_RCC_OscConfig+0x938>)
 8004dc8:	4413      	add	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	461a      	mov	r2, r3
 8004dce:	2301      	movs	r3, #1
 8004dd0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dd2:	f7fe f8a1 	bl	8002f18 <HAL_GetTick>
 8004dd6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ddc:	f7fe f89c 	bl	8002f18 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d902      	bls.n	8004df2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	f000 bcdb 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
 8004df2:	2302      	movs	r3, #2
 8004df4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004dfc:	fa93 f3a3 	rbit	r3, r3
 8004e00:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e08:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e14:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	fa93 f2a3 	rbit	r2, r3
 8004e1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004e26:	601a      	str	r2, [r3, #0]
 8004e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e30:	2202      	movs	r2, #2
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	fa93 f2a3 	rbit	r2, r3
 8004e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e46:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004e4a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e4c:	4b88      	ldr	r3, [pc, #544]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004e4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e54:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004e58:	2102      	movs	r1, #2
 8004e5a:	6019      	str	r1, [r3, #0]
 8004e5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e60:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	fa93 f1a3 	rbit	r1, r3
 8004e6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e6e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004e72:	6019      	str	r1, [r3, #0]
  return result;
 8004e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e78:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	fab3 f383 	clz	r3, r3
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	f003 031f 	and.w	r3, r3, #31
 8004e8e:	2101      	movs	r1, #1
 8004e90:	fa01 f303 	lsl.w	r3, r1, r3
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0a0      	beq.n	8004ddc <HAL_RCC_OscConfig+0x6a0>
 8004e9a:	e08d      	b.n	8004fb8 <HAL_RCC_OscConfig+0x87c>
 8004e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	fa93 f2a3 	rbit	r2, r3
 8004eb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eba:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004ebe:	601a      	str	r2, [r3, #0]
  return result;
 8004ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ec4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004ec8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eca:	fab3 f383 	clz	r3, r3
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4b68      	ldr	r3, [pc, #416]	; (8005074 <HAL_RCC_OscConfig+0x938>)
 8004ed4:	4413      	add	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	2300      	movs	r3, #0
 8004edc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ede:	f7fe f81b 	bl	8002f18 <HAL_GetTick>
 8004ee2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ee6:	e00a      	b.n	8004efe <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ee8:	f7fe f816 	bl	8002f18 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d902      	bls.n	8004efe <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	f000 bc55 	b.w	80057a8 <HAL_RCC_OscConfig+0x106c>
 8004efe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f02:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004f06:	2202      	movs	r2, #2
 8004f08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f0e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	fa93 f2a3 	rbit	r2, r3
 8004f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f1c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004f20:	601a      	str	r2, [r3, #0]
 8004f22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f26:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f32:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	fa93 f2a3 	rbit	r2, r3
 8004f3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004f44:	601a      	str	r2, [r3, #0]
 8004f46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f4a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004f4e:	2202      	movs	r2, #2
 8004f50:	601a      	str	r2, [r3, #0]
 8004f52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	fa93 f2a3 	rbit	r2, r3
 8004f60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f64:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004f68:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f6a:	4b41      	ldr	r3, [pc, #260]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004f6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f72:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004f76:	2102      	movs	r1, #2
 8004f78:	6019      	str	r1, [r3, #0]
 8004f7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f7e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	fa93 f1a3 	rbit	r1, r3
 8004f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f8c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004f90:	6019      	str	r1, [r3, #0]
  return result;
 8004f92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f96:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	fab3 f383 	clz	r3, r3
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	f003 031f 	and.w	r3, r3, #31
 8004fac:	2101      	movs	r1, #1
 8004fae:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d197      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fbc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0304 	and.w	r3, r3, #4
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f000 81a1 	beq.w	8005310 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fd4:	4b26      	ldr	r3, [pc, #152]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d116      	bne.n	800500e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fe0:	4b23      	ldr	r3, [pc, #140]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	4a22      	ldr	r2, [pc, #136]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fea:	61d3      	str	r3, [r2, #28]
 8004fec:	4b20      	ldr	r3, [pc, #128]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8004fee:	69db      	ldr	r3, [r3, #28]
 8004ff0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004ff4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ff8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005002:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005006:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005008:	2301      	movs	r3, #1
 800500a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500e:	4b1a      	ldr	r3, [pc, #104]	; (8005078 <HAL_RCC_OscConfig+0x93c>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005016:	2b00      	cmp	r3, #0
 8005018:	d11a      	bne.n	8005050 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800501a:	4b17      	ldr	r3, [pc, #92]	; (8005078 <HAL_RCC_OscConfig+0x93c>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a16      	ldr	r2, [pc, #88]	; (8005078 <HAL_RCC_OscConfig+0x93c>)
 8005020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005024:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005026:	f7fd ff77 	bl	8002f18 <HAL_GetTick>
 800502a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800502e:	e009      	b.n	8005044 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005030:	f7fd ff72 	bl	8002f18 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b64      	cmp	r3, #100	; 0x64
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e3b1      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005044:	4b0c      	ldr	r3, [pc, #48]	; (8005078 <HAL_RCC_OscConfig+0x93c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0ef      	beq.n	8005030 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005054:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d10d      	bne.n	800507c <HAL_RCC_OscConfig+0x940>
 8005060:	4b03      	ldr	r3, [pc, #12]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	4a02      	ldr	r2, [pc, #8]	; (8005070 <HAL_RCC_OscConfig+0x934>)
 8005066:	f043 0301 	orr.w	r3, r3, #1
 800506a:	6213      	str	r3, [r2, #32]
 800506c:	e03c      	b.n	80050e8 <HAL_RCC_OscConfig+0x9ac>
 800506e:	bf00      	nop
 8005070:	40021000 	.word	0x40021000
 8005074:	10908120 	.word	0x10908120
 8005078:	40007000 	.word	0x40007000
 800507c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005080:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10c      	bne.n	80050a6 <HAL_RCC_OscConfig+0x96a>
 800508c:	4bc1      	ldr	r3, [pc, #772]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 800508e:	6a1b      	ldr	r3, [r3, #32]
 8005090:	4ac0      	ldr	r2, [pc, #768]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	6213      	str	r3, [r2, #32]
 8005098:	4bbe      	ldr	r3, [pc, #760]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	4abd      	ldr	r2, [pc, #756]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 800509e:	f023 0304 	bic.w	r3, r3, #4
 80050a2:	6213      	str	r3, [r2, #32]
 80050a4:	e020      	b.n	80050e8 <HAL_RCC_OscConfig+0x9ac>
 80050a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	2b05      	cmp	r3, #5
 80050b4:	d10c      	bne.n	80050d0 <HAL_RCC_OscConfig+0x994>
 80050b6:	4bb7      	ldr	r3, [pc, #732]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	4ab6      	ldr	r2, [pc, #728]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050bc:	f043 0304 	orr.w	r3, r3, #4
 80050c0:	6213      	str	r3, [r2, #32]
 80050c2:	4bb4      	ldr	r3, [pc, #720]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	4ab3      	ldr	r2, [pc, #716]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050c8:	f043 0301 	orr.w	r3, r3, #1
 80050cc:	6213      	str	r3, [r2, #32]
 80050ce:	e00b      	b.n	80050e8 <HAL_RCC_OscConfig+0x9ac>
 80050d0:	4bb0      	ldr	r3, [pc, #704]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050d2:	6a1b      	ldr	r3, [r3, #32]
 80050d4:	4aaf      	ldr	r2, [pc, #700]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050d6:	f023 0301 	bic.w	r3, r3, #1
 80050da:	6213      	str	r3, [r2, #32]
 80050dc:	4bad      	ldr	r3, [pc, #692]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	4aac      	ldr	r2, [pc, #688]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80050e2:	f023 0304 	bic.w	r3, r3, #4
 80050e6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 8081 	beq.w	80051fc <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050fa:	f7fd ff0d 	bl	8002f18 <HAL_GetTick>
 80050fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005102:	e00b      	b.n	800511c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005104:	f7fd ff08 	bl	8002f18 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	f241 3288 	movw	r2, #5000	; 0x1388
 8005114:	4293      	cmp	r3, r2
 8005116:	d901      	bls.n	800511c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e345      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
 800511c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005120:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005124:	2202      	movs	r2, #2
 8005126:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005128:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	fa93 f2a3 	rbit	r2, r3
 8005136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800513a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005144:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005148:	2202      	movs	r2, #2
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005150:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	fa93 f2a3 	rbit	r2, r3
 800515a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800515e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005162:	601a      	str	r2, [r3, #0]
  return result;
 8005164:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005168:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800516c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800516e:	fab3 f383 	clz	r3, r3
 8005172:	b2db      	uxtb	r3, r3
 8005174:	095b      	lsrs	r3, r3, #5
 8005176:	b2db      	uxtb	r3, r3
 8005178:	f043 0302 	orr.w	r3, r3, #2
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d102      	bne.n	8005188 <HAL_RCC_OscConfig+0xa4c>
 8005182:	4b84      	ldr	r3, [pc, #528]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	e013      	b.n	80051b0 <HAL_RCC_OscConfig+0xa74>
 8005188:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800518c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005190:	2202      	movs	r2, #2
 8005192:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005198:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	fa93 f2a3 	rbit	r2, r3
 80051a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	4b79      	ldr	r3, [pc, #484]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051b4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80051b8:	2102      	movs	r1, #2
 80051ba:	6011      	str	r1, [r2, #0]
 80051bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051c0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	fa92 f1a2 	rbit	r1, r2
 80051ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051ce:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80051d2:	6011      	str	r1, [r2, #0]
  return result;
 80051d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051d8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	fab2 f282 	clz	r2, r2
 80051e2:	b2d2      	uxtb	r2, r2
 80051e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051e8:	b2d2      	uxtb	r2, r2
 80051ea:	f002 021f 	and.w	r2, r2, #31
 80051ee:	2101      	movs	r1, #1
 80051f0:	fa01 f202 	lsl.w	r2, r1, r2
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d084      	beq.n	8005104 <HAL_RCC_OscConfig+0x9c8>
 80051fa:	e07f      	b.n	80052fc <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051fc:	f7fd fe8c 	bl	8002f18 <HAL_GetTick>
 8005200:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005204:	e00b      	b.n	800521e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005206:	f7fd fe87 	bl	8002f18 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	f241 3288 	movw	r2, #5000	; 0x1388
 8005216:	4293      	cmp	r3, r2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e2c4      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
 800521e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005222:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005226:	2202      	movs	r2, #2
 8005228:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800522e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	fa93 f2a3 	rbit	r2, r3
 8005238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005246:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800524a:	2202      	movs	r2, #2
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005252:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	fa93 f2a3 	rbit	r2, r3
 800525c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005260:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005264:	601a      	str	r2, [r3, #0]
  return result;
 8005266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800526a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800526e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005270:	fab3 f383 	clz	r3, r3
 8005274:	b2db      	uxtb	r3, r3
 8005276:	095b      	lsrs	r3, r3, #5
 8005278:	b2db      	uxtb	r3, r3
 800527a:	f043 0302 	orr.w	r3, r3, #2
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d102      	bne.n	800528a <HAL_RCC_OscConfig+0xb4e>
 8005284:	4b43      	ldr	r3, [pc, #268]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	e013      	b.n	80052b2 <HAL_RCC_OscConfig+0xb76>
 800528a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800528e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005292:	2202      	movs	r2, #2
 8005294:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800529a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	fa93 f2a3 	rbit	r2, r3
 80052a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80052ac:	601a      	str	r2, [r3, #0]
 80052ae:	4b39      	ldr	r3, [pc, #228]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052b6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80052ba:	2102      	movs	r1, #2
 80052bc:	6011      	str	r1, [r2, #0]
 80052be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052c2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	fa92 f1a2 	rbit	r1, r2
 80052cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052d0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80052d4:	6011      	str	r1, [r2, #0]
  return result;
 80052d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052da:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80052de:	6812      	ldr	r2, [r2, #0]
 80052e0:	fab2 f282 	clz	r2, r2
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	f002 021f 	and.w	r2, r2, #31
 80052f0:	2101      	movs	r1, #1
 80052f2:	fa01 f202 	lsl.w	r2, r1, r2
 80052f6:	4013      	ands	r3, r2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d184      	bne.n	8005206 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80052fc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005300:	2b01      	cmp	r3, #1
 8005302:	d105      	bne.n	8005310 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005304:	4b23      	ldr	r3, [pc, #140]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	4a22      	ldr	r2, [pc, #136]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 800530a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800530e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005314:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69db      	ldr	r3, [r3, #28]
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 8242 	beq.w	80057a6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005322:	4b1c      	ldr	r3, [pc, #112]	; (8005394 <HAL_RCC_OscConfig+0xc58>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f003 030c 	and.w	r3, r3, #12
 800532a:	2b08      	cmp	r3, #8
 800532c:	f000 8213 	beq.w	8005756 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005330:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005334:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	2b02      	cmp	r3, #2
 800533e:	f040 8162 	bne.w	8005606 <HAL_RCC_OscConfig+0xeca>
 8005342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005346:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800534a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800534e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005354:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	fa93 f2a3 	rbit	r2, r3
 800535e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005362:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005366:	601a      	str	r2, [r3, #0]
  return result;
 8005368:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005370:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005372:	fab3 f383 	clz	r3, r3
 8005376:	b2db      	uxtb	r3, r3
 8005378:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800537c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	461a      	mov	r2, r3
 8005384:	2300      	movs	r3, #0
 8005386:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005388:	f7fd fdc6 	bl	8002f18 <HAL_GetTick>
 800538c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005390:	e00c      	b.n	80053ac <HAL_RCC_OscConfig+0xc70>
 8005392:	bf00      	nop
 8005394:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005398:	f7fd fdbe 	bl	8002f18 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e1fd      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
 80053ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80053b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053be:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	fa93 f2a3 	rbit	r2, r3
 80053c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053cc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80053d0:	601a      	str	r2, [r3, #0]
  return result;
 80053d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80053da:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053dc:	fab3 f383 	clz	r3, r3
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	095b      	lsrs	r3, r3, #5
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	f043 0301 	orr.w	r3, r3, #1
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d102      	bne.n	80053f6 <HAL_RCC_OscConfig+0xcba>
 80053f0:	4bb0      	ldr	r3, [pc, #704]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	e027      	b.n	8005446 <HAL_RCC_OscConfig+0xd0a>
 80053f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053fa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80053fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005402:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005404:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005408:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	fa93 f2a3 	rbit	r2, r3
 8005412:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005416:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005420:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005424:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005428:	601a      	str	r2, [r3, #0]
 800542a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	fa93 f2a3 	rbit	r2, r3
 8005438:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005440:	601a      	str	r2, [r3, #0]
 8005442:	4b9c      	ldr	r3, [pc, #624]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 8005444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005446:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800544a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800544e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005452:	6011      	str	r1, [r2, #0]
 8005454:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005458:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800545c:	6812      	ldr	r2, [r2, #0]
 800545e:	fa92 f1a2 	rbit	r1, r2
 8005462:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005466:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800546a:	6011      	str	r1, [r2, #0]
  return result;
 800546c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005470:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005474:	6812      	ldr	r2, [r2, #0]
 8005476:	fab2 f282 	clz	r2, r2
 800547a:	b2d2      	uxtb	r2, r2
 800547c:	f042 0220 	orr.w	r2, r2, #32
 8005480:	b2d2      	uxtb	r2, r2
 8005482:	f002 021f 	and.w	r2, r2, #31
 8005486:	2101      	movs	r1, #1
 8005488:	fa01 f202 	lsl.w	r2, r1, r2
 800548c:	4013      	ands	r3, r2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d182      	bne.n	8005398 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005492:	4b88      	ldr	r3, [pc, #544]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800549a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800549e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80054a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	430b      	orrs	r3, r1
 80054b4:	497f      	ldr	r1, [pc, #508]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	604b      	str	r3, [r1, #4]
 80054ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054be:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80054c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054cc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	fa93 f2a3 	rbit	r2, r3
 80054d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054da:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80054de:	601a      	str	r2, [r3, #0]
  return result;
 80054e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054e4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80054e8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054ea:	fab3 f383 	clz	r3, r3
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80054f4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	461a      	mov	r2, r3
 80054fc:	2301      	movs	r3, #1
 80054fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005500:	f7fd fd0a 	bl	8002f18 <HAL_GetTick>
 8005504:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005508:	e009      	b.n	800551e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800550a:	f7fd fd05 	bl	8002f18 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e144      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
 800551e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005522:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005526:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800552a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800552c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005530:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	fa93 f2a3 	rbit	r2, r3
 800553a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800553e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005542:	601a      	str	r2, [r3, #0]
  return result;
 8005544:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005548:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800554c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800554e:	fab3 f383 	clz	r3, r3
 8005552:	b2db      	uxtb	r3, r3
 8005554:	095b      	lsrs	r3, r3, #5
 8005556:	b2db      	uxtb	r3, r3
 8005558:	f043 0301 	orr.w	r3, r3, #1
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b01      	cmp	r3, #1
 8005560:	d102      	bne.n	8005568 <HAL_RCC_OscConfig+0xe2c>
 8005562:	4b54      	ldr	r3, [pc, #336]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	e027      	b.n	80055b8 <HAL_RCC_OscConfig+0xe7c>
 8005568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800556c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005570:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	fa93 f2a3 	rbit	r2, r3
 8005584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005588:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005592:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005596:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800559a:	601a      	str	r2, [r3, #0]
 800559c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	fa93 f2a3 	rbit	r2, r3
 80055aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ae:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	4b3f      	ldr	r3, [pc, #252]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055bc:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80055c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80055c4:	6011      	str	r1, [r2, #0]
 80055c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055ca:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80055ce:	6812      	ldr	r2, [r2, #0]
 80055d0:	fa92 f1a2 	rbit	r1, r2
 80055d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055d8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80055dc:	6011      	str	r1, [r2, #0]
  return result;
 80055de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055e2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80055e6:	6812      	ldr	r2, [r2, #0]
 80055e8:	fab2 f282 	clz	r2, r2
 80055ec:	b2d2      	uxtb	r2, r2
 80055ee:	f042 0220 	orr.w	r2, r2, #32
 80055f2:	b2d2      	uxtb	r2, r2
 80055f4:	f002 021f 	and.w	r2, r2, #31
 80055f8:	2101      	movs	r1, #1
 80055fa:	fa01 f202 	lsl.w	r2, r1, r2
 80055fe:	4013      	ands	r3, r2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d082      	beq.n	800550a <HAL_RCC_OscConfig+0xdce>
 8005604:	e0cf      	b.n	80057a6 <HAL_RCC_OscConfig+0x106a>
 8005606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800560a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800560e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005612:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005618:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	fa93 f2a3 	rbit	r2, r3
 8005622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005626:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800562a:	601a      	str	r2, [r3, #0]
  return result;
 800562c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005630:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005634:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005636:	fab3 f383 	clz	r3, r3
 800563a:	b2db      	uxtb	r3, r3
 800563c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005640:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	461a      	mov	r2, r3
 8005648:	2300      	movs	r3, #0
 800564a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564c:	f7fd fc64 	bl	8002f18 <HAL_GetTick>
 8005650:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005654:	e009      	b.n	800566a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005656:	f7fd fc5f 	bl	8002f18 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	2b02      	cmp	r3, #2
 8005664:	d901      	bls.n	800566a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e09e      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
 800566a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800566e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005672:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	fa93 f2a3 	rbit	r2, r3
 8005686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800568a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800568e:	601a      	str	r2, [r3, #0]
  return result;
 8005690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005694:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005698:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800569a:	fab3 f383 	clz	r3, r3
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	095b      	lsrs	r3, r3, #5
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	f043 0301 	orr.w	r3, r3, #1
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d104      	bne.n	80056b8 <HAL_RCC_OscConfig+0xf7c>
 80056ae:	4b01      	ldr	r3, [pc, #4]	; (80056b4 <HAL_RCC_OscConfig+0xf78>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	e029      	b.n	8005708 <HAL_RCC_OscConfig+0xfcc>
 80056b4:	40021000 	.word	0x40021000
 80056b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056bc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80056c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ca:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	fa93 f2a3 	rbit	r2, r3
 80056d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056e2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80056e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	fa93 f2a3 	rbit	r2, r3
 80056fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056fe:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <HAL_RCC_OscConfig+0x1078>)
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800570c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005710:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005714:	6011      	str	r1, [r2, #0]
 8005716:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800571a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800571e:	6812      	ldr	r2, [r2, #0]
 8005720:	fa92 f1a2 	rbit	r1, r2
 8005724:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005728:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800572c:	6011      	str	r1, [r2, #0]
  return result;
 800572e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005732:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	fab2 f282 	clz	r2, r2
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	f042 0220 	orr.w	r2, r2, #32
 8005742:	b2d2      	uxtb	r2, r2
 8005744:	f002 021f 	and.w	r2, r2, #31
 8005748:	2101      	movs	r1, #1
 800574a:	fa01 f202 	lsl.w	r2, r1, r2
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d180      	bne.n	8005656 <HAL_RCC_OscConfig+0xf1a>
 8005754:	e027      	b.n	80057a6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800575a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e01e      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800576a:	4b12      	ldr	r3, [pc, #72]	; (80057b4 <HAL_RCC_OscConfig+0x1078>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005772:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005776:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800577a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800577e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	429a      	cmp	r2, r3
 8005788:	d10b      	bne.n	80057a2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800578a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800578e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005796:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800579e:	429a      	cmp	r2, r3
 80057a0:	d001      	beq.n	80057a6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e000      	b.n	80057a8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	40021000 	.word	0x40021000

080057b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b09e      	sub	sp, #120	; 0x78
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d101      	bne.n	80057d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e162      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057d0:	4b90      	ldr	r3, [pc, #576]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d910      	bls.n	8005800 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057de:	4b8d      	ldr	r3, [pc, #564]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f023 0207 	bic.w	r2, r3, #7
 80057e6:	498b      	ldr	r1, [pc, #556]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ee:	4b89      	ldr	r3, [pc, #548]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d001      	beq.n	8005800 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e14a      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d008      	beq.n	800581e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800580c:	4b82      	ldr	r3, [pc, #520]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	497f      	ldr	r1, [pc, #508]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 800581a:	4313      	orrs	r3, r2
 800581c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 80dc 	beq.w	80059e4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d13c      	bne.n	80058ae <HAL_RCC_ClockConfig+0xf6>
 8005834:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005838:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800583a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800583c:	fa93 f3a3 	rbit	r3, r3
 8005840:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005842:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005844:	fab3 f383 	clz	r3, r3
 8005848:	b2db      	uxtb	r3, r3
 800584a:	095b      	lsrs	r3, r3, #5
 800584c:	b2db      	uxtb	r3, r3
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b01      	cmp	r3, #1
 8005856:	d102      	bne.n	800585e <HAL_RCC_ClockConfig+0xa6>
 8005858:	4b6f      	ldr	r3, [pc, #444]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	e00f      	b.n	800587e <HAL_RCC_ClockConfig+0xc6>
 800585e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005862:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005864:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005866:	fa93 f3a3 	rbit	r3, r3
 800586a:	667b      	str	r3, [r7, #100]	; 0x64
 800586c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005870:	663b      	str	r3, [r7, #96]	; 0x60
 8005872:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005874:	fa93 f3a3 	rbit	r3, r3
 8005878:	65fb      	str	r3, [r7, #92]	; 0x5c
 800587a:	4b67      	ldr	r3, [pc, #412]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 800587c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005882:	65ba      	str	r2, [r7, #88]	; 0x58
 8005884:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005886:	fa92 f2a2 	rbit	r2, r2
 800588a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800588c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800588e:	fab2 f282 	clz	r2, r2
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	f042 0220 	orr.w	r2, r2, #32
 8005898:	b2d2      	uxtb	r2, r2
 800589a:	f002 021f 	and.w	r2, r2, #31
 800589e:	2101      	movs	r1, #1
 80058a0:	fa01 f202 	lsl.w	r2, r1, r2
 80058a4:	4013      	ands	r3, r2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d17b      	bne.n	80059a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e0f3      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d13c      	bne.n	8005930 <HAL_RCC_ClockConfig+0x178>
 80058b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058be:	fa93 f3a3 	rbit	r3, r3
 80058c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80058c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058c6:	fab3 f383 	clz	r3, r3
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	095b      	lsrs	r3, r3, #5
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f043 0301 	orr.w	r3, r3, #1
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d102      	bne.n	80058e0 <HAL_RCC_ClockConfig+0x128>
 80058da:	4b4f      	ldr	r3, [pc, #316]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	e00f      	b.n	8005900 <HAL_RCC_ClockConfig+0x148>
 80058e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058e8:	fa93 f3a3 	rbit	r3, r3
 80058ec:	647b      	str	r3, [r7, #68]	; 0x44
 80058ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058f2:	643b      	str	r3, [r7, #64]	; 0x40
 80058f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058f6:	fa93 f3a3 	rbit	r3, r3
 80058fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058fc:	4b46      	ldr	r3, [pc, #280]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 80058fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005900:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005904:	63ba      	str	r2, [r7, #56]	; 0x38
 8005906:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005908:	fa92 f2a2 	rbit	r2, r2
 800590c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800590e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005910:	fab2 f282 	clz	r2, r2
 8005914:	b2d2      	uxtb	r2, r2
 8005916:	f042 0220 	orr.w	r2, r2, #32
 800591a:	b2d2      	uxtb	r2, r2
 800591c:	f002 021f 	and.w	r2, r2, #31
 8005920:	2101      	movs	r1, #1
 8005922:	fa01 f202 	lsl.w	r2, r1, r2
 8005926:	4013      	ands	r3, r2
 8005928:	2b00      	cmp	r3, #0
 800592a:	d13a      	bne.n	80059a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e0b2      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
 8005930:	2302      	movs	r3, #2
 8005932:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005936:	fa93 f3a3 	rbit	r3, r3
 800593a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800593c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800593e:	fab3 f383 	clz	r3, r3
 8005942:	b2db      	uxtb	r3, r3
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	b2db      	uxtb	r3, r3
 8005948:	f043 0301 	orr.w	r3, r3, #1
 800594c:	b2db      	uxtb	r3, r3
 800594e:	2b01      	cmp	r3, #1
 8005950:	d102      	bne.n	8005958 <HAL_RCC_ClockConfig+0x1a0>
 8005952:	4b31      	ldr	r3, [pc, #196]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	e00d      	b.n	8005974 <HAL_RCC_ClockConfig+0x1bc>
 8005958:	2302      	movs	r3, #2
 800595a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800595c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595e:	fa93 f3a3 	rbit	r3, r3
 8005962:	627b      	str	r3, [r7, #36]	; 0x24
 8005964:	2302      	movs	r3, #2
 8005966:	623b      	str	r3, [r7, #32]
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	fa93 f3a3 	rbit	r3, r3
 800596e:	61fb      	str	r3, [r7, #28]
 8005970:	4b29      	ldr	r3, [pc, #164]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	2202      	movs	r2, #2
 8005976:	61ba      	str	r2, [r7, #24]
 8005978:	69ba      	ldr	r2, [r7, #24]
 800597a:	fa92 f2a2 	rbit	r2, r2
 800597e:	617a      	str	r2, [r7, #20]
  return result;
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	fab2 f282 	clz	r2, r2
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	f042 0220 	orr.w	r2, r2, #32
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	f002 021f 	and.w	r2, r2, #31
 8005992:	2101      	movs	r1, #1
 8005994:	fa01 f202 	lsl.w	r2, r1, r2
 8005998:	4013      	ands	r3, r2
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e079      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059a2:	4b1d      	ldr	r3, [pc, #116]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f023 0203 	bic.w	r2, r3, #3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	491a      	ldr	r1, [pc, #104]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059b4:	f7fd fab0 	bl	8002f18 <HAL_GetTick>
 80059b8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ba:	e00a      	b.n	80059d2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059bc:	f7fd faac 	bl	8002f18 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d901      	bls.n	80059d2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e061      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059d2:	4b11      	ldr	r3, [pc, #68]	; (8005a18 <HAL_RCC_ClockConfig+0x260>)
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	f003 020c 	and.w	r2, r3, #12
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d1eb      	bne.n	80059bc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059e4:	4b0b      	ldr	r3, [pc, #44]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d214      	bcs.n	8005a1c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059f2:	4b08      	ldr	r3, [pc, #32]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f023 0207 	bic.w	r2, r3, #7
 80059fa:	4906      	ldr	r1, [pc, #24]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a02:	4b04      	ldr	r3, [pc, #16]	; (8005a14 <HAL_RCC_ClockConfig+0x25c>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0307 	and.w	r3, r3, #7
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d005      	beq.n	8005a1c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e040      	b.n	8005a96 <HAL_RCC_ClockConfig+0x2de>
 8005a14:	40022000 	.word	0x40022000
 8005a18:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0304 	and.w	r3, r3, #4
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d008      	beq.n	8005a3a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a28:	4b1d      	ldr	r3, [pc, #116]	; (8005aa0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	491a      	ldr	r1, [pc, #104]	; (8005aa0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0308 	and.w	r3, r3, #8
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d009      	beq.n	8005a5a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a46:	4b16      	ldr	r3, [pc, #88]	; (8005aa0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	00db      	lsls	r3, r3, #3
 8005a54:	4912      	ldr	r1, [pc, #72]	; (8005aa0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005a5a:	f000 f829 	bl	8005ab0 <HAL_RCC_GetSysClockFreq>
 8005a5e:	4601      	mov	r1, r0
 8005a60:	4b0f      	ldr	r3, [pc, #60]	; (8005aa0 <HAL_RCC_ClockConfig+0x2e8>)
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a68:	22f0      	movs	r2, #240	; 0xf0
 8005a6a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	fa92 f2a2 	rbit	r2, r2
 8005a72:	60fa      	str	r2, [r7, #12]
  return result;
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	fab2 f282 	clz	r2, r2
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	40d3      	lsrs	r3, r2
 8005a7e:	4a09      	ldr	r2, [pc, #36]	; (8005aa4 <HAL_RCC_ClockConfig+0x2ec>)
 8005a80:	5cd3      	ldrb	r3, [r2, r3]
 8005a82:	fa21 f303 	lsr.w	r3, r1, r3
 8005a86:	4a08      	ldr	r2, [pc, #32]	; (8005aa8 <HAL_RCC_ClockConfig+0x2f0>)
 8005a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005a8a:	4b08      	ldr	r3, [pc, #32]	; (8005aac <HAL_RCC_ClockConfig+0x2f4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fd f9fe 	bl	8002e90 <HAL_InitTick>
  
  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3778      	adds	r7, #120	; 0x78
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40021000 	.word	0x40021000
 8005aa4:	08006c54 	.word	0x08006c54
 8005aa8:	20000000 	.word	0x20000000
 8005aac:	20000004 	.word	0x20000004

08005ab0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b08b      	sub	sp, #44	; 0x2c
 8005ab4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61fb      	str	r3, [r7, #28]
 8005aba:	2300      	movs	r3, #0
 8005abc:	61bb      	str	r3, [r7, #24]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005aca:	4b29      	ldr	r3, [pc, #164]	; (8005b70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f003 030c 	and.w	r3, r3, #12
 8005ad6:	2b04      	cmp	r3, #4
 8005ad8:	d002      	beq.n	8005ae0 <HAL_RCC_GetSysClockFreq+0x30>
 8005ada:	2b08      	cmp	r3, #8
 8005adc:	d003      	beq.n	8005ae6 <HAL_RCC_GetSysClockFreq+0x36>
 8005ade:	e03c      	b.n	8005b5a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005ae0:	4b24      	ldr	r3, [pc, #144]	; (8005b74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ae2:	623b      	str	r3, [r7, #32]
      break;
 8005ae4:	e03c      	b.n	8005b60 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005aec:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005af0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af2:	68ba      	ldr	r2, [r7, #8]
 8005af4:	fa92 f2a2 	rbit	r2, r2
 8005af8:	607a      	str	r2, [r7, #4]
  return result;
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	fab2 f282 	clz	r2, r2
 8005b00:	b2d2      	uxtb	r2, r2
 8005b02:	40d3      	lsrs	r3, r2
 8005b04:	4a1c      	ldr	r2, [pc, #112]	; (8005b78 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b06:	5cd3      	ldrb	r3, [r2, r3]
 8005b08:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005b0a:	4b19      	ldr	r3, [pc, #100]	; (8005b70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0e:	f003 030f 	and.w	r3, r3, #15
 8005b12:	220f      	movs	r2, #15
 8005b14:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	fa92 f2a2 	rbit	r2, r2
 8005b1c:	60fa      	str	r2, [r7, #12]
  return result;
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	fab2 f282 	clz	r2, r2
 8005b24:	b2d2      	uxtb	r2, r2
 8005b26:	40d3      	lsrs	r3, r2
 8005b28:	4a14      	ldr	r2, [pc, #80]	; (8005b7c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005b2a:	5cd3      	ldrb	r3, [r2, r3]
 8005b2c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b38:	4a0e      	ldr	r2, [pc, #56]	; (8005b74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	627b      	str	r3, [r7, #36]	; 0x24
 8005b48:	e004      	b.n	8005b54 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	4a0c      	ldr	r2, [pc, #48]	; (8005b80 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005b4e:	fb02 f303 	mul.w	r3, r2, r3
 8005b52:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b56:	623b      	str	r3, [r7, #32]
      break;
 8005b58:	e002      	b.n	8005b60 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005b5a:	4b06      	ldr	r3, [pc, #24]	; (8005b74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b5c:	623b      	str	r3, [r7, #32]
      break;
 8005b5e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b60:	6a3b      	ldr	r3, [r7, #32]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	372c      	adds	r7, #44	; 0x2c
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40021000 	.word	0x40021000
 8005b74:	007a1200 	.word	0x007a1200
 8005b78:	08006c6c 	.word	0x08006c6c
 8005b7c:	08006c7c 	.word	0x08006c7c
 8005b80:	003d0900 	.word	0x003d0900

08005b84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b84:	b480      	push	{r7}
 8005b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b88:	4b03      	ldr	r3, [pc, #12]	; (8005b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
 8005b96:	bf00      	nop
 8005b98:	20000000 	.word	0x20000000

08005b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005ba2:	f7ff ffef 	bl	8005b84 <HAL_RCC_GetHCLKFreq>
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	4b0b      	ldr	r3, [pc, #44]	; (8005bd8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005bb0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005bb4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	fa92 f2a2 	rbit	r2, r2
 8005bbc:	603a      	str	r2, [r7, #0]
  return result;
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	fab2 f282 	clz	r2, r2
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	40d3      	lsrs	r3, r2
 8005bc8:	4a04      	ldr	r2, [pc, #16]	; (8005bdc <HAL_RCC_GetPCLK1Freq+0x40>)
 8005bca:	5cd3      	ldrb	r3, [r2, r3]
 8005bcc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3708      	adds	r7, #8
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	40021000 	.word	0x40021000
 8005bdc:	08006c64 	.word	0x08006c64

08005be0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005be6:	f7ff ffcd 	bl	8005b84 <HAL_RCC_GetHCLKFreq>
 8005bea:	4601      	mov	r1, r0
 8005bec:	4b0b      	ldr	r3, [pc, #44]	; (8005c1c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005bf4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005bf8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	fa92 f2a2 	rbit	r2, r2
 8005c00:	603a      	str	r2, [r7, #0]
  return result;
 8005c02:	683a      	ldr	r2, [r7, #0]
 8005c04:	fab2 f282 	clz	r2, r2
 8005c08:	b2d2      	uxtb	r2, r2
 8005c0a:	40d3      	lsrs	r3, r2
 8005c0c:	4a04      	ldr	r2, [pc, #16]	; (8005c20 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005c0e:	5cd3      	ldrb	r3, [r2, r3]
 8005c10:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005c14:	4618      	mov	r0, r3
 8005c16:	3708      	adds	r7, #8
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	40021000 	.word	0x40021000
 8005c20:	08006c64 	.word	0x08006c64

08005c24 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b092      	sub	sp, #72	; 0x48
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005c30:	2300      	movs	r3, #0
 8005c32:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005c34:	2300      	movs	r3, #0
 8005c36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f000 80cd 	beq.w	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c48:	4b8e      	ldr	r3, [pc, #568]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d10e      	bne.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c54:	4b8b      	ldr	r3, [pc, #556]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c56:	69db      	ldr	r3, [r3, #28]
 8005c58:	4a8a      	ldr	r2, [pc, #552]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c5e:	61d3      	str	r3, [r2, #28]
 8005c60:	4b88      	ldr	r3, [pc, #544]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c68:	60bb      	str	r3, [r7, #8]
 8005c6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c72:	4b85      	ldr	r3, [pc, #532]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d118      	bne.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c7e:	4b82      	ldr	r3, [pc, #520]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a81      	ldr	r2, [pc, #516]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c88:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c8a:	f7fd f945 	bl	8002f18 <HAL_GetTick>
 8005c8e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c90:	e008      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c92:	f7fd f941 	bl	8002f18 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	2b64      	cmp	r3, #100	; 0x64
 8005c9e:	d901      	bls.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e0ea      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca4:	4b78      	ldr	r3, [pc, #480]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d0f0      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005cb0:	4b74      	ldr	r3, [pc, #464]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d07d      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d076      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cce:	4b6d      	ldr	r3, [pc, #436]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cdc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce0:	fa93 f3a3 	rbit	r3, r3
 8005ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ce8:	fab3 f383 	clz	r3, r3
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4b66      	ldr	r3, [pc, #408]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cf2:	4413      	add	r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	6013      	str	r3, [r2, #0]
 8005cfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d04:	fa93 f3a3 	rbit	r3, r3
 8005d08:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d0c:	fab3 f383 	clz	r3, r3
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	461a      	mov	r2, r3
 8005d14:	4b5d      	ldr	r3, [pc, #372]	; (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d16:	4413      	add	r3, r2
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d20:	4a58      	ldr	r2, [pc, #352]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d24:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d28:	f003 0301 	and.w	r3, r3, #1
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d045      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d30:	f7fd f8f2 	bl	8002f18 <HAL_GetTick>
 8005d34:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d36:	e00a      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d38:	f7fd f8ee 	bl	8002f18 <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d901      	bls.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e095      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x256>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d54:	fa93 f3a3 	rbit	r3, r3
 8005d58:	627b      	str	r3, [r7, #36]	; 0x24
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	623b      	str	r3, [r7, #32]
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	fa93 f3a3 	rbit	r3, r3
 8005d64:	61fb      	str	r3, [r7, #28]
  return result;
 8005d66:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d68:	fab3 f383 	clz	r3, r3
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	095b      	lsrs	r3, r3, #5
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	f043 0302 	orr.w	r3, r3, #2
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d102      	bne.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005d7c:	4b41      	ldr	r3, [pc, #260]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	e007      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8005d82:	2302      	movs	r3, #2
 8005d84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	fa93 f3a3 	rbit	r3, r3
 8005d8c:	617b      	str	r3, [r7, #20]
 8005d8e:	4b3d      	ldr	r3, [pc, #244]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d92:	2202      	movs	r2, #2
 8005d94:	613a      	str	r2, [r7, #16]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	fa92 f2a2 	rbit	r2, r2
 8005d9c:	60fa      	str	r2, [r7, #12]
  return result;
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	fab2 f282 	clz	r2, r2
 8005da4:	b2d2      	uxtb	r2, r2
 8005da6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	f002 021f 	and.w	r2, r2, #31
 8005db0:	2101      	movs	r1, #1
 8005db2:	fa01 f202 	lsl.w	r2, r1, r2
 8005db6:	4013      	ands	r3, r2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0bd      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005dbc:	4b31      	ldr	r3, [pc, #196]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	492e      	ldr	r1, [pc, #184]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005dce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d105      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dd6:	4b2b      	ldr	r3, [pc, #172]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	4a2a      	ldr	r2, [pc, #168]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005de0:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d008      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005dee:	4b25      	ldr	r3, [pc, #148]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df2:	f023 0203 	bic.w	r2, r3, #3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	4922      	ldr	r1, [pc, #136]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0320 	and.w	r3, r3, #32
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d008      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e0c:	4b1d      	ldr	r3, [pc, #116]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e10:	f023 0210 	bic.w	r2, r3, #16
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	491a      	ldr	r1, [pc, #104]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d008      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e2a:	4b16      	ldr	r3, [pc, #88]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	4913      	ldr	r1, [pc, #76]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005e48:	4b0e      	ldr	r3, [pc, #56]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	490b      	ldr	r1, [pc, #44]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d008      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005e66:	4b07      	ldr	r3, [pc, #28]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	4904      	ldr	r1, [pc, #16]	; (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3748      	adds	r7, #72	; 0x48
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	40021000 	.word	0x40021000
 8005e88:	40007000 	.word	0x40007000
 8005e8c:	10908100 	.word	0x10908100

08005e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e049      	b.n	8005f36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d106      	bne.n	8005ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7fc febc 	bl	8002c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	3304      	adds	r3, #4
 8005ecc:	4619      	mov	r1, r3
 8005ece:	4610      	mov	r0, r2
 8005ed0:	f000 f9da 	bl	8006288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3708      	adds	r7, #8
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
	...

08005f40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d001      	beq.n	8005f58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e040      	b.n	8005fda <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68da      	ldr	r2, [r3, #12]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0201 	orr.w	r2, r2, #1
 8005f6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a1c      	ldr	r2, [pc, #112]	; (8005fe8 <HAL_TIM_Base_Start_IT+0xa8>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00e      	beq.n	8005f98 <HAL_TIM_Base_Start_IT+0x58>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f82:	d009      	beq.n	8005f98 <HAL_TIM_Base_Start_IT+0x58>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a18      	ldr	r2, [pc, #96]	; (8005fec <HAL_TIM_Base_Start_IT+0xac>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d004      	beq.n	8005f98 <HAL_TIM_Base_Start_IT+0x58>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a17      	ldr	r2, [pc, #92]	; (8005ff0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d115      	bne.n	8005fc4 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	4b15      	ldr	r3, [pc, #84]	; (8005ff4 <HAL_TIM_Base_Start_IT+0xb4>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2b06      	cmp	r3, #6
 8005fa8:	d015      	beq.n	8005fd6 <HAL_TIM_Base_Start_IT+0x96>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb0:	d011      	beq.n	8005fd6 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f042 0201 	orr.w	r2, r2, #1
 8005fc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc2:	e008      	b.n	8005fd6 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0201 	orr.w	r2, r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	e000      	b.n	8005fd8 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	40012c00 	.word	0x40012c00
 8005fec:	40000400 	.word	0x40000400
 8005ff0:	40014000 	.word	0x40014000
 8005ff4:	00010007 	.word	0x00010007

08005ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b02      	cmp	r3, #2
 800600c:	d122      	bne.n	8006054 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b02      	cmp	r3, #2
 800601a:	d11b      	bne.n	8006054 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0202 	mvn.w	r2, #2
 8006024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	f003 0303 	and.w	r3, r3, #3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f905 	bl	800624a <HAL_TIM_IC_CaptureCallback>
 8006040:	e005      	b.n	800604e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 f8f7 	bl	8006236 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 f908 	bl	800625e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	f003 0304 	and.w	r3, r3, #4
 800605e:	2b04      	cmp	r3, #4
 8006060:	d122      	bne.n	80060a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f003 0304 	and.w	r3, r3, #4
 800606c:	2b04      	cmp	r3, #4
 800606e:	d11b      	bne.n	80060a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f06f 0204 	mvn.w	r2, #4
 8006078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2202      	movs	r2, #2
 800607e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 f8db 	bl	800624a <HAL_TIM_IC_CaptureCallback>
 8006094:	e005      	b.n	80060a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f8cd 	bl	8006236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 f8de 	bl	800625e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	f003 0308 	and.w	r3, r3, #8
 80060b2:	2b08      	cmp	r3, #8
 80060b4:	d122      	bne.n	80060fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d11b      	bne.n	80060fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f06f 0208 	mvn.w	r2, #8
 80060cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2204      	movs	r2, #4
 80060d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	69db      	ldr	r3, [r3, #28]
 80060da:	f003 0303 	and.w	r3, r3, #3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f8b1 	bl	800624a <HAL_TIM_IC_CaptureCallback>
 80060e8:	e005      	b.n	80060f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f8a3 	bl	8006236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 f8b4 	bl	800625e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	2b10      	cmp	r3, #16
 8006108:	d122      	bne.n	8006150 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	f003 0310 	and.w	r3, r3, #16
 8006114:	2b10      	cmp	r3, #16
 8006116:	d11b      	bne.n	8006150 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f06f 0210 	mvn.w	r2, #16
 8006120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2208      	movs	r2, #8
 8006126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006132:	2b00      	cmp	r3, #0
 8006134:	d003      	beq.n	800613e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f887 	bl	800624a <HAL_TIM_IC_CaptureCallback>
 800613c:	e005      	b.n	800614a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f879 	bl	8006236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f88a 	bl	800625e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b01      	cmp	r3, #1
 800615c:	d10e      	bne.n	800617c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	2b01      	cmp	r3, #1
 800616a:	d107      	bne.n	800617c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f06f 0201 	mvn.w	r2, #1
 8006174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fc fcb4 	bl	8002ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006186:	2b80      	cmp	r3, #128	; 0x80
 8006188:	d10e      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006194:	2b80      	cmp	r3, #128	; 0x80
 8006196:	d107      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f960 	bl	8006468 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061b6:	d10e      	bne.n	80061d6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061c2:	2b80      	cmp	r3, #128	; 0x80
 80061c4:	d107      	bne.n	80061d6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 f953 	bl	800647c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e0:	2b40      	cmp	r3, #64	; 0x40
 80061e2:	d10e      	bne.n	8006202 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ee:	2b40      	cmp	r3, #64	; 0x40
 80061f0:	d107      	bne.n	8006202 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 f838 	bl	8006272 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	f003 0320 	and.w	r3, r3, #32
 800620c:	2b20      	cmp	r3, #32
 800620e:	d10e      	bne.n	800622e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b20      	cmp	r3, #32
 800621c:	d107      	bne.n	800622e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f06f 0220 	mvn.w	r2, #32
 8006226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 f913 	bl	8006454 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800622e:	bf00      	nop
 8006230:	3708      	adds	r7, #8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800624a:	b480      	push	{r7}
 800624c:	b083      	sub	sp, #12
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006252:	bf00      	nop
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr

0800625e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800625e:	b480      	push	{r7}
 8006260:	b083      	sub	sp, #12
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006266:	bf00      	nop
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006272:	b480      	push	{r7}
 8006274:	b083      	sub	sp, #12
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
	...

08006288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a32      	ldr	r2, [pc, #200]	; (8006364 <TIM_Base_SetConfig+0xdc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d007      	beq.n	80062b0 <TIM_Base_SetConfig+0x28>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062a6:	d003      	beq.n	80062b0 <TIM_Base_SetConfig+0x28>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a2f      	ldr	r2, [pc, #188]	; (8006368 <TIM_Base_SetConfig+0xe0>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d108      	bne.n	80062c2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4313      	orrs	r3, r2
 80062c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a27      	ldr	r2, [pc, #156]	; (8006364 <TIM_Base_SetConfig+0xdc>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d013      	beq.n	80062f2 <TIM_Base_SetConfig+0x6a>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d0:	d00f      	beq.n	80062f2 <TIM_Base_SetConfig+0x6a>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a24      	ldr	r2, [pc, #144]	; (8006368 <TIM_Base_SetConfig+0xe0>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d00b      	beq.n	80062f2 <TIM_Base_SetConfig+0x6a>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a23      	ldr	r2, [pc, #140]	; (800636c <TIM_Base_SetConfig+0xe4>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d007      	beq.n	80062f2 <TIM_Base_SetConfig+0x6a>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a22      	ldr	r2, [pc, #136]	; (8006370 <TIM_Base_SetConfig+0xe8>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d003      	beq.n	80062f2 <TIM_Base_SetConfig+0x6a>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a21      	ldr	r2, [pc, #132]	; (8006374 <TIM_Base_SetConfig+0xec>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d108      	bne.n	8006304 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	4313      	orrs	r3, r2
 8006302:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	4313      	orrs	r3, r2
 8006310:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a0e      	ldr	r2, [pc, #56]	; (8006364 <TIM_Base_SetConfig+0xdc>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d00b      	beq.n	8006348 <TIM_Base_SetConfig+0xc0>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a0e      	ldr	r2, [pc, #56]	; (800636c <TIM_Base_SetConfig+0xe4>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d007      	beq.n	8006348 <TIM_Base_SetConfig+0xc0>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a0d      	ldr	r2, [pc, #52]	; (8006370 <TIM_Base_SetConfig+0xe8>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d003      	beq.n	8006348 <TIM_Base_SetConfig+0xc0>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	4a0c      	ldr	r2, [pc, #48]	; (8006374 <TIM_Base_SetConfig+0xec>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d103      	bne.n	8006350 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	691a      	ldr	r2, [r3, #16]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	615a      	str	r2, [r3, #20]
}
 8006356:	bf00      	nop
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	40012c00 	.word	0x40012c00
 8006368:	40000400 	.word	0x40000400
 800636c:	40014000 	.word	0x40014000
 8006370:	40014400 	.word	0x40014400
 8006374:	40014800 	.word	0x40014800

08006378 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006388:	2b01      	cmp	r3, #1
 800638a:	d101      	bne.n	8006390 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800638c:	2302      	movs	r3, #2
 800638e:	e054      	b.n	800643a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a24      	ldr	r2, [pc, #144]	; (8006448 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d108      	bne.n	80063cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80063c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	4313      	orrs	r3, r2
 80063ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	4313      	orrs	r3, r2
 80063dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a17      	ldr	r2, [pc, #92]	; (8006448 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d00e      	beq.n	800640e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f8:	d009      	beq.n	800640e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a13      	ldr	r2, [pc, #76]	; (800644c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d004      	beq.n	800640e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a11      	ldr	r2, [pc, #68]	; (8006450 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d10c      	bne.n	8006428 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006414:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	4313      	orrs	r3, r2
 800641e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3714      	adds	r7, #20
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	40012c00 	.word	0x40012c00
 800644c:	40000400 	.word	0x40000400
 8006450:	40014000 	.word	0x40014000

08006454 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006470:	bf00      	nop
 8006472:	370c      	adds	r7, #12
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e040      	b.n	8006524 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7fc fbe4 	bl	8002c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2224      	movs	r2, #36	; 0x24
 80064bc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f022 0201 	bic.w	r2, r2, #1
 80064cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f82c 	bl	800652c <UART_SetConfig>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d101      	bne.n	80064de <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e022      	b.n	8006524 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d002      	beq.n	80064ec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f956 	bl	8006798 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800650a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 0201 	orr.w	r2, r2, #1
 800651a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f9dd 	bl	80068dc <UART_CheckIdleState>
 8006522:	4603      	mov	r3, r0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3708      	adds	r7, #8
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006534:	2300      	movs	r3, #0
 8006536:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	431a      	orrs	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	431a      	orrs	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	4313      	orrs	r3, r2
 800654e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	4b8a      	ldr	r3, [pc, #552]	; (8006780 <UART_SetConfig+0x254>)
 8006558:	4013      	ands	r3, r2
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6812      	ldr	r2, [r2, #0]
 800655e:	6979      	ldr	r1, [r7, #20]
 8006560:	430b      	orrs	r3, r1
 8006562:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	68da      	ldr	r2, [r3, #12]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	4313      	orrs	r3, r2
 8006588:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	430a      	orrs	r2, r1
 800659c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a78      	ldr	r2, [pc, #480]	; (8006784 <UART_SetConfig+0x258>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d120      	bne.n	80065ea <UART_SetConfig+0xbe>
 80065a8:	4b77      	ldr	r3, [pc, #476]	; (8006788 <UART_SetConfig+0x25c>)
 80065aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ac:	f003 0303 	and.w	r3, r3, #3
 80065b0:	2b03      	cmp	r3, #3
 80065b2:	d817      	bhi.n	80065e4 <UART_SetConfig+0xb8>
 80065b4:	a201      	add	r2, pc, #4	; (adr r2, 80065bc <UART_SetConfig+0x90>)
 80065b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ba:	bf00      	nop
 80065bc:	080065cd 	.word	0x080065cd
 80065c0:	080065d9 	.word	0x080065d9
 80065c4:	080065df 	.word	0x080065df
 80065c8:	080065d3 	.word	0x080065d3
 80065cc:	2300      	movs	r3, #0
 80065ce:	77fb      	strb	r3, [r7, #31]
 80065d0:	e01d      	b.n	800660e <UART_SetConfig+0xe2>
 80065d2:	2302      	movs	r3, #2
 80065d4:	77fb      	strb	r3, [r7, #31]
 80065d6:	e01a      	b.n	800660e <UART_SetConfig+0xe2>
 80065d8:	2304      	movs	r3, #4
 80065da:	77fb      	strb	r3, [r7, #31]
 80065dc:	e017      	b.n	800660e <UART_SetConfig+0xe2>
 80065de:	2308      	movs	r3, #8
 80065e0:	77fb      	strb	r3, [r7, #31]
 80065e2:	e014      	b.n	800660e <UART_SetConfig+0xe2>
 80065e4:	2310      	movs	r3, #16
 80065e6:	77fb      	strb	r3, [r7, #31]
 80065e8:	e011      	b.n	800660e <UART_SetConfig+0xe2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a67      	ldr	r2, [pc, #412]	; (800678c <UART_SetConfig+0x260>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d102      	bne.n	80065fa <UART_SetConfig+0xce>
 80065f4:	2300      	movs	r3, #0
 80065f6:	77fb      	strb	r3, [r7, #31]
 80065f8:	e009      	b.n	800660e <UART_SetConfig+0xe2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a64      	ldr	r2, [pc, #400]	; (8006790 <UART_SetConfig+0x264>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d102      	bne.n	800660a <UART_SetConfig+0xde>
 8006604:	2300      	movs	r3, #0
 8006606:	77fb      	strb	r3, [r7, #31]
 8006608:	e001      	b.n	800660e <UART_SetConfig+0xe2>
 800660a:	2310      	movs	r3, #16
 800660c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006616:	d15a      	bne.n	80066ce <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006618:	7ffb      	ldrb	r3, [r7, #31]
 800661a:	2b08      	cmp	r3, #8
 800661c:	d827      	bhi.n	800666e <UART_SetConfig+0x142>
 800661e:	a201      	add	r2, pc, #4	; (adr r2, 8006624 <UART_SetConfig+0xf8>)
 8006620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006624:	08006649 	.word	0x08006649
 8006628:	08006651 	.word	0x08006651
 800662c:	08006659 	.word	0x08006659
 8006630:	0800666f 	.word	0x0800666f
 8006634:	0800665f 	.word	0x0800665f
 8006638:	0800666f 	.word	0x0800666f
 800663c:	0800666f 	.word	0x0800666f
 8006640:	0800666f 	.word	0x0800666f
 8006644:	08006667 	.word	0x08006667
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006648:	f7ff faa8 	bl	8005b9c <HAL_RCC_GetPCLK1Freq>
 800664c:	61b8      	str	r0, [r7, #24]
        break;
 800664e:	e013      	b.n	8006678 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006650:	f7ff fac6 	bl	8005be0 <HAL_RCC_GetPCLK2Freq>
 8006654:	61b8      	str	r0, [r7, #24]
        break;
 8006656:	e00f      	b.n	8006678 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006658:	4b4e      	ldr	r3, [pc, #312]	; (8006794 <UART_SetConfig+0x268>)
 800665a:	61bb      	str	r3, [r7, #24]
        break;
 800665c:	e00c      	b.n	8006678 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800665e:	f7ff fa27 	bl	8005ab0 <HAL_RCC_GetSysClockFreq>
 8006662:	61b8      	str	r0, [r7, #24]
        break;
 8006664:	e008      	b.n	8006678 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006666:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800666a:	61bb      	str	r3, [r7, #24]
        break;
 800666c:	e004      	b.n	8006678 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800666e:	2300      	movs	r3, #0
 8006670:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	77bb      	strb	r3, [r7, #30]
        break;
 8006676:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d074      	beq.n	8006768 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	005a      	lsls	r2, r3, #1
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	085b      	lsrs	r3, r3, #1
 8006688:	441a      	add	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006692:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	2b0f      	cmp	r3, #15
 8006698:	d916      	bls.n	80066c8 <UART_SetConfig+0x19c>
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066a0:	d212      	bcs.n	80066c8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	f023 030f 	bic.w	r3, r3, #15
 80066aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	085b      	lsrs	r3, r3, #1
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	f003 0307 	and.w	r3, r3, #7
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	89fb      	ldrh	r3, [r7, #14]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	89fa      	ldrh	r2, [r7, #14]
 80066c4:	60da      	str	r2, [r3, #12]
 80066c6:	e04f      	b.n	8006768 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	77bb      	strb	r3, [r7, #30]
 80066cc:	e04c      	b.n	8006768 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066ce:	7ffb      	ldrb	r3, [r7, #31]
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d828      	bhi.n	8006726 <UART_SetConfig+0x1fa>
 80066d4:	a201      	add	r2, pc, #4	; (adr r2, 80066dc <UART_SetConfig+0x1b0>)
 80066d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066da:	bf00      	nop
 80066dc:	08006701 	.word	0x08006701
 80066e0:	08006709 	.word	0x08006709
 80066e4:	08006711 	.word	0x08006711
 80066e8:	08006727 	.word	0x08006727
 80066ec:	08006717 	.word	0x08006717
 80066f0:	08006727 	.word	0x08006727
 80066f4:	08006727 	.word	0x08006727
 80066f8:	08006727 	.word	0x08006727
 80066fc:	0800671f 	.word	0x0800671f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006700:	f7ff fa4c 	bl	8005b9c <HAL_RCC_GetPCLK1Freq>
 8006704:	61b8      	str	r0, [r7, #24]
        break;
 8006706:	e013      	b.n	8006730 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006708:	f7ff fa6a 	bl	8005be0 <HAL_RCC_GetPCLK2Freq>
 800670c:	61b8      	str	r0, [r7, #24]
        break;
 800670e:	e00f      	b.n	8006730 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006710:	4b20      	ldr	r3, [pc, #128]	; (8006794 <UART_SetConfig+0x268>)
 8006712:	61bb      	str	r3, [r7, #24]
        break;
 8006714:	e00c      	b.n	8006730 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006716:	f7ff f9cb 	bl	8005ab0 <HAL_RCC_GetSysClockFreq>
 800671a:	61b8      	str	r0, [r7, #24]
        break;
 800671c:	e008      	b.n	8006730 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800671e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006722:	61bb      	str	r3, [r7, #24]
        break;
 8006724:	e004      	b.n	8006730 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006726:	2300      	movs	r3, #0
 8006728:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	77bb      	strb	r3, [r7, #30]
        break;
 800672e:	bf00      	nop
    }

    if (pclk != 0U)
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d018      	beq.n	8006768 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	085a      	lsrs	r2, r3, #1
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	441a      	add	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	fbb2 f3f3 	udiv	r3, r2, r3
 8006748:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	2b0f      	cmp	r3, #15
 800674e:	d909      	bls.n	8006764 <UART_SetConfig+0x238>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006756:	d205      	bcs.n	8006764 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	b29a      	uxth	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	60da      	str	r2, [r3, #12]
 8006762:	e001      	b.n	8006768 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006774:	7fbb      	ldrb	r3, [r7, #30]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3720      	adds	r7, #32
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	efff69f3 	.word	0xefff69f3
 8006784:	40013800 	.word	0x40013800
 8006788:	40021000 	.word	0x40021000
 800678c:	40004400 	.word	0x40004400
 8006790:	40004800 	.word	0x40004800
 8006794:	007a1200 	.word	0x007a1200

08006798 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00a      	beq.n	80067c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00a      	beq.n	80067e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	430a      	orrs	r2, r1
 80067e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e8:	f003 0304 	and.w	r3, r3, #4
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00a      	beq.n	8006806 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	430a      	orrs	r2, r1
 8006804:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680a:	f003 0308 	and.w	r3, r3, #8
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00a      	beq.n	8006828 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	430a      	orrs	r2, r1
 8006826:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	f003 0310 	and.w	r3, r3, #16
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00a      	beq.n	800684a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	430a      	orrs	r2, r1
 8006848:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b00      	cmp	r3, #0
 8006854:	d00a      	beq.n	800686c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	430a      	orrs	r2, r1
 800686a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006874:	2b00      	cmp	r3, #0
 8006876:	d01a      	beq.n	80068ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	430a      	orrs	r2, r1
 800688c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006892:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006896:	d10a      	bne.n	80068ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00a      	beq.n	80068d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	430a      	orrs	r2, r1
 80068ce:	605a      	str	r2, [r3, #4]
  }
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b098      	sub	sp, #96	; 0x60
 80068e0:	af02      	add	r7, sp, #8
 80068e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068ec:	f7fc fb14 	bl	8002f18 <HAL_GetTick>
 80068f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0308 	and.w	r3, r3, #8
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d12e      	bne.n	800695e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006900:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006908:	2200      	movs	r2, #0
 800690a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f88c 	bl	8006a2c <UART_WaitOnFlagUntilTimeout>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d021      	beq.n	800695e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006922:	e853 3f00 	ldrex	r3, [r3]
 8006926:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800692a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800692e:	653b      	str	r3, [r7, #80]	; 0x50
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	461a      	mov	r2, r3
 8006936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006938:	647b      	str	r3, [r7, #68]	; 0x44
 800693a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800693e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006940:	e841 2300 	strex	r3, r2, [r1]
 8006944:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1e6      	bne.n	800691a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2220      	movs	r2, #32
 8006950:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e062      	b.n	8006a24 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0304 	and.w	r3, r3, #4
 8006968:	2b04      	cmp	r3, #4
 800696a:	d149      	bne.n	8006a00 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800696c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006974:	2200      	movs	r2, #0
 8006976:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f856 	bl	8006a2c <UART_WaitOnFlagUntilTimeout>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d03c      	beq.n	8006a00 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	e853 3f00 	ldrex	r3, [r3]
 8006992:	623b      	str	r3, [r7, #32]
   return(result);
 8006994:	6a3b      	ldr	r3, [r7, #32]
 8006996:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800699a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	461a      	mov	r2, r3
 80069a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069a4:	633b      	str	r3, [r7, #48]	; 0x30
 80069a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ac:	e841 2300 	strex	r3, r2, [r1]
 80069b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1e6      	bne.n	8006986 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	3308      	adds	r3, #8
 80069be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	e853 3f00 	ldrex	r3, [r3]
 80069c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0301 	bic.w	r3, r3, #1
 80069ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3308      	adds	r3, #8
 80069d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069d8:	61fa      	str	r2, [r7, #28]
 80069da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069dc:	69b9      	ldr	r1, [r7, #24]
 80069de:	69fa      	ldr	r2, [r7, #28]
 80069e0:	e841 2300 	strex	r3, r2, [r1]
 80069e4:	617b      	str	r3, [r7, #20]
   return(result);
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1e5      	bne.n	80069b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2220      	movs	r2, #32
 80069f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e011      	b.n	8006a24 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2220      	movs	r2, #32
 8006a04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2220      	movs	r2, #32
 8006a0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3758      	adds	r7, #88	; 0x58
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	603b      	str	r3, [r7, #0]
 8006a38:	4613      	mov	r3, r2
 8006a3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a3c:	e049      	b.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a44:	d045      	beq.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a46:	f7fc fa67 	bl	8002f18 <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	69ba      	ldr	r2, [r7, #24]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d302      	bcc.n	8006a5c <UART_WaitOnFlagUntilTimeout+0x30>
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d101      	bne.n	8006a60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e048      	b.n	8006af2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d031      	beq.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	f003 0308 	and.w	r3, r3, #8
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d110      	bne.n	8006a9e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2208      	movs	r2, #8
 8006a82:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f000 f838 	bl	8006afa <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2208      	movs	r2, #8
 8006a8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e029      	b.n	8006af2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	69db      	ldr	r3, [r3, #28]
 8006aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aac:	d111      	bne.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f81e 	bl	8006afa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e00f      	b.n	8006af2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69da      	ldr	r2, [r3, #28]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	4013      	ands	r3, r2
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	bf0c      	ite	eq
 8006ae2:	2301      	moveq	r3, #1
 8006ae4:	2300      	movne	r3, #0
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	461a      	mov	r2, r3
 8006aea:	79fb      	ldrb	r3, [r7, #7]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d0a6      	beq.n	8006a3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b095      	sub	sp, #84	; 0x54
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b0a:	e853 3f00 	ldrex	r3, [r3]
 8006b0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b20:	643b      	str	r3, [r7, #64]	; 0x40
 8006b22:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b28:	e841 2300 	strex	r3, r2, [r1]
 8006b2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1e6      	bne.n	8006b02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	3308      	adds	r3, #8
 8006b3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	6a3b      	ldr	r3, [r7, #32]
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	f023 0301 	bic.w	r3, r3, #1
 8006b4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	3308      	adds	r3, #8
 8006b52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e5      	bne.n	8006b34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d118      	bne.n	8006ba2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	f023 0310 	bic.w	r3, r3, #16
 8006b84:	647b      	str	r3, [r7, #68]	; 0x44
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b8e:	61bb      	str	r3, [r7, #24]
 8006b90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b92:	6979      	ldr	r1, [r7, #20]
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	e841 2300 	strex	r3, r2, [r1]
 8006b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1e6      	bne.n	8006b70 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2220      	movs	r2, #32
 8006ba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006bb6:	bf00      	nop
 8006bb8:	3754      	adds	r7, #84	; 0x54
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
	...

08006bc4 <__libc_init_array>:
 8006bc4:	b570      	push	{r4, r5, r6, lr}
 8006bc6:	4d0d      	ldr	r5, [pc, #52]	; (8006bfc <__libc_init_array+0x38>)
 8006bc8:	4c0d      	ldr	r4, [pc, #52]	; (8006c00 <__libc_init_array+0x3c>)
 8006bca:	1b64      	subs	r4, r4, r5
 8006bcc:	10a4      	asrs	r4, r4, #2
 8006bce:	2600      	movs	r6, #0
 8006bd0:	42a6      	cmp	r6, r4
 8006bd2:	d109      	bne.n	8006be8 <__libc_init_array+0x24>
 8006bd4:	4d0b      	ldr	r5, [pc, #44]	; (8006c04 <__libc_init_array+0x40>)
 8006bd6:	4c0c      	ldr	r4, [pc, #48]	; (8006c08 <__libc_init_array+0x44>)
 8006bd8:	f000 f820 	bl	8006c1c <_init>
 8006bdc:	1b64      	subs	r4, r4, r5
 8006bde:	10a4      	asrs	r4, r4, #2
 8006be0:	2600      	movs	r6, #0
 8006be2:	42a6      	cmp	r6, r4
 8006be4:	d105      	bne.n	8006bf2 <__libc_init_array+0x2e>
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bec:	4798      	blx	r3
 8006bee:	3601      	adds	r6, #1
 8006bf0:	e7ee      	b.n	8006bd0 <__libc_init_array+0xc>
 8006bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bf6:	4798      	blx	r3
 8006bf8:	3601      	adds	r6, #1
 8006bfa:	e7f2      	b.n	8006be2 <__libc_init_array+0x1e>
 8006bfc:	08006c94 	.word	0x08006c94
 8006c00:	08006c94 	.word	0x08006c94
 8006c04:	08006c94 	.word	0x08006c94
 8006c08:	08006c98 	.word	0x08006c98

08006c0c <memset>:
 8006c0c:	4402      	add	r2, r0
 8006c0e:	4603      	mov	r3, r0
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d100      	bne.n	8006c16 <memset+0xa>
 8006c14:	4770      	bx	lr
 8006c16:	f803 1b01 	strb.w	r1, [r3], #1
 8006c1a:	e7f9      	b.n	8006c10 <memset+0x4>

08006c1c <_init>:
 8006c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1e:	bf00      	nop
 8006c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c22:	bc08      	pop	{r3}
 8006c24:	469e      	mov	lr, r3
 8006c26:	4770      	bx	lr

08006c28 <_fini>:
 8006c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c2a:	bf00      	nop
 8006c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c2e:	bc08      	pop	{r3}
 8006c30:	469e      	mov	lr, r3
 8006c32:	4770      	bx	lr
