<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='194' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='192'>/// createPostRAScheduler - This pass performs post register allocation
  /// scheduling.</doc>
<def f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='200' type='char &amp;'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='228' u='a' c='_ZL12overridePassPKvN4llvm18IdentifyingPassPtrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='940' u='a' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='342' u='a' c='_ZN12_GLOBAL__N_117AArch64PassConfigC1ERN4llvm20AArch64TargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='326' u='a' c='_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='257' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='352' u='a' c='_ZN12_GLOBAL__N_113PPCPassConfigC1ERN4llvm16PPCTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='397' u='a' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
