$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 D reg_reset $end
  $var wire 1 E mem_reset $end
  $var wire 1 F rom_wen $end
  $var wire 32 G rom_wdata [31:0] $end
  $var wire 32 H rom_addr [31:0] $end
  $var wire 1 I clk $end
  $var wire 32 J regs_out[0] [31:0] $end
  $var wire 32 K regs_out[1] [31:0] $end
  $var wire 32 L regs_out[2] [31:0] $end
  $var wire 32 M regs_out[3] [31:0] $end
  $var wire 32 N regs_out[4] [31:0] $end
  $var wire 32 O regs_out[5] [31:0] $end
  $var wire 32 P regs_out[6] [31:0] $end
  $var wire 32 Q regs_out[7] [31:0] $end
  $var wire 32 R regs_out[8] [31:0] $end
  $var wire 32 S regs_out[9] [31:0] $end
  $var wire 32 T regs_out[10] [31:0] $end
  $var wire 32 U regs_out[11] [31:0] $end
  $var wire 32 V regs_out[12] [31:0] $end
  $var wire 32 W regs_out[13] [31:0] $end
  $var wire 32 X regs_out[14] [31:0] $end
  $var wire 32 Y regs_out[15] [31:0] $end
  $var wire 32 Z pc [31:0] $end
  $scope module miniRV $end
   $var wire 1 D reg_reset $end
   $var wire 1 E mem_reset $end
   $var wire 1 F rom_wen $end
   $var wire 32 G rom_wdata [31:0] $end
   $var wire 32 H rom_addr [31:0] $end
   $var wire 1 I clk $end
   $var wire 32 J regs_out[0] [31:0] $end
   $var wire 32 K regs_out[1] [31:0] $end
   $var wire 32 L regs_out[2] [31:0] $end
   $var wire 32 M regs_out[3] [31:0] $end
   $var wire 32 N regs_out[4] [31:0] $end
   $var wire 32 O regs_out[5] [31:0] $end
   $var wire 32 P regs_out[6] [31:0] $end
   $var wire 32 Q regs_out[7] [31:0] $end
   $var wire 32 R regs_out[8] [31:0] $end
   $var wire 32 S regs_out[9] [31:0] $end
   $var wire 32 T regs_out[10] [31:0] $end
   $var wire 32 U regs_out[11] [31:0] $end
   $var wire 32 V regs_out[12] [31:0] $end
   $var wire 32 W regs_out[13] [31:0] $end
   $var wire 32 X regs_out[14] [31:0] $end
   $var wire 32 Y regs_out[15] [31:0] $end
   $var wire 32 Z pc [31:0] $end
   $var wire 32 # inst [31:0] $end
   $var wire 5 $ dec_rd [4:0] $end
   $var wire 5 % dec_rs1 [4:0] $end
   $var wire 5 & dec_rs2 [4:0] $end
   $var wire 32 ' dec_imm [31:0] $end
   $var wire 1 ( dec_wen $end
   $var wire 7 ) dec_opcode [6:0] $end
   $var wire 3 * dec_funct3 [2:0] $end
   $var wire 1 [ is_pc_jump $end
   $var wire 32 \ pc_addr [31:0] $end
   $var wire 32 + rdata1 [31:0] $end
   $var wire 32 , rdata2 [31:0] $end
   $var wire 32 - alu_res [31:0] $end
   $var wire 32 ] wdata [31:0] $end
   $var wire 1 ^ ram_wen $end
   $var wire 32 _ ram_addr [31:0] $end
   $var wire 32 ` ram_wdata [31:0] $end
   $var wire 32 a ram_rdata [31:0] $end
   $var wire 4 b ram_wstrb [3:0] $end
   $scope module u_alu $end
    $var wire 7 ) opcode [6:0] $end
    $var wire 32 + rdata1 [31:0] $end
    $var wire 32 , rdata2 [31:0] $end
    $var wire 32 ' imm [31:0] $end
    $var wire 32 - rout [31:0] $end
   $upscope $end
   $scope module u_dec $end
    $var wire 32 # inst [31:0] $end
    $var wire 5 $ rd [4:0] $end
    $var wire 5 % rs1 [4:0] $end
    $var wire 5 & rs2 [4:0] $end
    $var wire 7 ) opcode [6:0] $end
    $var wire 3 * funct3 [2:0] $end
    $var wire 1 ( wen $end
    $var wire 32 ' imm [31:0] $end
    $var wire 1 . sign $end
   $upscope $end
   $scope module u_pc $end
    $var wire 1 I clk $end
    $var wire 1 D reset $end
    $var wire 32 \ in_addr [31:0] $end
    $var wire 1 [ is_addr $end
    $var wire 32 Z out_addr [31:0] $end
    $var wire 32 / next_addr [31:0] $end
   $upscope $end
   $scope module u_ram $end
    $var wire 1 I clk $end
    $var wire 1 E reset $end
    $var wire 1 ^ wen $end
    $var wire 32 ` wdata [31:0] $end
    $var wire 4 b wstrb [3:0] $end
    $var wire 32 _ addr [31:0] $end
    $var wire 32 a read_data [31:0] $end
    $var wire 32 c sv_mem_read__Vstatic__result [31:0] $end
   $upscope $end
   $scope module u_rf $end
    $var wire 1 I clk $end
    $var wire 1 D reset $end
    $var wire 1 ( wen $end
    $var wire 5 $ rd [4:0] $end
    $var wire 5 % rs1 [4:0] $end
    $var wire 5 & rs2 [4:0] $end
    $var wire 32 ] wdata [31:0] $end
    $var wire 32 J regs_out[0] [31:0] $end
    $var wire 32 K regs_out[1] [31:0] $end
    $var wire 32 L regs_out[2] [31:0] $end
    $var wire 32 M regs_out[3] [31:0] $end
    $var wire 32 N regs_out[4] [31:0] $end
    $var wire 32 O regs_out[5] [31:0] $end
    $var wire 32 P regs_out[6] [31:0] $end
    $var wire 32 Q regs_out[7] [31:0] $end
    $var wire 32 R regs_out[8] [31:0] $end
    $var wire 32 S regs_out[9] [31:0] $end
    $var wire 32 T regs_out[10] [31:0] $end
    $var wire 32 U regs_out[11] [31:0] $end
    $var wire 32 V regs_out[12] [31:0] $end
    $var wire 32 W regs_out[13] [31:0] $end
    $var wire 32 X regs_out[14] [31:0] $end
    $var wire 32 Y regs_out[15] [31:0] $end
    $var wire 32 + rdata1 [31:0] $end
    $var wire 32 , rdata2 [31:0] $end
    $var wire 32 0 regs[0] [31:0] $end
    $var wire 32 1 regs[1] [31:0] $end
    $var wire 32 2 regs[2] [31:0] $end
    $var wire 32 3 regs[3] [31:0] $end
    $var wire 32 4 regs[4] [31:0] $end
    $var wire 32 5 regs[5] [31:0] $end
    $var wire 32 6 regs[6] [31:0] $end
    $var wire 32 7 regs[7] [31:0] $end
    $var wire 32 8 regs[8] [31:0] $end
    $var wire 32 9 regs[9] [31:0] $end
    $var wire 32 : regs[10] [31:0] $end
    $var wire 32 ; regs[11] [31:0] $end
    $var wire 32 < regs[12] [31:0] $end
    $var wire 32 = regs[13] [31:0] $end
    $var wire 32 > regs[14] [31:0] $end
    $var wire 32 ? regs[15] [31:0] $end
    $var wire 4 @ trunc_rd [3:0] $end
    $var wire 4 A trunc_rs1 [3:0] $end
    $var wire 4 B trunc_rs2 [3:0] $end
    $var wire 32 C i [31:0] $end
    $var wire 32 e j [31:0] $end
   $upscope $end
   $scope module u_rom $end
    $var wire 32 Z addr [31:0] $end
    $var wire 32 # read_data [31:0] $end
    $var wire 32 d sv_rom_read__Vstatic__result [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11100100010000101000000010010011 #
b00001 $
b00101 %
b00100 &
b11111111111111111111111001000100 '
1(
b0010011 )
b000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b11111111111111111111111001000100 -
1.
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b0001 @
b0101 A
b0100 B
b00000000000000000000000000010000 C
0D
0E
0F
b00010110110100001010010110100011 G
b00000000000000000000000000000100 H
0I
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 S
b00000000000000000000000000000000 T
b00000000000000000000000000000000 U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
b00000000000000000000000000000000 Z
0[
b00000000000000000000000000000000 \
b11111111111111111111111001000100 ]
0^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b11100100010000101000000010010011 a
b0000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000010000 e
#1
b00010110110100001010010110100011 #
b01011 $
b00001 %
b01101 &
b00000000000000000000000101101011 '
0(
b0100011 )
b010 *
b11111111111111111111111001000100 +
b00000000000000000000000000000000 -
0.
b00000000000000000000000000000100 /
b11111111111111111111111001000100 1
b1011 @
b0001 A
b1101 B
1I
b11111111111111111111111001000100 K
b00000000000000000000000000000100 Z
b00000000000000000000000000000000 ]
1^
b11111111111111111111111110101111 _
b00000000000000000000000000000000 a
b1111 b
#2
0I
#3
b00000000000000000000000000000000 #
b00000 $
b00000 %
b00000 &
b00000000000000000000000000000000 '
b0000000 )
b000 *
b00000000000000000000000000000000 +
b00000000000000000000000000001000 /
b0000 @
b0000 A
b0000 B
1I
b00000000000000000000000000001000 Z
0^
b00000000000000000000000000000000 _
b11100100010000101000000010010011 a
b0000 b
#4
b11100100010000101000000010010011 #
b00001 $
b00101 %
b00100 &
b11111111111111111111111001000100 '
1(
b0010011 )
b11111111111111111111111001000100 -
1.
b00000000000000000000000000000000 /
b00000000000000000000000000000000 1
b0001 @
b0101 A
b0100 B
0I
b00000000000000000000000000000000 K
b00000000000000000000000000000000 Z
b11111111111111111111111001000100 ]
#5
b00010110110100001010010110100011 #
b01011 $
b00001 %
b01101 &
b00000000000000000000000101101011 '
0(
b0100011 )
b010 *
b11111111111111111111111001000100 +
b00000000000000000000000000000000 -
0.
b00000000000000000000000000000100 /
b11111111111111111111111001000100 1
b1011 @
b0001 A
b1101 B
1I
b11111111111111111111111001000100 K
b00000000000000000000000000000100 Z
b00000000000000000000000000000000 ]
1^
b11111111111111111111111110101111 _
b00000000000000000000000000000000 a
b1111 b
#6
0I
#7
b00000000000000000000000000000000 #
b00000 $
b00000 %
b00000 &
b00000000000000000000000000000000 '
b0000000 )
b000 *
b00000000000000000000000000000000 +
b00000000000000000000000000001000 /
b0000 @
b0000 A
b0000 B
1I
b00000000000000000000000000001000 Z
0^
b00000000000000000000000000000000 _
b11100100010000101000000010010011 a
b0000 b
