
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: CENTURION

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2019q3p1, Build 317R, Built Apr  1 2020 10:50:36

Modified Files: 6
FID:  path (prevtimestamp, timestamp)
10       D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01)
11       D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21)
12       D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\DPRAM.vhd (N/A, 2020-05-17 11:47:43)
13       D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\MRAM.vhdl (N/A, 2020-05-17 11:48:04)
14       D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\REG.vhdl (N/A, 2020-05-17 11:48:21)
15       D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05)

*******************************************************************
Modules that may have changed as a result of file changes: 19
MID:  lib.cell.view
2        work.alu.alu_str may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (architecture and entity definition)
4        work.buf.buf_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
6        work.bus_transciever.bus_transciever_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
8        work.bus_transciever4.bus_transciever4_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
10       work.counter.counter_arch may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (architecture and entity definition)
12       work.dpram.rtl may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\DPRAM.vhd (N/A, 2020-05-17 11:47:43) <-- (architecture and entity definition)
14       work.dual_and.dual_and_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
16       work.dual_nor.dual_nor_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
18       work.dual_xor.dual_xor_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
20       work.inv.inv_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
22       work.mram.rtl may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\MRAM.vhdl (N/A, 2020-05-17 11:48:04) <-- (architecture and entity definition)
24       work.pent_and.pent_and_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
26       work.quad_and.quad_and_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
28       work.quad_nor.quad_nor_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
30       work.reg8.reg8_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\REG.vhdl (N/A, 2020-05-17 11:48:21) <-- (architecture and entity definition)
32       work.reg8_stable.reg8_stable_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\REG.vhdl (N/A, 2020-05-17 11:48:21) <-- (architecture and entity definition)
34       work.tri_buf.tri_buf_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
36       work.triple_and.triple_and_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)
38       work.triple_nor.triple_nor_beh may have changed because the following files changed:
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\ALU.vhdl (N/A, 2020-05-17 11:47:01) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\COUNTER.vhd (N/A, 2020-05-17 11:47:21) <-- (may instantiate this module)
                        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\logic.vhdl (N/A, 2020-05-17 11:46:05) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 10
FID:  path (timestamp)
0        D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\src\CPU.vhdl (2020-05-17 11:44:11)
1        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\arith.vhd (2020-02-29 04:19:08)
2        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\hyperents.vhd (2020-02-29 04:19:08)
3        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\location.map (2020-02-29 07:43:18)
4        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\numeric.vhd (2020-02-29 04:19:08)
5        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2020-02-29 04:19:08)
6        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\std.vhd (2020-02-29 04:19:08)
7        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\std1164.vhd (2020-02-29 04:19:08)
8        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\umr_capim.vhd (2020-02-29 04:19:08)
9        D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\vhd\unsigned.vhd (2020-02-29 04:19:08)

*******************************************************************
Unchanged modules: 2
MID:  lib.cell.view
0        work.cpu.cpu_arch
1        work.cpu.vhdl
