{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1468692694353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468692694357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 16 15:11:34 2016 " "Processing started: Sat Jul 16 15:11:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468692694357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692694357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Componente_ULA -c Componente_ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Componente_ULA -c Componente_ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692694358 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1468692694709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componente_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componente_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Componente_ULA-arq " "Found design unit 1: Componente_ULA-arq" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468692709816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Componente_ULA " "Found entity 1: Componente_ULA" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468692709816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Componente_ULA " "Elaborating entity \"Componente_ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1468692709863 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[0\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709894 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[1\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709894 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[2\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709894 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[3\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709894 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[4\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[4\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709894 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[5\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[5\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[6\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[6\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[7\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[7\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[8\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[8\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[9\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[9\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[10\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[10\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[11\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[11\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[12\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[12\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[13\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[13\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[14\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[14\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[15\] Componente_ULA.vhd(18) " "Inferred latch for \"O\[15\]\" at Componente_ULA.vhd(18)" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692709910 "|Componente_ULA"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[0\]\$latch " "Latch O\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[1\]\$latch " "Latch O\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[2\]\$latch " "Latch O\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[3\]\$latch " "Latch O\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[4\]\$latch " "Latch O\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[5\]\$latch " "Latch O\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[6\]\$latch " "Latch O\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[7\]\$latch " "Latch O\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[8\]\$latch " "Latch O\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[9\]\$latch " "Latch O\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[10\]\$latch " "Latch O\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[11\]\$latch " "Latch O\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[12\]\$latch " "Latch O\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[13\]\$latch " "Latch O\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[14\]\$latch " "Latch O\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "O\[15\]\$latch " "Latch O\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_OP\[2\]" {  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468692710714 ""}  } { { "Componente_ULA.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_ULA.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468692710714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1468692710933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1468692711715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468692711715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1468692711777 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1468692711777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1468692711777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1468692711777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468692711809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 16 15:11:51 2016 " "Processing ended: Sat Jul 16 15:11:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468692711809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468692711809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468692711809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1468692711809 ""}
