# Component constraints for C:\Users\glen_\OneDrive\Documenten\GitHub\intelliflow\2020-2021\PCB\TestCodesPCB\PSoc_Slave_Codes\SPI_Slave_FullDuplex.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\glen_\OneDrive\Documenten\GitHub\intelliflow\2020-2021\PCB\TestCodesPCB\PSoc_Slave_Codes\SPI_Slave_FullDuplex.cydsn\SPI_Slave_FullDuplex.cyprj
# Date: Sun, 03 Jan 2021 18:29:20 GMT
