<root><simulation><result_generated_time />2023-05-12 16:55:02<layer><layer_spec />{'B': 1, 'K': 160, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 47040, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />336</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [960, 1, 1], 'I': [6, 1, 1], 'O': [160, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 3), ('K', 10)], [('C', 2), ('K', 16)]], [], []]<I />[[[('K', 10)], [('K', 16)]], [[('C', 3)], [('C', 2)]], [], []]<O />[[[('C', 3)], [('C', 2)]], [[('K', 10)], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7)], [('C', 160)], []]<I />[[], [('OY', 7), ('OX', 7), ('C', 160)], []]<O />[[], [('OY', 7), ('OX', 7), ('C', 160)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [160.0, 1.0, 1.0, 1.0], 'O': [6.0, 1, 160, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1228800, 1228800], 'I': [8, 376320, 376320], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.02, 0.04, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.05, 0.0], 'I': [0.02, 0.05, 0.0], 'O': [0.02, 0.05, 0.0]}<effective_mem_size_bit />{'W': [8, 7680, 1228800], 'I': [8, 2352, 376320], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [960, 960, 1, 1], 'I': [960, 6, 1, 1], 'O': [960, 160, 1, 1]}<unique_unit_count />{'W': [960, 960, 1, 1], 'I': [6, 6, 1, 1], 'O': [160, 160, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [160.0, 1.0, 1.0, 1.0], 'O': [6.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[153600, 153600], [153600, 153600], [153600, 0]]<I />[[47040, 47040], [47040, 47040], [47040, 0]]<O />[[(1246560, 1254400), (1254400, 1246560)], [(1246560, 1254400), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(1246560, 1254400), (1254400, 1246560)], [(1246560, 1254400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[19200, 19200], [2400, 2400], [600, 0]]<I />[[5880, 5880], [735, 735], [184, 0]]<O />[[(155820, 156800), (156800, 155820)], [(19478, 19600), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([155820, 156800], [156800, 155820]), ([19478, 19600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />501760</mac_count></basic_info><energy><total_energy />16483625.4<mem_energy_breakdown><W />[13.5, 475.6, 799.1]<I />[4.1, 145.7, 244.7]<O />[219.0, 3884.5, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />25088.0<total />16477798.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2531<utilization_without_data_loading />0.2837<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.27<mac_utilize_temporal_without_data_loading />0.3026</mac_array_utilization><latency><latency_cycle_with_data_loading />29041<latency_cycle_without_data_loading />25905<ideal_computing_cycle />7840<data_loading><load_cycle_total />3136<load_cycle_individual />{'W': [15, 2400, 0], 'I': [1, 735, 0]}<load_cycle_combined />{'W': 2400, 'I': 735}</data_loading><mem_stalling><mem_stall_cycle_total />18065<mem_stall_cycle_individual />{'W': [[-7839], [-7791, -5406], [-7840, -7840]], 'I': [[-7839], [-7839, -7839], [-7840, -7840]], 'O': [[-7840], [-7840, 15680], [-7718, -7809]]}<mem_stall_cycle_shared />{'W': [[-7839], [-7791, 18065], [0, 0]], 'I': [[-7839], [-7839, 18065], [0, 0]], 'O': [[-7840], [-7840, 15680], [-7718, -7809]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1228800, 1228800], 'I': [8, 376320, 376320], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [7680, 1228800, 1228800], 'I': [48, 376320, 376320], 'O': [1280, 62720, 62720]}<loop_cycles_each_level />{'W': [49, 7840, 7840], 'I': [1, 7840, 7840], 'O': [1, 7840, 7840]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 1, 1], 'O': [1, 160, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [156.7, 156.7], [156.7, 156.7]], 'I': [[8.0, 8.0], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [1280.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [7680.0, 156.7], [156.7, 156.7]], 'I': [[8.0, 8.0], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [1280.0, 1280.0], [1280.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [156.7, 156.7], [156.7, 0]], 'I': [[8.0, 8.0], [48.0, 48.0], [48.0, 0]], 'O': [[8.0, 8.0], [1280.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1492.7, 1484.7], [204.7, 8.0]], 'I': [[8.0, 8.0], [1492.7, 1484.7], [204.7, 8.0]], 'O': [[8.0, 8.0], [1492.7, 1484.7], [204.7, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7840], [49, 49, 160], [7840, 7840, 1]], 'I': [[1, 1, 7840], [1, 1, 7840], [7840, 7840, 1]], 'O': [[1, 1, 7840], [1, 1, 7840], [7840, 7840, 1]]}<trans_time_real />{'W': [[0, 1, 7840], [[0, 49, 160], [15, 49, 160]], [[2400, 7840, 1], [600, 7840, 1]]], 'I': [[0, 1, 7840], [[0, 1, 7840], [0, 1, 7840]], [[735, 7840, 1], [184, 7840, 1]]], 'O': [[0, 1, 7840], [[0, 1, 7840], [2, 1, 7840]], [[122, 7840, 1], [31, 7840, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -34], [-5440, -7240]], 'I': [[-1], [-1, -1], [-7105, -7656]], 'O': [[-1], [-1, 2], [-7718, -7809]]}<single_stall_count />{'W': [7839, 159, 0], 'I': [7839, 7839, 0], 'O': [7840, 7840, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2385, 0], 'I': [0, 0], 'O': [7840, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[2385, -7840], [0, -7718]], 1: [[-7840, -7840], [-7718, -7840]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>