/* Generated by soc/nordic/common/uicr/gen_periphconf_entries.py */

#include <zephyr/devicetree.h>
#include <uicr/uicr.h>

/* P7.0 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio7)), 0, 4);
/* P7.0 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio7)), 0, 4);
/* P7.1 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio7)), 1, 4);
/* P7.1 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio7)), 1, 4);
/* P7.2 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio7)), 2, 4);
/* P7.2 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio7)), 2, 4);
/* P9.2 CTRLSEL = 2 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio9)), 2, 2);
/* P9.2 CTRLSEL = 2 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio9)), 2, 2);
/* P9.4 CTRLSEL = 6 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio9)), 4, 6);
/* P9.5 CTRLSEL = 6 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(DT_REG_ADDR(DT_NODELABEL(gpio9)), 5, 6);
/* adc IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(adc), 0), NRF_PROCESSOR_APPLICATION);
/* can120 IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(can120), 0), NRF_PROCESSOR_APPLICATION);
/* nfct IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(nfct), 0), NRF_PROCESSOR_APPLICATION);
/* pwm130 IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(pwm130), 0), NRF_PROCESSOR_APPLICATION);
/* spi121 IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(spi121), 0), NRF_PROCESSOR_APPLICATION);
/* uart136 IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(uart136), 0), NRF_PROCESSOR_APPLICATION);
/* usbhs IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(DT_IRQN_BY_IDX(DT_NODELABEL(usbhs), 0), NRF_PROCESSOR_APPLICATION);
/* SPU131: gpiote130 ch. 0 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 0, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 1 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 1, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 2 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 2, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 3 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 3, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 4 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 4, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 5 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 5, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 6 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 6, true, NRF_OWNER_APPLICATION);
/* SPU131: gpiote130 ch. 7 permissions */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 7, true, NRF_OWNER_APPLICATION);
/* SPU131: P0.8 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 8, true, NRF_OWNER_APPLICATION);
/* SPU131: P0.9 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 9, true, NRF_OWNER_APPLICATION);
/* SPU131: P0.10 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 10, true, NRF_OWNER_APPLICATION);
/* SPU131: P0.11 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 11, true, NRF_OWNER_APPLICATION);
/* SPU131: P1.5 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 1, 5, true, NRF_OWNER_APPLICATION);
/* SPU131: P1.6 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 1, 6, true, NRF_OWNER_APPLICATION);
/* SPU131: P1.11 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 1, 11, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.4 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 4, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.4 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 4, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.5 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 5, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.5 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 5, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.6 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 6, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.6 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 6, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.7 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 7, true, NRF_OWNER_APPLICATION);
/* SPU131: P2.7 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 7, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.0 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 0, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.0 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 0, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.1 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 1, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.1 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 1, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.2 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 2, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.2 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 2, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.4 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 4, true, NRF_OWNER_APPLICATION);
/* SPU131: P7.4 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 7, 4, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.0 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 0, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.1 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 1, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.2 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 2, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.2 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 2, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.2 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 2, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.3 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 3, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.4 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 4, true, NRF_OWNER_APPLICATION);
/* SPU131: P9.5 permissions */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 5, true, NRF_OWNER_APPLICATION);
/* SPU133: GRTC CC4 permissions */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 4, true, NRF_OWNER_APPLICATION);
/* SPU133: GRTC CC5 permissions */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 5, false, NRF_OWNER_APPLICATION);
/* SPU133: GRTC CC5 permissions */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 5, false, NRF_OWNER_APPLICATION);
/* SPU133: GRTC CC6 permissions */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 6, false, NRF_OWNER_APPLICATION);
/* SPU133: GRTC CC6 permissions */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 6, false, NRF_OWNER_APPLICATION);
/* SPU110: usbhs permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f080000UL, 6, true, true, NRF_OWNER_APPLICATION);
/* SPU120: canpll permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f8c0000UL, 2, true, false, NRF_OWNER_APPLICATION);
/* SPU121: can120 permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f8d0000UL, 8, true, true, NRF_OWNER_APPLICATION);
/* SPU122: spi121 permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f8e0000UL, 7, true, true, NRF_OWNER_APPLICATION);
/* SPU132: adc permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f980000UL, 2, true, true, NRF_OWNER_APPLICATION);
/* SPU132: nfct permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f980000UL, 5, true, true, NRF_OWNER_APPLICATION);
/* SPU134: pwm130 permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f9a0000UL, 4, true, true, NRF_OWNER_APPLICATION);
/* SPU137: uart136 permissions */
UICR_SPU_PERIPH_PERM_SET(0x5f9d0000UL, 5, true, true, NRF_OWNER_APPLICATION);