<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_554_DO_ND_DS18B20_BUZZER_GIAY_UP_DW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="do_nd_ds_18b20_ht_7doan_buzzer_giay_up_dw.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="do_nd_ds_18b20_ht_7doan_buzzer_giay_up_dw.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="do_nd_ds_18b20_ht_7doan_buzzer_giay_up_dw.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7561644363962858470" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3250196131859024038" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5938826805583546140" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379811" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="151753128189552752" xil_pn:start_ts="1596379811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596379862" xil_pn:in_ck="8693947749597757388" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6929934591624487881" xil_pn:start_ts="1596379856">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.lso"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.ngc"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.prj"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.syr"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW.xst"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_vhdl.prj"/>
      <outfile xil_pn:name="DO_ND_DS_18B20_HT_7DOAN_BUZZER_GIAY_UP_DW_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
