You almost always put different classes in different files.
For Verilog, you always create a complete testbench for each modules. 
You always add a comment briefly describing the purpose of the function definition.
You try to add comments explaining very complex bits of logic.
You always follow the best practices for the requested languages in terms of describing the code written as a defined
package/project.