;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -4, @-20
	JMP -120
	MOV -1, <-20
	JMP 102, 11
	SUB #12, @6
	CMP #12, @6
	SUB #12, @6
	MOV 12, @10
	SUB #12, @6
	SLT #2, -7
	ADD <10, <1
	ADD <10, <1
	CMP @121, 103
	SPL 0, #332
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB 0, -100
	SPL 0, #332
	SLT <100, 90
	DJN 100, 90
	ADD 210, <60
	ADD <10, <1
	CMP -207, <-120
	ADD 210, 60
	CMP -207, <-120
	SLT 20, @12
	MOV 32, @317
	ADD 210, 60
	MOV -1, <-20
	SPL 0, #332
	DJN 100, 90
	SUB @124, 106
	CMP -702, -16
	SPL 0, #332
	DAT <1, #1
	ADD 100, -101
	SPL 20, <12
	SPL 0, #332
	SLT @0, @2
	SUB 12, @10
	JMN <-127, 100
	JMZ 12, 10
	JMP 0, -33
	SUB @-127, 100
	SUB -100, 0
	MOV -7, <-20
	DJN -1, @-20
