
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93654                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489232                       # Number of bytes of host memory used
host_op_rate                                   105843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47058.92                       # Real time elapsed on the host
host_tick_rate                               22580194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4407236841                       # Number of instructions simulated
sim_ops                                    4980871048                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   204                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3155268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6310217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.392164                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       149648970                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    177325670                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2897220                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    393563419                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22887471                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22890980                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3509                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       497665957                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        29494324                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         737845962                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        713897934                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      2895639                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          474960604                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     165252478                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     30146753                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    152323915                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2407236840                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2733113594                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2528464685                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.080938                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.242474                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1734047248     68.58%     68.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    340569993     13.47%     82.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     85752855      3.39%     85.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     75383489      2.98%     88.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     49243169      1.95%     90.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20760029      0.82%     91.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     30093189      1.19%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27362235      1.08%     93.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    165252478      6.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2528464685                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     26911811                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2209313362                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             540450630                       # Number of loads committed
system.switch_cpus.commit.membars            33495821                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1532996378     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10081921      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     55704918      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     36845973      1.35%     59.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     15163904      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     50244117      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     60465692      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      8461316      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     52459406      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3349476      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    540450630     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    366889863     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2733113594                       # Class of committed instruction
system.switch_cpus.commit.refs              907340493                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         426696987                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2407236840                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2733113594                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.058558                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.058558                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1979641577                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1604                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    149195357                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2912497779                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        140913578                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         332287803                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2906232                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          6206                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      92449444                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           497665957                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         308145851                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2235055084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        710833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2602129713                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         5815626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.195301                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    310235655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    202030765                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.021164                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.154451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.524909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1993970664     78.25%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         60180385      2.36%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         56260144      2.21%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         69468385      2.73%     85.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         62523068      2.45%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         25155462      0.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         22785824      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14757607      0.58%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        243097097      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3442910                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        486251391                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.113366                       # Inst execution rate
system.switch_cpus.iew.exec_refs            957800125                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          371343359                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        16886265                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     564352029                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     30253516                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27048                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    374968951                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2885347169                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     586456766                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4673737                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2837079751                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      82518466                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2906232                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      82522912                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          629                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     13768439                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        15246                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     23560278                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     23901399                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      8079087                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        15246                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1548790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1894120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2833784071                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2811665658                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590915                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1674524972                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.103393                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2812402818                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2698928652                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1689379508                       # number of integer regfile writes
system.switch_cpus.ipc                       0.944681                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.944681                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1569320388     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10082414      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     59081041      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     36847228      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     15965833      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     51871855      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     60465709      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10129335      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     64880233      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3349476      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    586468272     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    373291637     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2841753488                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            55434506                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019507                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3435746      6.20%      6.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             45      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             1      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           164      0.00%      6.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      7231845     13.05%     19.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3904736      7.04%     26.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            19      0.00%     26.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1655787      2.99%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19980736     36.04%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19225427     34.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2388384651                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7290250640                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2346352805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2418312926                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2855093652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2841753488                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     30253517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    152233574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2568                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       106763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    317853828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198636                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.115201                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.905744                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1611422974     63.24%     63.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    293478580     11.52%     74.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    180251100      7.07%     81.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    125729993      4.93%     86.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    120096927      4.71%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     67242700      2.64%     94.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     82055304      3.22%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41718767      1.64%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     26202291      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198636                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.115200                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      508803279                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    996892046                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    465312853                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    619282715                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     13610379                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20099877                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    564352029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    374968951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4333073588                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      347472121                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       107878738                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2996337974                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17015995                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        183678690                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      270921464                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        304185                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5521625765                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2894235777                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3205600782                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         381802630                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          90118                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2906232                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     353323376                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        209262805                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2702504604                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1518608968                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     41221399                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         475893429                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     30253644                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    719214534                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5248647064                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5790609411                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        588167361                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       376975612                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          316                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5281094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       277093                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10562188                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         277093                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3153271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1523751                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1631203                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1992                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3153271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4725295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4740185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9465480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9465480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    299564544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    299349248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    598913792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               598913792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3155263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3155263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3155263                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10736816736                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10699343830                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29984047407                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5279002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3516309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4936096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5278957                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15843147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15843282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    931021696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              931033216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3171356                       # Total snoops (count)
system.tol2bus.snoopTraffic                 195040128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8452450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032820                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178165                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8175041     96.72%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 277409      3.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8452450                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7728094200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11010987165                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    201620224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         201622784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     97941760                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       97941760                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1575158                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1575178                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       765170                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            765170                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    189742436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            189744845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      92171845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            92171845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      92171845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    189742436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           281916690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1530340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3127021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000262911298                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        86885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        86885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5703911                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1444495                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1575178                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    765170                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3150356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1530340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 23295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           164594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           126449                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           136950                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           118824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           119657                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           130879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           278413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           168991                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            87153                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           240196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          328006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          438761                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          288468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          172743                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          151503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          175474                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            81722                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            50012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            55134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            54868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            58818                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            71218                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            61214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            59634                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            57042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           222927                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          235930                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          145816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          135110                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           67744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           66398                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          106722                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 72018323311                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               15635305000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           130650717061                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23030.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41780.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1752211                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 935673                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                56.03                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               61.14                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3150356                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1530340                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1560762                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1559750                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3265                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     52                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 67617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 68486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 86427                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 86751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 86936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 86931                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 86925                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 86924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 86948                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 87072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 87324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 87384                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 87334                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 87798                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 87575                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 86904                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 86885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 86885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1969482                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   151.344827                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.450091                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    80.756005                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       101615      5.16%      5.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1604465     81.47%     86.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       181703      9.23%     95.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        52222      2.65%     98.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        18761      0.95%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6999      0.36%     99.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2542      0.13%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          810      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          365      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1969482                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        86885                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     35.990436                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    34.052698                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.807201                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             15      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           206      0.24%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1067      1.23%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         3140      3.61%      5.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         6381      7.34%     12.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         9494     10.93%     23.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        11645     13.40%     36.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        12174     14.01%     50.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        11319     13.03%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         9401     10.82%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         7432      8.55%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         5274      6.07%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3590      4.13%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2324      2.67%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1417      1.63%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          865      1.00%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          543      0.62%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          275      0.32%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          154      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           79      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           47      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           20      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        86885                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        86885                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.613040                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.589991                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.887515                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           18342     21.11%     21.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             868      1.00%     22.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           65310     75.17%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             856      0.99%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1469      1.69%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              23      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        86885                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             200131904                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1490880                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               97939776                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              201622784                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            97941760                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      188.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       92.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   189.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    92.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.19                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598618125                       # Total gap between requests
system.mem_ctrls0.avgGap                    454034.45                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    200129344                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     97939776                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2409.186072340558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 188339386.027911096811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 92169978.229435175657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3150316                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1530340                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1559024                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 130649158037                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24756658827745                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38975.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41471.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  16177227.82                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   57.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8074054800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4291450515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        13439650560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5416736580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    417104933940                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     56791748160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      588999109995                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       554.300177                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 144065465126                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 883051609792                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5988075240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3182733675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8887564980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2571476400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    394615931070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     75730059840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      574856376645                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       540.990616                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 193346420050                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 833770654868                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    202247680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         202250880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     97098368                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       97098368                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1580060                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1580085                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       758581                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            758581                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    190332927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            190335939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      91378139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            91378139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      91378139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    190332927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           281714078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1517162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3137997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000261829606                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        86131                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        86131                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5714591                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1432047                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1580085                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    758581                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3160170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1517162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 22123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           164184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           129037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           124521                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           118921                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           121616                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           133117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           289667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           182936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            84369                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           225289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          327003                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          444426                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          293128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          174224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          151651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          173958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            83410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            51176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            53484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            54590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            60670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            73356                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            62320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            59178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            52572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           208301                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          232874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          145462                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          138710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           68200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           68258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          104574                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 72266802420                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               15690235000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           131105183670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23029.23                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41779.23                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1758718                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 922733                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                56.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               60.82                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3160170                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1517162                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1567048                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1566113                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2379                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2335                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     87                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     85                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 67184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 68070                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 85748                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 85997                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 86167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 86177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 86189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 86170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 86169                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 86280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 86546                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 86594                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 86519                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 86999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 86792                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 86141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 86131                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 86131                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1129                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1973727                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   150.948503                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   139.303250                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    79.316729                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       101817      5.16%      5.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1608430     81.49%     86.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       183503      9.30%     95.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        52040      2.64%     98.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        18206      0.92%     99.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6462      0.33%     99.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2263      0.11%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          697      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          309      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1973727                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        86131                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     36.433166                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    34.476819                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.924444                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             15      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           202      0.23%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          983      1.14%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2941      3.41%      4.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6025      7.00%     11.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         9092     10.56%     22.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        11223     13.03%     35.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        12016     13.95%     49.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        11241     13.05%     62.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         9382     10.89%     73.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         7477      8.68%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         5563      6.46%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3859      4.48%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2392      2.78%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1547      1.80%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          953      1.11%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          560      0.65%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          303      0.35%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          172      0.20%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           92      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           49      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           27      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        86131                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        86131                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.614274                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.591519                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.881404                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           18040     20.94%     20.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             856      0.99%     21.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           64972     75.43%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             853      0.99%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1379      1.60%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              22      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        86131                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             200835008                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1415872                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               97096640                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              202250880                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            97098368                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      189.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       91.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   190.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    91.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.19                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598787427                       # Total gap between requests
system.mem_ctrls1.avgGap                    454361.07                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    200831808                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     97096640                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 189000466.686161339283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 91376512.796509817243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3160120                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1517162                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2195292                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 131102988378                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24745130218255                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     43905.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41486.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  16310143.69                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   57.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8045444820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4276247745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        13380702720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5318924220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    417515146980                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     56446491840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      588863493765                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       554.172550                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 143167962504                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 883949112414                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6046994520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3214046220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9024952860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2600520480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    396691810080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     73981955040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      575440814640                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       541.540623                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 188793855648                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 838323219270                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2125831                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2125831                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2125831                       # number of overall hits
system.l2.overall_hits::total                 2125831                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3155218                       # number of demand (read+write) misses
system.l2.demand_misses::total                3155263                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3155218                       # number of overall misses
system.l2.overall_misses::total               3155263                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4222125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 292338957552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     292343179677                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4222125                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 292338957552                       # number of overall miss cycles
system.l2.overall_miss_latency::total    292343179677                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5281049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5281094                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5281049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5281094                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.597460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.597464                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.597460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.597464                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        93825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92652.538605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92652.555326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        93825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92652.538605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92652.555326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1523751                       # number of writebacks
system.l2.writebacks::total                   1523751                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3155218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3155263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3155218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3155263                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3837262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 265359147197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 265362984459                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3837262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 265359147197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 265362984459                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.597460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.597464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.597460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.597464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85272.488889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84101.684003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84101.700701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85272.488889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84101.684003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84101.700701                       # average overall mshr miss latency
system.l2.replacements                        3171356                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1992558                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1992558                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1992558                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1992558                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       260691                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        260691                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    178178262                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     178178262                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.952199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89446.918675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89446.918675                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    161153603                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    161153603                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.952199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80900.403112                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80900.403112                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4222125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4222125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        93825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        93825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3837262                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3837262                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85272.488889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85272.488889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2125731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2125731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3153226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3153226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 292160779290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 292160779290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5278957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5278957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.597320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.597320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92654.563704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92654.563704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3153226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3153226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 265197993594                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 265197993594                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.597320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.597320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84103.706361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84103.706361                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    10304658                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3171868                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.248766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.783892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.075862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   505.136315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 172161308                       # Number of tag accesses
system.l2.tags.data_accesses                172161308                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    308145785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2308350208                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    308145785                       # number of overall hits
system.cpu.icache.overall_hits::total      2308350208                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total           936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5677455                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5677455                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5677455                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5677455                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    308145850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2308351144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    308145850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2308351144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87345.461538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6065.657051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87345.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6065.657051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4278837                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4278837                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4278837                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4278837                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95085.266667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95085.266667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95085.266667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95085.266667                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    308145785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2308350208                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5677455                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5677455                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    308145850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2308351144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87345.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6065.657051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4278837                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4278837                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95085.266667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95085.266667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2308351124                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2520033.978166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.109815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.815647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038166                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       90025695532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      90025695532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    841966715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1516355806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    841966715                       # number of overall hits
system.cpu.dcache.overall_hits::total      1516355806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     17108619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21800726                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     17108619                       # number of overall misses
system.cpu.dcache.overall_misses::total      21800726                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1158592729920                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1158592729920                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1158592729920                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1158592729920                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    859075334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1538156532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    859075334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1538156532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67719.827645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53144.685637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67719.827645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53144.685637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40532                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        34159                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               414                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             235                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    97.903382                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   145.357447                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4227122                       # number of writebacks
system.cpu.dcache.writebacks::total           4227122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     11827676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11827676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     11827676                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11827676                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5280943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5280943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5280943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5280943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 317845110747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 317845110747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 317845110747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 317845110747                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60187.188301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60187.188301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60187.188301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60187.188301                       # average overall mshr miss latency
system.cpu.dcache.replacements                9972999                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    505232979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       889578948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     17099041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21038881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1157772566004                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1157772566004                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    522332020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    910617829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67709.795304                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55030.139959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     11820185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11820185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5278856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5278856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 317663856693                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 317663856693                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60176.647496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60176.647496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    336733736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      626776858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         9578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       761845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    820163916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    820163916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    336743314                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    627538703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85629.976613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1076.549582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    181254054                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181254054                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86849.091519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86849.091519                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     30146524                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     52831667                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          405                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     22058883                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22058883                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     30146830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     52832072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 72087.852941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54466.377778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          200                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          106                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1585434                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1585434                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 14956.924528                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14956.924528                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     30146549                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     52831790                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     30146549                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     52831790                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1631992518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9973255                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.636899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.357231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.642081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       52612225863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      52612225863                       # Number of data accesses

---------- End Simulation Statistics   ----------
