<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="vec_vec_op_streaming" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="op" src_type="unsigned char" src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS_A" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="vec1" src_type="stream&lt;hls::axis&lt;stream_data, 2, 5, 6&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="192" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="vec1" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="vec2" src_type="stream&lt;hls::axis&lt;stream_data, 2, 5, 6&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="192" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="vec2" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="vec_out" src_type="stream&lt;hls::axis&lt;stream_data, 2, 5, 6&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="192" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="vec_out" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
