ispEXPERT Compiler Release 2.0.00.17.20.15, May 20 2002 13:06:40


Design Parameters
-----------------

EFFORT:                         MEDIUM (2)
IGNORE_FIXED_PIN:               OFF
MAX_GLB_IN:                     16
MAX_GLB_OUT:                    4
OUTPUT_FORM:                    VERILOG, VHDL
OS_VERSION:                     Windows NT 6.2
PARAM_FILE:                     'c:\users\tim\desktop\classes\eecs52\software\abel\ispxpert'
PIN_FILE:                       'c:\users\tim\desktop\classes\eecs52\software\abel\CPLDzero.xpn'
STRATEGY:                       DELAY
TIMING_ANALYZER:                ON 
USE_GLOBAL_RESET:               ON


Design Specification
--------------------

Design:                         cpldzero
Part:                           ispLSI1016EA-125LJ44


ISP:                            ON
ISP_EXCEPT_Y2:                  OFF
PULL:                           UP
SECURITY:                       OFF
Y1_AS_RESET:                    ON
SLOWSLEW:                       OFF


Number of Critical Pins:        0
Number of Free Pins:            1
Number of Locked Pins:          15
Number of Reserved Pins:        0


Input Pins

    Pin Name                Pin Attribute

        CLOCK                   LOCK 11, PULLUP


Output Pins

    Pin Name                Pin Attribute

        CAS                     LOCK 19, PULLUP
        CLKBA                   LOCK 8, PULLUP
        CS0                     LOCK 17, PULLUP
        DIOR                    LOCK 15, PULLUP
        DIOW                    LOCK 21, PULLUP
        DRAM                    LOCK 20, PULLUP
        IDEDIR                  LOCK 10, PULLUP
        MUX                     LOCK 18, PULLUP
        OE1                     LOCK 9, PULLUP
        OE2                     LOCK 5, PULLUP
        RAS                     LOCK 22, PULLUP
        SRDY                    LOCK 41, PULLUP
        ST0                     PULLUP
        XCS                     LOCK 32, PULLUP
        XDCS                    LOCK 30, PULLUP


Pre-Route Design Statistics
---------------------------

Number of Macrocells:           10
Number of GLBs:                 3
Number of I/Os:                 15
Number of Nets:                 10

Number of Free Inputs:          0
Number of Free Outputs:         1
Number of Free Three-States:    0
Number of Free Bidi's:          0

Number of Locked Input IOCs:    0
Number of Locked DIs:           0
Number of Locked Outputs:       14
Number of Locked Three-States:  0
Number of Locked Bidi's:        0

Number of CRIT Outputs:         0
Number of Global OEs:           0
Number of External Clocks:      1


GLB Utilization (Out of 16):	18%
I/O Utilization (Out of 33):	45%
Net Utilization (Out of 97):	10%


Nets with Fanout of  1:         6
Nets with Fanout of  2:         2
Nets with Fanout of  3:         1
Nets with Fanout of  4:         1

Average Fanout per Net:         1.70


GLBs with  0 Input(s):          1
GLBs with  1 Input(s):          2

Average Inputs per GLB:         0.67


GLBs with  2 Output(s):         1
GLBs with  4 Output(s):         2

Average Outputs per GLB:        3.33


Number of GLB Registers:        6
Number of IOC Registers:        0


Post-Route Design Implementation
--------------------------------

Number of Macrocells:		10
Number of GLBs:			4
Number of IOCs:			15
Number of DIs:			0
Number of GLB Levels:		1


GLB glb00_part1, A6

    1 Input(s)
        (glb00_part1.O0, CAS_PIN_part2, I16)
    4 Output(s)
        (DEF_737, O1), (DEF_734, O2), (CAS_PIN_part2, O0), 
        (CAS_PIN_part1, O3)
    4 Product Term(s)

    Output DEF_737

        1 Input(s)
            CAS_PIN_part2
        2 Fanout(s)
            XDCS.IR, DRAM.IR
        1 Product Term(s)
        1 GLB Level(s)

        DEF_737.D = CAS_PIN_part2
        DEF_737.C = CLOCKX
        DEF_737.R = 
    Output DEF_734

        1 Input(s)
            CAS_PIN_part2
        1 Fanout(s)
            CS0.IR
        1 Product Term(s)
        1 GLB Level(s)

        DEF_734.D = CAS_PIN_part2
        DEF_734.C = CLOCKX
        DEF_734.R = 
    Output CAS_PIN_part2

        1 Input(s)
            CAS_PIN_part2
        4 Fanout(s)
            glb00_part2.I8, glb00_part1.I16, glb02.I7, CAS.IR
        1 Product Term(s)
        1 GLB Level(s)

        CAS_PIN_part2.D = CAS_PIN_part2
        CAS_PIN_part2.C = CLOCKX
        CAS_PIN_part2.R = 
    Output CAS_PIN_part1

        1 Input(s)
            CAS_PIN_part2
        1 Fanout(s)
            ST0.IR
        1 Product Term(s)
        1 GLB Level(s)

        CAS_PIN_part1.D = CAS_PIN_part2
        CAS_PIN_part1.C = CLOCKX
        CAS_PIN_part1.R = 

GLB glb00_part2, A3

    1 Input(s)
        (glb00_part1.O0, CAS_PIN_part2, I8)
    1 Output(s)
        (DEF_740, O3)
    1 Product Term(s)

    Output DEF_740

        1 Input(s)
            CAS_PIN_part2
        3 Fanout(s)
            XCS.IR, RAS.IR, MUX.IR
        1 Product Term(s)
        1 GLB Level(s)

        DEF_740.D = CAS_PIN_part2
        DEF_740.C = CLOCKX
        DEF_740.R = 

GLB glb01, A1

    0 Input(s)
    2 Output(s)
        (GND_751, O2), (GND_749, O0)
    0 Product Term(s)

    Output GND_751

        0 Input(s)
        1 Fanout(s)
            DIOW.IR
        0 Product Term(s)
        0 GLB Level(s)

        GND_751 = GND

    Output GND_749

        0 Input(s)
        1 Fanout(s)
            DIOR.IR
        0 Product Term(s)
        0 GLB Level(s)

        GND_749 = GND


GLB glb02, B6

    1 Input(s)
        (glb00_part1.O0, CAS_PIN_part2, I7)
    4 Output(s)
        (GND_750, O3), (GND_748, O1), (DEF_747, O0), (DEF_743, O2)
    2 Product Term(s)

    Output GND_750

        0 Input(s)
        1 Fanout(s)
            IDEDIR.IR
        0 Product Term(s)
        0 GLB Level(s)

        GND_750 = GND

    Output GND_748

        0 Input(s)
        1 Fanout(s)
            CLKBA.IR
        0 Product Term(s)
        0 GLB Level(s)

        GND_748 = GND

    Output DEF_747

        1 Input(s)
            CAS_PIN_part2
        1 Fanout(s)
            SRDY.IR
        1 Product Term(s)
        1 GLB Level(s)

        DEF_747.D = CAS_PIN_part2
        DEF_747.C = CLOCKX
        DEF_747.R = 
    Output DEF_743

        1 Input(s)
            CAS_PIN_part2
        2 Fanout(s)
            OE2.IR, OE1.IR
        1 Product Term(s)
        1 GLB Level(s)

        DEF_743.D = CAS_PIN_part2
        DEF_743.C = CLOCKX
        DEF_743.R = 

Output CAS, IO4

    Input (glb00_part1.O0, CAS_PIN_part2)

    CAS = CAS_PIN_part2


Output CLKBA, IO29

    Input (glb02.O1, GND_748)

    CLKBA = GND_748


Clock Input CLOCK, Y0

    Output CLOCKX
        3 Fanout(s)
            glb00_part2.CLK0, glb00_part1.CLK0, glb02.CLK0


Output CS0, IO2

    Input (glb00_part1.O2, DEF_734)

    CS0 = !DEF_734


Output DIOR, IO0

    Input (glb01.O0, GND_749)

    DIOR = GND_749


Output DIOW, IO6

    Input (glb01.O2, GND_751)

    DIOW = GND_751


Output DRAM, IO5

    Input (glb00_part1.O1, DEF_737)

    DRAM = DEF_737


Output IDEDIR, IO31

    Input (glb02.O3, GND_750)

    IDEDIR = GND_750


Output MUX, IO3

    Input (glb00_part2.O3, DEF_740)

    MUX = DEF_740


Output OE1, IO30

    Input (glb02.O2, DEF_743)

    OE1 = !DEF_743


Output OE2, IO26

    Input (glb02.O2, DEF_743)

    OE2 = !DEF_743


Output RAS, IO7

    Input (glb00_part2.O3, DEF_740)

    RAS = DEF_740


Output SRDY, IO20

    Input (glb02.O0, DEF_747)

    SRDY = !DEF_747


Output ST0, IO11

    Input (glb00_part1.O3, CAS_PIN_part1)

    ST0 = CAS_PIN_part1


Output XCS, IO15

    Input (glb00_part2.O3, DEF_740)

    XCS = !DEF_740


Output XDCS, IO13

    Input (glb00_part1.O1, DEF_737)

    XDCS = !DEF_737


Clock Assignments

    Net Name		    Clock Assignment

        CLOCKX                  External CLK0


GLB and GLB Output Statistics

    GLB Name, Location      GLB Statistics          GLB Output Statistics
    GLB Output Name         Ins, Outs, PTs          Ins, FOs, PTs, Levels, PTSABP

        glb00_part1, A6          1,  4,  4          
            CAS_PIN_part1                                1,  1,  1,  1, 1PT 
            CAS_PIN_part2                                1,  4,  1,  1, 1PT 
            DEF_734                                      1,  1,  1,  1, 1PT 
            DEF_737                                      1,  2,  1,  1, 1PT 

        glb00_part2, A3          1,  1,  1          
            DEF_740                                      1,  3,  1,  1, 1PT 

        glb01, A1                0,  2,  0          
            GND_749                                      0,  1,  0,  0, -   
            GND_751                                      0,  1,  0,  0, -   

        glb02, B6                1,  4,  2          
            DEF_743                                      1,  2,  1,  1, 1PT 
            DEF_747                                      1,  1,  1,  1, 1PT 
            GND_748                                      0,  1,  0,  0, -   
            GND_750                                      0,  1,  0,  0, -   


Pin Assignments

    Pin Name                Pin Assignment          Pin Type, Pin Attribute

        OE2                     5                       Output, PULLUP
        CLKBA                   8                       Output, PULLUP
        OE1                     9                       Output, PULLUP
        IDEDIR                  10                      Output, PULLUP
        CLOCK                   11                      Clock Input, PULLUP
        DIOR                    15                      Output, PULLUP
        CS0                     17                      Output, PULLUP
        MUX                     18                      Output, PULLUP
        CAS                     19                      Output, PULLUP
        DRAM                    20                      Output, PULLUP
        DIOW                    21                      Output, PULLUP
        RAS                     22                      Output, PULLUP
        ST0                     28                      Output, PULLUP
        XDCS                    30                      Output, PULLUP
        XCS                     32                      Output, PULLUP
        SRDY                    41                      Output, PULLUP


Design process management completed successfully
