Timing Analyzer report for MSSD_QM
Sun Dec 27 04:16:06 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'clk'
 13. Slow 1200mV 125C Model Hold: 'clk'
 14. Slow 1200mV 125C Model Recovery: 'clk'
 15. Slow 1200mV 125C Model Removal: 'clk'
 16. Slow 1200mV 125C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clk'
 24. Slow 1200mV -40C Model Hold: 'clk'
 25. Slow 1200mV -40C Model Recovery: 'clk'
 26. Slow 1200mV -40C Model Removal: 'clk'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clk'
 34. Fast 1200mV -40C Model Hold: 'clk'
 35. Fast 1200mV -40C Model Recovery: 'clk'
 36. Fast 1200mV -40C Model Removal: 'clk'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 125c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MSSD_QM                                             ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX15BF14A7                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 363.64 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 125C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -1.750 ; -26.311             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 125C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.408 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Slow 1200mV 125C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clk   ; -0.538 ; -1.241                 ;
+-------+--------+------------------------+


+----------------------------------------+
; Slow 1200mV 125C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.646 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -51.282                           ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.750 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 2.672      ;
; -1.688 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.983      ;
; -1.671 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 2.593      ;
; -1.583 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.878      ;
; -1.540 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.835      ;
; -1.538 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.463     ; 2.072      ;
; -1.538 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.463     ; 2.072      ;
; -1.538 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]        ; clk          ; clk         ; 1.000        ; -0.463     ; 2.072      ;
; -1.538 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.463     ; 2.072      ;
; -1.538 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.463     ; 2.072      ;
; -1.479 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.091     ; 2.385      ;
; -1.475 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.091     ; 2.381      ;
; -1.456 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.751      ;
; -1.435 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.730      ;
; -1.426 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.347      ;
; -1.426 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.347      ;
; -1.426 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.347      ;
; -1.426 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.347      ;
; -1.426 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.076     ; 2.347      ;
; -1.417 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.712      ;
; -1.351 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.646      ;
; -1.324 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.619      ;
; -1.307 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.602      ;
; -1.270 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.091     ; 2.176      ;
; -1.266 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.091     ; 2.172      ;
; -1.229 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.524      ;
; -1.216 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.511      ;
; -1.185 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.479      ;
; -1.181 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.475      ;
; -1.176 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.471      ;
; -1.162 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.456      ;
; -1.160 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 2.082      ;
; -1.158 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.452      ;
; -1.151 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.445      ;
; -1.150 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.444      ;
; -1.147 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.441      ;
; -1.146 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.440      ;
; -1.142 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.436      ;
; -1.139 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.433      ;
; -1.130 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.463     ; 1.664      ;
; -1.100 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.091     ; 2.006      ;
; -1.096 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.091     ; 2.002      ;
; -1.068 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.363      ;
; -1.034 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.328      ;
; -1.027 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.949      ;
; -1.026 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.933      ;
; -1.026 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.933      ;
; -1.026 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.933      ;
; -1.026 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.933      ;
; -1.024 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.318      ;
; -1.022 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.091     ; 1.928      ;
; -1.018 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.091     ; 1.924      ;
; -1.011 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.091     ; 1.917      ;
; -1.007 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.091     ; 1.913      ;
; -1.002 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.296      ;
; -0.991 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.285      ;
; -0.989 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.283      ;
; -0.989 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.911      ;
; -0.985 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.279      ;
; -0.967 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_info ; clk          ; clk         ; 1.000        ; -0.464     ; 1.500      ;
; -0.962 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.297      ; 2.256      ;
; -0.962 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.297      ; 2.256      ;
; -0.962 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.297      ; 2.256      ;
; -0.962 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; 0.297      ; 2.256      ;
; -0.924 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.831      ;
; -0.903 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.198      ;
; -0.895 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.802      ;
; -0.889 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.811      ;
; -0.886 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.180      ;
; -0.883 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.790      ;
; -0.880 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.802      ;
; -0.879 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.173      ;
; -0.876 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.170      ;
; -0.868 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.162      ;
; -0.862 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.784      ;
; -0.856 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.778      ;
; -0.851 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.773      ;
; -0.824 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.start    ; clk          ; clk         ; 1.000        ; -0.463     ; 1.358      ;
; -0.824 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.119      ;
; -0.792 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.087      ;
; -0.787 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.694      ;
; -0.786 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.693      ;
; -0.783 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.705      ;
; -0.770 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.065      ;
; -0.765 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.060      ;
; -0.764 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.059      ;
; -0.754 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.090     ; 1.661      ;
; -0.754 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.298      ; 2.049      ;
; -0.751 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.673      ;
; -0.751 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.297      ; 2.045      ;
; -0.742 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.075     ; 1.664      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[0]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[1]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[7]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[6]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[5]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[4]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[3]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[2]            ; clk          ; clk         ; 1.000        ; -0.077     ; 1.661      ;
; -0.741 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.297      ; 2.035      ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk'                                                                                                                                                                    ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; StateMachine_QM:state_machine_qm|curr_state.error          ; StateMachine_QM:state_machine_qm|curr_state.error          ; clk          ; clk         ; 0.000        ; 0.091      ; 0.686      ;
; 0.408 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.091      ; 0.686      ;
; 0.408 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.686      ;
; 0.423 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.076      ; 0.686      ;
; 0.423 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.076      ; 0.686      ;
; 0.423 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.076      ; 0.686      ;
; 0.424 ; StateMachine_QM:state_machine_qm|curr_state.finish         ; StateMachine_QM:state_machine_qm|curr_state.error          ; clk          ; clk         ; 0.000        ; 0.091      ; 0.702      ;
; 0.449 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 0.712      ;
; 0.470 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.start          ; clk          ; clk         ; 0.000        ; 0.076      ; 0.733      ;
; 0.500 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.076      ; 0.763      ;
; 0.500 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.076      ; 0.763      ;
; 0.505 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.076      ; 0.768      ;
; 0.576 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; ShiftRegister_QM:shift_register_qm|out[6]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 0.839      ;
; 0.579 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.076      ; 0.842      ;
; 0.604 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.254      ;
; 0.617 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.267      ;
; 0.625 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; ShiftRegister_QM:shift_register_qm|out[3]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 0.888      ;
; 0.628 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.278      ;
; 0.653 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.090      ; 0.931      ;
; 0.655 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.090      ; 0.932      ;
; 0.658 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.090      ; 0.935      ;
; 0.661 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.463      ; 1.311      ;
; 0.667 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.075      ; 0.929      ;
; 0.670 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.075      ; 0.932      ;
; 0.670 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.075      ; 0.932      ;
; 0.678 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.076      ; 0.941      ;
; 0.680 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.075      ; 0.942      ;
; 0.680 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.076      ; 0.943      ;
; 0.695 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.973      ;
; 0.700 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.350      ;
; 0.700 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.350      ;
; 0.700 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.350      ;
; 0.700 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.350      ;
; 0.703 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.075      ; 0.965      ;
; 0.738 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.388      ;
; 0.740 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.390      ;
; 0.749 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.399      ;
; 0.751 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.464      ; 1.402      ;
; 0.751 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.401      ;
; 0.762 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.412      ;
; 0.768 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.463      ; 1.418      ;
; 0.769 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.419      ;
; 0.770 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.033      ;
; 0.781 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.044      ;
; 0.782 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.start          ; clk          ; clk         ; 0.000        ; 0.076      ; 1.045      ;
; 0.808 ; ShiftRegister_QM:shift_register_qm|out[1]                  ; ShiftRegister_QM:shift_register_qm|out[0]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 1.071      ;
; 0.832 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.076      ; 1.095      ;
; 0.870 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.520      ;
; 0.872 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.522      ;
; 0.874 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.524      ;
; 0.894 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.544      ;
; 0.896 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.546      ;
; 0.903 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.553      ;
; 0.978 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.464      ; 1.629      ;
; 0.978 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.255      ;
; 0.982 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.464      ; 1.633      ;
; 0.983 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.464      ; 1.634      ;
; 0.994 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.256      ;
; 0.994 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.271      ;
; 0.996 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.273      ;
; 0.997 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 1.260      ;
; 1.001 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.278      ;
; 1.002 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.464      ; 1.653      ;
; 1.006 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.656      ;
; 1.008 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.658      ;
; 1.014 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.276      ;
; 1.021 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.283      ;
; 1.023 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.285      ;
; 1.035 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; ShiftRegister_QM:shift_register_qm|out[2]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 1.298      ;
; 1.035 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.685      ;
; 1.037 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.463      ; 1.687      ;
; 1.068 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; -0.297     ; 0.958      ;
; 1.069 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; -0.297     ; 0.959      ;
; 1.070 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; -0.297     ; 0.960      ;
; 1.086 ; StateMachine_QM:state_machine_qm|curr_state.start          ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.076      ; 1.349      ;
; 1.088 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.350      ;
; 1.088 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.350      ;
; 1.088 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.350      ;
; 1.088 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.350      ;
; 1.088 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.350      ;
; 1.104 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.464      ; 1.755      ;
; 1.105 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.464      ; 1.756      ;
; 1.109 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; ShiftRegister_QM:shift_register_qm|out[1]                  ; clk          ; clk         ; 0.000        ; 0.076      ; 1.372      ;
; 1.113 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.464      ; 1.764      ;
; 1.114 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.464      ; 1.765      ;
; 1.124 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.386      ;
; 1.126 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.388      ;
; 1.133 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.410      ;
; 1.135 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.090      ; 1.412      ;
; 1.148 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.410      ;
; 1.155 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.417      ;
; 1.169 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.464      ; 1.820      ;
; 1.197 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.464      ; 1.848      ;
; 1.224 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.464      ; 1.875      ;
; 1.225 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.464      ; 1.876      ;
; 1.255 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.464      ; 1.906      ;
; 1.256 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.464      ; 1.907      ;
; 1.260 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.522      ;
; 1.289 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.075      ; 1.551      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'clk'                                                                                                                                           ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.538 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1] ; clk          ; clk         ; 1.000        ; -0.076     ; 1.459      ;
; -0.538 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2] ; clk          ; clk         ; 1.000        ; -0.076     ; 1.459      ;
; -0.165 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0] ; clk          ; clk         ; 1.000        ; 0.297      ; 1.459      ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.646 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0] ; clk          ; clk         ; 0.000        ; 0.464      ; 1.297      ;
; 1.034 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.297      ;
; 1.034 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.297      ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 426.44 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -1.345 ; -19.702             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.329 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Slow 1200mV -40C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clk   ; -0.291 ; -0.582                 ;
+-------+--------+------------------------+


+----------------------------------------+
; Slow 1200mV -40C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.561 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -42.000                           ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.345 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.281      ;
; -1.333 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.269      ;
; -1.289 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.551      ;
; -1.225 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.403     ; 1.822      ;
; -1.225 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.403     ; 1.822      ;
; -1.225 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]        ; clk          ; clk         ; 1.000        ; -0.403     ; 1.822      ;
; -1.225 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.403     ; 1.822      ;
; -1.225 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.403     ; 1.822      ;
; -1.213 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.475      ;
; -1.174 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.436      ;
; -1.160 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.077     ; 2.083      ;
; -1.140 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.063      ;
; -1.137 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.073      ;
; -1.137 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.073      ;
; -1.137 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.073      ;
; -1.137 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.073      ;
; -1.137 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 2.073      ;
; -1.110 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.372      ;
; -1.098 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.360      ;
; -1.077 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.339      ;
; -1.034 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.296      ;
; -0.987 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.249      ;
; -0.938 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.078     ; 1.860      ;
; -0.925 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.187      ;
; -0.918 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.078     ; 1.840      ;
; -0.913 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.175      ;
; -0.905 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.167      ;
; -0.892 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 2.154      ;
; -0.883 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.819      ;
; -0.872 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 2.134      ;
; -0.851 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 2.113      ;
; -0.831 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 2.093      ;
; -0.828 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.404     ; 1.424      ;
; -0.818 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.078     ; 1.740      ;
; -0.810 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.072      ;
; -0.798 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.078     ; 1.720      ;
; -0.796 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 2.058      ;
; -0.794 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.262      ; 2.056      ;
; -0.793 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 2.055      ;
; -0.776 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 2.038      ;
; -0.775 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 2.037      ;
; -0.762 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.077     ; 1.685      ;
; -0.762 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.077     ; 1.685      ;
; -0.762 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; -0.077     ; 1.685      ;
; -0.762 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; -0.077     ; 1.685      ;
; -0.757 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 2.019      ;
; -0.737 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.999      ;
; -0.716 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.978      ;
; -0.715 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.651      ;
; -0.709 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 1.971      ;
; -0.691 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.078     ; 1.613      ;
; -0.688 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_info ; clk          ; clk         ; 1.000        ; -0.403     ; 1.285      ;
; -0.687 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.078     ; 1.609      ;
; -0.678 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.940      ;
; -0.674 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.936      ;
; -0.674 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.936      ;
; -0.674 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.936      ;
; -0.674 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.936      ;
; -0.671 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.078     ; 1.593      ;
; -0.670 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.078     ; 1.592      ;
; -0.658 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 1.920      ;
; -0.642 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 1.904      ;
; -0.638 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.574      ;
; -0.622 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.884      ;
; -0.611 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.533      ;
; -0.610 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.532      ;
; -0.607 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.543      ;
; -0.598 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.534      ;
; -0.597 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.859      ;
; -0.590 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 1.852      ;
; -0.589 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.start    ; clk          ; clk         ; 1.000        ; -0.402     ; 1.187      ;
; -0.581 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.503      ;
; -0.563 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.499      ;
; -0.561 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.823      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[0]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[1]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[7]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[6]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[5]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[4]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[3]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.558 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[2]            ; clk          ; clk         ; 1.000        ; -0.064     ; 1.494      ;
; -0.545 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 1.807      ;
; -0.534 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.470      ;
; -0.532 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.794      ;
; -0.530 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.466      ;
; -0.525 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.787      ;
; -0.507 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.429      ;
; -0.503 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.425      ;
; -0.503 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.765      ;
; -0.503 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.439      ;
; -0.501 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.763      ;
; -0.500 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.422      ;
; -0.499 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.435      ;
; -0.497 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.759      ;
; -0.493 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.262      ; 1.755      ;
; -0.490 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.064     ; 1.426      ;
; -0.486 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.262      ; 1.748      ;
; -0.457 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.719      ;
; -0.453 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.262      ; 1.715      ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                    ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; StateMachine_QM:state_machine_qm|curr_state.error          ; StateMachine_QM:state_machine_qm|curr_state.error          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.574      ;
; 0.329 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.077      ; 0.574      ;
; 0.343 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.588      ;
; 0.343 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.574      ;
; 0.376 ; StateMachine_QM:state_machine_qm|curr_state.finish         ; StateMachine_QM:state_machine_qm|curr_state.error          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.621      ;
; 0.398 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.630      ;
; 0.418 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.start          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.649      ;
; 0.426 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.657      ;
; 0.426 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.657      ;
; 0.444 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.063      ; 0.675      ;
; 0.508 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; ShiftRegister_QM:shift_register_qm|out[6]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.740      ;
; 0.511 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.063      ; 0.742      ;
; 0.523 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.095      ;
; 0.534 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.106      ;
; 0.537 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.109      ;
; 0.548 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; ShiftRegister_QM:shift_register_qm|out[3]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.780      ;
; 0.562 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.402      ; 1.132      ;
; 0.569 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.815      ;
; 0.571 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.817      ;
; 0.572 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.818      ;
; 0.572 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.818      ;
; 0.582 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.814      ;
; 0.585 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.817      ;
; 0.587 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.819      ;
; 0.594 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.063      ; 0.825      ;
; 0.596 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.828      ;
; 0.596 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.063      ; 0.827      ;
; 0.603 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.077      ; 0.848      ;
; 0.608 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.840      ;
; 0.620 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.192      ;
; 0.623 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.195      ;
; 0.625 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.402      ; 1.195      ;
; 0.626 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.403      ; 1.197      ;
; 0.626 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.403      ; 1.197      ;
; 0.626 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.403      ; 1.197      ;
; 0.626 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.403      ; 1.197      ;
; 0.627 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.199      ;
; 0.638 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.210      ;
; 0.641 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.213      ;
; 0.646 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.218      ;
; 0.663 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.403      ; 1.234      ;
; 0.665 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.063      ; 0.896      ;
; 0.674 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.start          ; clk          ; clk         ; 0.000        ; 0.063      ; 0.905      ;
; 0.677 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.063      ; 0.908      ;
; 0.715 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.287      ;
; 0.722 ; ShiftRegister_QM:shift_register_qm|out[1]                  ; ShiftRegister_QM:shift_register_qm|out[0]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 0.954      ;
; 0.727 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.299      ;
; 0.731 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.303      ;
; 0.731 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.303      ;
; 0.745 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.317      ;
; 0.748 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.064      ; 0.980      ;
; 0.750 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.322      ;
; 0.815 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.387      ;
; 0.831 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.403      ;
; 0.839 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.403      ; 1.410      ;
; 0.840 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.403      ; 1.411      ;
; 0.840 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.412      ;
; 0.842 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.078      ; 1.088      ;
; 0.849 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.078      ; 1.095      ;
; 0.854 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.426      ;
; 0.856 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.078      ; 1.102      ;
; 0.859 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.091      ;
; 0.862 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.078      ; 1.108      ;
; 0.863 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.095      ;
; 0.865 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.097      ;
; 0.868 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.100      ;
; 0.869 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.441      ;
; 0.882 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.114      ;
; 0.884 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; ShiftRegister_QM:shift_register_qm|out[2]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.116      ;
; 0.889 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.461      ;
; 0.928 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; -0.263     ; 0.833      ;
; 0.929 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; -0.263     ; 0.834      ;
; 0.932 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; -0.263     ; 0.837      ;
; 0.932 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.403      ; 1.503      ;
; 0.940 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.403      ; 1.511      ;
; 0.940 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.403      ; 1.511      ;
; 0.941 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.403      ; 1.512      ;
; 0.945 ; StateMachine_QM:state_machine_qm|curr_state.start          ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.063      ; 1.176      ;
; 0.947 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.179      ;
; 0.951 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.183      ;
; 0.952 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.078      ; 1.198      ;
; 0.966 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.197      ;
; 0.966 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.197      ;
; 0.966 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.197      ;
; 0.966 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.197      ;
; 0.966 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.063      ; 1.197      ;
; 0.966 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.078      ; 1.212      ;
; 0.967 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.199      ;
; 0.969 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; ShiftRegister_QM:shift_register_qm|out[1]                  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.201      ;
; 0.972 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.204      ;
; 0.998 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.570      ;
; 1.025 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.403      ; 1.596      ;
; 1.033 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.404      ; 1.605      ;
; 1.033 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.403      ; 1.604      ;
; 1.051 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.283      ;
; 1.052 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.403      ; 1.623      ;
; 1.066 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.403      ; 1.637      ;
; 1.076 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.064      ; 1.308      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'clk'                                                                                                                                           ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.291 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.228      ;
; -0.291 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.228      ;
; 0.035  ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0] ; clk          ; clk         ; 1.000        ; 0.263      ; 1.228      ;
+--------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.561 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0] ; clk          ; clk         ; 0.000        ; 0.403      ; 1.132      ;
; 0.901 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.132      ;
; 0.901 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.132      ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -0.245 ; -1.526              ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.171 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Fast 1200mV -40C Model Recovery Summary ;
+-------+-------+-------------------------+
; Clock ; Slack ; End Point TNS           ;
+-------+-------+-------------------------+
; clk   ; 0.277 ; 0.000                   ;
+-------+-------+-------------------------+


+----------------------------------------+
; Fast 1200mV -40C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.298 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -29.808                           ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.245 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.197      ;
; -0.195 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.314      ;
; -0.170 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 1.122      ;
; -0.156 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.275      ;
; -0.150 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.210     ; 0.928      ;
; -0.150 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.210     ; 0.928      ;
; -0.150 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]        ; clk          ; clk         ; 1.000        ; -0.210     ; 0.928      ;
; -0.150 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.210     ; 0.928      ;
; -0.150 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.210     ; 0.928      ;
; -0.143 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.043     ; 1.088      ;
; -0.141 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.043     ; 1.086      ;
; -0.127 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.246      ;
; -0.122 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.073      ;
; -0.122 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.073      ;
; -0.122 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.073      ;
; -0.122 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.073      ;
; -0.122 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.037     ; 1.073      ;
; -0.088 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.207      ;
; -0.087 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.206      ;
; -0.070 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.189      ;
; -0.048 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.167      ;
; -0.046 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.165      ;
; -0.039 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.043     ; 0.984      ;
; -0.037 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.043     ; 0.982      ;
; -0.018 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.137      ;
; -0.006 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.125      ;
; -0.004 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.123      ;
; 0.002  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.117      ;
; 0.004  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.115      ;
; 0.007  ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.112      ;
; 0.009  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.110      ;
; 0.011  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.108      ;
; 0.012  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.107      ;
; 0.014  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.105      ;
; 0.022  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.097      ;
; 0.025  ; ShiftRegister_QM:shift_register_qm|out[2]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.094      ;
; 0.025  ; ShiftRegister_QM:shift_register_qm|out[2]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.094      ;
; 0.029  ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.090      ;
; 0.034  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.043     ; 0.911      ;
; 0.036  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.043     ; 0.909      ;
; 0.045  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.907      ;
; 0.062  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.210     ; 0.716      ;
; 0.063  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.882      ;
; 0.063  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.882      ;
; 0.063  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.882      ;
; 0.063  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.882      ;
; 0.071  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.043     ; 0.874      ;
; 0.073  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.043     ; 0.872      ;
; 0.074  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; -0.043     ; 0.871      ;
; 0.076  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; -0.043     ; 0.869      ;
; 0.080  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.039      ;
; 0.082  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.037      ;
; 0.091  ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.130      ; 1.027      ;
; 0.091  ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.130      ; 1.027      ;
; 0.091  ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.130      ; 1.027      ;
; 0.091  ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]        ; clk          ; clk         ; 1.000        ; 0.130      ; 1.027      ;
; 0.093  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.026      ;
; 0.093  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.026      ;
; 0.096  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.856      ;
; 0.100  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.131      ; 1.019      ;
; 0.100  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.852      ;
; 0.104  ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 1.015      ;
; 0.116  ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_info ; clk          ; clk         ; 1.000        ; -0.209     ; 0.663      ;
; 0.117  ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 1.002      ;
; 0.135  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.810      ;
; 0.139  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.980      ;
; 0.150  ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 0.969      ;
; 0.150  ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 0.969      ;
; 0.154  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.start    ; clk          ; clk         ; 1.000        ; -0.209     ; 0.625      ;
; 0.154  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.791      ;
; 0.158  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.794      ;
; 0.160  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.792      ;
; 0.164  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.788      ;
; 0.164  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.788      ;
; 0.165  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.780      ;
; 0.171  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.781      ;
; 0.175  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 0.944      ;
; 0.176  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.943      ;
; 0.188  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data ; clk          ; clk         ; 1.000        ; 0.131      ; 0.931      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[0]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[1]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[7]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[6]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[5]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[4]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[3]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.190  ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; ShiftRegister_QM:shift_register_qm|out[2]            ; clk          ; clk         ; 1.000        ; -0.037     ; 0.761      ;
; 0.194  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.925      ;
; 0.199  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.746      ;
; 0.199  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.746      ;
; 0.199  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.920      ;
; 0.201  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.918      ;
; 0.201  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.751      ;
; 0.203  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.916      ;
; 0.203  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.916      ;
; 0.216  ; ShiftRegister_QM:shift_register_qm|out[7]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]        ; clk          ; clk         ; 1.000        ; 0.131      ; 0.903      ;
; 0.227  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]        ; clk          ; clk         ; 1.000        ; -0.043     ; 0.718      ;
; 0.228  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.724      ;
; 0.235  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]        ; clk          ; clk         ; 1.000        ; -0.036     ; 0.717      ;
; 0.237  ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.finish   ; clk          ; clk         ; 1.000        ; 0.131      ; 0.882      ;
+--------+------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                    ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.171 ; StateMachine_QM:state_machine_qm|curr_state.error          ; StateMachine_QM:state_machine_qm|curr_state.error          ; clk          ; clk         ; 0.000        ; 0.043      ; 0.296      ;
; 0.171 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.043      ; 0.296      ;
; 0.176 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.300      ;
; 0.177 ; StateMachine_QM:state_machine_qm|curr_state.finish         ; StateMachine_QM:state_machine_qm|curr_state.error          ; clk          ; clk         ; 0.000        ; 0.043      ; 0.302      ;
; 0.178 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.296      ;
; 0.190 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; ShiftRegister_QM:shift_register_qm|out[4]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.308      ;
; 0.201 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.start          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.216 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.243 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; ShiftRegister_QM:shift_register_qm|out[6]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.361      ;
; 0.244 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.036      ; 0.362      ;
; 0.254 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.546      ;
; 0.260 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.552      ;
; 0.262 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; ShiftRegister_QM:shift_register_qm|out[3]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.380      ;
; 0.266 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.558      ;
; 0.267 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.209      ; 0.558      ;
; 0.277 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.402      ;
; 0.277 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.402      ;
; 0.279 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.404      ;
; 0.279 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.404      ;
; 0.284 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.402      ;
; 0.285 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.403      ;
; 0.289 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.407      ;
; 0.290 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.209      ; 0.582      ;
; 0.291 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.209      ; 0.582      ;
; 0.291 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.209      ; 0.582      ;
; 0.291 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.209      ; 0.582      ;
; 0.298 ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.423      ;
; 0.301 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.313 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.209      ; 0.604      ;
; 0.314 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.606      ;
; 0.315 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.607      ;
; 0.318 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.610      ;
; 0.320 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.612      ;
; 0.326 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.618      ;
; 0.330 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.209      ; 0.621      ;
; 0.333 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.451      ;
; 0.333 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.625      ;
; 0.335 ; ShiftRegister_QM:shift_register_qm|out[1]                  ; ShiftRegister_QM:shift_register_qm|out[0]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.339 ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; StateMachine_QM:state_machine_qm|curr_state.start          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.457      ;
; 0.340 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.458      ;
; 0.345 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.463      ;
; 0.372 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.664      ;
; 0.374 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.666      ;
; 0.375 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.667      ;
; 0.384 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.676      ;
; 0.386 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.678      ;
; 0.393 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.685      ;
; 0.404 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.696      ;
; 0.412 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.704      ;
; 0.414 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.210      ; 0.706      ;
; 0.416 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; ShiftRegister_QM:shift_register_qm|out[5]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.534      ;
; 0.421 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.546      ;
; 0.422 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.210      ; 0.714      ;
; 0.429 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.547      ;
; 0.431 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; ShiftRegister_QM:shift_register_qm|out[2]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.556      ;
; 0.432 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.557      ;
; 0.433 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.558      ;
; 0.433 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.725      ;
; 0.435 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.727      ;
; 0.438 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.556      ;
; 0.445 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.563      ;
; 0.447 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.565      ;
; 0.451 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.743      ;
; 0.453 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.745      ;
; 0.457 ; ShiftRegister_QM:shift_register_qm|out[2]                  ; ShiftRegister_QM:shift_register_qm|out[1]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.463 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; -0.131     ; 0.414      ;
; 0.465 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1]              ; clk          ; clk         ; 0.000        ; -0.131     ; 0.416      ;
; 0.465 ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0]              ; StateMachine_QM:state_machine_qm|curr_state.get_first_data ; clk          ; clk         ; 0.000        ; -0.131     ; 0.416      ;
; 0.468 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.210      ; 0.760      ;
; 0.471 ; StateMachine_QM:state_machine_qm|curr_state.start          ; StateMachine_QM:state_machine_qm|curr_state.get_info       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.210      ; 0.764      ;
; 0.476 ; ShiftRegister_QM:shift_register_qm|out[6]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.210      ; 0.768      ;
; 0.480 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.210      ; 0.772      ;
; 0.482 ; ShiftRegister_QM:shift_register_qm|out[7]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.774      ;
; 0.486 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.604      ;
; 0.487 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.605      ;
; 0.490 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.615      ;
; 0.492 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[6]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.784      ;
; 0.492 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[4]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[8]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.617      ;
; 0.498 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[2]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.616      ;
; 0.505 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[0]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[3]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.521 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.210      ; 0.813      ;
; 0.529 ; ShiftRegister_QM:shift_register_qm|out[4]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.210      ; 0.821      ;
; 0.539 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.get_data       ; clk          ; clk         ; 0.000        ; 0.210      ; 0.831      ;
; 0.547 ; UpCounter9Bit_QM:up_counter_9bit_qm|number[1]              ; UpCounter9Bit_QM:up_counter_9bit_qm|number[5]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.665      ;
; 0.547 ; ShiftRegister_QM:shift_register_qm|out[3]                  ; StateMachine_QM:state_machine_qm|curr_state.finish         ; clk          ; clk         ; 0.000        ; 0.210      ; 0.839      ;
; 0.550 ; ShiftRegister_QM:shift_register_qm|out[5]                  ; UpCounter9Bit_QM:up_counter_9bit_qm|number[7]              ; clk          ; clk         ; 0.000        ; 0.210      ; 0.842      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'clk'                                                                                                                                          ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.277 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.675      ;
; 0.277 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2] ; clk          ; clk         ; 1.000        ; -0.036     ; 0.675      ;
; 0.444 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0] ; clk          ; clk         ; 1.000        ; 0.131      ; 0.675      ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[0] ; clk          ; clk         ; 0.000        ; 0.209      ; 0.589      ;
; 0.471 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; StateMachine_QM:state_machine_qm|curr_state.start ; UpCounter3Bit_QM:up_counter_3bit_qm|number[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
+-------+---------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.750  ; 0.171 ; -0.538   ; 0.298   ; -3.000              ;
;  clk             ; -1.750  ; 0.171 ; -0.538   ; 0.298   ; -3.000              ;
; Design-wide TNS  ; -26.311 ; 0.0   ; -1.241   ; 0.0     ; -51.282             ;
;  clk             ; -26.311 ; 0.000 ; -1.241   ; 0.000   ; -51.282             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pn[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pn[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outValid      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; p3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; p2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; p1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; p0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; SerIn          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pn[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; pn[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; outValid      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; p3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; p2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; p1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; p0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; error         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.37e-09 V                   ; 2.4 V               ; -0.0401 V           ; 0.094 V                              ; 0.061 V                              ; 2.38e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.37e-09 V                  ; 2.4 V              ; -0.0401 V          ; 0.094 V                             ; 0.061 V                             ; 2.38e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.39 V              ; -0.0451 V           ; 0.141 V                              ; 0.088 V                              ; 2.57e-10 s                  ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.39 V             ; -0.0451 V          ; 0.141 V                             ; 0.088 V                             ; 2.57e-10 s                 ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pn[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; pn[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; outValid      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; p3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; p2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; p1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; p0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; error         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.19e-06 V                   ; 2.36 V              ; -0.019 V            ; 0.056 V                              ; 0.054 V                              ; 3.05e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.19e-06 V                  ; 2.36 V             ; -0.019 V           ; 0.056 V                             ; 0.054 V                             ; 3.05e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.92e-06 V                   ; 2.35 V              ; -0.00603 V          ; 0.108 V                              ; 0.018 V                              ; 4.37e-10 s                  ; 3.93e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.92e-06 V                  ; 2.35 V             ; -0.00603 V         ; 0.108 V                             ; 0.018 V                             ; 4.37e-10 s                 ; 3.93e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pn[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; pn[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; outValid      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; p3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; p2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; p1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; p0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; error         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.48e-09 V                   ; 2.96 V              ; -0.046 V            ; 0.423 V                              ; 0.125 V                              ; 1e-10 s                     ; 2.25e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.48e-09 V                  ; 2.96 V             ; -0.046 V           ; 0.423 V                             ; 0.125 V                             ; 1e-10 s                    ; 2.25e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-09 V                   ; 2.76 V              ; -0.0545 V           ; 0.168 V                              ; 0.078 V                              ; 2.52e-10 s                  ; 1.9e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-09 V                  ; 2.76 V             ; -0.0545 V          ; 0.168 V                             ; 0.078 V                             ; 2.52e-10 s                 ; 1.9e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 168      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 168      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SerIn      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; error       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outValid    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SerIn      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; error       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; outValid    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; p3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Dec 27 04:16:03 2020
Info: Command: quartus_sta MSSD_QM -c MSSD_QM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MSSD_QM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.750             -26.311 clk 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 clk 
Info (332146): Worst-case recovery slack is -0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.538              -1.241 clk 
Info (332146): Worst-case removal slack is 0.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.646               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.282 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.345             -19.702 clk 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 clk 
Info (332146): Worst-case recovery slack is -0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.291              -0.582 clk 
Info (332146): Worst-case removal slack is 0.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.561               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -42.000 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.245              -1.526 clk 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 clk 
Info (332146): Worst-case recovery slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 clk 
Info (332146): Worst-case removal slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.808 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4742 megabytes
    Info: Processing ended: Sun Dec 27 04:16:06 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


