#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  3 23:28:21 2020
# Process ID: 10736
# Current directory: C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24452 C:\Users\pc\Desktop\DGIST\2 - Sophomore\2nd semester\Digital Logic Design\[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]\Digital_Logic_Design_TP\Final.xpr
# Log file: C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/vivado.log
# Journal file: C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP'
INFO: [Project 1-313] Project file moved from 'C:/Users/pc/Desktop/Digital_Logic_Design_TP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.078 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sources_1/new/Binary_Adder_Substractor_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Binary_Adder_Substractor_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sources_1/new/calculator_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculator_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
"xelab -wto 424b7ec58ffd4d5fab2bb14145d91e83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 424b7ec58ffd4d5fab2bb14145d91e83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Binary_Adder_Substractor_8bit [binary_adder_substractor_8bit_de...]
Compiling architecture behavioral of entity xil_defaultlib.calculator_top [calculator_top_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
"xelab -wto 424b7ec58ffd4d5fab2bb14145d91e83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 424b7ec58ffd4d5fab2bb14145d91e83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Binary_Adder_Substractor_8bit [binary_adder_substractor_8bit_de...]
Compiling architecture behavioral of entity xil_defaultlib.calculator_top [calculator_top_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sources_1/new/calculator_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculator_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
"xelab -wto 424b7ec58ffd4d5fab2bb14145d91e83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 424b7ec58ffd4d5fab2bb14145d91e83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Binary_Adder_Substractor_8bit [binary_adder_substractor_8bit_de...]
Compiling architecture behavioral of entity xil_defaultlib.calculator_top [calculator_top_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_behav -key {Behavioral:sim_1:Functional:Test_Bench} -tclbatch {Test_Bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Test_Bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 23:34:14 2020...
