// Seed: 2020653447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    output tri id_11
    , id_28,
    input tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wire id_15,
    input wire id_16,
    input wire id_17,
    input wor id_18,
    input uwire id_19,
    input wor id_20,
    output supply0 id_21,
    input tri0 id_22,
    input supply0 id_23,
    output wor id_24,
    input tri1 id_25,
    output supply0 id_26
);
  module_0(
      id_28, id_28, id_28, id_28, id_28, id_28
  );
  wire id_29;
  tri1 id_30 = id_7;
endmodule
