<stg><name>pool_op<ap_fixed<16, 6, 5, 3, 0>, 9, 1></name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:0 %p_read818 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8

]]></Node>
<StgValue><ssdm name="p_read818"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:1 %p_read717 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7

]]></Node>
<StgValue><ssdm name="p_read717"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:2 %p_read616 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6

]]></Node>
<StgValue><ssdm name="p_read616"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:3 %p_read515 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5

]]></Node>
<StgValue><ssdm name="p_read515"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:4 %p_read414 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read414"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:5 %p_read313 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read313"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:6 %p_read212 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read212"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:7 %p_read111 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read111"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:8 %p_read_204 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_204"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:9 %sext_ln712 = sext i16 %p_read_204

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:10 %sext_ln712_1 = sext i16 %p_read313

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:11 %sext_ln712_2 = sext i16 %p_read616

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:12 %sext_ln712_3 = sext i16 %p_read111

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:13 %sext_ln712_4 = sext i16 %p_read414

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:14 %sext_ln712_5 = sext i16 %p_read717

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:15 %trunc_ln712 = trunc i16 %p_read212

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:16 %zext_ln712 = zext i9 %trunc_ln712

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:17 %trunc_ln712_1 = trunc i16 %p_read515

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:18 %zext_ln712_1 = zext i9 %trunc_ln712_1

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:19 %trunc_ln712_2 = trunc i16 %p_read818

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:20 %zext_ln712_2 = zext i9 %trunc_ln712_2

]]></Node>
<StgValue><ssdm name="zext_ln712_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:21 %add_ln712 = add i17 %sext_ln712_1, i17 %sext_ln712

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:22 %sext_ln712_6 = sext i17 %add_ln712

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:23 %add_ln712_1 = add i17 %sext_ln712_2, i17 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="add_ln712_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:24 %sext_ln712_7 = sext i17 %add_ln712_1

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:25 %add_ln712_2 = add i18 %sext_ln712_7, i18 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln712_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:27 %add_ln712_3 = add i17 %sext_ln712_4, i17 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="add_ln712_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:28 %sext_ln712_9 = sext i17 %add_ln712_3

]]></Node>
<StgValue><ssdm name="sext_ln712_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:29 %add_ln712_4 = add i10 %zext_ln712_1, i10 %zext_ln712_2

]]></Node>
<StgValue><ssdm name="add_ln712_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:30 %zext_ln712_3 = zext i10 %add_ln712_4

]]></Node>
<StgValue><ssdm name="zext_ln712_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:31 %add_ln712_5 = add i11 %zext_ln712_3, i11 %zext_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:32 %zext_ln712_4 = zext i11 %add_ln712_5

]]></Node>
<StgValue><ssdm name="zext_ln712_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:33 %add_ln712_6 = add i18 %zext_ln712_4, i18 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="add_ln712_6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:26 %sext_ln712_8 = sext i18 %add_ln712_2

]]></Node>
<StgValue><ssdm name="sext_ln712_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:34 %sext_ln712_10 = sext i18 %add_ln712_6

]]></Node>
<StgValue><ssdm name="sext_ln712_10"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:35 %add_ln712_7 = add i19 %sext_ln712_10, i19 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="add_ln712_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="40" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:36 %sext_ln1201 = sext i19 %add_ln712_7

]]></Node>
<StgValue><ssdm name="sext_ln1201"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:37 %mul_ln1201 = mul i40 %sext_ln1201, i40 932068

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln712_7, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:37 %mul_ln1201 = mul i40 %sext_ln1201, i40 932068

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:37 %mul_ln1201 = mul i40 %sext_ln1201, i40 932068

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:37 %mul_ln1201 = mul i40 %sext_ln1201, i40 932068

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="39" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:38 %trunc_ln1201 = trunc i40 %mul_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln1201"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:42 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %mul_ln1201, i32 23, i32 38

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:39 %sub_ln1201 = sub i39 0, i39 %trunc_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:41 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %sub_ln1201, i32 23, i32 38

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:43 %select_ln1201 = select i1 %tmp, i16 %tmp_1, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:44 %sub_ln1201_1 = sub i16 0, i16 %select_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:45 %y_V = select i1 %tmp, i16 %sub_ln1201_1, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:46 %ret_ln60 = ret i16 %y_V

]]></Node>
<StgValue><ssdm name="ret_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
