<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_Encoder</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_Encoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf362e5b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_Encoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf362e5b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>764cbff3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d3910b85</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_Encoder_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Encoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e4229930</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_Encoder_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Encoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXI_Encoder_v1_0/data/AXI_Encoder.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_Encoder_v1_0/data/AXI_Encoder.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_Encoder_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_Encoder_v1_0/src/AXI_Encoder.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_Encoder_v1_0/src/AXI_Encoder.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_Encoder_v1_0/src/AXI_Encoder_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_Encoder_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d3910b85</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>read Encoder data via AXI bus</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_Encoder_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_Encoder_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-07-07T08:58:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b09b2f1_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fe6eb_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9a1f9e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cfdba4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5328d3e5_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ddfb55_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2b33a6_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d36216_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726e256c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b200813_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c17e0a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0f270_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409264c9_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7760fc88_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aff4890_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c7d742_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e06b1db_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e2b33a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155f9463_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ed470b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a0073c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ad97b7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1150e457_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e92f4bd_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207f7e8c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c44c60c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7efd81_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1d94f9_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa75c21_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2434a660_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7131c440_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74201c47_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19da4849_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7413abab_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d5b718_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782b5a3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6551a14d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65920b61_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4042c6fd_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e9c802_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103f1bf4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c298e34_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d397815_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740e6cd1_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62987702_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116d997e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d55ddf3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d984b33_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379e1876_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30957faa_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676f4e13_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7916b5_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0874fa_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222886fa_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d52a658_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201d2796_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da15966_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cdc2e2_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1963724c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107bd3cc_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fbc15_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bb0699_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62de6141_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44448bcc_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eed5d7b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c06e414_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f97b0a7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e1b523_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d43df5_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d6552a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c6a011_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3074e47_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27972f12_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dedca33_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aebbd3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d755c60_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4174c150_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6093f6cd_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be9a728_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3bf9a3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cda478_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431a06e4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bc0bc_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f10c44e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4618dcfc_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7400e9ac_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487df48_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f415df_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd729bf_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6013957b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d52960_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1a8ede_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fd603b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f994118_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfb03e1_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3395d57e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441d00fe_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab6da2b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21efa60d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f927a59_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c17967d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4abbcb_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ede4f7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb161c9_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f604025_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389705f7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd89544_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad36b40_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68809ede_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc71f21_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdce116_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fdccfb_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28265aff_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13de973_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f858ab_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315bfe28_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ded12a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359b912c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52758ece_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d43b2a3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7089ef35_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_Encoder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7c46a31e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="052c7b06"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e90e3830"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f9a38560"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9854f495"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
