Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Aug  5 13:27:15 2022
| Host         : DESKTOP-E5S1MHN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sonic_control_sets_placed.rpt
| Design       : sonic
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              36 |           10 |
| Yes          | Yes                   | No                     |              98 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------+---------------------+------------------+----------------+--------------+
|  i_clock/inst/clk25  | p_2_out[1]          |                     |                1 |              1 |         1.00 |
|  i_clock/inst/clk50  | JA[0]_i_2_n_0       | JA[0]_i_1_n_0       |                1 |              1 |         1.00 |
|  i_clock/inst/clk50  | led[0]_i_2_n_0      | led[0]_i_1_n_0      |                1 |              1 |         1.00 |
|  i_clock/inst/clk100 | value0              | value[3]_i_3_n_0    |                2 |              4 |         2.00 |
|  i_clock/inst/clk100 | countForEcho0       | value[3]_i_3_n_0    |                8 |             32 |         4.00 |
|  i_clock/inst/clk25  | count0              | count[0]__1_i_1_n_0 |                8 |             32 |         4.00 |
|  i_clock/inst/clk50  | i_clock/inst/locked | count[0]__0_i_1_n_0 |                8 |             32 |         4.00 |
|  i_clock/inst/clk50  | i_clock/inst/locked | count[0]_i_1_n_0    |                8 |             32 |         4.00 |
+----------------------+---------------------+---------------------+------------------+----------------+--------------+


