#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdec1505b80 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fdec1528610_0 .var "clk", 0 0;
v0x7fdec15286a0_0 .var "irq", 0 0;
v0x7fdec1528730_0 .var "reset", 0 0;
v0x7fdec15288c0_0 .var "trap", 0 0;
v0x7fdec1528950_0 .var "uart_rx", 0 0;
S_0x7fdec1505ce0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fdec1505b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
L_0x7fdec152d6e0 .functor NOT 1, v0x7fdec1528730_0, C4<0>, C4<0>, C4<0>;
L_0x7fdec152d750 .functor NOT 1, v0x7fdec1521ed0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdec152d840 .functor NOT 1, v0x7fdec1521d80_0, C4<0>, C4<0>, C4<0>;
v0x7fdec1527370_0 .net "CPUaddr", 15 0, L_0x7fdec152d570;  1 drivers
v0x7fdec1523fd0_0 .net "CPUread", 15 0, L_0x7fdec1528ba0;  1 drivers
v0x7fdec1527460_0 .net "CPUwrite", 15 0, L_0x7fdec152d3d0;  1 drivers
v0x7fdec1527530_0 .net "RAMaddr", 15 0, L_0x7fdec1529d50;  1 drivers
v0x7fdec1527600_0 .net "RAMbe", 1 0, v0x7fdec15218e0_0;  1 drivers
v0x7fdec1527710_0 .net "RAMread", 15 0, L_0x7fdec152d670;  1 drivers
v0x7fdec15277e0_0 .net "RAMwe", 0 0, v0x7fdec1521a80_0;  1 drivers
v0x7fdec15278b0_0 .net "RAMwrite", 15 0, L_0x7fdec1528d00;  1 drivers
v0x7fdec1527980_0 .net "UARTaddr", 2 0, L_0x7fdec152a100;  1 drivers
v0x7fdec1527a90_0 .var "UARTce", 0 0;
v0x7fdec1527b20_0 .net "UARTre", 0 0, v0x7fdec1521d80_0;  1 drivers
v0x7fdec1527bb0_0 .net "UARTread", 7 0, v0x7fdec1526c30_0;  1 drivers
v0x7fdec1527c80_0 .net "UARTwe", 0 0, v0x7fdec1521ed0_0;  1 drivers
v0x7fdec1527d10_0 .net "UARTwrite", 7 0, L_0x7fdec1528d70;  1 drivers
v0x7fdec1527de0_0 .net "be", 0 0, L_0x7fdec152c8a0;  1 drivers
v0x7fdec1527e70_0 .net "clock_50_b7a", 0 0, v0x7fdec1528610_0;  1 drivers
v0x7fdec1527f00_0 .net "intr", 0 0, v0x7fdec15286a0_0;  1 drivers
v0x7fdec15280d0_0 .net "not_UARTre", 0 0, L_0x7fdec152d840;  1 drivers
v0x7fdec1528160_0 .net "not_UARTwe", 0 0, L_0x7fdec152d750;  1 drivers
v0x7fdec15281f0_0 .net "not_reset", 0 0, L_0x7fdec152d6e0;  1 drivers
v0x7fdec1528280_0 .net "re", 0 0, v0x7fdec1519ce0_0;  1 drivers
v0x7fdec1528310_0 .net "reset", 0 0, v0x7fdec1528730_0;  1 drivers
v0x7fdec15283a0_0 .net "trap", 0 0, v0x7fdec15288c0_0;  1 drivers
v0x7fdec1528430_0 .net "uart_rx", 0 0, v0x7fdec1528950_0;  1 drivers
v0x7fdec15284c0_0 .net "uart_tx", 0 0, v0x7fdec1526fc0_0;  1 drivers
v0x7fdec1528550_0 .net "we", 0 0, L_0x7fdec152d500;  1 drivers
S_0x7fdec1505e40 .scope module, "cpu" "cpu" 3 39, 4 2 0, S_0x7fdec1505ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "clk"
P_0x7fdec1505ff0 .param/l "DECODE" 0 4 30, C4<0011>;
P_0x7fdec1506030 .param/l "DECODEM" 0 4 30, C4<0100>;
P_0x7fdec1506070 .param/l "EXEC" 0 4 30, C4<0111>;
P_0x7fdec15060b0 .param/l "EXECM" 0 4 30, C4<1000>;
P_0x7fdec15060f0 .param/l "FETCH" 0 4 30, C4<0001>;
P_0x7fdec1506130 .param/l "FETCHM" 0 4 30, C4<0010>;
P_0x7fdec1506170 .param/l "READ" 0 4 30, C4<0101>;
P_0x7fdec15061b0 .param/l "READM" 0 4 30, C4<0110>;
L_0x7fdec152ce20 .functor OR 1, L_0x7fdec152c290, v0x7fdec151fdf0_0, C4<0>, C4<0>;
L_0x7fdec152ced0 .functor NOT 1, L_0x7fdec152cf40, C4<0>, C4<0>, C4<0>;
L_0x7fdec152d020 .functor OR 1, v0x7fdec1520cf0_0, L_0x7fdec152cad0, C4<0>, C4<0>;
L_0x7fdec152d0b0 .functor AND 1, L_0x7fdec152ced0, L_0x7fdec152d020, C4<1>, C4<1>;
L_0x7fdec152d200 .functor BUFZ 16, v0x7fdec1517b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fdec152d320 .functor BUFZ 16, v0x7fdec1517b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fdec152d3d0 .functor BUFZ 16, v0x7fdec1517630_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fdec152d500 .functor BUFZ 1, L_0x7fdec152c5e0, C4<0>, C4<0>, C4<0>;
L_0x7fdec152d570 .functor BUFZ 16, v0x7fdec1516fd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdec151e980_0 .net "ALUfunc", 2 0, L_0x7fdec152bcb0;  1 drivers
v0x7fdec151ea70_0 .net "ALUout", 15 0, v0x7fdec1517b40_0;  1 drivers
v0x7fdec151eb00_0 .net "IRimm", 15 0, v0x7fdec1519810_0;  1 drivers
v0x7fdec151eb90_0 .net "IRout", 15 0, v0x7fdec1516950_0;  1 drivers
v0x7fdec151ec60_0 .net "MARin", 15 0, L_0x7fdec152d320;  1 drivers
v0x7fdec151ed30_0 .net "MARout", 15 0, v0x7fdec1516fd0_0;  1 drivers
v0x7fdec151edc0_0 .var "MDRin", 15 0;
v0x7fdec151ee50_0 .net "MDRout", 15 0, v0x7fdec1517630_0;  1 drivers
v0x7fdec151ef00_0 .net "RAMaddr", 15 0, L_0x7fdec152d570;  alias, 1 drivers
v0x7fdec151f020_0 .net "RAMin", 15 0, L_0x7fdec152d3d0;  alias, 1 drivers
v0x7fdec151f0d0_0 .net "RAMout", 15 0, L_0x7fdec1528ba0;  alias, 1 drivers
v0x7fdec151f190_0 .net "UART_intr", 0 0, v0x7fdec15286a0_0;  alias, 1 drivers
v0x7fdec151f220_0 .net *"_s3", 0 0, L_0x7fdec152cf40;  1 drivers
v0x7fdec151f2b0_0 .var "bank", 0 0;
v0x7fdec151f340_0 .net "be", 0 0, L_0x7fdec152c8a0;  alias, 1 drivers
v0x7fdec151f3f0_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec151f480_0 .net "cond", 2 0, v0x7fdec151b080_0;  1 drivers
v0x7fdec151f630_0 .net "cond_chk", 0 0, L_0x7fdec152bb50;  1 drivers
v0x7fdec151f6c0_0 .net "cr_rd", 15 0, v0x7fdec151da80_0;  1 drivers
v0x7fdec151f750_0 .var "cr_wr", 15 0;
v0x7fdec151f7e0_0 .var "deassert_trap", 0 0;
v0x7fdec151f870_0 .net "fault", 0 0, v0x7fdec151c740_0;  1 drivers
v0x7fdec151f940_0 .net "hlt", 0 0, v0x7fdec1519610_0;  1 drivers
v0x7fdec151f9d0_0 .net "incr_pc", 0 0, L_0x7fdec152cad0;  1 drivers
v0x7fdec151fa80_0 .net "incr_pc_out", 0 0, L_0x7fdec152d0b0;  1 drivers
v0x7fdec151fb30_0 .net "incr_pc_temp", 0 0, L_0x7fdec152d020;  1 drivers
v0x7fdec151fbc0_0 .net "ir_load", 0 0, L_0x7fdec152b900;  1 drivers
v0x7fdec151fc90_0 .net "irq", 0 0, v0x7fdec151c7d0_0;  1 drivers
v0x7fdec151fd60_0 .net "loadneg", 0 0, L_0x7fdec152ced0;  1 drivers
v0x7fdec151fdf0_0 .var "mar_force", 0 0;
v0x7fdec151fe80_0 .net "mar_load", 0 0, L_0x7fdec152ce20;  1 drivers
v0x7fdec151ff10_0 .net "mar_load_decoder", 0 0, L_0x7fdec152c290;  1 drivers
v0x7fdec151ffa0_0 .net "mdr_load", 0 0, L_0x7fdec152c6e0;  1 drivers
v0x7fdec151f550_0 .net "mdrs", 1 0, L_0x7fdec152b550;  1 drivers
v0x7fdec1520230_0 .var "op0", 15 0;
v0x7fdec15202c0_0 .net "op0s", 1 0, L_0x7fdec152b860;  1 drivers
v0x7fdec1520370_0 .var "op1", 15 0;
v0x7fdec1520420_0 .net "op1s", 1 0, L_0x7fdec152ba00;  1 drivers
v0x7fdec15204d0_0 .net "page_fault", 0 0, v0x7fdec15288c0_0;  alias, 1 drivers
v0x7fdec1520580_0 .net "ram_load", 0 0, L_0x7fdec152c5e0;  1 drivers
v0x7fdec1520630_0 .net "re", 0 0, v0x7fdec1519ce0_0;  alias, 1 drivers
v0x7fdec15206e0_0 .net "reg_load", 0 0, L_0x7fdec152c750;  1 drivers
v0x7fdec15207b0_0 .net "regr0", 15 0, v0x7fdec151dc70_0;  1 drivers
v0x7fdec1520840_0 .net "regr0s", 2 0, v0x7fdec1519d80_0;  1 drivers
v0x7fdec1520910_0 .net "regr1", 15 0, v0x7fdec151dde0_0;  1 drivers
v0x7fdec15209a0_0 .net "regr1s", 2 0, v0x7fdec1519e30_0;  1 drivers
v0x7fdec1520a70_0 .net "regw", 15 0, L_0x7fdec152d200;  1 drivers
v0x7fdec1520b00_0 .net "regws", 2 0, v0x7fdec1519ee0_0;  1 drivers
v0x7fdec1520bd0_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
v0x7fdec1520c60_0 .net "reti", 0 0, L_0x7fdec152bbf0;  1 drivers
v0x7fdec1520cf0_0 .var "skip", 0 0;
v0x7fdec1520d80_0 .var "sr1_wr", 15 0;
v0x7fdec1520e10_0 .net "state", 3 0, v0x7fdec151bc80_0;  1 drivers
v0x7fdec1520ec0_0 .net "syscall", 0 0, L_0x7fdec152baa0;  1 drivers
v0x7fdec1520f70_0 .net "trapnr", 3 0, v0x7fdec151cb60_0;  1 drivers
v0x7fdec1521020_0 .net "we", 0 0, L_0x7fdec152d500;  alias, 1 drivers
E_0x7fdec1501590/0 .event edge, v0x7fdec1519950_0, v0x7fdec1519810_0, v0x7fdec15167f0_0, v0x7fdec1517b40_0;
E_0x7fdec1501590/1 .event edge, v0x7fdec1519b30_0, v0x7fdec151dc70_0, v0x7fdec151dde0_0, v0x7fdec1517630_0;
E_0x7fdec1501590/2 .event edge, v0x7fdec1519bc0_0, v0x7fdec1519560_0, v0x7fdec151b080_0, v0x7fdec151b6b0_0;
E_0x7fdec1501590/3 .event edge, v0x7fdec151b1e0_0, v0x7fdec151cb60_0;
E_0x7fdec1501590 .event/or E_0x7fdec1501590/0, E_0x7fdec1501590/1, E_0x7fdec1501590/2, E_0x7fdec1501590/3;
L_0x7fdec152cf40 .part v0x7fdec151bc80_0, 0, 1;
S_0x7fdec1506590 .scope module, "IR" "register" 4 100, 5 1 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fdec15067c0_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec15167f0_0 .net "in", 15 0, L_0x7fdec1528ba0;  alias, 1 drivers
v0x7fdec15168a0_0 .net "load", 0 0, L_0x7fdec152b900;  alias, 1 drivers
v0x7fdec1516950_0 .var "out", 15 0;
v0x7fdec1516a00_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
E_0x7fdec1500b70 .event negedge, v0x7fdec15067c0_0;
S_0x7fdec1516b60 .scope module, "MAR" "register_posedge" 4 92, 6 1 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fdec1516dc0_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec1516e80_0 .net "in", 15 0, L_0x7fdec152d320;  alias, 1 drivers
v0x7fdec1516f20_0 .net "load", 0 0, L_0x7fdec152ce20;  alias, 1 drivers
v0x7fdec1516fd0_0 .var "out", 15 0;
v0x7fdec1517080_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
E_0x7fdec1516d90 .event posedge, v0x7fdec15067c0_0;
S_0x7fdec15171c0 .scope module, "MDR" "register_posedge" 4 81, 6 1 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fdec1517410_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec15174e0_0 .net "in", 15 0, v0x7fdec151edc0_0;  1 drivers
v0x7fdec1517580_0 .net "load", 0 0, L_0x7fdec152c6e0;  alias, 1 drivers
v0x7fdec1517630_0 .var "out", 15 0;
v0x7fdec15176d0_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
S_0x7fdec1517840 .scope module, "alu" "alu" 4 143, 7 1 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fdec1517a80_0 .net "f", 2 0, L_0x7fdec152bcb0;  alias, 1 drivers
v0x7fdec1517b40_0 .var "out", 15 0;
v0x7fdec1517bf0_0 .net "x", 15 0, v0x7fdec1520230_0;  1 drivers
v0x7fdec1517cb0_0 .net "y", 15 0, v0x7fdec1520370_0;  1 drivers
E_0x7fdec15013d0 .event edge, v0x7fdec1517a80_0, v0x7fdec1517bf0_0, v0x7fdec1517cb0_0;
S_0x7fdec1517dc0 .scope module, "decoder" "decoder" 4 32, 8 4 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 1 "RE"
    .port_info 9 /OUTPUT 3 "REGR0S"
    .port_info 10 /OUTPUT 3 "REGR1S"
    .port_info 11 /OUTPUT 3 "REGWS"
    .port_info 12 /OUTPUT 2 "OP0S"
    .port_info 13 /OUTPUT 2 "OP1S"
    .port_info 14 /OUTPUT 16 "IRimm"
    .port_info 15 /OUTPUT 2 "MDRS"
    .port_info 16 /OUTPUT 3 "ALUfunc"
    .port_info 17 /OUTPUT 1 "COND_CHK"
    .port_info 18 /OUTPUT 3 "cond"
    .port_info 19 /OUTPUT 4 "state"
    .port_info 20 /INPUT 1 "reset"
    .port_info 21 /OUTPUT 1 "HLT"
    .port_info 22 /INPUT 1 "fault_r"
    .port_info 23 /INPUT 1 "irq_r"
    .port_info 24 /OUTPUT 1 "SYSCALL"
    .port_info 25 /OUTPUT 1 "RETI"
    .port_info 26 /INPUT 1 "clk"
P_0x7fdec2000000 .param/l "ARG0" 0 8 55, +C4<00000000000000000000000000001000>;
P_0x7fdec2000040 .param/l "ARG1" 0 8 55, +C4<00000000000000000000000000001001>;
P_0x7fdec2000080 .param/l "DECODE" 0 8 54, C4<0011>;
P_0x7fdec20000c0 .param/l "DECODEM" 0 8 54, C4<0100>;
P_0x7fdec2000100 .param/l "EXEC" 0 8 54, C4<0111>;
P_0x7fdec2000140 .param/l "EXECM" 0 8 54, C4<1000>;
P_0x7fdec2000180 .param/l "FETCH" 0 8 54, C4<0001>;
P_0x7fdec20001c0 .param/l "FETCHM" 0 8 54, C4<0010>;
P_0x7fdec2000200 .param/l "IMM10" 0 8 56, +C4<00000000000000000000000000000001>;
P_0x7fdec2000240 .param/l "IMM13" 0 8 56, +C4<00000000000000000000000000000010>;
P_0x7fdec2000280 .param/l "IMM7" 0 8 56, +C4<00000000000000000000000000000000>;
P_0x7fdec20002c0 .param/l "IMM7U" 0 8 56, +C4<00000000000000000000000000000100>;
P_0x7fdec2000300 .param/l "IMMIR" 0 8 56, +C4<00000000000000000000000000000011>;
P_0x7fdec2000340 .param/l "READ" 0 8 54, C4<0101>;
P_0x7fdec2000380 .param/l "READM" 0 8 54, C4<0110>;
P_0x7fdec20003c0 .param/l "TGT" 0 8 55, +C4<00000000000000000000000000001010>;
P_0x7fdec2000400 .param/l "TGT2" 0 8 55, +C4<00000000000000000000000000001011>;
L_0x7fdec152bdf0 .functor NOT 1, L_0x7fdec152c080, C4<0>, C4<0>, C4<0>;
L_0x7fdec152c290 .functor AND 1, L_0x7fdec152bfe0, L_0x7fdec152bf40, C4<1>, C4<1>;
L_0x7fdec152b900 .functor AND 1, L_0x7fdec152bdf0, L_0x7fdec152c540, C4<1>, C4<1>;
L_0x7fdec152c6e0 .functor AND 1, L_0x7fdec152bfe0, L_0x7fdec152c1a0, C4<1>, C4<1>;
L_0x7fdec152c750 .functor AND 1, L_0x7fdec152bdf0, L_0x7fdec152c7c0, C4<1>, C4<1>;
L_0x7fdec152c5e0 .functor AND 1, L_0x7fdec152bdf0, L_0x7fdec152ca30, C4<1>, C4<1>;
L_0x7fdec152cad0 .functor AND 1, L_0x7fdec152bdf0, L_0x7fdec152cb80, C4<1>, C4<1>;
L_0x7fdec152c8a0 .functor AND 1, L_0x7fdec152bdf0, L_0x7fdec152cd80, C4<1>, C4<1>;
v0x7fdec1519420_0 .net "ALUfunc", 2 0, L_0x7fdec152bcb0;  alias, 1 drivers
v0x7fdec15194d0_0 .net "BE", 0 0, L_0x7fdec152c8a0;  alias, 1 drivers
v0x7fdec1519560_0 .net "COND_CHK", 0 0, L_0x7fdec152bb50;  alias, 1 drivers
v0x7fdec1519610_0 .var "HLT", 0 0;
v0x7fdec15196a0_0 .net "INCR_PC", 0 0, L_0x7fdec152cad0;  alias, 1 drivers
v0x7fdec1519780_0 .net "IR_LOAD", 0 0, L_0x7fdec152b900;  alias, 1 drivers
v0x7fdec1519810_0 .var "IRimm", 15 0;
v0x7fdec15198b0_0 .net "MAR_LOAD", 0 0, L_0x7fdec152c290;  alias, 1 drivers
v0x7fdec1519950_0 .net "MDRS", 1 0, L_0x7fdec152b550;  alias, 1 drivers
v0x7fdec1519a80_0 .net "MDR_LOAD", 0 0, L_0x7fdec152c6e0;  alias, 1 drivers
v0x7fdec1519b30_0 .net "OP0S", 1 0, L_0x7fdec152b860;  alias, 1 drivers
v0x7fdec1519bc0_0 .net "OP1S", 1 0, L_0x7fdec152ba00;  alias, 1 drivers
v0x7fdec1519c50_0 .net "RAM_LOAD", 0 0, L_0x7fdec152c5e0;  alias, 1 drivers
v0x7fdec1519ce0_0 .var "RE", 0 0;
v0x7fdec1519d80_0 .var "REGR0S", 2 0;
v0x7fdec1519e30_0 .var "REGR1S", 2 0;
v0x7fdec1519ee0_0 .var "REGWS", 2 0;
v0x7fdec151a090_0 .net "REG_LOAD", 0 0, L_0x7fdec152c750;  alias, 1 drivers
v0x7fdec151a130_0 .net "RETI", 0 0, L_0x7fdec152bbf0;  alias, 1 drivers
v0x7fdec151a1d0_0 .var "ROMaddr", 7 0;
v0x7fdec151a290_0 .net "ROMread", 39 0, L_0x7fdec152a7a0;  1 drivers
v0x7fdec151a320_0 .net "SYSCALL", 0 0, L_0x7fdec152baa0;  alias, 1 drivers
v0x7fdec151a3b0_0 .net *"_s0", 2 0, L_0x7fdec152a050;  1 drivers
v0x7fdec151a440_0 .net *"_s13", 6 0, L_0x7fdec152aad0;  1 drivers
L_0x10b958170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdec151a4d0_0 .net *"_s17", 0 0, L_0x10b958170;  1 drivers
L_0x10b9580e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdec151a560_0 .net *"_s3", 0 0, L_0x10b9580e0;  1 drivers
v0x7fdec151a610_0 .net *"_s39", 2 0, L_0x7fdec152b680;  1 drivers
L_0x10b9581b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdec151a6c0_0 .net *"_s43", 0 0, L_0x10b9581b8;  1 drivers
v0x7fdec151a770_0 .net *"_s64", 0 0, L_0x7fdec152c080;  1 drivers
v0x7fdec151a820_0 .net *"_s67", 0 0, L_0x7fdec152bf40;  1 drivers
v0x7fdec151a8d0_0 .net *"_s70", 0 0, L_0x7fdec152c540;  1 drivers
v0x7fdec151a980_0 .net *"_s73", 0 0, L_0x7fdec152c1a0;  1 drivers
v0x7fdec151aa30_0 .net *"_s76", 0 0, L_0x7fdec152c7c0;  1 drivers
v0x7fdec1519f90_0 .net *"_s79", 0 0, L_0x7fdec152ca30;  1 drivers
v0x7fdec151acc0_0 .net *"_s82", 0 0, L_0x7fdec152cb80;  1 drivers
v0x7fdec151ad50_0 .net *"_s85", 0 0, L_0x7fdec152cd80;  1 drivers
v0x7fdec151adf0_0 .net "arg0", 2 0, L_0x7fdec152af80;  1 drivers
v0x7fdec151aea0_0 .net "arg1", 2 0, L_0x7fdec152b020;  1 drivers
v0x7fdec151af50_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec151afe0_0 .net "codetype", 0 0, L_0x7fdec152a850;  1 drivers
v0x7fdec151b080_0 .var "cond", 2 0;
v0x7fdec151b130_0 .net "condtype", 1 0, L_0x7fdec152b7c0;  1 drivers
v0x7fdec151b1e0_0 .net "fault_r", 0 0, v0x7fdec151c740_0;  alias, 1 drivers
v0x7fdec151b280_0 .net "imm10", 9 0, L_0x7fdec152acd0;  1 drivers
v0x7fdec151b330_0 .net "imm13", 12 0, L_0x7fdec152ad70;  1 drivers
v0x7fdec151b3e0_0 .net "imm7", 7 0, L_0x7fdec152ab70;  1 drivers
v0x7fdec151b490_0 .var "immir", 15 0;
v0x7fdec151b540_0 .net "imms", 3 0, L_0x7fdec152b720;  1 drivers
v0x7fdec151b5f0_0 .net "instr", 15 0, v0x7fdec1516950_0;  alias, 1 drivers
v0x7fdec151b6b0_0 .net "irq_r", 0 0, v0x7fdec151c7d0_0;  alias, 1 drivers
v0x7fdec151b740_0 .net "loadneg", 0 0, L_0x7fdec152bdf0;  1 drivers
v0x7fdec151b7e0_0 .net "loadpos", 0 0, L_0x7fdec152bfe0;  1 drivers
v0x7fdec151b880_0 .net "next_state", 3 0, L_0x7fdec152a400;  1 drivers
v0x7fdec151b930_0 .var "opcode", 5 0;
v0x7fdec151b9e0_0 .net "opcodelong", 5 0, L_0x7fdec152a8f0;  1 drivers
v0x7fdec151ba90_0 .net "opcodeshort", 1 0, L_0x7fdec152aa10;  1 drivers
v0x7fdec151bb40_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
v0x7fdec151bbd0_0 .net "skipstate", 1 0, L_0x7fdec152bd50;  1 drivers
v0x7fdec151bc80_0 .var "state", 3 0;
v0x7fdec151bd30_0 .net "tgt", 2 0, L_0x7fdec152b0c0;  1 drivers
v0x7fdec151bde0_0 .net "tgt2", 1 0, L_0x7fdec152b160;  1 drivers
v0x7fdec151be90_0 .net "xregr0s", 3 0, L_0x7fdec152b270;  1 drivers
v0x7fdec151bf40_0 .net "xregr1s", 3 0, L_0x7fdec152b310;  1 drivers
v0x7fdec151bff0_0 .net "xregws", 3 0, L_0x7fdec152b4b0;  1 drivers
E_0x7fdec1518960/0 .event edge, v0x7fdec151afe0_0, v0x7fdec151ba90_0, v0x7fdec151b9e0_0, v0x7fdec151b930_0;
E_0x7fdec1518960/1 .event edge, v0x7fdec151a090_0, v0x7fdec151bc80_0, v0x7fdec151be90_0, v0x7fdec151adf0_0;
E_0x7fdec1518960/2 .event edge, v0x7fdec151aea0_0, v0x7fdec151bd30_0, v0x7fdec151bde0_0, v0x7fdec151bf40_0;
E_0x7fdec1518960/3 .event edge, v0x7fdec151bff0_0, v0x7fdec151b540_0, v0x7fdec151b3e0_0, v0x7fdec151b280_0;
E_0x7fdec1518960/4 .event edge, v0x7fdec151b330_0, v0x7fdec151b490_0, v0x7fdec151b130_0;
E_0x7fdec1518960 .event/or E_0x7fdec1518960/0, E_0x7fdec1518960/1, E_0x7fdec1518960/2, E_0x7fdec1518960/3, E_0x7fdec1518960/4;
L_0x7fdec152a050 .concat [ 2 1 0 0], L_0x7fdec152bd50, L_0x10b9580e0;
L_0x7fdec152a400 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fdec151bc80_0, L_0x7fdec152a050 (v0x7fdec1518d40_0, v0x7fdec1518ca0_0) v0x7fdec1518be0_0 S_0x7fdec1518a30;
L_0x7fdec152a850 .part v0x7fdec1516950_0, 15, 1;
L_0x7fdec152a8f0 .part v0x7fdec1516950_0, 9, 6;
L_0x7fdec152aa10 .part v0x7fdec1516950_0, 13, 2;
L_0x7fdec152aad0 .part v0x7fdec1516950_0, 2, 7;
L_0x7fdec152ab70 .concat [ 7 1 0 0], L_0x7fdec152aad0, L_0x10b958170;
L_0x7fdec152acd0 .part v0x7fdec1516950_0, 3, 10;
L_0x7fdec152ad70 .part v0x7fdec1516950_0, 0, 13;
L_0x7fdec152af80 .part v0x7fdec1516950_0, 6, 3;
L_0x7fdec152b020 .part v0x7fdec1516950_0, 3, 3;
L_0x7fdec152b0c0 .part v0x7fdec1516950_0, 0, 3;
L_0x7fdec152b160 .part v0x7fdec1516950_0, 0, 2;
L_0x7fdec152b270 .part L_0x7fdec152a7a0, 28, 4;
L_0x7fdec152b310 .part L_0x7fdec152a7a0, 24, 4;
L_0x7fdec152b4b0 .part L_0x7fdec152a7a0, 20, 4;
L_0x7fdec152b550 .part L_0x7fdec152a7a0, 18, 2;
L_0x7fdec152b680 .part L_0x7fdec152a7a0, 15, 3;
L_0x7fdec152b720 .concat [ 3 1 0 0], L_0x7fdec152b680, L_0x10b9581b8;
L_0x7fdec152b860 .part L_0x7fdec152a7a0, 13, 2;
L_0x7fdec152ba00 .part L_0x7fdec152a7a0, 11, 2;
L_0x7fdec152b7c0 .part L_0x7fdec152a7a0, 9, 2;
L_0x7fdec152bb50 .part L_0x7fdec152a7a0, 8, 1;
L_0x7fdec152bcb0 .part L_0x7fdec152a7a0, 5, 3;
L_0x7fdec152bd50 .part L_0x7fdec152a7a0, 3, 2;
L_0x7fdec152baa0 .part L_0x7fdec152a7a0, 1, 1;
L_0x7fdec152bbf0 .part L_0x7fdec152a7a0, 0, 1;
L_0x7fdec152bfe0 .part v0x7fdec151bc80_0, 0, 1;
L_0x7fdec152c080 .part v0x7fdec151bc80_0, 0, 1;
L_0x7fdec152bf40 .part L_0x7fdec152a7a0, 39, 1;
L_0x7fdec152c540 .part L_0x7fdec152a7a0, 38, 1;
L_0x7fdec152c1a0 .part L_0x7fdec152a7a0, 37, 1;
L_0x7fdec152c7c0 .part L_0x7fdec152a7a0, 36, 1;
L_0x7fdec152ca30 .part L_0x7fdec152a7a0, 35, 1;
L_0x7fdec152cb80 .part L_0x7fdec152a7a0, 34, 1;
L_0x7fdec152cd80 .part L_0x7fdec152a7a0, 32, 1;
S_0x7fdec1518a30 .scope function, "fsm_function" "fsm_function" 8 60, 8 60 0, S_0x7fdec1517dc0;
 .timescale 0 0;
v0x7fdec1518be0_0 .var "fsm_function", 3 0;
v0x7fdec1518ca0_0 .var "skipstate", 2 0;
v0x7fdec1518d40_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fdec1518d40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fdec1518ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fdec1518ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fdec1518ca0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fdec151b6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdec1518be0_0, 0, 4;
T_0.17 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fdec1518dd0 .scope module, "micro" "rom" 8 97, 9 7 0, S_0x7fdec1517dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7fdec152a7a0 .functor BUFZ 40, L_0x7fdec152a540, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7fdec1518f80_0 .net *"_s0", 39 0, L_0x7fdec152a540;  1 drivers
v0x7fdec1519040_0 .net *"_s2", 8 0, L_0x7fdec152a5e0;  1 drivers
L_0x10b958128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdec15190f0_0 .net *"_s5", 0 0, L_0x10b958128;  1 drivers
v0x7fdec15191b0_0 .net "address", 7 0, v0x7fdec151a1d0_0;  1 drivers
v0x7fdec1519260_0 .net "data", 39 0, L_0x7fdec152a7a0;  alias, 1 drivers
v0x7fdec1519350 .array "mem", 191 0, 39 0;
L_0x7fdec152a540 .array/port v0x7fdec1519350, L_0x7fdec152a5e0;
L_0x7fdec152a5e0 .concat [ 8 1 0 0], v0x7fdec151a1d0_0, L_0x10b958128;
S_0x7fdec151c330 .scope module, "irq_encoder" "irq_encoder" 4 65, 10 3 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7fdec151c620_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec15185f0_0 .net "deassert", 0 0, v0x7fdec151f7e0_0;  1 drivers
v0x7fdec151c740_0 .var "fault", 0 0;
v0x7fdec151c7d0_0 .var "irq", 0 0;
v0x7fdec151c860_0 .net "page_fault", 0 0, v0x7fdec15288c0_0;  alias, 1 drivers
o0x10b927838 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdec151c930_0 .net "prot_fault", 0 0, o0x10b927838;  0 drivers
v0x7fdec151c9c0_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
o0x10b927868 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdec151cad0_0 .net "timer_irq", 0 0, o0x10b927868;  0 drivers
v0x7fdec151cb60_0 .var "trapnr", 3 0;
v0x7fdec151cc70_0 .net "uart_irq", 0 0, v0x7fdec15286a0_0;  alias, 1 drivers
S_0x7fdec151cda0 .scope module, "regfile" "regfile3" 4 122, 11 4 0, S_0x7fdec1505e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "bank"
    .port_info 8 /INPUT 1 "incr_pc"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 16 "cr_wr"
    .port_info 11 /OUTPUT 16 "cr_rd"
    .port_info 12 /INPUT 16 "sr1_wr"
    .port_info 13 /INPUT 1 "clk"
P_0x7fdec151cf00 .param/l "CR_INIT" 0 11 27, C4<0000000000001000>;
P_0x7fdec151cf40 .param/l "IVEC" 0 11 27, C4<0000000000000100>;
P_0x7fdec151cf80 .param/l "sCR_INIT" 0 11 27, C4<0000000000000010>;
v0x7fdec151d340_0 .var "CR", 15 0;
v0x7fdec151d400_0 .var "R1", 15 0;
v0x7fdec151d4a0_0 .var "R2", 15 0;
v0x7fdec151d530_0 .var "R3", 15 0;
v0x7fdec151d5e0_0 .var "R4", 15 0;
v0x7fdec151d6d0_0 .var "R5", 15 0;
v0x7fdec151d780_0 .var "R6", 15 0;
v0x7fdec151d830_0 .var "R7", 15 0;
v0x7fdec151d8e0_0 .net "bank", 0 0, v0x7fdec151f2b0_0;  1 drivers
v0x7fdec151d9f0_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec151da80_0 .var "cr_rd", 15 0;
v0x7fdec151db20_0 .net "cr_wr", 15 0, v0x7fdec151f750_0;  1 drivers
v0x7fdec151dbd0_0 .net "incr_pc", 0 0, L_0x7fdec152d0b0;  alias, 1 drivers
v0x7fdec151dc70_0 .var "regr0", 15 0;
v0x7fdec151dd20_0 .net "regr0s", 2 0, v0x7fdec1519d80_0;  alias, 1 drivers
v0x7fdec151dde0_0 .var "regr1", 15 0;
v0x7fdec151de70_0 .net "regr1s", 2 0, v0x7fdec1519e30_0;  alias, 1 drivers
v0x7fdec151e000_0 .net "regw", 15 0, L_0x7fdec152d200;  alias, 1 drivers
v0x7fdec151e090_0 .net "regws", 2 0, v0x7fdec1519ee0_0;  alias, 1 drivers
v0x7fdec151e120_0 .net "reset", 0 0, v0x7fdec1528730_0;  alias, 1 drivers
v0x7fdec151e1b0_0 .var "sCR", 15 0;
v0x7fdec151e240_0 .var "sR1", 15 0;
v0x7fdec151e2d0_0 .var "sR2", 15 0;
v0x7fdec151e370_0 .var "sR3", 15 0;
v0x7fdec151e420_0 .var "sR4", 15 0;
v0x7fdec151e4d0_0 .var "sR5", 15 0;
v0x7fdec151e580_0 .var "sR6", 15 0;
v0x7fdec151e630_0 .var "sR7", 15 0;
v0x7fdec151e6e0_0 .net "sr1_wr", 15 0, v0x7fdec1520d80_0;  1 drivers
v0x7fdec151e790_0 .net "we", 0 0, L_0x7fdec152c750;  alias, 1 drivers
E_0x7fdec151d270/0 .event edge, v0x7fdec151d8e0_0, v0x7fdec1519d80_0, v0x7fdec151d400_0, v0x7fdec151d4a0_0;
E_0x7fdec151d270/1 .event edge, v0x7fdec151d530_0, v0x7fdec151d5e0_0, v0x7fdec151d6d0_0, v0x7fdec151d780_0;
E_0x7fdec151d270/2 .event edge, v0x7fdec151d830_0, v0x7fdec1519e30_0, v0x7fdec151e240_0, v0x7fdec151e2d0_0;
E_0x7fdec151d270/3 .event edge, v0x7fdec151e370_0, v0x7fdec151e420_0, v0x7fdec151e4d0_0, v0x7fdec151e580_0;
E_0x7fdec151d270/4 .event edge, v0x7fdec151e630_0;
E_0x7fdec151d270 .event/or E_0x7fdec151d270/0, E_0x7fdec151d270/1, E_0x7fdec151d270/2, E_0x7fdec151d270/3, E_0x7fdec151d270/4;
S_0x7fdec1521170 .scope module, "mem_io" "memory_io" 3 19, 12 3 0, S_0x7fdec1505ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
P_0x7fdec15063b0 .param/l "UARTbase" 0 12 44, C4<0000111111110000>;
L_0x7fdec1528d00 .functor BUFZ 16, v0x7fdec1523390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdec1521640_0 .net "CPUaddr", 15 0, L_0x7fdec152d570;  alias, 1 drivers
v0x7fdec1521700_0 .net "CPUread", 15 0, L_0x7fdec1528ba0;  alias, 1 drivers
v0x7fdec1521790_0 .net "CPUwrite", 15 0, L_0x7fdec152d3d0;  alias, 1 drivers
v0x7fdec1521840_0 .net "RAMaddr", 15 0, L_0x7fdec1529d50;  alias, 1 drivers
v0x7fdec15218e0_0 .var "RAMbe", 1 0;
v0x7fdec15219d0_0 .net "RAMread", 15 0, L_0x7fdec152d670;  alias, 1 drivers
v0x7fdec1521a80_0 .var "RAMwe", 0 0;
v0x7fdec1521b20_0 .net "RAMwrite", 15 0, L_0x7fdec1528d00;  alias, 1 drivers
v0x7fdec1521bd0_0 .net "UARTaddr", 2 0, L_0x7fdec152a100;  alias, 1 drivers
v0x7fdec1521ce0_0 .var "UARTce", 0 0;
v0x7fdec1521d80_0 .var "UARTre", 0 0;
v0x7fdec1521e20_0 .net "UARTread", 7 0, v0x7fdec1526c30_0;  alias, 1 drivers
v0x7fdec1521ed0_0 .var "UARTwe", 0 0;
v0x7fdec1521f70_0 .net "UARTwrite", 7 0, L_0x7fdec1528d70;  alias, 1 drivers
L_0x10b958008 .functor BUFT 1, C4<0000111111110000>, C4<0>, C4<0>, C4<0>;
v0x7fdec1522020_0 .net/2u *"_s0", 15 0, L_0x10b958008;  1 drivers
v0x7fdec15220d0_0 .net *"_s17", 0 0, L_0x7fdec1528e10;  1 drivers
v0x7fdec1522180_0 .net *"_s2", 0 0, L_0x7fdec1528a20;  1 drivers
v0x7fdec1522310_0 .net *"_s21", 0 0, L_0x7fdec1528f50;  1 drivers
v0x7fdec15223a0_0 .net *"_s25", 0 0, L_0x7fdec1529010;  1 drivers
v0x7fdec1522440_0 .net *"_s29", 0 0, L_0x7fdec15290f0;  1 drivers
v0x7fdec15224f0_0 .net *"_s33", 0 0, L_0x7fdec1529190;  1 drivers
v0x7fdec15225a0_0 .net *"_s37", 0 0, L_0x7fdec1529380;  1 drivers
v0x7fdec1522650_0 .net *"_s4", 15 0, L_0x7fdec1528ac0;  1 drivers
v0x7fdec1522700_0 .net *"_s41", 0 0, L_0x7fdec1529420;  1 drivers
v0x7fdec15227b0_0 .net *"_s45", 0 0, L_0x7fdec15294c0;  1 drivers
v0x7fdec1522860_0 .net *"_s49", 0 0, L_0x7fdec1529560;  1 drivers
v0x7fdec1522910_0 .net *"_s53", 0 0, L_0x7fdec1529670;  1 drivers
v0x7fdec15229c0_0 .net *"_s57", 0 0, L_0x7fdec1529710;  1 drivers
v0x7fdec1522a70_0 .net *"_s61", 0 0, L_0x7fdec1529830;  1 drivers
v0x7fdec1522b20_0 .net *"_s65", 0 0, L_0x7fdec15298d0;  1 drivers
v0x7fdec1522bd0_0 .net *"_s69", 0 0, L_0x7fdec1529b70;  1 drivers
L_0x10b958050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdec1522c80_0 .net *"_s7", 7 0, L_0x10b958050;  1 drivers
v0x7fdec1522d30_0 .net *"_s73", 0 0, L_0x7fdec1529c10;  1 drivers
L_0x10b958098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdec1522230_0 .net/2s *"_s77", 0 0, L_0x10b958098;  1 drivers
v0x7fdec1522fc0_0 .net *"_s82", 0 0, L_0x7fdec1529fb0;  1 drivers
v0x7fdec1523050_0 .net *"_s86", 0 0, L_0x7fdec1529cb0;  1 drivers
v0x7fdec15230f0_0 .net *"_s91", 0 0, L_0x7fdec152a2e0;  1 drivers
v0x7fdec15231a0_0 .net "be", 0 0, L_0x7fdec152c8a0;  alias, 1 drivers
v0x7fdec1523270_0 .var "data", 15 0;
v0x7fdec1523300_0 .net "re", 0 0, v0x7fdec1519ce0_0;  alias, 1 drivers
v0x7fdec1523390_0 .var "wdata", 15 0;
v0x7fdec1523420_0 .net "we", 0 0, L_0x7fdec152d500;  alias, 1 drivers
E_0x7fdec15215e0/0 .event edge, v0x7fdec1521020_0, v0x7fdec151ef00_0, v0x7fdec1519ce0_0, v0x7fdec151f020_0;
E_0x7fdec15215e0/1 .event edge, v0x7fdec15219d0_0, v0x7fdec15194d0_0;
E_0x7fdec15215e0 .event/or E_0x7fdec15215e0/0, E_0x7fdec15215e0/1;
L_0x7fdec1528a20 .cmp/gt 16, L_0x10b958008, L_0x7fdec152d570;
L_0x7fdec1528ac0 .concat [ 8 8 0 0], v0x7fdec1526c30_0, L_0x10b958050;
L_0x7fdec1528ba0 .functor MUXZ 16, L_0x7fdec1528ac0, v0x7fdec1523270_0, L_0x7fdec1528a20, C4<>;
L_0x7fdec1528d70 .part L_0x7fdec152d3d0, 0, 8;
L_0x7fdec1528e10 .part L_0x7fdec152d570, 1, 1;
L_0x7fdec1528f50 .part L_0x7fdec152d570, 2, 1;
L_0x7fdec1529010 .part L_0x7fdec152d570, 3, 1;
L_0x7fdec15290f0 .part L_0x7fdec152d570, 4, 1;
L_0x7fdec1529190 .part L_0x7fdec152d570, 5, 1;
L_0x7fdec1529380 .part L_0x7fdec152d570, 6, 1;
L_0x7fdec1529420 .part L_0x7fdec152d570, 7, 1;
L_0x7fdec15294c0 .part L_0x7fdec152d570, 8, 1;
L_0x7fdec1529560 .part L_0x7fdec152d570, 9, 1;
L_0x7fdec1529670 .part L_0x7fdec152d570, 10, 1;
L_0x7fdec1529710 .part L_0x7fdec152d570, 11, 1;
L_0x7fdec1529830 .part L_0x7fdec152d570, 12, 1;
L_0x7fdec15298d0 .part L_0x7fdec152d570, 13, 1;
L_0x7fdec1529b70 .part L_0x7fdec152d570, 14, 1;
L_0x7fdec1529c10 .part L_0x7fdec152d570, 15, 1;
LS_0x7fdec1529d50_0_0 .concat8 [ 1 1 1 1], L_0x7fdec1528e10, L_0x7fdec1528f50, L_0x7fdec1529010, L_0x7fdec15290f0;
LS_0x7fdec1529d50_0_4 .concat8 [ 1 1 1 1], L_0x7fdec1529190, L_0x7fdec1529380, L_0x7fdec1529420, L_0x7fdec15294c0;
LS_0x7fdec1529d50_0_8 .concat8 [ 1 1 1 1], L_0x7fdec1529560, L_0x7fdec1529670, L_0x7fdec1529710, L_0x7fdec1529830;
LS_0x7fdec1529d50_0_12 .concat8 [ 1 1 1 1], L_0x7fdec15298d0, L_0x7fdec1529b70, L_0x7fdec1529c10, L_0x10b958098;
L_0x7fdec1529d50 .concat8 [ 4 4 4 4], LS_0x7fdec1529d50_0_0, LS_0x7fdec1529d50_0_4, LS_0x7fdec1529d50_0_8, LS_0x7fdec1529d50_0_12;
L_0x7fdec1529fb0 .part L_0x7fdec152d570, 0, 1;
L_0x7fdec1529cb0 .part L_0x7fdec152d570, 1, 1;
L_0x7fdec152a100 .concat8 [ 1 1 1 0], L_0x7fdec1529fb0, L_0x7fdec1529cb0, L_0x7fdec152a2e0;
L_0x7fdec152a2e0 .part L_0x7fdec152d570, 2, 1;
S_0x7fdec1523620 .scope module, "ram" "ram" 3 52, 13 1 0, S_0x7fdec1505ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fdec152d670 .functor BUFZ 16, v0x7fdec1523c60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdec1523880_0 .net "address", 15 0, L_0x7fdec1529d50;  alias, 1 drivers
v0x7fdec1523910_0 .net "be", 1 0, v0x7fdec15218e0_0;  alias, 1 drivers
v0x7fdec15239a0_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec1523a50_0 .net "data_in", 15 0, L_0x7fdec1528d00;  alias, 1 drivers
v0x7fdec1523b00_0 .net "data_out", 15 0, L_0x7fdec152d670;  alias, 1 drivers
v0x7fdec1523bd0 .array "memory", 512 0, 15 0;
v0x7fdec1523c60_0 .var "temp", 15 0;
v0x7fdec1523cf0_0 .net "we", 0 0, v0x7fdec1521a80_0;  alias, 1 drivers
S_0x7fdec1523e20 .scope module, "uart" "t16450" 3 69, 14 26 0, S_0x7fdec1505ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7fdec1524ad0_0 .var "Bit_Phase", 3 0;
v0x7fdec1524b90_0 .var "Brk_Cnt", 3 0;
v0x7fdec1524c40_0 .var "DLL", 7 0;
v0x7fdec1524d00_0 .var "DLM", 7 0;
v0x7fdec1524db0_0 .var "DM0", 7 0;
v0x7fdec1524ea0_0 .var "DM1", 7 0;
v0x7fdec1524f50_0 .var "IER", 7 0;
v0x7fdec1525000_0 .var "IIR", 7 0;
v0x7fdec15250b0_0 .var "LCR", 7 0;
v0x7fdec15251c0_0 .var "LSR", 7 0;
v0x7fdec1525270_0 .var "MCR", 7 0;
v0x7fdec1525320_0 .var "MSR", 7 0;
v0x7fdec15253d0_0 .var "MSR_In", 3 0;
v0x7fdec1525480_0 .var "RBR", 7 0;
v0x7fdec1525530_0 .var "RXD", 0 0;
v0x7fdec15255d0_0 .var "RX_Bit_Cnt", 3 0;
v0x7fdec1525680_0 .var "RX_Filtered", 0 0;
v0x7fdec1525810_0 .var "RX_Parity", 0 0;
v0x7fdec15258a0_0 .var "RX_ShiftReg", 7 0;
v0x7fdec1525930_0 .var "SCR", 7 0;
v0x7fdec15259e0_0 .var "THR", 7 0;
v0x7fdec1525a90_0 .var "TXD", 0 0;
v0x7fdec1525b30_0 .var "TX_Bit_Cnt", 3 0;
v0x7fdec1525be0_0 .var "TX_Next_Is_Stop", 0 0;
v0x7fdec1525c80_0 .var "TX_Parity", 0 0;
v0x7fdec1525d20_0 .var "TX_ShiftReg", 7 0;
v0x7fdec1525dd0_0 .var "TX_Stop_Bit", 0 0;
v0x7fdec1525e70_0 .var "TX_Tick", 0 0;
v0x7fdec1525f10_0 .var/2u *"_s10", 2 0; Local signal
v0x7fdec1525fc0_0 .var/2u *"_s11", 2 0; Local signal
v0x7fdec1526070_0 .var/2u *"_s6", 4 0; Local signal
v0x7fdec1526120_0 .var/2u *"_s7", 2 0; Local signal
v0x7fdec15261d0_0 .var/2u *"_s8", 2 0; Local signal
v0x7fdec1525730_0 .var/2u *"_s9", 2 0; Local signal
v0x7fdec1526460_0 .net "addr", 2 0, L_0x7fdec152a100;  alias, 1 drivers
v0x7fdec15264f0_0 .var "baudout", 0 0;
v0x7fdec1526580_0 .net "clk", 0 0, v0x7fdec1528610_0;  alias, 1 drivers
v0x7fdec1526710_0 .net "cs_n", 0 0, v0x7fdec1527a90_0;  1 drivers
o0x10b929818 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdec15267a0_0 .net "cts_n", 0 0, o0x10b929818;  0 drivers
o0x10b929848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdec1526830_0 .net "dcd_n", 0 0, o0x10b929848;  0 drivers
o0x10b929878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdec15268c0_0 .net "dsr_n", 0 0, o0x10b929878;  0 drivers
v0x7fdec1526950_0 .var "dtr_n", 0 0;
v0x7fdec15269e0_0 .var "intr", 0 0;
v0x7fdec1526a70_0 .var "out1_n", 0 0;
v0x7fdec1526b00_0 .var "out2_n", 0 0;
L_0x10b958200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdec1526b90_0 .net "rclk", 0 0, L_0x10b958200;  1 drivers
v0x7fdec1526c30_0 .var "rd_data", 7 0;
v0x7fdec1526cf0_0 .net "rd_n", 0 0, L_0x7fdec152d840;  alias, 1 drivers
v0x7fdec1526d80_0 .net "reset_n", 0 0, L_0x7fdec152d6e0;  alias, 1 drivers
o0x10b9299f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdec1526e10_0 .net "ri_n", 0 0, o0x10b9299f8;  0 drivers
v0x7fdec1526ea0_0 .var "rts_n", 0 0;
v0x7fdec1526f30_0 .net "sin", 0 0, v0x7fdec1528950_0;  alias, 1 drivers
v0x7fdec1526fc0_0 .var "sout", 0 0;
v0x7fdec1527050_0 .net "wr_data", 7 0, L_0x7fdec1528d70;  alias, 1 drivers
v0x7fdec15270e0_0 .net "wr_n", 0 0, L_0x7fdec152d750;  alias, 1 drivers
E_0x7fdec15213b0 .event edge, v0x7fdec1524f50_0, v0x7fdec15251c0_0, v0x7fdec1525270_0, v0x7fdec1525320_0;
E_0x7fdec15242b0/0 .event edge, v0x7fdec1525270_0, v0x7fdec1525a90_0, v0x7fdec15250b0_0, v0x7fdec1526f30_0;
E_0x7fdec15242b0/1 .event edge, v0x7fdec1525000_0, v0x7fdec1524c40_0, v0x7fdec1524d00_0, v0x7fdec1525480_0;
E_0x7fdec15242b0/2 .event edge, v0x7fdec1524f50_0, v0x7fdec1521bd0_0, v0x7fdec1524db0_0, v0x7fdec1524ea0_0;
E_0x7fdec15242b0/3 .event edge, v0x7fdec15251c0_0, v0x7fdec1525320_0, v0x7fdec1525930_0;
E_0x7fdec15242b0 .event/or E_0x7fdec15242b0/0, E_0x7fdec15242b0/1, E_0x7fdec15242b0/2, E_0x7fdec15242b0/3;
S_0x7fdec1524360 .scope begin, "bit_tick" "bit_tick" 14 394, 14 394 0, S_0x7fdec1523e20;
 .timescale 0 0;
v0x7fdec1524520_0 .var "TX_Cnt", 4 0;
S_0x7fdec15245e0 .scope begin, "clk_gen" "clk_gen" 14 208, 14 208 0, S_0x7fdec1523e20;
 .timescale 0 0;
v0x7fdec15247a0_0 .var "Baud_Cnt", 15 0;
S_0x7fdec1524850 .scope begin, "input_filter" "input_filter" 14 234, 14 234 0, S_0x7fdec1523e20;
 .timescale 0 0;
v0x7fdec1524a20_0 .var "Samples", 1 0;
    .scope S_0x7fdec1521170;
T_1 ;
    %wait E_0x7fdec15215e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1521a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1521ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1521ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1521d80_0, 0, 1;
    %load/vec4 v0x7fdec1523420_0;
    %load/vec4 v0x7fdec1521640_0;
    %cmpi/u 4080, 0, 16;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1521a80_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdec1523420_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fdec1521640_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1521ed0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7fdec1523300_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fdec1521640_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1521d80_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x7fdec1521790_0;
    %store/vec4 v0x7fdec1523390_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fdec15218e0_0, 0, 2;
    %load/vec4 v0x7fdec15219d0_0;
    %store/vec4 v0x7fdec1523270_0, 0, 16;
    %load/vec4 v0x7fdec1523420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fdec15231a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fdec1521640_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdec15218e0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %load/vec4 v0x7fdec1521790_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523390_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdec15218e0_0, 0, 2;
T_1.11 ;
T_1.8 ;
T_1.6 ;
    %load/vec4 v0x7fdec15231a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fdec1521640_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %load/vec4 v0x7fdec15219d0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523270_0, 4, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdec1518dd0;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fdec1519350 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fdec1517dc0;
T_3 ;
    %wait E_0x7fdec1500b70;
    %load/vec4 v0x7fdec151bb40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdec151bc80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1519610_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fdec151b5f0_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdec151bc80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1519610_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fdec151b1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdec151bc80_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fdec151b880_0;
    %assign/vec4 v0x7fdec151bc80_0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdec1517dc0;
T_4 ;
    %wait E_0x7fdec1518960;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %load/vec4 v0x7fdec151afe0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fdec151ba90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdec151b930_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdec151b9e0_0;
    %store/vec4 v0x7fdec151b930_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1519ce0_0, 0, 1;
    %load/vec4 v0x7fdec151b930_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdec151b930_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fdec151a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1519ce0_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7fdec151bc80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7fdec151b930_0;
    %pad/u 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7fdec151b930_0;
    %pad/u 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7fdec151b930_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7fdec151b930_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7fdec151b930_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7fdec151b930_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fdec151a1d0_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151be90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %load/vec4 v0x7fdec151be90_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fdec1519d80_0, 0, 3;
    %jmp T_4.21;
T_4.16 ;
    %load/vec4 v0x7fdec151adf0_0;
    %store/vec4 v0x7fdec1519d80_0, 0, 3;
    %jmp T_4.21;
T_4.17 ;
    %load/vec4 v0x7fdec151aea0_0;
    %store/vec4 v0x7fdec1519d80_0, 0, 3;
    %jmp T_4.21;
T_4.18 ;
    %load/vec4 v0x7fdec151bd30_0;
    %store/vec4 v0x7fdec1519d80_0, 0, 3;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x7fdec151bde0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdec1519d80_0, 0, 3;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151bf40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %load/vec4 v0x7fdec151bf40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fdec1519e30_0, 0, 3;
    %jmp T_4.27;
T_4.22 ;
    %load/vec4 v0x7fdec151adf0_0;
    %store/vec4 v0x7fdec1519e30_0, 0, 3;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fdec151aea0_0;
    %store/vec4 v0x7fdec1519e30_0, 0, 3;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fdec151bd30_0;
    %store/vec4 v0x7fdec1519e30_0, 0, 3;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fdec151bde0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdec1519e30_0, 0, 3;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151bff0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %load/vec4 v0x7fdec151bff0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fdec1519ee0_0, 0, 3;
    %jmp T_4.33;
T_4.28 ;
    %load/vec4 v0x7fdec151adf0_0;
    %store/vec4 v0x7fdec1519ee0_0, 0, 3;
    %jmp T_4.33;
T_4.29 ;
    %load/vec4 v0x7fdec151aea0_0;
    %store/vec4 v0x7fdec1519ee0_0, 0, 3;
    %jmp T_4.33;
T_4.30 ;
    %load/vec4 v0x7fdec151bd30_0;
    %store/vec4 v0x7fdec1519ee0_0, 0, 3;
    %jmp T_4.33;
T_4.31 ;
    %load/vec4 v0x7fdec151bde0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fdec1519ee0_0, 0, 3;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151adf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %jmp T_4.42;
T_4.34 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.35 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.36 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.37 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.38 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.39 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.40 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fdec151b490_0, 0, 16;
    %jmp T_4.42;
T_4.42 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151b540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec1519810_0, 0, 16;
    %jmp T_4.49;
T_4.43 ;
    %load/vec4 v0x7fdec151b3e0_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fdec151b3e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fdec1519810_0, 0, 16;
    %jmp T_4.49;
T_4.44 ;
    %load/vec4 v0x7fdec151b280_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fdec151b280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdec1519810_0, 0, 16;
    %jmp T_4.49;
T_4.45 ;
    %load/vec4 v0x7fdec151b330_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fdec151b330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdec1519810_0, 0, 16;
    %jmp T_4.49;
T_4.46 ;
    %load/vec4 v0x7fdec151b490_0;
    %store/vec4 v0x7fdec1519810_0, 0, 16;
    %jmp T_4.49;
T_4.47 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fdec151b3e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fdec1519810_0, 0, 16;
    %jmp T_4.49;
T_4.49 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151b130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdec151b080_0, 0, 3;
    %jmp T_4.54;
T_4.50 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdec151b080_0, 0, 3;
    %jmp T_4.54;
T_4.51 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdec151b080_0, 0, 3;
    %jmp T_4.54;
T_4.52 ;
    %load/vec4 v0x7fdec151bd30_0;
    %store/vec4 v0x7fdec151b080_0, 0, 3;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdec151c330;
T_5 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec151c9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdec151cb60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec151c7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec151c740_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdec151c930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdec151cb60_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fdec151c860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdec151cb60_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fdec151cc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fdec151cb60_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fdec151cad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdec151cb60_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdec151cb60_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec151c740_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec151c7d0_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdec151c330;
T_6 ;
    %wait E_0x7fdec1500b70;
    %load/vec4 v0x7fdec15185f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151cb60_0, 4, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151cb60_0, 4, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151cb60_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fdec151cb60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151cb60_0, 4, 1;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec151c740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec151c7d0_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdec15171c0;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec1517630_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x7fdec15171c0;
T_8 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec15176d0_0;
    %load/vec4 v0x7fdec1517580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec1517630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fdec15176d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec1517630_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fdec1517580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fdec15174e0_0;
    %assign/vec4 v0x7fdec1517630_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdec1516b60;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec1516fd0_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x7fdec1516b60;
T_10 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1517080_0;
    %load/vec4 v0x7fdec1516f20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec1516fd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fdec1517080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec1516fd0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fdec1516f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fdec1516e80_0;
    %assign/vec4 v0x7fdec1516fd0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdec1506590;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec1516950_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x7fdec1506590;
T_12 ;
    %wait E_0x7fdec1500b70;
    %load/vec4 v0x7fdec1516a00_0;
    %load/vec4 v0x7fdec15168a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec1516950_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fdec1516a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec1516950_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fdec15168a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fdec15167f0_0;
    %assign/vec4 v0x7fdec1516950_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdec151cda0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d400_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x7fdec151cda0;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d4a0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x7fdec151cda0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d530_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7fdec151cda0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d5e0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fdec151cda0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d6d0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fdec151cda0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d780_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fdec151cda0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d830_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fdec151cda0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151d340_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7fdec151cda0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e240_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7fdec151cda0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e2d0_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7fdec151cda0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e370_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7fdec151cda0;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e420_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7fdec151cda0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e4d0_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7fdec151cda0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e580_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7fdec151cda0;
T_27 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fdec151e630_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fdec151cda0;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151e1b0_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7fdec151cda0;
T_29 ;
    %wait E_0x7fdec151d270;
    %load/vec4 v0x7fdec151d8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x7fdec151dd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.3 ;
    %load/vec4 v0x7fdec151d400_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.4 ;
    %load/vec4 v0x7fdec151d4a0_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.5 ;
    %load/vec4 v0x7fdec151d530_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x7fdec151d5e0_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x7fdec151d6d0_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x7fdec151d780_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x7fdec151d830_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.13 ;
    %load/vec4 v0x7fdec151d400_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.14 ;
    %load/vec4 v0x7fdec151d4a0_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.15 ;
    %load/vec4 v0x7fdec151d530_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.16 ;
    %load/vec4 v0x7fdec151d5e0_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.17 ;
    %load/vec4 v0x7fdec151d6d0_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.18 ;
    %load/vec4 v0x7fdec151d780_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.19 ;
    %load/vec4 v0x7fdec151d830_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.21;
T_29.21 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fdec151dd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.23 ;
    %load/vec4 v0x7fdec151e240_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.24 ;
    %load/vec4 v0x7fdec151e2d0_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.25 ;
    %load/vec4 v0x7fdec151e370_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.26 ;
    %load/vec4 v0x7fdec151e420_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.27 ;
    %load/vec4 v0x7fdec151e4d0_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.28 ;
    %load/vec4 v0x7fdec151e580_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.29 ;
    %load/vec4 v0x7fdec151e630_0;
    %store/vec4 v0x7fdec151dc70_0, 0, 16;
    %jmp T_29.31;
T_29.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec151de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.33 ;
    %load/vec4 v0x7fdec151e240_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.34 ;
    %load/vec4 v0x7fdec151e2d0_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.35 ;
    %load/vec4 v0x7fdec151e370_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.36 ;
    %load/vec4 v0x7fdec151e420_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.37 ;
    %load/vec4 v0x7fdec151e4d0_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.38 ;
    %load/vec4 v0x7fdec151e580_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.39 ;
    %load/vec4 v0x7fdec151e630_0;
    %store/vec4 v0x7fdec151dde0_0, 0, 16;
    %jmp T_29.41;
T_29.41 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fdec151cda0;
T_30 ;
    %wait E_0x7fdec1500b70;
    %load/vec4 v0x7fdec151e120_0;
    %load/vec4 v0x7fdec151e790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d830_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fdec151e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d4a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151d830_0, 0;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7fdec151d340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151e240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151e2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151e370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151e420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151e4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdec151e580_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fdec151e630_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fdec151e1b0_0, 0;
    %load/vec4 v0x7fdec151d340_0;
    %assign/vec4 v0x7fdec151da80_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7fdec151e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x7fdec151d8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x7fdec151e090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %jmp T_30.15;
T_30.8 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d400_0, 0;
    %jmp T_30.15;
T_30.9 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d4a0_0, 0;
    %jmp T_30.15;
T_30.10 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d530_0, 0;
    %jmp T_30.15;
T_30.11 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d5e0_0, 0;
    %jmp T_30.15;
T_30.12 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d6d0_0, 0;
    %jmp T_30.15;
T_30.13 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d780_0, 0;
    %jmp T_30.15;
T_30.14 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151d830_0, 0;
    %jmp T_30.15;
T_30.15 ;
    %pop/vec4 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x7fdec151e090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %jmp T_30.23;
T_30.16 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e240_0, 0;
    %jmp T_30.23;
T_30.17 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e2d0_0, 0;
    %jmp T_30.23;
T_30.18 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e370_0, 0;
    %jmp T_30.23;
T_30.19 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e420_0, 0;
    %jmp T_30.23;
T_30.20 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e4d0_0, 0;
    %jmp T_30.23;
T_30.21 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e580_0, 0;
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x7fdec151e000_0;
    %assign/vec4 v0x7fdec151e630_0, 0;
    %jmp T_30.23;
T_30.23 ;
    %pop/vec4 1;
T_30.7 ;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdec151db20_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.24, 5;
    %load/vec4 v0x7fdec151d8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.26, 4;
    %load/vec4 v0x7fdec151db20_0;
    %assign/vec4 v0x7fdec151d340_0, 0;
    %jmp T_30.27;
T_30.26 ;
    %load/vec4 v0x7fdec151db20_0;
    %assign/vec4 v0x7fdec151e1b0_0, 0;
T_30.27 ;
T_30.24 ;
    %load/vec4 v0x7fdec151d8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.28, 4;
    %load/vec4 v0x7fdec151e1b0_0;
    %assign/vec4 v0x7fdec151da80_0, 0;
    %jmp T_30.29;
T_30.28 ;
    %load/vec4 v0x7fdec151d340_0;
    %assign/vec4 v0x7fdec151da80_0, 0;
T_30.29 ;
    %load/vec4 v0x7fdec151d8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.30, 4;
    %load/vec4 v0x7fdec151dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %load/vec4 v0x7fdec151d830_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fdec151d830_0, 0;
T_30.32 ;
    %jmp T_30.31;
T_30.30 ;
    %load/vec4 v0x7fdec151dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %load/vec4 v0x7fdec151e630_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fdec151e630_0, 0;
T_30.34 ;
T_30.31 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdec151e6e0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.36, 5;
    %load/vec4 v0x7fdec151e6e0_0;
    %assign/vec4 v0x7fdec151e240_0, 0;
T_30.36 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fdec1517840;
T_31 ;
    %wait E_0x7fdec15013d0;
    %load/vec4 v0x7fdec1517a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %load/vec4 v0x7fdec1517bf0_0;
    %load/vec4 v0x7fdec1517cb0_0;
    %add;
    %store/vec4 v0x7fdec1517b40_0, 0, 16;
    %jmp T_31.6;
T_31.0 ;
    %load/vec4 v0x7fdec1517bf0_0;
    %load/vec4 v0x7fdec1517cb0_0;
    %add;
    %store/vec4 v0x7fdec1517b40_0, 0, 16;
    %jmp T_31.6;
T_31.1 ;
    %load/vec4 v0x7fdec1517bf0_0;
    %load/vec4 v0x7fdec1517cb0_0;
    %sub;
    %store/vec4 v0x7fdec1517b40_0, 0, 16;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0x7fdec1517bf0_0;
    %load/vec4 v0x7fdec1517cb0_0;
    %and;
    %store/vec4 v0x7fdec1517b40_0, 0, 16;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0x7fdec1517bf0_0;
    %load/vec4 v0x7fdec1517cb0_0;
    %or;
    %store/vec4 v0x7fdec1517b40_0, 0, 16;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0x7fdec1517bf0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fdec1517cb0_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7fdec1517b40_0, 0, 16;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fdec1505e40;
T_32 ;
    %wait E_0x7fdec1501590;
    %load/vec4 v0x7fdec151f550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %load/vec4 v0x7fdec151eb00_0;
    %store/vec4 v0x7fdec151edc0_0, 0, 16;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x7fdec151eb00_0;
    %store/vec4 v0x7fdec151edc0_0, 0, 16;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x7fdec151f0d0_0;
    %store/vec4 v0x7fdec151edc0_0, 0, 16;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x7fdec151ea70_0;
    %store/vec4 v0x7fdec151edc0_0, 0, 16;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec15202c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %load/vec4 v0x7fdec15207b0_0;
    %store/vec4 v0x7fdec1520230_0, 0, 16;
    %jmp T_32.9;
T_32.5 ;
    %load/vec4 v0x7fdec15207b0_0;
    %store/vec4 v0x7fdec1520230_0, 0, 16;
    %jmp T_32.9;
T_32.6 ;
    %load/vec4 v0x7fdec1520910_0;
    %store/vec4 v0x7fdec1520230_0, 0, 16;
    %jmp T_32.9;
T_32.7 ;
    %load/vec4 v0x7fdec151ee50_0;
    %store/vec4 v0x7fdec1520230_0, 0, 16;
    %jmp T_32.9;
T_32.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdec1520420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %load/vec4 v0x7fdec1520910_0;
    %store/vec4 v0x7fdec1520370_0, 0, 16;
    %jmp T_32.14;
T_32.10 ;
    %load/vec4 v0x7fdec15207b0_0;
    %store/vec4 v0x7fdec1520370_0, 0, 16;
    %jmp T_32.14;
T_32.11 ;
    %load/vec4 v0x7fdec1520910_0;
    %store/vec4 v0x7fdec1520370_0, 0, 16;
    %jmp T_32.14;
T_32.12 ;
    %load/vec4 v0x7fdec151ee50_0;
    %store/vec4 v0x7fdec1520370_0, 0, 16;
    %jmp T_32.14;
T_32.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1520cf0_0, 0, 1;
    %load/vec4 v0x7fdec151f630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.15, 4;
    %load/vec4 v0x7fdec151ea70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.17, 4;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1520cf0_0, 0, 1;
T_32.19 ;
    %jmp T_32.18;
T_32.17 ;
    %load/vec4 v0x7fdec151ea70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.21, 4;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1520cf0_0, 0, 1;
T_32.23 ;
    %jmp T_32.22;
T_32.21 ;
    %load/vec4 v0x7fdec151ea70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.25, 4;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fdec151f480_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1520cf0_0, 0, 1;
T_32.27 ;
T_32.25 ;
T_32.22 ;
T_32.18 ;
T_32.15 ;
    %load/vec4 v0x7fdec151fc90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdec151f870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_32.29, 4;
    %pushi/vec4 0, 0, 13;
    %load/vec4 v0x7fdec1520f70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fdec1520d80_0, 0, 16;
    %jmp T_32.30;
T_32.29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec1520d80_0, 0, 16;
T_32.30 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fdec1505e40;
T_33 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec151f6c0_0;
    %store/vec4 v0x7fdec151f750_0, 0, 16;
    %load/vec4 v0x7fdec1520bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec151f2b0_0, 0, 1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec151f7e0_0, 0, 1;
    %load/vec4 v0x7fdec1520e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec151fc90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdec151f6c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec151f2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec151f7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151f750_0, 4, 1;
T_33.2 ;
    %load/vec4 v0x7fdec151f870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec151f2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec151fdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec151f7e0_0, 0, 1;
T_33.4 ;
    %load/vec4 v0x7fdec1520c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec151f2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151f750_0, 4, 1;
T_33.6 ;
    %load/vec4 v0x7fdec151f2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec151f750_0, 4, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fdec1523620;
T_34 ;
    %vpi_call 13 14 "$readmemh", "bios.hex", v0x7fdec1523bd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000010000000 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7fdec1523620;
T_35 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1523cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7fdec1523910_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523c60_0, 4, 8;
    %load/vec4 v0x7fdec1523a50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523c60_0, 4, 8;
    %ix/getv 4, v0x7fdec1523880_0;
    %load/vec4a v0x7fdec1523bd0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fdec1523c60_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fdec1523880_0;
    %store/vec4a v0x7fdec1523bd0, 4, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7fdec1523a50_0;
    %ix/getv 3, v0x7fdec1523880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdec1523bd0, 0, 4;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fdec1523620;
T_36 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1523910_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523c60_0, 4, 8;
    %ix/getv 4, v0x7fdec1523880_0;
    %load/vec4a v0x7fdec1523bd0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1523c60_0, 4, 8;
    %jmp T_36.1;
T_36.0 ;
    %ix/getv 4, v0x7fdec1523880_0;
    %load/vec4a v0x7fdec1523bd0, 4;
    %store/vec4 v0x7fdec1523c60_0, 0, 16;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fdec1523e20;
T_37 ;
    %wait E_0x7fdec15242b0;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7fdec1526950_0, 0, 1;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7fdec1526ea0_0, 0, 1;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7fdec1526a70_0, 0, 1;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7fdec1526b00_0, 0, 1;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec1525a90_0;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fdec1526fc0_0, 0, 1;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x7fdec1526f30_0;
    %store/vec4 v0x7fdec1525530_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fdec1525a90_0;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7fdec1525530_0, 0, 1;
T_37.1 ;
    %load/vec4 v0x7fdec1525000_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7fdec15269e0_0, 0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7fdec1524c40_0;
    %store/vec4 v0x7fdec1524db0_0, 0, 8;
    %load/vec4 v0x7fdec1524d00_0;
    %store/vec4 v0x7fdec1524ea0_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fdec1525480_0;
    %store/vec4 v0x7fdec1524db0_0, 0, 8;
    %load/vec4 v0x7fdec1524f50_0;
    %store/vec4 v0x7fdec1524ea0_0, 0, 8;
T_37.3 ;
    %load/vec4 v0x7fdec1526460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %load/vec4 v0x7fdec1525930_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.4 ;
    %load/vec4 v0x7fdec1524db0_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.5 ;
    %load/vec4 v0x7fdec1524ea0_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v0x7fdec1525000_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v0x7fdec15250b0_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v0x7fdec1525270_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v0x7fdec15251c0_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v0x7fdec1525320_0;
    %store/vec4 v0x7fdec1526c30_0, 0, 8;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fdec1523e20;
T_38 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1526d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec15259e0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1524f50_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec15250b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1525270_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1525930_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1524c40_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1524d00_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fdec15270e0_0;
    %nor/r;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x7fdec1526460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %jmp T_38.10;
T_38.4 ;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %load/vec4 v0x7fdec1527050_0;
    %assign/vec4 v0x7fdec1524c40_0, 1;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v0x7fdec1527050_0;
    %assign/vec4 v0x7fdec15259e0_0, 1;
T_38.12 ;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %load/vec4 v0x7fdec1527050_0;
    %assign/vec4 v0x7fdec1524d00_0, 1;
    %jmp T_38.14;
T_38.13 ;
    %load/vec4 v0x7fdec1527050_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1524f50_0, 4, 5;
T_38.14 ;
    %jmp T_38.10;
T_38.6 ;
    %load/vec4 v0x7fdec1527050_0;
    %assign/vec4 v0x7fdec15250b0_0, 1;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v0x7fdec1527050_0;
    %assign/vec4 v0x7fdec1525270_0, 1;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v0x7fdec1527050_0;
    %assign/vec4 v0x7fdec1525930_0, 1;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.2 ;
    %load/vec4 v0x7fdec1526cf0_0;
    %nor/r;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526460_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
T_38.15 ;
    %load/vec4 v0x7fdec1525320_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_38.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
T_38.17 ;
    %load/vec4 v0x7fdec1525320_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_38.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
T_38.19 ;
    %load/vec4 v0x7fdec1525320_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
T_38.21 ;
    %load/vec4 v0x7fdec1525320_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_38.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
T_38.23 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fdec1523e20;
T_39 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %load/vec4 v0x7fdec15253d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525320_0, 4, 5;
T_39.1 ;
    %load/vec4 v0x7fdec15267a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15253d0_0, 4, 5;
    %load/vec4 v0x7fdec15268c0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15253d0_0, 4, 5;
    %load/vec4 v0x7fdec1526e10_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15253d0_0, 4, 5;
    %load/vec4 v0x7fdec1526830_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15253d0_0, 4, 5;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fdec1523e20;
T_40 ;
    %wait E_0x7fdec15213b0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdec1526070_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdec1526070_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1525000_0, 4, 5;
    %load/vec4 v0x7fdec1524f50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fdec15251c0_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdec1526120_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdec1526120_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1525000_0, 4, 3;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fdec1524f50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fdec15251c0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdec15261d0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdec15261d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1525000_0, 4, 3;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x7fdec1524f50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fdec15251c0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdec1525730_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdec1525730_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1525000_0, 4, 3;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x7fdec1524f50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7fdec1525320_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fdec1525270_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdec1525f10_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdec1525f10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1525000_0, 4, 3;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdec1525fc0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdec1525fc0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1525000_0, 4, 3;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fdec1523e20;
T_41 ;
    %wait E_0x7fdec1516d90;
    %fork t_1, S_0x7fdec15245e0;
    %jmp t_0;
    .scope S_0x7fdec15245e0;
t_1 ;
    %load/vec4 v0x7fdec1526d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdec15247a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec15264f0_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fdec15247a0_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdec15270e0_0;
    %nor/r;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526460_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.2, 9;
    %load/vec4 v0x7fdec1524d00_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec15247a0_0, 4, 8;
    %load/vec4 v0x7fdec1524c40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec15247a0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec15264f0_0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x7fdec15247a0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fdec15247a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec15264f0_0, 1;
T_41.3 ;
T_41.1 ;
    %end;
    .scope S_0x7fdec1523e20;
t_0 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fdec1523e20;
T_42 ;
    %wait E_0x7fdec1516d90;
    %fork t_3, S_0x7fdec1524850;
    %jmp t_2;
    .scope S_0x7fdec1524850;
t_3 ;
    %load/vec4 v0x7fdec1526d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fdec1524a20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525680_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fdec1526b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x7fdec1524a20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1524a20_0, 4, 1;
    %load/vec4 v0x7fdec1525530_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1524a20_0, 4, 1;
T_42.2 ;
    %load/vec4 v0x7fdec1524a20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525680_0, 1;
T_42.4 ;
    %load/vec4 v0x7fdec1524a20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_42.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525680_0, 1;
T_42.6 ;
T_42.1 ;
    %end;
    .scope S_0x7fdec1523e20;
t_2 %join;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fdec1523e20;
T_43 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1526d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1525480_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1524ad0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1524b90_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec15258a0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec15255d0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525810_0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fdec1526460_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526cf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.2 ;
    %load/vec4 v0x7fdec1526460_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec1526cf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.4 ;
    %load/vec4 v0x7fdec1526b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec1525680_0;
    %load/vec4 v0x7fdec1524ad0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1524ad0_0, 1;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x7fdec1524ad0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdec1524ad0_0, 1;
T_43.9 ;
    %load/vec4 v0x7fdec1524ad0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x7fdec1525680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1524b90_0, 1;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x7fdec1524b90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdec1524b90_0, 1;
T_43.13 ;
    %load/vec4 v0x7fdec1524b90_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_43.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.14 ;
T_43.10 ;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.16, 4;
    %load/vec4 v0x7fdec1524ad0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_43.18, 4;
    %load/vec4 v0x7fdec15255d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdec15255d0_0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7fdec1525810_0, 1;
T_43.18 ;
    %jmp T_43.17;
T_43.16 ;
    %load/vec4 v0x7fdec1524ad0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_43.20, 4;
    %load/vec4 v0x7fdec15255d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdec15255d0_0, 1;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_43.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec15255d0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %load/vec4 v0x7fdec1525680_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %jmp T_43.23;
T_43.22 ;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fdec15255d0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_43.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec15255d0_0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fdec15255d0_0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.28, 8;
    %load/vec4 v0x7fdec1525680_0;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_43.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.30 ;
    %jmp T_43.29;
T_43.28 ;
    %load/vec4 v0x7fdec1525680_0;
    %load/vec4 v0x7fdec1525810_0;
    %cmp/ne;
    %jmp/0xz  T_43.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.32 ;
T_43.29 ;
    %jmp T_43.27;
T_43.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %load/vec4 v0x7fdec1525680_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.27 ;
    %load/vec4 v0x7fdec15258a0_0;
    %assign/vec4 v0x7fdec1525480_0, 1;
    %load/vec4 v0x7fdec15251c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %load/vec4 v0x7fdec1526460_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec1526cf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_43.34 ;
    %jmp T_43.25;
T_43.24 ;
    %load/vec4 v0x7fdec15258a0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %load/vec4 v0x7fdec1525680_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %load/vec4 v0x7fdec1525680_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
T_43.36 ;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_43.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %load/vec4 v0x7fdec1525680_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
T_43.38 ;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
    %load/vec4 v0x7fdec1525680_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15258a0_0, 4, 5;
T_43.40 ;
    %load/vec4 v0x7fdec1525680_0;
    %load/vec4 v0x7fdec1525810_0;
    %xor;
    %assign/vec4 v0x7fdec1525810_0, 1;
T_43.25 ;
T_43.23 ;
T_43.20 ;
T_43.17 ;
T_43.6 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fdec1523e20;
T_44 ;
    %wait E_0x7fdec1516d90;
    %fork t_5, S_0x7fdec1524360;
    %jmp t_4;
    .scope S_0x7fdec1524360;
t_5 ;
    %load/vec4 v0x7fdec1526d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdec1524520_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525e70_0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525e70_0, 1;
    %load/vec4 v0x7fdec1526b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x7fdec1524520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fdec1524520_0, 0, 5;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fdec1525dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.6, 4;
    %load/vec4 v0x7fdec1524520_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_44.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525e70_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1524520_0, 4, 4;
T_44.8 ;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x7fdec1524520_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_44.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525e70_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1524520_0, 4, 4;
T_44.10 ;
T_44.7 ;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdec1524520_0, 4, 1;
    %load/vec4 v0x7fdec1524520_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_44.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525e70_0, 1;
T_44.12 ;
T_44.5 ;
T_44.2 ;
T_44.1 ;
    %end;
    .scope S_0x7fdec1523e20;
t_4 %join;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fdec1523e20;
T_45 ;
    %wait E_0x7fdec1516d90;
    %load/vec4 v0x7fdec1526d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdec1525d20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525a90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525c80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525be0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525dd0_0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7fdec1525e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525be0_0, 1;
    %load/vec4 v0x7fdec1525be0_0;
    %assign/vec4 v0x7fdec1525dd0_0, 1;
    %load/vec4 v0x7fdec1525b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %load/vec4 v0x7fdec1525b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
    %load/vec4 v0x7fdec1525b30_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fdec1525b30_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fdec1525b30_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fdec1525b30_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_45.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
    %jmp T_45.12;
T_45.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525be0_0, 1;
T_45.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_45.9 ;
    %load/vec4 v0x7fdec1525d20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fdec1525a90_0, 1;
    %load/vec4 v0x7fdec1525d20_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec1525d20_0, 4, 5;
    %load/vec4 v0x7fdec1525d20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fdec1525c80_0;
    %xor;
    %assign/vec4 v0x7fdec1525c80_0, 1;
    %jmp T_45.8;
T_45.4 ;
    %load/vec4 v0x7fdec15251c0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
T_45.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525a90_0, 1;
    %jmp T_45.8;
T_45.5 ;
    %load/vec4 v0x7fdec15259e0_0;
    %assign/vec4 v0x7fdec1525d20_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdec1525a90_0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fdec1525c80_0, 1;
    %load/vec4 v0x7fdec1525b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
    %jmp T_45.8;
T_45.6 ;
    %load/vec4 v0x7fdec1525c80_0;
    %assign/vec4 v0x7fdec1525a90_0, 1;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.15, 4;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fdec1525a90_0, 1;
T_45.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdec1525b30_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdec1525be0_0, 1;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
T_45.2 ;
    %load/vec4 v0x7fdec15270e0_0;
    %nor/r;
    %load/vec4 v0x7fdec1526710_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fdec1526460_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdec15250b0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdec15251c0_0, 4, 5;
T_45.17 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fdec1505ce0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1527a90_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x7fdec1505b80;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1528610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec1528730_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec1528730_0, 0, 1;
    %delay 230, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdec15286a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdec15286a0_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x7fdec1505b80;
T_48 ;
    %delay 5, 0;
    %load/vec4 v0x7fdec1528610_0;
    %nor/r;
    %store/vec4 v0x7fdec1528610_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fdec1505b80;
T_49 ;
    %vpi_call 2 31 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 0> {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 1> {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 2> {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 3> {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 4> {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 5> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 6> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 7> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 8> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 32> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 34> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdec1523bd0, 36> {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x7fdec1505b80;
T_50 ;
    %vpi_call 2 49 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x7fdec1505b80;
T_51 ;
    %delay 5000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "regfile3.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
