#############################################################################
##
## IP Name  : rpoco8_testbench_v11
## Desc     : Automatically generated IP core wrapping a
##            Simulink Xilinx System Generator netlist.
##            Please do not modify by hand, this file will be erased
##
#############################################################################

BEGIN rpoco8_testbench_v11

###################
# Generic Options #
###################
OPTION IPTYPE = IP
OPTION STYLE  = BLACKBOX

###################
# Clock port      #
###################
PORT clk = "", DIR = I, SIGIS = CLK, CLK_FREQ = 200000000

###################
# Interfaces      #
###################

# rpoco8_testbench_v11/XSG core config

# rpoco8_testbench_v11/ADC's/quadc0
PORT rpoco8_testbench_v11_ADC_s_quadc0_adc0_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc0_adc1_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc0_adc2_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc0_adc3_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc0_sync = "", DIR = in
PORT rpoco8_testbench_v11_ADC_s_quadc0_valid = "", DIR = in

# rpoco8_testbench_v11/ADC's/quadc1
PORT rpoco8_testbench_v11_ADC_s_quadc1_adc0_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc1_adc1_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc1_adc2_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc1_adc3_data = "", DIR = in, VEC = [7:0]
PORT rpoco8_testbench_v11_ADC_s_quadc1_sync = "", DIR = in
PORT rpoco8_testbench_v11_ADC_s_quadc1_valid = "", DIR = in

# rpoco8_testbench_v11/Sync/arm
PORT rpoco8_testbench_v11_Sync_arm_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/Sync/sync_pulse
PORT rpoco8_testbench_v11_Sync_sync_pulse_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/Sync/sync_sel
PORT rpoco8_testbench_v11_Sync_sync_sel_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/aa/real
PORT rpoco8_testbench_v11_aa_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_aa_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_aa_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_aa_real_we = "", DIR = out

# rpoco8_testbench_v11/acc_length
PORT rpoco8_testbench_v11_acc_length_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/acc_num
PORT rpoco8_testbench_v11_acc_num_user_data_in = "", DIR = out, VEC = [31:0]

# rpoco8_testbench_v11/adc0_3
PORT rpoco8_testbench_v11_adc0_3_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_adc0_3_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_adc0_3_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_adc0_3_we = "", DIR = out

# rpoco8_testbench_v11/adc4_7
PORT rpoco8_testbench_v11_adc4_7_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_adc4_7_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_adc4_7_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_adc4_7_we = "", DIR = out

# rpoco8_testbench_v11/ctrl_sw
PORT rpoco8_testbench_v11_ctrl_sw_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/delay/delay_data
PORT rpoco8_testbench_v11_delay_delay_data_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/eq_coeff
PORT rpoco8_testbench_v11_eq_coeff_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/fft_pol02_imag
PORT rpoco8_testbench_v11_fft_pol02_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_fft_pol02_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_fft_pol02_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_fft_pol02_imag_we = "", DIR = out

# rpoco8_testbench_v11/fft_pol02_real
PORT rpoco8_testbench_v11_fft_pol02_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_fft_pol02_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_fft_pol02_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_fft_pol02_real_we = "", DIR = out

# rpoco8_testbench_v11/iadc0_3
PORT rpoco8_testbench_v11_iadc0_3_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_iadc0_3_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_iadc0_3_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_iadc0_3_we = "", DIR = out

# rpoco8_testbench_v11/iadc4_7
PORT rpoco8_testbench_v11_iadc4_7_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_iadc4_7_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_iadc4_7_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_iadc4_7_we = "", DIR = out

# rpoco8_testbench_v11/insel/insel_data
PORT rpoco8_testbench_v11_insel_insel_data_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/led
PORT rpoco8_testbench_v11_led_gateway = "", DIR = out

# rpoco8_testbench_v11/mux_sel_pfb
PORT rpoco8_testbench_v11_mux_sel_pfb_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/mux_sel_pfb_sync
PORT rpoco8_testbench_v11_mux_sel_pfb_sync_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/new_raw_capture
PORT rpoco8_testbench_v11_new_raw_capture_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/new_raw_capture_trig
PORT rpoco8_testbench_v11_new_raw_capture_trig_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay1
PORT rpoco8_testbench_v11_not_or_not_delay1_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay2
PORT rpoco8_testbench_v11_not_or_not_delay2_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay3
PORT rpoco8_testbench_v11_not_or_not_delay3_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay4
PORT rpoco8_testbench_v11_not_or_not_delay4_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay5
PORT rpoco8_testbench_v11_not_or_not_delay5_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay6
PORT rpoco8_testbench_v11_not_or_not_delay6_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay7
PORT rpoco8_testbench_v11_not_or_not_delay7_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/not or not/delay8
PORT rpoco8_testbench_v11_not_or_not_delay8_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/seed/seed_data
PORT rpoco8_testbench_v11_seed_seed_data_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/walsh/_codes
PORT rpoco8_testbench_v11_walsh_codes_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_walsh_codes_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_walsh_codes_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_walsh_codes_we = "", DIR = out

# rpoco8_testbench_v11/walsh/trig_sel
PORT rpoco8_testbench_v11_walsh_trig_sel_user_data_out = "", DIR = in, VEC = [31:0]

# rpoco8_testbench_v11/walsh/walsh1
PORT rpoco8_testbench_v11_walsh_walsh1_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh2
PORT rpoco8_testbench_v11_walsh_walsh2_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh3
PORT rpoco8_testbench_v11_walsh_walsh3_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh4
PORT rpoco8_testbench_v11_walsh_walsh4_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh5
PORT rpoco8_testbench_v11_walsh_walsh5_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh6
PORT rpoco8_testbench_v11_walsh_walsh6_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh7
PORT rpoco8_testbench_v11_walsh_walsh7_gateway = "", DIR = out

# rpoco8_testbench_v11/walsh/walsh8
PORT rpoco8_testbench_v11_walsh_walsh8_gateway = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/aa/real
PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_aa_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ab/imag
PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ab_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ab/real
PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ab_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ac/imag
PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ac_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ac/real
PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ac_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ad/imag
PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ad_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ad/real
PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ad_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ae/imag
PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ae_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ae/real
PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ae_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/af/imag
PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_af_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/af/real
PORT rpoco8_testbench_v11_xengine8_muxed_af_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_af_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_af_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_af_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bb/real
PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bb_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bc/imag
PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bc_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bc/real
PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bc_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bd/imag
PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bd_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bd/real
PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bd_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/be/imag
PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_be_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/be/real
PORT rpoco8_testbench_v11_xengine8_muxed_be_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_be_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_be_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_be_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bf/imag
PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bf_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/bf/real
PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_bf_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/cc/real
PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cc_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/cd/imag
PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cd_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/cd/real
PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cd_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/cg/imag
PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cg_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/cg/real
PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_cg_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ch/imag
PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ch_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/ch/real
PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_ch_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/dd/real
PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dd_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/dg/imag
PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dg_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/dg/real
PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dg_real_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/dh/imag
PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dh_imag_we = "", DIR = out

# rpoco8_testbench_v11/xengine8_muxed/dh/real
PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_data_out = "", DIR = in, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_addr = "", DIR = out, VEC = [10:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_data_in = "", DIR = out, VEC = [31:0]
PORT rpoco8_testbench_v11_xengine8_muxed_dh_real_we = "", DIR = out

END
