// Seed: 141721923
module module_0 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    input wor id_7,
    input wand id_8,
    output supply0 id_9,
    output tri1 id_10,
    input wor id_11
);
endmodule
module module_1 #(
    parameter id_0  = 32'd6,
    parameter id_19 = 32'd60,
    parameter id_5  = 32'd94
) (
    input wand _id_0,
    input supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply1 _id_5,
    output wand id_6,
    output tri id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    output tri0 id_11,
    output supply0 id_12,
    output tri0 id_13,
    output uwire id_14
    , id_21,
    output wand id_15,
    input tri id_16,
    output supply0 id_17,
    output tri0 id_18,
    input tri0 _id_19
);
  assign id_21[1] = (-1);
  logic [id_19 : !  id_0] id_22;
  ;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_6,
      id_4,
      id_10,
      id_8,
      id_3,
      id_16,
      id_16,
      id_14,
      id_15,
      id_16
  );
  wire [id_5 : id_5] id_23;
endmodule
