INFO: [VRFC 10-163] Analyzing VHDL file "C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_to_7seg_decoder'
INFO: [VRFC 10-3107] analyzing entity 'clock_counter'
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-3107] analyzing entity 'wrapper_timer_7seg'
INFO: [VRFC 10-3107] analyzing entity 'tb_wrapper_timer_7seg'
