WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 6384992 heartbeat IPC: 1.566 cumulative IPC: 0.9737 (Simulation time: 00 hr 01 min 08 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 5134904 cumulative IPC: 0.9737 (Simulation time: 00 hr 01 min 08 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 5134904 cumulative IPC: 0.9737 (Simulation time: 00 hr 01 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9737 instructions: 5000001 cycles: 5134904
CPU 0 Branch Prediction Accuracy: 97.05% MPKI: 9.718 Average ROB Occupancy at Mispredict: 42.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0112
BRANCH_INDIRECT: 0.0844
BRANCH_CONDITIONAL: 9.56
BRANCH_DIRECT_CALL: 0.0172
BRANCH_INDIRECT_CALL: 0.0076
BRANCH_RETURN: 0.0424

LLC TOTAL        ACCESS:      72460 HIT:      22262 MISS:      50198
LLC LOAD         ACCESS:      64901 HIT:      21246 MISS:      43655
LLC RFO          ACCESS:        509 HIT:         17 MISS:        492
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        242 HIT:        242 MISS:          0
LLC TRANSLATION  ACCESS:       6808 HIT:        757 MISS:       6051
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 857.5 cycles
cpu0_DTLB TOTAL        ACCESS:     535147 HIT:     478872 MISS:      56275
cpu0_DTLB LOAD         ACCESS:     535147 HIT:     478872 MISS:      56275
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 201.2 cycles
cpu0_ITLB TOTAL        ACCESS:      33012 HIT:      32807 MISS:        205
cpu0_ITLB LOAD         ACCESS:      33012 HIT:      32807 MISS:        205
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 38.19 cycles
cpu0_L1D TOTAL        ACCESS:     633269 HIT:     533927 MISS:      99342
cpu0_L1D LOAD         ACCESS:     420702 HIT:     331517 MISS:      89185
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     172799 HIT:     170407 MISS:       2392
cpu0_L1D TRANSLATION  ACCESS:      39768 HIT:      32003 MISS:       7765
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 440 cycles
cpu0_L1I TOTAL        ACCESS:      36541 HIT:      36028 MISS:        513
cpu0_L1I LOAD         ACCESS:      36541 HIT:      36028 MISS:        513
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 124.3 cycles
cpu0_L2C TOTAL        ACCESS:      75572 HIT:       3354 MISS:      72218
cpu0_L2C LOAD         ACCESS:      67182 HIT:       2281 MISS:      64901
cpu0_L2C RFO          ACCESS:        564 HIT:         55 MISS:        509
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        595 HIT:        595 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       7231 HIT:        423 MISS:       6808
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 616.8 cycles
cpu0_STLB TOTAL        ACCESS:      41291 HIT:       1879 MISS:      39412
cpu0_STLB LOAD         ACCESS:      41291 HIT:       1879 MISS:      39412
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 291.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19381
  ROW_BUFFER_MISS:      30807
 AVG DBUS CONGESTED CYCLE: 3.846
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         41
  FULL:        237
