Parsing two_processor_bin_2.v
Converting
Checking verilog::arbiter
Checking verilog::processor
Checking verilog::pcache
Checking verilog::main
Module identifier is verilog::main
General constrains before follow macros 
("and" "operands" ("" "" ("and" "operands" ("" "" ("constant" "type" ("bool") "value" ("true")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::clk") "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::req_enable") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::req_enable") "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::clk") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_snoop") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::master_in") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::master_inA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::ND_inA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::all_shared") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::all_shared") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("35")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::mem_served") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("35")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::invalidate") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("35")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::master_out") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::master_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_shared") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_sharedA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::info_avail") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::info_availA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("37")))) "type" ("bool")) "" ("and" "operands" ("" "" ("constant" "type" ("bool") "value" ("true")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::clk") "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::req_enable") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::req_enable") "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::clk") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_snoop") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::master_in") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::master_inB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::ND_inB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::all_shared") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::all_shared") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("39")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::mem_served") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("39")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::invalidate") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("39")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::master_out") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::master_outB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_shared") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_sharedB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::info_avail") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::info_availB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("41")))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::clk") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::is_snoop") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_snoop") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("57")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::invalidate") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::invalidate") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("57")))) "type" ("bool"))) "type" ("bool"))
Initial constrains before follow macros 
("and" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("463")) "#verilog_value" ("5"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("110")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("105")) "#verilog_value" ("2'b10"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("106")) "#verilog_value" ("2'b00"))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("463")) "#verilog_value" ("5"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("110")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("105")) "#verilog_value" ("2'b10"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("106")) "#verilog_value" ("2'b00"))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::is_snoop") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("517")) "#verilog_value" ("3'b000"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))
Transition relation before follow macros 
("and" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::nd_count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("-" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("481")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit_miss") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::proc_req") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::info_avail") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::sh_snp") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit_miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("421"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("429")))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::proc_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("423"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("151")) "#verilog_value" ("3'b001")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("155")) "#verilog_value" ("3'b010")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("159")) "#verilog_value" ("3'b011")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("163")) "#verilog_value" ("3'b100")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("167")) "#verilog_value" ("3'b101")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("171")) "#verilog_value" ("3'b000"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("304")) "#verilog_value" ("2'b00")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("313")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("334")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("339")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("345")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("360")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("365")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("381")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("386")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::info_avail") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("202")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("219")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("232")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("240")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("253")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("261")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::sh_snp") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::nd_count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("-" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("481")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit_miss") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::proc_req") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::info_avail") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::sh_snp") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit_miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("421"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("429")))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::proc_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("423"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("151")) "#verilog_value" ("3'b001")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("155")) "#verilog_value" ("3'b010")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("159")) "#verilog_value" ("3'b011")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("163")) "#verilog_value" ("3'b100")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("167")) "#verilog_value" ("3'b101")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("171")) "#verilog_value" ("3'b000"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("304")) "#verilog_value" ("2'b00")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("313")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("334")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("339")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("345")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("360")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("365")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("381")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("386")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::info_avail") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("202")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("219")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("232")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("240")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("253")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("261")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::sh_snp") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::invalidate") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outA") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::is_snoop") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("545")) "#verilog_value" ("3'b000"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackA") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackB") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))
General constrains 
("and" "operands" ("" "" ("and" "operands" ("" "" ("constant" "type" ("bool") "value" ("true")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::clk") "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("119"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("not" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::clk") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_snoop") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::master_in") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool")) "" ("and" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("50")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("50")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("50"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::bus_ackA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("45")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("45")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("45")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("34")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::all_shared") "type" ("bool")) "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::is_sharedA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("43"))) "" ("symbol" "identifier" ("verilog::main::var::is_sharedB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("43")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("43")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::info_availA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53"))) "" ("symbol" "identifier" ("verilog::main::var::info_availB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::invalidate") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("35")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::master_in") "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("137")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("137")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("137"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("or" "operands" ("" "" ("or" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")) "#verilog_value" ("3'b011"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140"))) "" ("symbol" "identifier" ("verilog::main::var::master_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132"))) "" ("symbol" "identifier" ("verilog::main::var::is_sharedA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("36")))) "type" ("bool")) "" ("=" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146"))) "" ("symbol" "identifier" ("verilog::main::var::info_availA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("37")))) "type" ("bool")) "" ("and" "operands" ("" "" ("constant" "type" ("bool") "value" ("true")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::clk") "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("119"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("120"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("not" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("121"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("122")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::clk") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_snoop") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::master_in") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::master_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("49")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::master_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("46"))) "" ("and" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("50")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("50")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("50"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::bus_ackA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("45")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("45")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("45"))) "" ("and" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("51")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("51")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("51"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::bus_ackB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("46")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("46")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("46")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("46")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("38")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::all_shared") "type" ("bool")) "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::is_sharedA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("43"))) "" ("symbol" "identifier" ("verilog::main::var::is_sharedB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("43")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("43")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::var::info_availA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53"))) "" ("symbol" "identifier" ("verilog::main::var::info_availB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("53")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::invalidate") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("39")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::master_in") "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("137")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("137")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("137"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("or" "operands" ("" "" ("or" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("138"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("139"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")) "#verilog_value" ("3'b011"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("140"))) "" ("symbol" "identifier" ("verilog::main::var::master_outB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("132"))) "" ("symbol" "identifier" ("verilog::main::var::is_sharedB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("40")))) "type" ("bool")) "" ("=" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146"))) "" ("symbol" "identifier" ("verilog::main::var::info_availB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("41")))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::clk") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::clk") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_reqB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("55")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::inv_outB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackA") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::bus_ackB") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::is_snoop") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::is_snoop") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("56")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("57")))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::invalidate") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::var::invalidate") "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("57")))) "type" ("bool"))) "type" ("bool"))
Initial constrains 
("and" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("463")) "#verilog_value" ("5"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("110")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("105")) "#verilog_value" ("2'b10"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("106")) "#verilog_value" ("2'b00"))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("463")) "#verilog_value" ("5"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("110")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("105")) "#verilog_value" ("2'b10"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("106")) "#verilog_value" ("2'b00"))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::is_snoop") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("517")) "#verilog_value" ("3'b000"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))
Transition relation 
("and" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("typecast" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("1")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("2")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("11") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("3")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("4")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("5")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("110") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("6")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("111") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("7"))) "type" ("unsignedbv" "width" ("18")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("-" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("481")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("421"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("429")))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("423"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::inv_out") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("151")) "#verilog_value" ("3'b001")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("155")) "#verilog_value" ("3'b010")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::hit") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("159")) "#verilog_value" ("3'b011")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("163")) "#verilog_value" ("3'b100")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("167")) "#verilog_value" ("3'b101")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("171")) "#verilog_value" ("3'b000"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("304")) "#verilog_value" ("2'b00")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("313")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("334")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("339")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("345")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("360")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("365")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("381")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("386")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("202")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("219")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("232")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("240")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("253")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("261")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheA::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheA::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::valid") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::req_enable") "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("474"))) "" ("typecast" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("1")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("2")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("11") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("3")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("4")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("5")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("110") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("6")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("111") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")) "#verilog_value" ("7"))) "type" ("unsignedbv" "width" ("18")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("468")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("-" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("481")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::proc::var::count") "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("0") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("true"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("126"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("421"))) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("429")))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("not" "operands" ("" "" ("extractbit" "operands" ("" "" ("concatenation" "operands" ("" "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("0") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("0")) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127")) "#verilog_value" ("1"))) "type" ("unsignedbv" "width" ("2")) "#location" ("" "file" ("two_processor_bin_2.v") "line" ("127"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("423"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::valid") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::update") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("412"))) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_req") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("418"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::inv_out") "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::snoop_type") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("149"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("151")) "#verilog_value" ("3'b001")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("153"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("155")) "#verilog_value" ("3'b010")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::hit") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("157"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("159")) "#verilog_value" ("3'b011")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("2'b10"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("=" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("unsignedbv" "width" ("1")) "value" ("1") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")) "#verilog_value" ("1"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("161"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("163")) "#verilog_value" ("3'b100")) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::miss") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("or" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::read") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::write") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("165"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("167")) "#verilog_value" ("3'b101")) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("171")) "#verilog_value" ("3'b000"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("290"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("292"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("302")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("304")) "#verilog_value" ("2'b00")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("307")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("309"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("313")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("328")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("330"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("334")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("339")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("345")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("354")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("356"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("360")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("365")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("375")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("377"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::mem_served") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("381")) "#verilog_value" ("2'b00")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("386")) "#verilog_value" ("2'b01"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::is_snoop") "type" ("bool")) "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::bus_ack") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("182"))) "" ("if" "operands" ("" "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("143"))) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("or" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("not" "operands" ("" "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b000"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")) "#verilog_value" ("3'b001"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("144"))) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("or" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b100"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")) "#verilog_value" ("3'b101"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("145"))) "" ("extractbit" "operands" ("" "" ("typecast" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::ND_in") "type" ("bool"))) "type" ("unsignedbv" "width" ("1"))) "" ("constant" "type" ("natural") "value" ("0"))) "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("146"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("001") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("188")) "#verilog_value" ("3'b001"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("190")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("194")) "#verilog_value" ("3'b010"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("196"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("198")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("202")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("011") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("213")) "#verilog_value" ("3'b011"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("215"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("217")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("219")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("100") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("228")) "#verilog_value" ("3'b100"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("230"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("232")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("236"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("238")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("240")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("101") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("249")) "#verilog_value" ("3'b101"))) "type" ("bool")) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("251"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("253")) "#verilog_value" ("2'b10")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257")) "#verilog_value" ("2'b00"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("257"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::invalidate") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("259")) "#verilog_value" ("2'b01")) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("10") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("261")) "#verilog_value" ("2'b10"))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("010") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("3'b010"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("=" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("01") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")) "#verilog_value" ("2'b01"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279")))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("279"))) "" ("if" "operands" ("" "" ("not" "operands" ("" "" ("symbol" "identifier" ("verilog::main::pcacheB::var::all_shared") "type" ("bool"))) "type" ("bool") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282"))) "" ("constant" "type" ("unsignedbv" "width" ("2")) "value" ("00") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("282")) "#verilog_value" ("2'b00")) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0"))) "" ("symbol" "identifier" ("verilog::main::pcacheB::var::next_state") "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("2") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool"))) "type" ("bool")) "" ("and" "operands" ("" "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::invalidate") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outA") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::inv_outB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::is_snoop") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::shared_snoop") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeA") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::snoop_typeB") "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0"))) "" ("constant" "type" ("unsignedbv" "width" ("3")) "value" ("000") "#little_endian" ("1") "#location" ("" "file" ("two_processor_bin_2.v") "line" ("545")) "#verilog_value" ("3'b000"))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("unsignedbv" "width" ("3") "#little_endian" ("1") "#offset" ("0")))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackA") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool")) "" ("=" "operands" ("" "" ("next_symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_ackB") "type" ("bool")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqA") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("false")) "" ("if" "operands" ("" "" ("symbol" "identifier" ("verilog::main::bus_arbiter::var::bus_reqB") "type" ("bool")) "" ("constant" "type" ("bool") "value" ("true")) "" ("constant" "type" ("bool") "value" ("false"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))) "type" ("bool"))
