
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pic_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401890 <.init>:
  401890:	stp	x29, x30, [sp, #-16]!
  401894:	mov	x29, sp
  401898:	bl	4020cc <sqrt@plt+0x39c>
  40189c:	ldp	x29, x30, [sp], #16
  4018a0:	ret

Disassembly of section .plt:

00000000004018b0 <_Znam@plt-0x20>:
  4018b0:	stp	x16, x30, [sp, #-16]!
  4018b4:	adrp	x16, 42f000 <_ZdlPvm@@Base+0x19d78>
  4018b8:	ldr	x17, [x16, #4088]
  4018bc:	add	x16, x16, #0xff8
  4018c0:	br	x17
  4018c4:	nop
  4018c8:	nop
  4018cc:	nop

00000000004018d0 <_Znam@plt>:
  4018d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16]
  4018d8:	add	x16, x16, #0x0
  4018dc:	br	x17

00000000004018e0 <fputs@plt>:
  4018e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #8]
  4018e8:	add	x16, x16, #0x8
  4018ec:	br	x17

00000000004018f0 <memcpy@plt>:
  4018f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #16]
  4018f8:	add	x16, x16, #0x10
  4018fc:	br	x17

0000000000401900 <hypot@plt>:
  401900:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #24]
  401908:	add	x16, x16, #0x18
  40190c:	br	x17

0000000000401910 <cos@plt>:
  401910:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #32]
  401918:	add	x16, x16, #0x20
  40191c:	br	x17

0000000000401920 <puts@plt>:
  401920:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #40]
  401928:	add	x16, x16, #0x28
  40192c:	br	x17

0000000000401930 <ungetc@plt>:
  401930:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #48]
  401938:	add	x16, x16, #0x30
  40193c:	br	x17

0000000000401940 <isalnum@plt>:
  401940:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #56]
  401948:	add	x16, x16, #0x38
  40194c:	br	x17

0000000000401950 <strlen@plt>:
  401950:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #64]
  401958:	add	x16, x16, #0x40
  40195c:	br	x17

0000000000401960 <fprintf@plt>:
  401960:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #72]
  401968:	add	x16, x16, #0x48
  40196c:	br	x17

0000000000401970 <putc@plt>:
  401970:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #80]
  401978:	add	x16, x16, #0x50
  40197c:	br	x17

0000000000401980 <islower@plt>:
  401980:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #88]
  401988:	add	x16, x16, #0x58
  40198c:	br	x17

0000000000401990 <fclose@plt>:
  401990:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #96]
  401998:	add	x16, x16, #0x60
  40199c:	br	x17

00000000004019a0 <isspace@plt>:
  4019a0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #104]
  4019a8:	add	x16, x16, #0x68
  4019ac:	br	x17

00000000004019b0 <memcmp@plt>:
  4019b0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #112]
  4019b8:	add	x16, x16, #0x70
  4019bc:	br	x17

00000000004019c0 <strtol@plt>:
  4019c0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #120]
  4019c8:	add	x16, x16, #0x78
  4019cc:	br	x17

00000000004019d0 <free@plt>:
  4019d0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #128]
  4019d8:	add	x16, x16, #0x80
  4019dc:	br	x17

00000000004019e0 <rand@plt>:
  4019e0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #136]
  4019e8:	add	x16, x16, #0x88
  4019ec:	br	x17

00000000004019f0 <acos@plt>:
  4019f0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #144]
  4019f8:	add	x16, x16, #0x90
  4019fc:	br	x17

0000000000401a00 <strchr@plt>:
  401a00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #152]
  401a08:	add	x16, x16, #0x98
  401a0c:	br	x17

0000000000401a10 <fmod@plt>:
  401a10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #160]
  401a18:	add	x16, x16, #0xa0
  401a1c:	br	x17

0000000000401a20 <srand@plt>:
  401a20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #168]
  401a28:	add	x16, x16, #0xa8
  401a2c:	br	x17

0000000000401a30 <_exit@plt>:
  401a30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #176]
  401a38:	add	x16, x16, #0xb0
  401a3c:	br	x17

0000000000401a40 <__cxa_guard_release@plt>:
  401a40:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #184]
  401a48:	add	x16, x16, #0xb8
  401a4c:	br	x17

0000000000401a50 <strerror@plt>:
  401a50:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #192]
  401a58:	add	x16, x16, #0xc0
  401a5c:	br	x17

0000000000401a60 <strcpy@plt>:
  401a60:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #200]
  401a68:	add	x16, x16, #0xc8
  401a6c:	br	x17

0000000000401a70 <sprintf@plt>:
  401a70:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #208]
  401a78:	add	x16, x16, #0xd0
  401a7c:	br	x17

0000000000401a80 <isxdigit@plt>:
  401a80:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #216]
  401a88:	add	x16, x16, #0xd8
  401a8c:	br	x17

0000000000401a90 <log10@plt>:
  401a90:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #224]
  401a98:	add	x16, x16, #0xe0
  401a9c:	br	x17

0000000000401aa0 <putchar@plt>:
  401aa0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #232]
  401aa8:	add	x16, x16, #0xe8
  401aac:	br	x17

0000000000401ab0 <atan2@plt>:
  401ab0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #240]
  401ab8:	add	x16, x16, #0xf0
  401abc:	br	x17

0000000000401ac0 <__libc_start_main@plt>:
  401ac0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #248]
  401ac8:	add	x16, x16, #0xf8
  401acc:	br	x17

0000000000401ad0 <memchr@plt>:
  401ad0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #256]
  401ad8:	add	x16, x16, #0x100
  401adc:	br	x17

0000000000401ae0 <isgraph@plt>:
  401ae0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #264]
  401ae8:	add	x16, x16, #0x108
  401aec:	br	x17

0000000000401af0 <setlocale@plt>:
  401af0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #272]
  401af8:	add	x16, x16, #0x110
  401afc:	br	x17

0000000000401b00 <getc@plt>:
  401b00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #280]
  401b08:	add	x16, x16, #0x118
  401b0c:	br	x17

0000000000401b10 <strncmp@plt>:
  401b10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #288]
  401b18:	add	x16, x16, #0x120
  401b1c:	br	x17

0000000000401b20 <isprint@plt>:
  401b20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #296]
  401b28:	add	x16, x16, #0x128
  401b2c:	br	x17

0000000000401b30 <isupper@plt>:
  401b30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #304]
  401b38:	add	x16, x16, #0x130
  401b3c:	br	x17

0000000000401b40 <fputc@plt>:
  401b40:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #312]
  401b48:	add	x16, x16, #0x138
  401b4c:	br	x17

0000000000401b50 <__isoc99_sscanf@plt>:
  401b50:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #320]
  401b58:	add	x16, x16, #0x140
  401b5c:	br	x17

0000000000401b60 <__cxa_atexit@plt>:
  401b60:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #328]
  401b68:	add	x16, x16, #0x148
  401b6c:	br	x17

0000000000401b70 <snprintf@plt>:
  401b70:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #336]
  401b78:	add	x16, x16, #0x150
  401b7c:	br	x17

0000000000401b80 <fflush@plt>:
  401b80:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #344]
  401b88:	add	x16, x16, #0x158
  401b8c:	br	x17

0000000000401b90 <isalpha@plt>:
  401b90:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #352]
  401b98:	add	x16, x16, #0x160
  401b9c:	br	x17

0000000000401ba0 <_ZdaPv@plt>:
  401ba0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #360]
  401ba8:	add	x16, x16, #0x168
  401bac:	br	x17

0000000000401bb0 <__errno_location@plt>:
  401bb0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #368]
  401bb8:	add	x16, x16, #0x170
  401bbc:	br	x17

0000000000401bc0 <system@plt>:
  401bc0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #376]
  401bc8:	add	x16, x16, #0x178
  401bcc:	br	x17

0000000000401bd0 <sin@plt>:
  401bd0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #384]
  401bd8:	add	x16, x16, #0x180
  401bdc:	br	x17

0000000000401be0 <fopen@plt>:
  401be0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #392]
  401be8:	add	x16, x16, #0x188
  401bec:	br	x17

0000000000401bf0 <strcmp@plt>:
  401bf0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #400]
  401bf8:	add	x16, x16, #0x190
  401bfc:	br	x17

0000000000401c00 <isdigit@plt>:
  401c00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #408]
  401c08:	add	x16, x16, #0x198
  401c0c:	br	x17

0000000000401c10 <write@plt>:
  401c10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #416]
  401c18:	add	x16, x16, #0x1a0
  401c1c:	br	x17

0000000000401c20 <malloc@plt>:
  401c20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #424]
  401c28:	add	x16, x16, #0x1a8
  401c2c:	br	x17

0000000000401c30 <ispunct@plt>:
  401c30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #432]
  401c38:	add	x16, x16, #0x1b0
  401c3c:	br	x17

0000000000401c40 <iscntrl@plt>:
  401c40:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #440]
  401c48:	add	x16, x16, #0x1b8
  401c4c:	br	x17

0000000000401c50 <abort@plt>:
  401c50:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #448]
  401c58:	add	x16, x16, #0x1c0
  401c5c:	br	x17

0000000000401c60 <getenv@plt>:
  401c60:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #456]
  401c68:	add	x16, x16, #0x1c8
  401c6c:	br	x17

0000000000401c70 <__gxx_personality_v0@plt>:
  401c70:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #464]
  401c78:	add	x16, x16, #0x1d0
  401c7c:	br	x17

0000000000401c80 <exit@plt>:
  401c80:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #472]
  401c88:	add	x16, x16, #0x1d8
  401c8c:	br	x17

0000000000401c90 <pow@plt>:
  401c90:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #480]
  401c98:	add	x16, x16, #0x1e0
  401c9c:	br	x17

0000000000401ca0 <fwrite@plt>:
  401ca0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #488]
  401ca8:	add	x16, x16, #0x1e8
  401cac:	br	x17

0000000000401cb0 <_Unwind_Resume@plt>:
  401cb0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #496]
  401cb8:	add	x16, x16, #0x1f0
  401cbc:	br	x17

0000000000401cc0 <__cxa_guard_acquire@plt>:
  401cc0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #504]
  401cc8:	add	x16, x16, #0x1f8
  401ccc:	br	x17

0000000000401cd0 <ferror@plt>:
  401cd0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #512]
  401cd8:	add	x16, x16, #0x200
  401cdc:	br	x17

0000000000401ce0 <__gmon_start__@plt>:
  401ce0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #520]
  401ce8:	add	x16, x16, #0x208
  401cec:	br	x17

0000000000401cf0 <__cxa_pure_virtual@plt>:
  401cf0:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #528]
  401cf8:	add	x16, x16, #0x210
  401cfc:	br	x17

0000000000401d00 <setbuf@plt>:
  401d00:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #536]
  401d08:	add	x16, x16, #0x218
  401d0c:	br	x17

0000000000401d10 <strcat@plt>:
  401d10:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #544]
  401d18:	add	x16, x16, #0x220
  401d1c:	br	x17

0000000000401d20 <printf@plt>:
  401d20:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #552]
  401d28:	add	x16, x16, #0x228
  401d2c:	br	x17

0000000000401d30 <sqrt@plt>:
  401d30:	adrp	x16, 430000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #560]
  401d38:	add	x16, x16, #0x230
  401d3c:	br	x17

Disassembly of section .text:

0000000000401d40 <_Znwm@@Base-0x134ac>:
  401d40:	stp	x29, x30, [sp, #-16]!
  401d44:	mov	x29, sp
  401d48:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401d4c:	add	x0, x0, #0x9c8
  401d50:	bl	413b88 <sqrt@plt+0x11e58>
  401d54:	ldp	x29, x30, [sp], #16
  401d58:	ret
  401d5c:	stp	x29, x30, [sp, #-16]!
  401d60:	mov	x29, sp
  401d64:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401d68:	add	x0, x0, #0x9d0
  401d6c:	bl	40a4a4 <sqrt@plt+0x8774>
  401d70:	ldp	x29, x30, [sp], #16
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-32]!
  401d7c:	str	x19, [sp, #16]
  401d80:	mov	x29, sp
  401d84:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401d88:	add	x19, x19, #0x9e0
  401d8c:	mov	x0, x19
  401d90:	bl	40218c <sqrt@plt+0x45c>
  401d94:	adrp	x0, 402000 <sqrt@plt+0x2d0>
  401d98:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  401d9c:	add	x0, x0, #0x1e4
  401da0:	add	x2, x2, #0x240
  401da4:	mov	x1, x19
  401da8:	bl	401b60 <__cxa_atexit@plt>
  401dac:	ldr	x19, [sp, #16]
  401db0:	ldp	x29, x30, [sp], #32
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-16]!
  401dbc:	mov	x29, sp
  401dc0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401dc4:	add	x0, x0, #0x9f8
  401dc8:	bl	40ad98 <sqrt@plt+0x9068>
  401dcc:	ldp	x29, x30, [sp], #16
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-16]!
  401dd8:	mov	x29, sp
  401ddc:	bl	401d40 <sqrt@plt+0x10>
  401de0:	bl	401d5c <sqrt@plt+0x2c>
  401de4:	bl	401d78 <sqrt@plt+0x48>
  401de8:	bl	401db8 <sqrt@plt+0x88>
  401dec:	ldp	x29, x30, [sp], #16
  401df0:	ret
  401df4:	stp	x29, x30, [sp, #-16]!
  401df8:	mov	x29, sp
  401dfc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401e00:	add	x0, x0, #0xe30
  401e04:	bl	413b88 <sqrt@plt+0x11e58>
  401e08:	ldp	x29, x30, [sp], #16
  401e0c:	ret
  401e10:	stp	x29, x30, [sp, #-32]!
  401e14:	str	x19, [sp, #16]
  401e18:	mov	x29, sp
  401e1c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401e20:	add	x19, x19, #0xe38
  401e24:	mov	x0, x19
  401e28:	bl	4050cc <sqrt@plt+0x339c>
  401e2c:	adrp	x0, 405000 <sqrt@plt+0x32d0>
  401e30:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  401e34:	add	x0, x0, #0x124
  401e38:	add	x2, x2, #0x240
  401e3c:	mov	x1, x19
  401e40:	bl	401b60 <__cxa_atexit@plt>
  401e44:	ldr	x19, [sp, #16]
  401e48:	ldp	x29, x30, [sp], #32
  401e4c:	ret
  401e50:	stp	x29, x30, [sp, #-32]!
  401e54:	str	x19, [sp, #16]
  401e58:	mov	x29, sp
  401e5c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401e60:	add	x19, x19, #0xe58
  401e64:	mov	x0, x19
  401e68:	bl	415388 <_ZdlPvm@@Base+0x100>
  401e6c:	adrp	x0, 415000 <sqrt@plt+0x132d0>
  401e70:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  401e74:	add	x0, x0, #0x500
  401e78:	add	x2, x2, #0x240
  401e7c:	mov	x1, x19
  401e80:	bl	401b60 <__cxa_atexit@plt>
  401e84:	ldr	x19, [sp, #16]
  401e88:	ldp	x29, x30, [sp], #32
  401e8c:	ret
  401e90:	stp	x29, x30, [sp, #-32]!
  401e94:	str	x19, [sp, #16]
  401e98:	mov	x29, sp
  401e9c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401ea0:	add	x19, x19, #0xe68
  401ea4:	mov	x0, x19
  401ea8:	bl	415388 <_ZdlPvm@@Base+0x100>
  401eac:	adrp	x0, 415000 <sqrt@plt+0x132d0>
  401eb0:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  401eb4:	add	x0, x0, #0x500
  401eb8:	add	x2, x2, #0x240
  401ebc:	mov	x1, x19
  401ec0:	bl	401b60 <__cxa_atexit@plt>
  401ec4:	ldr	x19, [sp, #16]
  401ec8:	ldp	x29, x30, [sp], #32
  401ecc:	ret
  401ed0:	stp	x29, x30, [sp, #-32]!
  401ed4:	str	x19, [sp, #16]
  401ed8:	mov	x29, sp
  401edc:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  401ee0:	add	x19, x19, #0xe88
  401ee4:	mov	x0, x19
  401ee8:	bl	415388 <_ZdlPvm@@Base+0x100>
  401eec:	adrp	x0, 415000 <sqrt@plt+0x132d0>
  401ef0:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  401ef4:	add	x0, x0, #0x500
  401ef8:	add	x2, x2, #0x240
  401efc:	mov	x1, x19
  401f00:	bl	401b60 <__cxa_atexit@plt>
  401f04:	ldr	x19, [sp, #16]
  401f08:	ldp	x29, x30, [sp], #32
  401f0c:	ret
  401f10:	stp	x29, x30, [sp, #-16]!
  401f14:	mov	x29, sp
  401f18:	bl	401df4 <sqrt@plt+0xc4>
  401f1c:	bl	401e10 <sqrt@plt+0xe0>
  401f20:	bl	401e50 <sqrt@plt+0x120>
  401f24:	bl	401e90 <sqrt@plt+0x160>
  401f28:	bl	401ed0 <sqrt@plt+0x1a0>
  401f2c:	ldp	x29, x30, [sp], #16
  401f30:	ret
  401f34:	stp	x29, x30, [sp, #-16]!
  401f38:	mov	x29, sp
  401f3c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  401f40:	add	x0, x0, #0xe98
  401f44:	bl	413b88 <sqrt@plt+0x11e58>
  401f48:	ldp	x29, x30, [sp], #16
  401f4c:	ret
  401f50:	stp	x29, x30, [sp, #-16]!
  401f54:	mov	x29, sp
  401f58:	bl	401f34 <sqrt@plt+0x204>
  401f5c:	ldp	x29, x30, [sp], #16
  401f60:	ret
  401f64:	stp	x29, x30, [sp, #-16]!
  401f68:	mov	x29, sp
  401f6c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  401f70:	add	x0, x0, #0xec8
  401f74:	bl	413b88 <sqrt@plt+0x11e58>
  401f78:	ldp	x29, x30, [sp], #16
  401f7c:	ret
  401f80:	stp	x29, x30, [sp, #-16]!
  401f84:	mov	x29, sp
  401f88:	bl	401f64 <sqrt@plt+0x234>
  401f8c:	ldp	x29, x30, [sp], #16
  401f90:	ret
  401f94:	stp	x29, x30, [sp, #-16]!
  401f98:	mov	x29, sp
  401f9c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  401fa0:	add	x0, x0, #0xf51
  401fa4:	bl	413b88 <sqrt@plt+0x11e58>
  401fa8:	ldp	x29, x30, [sp], #16
  401fac:	ret
  401fb0:	stp	x29, x30, [sp, #-16]!
  401fb4:	mov	x29, sp
  401fb8:	bl	401f94 <sqrt@plt+0x264>
  401fbc:	ldp	x29, x30, [sp], #16
  401fc0:	ret
  401fc4:	stp	x29, x30, [sp, #-16]!
  401fc8:	mov	x29, sp
  401fcc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  401fd0:	add	x0, x0, #0xf52
  401fd4:	bl	413b88 <sqrt@plt+0x11e58>
  401fd8:	ldp	x29, x30, [sp], #16
  401fdc:	ret
  401fe0:	stp	x29, x30, [sp, #-16]!
  401fe4:	mov	x29, sp
  401fe8:	bl	401fc4 <sqrt@plt+0x294>
  401fec:	ldp	x29, x30, [sp], #16
  401ff0:	ret
  401ff4:	stp	x29, x30, [sp, #-16]!
  401ff8:	mov	x29, sp
  401ffc:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  402000:	add	x0, x0, #0xf53
  402004:	bl	413b88 <sqrt@plt+0x11e58>
  402008:	ldp	x29, x30, [sp], #16
  40200c:	ret
  402010:	stp	x29, x30, [sp, #-16]!
  402014:	mov	x29, sp
  402018:	bl	401ff4 <sqrt@plt+0x2c4>
  40201c:	ldp	x29, x30, [sp], #16
  402020:	ret
  402024:	stp	x29, x30, [sp, #-16]!
  402028:	mov	x29, sp
  40202c:	bl	413b88 <sqrt@plt+0x11e58>
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402024 <sqrt@plt+0x2f4>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret
  40204c:	stp	x29, x30, [sp, #-16]!
  402050:	mov	x29, sp
  402054:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2648>
  402058:	add	x0, x0, #0xada
  40205c:	bl	413b88 <sqrt@plt+0x11e58>
  402060:	ldp	x29, x30, [sp], #16
  402064:	ret
  402068:	stp	x29, x30, [sp, #-16]!
  40206c:	mov	x29, sp
  402070:	bl	40204c <sqrt@plt+0x31c>
  402074:	ldp	x29, x30, [sp], #16
  402078:	ret
  40207c:	mov	x29, #0x0                   	// #0
  402080:	mov	x30, #0x0                   	// #0
  402084:	mov	x5, x0
  402088:	ldr	x1, [sp]
  40208c:	add	x2, sp, #0x8
  402090:	mov	x6, sp
  402094:	movz	x0, #0x0, lsl #48
  402098:	movk	x0, #0x0, lsl #32
  40209c:	movk	x0, #0x40, lsl #16
  4020a0:	movk	x0, #0x9eb0
  4020a4:	movz	x3, #0x0, lsl #48
  4020a8:	movk	x3, #0x0, lsl #32
  4020ac:	movk	x3, #0x41, lsl #16
  4020b0:	movk	x3, #0x5f00
  4020b4:	movz	x4, #0x0, lsl #48
  4020b8:	movk	x4, #0x0, lsl #32
  4020bc:	movk	x4, #0x41, lsl #16
  4020c0:	movk	x4, #0x5f80
  4020c4:	bl	401ac0 <__libc_start_main@plt>
  4020c8:	bl	401c50 <abort@plt>
  4020cc:	adrp	x0, 42f000 <_ZdlPvm@@Base+0x19d78>
  4020d0:	ldr	x0, [x0, #4064]
  4020d4:	cbz	x0, 4020dc <sqrt@plt+0x3ac>
  4020d8:	b	401ce0 <__gmon_start__@plt>
  4020dc:	ret
  4020e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4020e4:	add	x0, x0, #0x9a8
  4020e8:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4020ec:	add	x1, x1, #0x9a8
  4020f0:	cmp	x1, x0
  4020f4:	b.eq	40210c <sqrt@plt+0x3dc>  // b.none
  4020f8:	adrp	x1, 415000 <sqrt@plt+0x132d0>
  4020fc:	ldr	x1, [x1, #4000]
  402100:	cbz	x1, 40210c <sqrt@plt+0x3dc>
  402104:	mov	x16, x1
  402108:	br	x16
  40210c:	ret
  402110:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  402114:	add	x0, x0, #0x9a8
  402118:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  40211c:	add	x1, x1, #0x9a8
  402120:	sub	x1, x1, x0
  402124:	lsr	x2, x1, #63
  402128:	add	x1, x2, x1, asr #3
  40212c:	cmp	xzr, x1, asr #1
  402130:	asr	x1, x1, #1
  402134:	b.eq	40214c <sqrt@plt+0x41c>  // b.none
  402138:	adrp	x2, 415000 <sqrt@plt+0x132d0>
  40213c:	ldr	x2, [x2, #4008]
  402140:	cbz	x2, 40214c <sqrt@plt+0x41c>
  402144:	mov	x16, x2
  402148:	br	x16
  40214c:	ret
  402150:	stp	x29, x30, [sp, #-32]!
  402154:	mov	x29, sp
  402158:	str	x19, [sp, #16]
  40215c:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  402160:	ldrb	w0, [x19, #2496]
  402164:	cbnz	w0, 402174 <sqrt@plt+0x444>
  402168:	bl	4020e0 <sqrt@plt+0x3b0>
  40216c:	mov	w0, #0x1                   	// #1
  402170:	strb	w0, [x19, #2496]
  402174:	ldr	x19, [sp, #16]
  402178:	ldp	x29, x30, [sp], #32
  40217c:	ret
  402180:	b	402110 <sqrt@plt+0x3e0>
  402184:	stp	xzr, xzr, [x0]
  402188:	ret
  40218c:	stp	x29, x30, [sp, #-48]!
  402190:	str	x21, [sp, #16]
  402194:	stp	x20, x19, [sp, #32]
  402198:	mov	x29, sp
  40219c:	mov	w8, #0x11                  	// #17
  4021a0:	mov	x19, x0
  4021a4:	str	w8, [x0, #8]
  4021a8:	mov	w0, #0x110                 	// #272
  4021ac:	bl	4018d0 <_Znam@plt>
  4021b0:	mov	x20, x0
  4021b4:	mov	x21, xzr
  4021b8:	add	x0, x20, x21
  4021bc:	bl	402184 <sqrt@plt+0x454>
  4021c0:	add	x21, x21, #0x10
  4021c4:	cmp	x21, #0x110
  4021c8:	b.ne	4021b8 <sqrt@plt+0x488>  // b.any
  4021cc:	str	x20, [x19]
  4021d0:	str	wzr, [x19, #12]
  4021d4:	ldp	x20, x19, [sp, #32]
  4021d8:	ldr	x21, [sp, #16]
  4021dc:	ldp	x29, x30, [sp], #48
  4021e0:	ret
  4021e4:	stp	x29, x30, [sp, #-48]!
  4021e8:	stp	x20, x19, [sp, #32]
  4021ec:	mov	x19, x0
  4021f0:	ldr	w8, [x0, #8]
  4021f4:	ldr	x0, [x0]
  4021f8:	str	x21, [sp, #16]
  4021fc:	mov	x29, sp
  402200:	cbz	w8, 40222c <sqrt@plt+0x4fc>
  402204:	mov	x20, xzr
  402208:	mov	x21, xzr
  40220c:	ldr	x0, [x0, x20]
  402210:	bl	4019d0 <free@plt>
  402214:	ldr	w8, [x19, #8]
  402218:	ldr	x0, [x19]
  40221c:	add	x21, x21, #0x1
  402220:	add	x20, x20, #0x10
  402224:	cmp	x21, x8
  402228:	b.cc	40220c <sqrt@plt+0x4dc>  // b.lo, b.ul, b.last
  40222c:	cbz	x0, 402234 <sqrt@plt+0x504>
  402230:	bl	401ba0 <_ZdaPv@plt>
  402234:	ldp	x20, x19, [sp, #32]
  402238:	ldr	x21, [sp, #16]
  40223c:	ldp	x29, x30, [sp], #48
  402240:	ret
  402244:	stp	x29, x30, [sp, #-96]!
  402248:	str	x27, [sp, #16]
  40224c:	stp	x26, x25, [sp, #32]
  402250:	stp	x24, x23, [sp, #48]
  402254:	stp	x22, x21, [sp, #64]
  402258:	stp	x20, x19, [sp, #80]
  40225c:	mov	x29, sp
  402260:	mov	x19, x2
  402264:	cmp	x1, #0x0
  402268:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  40226c:	mov	x21, x1
  402270:	mov	x20, x0
  402274:	cset	w0, ne  // ne = any
  402278:	add	x2, x2, #0x5c0
  40227c:	mov	w1, #0x2f                  	// #47
  402280:	bl	40504c <sqrt@plt+0x331c>
  402284:	mov	x0, x21
  402288:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  40228c:	ldr	w24, [x20, #8]
  402290:	ldr	x22, [x20]
  402294:	mov	x23, x0
  402298:	udiv	x8, x0, x24
  40229c:	msub	x26, x8, x24, x0
  4022a0:	lsl	x8, x26, #4
  4022a4:	ldr	x25, [x22, x8]
  4022a8:	cbz	x25, 4022d0 <sqrt@plt+0x5a0>
  4022ac:	mov	x0, x25
  4022b0:	mov	x1, x21
  4022b4:	bl	401bf0 <strcmp@plt>
  4022b8:	cbz	w0, 4023b0 <sqrt@plt+0x680>
  4022bc:	ldr	x22, [x20]
  4022c0:	cmp	w26, #0x0
  4022c4:	csel	w8, w24, w26, eq  // eq = none
  4022c8:	sub	w26, w8, #0x1
  4022cc:	b	4022a0 <sqrt@plt+0x570>
  4022d0:	cbz	x19, 4023bc <sqrt@plt+0x68c>
  4022d4:	ldr	w8, [x20, #12]
  4022d8:	cmp	w24, w8, lsl #2
  4022dc:	b.hi	402408 <sqrt@plt+0x6d8>  // b.pmore
  4022e0:	mov	w0, w24
  4022e4:	bl	415310 <_ZdlPvm@@Base+0x88>
  4022e8:	mov	w8, w0
  4022ec:	lsl	x25, x8, #4
  4022f0:	mov	w27, w0
  4022f4:	str	w0, [x20, #8]
  4022f8:	mov	x0, x25
  4022fc:	bl	4018d0 <_Znam@plt>
  402300:	mov	x26, x0
  402304:	cbz	w27, 402320 <sqrt@plt+0x5f0>
  402308:	mov	x27, x26
  40230c:	mov	x0, x27
  402310:	bl	402184 <sqrt@plt+0x454>
  402314:	subs	x25, x25, #0x10
  402318:	add	x27, x27, #0x10
  40231c:	b.ne	40230c <sqrt@plt+0x5dc>  // b.any
  402320:	str	x26, [x20]
  402324:	cbz	w24, 4023c4 <sqrt@plt+0x694>
  402328:	mov	x25, xzr
  40232c:	b	402340 <sqrt@plt+0x610>
  402330:	bl	4019d0 <free@plt>
  402334:	add	x25, x25, #0x1
  402338:	cmp	x25, x24
  40233c:	b.eq	4023c4 <sqrt@plt+0x694>  // b.none
  402340:	add	x26, x22, x25, lsl #4
  402344:	ldr	x0, [x26]
  402348:	cbz	x0, 402334 <sqrt@plt+0x604>
  40234c:	mov	x27, x26
  402350:	ldr	x8, [x27, #8]!
  402354:	cbz	x8, 402330 <sqrt@plt+0x600>
  402358:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  40235c:	ldr	w10, [x20, #8]
  402360:	ldr	x9, [x20]
  402364:	udiv	x8, x0, x10
  402368:	msub	x8, x8, x10, x0
  40236c:	add	x11, x9, x8, lsl #4
  402370:	ldr	x12, [x11]
  402374:	cbz	x12, 402398 <sqrt@plt+0x668>
  402378:	ldr	x9, [x20]
  40237c:	cmp	w8, #0x0
  402380:	csel	w8, w10, w8, eq  // eq = none
  402384:	sub	w8, w8, #0x1
  402388:	add	x11, x9, w8, uxtw #4
  40238c:	ldr	x12, [x11]
  402390:	cbnz	x12, 40237c <sqrt@plt+0x64c>
  402394:	mov	w8, w8
  402398:	ldr	x10, [x26]
  40239c:	add	x8, x9, x8, lsl #4
  4023a0:	str	x10, [x11]
  4023a4:	ldr	x10, [x27]
  4023a8:	str	x10, [x8, #8]
  4023ac:	b	402334 <sqrt@plt+0x604>
  4023b0:	add	x8, x22, x26, lsl #4
  4023b4:	str	x19, [x8, #8]
  4023b8:	b	40243c <sqrt@plt+0x70c>
  4023bc:	mov	x25, xzr
  4023c0:	b	40243c <sqrt@plt+0x70c>
  4023c4:	ldr	w8, [x20, #8]
  4023c8:	ldr	x9, [x20]
  4023cc:	udiv	x10, x23, x8
  4023d0:	msub	x26, x10, x8, x23
  4023d4:	lsl	x10, x26, #4
  4023d8:	ldr	x9, [x9, x10]
  4023dc:	cbz	x9, 4023fc <sqrt@plt+0x6cc>
  4023e0:	ldr	x9, [x20]
  4023e4:	cmp	w26, #0x0
  4023e8:	csel	w10, w8, w26, eq  // eq = none
  4023ec:	sub	w26, w10, #0x1
  4023f0:	lsl	x10, x26, #4
  4023f4:	ldr	x10, [x9, x10]
  4023f8:	cbnz	x10, 4023e4 <sqrt@plt+0x6b4>
  4023fc:	cbz	x22, 402408 <sqrt@plt+0x6d8>
  402400:	mov	x0, x22
  402404:	bl	401ba0 <_ZdaPv@plt>
  402408:	mov	x0, x21
  40240c:	bl	401950 <strlen@plt>
  402410:	add	x0, x0, #0x1
  402414:	bl	401c20 <malloc@plt>
  402418:	mov	x1, x21
  40241c:	mov	x25, x0
  402420:	bl	401a60 <strcpy@plt>
  402424:	ldr	x8, [x20]
  402428:	add	x8, x8, w26, uxtw #4
  40242c:	stp	x0, x19, [x8]
  402430:	ldr	w8, [x20, #12]
  402434:	add	w8, w8, #0x1
  402438:	str	w8, [x20, #12]
  40243c:	mov	x0, x25
  402440:	ldp	x20, x19, [sp, #80]
  402444:	ldp	x22, x21, [sp, #64]
  402448:	ldp	x24, x23, [sp, #48]
  40244c:	ldp	x26, x25, [sp, #32]
  402450:	ldr	x27, [sp, #16]
  402454:	ldp	x29, x30, [sp], #96
  402458:	ret
  40245c:	stp	x29, x30, [sp, #-64]!
  402460:	str	x23, [sp, #16]
  402464:	stp	x22, x21, [sp, #32]
  402468:	stp	x20, x19, [sp, #48]
  40246c:	mov	x29, sp
  402470:	cmp	x1, #0x0
  402474:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  402478:	mov	x19, x1
  40247c:	mov	x20, x0
  402480:	cset	w0, ne  // ne = any
  402484:	add	x2, x2, #0x5c0
  402488:	mov	w1, #0x2f                  	// #47
  40248c:	bl	40504c <sqrt@plt+0x331c>
  402490:	mov	x0, x19
  402494:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  402498:	ldr	w22, [x20, #8]
  40249c:	ldr	x23, [x20]
  4024a0:	udiv	x8, x0, x22
  4024a4:	msub	x21, x8, x22, x0
  4024a8:	lsl	x8, x21, #4
  4024ac:	ldr	x0, [x23, x8]
  4024b0:	cbz	x0, 4024dc <sqrt@plt+0x7ac>
  4024b4:	mov	x1, x19
  4024b8:	bl	401bf0 <strcmp@plt>
  4024bc:	cbz	w0, 4024d4 <sqrt@plt+0x7a4>
  4024c0:	ldr	x23, [x20]
  4024c4:	cmp	w21, #0x0
  4024c8:	csel	w8, w22, w21, eq  // eq = none
  4024cc:	sub	w21, w8, #0x1
  4024d0:	b	4024a8 <sqrt@plt+0x778>
  4024d4:	add	x8, x23, x21, lsl #4
  4024d8:	ldr	x0, [x8, #8]
  4024dc:	ldp	x20, x19, [sp, #48]
  4024e0:	ldp	x22, x21, [sp, #32]
  4024e4:	ldr	x23, [sp, #16]
  4024e8:	ldp	x29, x30, [sp], #64
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-64]!
  4024f4:	stp	x24, x23, [sp, #16]
  4024f8:	stp	x22, x21, [sp, #32]
  4024fc:	stp	x20, x19, [sp, #48]
  402500:	mov	x29, sp
  402504:	ldr	x21, [x1]
  402508:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  40250c:	mov	x20, x1
  402510:	mov	x19, x0
  402514:	cmp	x21, #0x0
  402518:	cset	w0, ne  // ne = any
  40251c:	add	x2, x2, #0x5c0
  402520:	mov	w1, #0x2f                  	// #47
  402524:	bl	40504c <sqrt@plt+0x331c>
  402528:	mov	x0, x21
  40252c:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  402530:	ldr	w24, [x19, #8]
  402534:	ldr	x8, [x19]
  402538:	udiv	x9, x0, x24
  40253c:	msub	x23, x9, x24, x0
  402540:	lsl	x9, x23, #4
  402544:	ldr	x22, [x8, x9]
  402548:	cbz	x22, 402570 <sqrt@plt+0x840>
  40254c:	mov	x0, x22
  402550:	mov	x1, x21
  402554:	bl	401bf0 <strcmp@plt>
  402558:	cbz	w0, 402578 <sqrt@plt+0x848>
  40255c:	ldr	x8, [x19]
  402560:	cmp	w23, #0x0
  402564:	csel	w9, w24, w23, eq  // eq = none
  402568:	sub	w23, w9, #0x1
  40256c:	b	402540 <sqrt@plt+0x810>
  402570:	mov	x0, xzr
  402574:	b	402588 <sqrt@plt+0x858>
  402578:	str	x22, [x20]
  40257c:	ldr	x8, [x19]
  402580:	add	x8, x8, x23, lsl #4
  402584:	ldr	x0, [x8, #8]
  402588:	ldp	x20, x19, [sp, #48]
  40258c:	ldp	x22, x21, [sp, #32]
  402590:	ldp	x24, x23, [sp, #16]
  402594:	ldp	x29, x30, [sp], #64
  402598:	ret
  40259c:	str	x1, [x0]
  4025a0:	str	wzr, [x0, #8]
  4025a4:	ret
  4025a8:	ldr	x10, [x0]
  4025ac:	ldr	w8, [x0, #8]
  4025b0:	ldr	w9, [x10, #8]
  4025b4:	cmp	w8, w9
  4025b8:	b.cs	4025e0 <sqrt@plt+0x8b0>  // b.hs, b.nlast
  4025bc:	ldr	x10, [x10]
  4025c0:	mov	w11, w8
  4025c4:	lsl	x11, x11, #4
  4025c8:	ldr	x11, [x10, x11]
  4025cc:	cbnz	x11, 4025e8 <sqrt@plt+0x8b8>
  4025d0:	add	w8, w8, #0x1
  4025d4:	cmp	w9, w8
  4025d8:	str	w8, [x0, #8]
  4025dc:	b.ne	4025c0 <sqrt@plt+0x890>  // b.any
  4025e0:	mov	w0, wzr
  4025e4:	ret
  4025e8:	str	x11, [x1]
  4025ec:	add	x9, x10, w8, uxtw #4
  4025f0:	ldr	x9, [x9, #8]
  4025f4:	add	w8, w8, #0x1
  4025f8:	str	x9, [x2]
  4025fc:	str	w8, [x0, #8]
  402600:	mov	w0, #0x1                   	// #1
  402604:	ret
  402608:	stp	x29, x30, [sp, #-96]!
  40260c:	stp	x28, x27, [sp, #16]
  402610:	stp	x26, x25, [sp, #32]
  402614:	stp	x24, x23, [sp, #48]
  402618:	stp	x22, x21, [sp, #64]
  40261c:	stp	x20, x19, [sp, #80]
  402620:	mov	x29, sp
  402624:	sub	sp, sp, #0x1, lsl #12
  402628:	sub	sp, sp, #0x4f0
  40262c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402630:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  402634:	mov	w10, #0xfffffffe            	// #-2
  402638:	adrp	x20, 416000 <_ZdlPvm@@Base+0xd78>
  40263c:	adrp	x26, 416000 <_ZdlPvm@@Base+0xd78>
  402640:	adrp	x24, 417000 <_ZdlPvm@@Base+0x1d78>
  402644:	add	x9, sp, #0x98
  402648:	add	x22, sp, #0x1, lsl #12
  40264c:	add	x19, sp, #0x1, lsl #12
  402650:	str	wzr, [sp, #36]
  402654:	mov	w27, wzr
  402658:	add	x25, sp, #0x98
  40265c:	mov	w28, #0xc8                  	// #200
  402660:	add	x20, x20, #0x1c4
  402664:	add	x26, x26, #0x6cc
  402668:	add	x24, x24, #0x9da
  40266c:	str	x9, [sp, #24]
  402670:	add	x22, x22, #0x358
  402674:	str	wzr, [x8, #2600]
  402678:	str	w10, [x21, #2568]
  40267c:	add	x19, x19, #0x358
  402680:	add	x8, x19, x28, lsl #1
  402684:	sub	x8, x8, #0x2
  402688:	cmp	x8, x22
  40268c:	strh	w27, [x22]
  402690:	b.hi	4027c4 <sqrt@plt+0xa94>  // b.pmore
  402694:	lsr	x8, x28, #4
  402698:	cmp	x8, #0x270
  40269c:	b.ls	4026ac <sqrt@plt+0x97c>  // b.plast
  4026a0:	mov	w8, #0x4                   	// #4
  4026a4:	cbz	w8, 4027c4 <sqrt@plt+0xa94>
  4026a8:	b	40475c <sqrt@plt+0x2a2c>
  4026ac:	sub	x8, x22, x19
  4026b0:	ubfx	x10, x28, #3, #60
  4026b4:	lsl	x9, x28, #1
  4026b8:	asr	x28, x8, #1
  4026bc:	cmp	x10, #0x271
  4026c0:	mov	w8, #0x2710                	// #10000
  4026c4:	str	x25, [sp, #16]
  4026c8:	mov	x25, x19
  4026cc:	csel	x19, x9, x8, cc  // cc = lo, ul, last
  4026d0:	mov	w8, #0x1a                  	// #26
  4026d4:	mul	x8, x19, x8
  4026d8:	add	x0, x8, #0x17
  4026dc:	bl	401c20 <malloc@plt>
  4026e0:	cbz	x0, 40277c <sqrt@plt+0xa4c>
  4026e4:	add	x26, x28, #0x1
  4026e8:	lsl	x24, x26, #1
  4026ec:	mov	x1, x25
  4026f0:	mov	x2, x24
  4026f4:	mov	x23, x0
  4026f8:	bl	4018f0 <memcpy@plt>
  4026fc:	lsl	x8, x19, #1
  402700:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402704:	add	x8, x8, #0x17
  402708:	movk	x10, #0xaaab
  40270c:	umulh	x8, x8, x10
  402710:	ldr	x1, [sp, #24]
  402714:	lsr	x8, x8, #4
  402718:	mov	w10, #0x18                  	// #24
  40271c:	add	x9, x24, x26
  402720:	madd	x24, x8, x10, x23
  402724:	add	x26, sp, #0x1, lsl #12
  402728:	lsl	x2, x9, #3
  40272c:	mov	x0, x24
  402730:	mov	x20, x19
  402734:	add	x26, x26, #0x358
  402738:	bl	4018f0 <memcpy@plt>
  40273c:	cmp	x25, x26
  402740:	b.eq	40274c <sqrt@plt+0xa1c>  // b.none
  402744:	mov	x0, x25
  402748:	bl	4019d0 <free@plt>
  40274c:	ldr	x25, [sp, #16]
  402750:	str	x24, [sp, #24]
  402754:	adrp	x26, 416000 <_ZdlPvm@@Base+0xd78>
  402758:	adrp	x24, 417000 <_ZdlPvm@@Base+0x1d78>
  40275c:	mov	w8, wzr
  402760:	mov	x19, x23
  402764:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  402768:	add	x26, x26, #0x6cc
  40276c:	add	x24, x24, #0x9da
  402770:	cbz	w8, 402790 <sqrt@plt+0xa60>
  402774:	mov	x28, x20
  402778:	b	4027b8 <sqrt@plt+0xa88>
  40277c:	mov	x20, x19
  402780:	mov	x19, x25
  402784:	ldr	x25, [sp, #16]
  402788:	mov	w8, #0x4                   	// #4
  40278c:	cbnz	w8, 402774 <sqrt@plt+0xa44>
  402790:	ldr	x9, [sp, #24]
  402794:	mov	w8, #0x18                  	// #24
  402798:	add	x22, x19, x28, lsl #1
  40279c:	madd	x25, x28, x8, x9
  4027a0:	add	x8, x19, x20, lsl #1
  4027a4:	sub	x8, x8, #0x2
  4027a8:	cmp	x8, x22
  4027ac:	mov	w8, #0x9                   	// #9
  4027b0:	mov	x28, x20
  4027b4:	csel	w8, wzr, w8, hi  // hi = pmore
  4027b8:	adrp	x20, 416000 <_ZdlPvm@@Base+0xd78>
  4027bc:	add	x20, x20, #0x1c4
  4027c0:	cbnz	w8, 40475c <sqrt@plt+0x2a2c>
  4027c4:	cmp	w27, #0x6
  4027c8:	b.eq	404754 <sqrt@plt+0x2a24>  // b.none
  4027cc:	ldrsh	w23, [x20, w27, sxtw #1]
  4027d0:	cmn	w23, #0xf0
  4027d4:	b.eq	402888 <sqrt@plt+0xb58>  // b.none
  4027d8:	ldr	w8, [x21, #2568]
  4027dc:	cmn	w8, #0x2
  4027e0:	b.ne	4027ec <sqrt@plt+0xabc>  // b.any
  4027e4:	bl	408904 <sqrt@plt+0x6bd4>
  4027e8:	str	w0, [x21, #2568]
  4027ec:	ldrsw	x8, [x21, #2568]
  4027f0:	cmp	w8, #0x0
  4027f4:	b.le	402810 <sqrt@plt+0xae0>
  4027f8:	cmp	w8, #0x17b
  4027fc:	b.hi	40281c <sqrt@plt+0xaec>  // b.pmore
  402800:	adrp	x9, 416000 <_ZdlPvm@@Base+0xd78>
  402804:	add	x9, x9, #0x550
  402808:	ldrb	w8, [x9, x8]
  40280c:	b	402820 <sqrt@plt+0xaf0>
  402810:	mov	w8, wzr
  402814:	str	wzr, [x21, #2568]
  402818:	b	402820 <sqrt@plt+0xaf0>
  40281c:	mov	w8, #0x2                   	// #2
  402820:	add	w9, w8, w23
  402824:	cmp	w9, #0x986
  402828:	b.hi	402888 <sqrt@plt+0xb58>  // b.pmore
  40282c:	ldrsh	w10, [x26, w9, sxtw #1]
  402830:	cmp	w8, w10
  402834:	b.ne	402888 <sqrt@plt+0xb58>  // b.any
  402838:	sxtw	x8, w9
  40283c:	ldrsh	w27, [x24, x8, lsl #1]
  402840:	cmp	w27, #0x0
  402844:	b.le	402968 <sqrt@plt+0xc38>
  402848:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  40284c:	ldr	w11, [sp, #36]
  402850:	add	x10, x10, #0xa10
  402854:	ldr	x9, [x10, #16]
  402858:	ldr	q0, [x10]
  40285c:	sub	w8, w11, #0x1
  402860:	cmp	w11, #0x0
  402864:	csel	w8, wzr, w8, eq  // eq = none
  402868:	str	x9, [x25, #40]
  40286c:	stur	q0, [x25, #24]
  402870:	add	x25, x25, #0x18
  402874:	mov	w9, #0xfffffffe            	// #-2
  402878:	str	w8, [sp, #36]
  40287c:	mov	x8, x20
  402880:	str	w9, [x21, #2568]
  402884:	b	404640 <sqrt@plt+0x2910>
  402888:	adrp	x9, 418000 <_ZdlPvm@@Base+0x2d78>
  40288c:	sxtw	x8, w27
  402890:	add	x9, x9, #0xce8
  402894:	ldrh	w8, [x9, x8, lsl #1]
  402898:	cbz	w8, 402920 <sqrt@plt+0xbf0>
  40289c:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  4028a0:	sxtw	x27, w8
  4028a4:	add	x9, x9, #0x74
  4028a8:	ldrb	w24, [x9, x27]
  4028ac:	mov	w9, #0x1                   	// #1
  4028b0:	mov	w10, #0x18                  	// #24
  4028b4:	sub	w8, w8, #0x3
  4028b8:	sub	x9, x9, x24
  4028bc:	madd	x9, x9, x10, x25
  4028c0:	ldr	x10, [x9, #16]
  4028c4:	ldr	q0, [x9]
  4028c8:	cmp	w8, #0x101
  4028cc:	str	x10, [sp, #144]
  4028d0:	str	q0, [sp, #128]
  4028d4:	b.hi	4045b0 <sqrt@plt+0x2880>  // b.pmore
  4028d8:	adrp	x11, 415000 <sqrt@plt+0x132d0>
  4028dc:	add	x11, x11, #0xfb0
  4028e0:	adr	x9, 4028f0 <sqrt@plt+0xbc0>
  4028e4:	ldrh	w10, [x11, x8, lsl #1]
  4028e8:	add	x9, x9, x10, lsl #2
  4028ec:	br	x9
  4028f0:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  4028f4:	ldr	x0, [x23, #2488]
  4028f8:	ldr	x2, [x25]
  4028fc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  402900:	add	x1, x1, #0x150
  402904:	bl	401960 <fprintf@plt>
  402908:	ldr	x0, [x25]
  40290c:	cbz	x0, 402914 <sqrt@plt+0xbe4>
  402910:	bl	401ba0 <_ZdaPv@plt>
  402914:	ldr	x0, [x23, #2488]
  402918:	bl	401b80 <fflush@plt>
  40291c:	b	4045b0 <sqrt@plt+0x2880>
  402920:	ldr	w8, [sp, #36]
  402924:	cmp	w8, #0x3
  402928:	b.eq	402950 <sqrt@plt+0xc20>  // b.none
  40292c:	cbnz	w8, 402974 <sqrt@plt+0xc44>
  402930:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  402934:	ldr	w8, [x9, #2600]
  402938:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40293c:	add	x0, x0, #0x85d
  402940:	add	w8, w8, #0x1
  402944:	str	w8, [x9, #2600]
  402948:	bl	408d48 <sqrt@plt+0x7018>
  40294c:	b	402974 <sqrt@plt+0xc44>
  402950:	ldr	w8, [x21, #2568]
  402954:	cmp	w8, #0x0
  402958:	b.le	402970 <sqrt@plt+0xc40>
  40295c:	mov	w8, #0xfffffffe            	// #-2
  402960:	str	w8, [x21, #2568]
  402964:	b	402974 <sqrt@plt+0xc44>
  402968:	neg	w8, w27
  40296c:	b	40289c <sqrt@plt+0xb6c>
  402970:	cbz	w8, 40476c <sqrt@plt+0x2a3c>
  402974:	add	x25, x25, #0x18
  402978:	ldrsh	x8, [x20, w27, sxtw #1]
  40297c:	cmn	x8, #0x1
  402980:	b.lt	4029a0 <sqrt@plt+0xc70>  // b.tstop
  402984:	add	x8, x8, #0x1
  402988:	ldrh	w9, [x26, x8, lsl #1]
  40298c:	cmp	w9, #0x1
  402990:	b.ne	4029a0 <sqrt@plt+0xc70>  // b.any
  402994:	ldrsh	w27, [x24, x8, lsl #1]
  402998:	cmp	w27, #0x0
  40299c:	b.gt	4029b4 <sqrt@plt+0xc84>
  4029a0:	cmp	x19, x22
  4029a4:	b.eq	40476c <sqrt@plt+0x2a3c>  // b.none
  4029a8:	ldrsh	w27, [x22, #-2]!
  4029ac:	sub	x25, x25, #0x18
  4029b0:	b	402978 <sqrt@plt+0xc48>
  4029b4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4029b8:	add	x9, x9, #0xa10
  4029bc:	ldr	x8, [x9, #16]
  4029c0:	ldr	q0, [x9]
  4029c4:	str	x8, [x25, #16]
  4029c8:	mov	w8, #0x3                   	// #3
  4029cc:	str	q0, [x25]
  4029d0:	str	w8, [sp, #36]
  4029d4:	b	404640 <sqrt@plt+0x2910>
  4029d8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4029dc:	mov	w9, #0x1                   	// #1
  4029e0:	str	w9, [x8, #3716]
  4029e4:	b	4045b0 <sqrt@plt+0x2880>
  4029e8:	mov	w8, #0x40                  	// #64
  4029ec:	b	402b2c <sqrt@plt+0xdfc>
  4029f0:	mov	w8, #0x48                  	// #72
  4029f4:	b	402b2c <sqrt@plt+0xdfc>
  4029f8:	ldur	d0, [x25, #-48]
  4029fc:	fcmp	d0, #0.0
  402a00:	b.eq	402a58 <sqrt@plt+0xd28>  // b.none
  402a04:	mov	w8, #0x1                   	// #1
  402a08:	ucvtf	d0, w8
  402a0c:	b	4043d0 <sqrt@plt+0x26a0>
  402a10:	mov	w8, #0x30                  	// #48
  402a14:	b	402b2c <sqrt@plt+0xdfc>
  402a18:	mov	w8, #0x38                  	// #56
  402a1c:	b	402b2c <sqrt@plt+0xdfc>
  402a20:	mov	w8, #0x50                  	// #80
  402a24:	b	402b2c <sqrt@plt+0xdfc>
  402a28:	mov	w8, #0x60                  	// #96
  402a2c:	b	402b2c <sqrt@plt+0xdfc>
  402a30:	mov	w8, #0x58                  	// #88
  402a34:	b	402b2c <sqrt@plt+0xdfc>
  402a38:	mov	w8, #0x68                  	// #104
  402a3c:	b	402b2c <sqrt@plt+0xdfc>
  402a40:	ldr	x8, [x25, #16]
  402a44:	ldr	q0, [x25]
  402a48:	b	40397c <sqrt@plt+0x1c4c>
  402a4c:	ldur	d0, [x25, #-48]
  402a50:	fcmp	d0, #0.0
  402a54:	b.eq	402b38 <sqrt@plt+0xe08>  // b.none
  402a58:	ldr	d0, [x25]
  402a5c:	fcmp	d0, #0.0
  402a60:	cset	w8, ne  // ne = any
  402a64:	ucvtf	d0, w8
  402a68:	b	4043d0 <sqrt@plt+0x26a0>
  402a6c:	ldp	x0, x1, [x25]
  402a70:	ldr	w2, [x25, #16]
  402a74:	bl	40acec <sqrt@plt+0x8fbc>
  402a78:	mov	x1, x0
  402a7c:	b	403b8c <sqrt@plt+0x1e5c>
  402a80:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402a84:	mov	w9, #0x2                   	// #2
  402a88:	str	w9, [x8, #3716]
  402a8c:	b	4045b0 <sqrt@plt+0x2880>
  402a90:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402a94:	str	wzr, [x8, #3716]
  402a98:	b	4045b0 <sqrt@plt+0x2880>
  402a9c:	ldur	x8, [x25, #-24]
  402aa0:	str	x8, [sp, #128]
  402aa4:	b	4045b0 <sqrt@plt+0x2880>
  402aa8:	ldr	x8, [x25, #16]
  402aac:	ldr	q0, [x25]
  402ab0:	str	x8, [sp, #144]
  402ab4:	str	q0, [sp, #128]
  402ab8:	b	4045b0 <sqrt@plt+0x2880>
  402abc:	ldur	d0, [x25, #-120]
  402ac0:	ldp	d2, d6, [x25, #-24]
  402ac4:	ldur	d3, [x25, #-120]
  402ac8:	ldp	d4, d5, [x25, #-72]
  402acc:	b	403418 <sqrt@plt+0x16e8>
  402ad0:	mov	w8, #0x1                   	// #1
  402ad4:	str	w8, [sp, #128]
  402ad8:	b	4045b0 <sqrt@plt+0x2880>
  402adc:	mov	w8, #0x80                  	// #128
  402ae0:	b	402b2c <sqrt@plt+0xdfc>
  402ae4:	mov	w8, #0x78                  	// #120
  402ae8:	b	402b2c <sqrt@plt+0xdfc>
  402aec:	ldr	d0, [x25]
  402af0:	fmov	d1, xzr
  402af4:	fcmp	d0, #0.0
  402af8:	fmov	d0, #1.000000000000000000e+00
  402afc:	fcsel	d0, d0, d1, eq  // eq = none
  402b00:	b	4043d0 <sqrt@plt+0x26a0>
  402b04:	ldr	x8, [x25, #16]
  402b08:	ldr	q0, [x25]
  402b0c:	ldur	x0, [x25, #-72]
  402b10:	str	x8, [sp, #144]
  402b14:	str	q0, [sp, #128]
  402b18:	b	402d48 <sqrt@plt+0x1018>
  402b1c:	ldr	q0, [x25]
  402b20:	str	q0, [sp, #128]
  402b24:	b	4045b0 <sqrt@plt+0x2880>
  402b28:	mov	w8, #0x70                  	// #112
  402b2c:	mov	w9, #0x1                   	// #1
  402b30:	stp	x8, x9, [sp, #128]
  402b34:	b	4045b0 <sqrt@plt+0x2880>
  402b38:	mov	w8, wzr
  402b3c:	ucvtf	d0, wzr
  402b40:	b	4043d0 <sqrt@plt+0x26a0>
  402b44:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  402b48:	ldr	x0, [x23, #3752]
  402b4c:	cbz	x0, 402b54 <sqrt@plt+0xe24>
  402b50:	bl	401ba0 <_ZdaPv@plt>
  402b54:	ldr	x0, [x25]
  402b58:	bl	401950 <strlen@plt>
  402b5c:	add	x0, x0, #0x1
  402b60:	bl	4018d0 <_Znam@plt>
  402b64:	ldr	x1, [x25]
  402b68:	str	x0, [x23, #3752]
  402b6c:	bl	401a60 <strcpy@plt>
  402b70:	ldr	x0, [x25]
  402b74:	cbz	x0, 4045b0 <sqrt@plt+0x2880>
  402b78:	bl	401ba0 <_ZdaPv@plt>
  402b7c:	b	4045b0 <sqrt@plt+0x2880>
  402b80:	ldur	x0, [x25, #-72]
  402b84:	bl	4049b4 <sqrt@plt+0x2c84>
  402b88:	cbz	x0, 404530 <sqrt@plt+0x2800>
  402b8c:	str	xzr, [x0]
  402b90:	ldr	x8, [x25]
  402b94:	stp	x8, xzr, [x0, #8]
  402b98:	ldur	x0, [x25, #-72]
  402b9c:	bl	4019d0 <free@plt>
  402ba0:	mov	w8, wzr
  402ba4:	b	40455c <sqrt@plt+0x282c>
  402ba8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402bac:	mov	w9, #0x3                   	// #3
  402bb0:	str	w9, [x8, #2508]
  402bb4:	b	4045b0 <sqrt@plt+0x2880>
  402bb8:	ldr	w8, [x21, #2568]
  402bbc:	tbz	w8, #31, 402bc4 <sqrt@plt+0xe94>
  402bc0:	bl	4088bc <sqrt@plt+0x6b8c>
  402bc4:	ldur	x0, [x25, #-120]
  402bc8:	ldur	x1, [x25, #-48]
  402bcc:	ldr	x2, [x25]
  402bd0:	bl	408574 <sqrt@plt+0x6844>
  402bd4:	ldur	x0, [x25, #-48]
  402bd8:	cbz	x0, 402be0 <sqrt@plt+0xeb0>
  402bdc:	bl	401ba0 <_ZdaPv@plt>
  402be0:	ldr	x0, [x25]
  402be4:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  402be8:	b	4045b0 <sqrt@plt+0x2880>
  402bec:	ldr	w8, [x21, #2568]
  402bf0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  402bf4:	str	wzr, [x9, #3716]
  402bf8:	tbz	w8, #31, 402c00 <sqrt@plt+0xed0>
  402bfc:	bl	4088bc <sqrt@plt+0x6b8c>
  402c00:	ldur	d0, [x25, #-72]
  402c04:	mov	x8, #0xffffffffffffffc0    	// #-64
  402c08:	fcmp	d0, #0.0
  402c0c:	csel	x8, x8, xzr, ne  // ne = any
  402c10:	ldr	x0, [x25, x8]
  402c14:	bl	4086c4 <sqrt@plt+0x6994>
  402c18:	ldur	x0, [x25, #-64]
  402c1c:	bl	4019d0 <free@plt>
  402c20:	b	403644 <sqrt@plt+0x1914>
  402c24:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  402c28:	add	x0, x0, #0x610
  402c2c:	fmov	d0, #1.000000000000000000e+00
  402c30:	bl	404914 <sqrt@plt+0x2be4>
  402c34:	b	4045b0 <sqrt@plt+0x2880>
  402c38:	ldr	x0, [x25]
  402c3c:	bl	404a28 <sqrt@plt+0x2cf8>
  402c40:	ldr	x0, [x25]
  402c44:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  402c48:	b	4045b0 <sqrt@plt+0x2880>
  402c4c:	ldur	x0, [x25, #-24]
  402c50:	bl	401950 <strlen@plt>
  402c54:	ldr	x8, [x25]
  402c58:	mov	x23, x0
  402c5c:	mov	x0, x8
  402c60:	bl	401950 <strlen@plt>
  402c64:	add	x8, x23, x0
  402c68:	add	x0, x8, #0x1
  402c6c:	bl	4018d0 <_Znam@plt>
  402c70:	ldur	x1, [x25, #-24]
  402c74:	str	x0, [sp, #128]
  402c78:	bl	401a60 <strcpy@plt>
  402c7c:	ldr	x0, [sp, #128]
  402c80:	ldr	x1, [x25]
  402c84:	bl	401d10 <strcat@plt>
  402c88:	ldur	x0, [x25, #-24]
  402c8c:	cbz	x0, 402c94 <sqrt@plt+0xf64>
  402c90:	bl	401ba0 <_ZdaPv@plt>
  402c94:	ldr	x0, [x25]
  402c98:	cbz	x0, 402ca0 <sqrt@plt+0xf70>
  402c9c:	bl	401ba0 <_ZdaPv@plt>
  402ca0:	ldur	x8, [x25, #-16]
  402ca4:	cbz	x8, 404564 <sqrt@plt+0x2834>
  402ca8:	ldur	w9, [x25, #-8]
  402cac:	b	403bb4 <sqrt@plt+0x1e84>
  402cb0:	mov	w0, #0xf                   	// #15
  402cb4:	bl	4018d0 <_Znam@plt>
  402cb8:	ldr	d0, [x25]
  402cbc:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3d78>
  402cc0:	add	x1, x1, #0x61a
  402cc4:	str	x0, [sp, #128]
  402cc8:	bl	401a70 <sprintf@plt>
  402ccc:	b	402cec <sqrt@plt+0xfbc>
  402cd0:	mov	w0, #0x1f                  	// #31
  402cd4:	bl	4018d0 <_Znam@plt>
  402cd8:	ldp	d0, d1, [x25]
  402cdc:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3d78>
  402ce0:	add	x1, x1, #0x616
  402ce4:	str	x0, [sp, #128]
  402ce8:	bl	401a70 <sprintf@plt>
  402cec:	str	xzr, [sp, #136]
  402cf0:	str	wzr, [sp, #144]
  402cf4:	b	4045b0 <sqrt@plt+0x2880>
  402cf8:	ldur	x0, [x25, #-48]
  402cfc:	ldr	x1, [x25]
  402d00:	bl	401bf0 <strcmp@plt>
  402d04:	cmp	w0, #0x0
  402d08:	ldur	x0, [x25, #-48]
  402d0c:	fmov	d0, xzr
  402d10:	fmov	d1, #1.000000000000000000e+00
  402d14:	fcsel	d0, d1, d0, eq  // eq = none
  402d18:	str	d0, [sp, #128]
  402d1c:	cbz	x0, 402d24 <sqrt@plt+0xff4>
  402d20:	bl	401ba0 <_ZdaPv@plt>
  402d24:	ldr	x0, [x25]
  402d28:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  402d2c:	b	4045b0 <sqrt@plt+0x2880>
  402d30:	ldr	x8, [x25]
  402d34:	b	403b2c <sqrt@plt+0x1dfc>
  402d38:	ldp	x8, x9, [x25]
  402d3c:	ldur	x0, [x25, #-72]
  402d40:	stp	xzr, x8, [sp, #128]
  402d44:	str	x9, [sp, #144]
  402d48:	add	x1, sp, #0x80
  402d4c:	bl	404ae8 <sqrt@plt+0x2db8>
  402d50:	ldur	x0, [x25, #-72]
  402d54:	bl	4019d0 <free@plt>
  402d58:	b	4045b0 <sqrt@plt+0x2880>
  402d5c:	ldur	x8, [x25, #-56]
  402d60:	ldur	q0, [x25, #-72]
  402d64:	b	40397c <sqrt@plt+0x1c4c>
  402d68:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402d6c:	add	x8, x8, #0x9d0
  402d70:	ldp	x9, x8, [x8]
  402d74:	stp	xzr, x9, [sp, #128]
  402d78:	str	x8, [sp, #144]
  402d7c:	b	4045b0 <sqrt@plt+0x2880>
  402d80:	mov	w0, #0x110                 	// #272
  402d84:	bl	4151ec <_Znwm@@Base>
  402d88:	mov	x23, x0
  402d8c:	mov	w1, #0x1                   	// #1
  402d90:	bl	40aaec <sqrt@plt+0x8dbc>
  402d94:	b	40432c <sqrt@plt+0x25fc>
  402d98:	mov	w0, #0x110                 	// #272
  402d9c:	bl	4151ec <_Znwm@@Base>
  402da0:	mov	x23, x0
  402da4:	mov	w1, #0x2                   	// #2
  402da8:	bl	40aaec <sqrt@plt+0x8dbc>
  402dac:	b	40432c <sqrt@plt+0x25fc>
  402db0:	mov	w0, #0x110                 	// #272
  402db4:	bl	4151ec <_Znwm@@Base>
  402db8:	mov	x23, x0
  402dbc:	mov	w1, #0x4                   	// #4
  402dc0:	bl	40aaec <sqrt@plt+0x8dbc>
  402dc4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  402dc8:	ldr	w8, [x8, #2508]
  402dcc:	str	x23, [sp, #128]
  402dd0:	str	w8, [x23, #232]
  402dd4:	b	4045b0 <sqrt@plt+0x2880>
  402dd8:	mov	w0, #0x110                 	// #272
  402ddc:	bl	4151ec <_Znwm@@Base>
  402de0:	mov	x23, x0
  402de4:	mov	w1, #0x6                   	// #6
  402de8:	bl	40aaec <sqrt@plt+0x8dbc>
  402dec:	b	402e1c <sqrt@plt+0x10ec>
  402df0:	mov	w0, #0x110                 	// #272
  402df4:	bl	4151ec <_Znwm@@Base>
  402df8:	mov	x23, x0
  402dfc:	mov	w1, #0x7                   	// #7
  402e00:	bl	40aaec <sqrt@plt+0x8dbc>
  402e04:	b	402e1c <sqrt@plt+0x10ec>
  402e08:	mov	w0, #0x110                 	// #272
  402e0c:	bl	4151ec <_Znwm@@Base>
  402e10:	mov	x23, x0
  402e14:	mov	w1, #0x5                   	// #5
  402e18:	bl	40aaec <sqrt@plt+0x8dbc>
  402e1c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  402e20:	add	x1, x23, #0xa0
  402e24:	add	x0, x0, #0x61d
  402e28:	str	x23, [sp, #128]
  402e2c:	bl	404b34 <sqrt@plt+0x2e04>
  402e30:	ldr	x8, [sp, #128]
  402e34:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  402e38:	add	x0, x0, #0x624
  402e3c:	b	403c2c <sqrt@plt+0x1efc>
  402e40:	mov	w0, #0x110                 	// #272
  402e44:	bl	4151ec <_Znwm@@Base>
  402e48:	mov	x23, x0
  402e4c:	mov	w1, #0x9                   	// #9
  402e50:	bl	40aaec <sqrt@plt+0x8dbc>
  402e54:	mov	w0, #0x28                  	// #40
  402e58:	str	x23, [sp, #128]
  402e5c:	bl	4151ec <_Znwm@@Base>
  402e60:	ldp	x1, x2, [x25]
  402e64:	ldr	w3, [x25, #16]
  402e68:	mov	x23, x0
  402e6c:	bl	40aac0 <sqrt@plt+0x8d90>
  402e70:	b	402eb8 <sqrt@plt+0x1188>
  402e74:	mov	w0, #0x110                 	// #272
  402e78:	bl	4151ec <_Znwm@@Base>
  402e7c:	mov	x23, x0
  402e80:	mov	w1, #0x9                   	// #9
  402e84:	bl	40aaec <sqrt@plt+0x8dbc>
  402e88:	mov	w0, #0x28                  	// #40
  402e8c:	str	x23, [sp, #128]
  402e90:	bl	4151ec <_Znwm@@Base>
  402e94:	ldr	d0, [x25]
  402e98:	mov	x23, x0
  402e9c:	mov	x0, xzr
  402ea0:	bl	404b64 <sqrt@plt+0x2e34>
  402ea4:	mov	x1, x0
  402ea8:	mov	w3, #0xffffffff            	// #-1
  402eac:	mov	x0, x23
  402eb0:	mov	x2, xzr
  402eb4:	bl	40aac0 <sqrt@plt+0x8d90>
  402eb8:	ldr	x8, [sp, #128]
  402ebc:	str	x23, [x8, #120]
  402ec0:	b	4045b0 <sqrt@plt+0x2880>
  402ec4:	ldur	x8, [x25, #-48]
  402ec8:	ldr	x9, [x25]
  402ecc:	str	x8, [sp, #128]
  402ed0:	ldr	x10, [x8]
  402ed4:	str	x9, [x8, #136]
  402ed8:	orr	x9, x10, #0x4000
  402edc:	str	x9, [x8]
  402ee0:	b	4045b0 <sqrt@plt+0x2880>
  402ee4:	ldur	x8, [x25, #-48]
  402ee8:	ldr	x9, [x25]
  402eec:	str	x8, [sp, #128]
  402ef0:	ldr	x10, [x8]
  402ef4:	str	x9, [x8, #144]
  402ef8:	orr	x9, x10, #0x2000
  402efc:	str	x9, [x8]
  402f00:	b	4045b0 <sqrt@plt+0x2880>
  402f04:	ldur	x8, [x25, #-48]
  402f08:	ldr	d0, [x25]
  402f0c:	fmov	d1, #5.000000000000000000e-01
  402f10:	str	x8, [sp, #128]
  402f14:	ldr	x9, [x8]
  402f18:	fmul	d0, d0, d1
  402f1c:	str	d0, [x8, #136]
  402f20:	orr	x9, x9, #0x4000
  402f24:	str	x9, [x8]
  402f28:	b	4045b0 <sqrt@plt+0x2880>
  402f2c:	ldur	x8, [x25, #-24]
  402f30:	str	x8, [sp, #128]
  402f34:	ldr	x9, [x8]
  402f38:	orr	x9, x9, #0x80
  402f3c:	str	x9, [x8]
  402f40:	ldr	x8, [sp, #128]
  402f44:	ldr	w9, [x8, #232]
  402f48:	cmp	w9, #0x3
  402f4c:	b.hi	4045b0 <sqrt@plt+0x2880>  // b.pmore
  402f50:	adrp	x10, 416000 <_ZdlPvm@@Base+0xd78>
  402f54:	add	x10, x10, #0x1bc
  402f58:	adr	x11, 402fac <sqrt@plt+0x127c>
  402f5c:	ldrh	w12, [x10, x9, lsl #1]
  402f60:	add	x11, x11, x12, lsl #2
  402f64:	br	x11
  402f68:	ldur	x8, [x25, #-24]
  402f6c:	mov	w10, #0x1                   	// #1
  402f70:	str	x8, [sp, #128]
  402f74:	ldr	x9, [x8]
  402f78:	str	w10, [x8, #232]
  402f7c:	orr	x9, x9, #0x80
  402f80:	str	x9, [x8]
  402f84:	ldr	x8, [sp, #128]
  402f88:	ldr	d0, [x8, #160]
  402f8c:	b	403e0c <sqrt@plt+0x20dc>
  402f90:	ldur	x8, [x25, #-48]
  402f94:	str	x8, [sp, #128]
  402f98:	ldr	x9, [x8]
  402f9c:	str	wzr, [x8, #232]
  402fa0:	orr	x9, x9, #0x80
  402fa4:	str	x9, [x8]
  402fa8:	ldr	x8, [sp, #128]
  402fac:	ldr	d0, [x25]
  402fb0:	b	403e98 <sqrt@plt+0x2168>
  402fb4:	ldur	x8, [x25, #-24]
  402fb8:	mov	w10, #0x2                   	// #2
  402fbc:	str	x8, [sp, #128]
  402fc0:	ldr	x9, [x8]
  402fc4:	str	w10, [x8, #232]
  402fc8:	orr	x9, x9, #0x80
  402fcc:	str	x9, [x8]
  402fd0:	ldr	x8, [sp, #128]
  402fd4:	ldr	d0, [x8, #152]
  402fd8:	b	403000 <sqrt@plt+0x12d0>
  402fdc:	ldur	x8, [x25, #-48]
  402fe0:	mov	w10, #0x2                   	// #2
  402fe4:	str	x8, [sp, #128]
  402fe8:	ldr	x9, [x8]
  402fec:	str	w10, [x8, #232]
  402ff0:	orr	x9, x9, #0x80
  402ff4:	str	x9, [x8]
  402ff8:	ldr	x8, [sp, #128]
  402ffc:	ldr	d0, [x25]
  403000:	ldr	d1, [x8, #248]
  403004:	fsub	d0, d1, d0
  403008:	str	d0, [x8, #248]
  40300c:	b	4045b0 <sqrt@plt+0x2880>
  403010:	mov	x20, x19
  403014:	mov	x19, x28
  403018:	ldur	x28, [x25, #-48]
  40301c:	str	x28, [sp, #128]
  403020:	ldrb	w8, [x28]
  403024:	tbz	w8, #7, 40304c <sqrt@plt+0x131c>
  403028:	mov	w0, #0x20                  	// #32
  40302c:	bl	4151ec <_Znwm@@Base>
  403030:	ldr	w2, [x28, #264]
  403034:	ldr	x3, [x28, #240]
  403038:	mov	x23, x0
  40303c:	add	x1, x28, #0xf8
  403040:	bl	40aaac <sqrt@plt+0x8d7c>
  403044:	ldr	x8, [sp, #128]
  403048:	str	x23, [x8, #240]
  40304c:	ldr	x8, [sp, #128]
  403050:	mov	w11, #0x1                   	// #1
  403054:	mov	x28, x19
  403058:	mov	x19, x20
  40305c:	ldr	x9, [x8]
  403060:	adrp	x20, 416000 <_ZdlPvm@@Base+0xd78>
  403064:	add	x20, x20, #0x1c4
  403068:	orr	x9, x9, #0x80
  40306c:	str	x9, [x8]
  403070:	ldr	x8, [x25]
  403074:	ldr	x9, [sp, #128]
  403078:	str	x8, [x9, #248]
  40307c:	ldr	x8, [x25, #8]
  403080:	ldr	x10, [x9]
  403084:	str	w11, [x9, #264]
  403088:	str	x8, [x9, #256]
  40308c:	orr	x8, x10, #0x8000
  403090:	str	x8, [x9]
  403094:	ldr	x8, [x25]
  403098:	ldr	x9, [sp, #128]
  40309c:	str	x8, [x9, #64]
  4030a0:	ldr	x8, [x25, #8]
  4030a4:	str	x8, [x9, #72]
  4030a8:	b	4045b0 <sqrt@plt+0x2880>
  4030ac:	ldur	x8, [x25, #-48]
  4030b0:	str	x8, [sp, #128]
  4030b4:	ldr	x9, [x8]
  4030b8:	orr	x9, x9, #0x400
  4030bc:	str	x9, [x8]
  4030c0:	ldr	x9, [x25]
  4030c4:	ldr	x8, [sp, #128]
  4030c8:	str	x9, [x8, #80]
  4030cc:	ldr	w9, [x8, #8]
  4030d0:	ldr	x10, [x25, #8]
  4030d4:	cmp	w9, #0x4
  4030d8:	str	x10, [x8, #88]
  4030dc:	b.ne	403eb0 <sqrt@plt+0x2180>  // b.any
  4030e0:	b	4045b0 <sqrt@plt+0x2880>
  4030e4:	ldur	x8, [x25, #-48]
  4030e8:	str	x8, [sp, #128]
  4030ec:	ldr	x9, [x8]
  4030f0:	orr	x9, x9, #0x800
  4030f4:	str	x9, [x8]
  4030f8:	ldr	x8, [x25]
  4030fc:	ldr	x9, [sp, #128]
  403100:	str	x8, [x9, #112]
  403104:	b	4045b0 <sqrt@plt+0x2880>
  403108:	ldur	x8, [x25, #-48]
  40310c:	str	x8, [sp, #128]
  403110:	ldr	x9, [x8]
  403114:	orr	x9, x9, #0x80
  403118:	str	x9, [x8]
  40311c:	ldr	x8, [sp, #128]
  403120:	ldr	d0, [x25]
  403124:	ldp	d1, d2, [x8, #248]
  403128:	fadd	d0, d0, d1
  40312c:	str	d0, [x8, #248]
  403130:	ldr	d0, [x25, #8]
  403134:	fadd	d0, d0, d2
  403138:	str	d0, [x8, #256]
  40313c:	b	4045b0 <sqrt@plt+0x2880>
  403140:	str	x28, [sp, #16]
  403144:	ldur	x28, [x25, #-24]
  403148:	str	x28, [sp, #128]
  40314c:	ldrb	w8, [x28]
  403150:	tbnz	w8, #7, 404704 <sqrt@plt+0x29d4>
  403154:	ldr	w8, [x28, #232]
  403158:	cmp	w8, #0x3
  40315c:	b.hi	404704 <sqrt@plt+0x29d4>  // b.pmore
  403160:	adrp	x9, 416000 <_ZdlPvm@@Base+0xd78>
  403164:	add	x9, x9, #0x1b4
  403168:	adr	x10, 403178 <sqrt@plt+0x1448>
  40316c:	ldrh	w11, [x9, x8, lsl #1]
  403170:	add	x10, x10, x11, lsl #2
  403174:	br	x10
  403178:	ldr	d0, [x28, #152]
  40317c:	ldr	d1, [x28, #248]
  403180:	fadd	d0, d0, d1
  403184:	b	4046ec <sqrt@plt+0x29bc>
  403188:	ldur	x8, [x25, #-24]
  40318c:	str	x8, [sp, #128]
  403190:	ldr	x9, [x8]
  403194:	orr	x9, x9, #0x1
  403198:	b	4031c0 <sqrt@plt+0x1490>
  40319c:	ldur	x8, [x25, #-48]
  4031a0:	str	x8, [sp, #128]
  4031a4:	ldr	x9, [x8]
  4031a8:	orr	x9, x9, #0x1
  4031ac:	b	4031ec <sqrt@plt+0x14bc>
  4031b0:	ldur	x8, [x25, #-24]
  4031b4:	str	x8, [sp, #128]
  4031b8:	ldr	x9, [x8]
  4031bc:	orr	x9, x9, #0x2
  4031c0:	str	x9, [x8]
  4031c4:	ldr	x8, [sp, #128]
  4031c8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4031cc:	add	x0, x0, #0x63b
  4031d0:	add	x1, x8, #0x28
  4031d4:	bl	404b34 <sqrt@plt+0x2e04>
  4031d8:	b	4045b0 <sqrt@plt+0x2880>
  4031dc:	ldur	x8, [x25, #-48]
  4031e0:	str	x8, [sp, #128]
  4031e4:	ldr	x9, [x8]
  4031e8:	orr	x9, x9, #0x2
  4031ec:	str	x9, [x8]
  4031f0:	ldr	x8, [x25]
  4031f4:	ldr	x9, [sp, #128]
  4031f8:	str	x8, [x9, #40]
  4031fc:	b	4045b0 <sqrt@plt+0x2880>
  403200:	ldur	x8, [x25, #-48]
  403204:	str	x8, [sp, #128]
  403208:	ldr	x9, [x8]
  40320c:	orr	x9, x9, #0x2000000
  403210:	str	x9, [x8]
  403214:	ldr	x8, [x25]
  403218:	ldr	x9, [sp, #128]
  40321c:	str	x8, [x9, #208]
  403220:	b	4045b0 <sqrt@plt+0x2880>
  403224:	ldur	x8, [x25, #-24]
  403228:	str	x8, [sp, #128]
  40322c:	ldr	x9, [x8]
  403230:	tbnz	w9, #17, 4044e0 <sqrt@plt+0x27b0>
  403234:	tbnz	w9, #16, 404690 <sqrt@plt+0x2960>
  403238:	orr	x9, x9, #0x20000
  40323c:	str	x9, [x8]
  403240:	b	4045b0 <sqrt@plt+0x2880>
  403244:	ldur	x8, [x25, #-48]
  403248:	str	x8, [sp, #128]
  40324c:	ldr	x9, [x8]
  403250:	tbnz	w9, #17, 404504 <sqrt@plt+0x27d4>
  403254:	ldr	x10, [x25]
  403258:	str	x10, [x8, #176]
  40325c:	tbnz	w9, #16, 4045b0 <sqrt@plt+0x2880>
  403260:	orr	x9, x9, #0x10000
  403264:	str	x10, [x8, #168]
  403268:	str	x9, [x8]
  40326c:	b	4045b0 <sqrt@plt+0x2880>
  403270:	ldur	x8, [x25, #-24]
  403274:	str	x8, [sp, #128]
  403278:	ldr	x9, [x8]
  40327c:	orr	x9, x9, #0x100
  403280:	str	x9, [x8]
  403284:	b	4045b0 <sqrt@plt+0x2880>
  403288:	ldur	x8, [x25, #-24]
  40328c:	str	x8, [sp, #128]
  403290:	ldr	x9, [x8]
  403294:	orr	x9, x9, #0x20
  403298:	str	x9, [x8]
  40329c:	b	4045b0 <sqrt@plt+0x2880>
  4032a0:	ldur	x8, [x25, #-24]
  4032a4:	str	x8, [sp, #128]
  4032a8:	ldr	x9, [x8]
  4032ac:	orr	x9, x9, #0x4
  4032b0:	str	x9, [x8]
  4032b4:	b	4045b0 <sqrt@plt+0x2880>
  4032b8:	ldur	x8, [x25, #-24]
  4032bc:	str	x8, [sp, #128]
  4032c0:	ldr	x9, [x8]
  4032c4:	and	x9, x9, #0xfffffffffffffffb
  4032c8:	str	x9, [x8]
  4032cc:	b	4045b0 <sqrt@plt+0x2880>
  4032d0:	ldur	x8, [x25, #-24]
  4032d4:	mov	x20, x19
  4032d8:	mov	x19, x28
  4032dc:	str	x8, [sp, #128]
  4032e0:	add	x8, x8, #0x78
  4032e4:	mov	x28, x8
  4032e8:	ldr	x8, [x8]
  4032ec:	cbnz	x8, 4032e4 <sqrt@plt+0x15b4>
  4032f0:	mov	w0, #0x28                  	// #40
  4032f4:	bl	4151ec <_Znwm@@Base>
  4032f8:	ldp	x1, x2, [x25]
  4032fc:	ldr	w3, [x25, #16]
  403300:	mov	x23, x0
  403304:	bl	40aac0 <sqrt@plt+0x8d90>
  403308:	str	x23, [x28]
  40330c:	mov	x28, x19
  403310:	mov	x19, x20
  403314:	b	403d28 <sqrt@plt+0x1ff8>
  403318:	ldur	x8, [x25, #-24]
  40331c:	str	x8, [sp, #128]
  403320:	ldr	x8, [x8, #120]
  403324:	cbz	x8, 4045b0 <sqrt@plt+0x2880>
  403328:	mov	x9, x8
  40332c:	ldr	x8, [x8]
  403330:	cbnz	x8, 403328 <sqrt@plt+0x15f8>
  403334:	mov	w8, #0x1                   	// #1
  403338:	str	w8, [x9, #16]
  40333c:	b	4045b0 <sqrt@plt+0x2880>
  403340:	ldur	x8, [x25, #-24]
  403344:	str	x8, [sp, #128]
  403348:	ldr	x8, [x8, #120]
  40334c:	cbz	x8, 4045b0 <sqrt@plt+0x2880>
  403350:	mov	x9, x8
  403354:	ldr	x8, [x8]
  403358:	cbnz	x8, 403350 <sqrt@plt+0x1620>
  40335c:	mov	w8, #0x1                   	// #1
  403360:	str	w8, [x9, #20]
  403364:	b	4045b0 <sqrt@plt+0x2880>
  403368:	ldur	x8, [x25, #-48]
  40336c:	str	x8, [sp, #128]
  403370:	ldr	x9, [x8]
  403374:	orr	x9, x9, #0x40000
  403378:	str	x9, [x8]
  40337c:	ldr	x8, [x25]
  403380:	ldr	x9, [sp, #128]
  403384:	str	x8, [x9, #184]
  403388:	b	4045b0 <sqrt@plt+0x2880>
  40338c:	ldur	w8, [x25, #-32]
  403390:	ldp	x0, x9, [x25, #-48]
  403394:	ldur	x1, [x25, #-24]
  403398:	ldur	w2, [x25, #-16]
  40339c:	str	w8, [sp, #144]
  4033a0:	str	x9, [sp, #136]
  4033a4:	bl	404b9c <sqrt@plt+0x2e6c>
  4033a8:	ldur	x8, [x25, #-24]
  4033ac:	str	x0, [sp, #128]
  4033b0:	cbz	x8, 4033bc <sqrt@plt+0x168c>
  4033b4:	mov	x0, x8
  4033b8:	bl	401ba0 <_ZdaPv@plt>
  4033bc:	ldur	x0, [x25, #-48]
  4033c0:	bl	4019d0 <free@plt>
  4033c4:	b	4045b0 <sqrt@plt+0x2880>
  4033c8:	stp	xzr, xzr, [sp, #128]
  4033cc:	b	4045b0 <sqrt@plt+0x2880>
  4033d0:	ldp	d0, d1, [x25, #-48]
  4033d4:	ldp	d2, d3, [x25]
  4033d8:	b	403434 <sqrt@plt+0x1704>
  4033dc:	ldp	d0, d1, [x25, #-72]
  4033e0:	ldp	d2, d3, [x25, #-24]
  4033e4:	b	403434 <sqrt@plt+0x1704>
  4033e8:	ldur	x8, [x25, #-72]
  4033ec:	ldur	x9, [x25, #-16]
  4033f0:	b	402b30 <sqrt@plt+0xe00>
  4033f4:	ldur	d0, [x25, #-96]
  4033f8:	ldp	d2, d6, [x25]
  4033fc:	ldur	d3, [x25, #-96]
  403400:	ldp	d4, d5, [x25, #-48]
  403404:	b	403418 <sqrt@plt+0x16e8>
  403408:	ldur	d0, [x25, #-144]
  40340c:	ldp	d2, d6, [x25, #-48]
  403410:	ldur	d3, [x25, #-144]
  403414:	ldp	d4, d5, [x25, #-96]
  403418:	fmov	d1, #1.000000000000000000e+00
  40341c:	fmul	d2, d0, d2
  403420:	fsub	d0, d1, d0
  403424:	fsub	d1, d1, d3
  403428:	fmul	d3, d3, d6
  40342c:	fmul	d0, d0, d4
  403430:	fmul	d1, d1, d5
  403434:	fadd	d0, d0, d2
  403438:	fadd	d1, d1, d3
  40343c:	b	404190 <sqrt@plt+0x2460>
  403440:	ldur	x8, [x25, #-48]
  403444:	ldr	x9, [x25]
  403448:	b	402b30 <sqrt@plt+0xe00>
  40344c:	ldp	x1, x2, [x25, #-24]
  403450:	add	x0, sp, #0x48
  403454:	bl	40e468 <sqrt@plt+0xc738>
  403458:	add	x0, sp, #0x48
  40345c:	add	x2, sp, #0x80
  403460:	mov	x1, x25
  403464:	bl	40ba04 <sqrt@plt+0x9cd4>
  403468:	mov	w23, w0
  40346c:	add	x0, sp, #0x48
  403470:	bl	40e540 <sqrt@plt+0xc810>
  403474:	cbnz	w23, 4045b0 <sqrt@plt+0x2880>
  403478:	b	40476c <sqrt@plt+0x2a3c>
  40347c:	mov	x23, x25
  403480:	ldr	x1, [x23], #-48
  403484:	add	x0, sp, #0x48
  403488:	mov	x2, xzr
  40348c:	mov	x3, xzr
  403490:	bl	40e4e8 <sqrt@plt+0xc7b8>
  403494:	add	x0, sp, #0x48
  403498:	add	x2, sp, #0x80
  40349c:	mov	x1, x23
  4034a0:	bl	40ba04 <sqrt@plt+0x9cd4>
  4034a4:	mov	w23, w0
  4034a8:	add	x0, sp, #0x48
  4034ac:	bl	40e540 <sqrt@plt+0xc810>
  4034b0:	cbnz	w23, 4045b0 <sqrt@plt+0x2880>
  4034b4:	b	40476c <sqrt@plt+0x2a3c>
  4034b8:	ldr	w8, [x25]
  4034bc:	str	w8, [sp, #128]
  4034c0:	b	4045b0 <sqrt@plt+0x2880>
  4034c4:	mov	w8, #0x2                   	// #2
  4034c8:	str	w8, [sp, #128]
  4034cc:	b	4045b0 <sqrt@plt+0x2880>
  4034d0:	mov	w8, #0x3                   	// #3
  4034d4:	str	w8, [sp, #128]
  4034d8:	b	4045b0 <sqrt@plt+0x2880>
  4034dc:	mov	w8, #0x4                   	// #4
  4034e0:	str	w8, [sp, #128]
  4034e4:	b	4045b0 <sqrt@plt+0x2880>
  4034e8:	mov	w8, #0x6                   	// #6
  4034ec:	str	w8, [sp, #128]
  4034f0:	b	4045b0 <sqrt@plt+0x2880>
  4034f4:	mov	w8, #0x7                   	// #7
  4034f8:	str	w8, [sp, #128]
  4034fc:	b	4045b0 <sqrt@plt+0x2880>
  403500:	mov	w8, #0x5                   	// #5
  403504:	str	w8, [sp, #128]
  403508:	b	4045b0 <sqrt@plt+0x2880>
  40350c:	mov	w8, #0x9                   	// #9
  403510:	str	w8, [sp, #128]
  403514:	b	4045b0 <sqrt@plt+0x2880>
  403518:	mov	w0, #0x38                  	// #56
  40351c:	bl	4151ec <_Znwm@@Base>
  403520:	ldr	x1, [x25]
  403524:	mov	x23, x0
  403528:	mov	x2, xzr
  40352c:	mov	x3, xzr
  403530:	bl	40e4e8 <sqrt@plt+0xc7b8>
  403534:	b	40432c <sqrt@plt+0x25fc>
  403538:	ldur	x0, [x25, #-48]
  40353c:	ldr	x1, [x25]
  403540:	str	x0, [sp, #128]
  403544:	bl	40e608 <sqrt@plt+0xc8d8>
  403548:	b	4045b0 <sqrt@plt+0x2880>
  40354c:	ldur	w1, [x25, #-72]
  403550:	add	x0, sp, #0x48
  403554:	bl	413dbc <sqrt@plt+0x1208c>
  403558:	ldur	w0, [x25, #-72]
  40355c:	bl	404e34 <sqrt@plt+0x3104>
  403560:	mov	x1, x0
  403564:	add	x0, sp, #0x38
  403568:	bl	413d94 <sqrt@plt+0x12064>
  40356c:	ldur	w0, [x25, #-24]
  403570:	bl	404e8c <sqrt@plt+0x315c>
  403574:	mov	x1, x0
  403578:	add	x0, sp, #0x28
  40357c:	bl	413d94 <sqrt@plt+0x12064>
  403580:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  403584:	add	x0, x0, #0x687
  403588:	b	4035f8 <sqrt@plt+0x18c8>
  40358c:	ldur	w0, [x25, #-24]
  403590:	bl	404e8c <sqrt@plt+0x315c>
  403594:	mov	x1, x0
  403598:	add	x0, sp, #0x48
  40359c:	bl	413d94 <sqrt@plt+0x12064>
  4035a0:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  4035a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4035a8:	add	x2, x2, #0xa58
  4035ac:	add	x0, x0, #0x6b1
  4035b0:	add	x1, sp, #0x48
  4035b4:	mov	x3, x2
  4035b8:	b	403604 <sqrt@plt+0x18d4>
  4035bc:	ldur	w1, [x25, #-48]
  4035c0:	add	x0, sp, #0x48
  4035c4:	bl	413dbc <sqrt@plt+0x1208c>
  4035c8:	ldur	w0, [x25, #-48]
  4035cc:	bl	404e34 <sqrt@plt+0x3104>
  4035d0:	mov	x1, x0
  4035d4:	add	x0, sp, #0x38
  4035d8:	bl	413d94 <sqrt@plt+0x12064>
  4035dc:	ldur	w0, [x25, #-24]
  4035e0:	bl	404e8c <sqrt@plt+0x315c>
  4035e4:	mov	x1, x0
  4035e8:	add	x0, sp, #0x28
  4035ec:	bl	413d94 <sqrt@plt+0x12064>
  4035f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4035f4:	add	x0, x0, #0x6d6
  4035f8:	add	x1, sp, #0x48
  4035fc:	add	x2, sp, #0x38
  403600:	add	x3, sp, #0x28
  403604:	bl	4062fc <sqrt@plt+0x45cc>
  403608:	ldr	x8, [x25]
  40360c:	str	x8, [sp, #128]
  403610:	b	4045b0 <sqrt@plt+0x2880>
  403614:	ldur	d0, [x25, #-48]
  403618:	ldr	d1, [x25]
  40361c:	fmov	d2, xzr
  403620:	fcmp	d0, d1
  403624:	fmov	d0, #1.000000000000000000e+00
  403628:	fcsel	d0, d0, d2, mi  // mi = first
  40362c:	str	d0, [sp, #128]
  403630:	b	4045b0 <sqrt@plt+0x2880>
  403634:	ldr	x0, [x25]
  403638:	add	x1, sp, #0x80
  40363c:	bl	404b34 <sqrt@plt+0x2e04>
  403640:	cbz	w0, 4047c4 <sqrt@plt+0x2a94>
  403644:	ldr	x0, [x25]
  403648:	bl	4019d0 <free@plt>
  40364c:	b	4045b0 <sqrt@plt+0x2880>
  403650:	ldur	x0, [x25, #-24]
  403654:	cbz	x0, 404574 <sqrt@plt+0x2844>
  403658:	ldr	x8, [x0]
  40365c:	ldr	x8, [x8, #16]
  403660:	blr	x8
  403664:	str	d0, [sp, #128]
  403668:	b	4045b0 <sqrt@plt+0x2880>
  40366c:	ldur	x0, [x25, #-24]
  403670:	cbz	x0, 404580 <sqrt@plt+0x2850>
  403674:	ldr	x8, [x0]
  403678:	ldr	x8, [x8, #16]
  40367c:	blr	x8
  403680:	str	d1, [sp, #128]
  403684:	b	4045b0 <sqrt@plt+0x2880>
  403688:	ldur	x0, [x25, #-24]
  40368c:	cbz	x0, 4043ac <sqrt@plt+0x267c>
  403690:	ldr	x8, [x0]
  403694:	ldr	x8, [x8, #40]
  403698:	blr	x8
  40369c:	b	4043d0 <sqrt@plt+0x26a0>
  4036a0:	ldur	x0, [x25, #-24]
  4036a4:	cbz	x0, 4043ac <sqrt@plt+0x267c>
  4036a8:	ldr	x8, [x0]
  4036ac:	ldr	x8, [x8, #24]
  4036b0:	blr	x8
  4036b4:	b	4043d0 <sqrt@plt+0x26a0>
  4036b8:	ldur	d0, [x25, #-48]
  4036bc:	ldr	d1, [x25]
  4036c0:	fsub	d0, d0, d1
  4036c4:	str	d0, [sp, #128]
  4036c8:	b	4045b0 <sqrt@plt+0x2880>
  4036cc:	ldr	d0, [x25]
  4036d0:	fcmp	d0, #0.0
  4036d4:	b.eq	4047ec <sqrt@plt+0x2abc>  // b.none
  4036d8:	ldur	d1, [x25, #-48]
  4036dc:	fdiv	d0, d1, d0
  4036e0:	str	d0, [sp, #128]
  4036e4:	b	4045b0 <sqrt@plt+0x2880>
  4036e8:	ldr	d1, [x25]
  4036ec:	fcmp	d1, #0.0
  4036f0:	b.eq	4047f8 <sqrt@plt+0x2ac8>  // b.none
  4036f4:	ldur	d0, [x25, #-48]
  4036f8:	bl	401a10 <fmod@plt>
  4036fc:	str	d0, [sp, #128]
  403700:	b	4045b0 <sqrt@plt+0x2880>
  403704:	bl	401bb0 <__errno_location@plt>
  403708:	str	wzr, [x0]
  40370c:	ldur	d0, [x25, #-24]
  403710:	mov	x23, x0
  403714:	bl	401bd0 <sin@plt>
  403718:	str	d0, [sp, #128]
  40371c:	ldr	w8, [x23]
  403720:	cmp	w8, #0x22
  403724:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  403728:	b	404804 <sqrt@plt+0x2ad4>
  40372c:	bl	401bb0 <__errno_location@plt>
  403730:	str	wzr, [x0]
  403734:	ldur	d0, [x25, #-72]
  403738:	ldur	d1, [x25, #-24]
  40373c:	mov	x23, x0
  403740:	bl	401ab0 <atan2@plt>
  403744:	str	d0, [sp, #128]
  403748:	ldr	w8, [x23]
  40374c:	cmp	w8, #0x22
  403750:	b.eq	404864 <sqrt@plt+0x2b34>  // b.none
  403754:	cmp	w8, #0x21
  403758:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  40375c:	b	404840 <sqrt@plt+0x2b10>
  403760:	bl	401bb0 <__errno_location@plt>
  403764:	str	wzr, [x0]
  403768:	ldur	d0, [x25, #-24]
  40376c:	mov	x23, x0
  403770:	bl	401a90 <log10@plt>
  403774:	str	d0, [sp, #128]
  403778:	ldr	w8, [x23]
  40377c:	cmp	w8, #0x22
  403780:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  403784:	b	404834 <sqrt@plt+0x2b04>
  403788:	bl	401bb0 <__errno_location@plt>
  40378c:	str	wzr, [x0]
  403790:	ldur	d1, [x25, #-24]
  403794:	fmov	d0, #1.000000000000000000e+01
  403798:	mov	x23, x0
  40379c:	bl	401c90 <pow@plt>
  4037a0:	str	d0, [sp, #128]
  4037a4:	ldr	w8, [x23]
  4037a8:	cmp	w8, #0x22
  4037ac:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  4037b0:	b	404810 <sqrt@plt+0x2ae0>
  4037b4:	bl	401bb0 <__errno_location@plt>
  4037b8:	str	wzr, [x0]
  4037bc:	ldur	d1, [x25, #-24]
  4037c0:	mov	x23, x0
  4037c4:	fsqrt	d0, d1
  4037c8:	fcmp	d0, d0
  4037cc:	b.vs	404748 <sqrt@plt+0x2a18>
  4037d0:	str	d0, [sp, #128]
  4037d4:	ldr	w8, [x23]
  4037d8:	cmp	w8, #0x21
  4037dc:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  4037e0:	b	40481c <sqrt@plt+0x2aec>
  4037e4:	ldur	d0, [x25, #-72]
  4037e8:	ldur	d1, [x25, #-24]
  4037ec:	fcmp	d0, d1
  4037f0:	fcsel	d0, d0, d1, gt
  4037f4:	str	d0, [sp, #128]
  4037f8:	b	4045b0 <sqrt@plt+0x2880>
  4037fc:	ldur	d0, [x25, #-72]
  403800:	ldur	d1, [x25, #-24]
  403804:	fcmp	d0, d1
  403808:	fcsel	d0, d0, d1, mi  // mi = first
  40380c:	str	d0, [sp, #128]
  403810:	b	4045b0 <sqrt@plt+0x2880>
  403814:	ldur	d0, [x25, #-24]
  403818:	fneg	d1, d0
  40381c:	frintm	d1, d1
  403820:	frintm	d2, d0
  403824:	fneg	d1, d1
  403828:	fcmp	d0, #0.0
  40382c:	fcsel	d0, d1, d2, mi  // mi = first
  403830:	str	d0, [sp, #128]
  403834:	b	4045b0 <sqrt@plt+0x2880>
  403838:	bl	4019e0 <rand@plt>
  40383c:	ldur	d0, [x25, #-24]
  403840:	mov	x9, #0xffc000000000        	// #281200098803712
  403844:	and	w8, w0, #0x7fff
  403848:	movk	x9, #0x40df, lsl #48
  40384c:	scvtf	d1, w8
  403850:	fmov	d2, x9
  403854:	fdiv	d1, d1, d2
  403858:	fmul	d0, d0, d1
  40385c:	frintm	d0, d0
  403860:	fmov	d1, #1.000000000000000000e+00
  403864:	fadd	d0, d0, d1
  403868:	b	4043d0 <sqrt@plt+0x26a0>
  40386c:	bl	4019e0 <rand@plt>
  403870:	and	w8, w0, #0x7fff
  403874:	mov	x9, #0x3f00000000000000    	// #4539628424389459968
  403878:	scvtf	d0, w8
  40387c:	fmov	d1, x9
  403880:	b	4043cc <sqrt@plt+0x269c>
  403884:	ldur	d0, [x25, #-24]
  403888:	str	xzr, [sp, #128]
  40388c:	fcvtzu	w0, d0
  403890:	bl	401a20 <srand@plt>
  403894:	b	4045b0 <sqrt@plt+0x2880>
  403898:	ldur	d0, [x25, #-48]
  40389c:	ldr	d1, [x25]
  4038a0:	fmov	d2, xzr
  4038a4:	fcmp	d0, d1
  4038a8:	fmov	d0, #1.000000000000000000e+00
  4038ac:	fcsel	d0, d0, d2, ls  // ls = plast
  4038b0:	str	d0, [sp, #128]
  4038b4:	b	4045b0 <sqrt@plt+0x2880>
  4038b8:	ldur	d0, [x25, #-48]
  4038bc:	ldr	d1, [x25]
  4038c0:	fmov	d2, xzr
  4038c4:	fcmp	d0, d1
  4038c8:	fmov	d0, #1.000000000000000000e+00
  4038cc:	fcsel	d0, d0, d2, gt
  4038d0:	str	d0, [sp, #128]
  4038d4:	b	4045b0 <sqrt@plt+0x2880>
  4038d8:	ldur	d0, [x25, #-48]
  4038dc:	ldr	d1, [x25]
  4038e0:	fmov	d2, xzr
  4038e4:	fcmp	d0, d1
  4038e8:	fmov	d0, #1.000000000000000000e+00
  4038ec:	fcsel	d0, d0, d2, ge  // ge = tcont
  4038f0:	str	d0, [sp, #128]
  4038f4:	b	4045b0 <sqrt@plt+0x2880>
  4038f8:	ldur	d0, [x25, #-48]
  4038fc:	ldr	d1, [x25]
  403900:	fmov	d2, xzr
  403904:	fcmp	d0, d1
  403908:	fmov	d0, #1.000000000000000000e+00
  40390c:	fcsel	d0, d0, d2, eq  // eq = none
  403910:	str	d0, [sp, #128]
  403914:	b	4045b0 <sqrt@plt+0x2880>
  403918:	ldur	d0, [x25, #-48]
  40391c:	ldr	d1, [x25]
  403920:	fmov	d2, xzr
  403924:	fcmp	d0, d1
  403928:	fmov	d0, #1.000000000000000000e+00
  40392c:	fcsel	d0, d0, d2, ne  // ne = any
  403930:	str	d0, [sp, #128]
  403934:	b	4045b0 <sqrt@plt+0x2880>
  403938:	ldur	d0, [x25, #-48]
  40393c:	fcmp	d0, #0.0
  403940:	b.eq	40458c <sqrt@plt+0x285c>  // b.none
  403944:	ldr	d0, [x25]
  403948:	fcmp	d0, #0.0
  40394c:	cset	w8, ne  // ne = any
  403950:	b	404590 <sqrt@plt+0x2860>
  403954:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403958:	ldr	x0, [x8, #2552]
  40395c:	cbz	x0, 4045b0 <sqrt@plt+0x2880>
  403960:	bl	40e65c <sqrt@plt+0xc92c>
  403964:	b	4045b0 <sqrt@plt+0x2880>
  403968:	ldur	x8, [x25, #-8]
  40396c:	ldur	q0, [x25, #-24]
  403970:	b	40397c <sqrt@plt+0x1c4c>
  403974:	ldur	x8, [x25, #-32]
  403978:	ldur	q0, [x25, #-48]
  40397c:	str	x8, [sp, #144]
  403980:	str	q0, [sp, #128]
  403984:	b	4045b0 <sqrt@plt+0x2880>
  403988:	ldur	x0, [x25, #-48]
  40398c:	ldr	d0, [x25]
  403990:	bl	404914 <sqrt@plt+0x2be4>
  403994:	ldur	x0, [x25, #-48]
  403998:	bl	4019d0 <free@plt>
  40399c:	b	4045b0 <sqrt@plt+0x2880>
  4039a0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4039a4:	mov	w9, #0x1                   	// #1
  4039a8:	str	w9, [x8, #2508]
  4039ac:	b	4045b0 <sqrt@plt+0x2880>
  4039b0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4039b4:	mov	w9, #0x2                   	// #2
  4039b8:	str	w9, [x8, #2508]
  4039bc:	b	4045b0 <sqrt@plt+0x2880>
  4039c0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4039c4:	str	wzr, [x8, #2508]
  4039c8:	b	4045b0 <sqrt@plt+0x2880>
  4039cc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4039d0:	ldr	w8, [x8, #2168]
  4039d4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4039d8:	str	wzr, [x9, #3716]
  4039dc:	cbz	w8, 40459c <sqrt@plt+0x286c>
  4039e0:	ldr	x1, [x25]
  4039e4:	add	x0, sp, #0x48
  4039e8:	bl	413d94 <sqrt@plt+0x12064>
  4039ec:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  4039f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4039f4:	add	x2, x2, #0xa58
  4039f8:	add	x0, x0, #0x5f5
  4039fc:	add	x1, sp, #0x48
  403a00:	mov	x3, x2
  403a04:	bl	405808 <sqrt@plt+0x3ad8>
  403a08:	b	4045a4 <sqrt@plt+0x2874>
  403a0c:	ldr	w8, [x21, #2568]
  403a10:	tbz	w8, #31, 403a18 <sqrt@plt+0x1ce8>
  403a14:	bl	4088bc <sqrt@plt+0x6b8c>
  403a18:	ldr	x0, [x25]
  403a1c:	bl	407d30 <sqrt@plt+0x6000>
  403a20:	b	4045b0 <sqrt@plt+0x2880>
  403a24:	ldr	w8, [x21, #2568]
  403a28:	tbz	w8, #31, 403a30 <sqrt@plt+0x1d00>
  403a2c:	bl	4088bc <sqrt@plt+0x6b8c>
  403a30:	ldur	x0, [x25, #-48]
  403a34:	ldr	x1, [x25]
  403a38:	bl	408668 <sqrt@plt+0x6938>
  403a3c:	ldur	x0, [x25, #-48]
  403a40:	cbz	x0, 403a48 <sqrt@plt+0x1d18>
  403a44:	bl	401ba0 <_ZdaPv@plt>
  403a48:	ldr	x0, [x25]
  403a4c:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  403a50:	b	4045b0 <sqrt@plt+0x2880>
  403a54:	ldr	w8, [x21, #2568]
  403a58:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403a5c:	str	wzr, [x9, #3716]
  403a60:	tbz	w8, #31, 403a68 <sqrt@plt+0x1d38>
  403a64:	bl	4088bc <sqrt@plt+0x6b8c>
  403a68:	ldur	x0, [x25, #-192]
  403a6c:	ldur	d0, [x25, #-144]
  403a70:	ldur	d1, [x25, #-96]
  403a74:	ldur	w1, [x25, #-64]
  403a78:	ldur	d2, [x25, #-72]
  403a7c:	ldr	x2, [x25]
  403a80:	bl	407c88 <sqrt@plt+0x5f58>
  403a84:	b	4045b0 <sqrt@plt+0x2880>
  403a88:	ldr	w8, [x21, #2568]
  403a8c:	tbz	w8, #31, 403a94 <sqrt@plt+0x1d64>
  403a90:	bl	4088bc <sqrt@plt+0x6b8c>
  403a94:	ldr	d0, [x25]
  403a98:	fcmp	d0, #0.0
  403a9c:	b.eq	403aa8 <sqrt@plt+0x1d78>  // b.none
  403aa0:	ldr	x0, [x25, #8]
  403aa4:	bl	4086c4 <sqrt@plt+0x6994>
  403aa8:	ldr	x0, [x25, #8]
  403aac:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  403ab0:	b	4045b0 <sqrt@plt+0x2880>
  403ab4:	ldr	x0, [x25]
  403ab8:	bl	404a28 <sqrt@plt+0x2cf8>
  403abc:	ldr	x0, [x25]
  403ac0:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  403ac4:	b	4045b0 <sqrt@plt+0x2880>
  403ac8:	ldr	x0, [x25]
  403acc:	bl	404a28 <sqrt@plt+0x2cf8>
  403ad0:	ldr	x0, [x25]
  403ad4:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  403ad8:	b	4045b0 <sqrt@plt+0x2880>
  403adc:	ldur	x8, [x25, #-72]
  403ae0:	ldr	x9, [x25]
  403ae4:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  403ae8:	str	wzr, [x10, #3716]
  403aec:	b	402b30 <sqrt@plt+0xe00>
  403af0:	ldur	x0, [x25, #-48]
  403af4:	ldr	x1, [x25]
  403af8:	bl	401bf0 <strcmp@plt>
  403afc:	cmp	w0, #0x0
  403b00:	ldur	x0, [x25, #-48]
  403b04:	fmov	d0, xzr
  403b08:	fmov	d1, #1.000000000000000000e+00
  403b0c:	fcsel	d0, d1, d0, ne  // ne = any
  403b10:	str	d0, [sp, #128]
  403b14:	cbz	x0, 403b1c <sqrt@plt+0x1dec>
  403b18:	bl	401ba0 <_ZdaPv@plt>
  403b1c:	ldr	x0, [x25]
  403b20:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  403b24:	b	4045b0 <sqrt@plt+0x2880>
  403b28:	mov	x8, #0x3ff0000000000000    	// #4607182418800017408
  403b2c:	str	x8, [sp, #128]
  403b30:	str	wzr, [sp, #136]
  403b34:	b	4045b0 <sqrt@plt+0x2880>
  403b38:	ldr	x8, [x25]
  403b3c:	mov	w9, #0x1                   	// #1
  403b40:	str	w9, [sp, #136]
  403b44:	str	x8, [sp, #128]
  403b48:	b	4045b0 <sqrt@plt+0x2880>
  403b4c:	ldr	x0, [x25]
  403b50:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  403b54:	adrp	x2, 430000 <_Znam@GLIBCXX_3.4>
  403b58:	add	x1, x1, #0x9d0
  403b5c:	add	x2, x2, #0x9cc
  403b60:	bl	40e1ec <sqrt@plt+0xc4bc>
  403b64:	str	x0, [sp, #128]
  403b68:	cbz	x0, 40476c <sqrt@plt+0x2a3c>
  403b6c:	ldr	x23, [x25]
  403b70:	cbz	x23, 403b84 <sqrt@plt+0x1e54>
  403b74:	mov	x0, x23
  403b78:	bl	40ab64 <sqrt@plt+0x8e34>
  403b7c:	mov	x0, x23
  403b80:	bl	415270 <_ZdlPv@@Base>
  403b84:	ldr	x1, [sp, #128]
  403b88:	cbz	x1, 40467c <sqrt@plt+0x294c>
  403b8c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403b90:	add	x0, x0, #0x9f8
  403b94:	bl	40ada0 <sqrt@plt+0x9070>
  403b98:	b	4045b0 <sqrt@plt+0x2880>
  403b9c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403ba0:	add	x8, x8, #0x9d0
  403ba4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403ba8:	ldp	x10, x8, [x8]
  403bac:	ldr	w9, [x9, #2508]
  403bb0:	str	x10, [sp, #128]
  403bb4:	str	x8, [sp, #136]
  403bb8:	str	w9, [sp, #144]
  403bbc:	b	4045b0 <sqrt@plt+0x2880>
  403bc0:	ldp	x9, x10, [x25, #-48]
  403bc4:	ldur	w11, [x25, #-32]
  403bc8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403bcc:	add	x8, x8, #0x9d0
  403bd0:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  403bd4:	stp	x9, x10, [x8]
  403bd8:	str	w11, [x12, #2508]
  403bdc:	b	4045b0 <sqrt@plt+0x2880>
  403be0:	mov	w0, #0x110                 	// #272
  403be4:	bl	4151ec <_Znwm@@Base>
  403be8:	mov	x23, x0
  403bec:	mov	w1, #0x3                   	// #3
  403bf0:	bl	40aaec <sqrt@plt+0x8dbc>
  403bf4:	b	40432c <sqrt@plt+0x25fc>
  403bf8:	mov	w0, #0x110                 	// #272
  403bfc:	bl	4151ec <_Znwm@@Base>
  403c00:	mov	x23, x0
  403c04:	mov	w1, #0x8                   	// #8
  403c08:	bl	40aaec <sqrt@plt+0x8dbc>
  403c0c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  403c10:	add	x1, x23, #0xa0
  403c14:	add	x0, x0, #0x62c
  403c18:	str	x23, [sp, #128]
  403c1c:	bl	404b34 <sqrt@plt+0x2e04>
  403c20:	ldr	x8, [sp, #128]
  403c24:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  403c28:	add	x0, x0, #0x633
  403c2c:	add	x1, x8, #0x98
  403c30:	bl	404b34 <sqrt@plt+0x2e04>
  403c34:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403c38:	ldr	w8, [x8, #2508]
  403c3c:	ldr	x9, [sp, #128]
  403c40:	str	w8, [x9, #232]
  403c44:	b	4045b0 <sqrt@plt+0x2880>
  403c48:	mov	w0, #0x110                 	// #272
  403c4c:	bl	4151ec <_Znwm@@Base>
  403c50:	mov	x23, x0
  403c54:	mov	w1, #0x9                   	// #9
  403c58:	bl	40aaec <sqrt@plt+0x8dbc>
  403c5c:	mov	w0, #0x28                  	// #40
  403c60:	str	x23, [sp, #128]
  403c64:	bl	4151ec <_Znwm@@Base>
  403c68:	ldr	x8, [x25]
  403c6c:	ldur	d0, [x25, #-24]
  403c70:	mov	x23, x0
  403c74:	mov	x0, x8
  403c78:	bl	404b64 <sqrt@plt+0x2e34>
  403c7c:	mov	x1, x0
  403c80:	ldr	x2, [x25, #8]
  403c84:	ldr	w3, [x25, #16]
  403c88:	mov	x0, x23
  403c8c:	bl	40aac0 <sqrt@plt+0x8d90>
  403c90:	ldr	x8, [sp, #128]
  403c94:	str	x23, [x8, #120]
  403c98:	ldr	x0, [x25]
  403c9c:	cbnz	x0, 4045ac <sqrt@plt+0x287c>
  403ca0:	b	4045b0 <sqrt@plt+0x2880>
  403ca4:	mov	w0, #0x28                  	// #40
  403ca8:	str	x19, [sp, #16]
  403cac:	mov	x19, x28
  403cb0:	bl	4151ec <_Znwm@@Base>
  403cb4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403cb8:	add	x8, x8, #0x9d0
  403cbc:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403cc0:	ldp	x10, x11, [x8]
  403cc4:	ldr	w9, [x9, #2508]
  403cc8:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  403ccc:	adrp	x28, 430000 <_Znam@GLIBCXX_3.4>
  403cd0:	stp	x10, x11, [x0]
  403cd4:	ldr	x10, [x12, #584]
  403cd8:	str	w9, [x0, #16]
  403cdc:	ldr	x9, [x28, #2544]
  403ce0:	mov	x23, x0
  403ce4:	str	x0, [sp, #128]
  403ce8:	stp	xzr, xzr, [x8]
  403cec:	stp	x9, x10, [x0, #24]
  403cf0:	mov	w0, #0x10                  	// #16
  403cf4:	bl	4151ec <_Znwm@@Base>
  403cf8:	mov	x20, x0
  403cfc:	bl	40218c <sqrt@plt+0x45c>
  403d00:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403d04:	str	x20, [x8, #584]
  403d08:	str	x23, [x28, #2544]
  403d0c:	bl	40ad38 <sqrt@plt+0x9008>
  403d10:	mov	x1, x0
  403d14:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403d18:	add	x0, x0, #0x9f8
  403d1c:	bl	40ada0 <sqrt@plt+0x9070>
  403d20:	mov	x28, x19
  403d24:	ldr	x19, [sp, #16]
  403d28:	adrp	x20, 416000 <_ZdlPvm@@Base+0xd78>
  403d2c:	add	x20, x20, #0x1c4
  403d30:	b	4045b0 <sqrt@plt+0x2880>
  403d34:	ldur	x8, [x25, #-48]
  403d38:	ldur	x9, [x25, #-48]
  403d3c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  403d40:	add	x10, x10, #0x9d0
  403d44:	ldr	x8, [x8]
  403d48:	mov	w0, #0x110                 	// #272
  403d4c:	str	x8, [x10]
  403d50:	ldr	x8, [x9, #8]
  403d54:	ldur	x9, [x25, #-48]
  403d58:	str	x8, [x10, #8]
  403d5c:	ldr	w8, [x9, #16]
  403d60:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403d64:	str	w8, [x9, #2508]
  403d68:	bl	4151ec <_Znwm@@Base>
  403d6c:	mov	x23, x0
  403d70:	mov	w1, #0xa                   	// #10
  403d74:	bl	40aaec <sqrt@plt+0x8dbc>
  403d78:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  403d7c:	add	x1, x23, #0x10
  403d80:	add	x0, x0, #0x9f8
  403d84:	str	x23, [sp, #128]
  403d88:	bl	40adcc <sqrt@plt+0x909c>
  403d8c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  403d90:	ldr	x9, [sp, #128]
  403d94:	ldr	x10, [x8, #584]
  403d98:	str	x10, [x9, #32]
  403d9c:	ldur	x9, [x25, #-48]
  403da0:	ldur	x10, [x25, #-48]
  403da4:	ldur	x0, [x25, #-48]
  403da8:	ldr	x9, [x9, #32]
  403dac:	str	x9, [x8, #584]
  403db0:	ldr	x8, [x10, #24]
  403db4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  403db8:	str	x8, [x9, #2544]
  403dbc:	cbz	x0, 4045b0 <sqrt@plt+0x2880>
  403dc0:	bl	415270 <_ZdlPv@@Base>
  403dc4:	b	4045b0 <sqrt@plt+0x2880>
  403dc8:	ldur	x8, [x25, #-48]
  403dcc:	ldr	x9, [x25]
  403dd0:	str	x8, [sp, #128]
  403dd4:	ldr	x10, [x8]
  403dd8:	str	x9, [x8, #128]
  403ddc:	orr	x9, x10, #0x1000
  403de0:	str	x9, [x8]
  403de4:	b	4045b0 <sqrt@plt+0x2880>
  403de8:	ldur	x8, [x25, #-48]
  403dec:	mov	w10, #0x1                   	// #1
  403df0:	str	x8, [sp, #128]
  403df4:	ldr	x9, [x8]
  403df8:	str	w10, [x8, #232]
  403dfc:	orr	x9, x9, #0x80
  403e00:	str	x9, [x8]
  403e04:	ldr	x8, [sp, #128]
  403e08:	ldr	d0, [x25]
  403e0c:	ldr	d1, [x8, #256]
  403e10:	fadd	d0, d0, d1
  403e14:	str	d0, [x8, #256]
  403e18:	b	4045b0 <sqrt@plt+0x2880>
  403e1c:	ldur	x8, [x25, #-24]
  403e20:	mov	w10, #0x3                   	// #3
  403e24:	str	x8, [sp, #128]
  403e28:	ldr	x9, [x8]
  403e2c:	str	w10, [x8, #232]
  403e30:	orr	x9, x9, #0x80
  403e34:	str	x9, [x8]
  403e38:	ldr	x8, [sp, #128]
  403e3c:	ldr	d0, [x8, #160]
  403e40:	b	403e68 <sqrt@plt+0x2138>
  403e44:	ldur	x8, [x25, #-48]
  403e48:	mov	w10, #0x3                   	// #3
  403e4c:	str	x8, [sp, #128]
  403e50:	ldr	x9, [x8]
  403e54:	str	w10, [x8, #232]
  403e58:	orr	x9, x9, #0x80
  403e5c:	str	x9, [x8]
  403e60:	ldr	x8, [sp, #128]
  403e64:	ldr	d0, [x25]
  403e68:	ldr	d1, [x8, #256]
  403e6c:	fsub	d0, d1, d0
  403e70:	str	d0, [x8, #256]
  403e74:	b	4045b0 <sqrt@plt+0x2880>
  403e78:	ldur	x8, [x25, #-24]
  403e7c:	str	x8, [sp, #128]
  403e80:	ldr	x9, [x8]
  403e84:	str	wzr, [x8, #232]
  403e88:	orr	x9, x9, #0x80
  403e8c:	str	x9, [x8]
  403e90:	ldr	x8, [sp, #128]
  403e94:	ldr	d0, [x8, #152]
  403e98:	ldr	d1, [x8, #248]
  403e9c:	fadd	d0, d0, d1
  403ea0:	str	d0, [x8, #248]
  403ea4:	b	4045b0 <sqrt@plt+0x2880>
  403ea8:	ldur	x8, [x25, #-48]
  403eac:	str	x8, [sp, #128]
  403eb0:	ldr	x9, [x8]
  403eb4:	orr	x9, x9, #0x200
  403eb8:	str	x9, [x8]
  403ebc:	ldr	x8, [x25]
  403ec0:	ldr	x9, [sp, #128]
  403ec4:	str	x8, [x9, #48]
  403ec8:	ldr	x8, [x25, #8]
  403ecc:	str	x8, [x9, #56]
  403ed0:	b	4045b0 <sqrt@plt+0x2880>
  403ed4:	mov	x23, x25
  403ed8:	ldur	x8, [x23, #-48]
  403edc:	add	x0, sp, #0x48
  403ee0:	mov	x25, x21
  403ee4:	str	x8, [sp, #128]
  403ee8:	ldr	x9, [x8]
  403eec:	orr	x9, x9, #0x800
  403ef0:	str	x9, [x8]
  403ef4:	bl	40a4a4 <sqrt@plt+0x8774>
  403ef8:	ldp	x8, x21, [x23]
  403efc:	mov	w0, #0x38                  	// #56
  403f00:	mov	x20, x23
  403f04:	stp	x8, x21, [sp, #72]
  403f08:	bl	4151ec <_Znwm@@Base>
  403f0c:	ldr	d0, [sp, #72]
  403f10:	mov	x23, x0
  403f14:	fmov	d1, x21
  403f18:	bl	40e4a4 <sqrt@plt+0xc774>
  403f1c:	ldr	x8, [sp, #128]
  403f20:	mov	x21, x25
  403f24:	mov	x25, x20
  403f28:	adrp	x20, 416000 <_ZdlPvm@@Base+0xd78>
  403f2c:	str	x23, [x8, #112]
  403f30:	add	x20, x20, #0x1c4
  403f34:	b	4045b0 <sqrt@plt+0x2880>
  403f38:	ldur	x8, [x25, #-24]
  403f3c:	str	x8, [sp, #128]
  403f40:	ldr	x9, [x8]
  403f44:	orr	x9, x9, #0x100000
  403f48:	str	x9, [x8]
  403f4c:	b	4045b0 <sqrt@plt+0x2880>
  403f50:	ldur	x8, [x25, #-48]
  403f54:	str	x8, [sp, #128]
  403f58:	ldr	x9, [x8]
  403f5c:	orr	x9, x9, #0x80000
  403f60:	str	x9, [x8]
  403f64:	ldr	x8, [x25]
  403f68:	ldr	x9, [sp, #128]
  403f6c:	str	x8, [x9, #192]
  403f70:	b	4045b0 <sqrt@plt+0x2880>
  403f74:	ldur	x8, [x25, #-48]
  403f78:	str	x8, [sp, #128]
  403f7c:	ldr	x9, [x8]
  403f80:	orr	x9, x9, #0x1000000
  403f84:	str	x9, [x8]
  403f88:	ldr	x8, [x25]
  403f8c:	ldr	x9, [sp, #128]
  403f90:	str	x8, [x9, #200]
  403f94:	b	4045b0 <sqrt@plt+0x2880>
  403f98:	ldur	x8, [x25, #-48]
  403f9c:	mov	w10, #0x480000              	// #4718592
  403fa0:	str	x8, [sp, #128]
  403fa4:	ldr	x9, [x8]
  403fa8:	orr	x9, x9, x10
  403fac:	str	x9, [x8]
  403fb0:	ldr	x0, [x25]
  403fb4:	bl	401950 <strlen@plt>
  403fb8:	add	x0, x0, #0x1
  403fbc:	bl	4018d0 <_Znam@plt>
  403fc0:	ldr	x8, [sp, #128]
  403fc4:	str	x0, [x8, #216]
  403fc8:	b	404034 <sqrt@plt+0x2304>
  403fcc:	ldur	x8, [x25, #-48]
  403fd0:	mov	w10, #0xc80000              	// #13107200
  403fd4:	str	x8, [sp, #128]
  403fd8:	ldr	x9, [x8]
  403fdc:	orr	x9, x9, x10
  403fe0:	str	x9, [x8]
  403fe4:	ldr	x0, [x25]
  403fe8:	bl	401950 <strlen@plt>
  403fec:	add	x0, x0, #0x1
  403ff0:	bl	4018d0 <_Znam@plt>
  403ff4:	ldr	x8, [sp, #128]
  403ff8:	str	x0, [x8, #216]
  403ffc:	ldr	x1, [x25]
  404000:	bl	401a60 <strcpy@plt>
  404004:	b	40401c <sqrt@plt+0x22ec>
  404008:	ldur	x8, [x25, #-48]
  40400c:	str	x8, [sp, #128]
  404010:	ldr	x9, [x8]
  404014:	orr	x9, x9, #0x800000
  404018:	str	x9, [x8]
  40401c:	ldr	x0, [x25]
  404020:	bl	401950 <strlen@plt>
  404024:	add	x0, x0, #0x1
  404028:	bl	4018d0 <_Znam@plt>
  40402c:	ldr	x8, [sp, #128]
  404030:	str	x0, [x8, #224]
  404034:	ldr	x1, [x25]
  404038:	bl	401a60 <strcpy@plt>
  40403c:	b	4045b0 <sqrt@plt+0x2880>
  404040:	ldur	x8, [x25, #-24]
  404044:	str	x8, [sp, #128]
  404048:	ldr	x9, [x8]
  40404c:	orr	x9, x9, #0x10
  404050:	str	x9, [x8]
  404054:	b	4045b0 <sqrt@plt+0x2880>
  404058:	ldur	x8, [x25, #-24]
  40405c:	str	x8, [sp, #128]
  404060:	ldr	x9, [x8]
  404064:	orr	x9, x9, #0x40
  404068:	str	x9, [x8]
  40406c:	b	4045b0 <sqrt@plt+0x2880>
  404070:	ldur	x8, [x25, #-24]
  404074:	str	x8, [sp, #128]
  404078:	ldr	x9, [x8]
  40407c:	orr	x9, x9, #0x60
  404080:	str	x9, [x8]
  404084:	b	4045b0 <sqrt@plt+0x2880>
  404088:	ldur	x8, [x25, #-24]
  40408c:	str	x8, [sp, #128]
  404090:	ldr	x8, [x8, #120]
  404094:	cbz	x8, 4045b0 <sqrt@plt+0x2880>
  404098:	mov	x9, x8
  40409c:	ldr	x8, [x8]
  4040a0:	cbnz	x8, 404098 <sqrt@plt+0x2368>
  4040a4:	mov	w8, #0x2                   	// #2
  4040a8:	str	w8, [x9, #16]
  4040ac:	b	4045b0 <sqrt@plt+0x2880>
  4040b0:	ldur	x8, [x25, #-24]
  4040b4:	str	x8, [sp, #128]
  4040b8:	ldr	x8, [x8, #120]
  4040bc:	cbz	x8, 4045b0 <sqrt@plt+0x2880>
  4040c0:	mov	x9, x8
  4040c4:	ldr	x8, [x8]
  4040c8:	cbnz	x8, 4040c0 <sqrt@plt+0x2390>
  4040cc:	mov	w8, #0x2                   	// #2
  4040d0:	str	w8, [x9, #20]
  4040d4:	b	4045b0 <sqrt@plt+0x2880>
  4040d8:	ldur	x8, [x25, #-24]
  4040dc:	str	x8, [sp, #128]
  4040e0:	ldr	x9, [x8]
  4040e4:	orr	x9, x9, #0x200000
  4040e8:	str	x9, [x8]
  4040ec:	b	4045b0 <sqrt@plt+0x2880>
  4040f0:	ldur	q0, [x25, #-48]
  4040f4:	str	x28, [sp, #16]
  4040f8:	str	q0, [sp, #128]
  4040fc:	ldpsw	x28, x8, [sp, #136]
  404100:	cmp	w28, w8
  404104:	b.lt	4046ac <sqrt@plt+0x297c>  // b.tstop
  404108:	cbz	w28, 404698 <sqrt@plt+0x2968>
  40410c:	ldr	x9, [sp, #128]
  404110:	str	x9, [sp, #8]
  404114:	lsl	x9, x8, #1
  404118:	lsl	x8, x8, #4
  40411c:	cmp	xzr, x9, lsr #61
  404120:	csinv	x0, x8, xzr, eq  // eq = none
  404124:	str	w9, [sp, #140]
  404128:	bl	4018d0 <_Znam@plt>
  40412c:	lsl	x2, x28, #3
  404130:	ldr	x28, [sp, #8]
  404134:	mov	x23, x0
  404138:	mov	x1, x28
  40413c:	bl	4018f0 <memcpy@plt>
  404140:	str	x23, [sp, #128]
  404144:	cbz	x28, 4046ac <sqrt@plt+0x297c>
  404148:	mov	x0, x28
  40414c:	bl	401ba0 <_ZdaPv@plt>
  404150:	b	4046ac <sqrt@plt+0x297c>
  404154:	add	x0, sp, #0x48
  404158:	mov	x1, x25
  40415c:	b	404168 <sqrt@plt+0x2438>
  404160:	sub	x1, x25, #0x18
  404164:	add	x0, sp, #0x48
  404168:	bl	40a458 <sqrt@plt+0x8728>
  40416c:	ldp	x8, x9, [sp, #72]
  404170:	b	402b30 <sqrt@plt+0xe00>
  404174:	ldp	d0, d1, [x25, #-48]
  404178:	ldp	d2, d3, [x25]
  40417c:	b	404188 <sqrt@plt+0x2458>
  404180:	ldp	d0, d1, [x25, #-72]
  404184:	ldp	d2, d3, [x25, #-24]
  404188:	fsub	d0, d0, d2
  40418c:	fsub	d1, d1, d3
  404190:	stp	d0, d1, [sp, #128]
  404194:	b	4045b0 <sqrt@plt+0x2880>
  404198:	ldur	q0, [x25, #-24]
  40419c:	str	q0, [sp, #128]
  4041a0:	b	4045b0 <sqrt@plt+0x2880>
  4041a4:	ldp	x1, x2, [x25]
  4041a8:	add	x0, sp, #0x48
  4041ac:	bl	40e468 <sqrt@plt+0xc738>
  4041b0:	sub	x1, x25, #0x18
  4041b4:	add	x0, sp, #0x48
  4041b8:	add	x2, sp, #0x80
  4041bc:	bl	40ba04 <sqrt@plt+0x9cd4>
  4041c0:	mov	w23, w0
  4041c4:	add	x0, sp, #0x48
  4041c8:	bl	40e540 <sqrt@plt+0xc810>
  4041cc:	cbnz	w23, 4045b0 <sqrt@plt+0x2880>
  4041d0:	b	40476c <sqrt@plt+0x2a3c>
  4041d4:	ldp	x1, x2, [x25, #-48]
  4041d8:	add	x0, sp, #0x48
  4041dc:	bl	40e468 <sqrt@plt+0xc738>
  4041e0:	add	x0, sp, #0x48
  4041e4:	add	x2, sp, #0x80
  4041e8:	mov	x1, x25
  4041ec:	bl	40ba04 <sqrt@plt+0x9cd4>
  4041f0:	mov	w23, w0
  4041f4:	add	x0, sp, #0x48
  4041f8:	bl	40e540 <sqrt@plt+0xc810>
  4041fc:	cbnz	w23, 4045b0 <sqrt@plt+0x2880>
  404200:	b	40476c <sqrt@plt+0x2a3c>
  404204:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404208:	add	x8, x8, #0x9d0
  40420c:	ldp	x9, x8, [x8]
  404210:	str	xzr, [sp, #128]
  404214:	stp	x9, x8, [sp, #136]
  404218:	b	4045b0 <sqrt@plt+0x2880>
  40421c:	ldr	x0, [x25]
  404220:	bl	4049b4 <sqrt@plt+0x2c84>
  404224:	cbz	x0, 404648 <sqrt@plt+0x2918>
  404228:	ldr	x8, [x0, #16]
  40422c:	ldr	q0, [x0]
  404230:	ldr	x0, [x25]
  404234:	str	x8, [sp, #144]
  404238:	str	q0, [sp, #128]
  40423c:	bl	4019d0 <free@plt>
  404240:	mov	w8, wzr
  404244:	b	404674 <sqrt@plt+0x2944>
  404248:	ldur	d0, [x25, #-24]
  40424c:	fcvtzs	w8, d0
  404250:	str	w8, [sp, #128]
  404254:	b	4045b0 <sqrt@plt+0x2880>
  404258:	ldur	w8, [x25, #-24]
  40425c:	str	w8, [sp, #128]
  404260:	b	4045b0 <sqrt@plt+0x2880>
  404264:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404268:	ldr	x23, [x8, #2552]
  40426c:	str	x28, [sp, #16]
  404270:	cbz	x23, 404444 <sqrt@plt+0x2714>
  404274:	mov	w28, wzr
  404278:	b	404284 <sqrt@plt+0x2554>
  40427c:	ldr	x23, [x23, #16]
  404280:	cbz	x23, 404444 <sqrt@plt+0x2714>
  404284:	ldr	x8, [x23]
  404288:	mov	x0, x23
  40428c:	ldr	x8, [x8, #168]
  404290:	blr	x8
  404294:	ldr	w8, [x25]
  404298:	cmp	w0, w8
  40429c:	b.ne	40427c <sqrt@plt+0x254c>  // b.any
  4042a0:	ldur	w8, [x25, #-24]
  4042a4:	add	w28, w28, #0x1
  4042a8:	cmp	w28, w8
  4042ac:	b.ne	40427c <sqrt@plt+0x254c>  // b.any
  4042b0:	b	404300 <sqrt@plt+0x25d0>
  4042b4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4042b8:	ldr	x23, [x8, #2560]
  4042bc:	str	x28, [sp, #16]
  4042c0:	cbz	x23, 404484 <sqrt@plt+0x2754>
  4042c4:	mov	w28, wzr
  4042c8:	b	4042d4 <sqrt@plt+0x25a4>
  4042cc:	ldr	x23, [x23, #8]
  4042d0:	cbz	x23, 404484 <sqrt@plt+0x2754>
  4042d4:	ldr	x8, [x23]
  4042d8:	mov	x0, x23
  4042dc:	ldr	x8, [x8, #168]
  4042e0:	blr	x8
  4042e4:	ldr	w8, [x25]
  4042e8:	cmp	w0, w8
  4042ec:	b.ne	4042cc <sqrt@plt+0x259c>  // b.any
  4042f0:	ldur	w8, [x25, #-24]
  4042f4:	add	w28, w28, #0x1
  4042f8:	cmp	w28, w8
  4042fc:	b.ne	4042cc <sqrt@plt+0x259c>  // b.any
  404300:	mov	w8, wzr
  404304:	str	x23, [sp, #128]
  404308:	b	4044d4 <sqrt@plt+0x27a4>
  40430c:	mov	w8, #0xa                   	// #10
  404310:	str	w8, [sp, #128]
  404314:	b	4045b0 <sqrt@plt+0x2880>
  404318:	mov	w0, #0x38                  	// #56
  40431c:	bl	4151ec <_Znwm@@Base>
  404320:	ldp	x1, x2, [x25]
  404324:	mov	x23, x0
  404328:	bl	40e468 <sqrt@plt+0xc738>
  40432c:	str	x23, [sp, #128]
  404330:	b	4045b0 <sqrt@plt+0x2880>
  404334:	ldur	x0, [x25, #-24]
  404338:	ldp	x1, x2, [x25]
  40433c:	str	x0, [sp, #128]
  404340:	bl	40e59c <sqrt@plt+0xc86c>
  404344:	b	4045b0 <sqrt@plt+0x2880>
  404348:	ldur	x0, [x25, #-72]
  40434c:	ldur	x1, [x25, #-24]
  404350:	str	x0, [sp, #128]
  404354:	bl	40e654 <sqrt@plt+0xc924>
  404358:	b	4045b0 <sqrt@plt+0x2880>
  40435c:	ldur	x1, [x25, #-24]
  404360:	add	x0, sp, #0x48
  404364:	bl	413d94 <sqrt@plt+0x12064>
  404368:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  40436c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404370:	add	x2, x2, #0xa58
  404374:	add	x0, x0, #0x6fb
  404378:	add	x1, sp, #0x48
  40437c:	mov	x3, x2
  404380:	bl	4062fc <sqrt@plt+0x45cc>
  404384:	ldur	x0, [x25, #-24]
  404388:	cbz	x0, 403608 <sqrt@plt+0x18d8>
  40438c:	bl	401ba0 <_ZdaPv@plt>
  404390:	b	403608 <sqrt@plt+0x18d8>
  404394:	ldur	x0, [x25, #-24]
  404398:	cbz	x0, 4043ac <sqrt@plt+0x267c>
  40439c:	ldr	x8, [x0]
  4043a0:	ldr	x8, [x8, #32]
  4043a4:	blr	x8
  4043a8:	b	4043d0 <sqrt@plt+0x26a0>
  4043ac:	str	xzr, [sp, #128]
  4043b0:	b	4045b0 <sqrt@plt+0x2880>
  4043b4:	ldur	d0, [x25, #-48]
  4043b8:	ldr	d1, [x25]
  4043bc:	fadd	d0, d0, d1
  4043c0:	b	4043d0 <sqrt@plt+0x26a0>
  4043c4:	ldur	d0, [x25, #-48]
  4043c8:	ldr	d1, [x25]
  4043cc:	fmul	d0, d0, d1
  4043d0:	str	d0, [sp, #128]
  4043d4:	b	4045b0 <sqrt@plt+0x2880>
  4043d8:	bl	401bb0 <__errno_location@plt>
  4043dc:	str	wzr, [x0]
  4043e0:	ldur	d0, [x25, #-48]
  4043e4:	ldr	d1, [x25]
  4043e8:	mov	x23, x0
  4043ec:	bl	401c90 <pow@plt>
  4043f0:	str	d0, [sp, #128]
  4043f4:	ldr	w8, [x23]
  4043f8:	cmp	w8, #0x22
  4043fc:	b.eq	40484c <sqrt@plt+0x2b1c>  // b.none
  404400:	cmp	w8, #0x21
  404404:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  404408:	b	404858 <sqrt@plt+0x2b28>
  40440c:	ldr	d0, [x25]
  404410:	fneg	d0, d0
  404414:	str	d0, [sp, #128]
  404418:	b	4045b0 <sqrt@plt+0x2880>
  40441c:	bl	401bb0 <__errno_location@plt>
  404420:	str	wzr, [x0]
  404424:	ldur	d0, [x25, #-24]
  404428:	mov	x23, x0
  40442c:	bl	401910 <cos@plt>
  404430:	str	d0, [sp, #128]
  404434:	ldr	w8, [x23]
  404438:	cmp	w8, #0x22
  40443c:	b.ne	4045b0 <sqrt@plt+0x2880>  // b.any
  404440:	b	404828 <sqrt@plt+0x2af8>
  404444:	ldur	w1, [x25, #-24]
  404448:	add	x0, sp, #0x48
  40444c:	bl	413dbc <sqrt@plt+0x1208c>
  404450:	ldur	w0, [x25, #-24]
  404454:	bl	404e34 <sqrt@plt+0x3104>
  404458:	mov	x1, x0
  40445c:	add	x0, sp, #0x38
  404460:	bl	413d94 <sqrt@plt+0x12064>
  404464:	ldr	w0, [x25]
  404468:	bl	404e8c <sqrt@plt+0x315c>
  40446c:	mov	x1, x0
  404470:	add	x0, sp, #0x28
  404474:	bl	413d94 <sqrt@plt+0x12064>
  404478:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40447c:	add	x0, x0, #0x65a
  404480:	b	4044c0 <sqrt@plt+0x2790>
  404484:	ldur	w1, [x25, #-24]
  404488:	add	x0, sp, #0x48
  40448c:	bl	413dbc <sqrt@plt+0x1208c>
  404490:	ldur	w0, [x25, #-24]
  404494:	bl	404e34 <sqrt@plt+0x3104>
  404498:	mov	x1, x0
  40449c:	add	x0, sp, #0x38
  4044a0:	bl	413d94 <sqrt@plt+0x12064>
  4044a4:	ldr	w0, [x25]
  4044a8:	bl	404e8c <sqrt@plt+0x315c>
  4044ac:	mov	x1, x0
  4044b0:	add	x0, sp, #0x28
  4044b4:	bl	413d94 <sqrt@plt+0x12064>
  4044b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4044bc:	add	x0, x0, #0x66e
  4044c0:	add	x1, sp, #0x48
  4044c4:	add	x2, sp, #0x38
  4044c8:	add	x3, sp, #0x28
  4044cc:	bl	405808 <sqrt@plt+0x3ad8>
  4044d0:	mov	w8, #0x9                   	// #9
  4044d4:	ldr	x28, [sp, #16]
  4044d8:	cbz	w8, 4045b0 <sqrt@plt+0x2880>
  4044dc:	b	404764 <sqrt@plt+0x2a34>
  4044e0:	orr	x9, x9, #0x10000
  4044e4:	str	x9, [x8]
  4044e8:	ldr	x8, [sp, #128]
  4044ec:	ldr	x9, [x8]
  4044f0:	and	x9, x9, #0xfffffffffffdffff
  4044f4:	str	x9, [x8]
  4044f8:	ldr	x8, [sp, #128]
  4044fc:	stp	xzr, xzr, [x8, #168]
  404500:	b	4045b0 <sqrt@plt+0x2880>
  404504:	orr	x9, x9, #0x10000
  404508:	str	x9, [x8]
  40450c:	ldr	x8, [sp, #128]
  404510:	ldr	x9, [x8]
  404514:	and	x9, x9, #0xfffffffffffdffff
  404518:	str	x9, [x8]
  40451c:	ldr	x8, [sp, #128]
  404520:	str	xzr, [x8, #168]
  404524:	ldr	x9, [x25]
  404528:	str	x9, [x8, #176]
  40452c:	b	4045b0 <sqrt@plt+0x2880>
  404530:	ldur	x1, [x25, #-72]
  404534:	add	x0, sp, #0x48
  404538:	bl	413d94 <sqrt@plt+0x12064>
  40453c:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  404540:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404544:	add	x2, x2, #0xa58
  404548:	add	x0, x0, #0x5db
  40454c:	add	x1, sp, #0x48
  404550:	mov	x3, x2
  404554:	bl	405808 <sqrt@plt+0x3ad8>
  404558:	mov	w8, #0x9                   	// #9
  40455c:	cbz	w8, 4045b0 <sqrt@plt+0x2880>
  404560:	b	404764 <sqrt@plt+0x2a34>
  404564:	ldr	x8, [x25, #8]
  404568:	cbz	x8, 4045b0 <sqrt@plt+0x2880>
  40456c:	ldr	w9, [x25, #16]
  404570:	b	403bb4 <sqrt@plt+0x1e84>
  404574:	ldur	x8, [x25, #-16]
  404578:	str	x8, [sp, #128]
  40457c:	b	4045b0 <sqrt@plt+0x2880>
  404580:	ldur	x8, [x25, #-8]
  404584:	str	x8, [sp, #128]
  404588:	b	4045b0 <sqrt@plt+0x2880>
  40458c:	mov	w8, wzr
  404590:	ucvtf	d0, w8
  404594:	str	d0, [sp, #128]
  404598:	b	4045b0 <sqrt@plt+0x2880>
  40459c:	ldr	x0, [x25]
  4045a0:	bl	401bc0 <system@plt>
  4045a4:	ldr	x0, [x25]
  4045a8:	cbz	x0, 4045b0 <sqrt@plt+0x2880>
  4045ac:	bl	401ba0 <_ZdaPv@plt>
  4045b0:	adrp	x10, 419000 <_ZdlPvm@@Base+0x3d78>
  4045b4:	ldr	x9, [sp, #144]
  4045b8:	add	x10, x10, #0x179
  4045bc:	mov	w8, #0x18                  	// #24
  4045c0:	ldr	q0, [sp, #128]
  4045c4:	ldrb	w10, [x10, x27]
  4045c8:	mneg	x8, x24, x8
  4045cc:	add	x11, x25, x8
  4045d0:	str	x9, [x11, #40]
  4045d4:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  4045d8:	sub	x22, x22, x24, lsl #1
  4045dc:	stur	q0, [x11, #24]
  4045e0:	sub	x8, x10, #0x92
  4045e4:	add	x9, x9, #0x27e
  4045e8:	ldrsh	w9, [x9, x8, lsl #1]
  4045ec:	ldrsh	w10, [x22]
  4045f0:	add	x25, x11, #0x18
  4045f4:	add	w9, w10, w9
  4045f8:	cmp	w9, #0x986
  4045fc:	b.hi	404628 <sqrt@plt+0x28f8>  // b.pmore
  404600:	ldrh	w11, [x26, w9, sxtw #1]
  404604:	and	w10, w10, #0xffff
  404608:	cmp	w11, w10
  40460c:	b.ne	404628 <sqrt@plt+0x28f8>  // b.any
  404610:	adrp	x24, 417000 <_ZdlPvm@@Base+0x1d78>
  404614:	sxtw	x8, w9
  404618:	add	x24, x24, #0x9da
  40461c:	add	x8, x24, x8, lsl #1
  404620:	ldrsh	w27, [x8]
  404624:	b	404640 <sqrt@plt+0x2910>
  404628:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  40462c:	add	x9, x9, #0x2e0
  404630:	add	x8, x9, x8, lsl #1
  404634:	ldrsh	w27, [x8]
  404638:	adrp	x24, 417000 <_ZdlPvm@@Base+0x1d78>
  40463c:	add	x24, x24, #0x9da
  404640:	add	x22, x22, #0x2
  404644:	b	402680 <sqrt@plt+0x950>
  404648:	ldr	x1, [x25]
  40464c:	add	x0, sp, #0x48
  404650:	bl	413d94 <sqrt@plt+0x12064>
  404654:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  404658:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40465c:	add	x2, x2, #0xa58
  404660:	add	x0, x0, #0x643
  404664:	add	x1, sp, #0x48
  404668:	mov	x3, x2
  40466c:	bl	405808 <sqrt@plt+0x3ad8>
  404670:	mov	w8, #0x9                   	// #9
  404674:	cbz	w8, 4045b0 <sqrt@plt+0x2880>
  404678:	b	404764 <sqrt@plt+0x2a34>
  40467c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  404680:	add	x9, x9, #0x9d0
  404684:	ldp	x8, x9, [x9]
  404688:	stp	x8, x9, [sp, #136]
  40468c:	b	4045b0 <sqrt@plt+0x2880>
  404690:	str	xzr, [x8, #176]
  404694:	b	4045b0 <sqrt@plt+0x2880>
  404698:	mov	w0, #0x20                  	// #32
  40469c:	bl	4018d0 <_Znam@plt>
  4046a0:	mov	w8, #0x4                   	// #4
  4046a4:	str	x0, [sp, #128]
  4046a8:	str	w8, [sp, #140]
  4046ac:	ldr	x8, [x25]
  4046b0:	ldr	x9, [sp, #128]
  4046b4:	ldrsw	x10, [sp, #136]
  4046b8:	ldr	x28, [sp, #16]
  4046bc:	str	x8, [x9, x10, lsl #3]
  4046c0:	ldr	w8, [sp, #136]
  4046c4:	add	w8, w8, #0x1
  4046c8:	str	w8, [sp, #136]
  4046cc:	b	4045b0 <sqrt@plt+0x2880>
  4046d0:	ldr	d0, [x28, #152]
  4046d4:	ldr	d1, [x28, #256]
  4046d8:	fadd	d0, d0, d1
  4046dc:	b	404700 <sqrt@plt+0x29d0>
  4046e0:	ldr	d0, [x28, #152]
  4046e4:	ldr	d1, [x28, #248]
  4046e8:	fsub	d0, d1, d0
  4046ec:	str	d0, [x28, #248]
  4046f0:	b	404704 <sqrt@plt+0x29d4>
  4046f4:	ldr	d0, [x28, #152]
  4046f8:	ldr	d1, [x28, #256]
  4046fc:	fsub	d0, d1, d0
  404700:	str	d0, [x28, #256]
  404704:	mov	w0, #0x20                  	// #32
  404708:	bl	4151ec <_Znwm@@Base>
  40470c:	ldr	w2, [x28, #264]
  404710:	ldr	x3, [x28, #240]
  404714:	mov	x23, x0
  404718:	add	x1, x28, #0xf8
  40471c:	bl	40aaac <sqrt@plt+0x8d7c>
  404720:	ldr	x8, [sp, #128]
  404724:	ldr	x9, [x8]
  404728:	str	x23, [x8, #240]
  40472c:	and	x9, x9, #0xffffffffffffff7f
  404730:	str	x9, [x8]
  404734:	ldr	x8, [sp, #128]
  404738:	stp	xzr, xzr, [x8, #248]
  40473c:	ldr	x28, [sp, #16]
  404740:	str	wzr, [x8, #264]
  404744:	b	4045b0 <sqrt@plt+0x2880>
  404748:	mov	v0.16b, v1.16b
  40474c:	bl	401d30 <sqrt@plt>
  404750:	b	4037d0 <sqrt@plt+0x1aa0>
  404754:	mov	w20, wzr
  404758:	b	404770 <sqrt@plt+0x2a40>
  40475c:	cmp	w8, #0x4
  404760:	b.eq	4047b0 <sqrt@plt+0x2a80>  // b.none
  404764:	cmp	w8, #0x9
  404768:	b.ne	404788 <sqrt@plt+0x2a58>  // b.any
  40476c:	mov	w20, #0x1                   	// #1
  404770:	add	x8, sp, #0x1, lsl #12
  404774:	add	x8, x8, #0x358
  404778:	cmp	x19, x8
  40477c:	b.eq	404788 <sqrt@plt+0x2a58>  // b.none
  404780:	mov	x0, x19
  404784:	bl	4019d0 <free@plt>
  404788:	mov	w0, w20
  40478c:	add	sp, sp, #0x1, lsl #12
  404790:	add	sp, sp, #0x4f0
  404794:	ldp	x20, x19, [sp, #80]
  404798:	ldp	x22, x21, [sp, #64]
  40479c:	ldp	x24, x23, [sp, #48]
  4047a0:	ldp	x26, x25, [sp, #32]
  4047a4:	ldp	x28, x27, [sp, #16]
  4047a8:	ldp	x29, x30, [sp], #96
  4047ac:	ret
  4047b0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4047b4:	add	x0, x0, #0x86a
  4047b8:	bl	408d48 <sqrt@plt+0x7018>
  4047bc:	mov	w20, #0x2                   	// #2
  4047c0:	b	404770 <sqrt@plt+0x2a40>
  4047c4:	ldr	x1, [x25]
  4047c8:	add	x0, sp, #0x48
  4047cc:	bl	413d94 <sqrt@plt+0x12064>
  4047d0:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  4047d4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4047d8:	add	x2, x2, #0xa58
  4047dc:	add	x0, x0, #0x723
  4047e0:	add	x1, sp, #0x48
  4047e4:	mov	x3, x2
  4047e8:	b	40487c <sqrt@plt+0x2b4c>
  4047ec:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4047f0:	add	x0, x0, #0x73d
  4047f4:	b	40486c <sqrt@plt+0x2b3c>
  4047f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  4047fc:	add	x0, x0, #0x74e
  404800:	b	40486c <sqrt@plt+0x2b3c>
  404804:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404808:	add	x0, x0, #0x7aa
  40480c:	b	40486c <sqrt@plt+0x2b3c>
  404810:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404814:	add	x0, x0, #0x829
  404818:	b	40486c <sqrt@plt+0x2b3c>
  40481c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404820:	add	x0, x0, #0x841
  404824:	b	40486c <sqrt@plt+0x2b3c>
  404828:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40482c:	add	x0, x0, #0x7c2
  404830:	b	40486c <sqrt@plt+0x2b3c>
  404834:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404838:	add	x0, x0, #0x811
  40483c:	b	40486c <sqrt@plt+0x2b3c>
  404840:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404844:	add	x0, x0, #0x7da
  404848:	b	40486c <sqrt@plt+0x2b3c>
  40484c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404850:	add	x0, x0, #0x786
  404854:	b	40486c <sqrt@plt+0x2b3c>
  404858:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40485c:	add	x0, x0, #0x75e
  404860:	b	40486c <sqrt@plt+0x2b3c>
  404864:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404868:	add	x0, x0, #0x7f7
  40486c:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  404870:	add	x1, x1, #0xa58
  404874:	mov	x2, x1
  404878:	mov	x3, x1
  40487c:	bl	405808 <sqrt@plt+0x3ad8>
  404880:	b	40476c <sqrt@plt+0x2a3c>
  404884:	b	404900 <sqrt@plt+0x2bd0>
  404888:	b	404900 <sqrt@plt+0x2bd0>
  40488c:	b	404900 <sqrt@plt+0x2bd0>
  404890:	b	4048c0 <sqrt@plt+0x2b90>
  404894:	b	4048c0 <sqrt@plt+0x2b90>
  404898:	b	404900 <sqrt@plt+0x2bd0>
  40489c:	b	404900 <sqrt@plt+0x2bd0>
  4048a0:	mov	x19, x0
  4048a4:	mov	x0, x20
  4048a8:	b	404908 <sqrt@plt+0x2bd8>
  4048ac:	b	404900 <sqrt@plt+0x2bd0>
  4048b0:	b	404900 <sqrt@plt+0x2bd0>
  4048b4:	b	404900 <sqrt@plt+0x2bd0>
  4048b8:	b	404900 <sqrt@plt+0x2bd0>
  4048bc:	b	4048c0 <sqrt@plt+0x2b90>
  4048c0:	mov	x19, x0
  4048c4:	add	x0, sp, #0x48
  4048c8:	bl	40e540 <sqrt@plt+0xc810>
  4048cc:	mov	x0, x19
  4048d0:	bl	401cb0 <_Unwind_Resume@plt>
  4048d4:	b	404900 <sqrt@plt+0x2bd0>
  4048d8:	b	404900 <sqrt@plt+0x2bd0>
  4048dc:	b	404900 <sqrt@plt+0x2bd0>
  4048e0:	b	404900 <sqrt@plt+0x2bd0>
  4048e4:	b	404900 <sqrt@plt+0x2bd0>
  4048e8:	b	404900 <sqrt@plt+0x2bd0>
  4048ec:	b	404900 <sqrt@plt+0x2bd0>
  4048f0:	b	404900 <sqrt@plt+0x2bd0>
  4048f4:	b	404900 <sqrt@plt+0x2bd0>
  4048f8:	b	404900 <sqrt@plt+0x2bd0>
  4048fc:	b	404900 <sqrt@plt+0x2bd0>
  404900:	mov	x19, x0
  404904:	mov	x0, x23
  404908:	bl	415270 <_ZdlPv@@Base>
  40490c:	mov	x0, x19
  404910:	bl	401cb0 <_Unwind_Resume@plt>
  404914:	str	d8, [sp, #-48]!
  404918:	stp	x29, x30, [sp, #16]
  40491c:	stp	x20, x19, [sp, #32]
  404920:	mov	x29, sp
  404924:	mov	x19, x0
  404928:	mov	w0, #0x18                  	// #24
  40492c:	mov	v8.16b, v0.16b
  404930:	bl	4018d0 <_Znam@plt>
  404934:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404938:	mov	x2, x0
  40493c:	ldr	x0, [x8, #584]
  404940:	mov	x1, x19
  404944:	str	xzr, [x2]
  404948:	str	d8, [x2, #8]
  40494c:	str	xzr, [x2, #16]
  404950:	bl	402244 <sqrt@plt+0x514>
  404954:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3d78>
  404958:	add	x1, x1, #0x610
  40495c:	mov	x0, x19
  404960:	bl	401bf0 <strcmp@plt>
  404964:	cbz	w0, 404978 <sqrt@plt+0x2c48>
  404968:	ldp	x20, x19, [sp, #32]
  40496c:	ldp	x29, x30, [sp, #16]
  404970:	ldr	d8, [sp], #48
  404974:	ret
  404978:	adrp	x20, 419000 <_ZdlPvm@@Base+0x3d78>
  40497c:	mov	x19, xzr
  404980:	add	x20, x20, #0x350
  404984:	b	404998 <sqrt@plt+0x2c68>
  404988:	add	x19, x19, #0x1
  40498c:	cmp	x19, #0x16
  404990:	add	x20, x20, #0x18
  404994:	b.eq	404968 <sqrt@plt+0x2c38>  // b.none
  404998:	cmp	x19, #0xf
  40499c:	b.hi	404988 <sqrt@plt+0x2c58>  // b.pmore
  4049a0:	ldr	d0, [x20]
  4049a4:	ldur	x0, [x20, #-8]
  4049a8:	fmul	d0, d0, d8
  4049ac:	bl	404914 <sqrt@plt+0x2be4>
  4049b0:	b	404988 <sqrt@plt+0x2c58>
  4049b4:	stp	x29, x30, [sp, #-48]!
  4049b8:	stp	x22, x21, [sp, #16]
  4049bc:	stp	x20, x19, [sp, #32]
  4049c0:	mov	x29, sp
  4049c4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4049c8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  4049cc:	ldr	x22, [x8, #2544]
  4049d0:	ldr	x20, [x9, #584]
  4049d4:	mov	x19, x0
  4049d8:	b	4049e8 <sqrt@plt+0x2cb8>
  4049dc:	mov	w8, wzr
  4049e0:	mov	x21, x0
  4049e4:	tbz	w8, #0, 404a14 <sqrt@plt+0x2ce4>
  4049e8:	mov	x0, x20
  4049ec:	mov	x1, x19
  4049f0:	bl	40245c <sqrt@plt+0x72c>
  4049f4:	cbnz	x0, 4049dc <sqrt@plt+0x2cac>
  4049f8:	cbz	x22, 404a08 <sqrt@plt+0x2cd8>
  4049fc:	ldp	x22, x20, [x22, #24]
  404a00:	mov	w8, #0x1                   	// #1
  404a04:	b	4049e4 <sqrt@plt+0x2cb4>
  404a08:	mov	x21, xzr
  404a0c:	mov	w8, wzr
  404a10:	b	4049e4 <sqrt@plt+0x2cb4>
  404a14:	mov	x0, x21
  404a18:	ldp	x20, x19, [sp, #32]
  404a1c:	ldp	x22, x21, [sp, #16]
  404a20:	ldp	x29, x30, [sp], #48
  404a24:	ret
  404a28:	sub	sp, sp, #0x50
  404a2c:	str	d8, [sp, #16]
  404a30:	stp	x29, x30, [sp, #32]
  404a34:	stp	x22, x21, [sp, #48]
  404a38:	stp	x20, x19, [sp, #64]
  404a3c:	add	x29, sp, #0x10
  404a40:	adrp	x22, 419000 <_ZdlPvm@@Base+0x3d78>
  404a44:	mov	x19, x0
  404a48:	mov	x21, xzr
  404a4c:	add	x22, x22, #0x350
  404a50:	ldur	x20, [x22, #-8]
  404a54:	mov	x0, x19
  404a58:	mov	x1, x20
  404a5c:	bl	401bf0 <strcmp@plt>
  404a60:	cbz	w0, 404aa0 <sqrt@plt+0x2d70>
  404a64:	add	x21, x21, #0x1
  404a68:	cmp	x21, #0x16
  404a6c:	add	x22, x22, #0x18
  404a70:	b.ne	404a50 <sqrt@plt+0x2d20>  // b.any
  404a74:	mov	x0, sp
  404a78:	mov	x1, x19
  404a7c:	bl	413d94 <sqrt@plt+0x12064>
  404a80:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  404a84:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404a88:	add	x2, x2, #0xa58
  404a8c:	add	x0, x0, #0x87b
  404a90:	mov	x1, sp
  404a94:	mov	x3, x2
  404a98:	bl	405808 <sqrt@plt+0x3ad8>
  404a9c:	b	404ad0 <sqrt@plt+0x2da0>
  404aa0:	ldr	d8, [x22]
  404aa4:	cmp	w21, #0xf
  404aa8:	b.hi	404ac4 <sqrt@plt+0x2d94>  // b.pmore
  404aac:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404ab0:	add	x0, x0, #0x610
  404ab4:	mov	x1, sp
  404ab8:	bl	404b34 <sqrt@plt+0x2e04>
  404abc:	ldr	d0, [sp]
  404ac0:	fmul	d8, d8, d0
  404ac4:	mov	x0, x20
  404ac8:	mov	v0.16b, v8.16b
  404acc:	bl	404914 <sqrt@plt+0x2be4>
  404ad0:	ldp	x20, x19, [sp, #64]
  404ad4:	ldp	x22, x21, [sp, #48]
  404ad8:	ldp	x29, x30, [sp, #32]
  404adc:	ldr	d8, [sp, #16]
  404ae0:	add	sp, sp, #0x50
  404ae4:	ret
  404ae8:	stp	x29, x30, [sp, #-32]!
  404aec:	stp	x20, x19, [sp, #16]
  404af0:	mov	x29, sp
  404af4:	mov	x20, x0
  404af8:	mov	w0, #0x18                  	// #24
  404afc:	mov	x19, x1
  404b00:	bl	4018d0 <_Znam@plt>
  404b04:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  404b08:	mov	x2, x0
  404b0c:	ldr	x8, [x19, #16]
  404b10:	ldr	q0, [x19]
  404b14:	ldr	x0, [x9, #584]
  404b18:	mov	x1, x20
  404b1c:	str	x8, [x2, #16]
  404b20:	str	q0, [x2]
  404b24:	bl	402244 <sqrt@plt+0x514>
  404b28:	ldp	x20, x19, [sp, #16]
  404b2c:	ldp	x29, x30, [sp], #32
  404b30:	ret
  404b34:	stp	x29, x30, [sp, #-32]!
  404b38:	str	x19, [sp, #16]
  404b3c:	mov	x29, sp
  404b40:	mov	x19, x1
  404b44:	bl	4049b4 <sqrt@plt+0x2c84>
  404b48:	cbz	x0, 404b58 <sqrt@plt+0x2e28>
  404b4c:	ldr	x8, [x0, #8]
  404b50:	mov	w0, #0x1                   	// #1
  404b54:	str	x8, [x19]
  404b58:	ldr	x19, [sp, #16]
  404b5c:	ldp	x29, x30, [sp], #32
  404b60:	ret
  404b64:	sub	sp, sp, #0x20
  404b68:	stp	x29, x30, [sp, #16]
  404b6c:	add	x29, sp, #0x10
  404b70:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  404b74:	add	x8, x8, #0x61a
  404b78:	cmp	x0, #0x0
  404b7c:	csel	x0, x8, x0, eq  // eq = none
  404b80:	add	x1, sp, #0x8
  404b84:	mov	w2, #0x1                   	// #1
  404b88:	str	d0, [sp, #8]
  404b8c:	bl	404b9c <sqrt@plt+0x2e6c>
  404b90:	ldp	x29, x30, [sp, #16]
  404b94:	add	sp, sp, #0x20
  404b98:	ret
  404b9c:	sub	sp, sp, #0x80
  404ba0:	stp	x29, x30, [sp, #32]
  404ba4:	stp	x28, x27, [sp, #48]
  404ba8:	stp	x26, x25, [sp, #64]
  404bac:	stp	x24, x23, [sp, #80]
  404bb0:	stp	x22, x21, [sp, #96]
  404bb4:	stp	x20, x19, [sp, #112]
  404bb8:	add	x29, sp, #0x20
  404bbc:	mov	x26, x0
  404bc0:	add	x0, sp, #0x10
  404bc4:	mov	w20, w2
  404bc8:	mov	x21, x1
  404bcc:	bl	415388 <_ZdlPvm@@Base+0x100>
  404bd0:	mov	x0, sp
  404bd4:	bl	415388 <_ZdlPvm@@Base+0x100>
  404bd8:	ldrb	w1, [x26]
  404bdc:	cbz	w1, 404d80 <sqrt@plt+0x3050>
  404be0:	mov	x27, #0x1                   	// #1
  404be4:	movk	x27, #0x6809, lsl #32
  404be8:	adrp	x22, 419000 <_ZdlPvm@@Base+0x3d78>
  404bec:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  404bf0:	mov	w24, wzr
  404bf4:	movk	x27, #0x3ff, lsl #48
  404bf8:	mov	w28, #0x1                   	// #1
  404bfc:	add	x22, x22, #0x8d6
  404c00:	add	x23, x23, #0xa2c
  404c04:	b	404c1c <sqrt@plt+0x2eec>
  404c08:	add	x0, sp, #0x10
  404c0c:	bl	405070 <sqrt@plt+0x3340>
  404c10:	ldrb	w1, [x19]
  404c14:	mov	x26, x19
  404c18:	cbz	w1, 404d80 <sqrt@plt+0x3050>
  404c1c:	and	w8, w1, #0xff
  404c20:	cmp	w8, #0x25
  404c24:	add	x19, x26, #0x1
  404c28:	b.ne	404c08 <sqrt@plt+0x2ed8>  // b.any
  404c2c:	mov	x0, sp
  404c30:	bl	405070 <sqrt@plt+0x3340>
  404c34:	ldrb	w25, [x19]
  404c38:	cmp	x25, #0x0
  404c3c:	cset	w8, eq  // eq = none
  404c40:	cbz	x25, 404d4c <sqrt@plt+0x301c>
  404c44:	cmp	w25, #0x3f
  404c48:	b.hi	404c94 <sqrt@plt+0x2f64>  // b.pmore
  404c4c:	lsl	x9, x28, x25
  404c50:	and	x9, x9, x27
  404c54:	cbz	x9, 404c94 <sqrt@plt+0x2f64>
  404c58:	add	x19, x26, #0x2
  404c5c:	mov	x0, sp
  404c60:	mov	w1, w25
  404c64:	bl	405070 <sqrt@plt+0x3340>
  404c68:	ldrb	w25, [x19]
  404c6c:	cmp	x25, #0x0
  404c70:	cset	w8, eq  // eq = none
  404c74:	cbz	x25, 404d4c <sqrt@plt+0x301c>
  404c78:	cmp	w25, #0x3f
  404c7c:	add	x19, x19, #0x1
  404c80:	b.hi	404c90 <sqrt@plt+0x2f60>  // b.pmore
  404c84:	lsl	x9, x28, x25
  404c88:	and	x9, x9, x27
  404c8c:	cbnz	x9, 404c5c <sqrt@plt+0x2f2c>
  404c90:	sub	x19, x19, #0x1
  404c94:	tbnz	w8, #0, 404d4c <sqrt@plt+0x301c>
  404c98:	mov	w2, #0x7                   	// #7
  404c9c:	mov	x0, x22
  404ca0:	mov	w1, w25
  404ca4:	bl	401ad0 <memchr@plt>
  404ca8:	cbz	x0, 404d4c <sqrt@plt+0x301c>
  404cac:	cmp	w25, #0x25
  404cb0:	b.ne	404cf0 <sqrt@plt+0x2fc0>  // b.any
  404cb4:	mov	x0, sp
  404cb8:	mov	w1, w25
  404cbc:	bl	405070 <sqrt@plt+0x3340>
  404cc0:	mov	x0, sp
  404cc4:	mov	w1, wzr
  404cc8:	bl	405070 <sqrt@plt+0x3340>
  404ccc:	mov	x0, sp
  404cd0:	bl	4050bc <sqrt@plt+0x338c>
  404cd4:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  404cd8:	mov	x3, x0
  404cdc:	mov	w1, #0x400                 	// #1024
  404ce0:	mov	x0, x23
  404ce4:	add	x2, x2, #0x55c
  404ce8:	bl	401b70 <snprintf@plt>
  404cec:	b	404d30 <sqrt@plt+0x3000>
  404cf0:	cmp	w24, w20
  404cf4:	b.ge	404dd0 <sqrt@plt+0x30a0>  // b.tcont
  404cf8:	mov	x0, sp
  404cfc:	mov	w1, w25
  404d00:	bl	405070 <sqrt@plt+0x3340>
  404d04:	mov	x0, sp
  404d08:	mov	w1, wzr
  404d0c:	bl	405070 <sqrt@plt+0x3340>
  404d10:	mov	x0, sp
  404d14:	bl	4050bc <sqrt@plt+0x338c>
  404d18:	ldr	d0, [x21, w24, sxtw #3]
  404d1c:	mov	x2, x0
  404d20:	mov	w1, #0x400                 	// #1024
  404d24:	mov	x0, x23
  404d28:	add	w24, w24, #0x1
  404d2c:	bl	401b70 <snprintf@plt>
  404d30:	mov	x0, sp
  404d34:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  404d38:	add	x0, sp, #0x10
  404d3c:	mov	x1, x23
  404d40:	bl	4157c4 <_ZdlPvm@@Base+0x53c>
  404d44:	add	x19, x19, #0x1
  404d48:	b	404c10 <sqrt@plt+0x2ee0>
  404d4c:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  404d50:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404d54:	add	x1, x1, #0xa58
  404d58:	add	x0, x0, #0x8dd
  404d5c:	mov	x2, x1
  404d60:	mov	x3, x1
  404d64:	bl	405808 <sqrt@plt+0x3ad8>
  404d68:	add	x0, sp, #0x10
  404d6c:	mov	x1, sp
  404d70:	bl	415844 <_ZdlPvm@@Base+0x5bc>
  404d74:	add	x0, sp, #0x10
  404d78:	mov	x1, x19
  404d7c:	bl	4157c4 <_ZdlPvm@@Base+0x53c>
  404d80:	add	x0, sp, #0x10
  404d84:	mov	w1, wzr
  404d88:	bl	405070 <sqrt@plt+0x3340>
  404d8c:	add	x0, sp, #0x10
  404d90:	bl	4050bc <sqrt@plt+0x338c>
  404d94:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  404d98:	mov	x19, x0
  404d9c:	mov	x0, sp
  404da0:	bl	415500 <_ZdlPvm@@Base+0x278>
  404da4:	add	x0, sp, #0x10
  404da8:	bl	415500 <_ZdlPvm@@Base+0x278>
  404dac:	mov	x0, x19
  404db0:	ldp	x20, x19, [sp, #112]
  404db4:	ldp	x22, x21, [sp, #96]
  404db8:	ldp	x24, x23, [sp, #80]
  404dbc:	ldp	x26, x25, [sp, #64]
  404dc0:	ldp	x28, x27, [sp, #48]
  404dc4:	ldp	x29, x30, [sp, #32]
  404dc8:	add	sp, sp, #0x80
  404dcc:	ret
  404dd0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  404dd4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404dd8:	add	x1, x1, #0xa58
  404ddc:	add	x0, x0, #0x8f0
  404de0:	mov	x2, x1
  404de4:	mov	x3, x1
  404de8:	bl	405808 <sqrt@plt+0x3ad8>
  404dec:	add	x0, sp, #0x10
  404df0:	mov	x1, sp
  404df4:	bl	415844 <_ZdlPvm@@Base+0x5bc>
  404df8:	add	x0, sp, #0x10
  404dfc:	mov	x1, x19
  404e00:	bl	4157c4 <_ZdlPvm@@Base+0x53c>
  404e04:	b	404d80 <sqrt@plt+0x3050>
  404e08:	mov	x19, x0
  404e0c:	b	404e24 <sqrt@plt+0x30f4>
  404e10:	b	404e18 <sqrt@plt+0x30e8>
  404e14:	b	404e18 <sqrt@plt+0x30e8>
  404e18:	mov	x19, x0
  404e1c:	mov	x0, sp
  404e20:	bl	415500 <_ZdlPvm@@Base+0x278>
  404e24:	add	x0, sp, #0x10
  404e28:	bl	415500 <_ZdlPvm@@Base+0x278>
  404e2c:	mov	x0, x19
  404e30:	bl	401cb0 <_Unwind_Resume@plt>
  404e34:	sub	w8, w0, #0xa
  404e38:	cmp	w8, #0xb
  404e3c:	b.cc	404e80 <sqrt@plt+0x3150>  // b.lo, b.ul, b.last
  404e40:	mov	w8, #0x6667                	// #26215
  404e44:	movk	w8, #0x6666, lsl #16
  404e48:	smull	x8, w0, w8
  404e4c:	lsr	x9, x8, #63
  404e50:	asr	x8, x8, #34
  404e54:	add	w8, w8, w9
  404e58:	mov	w9, #0xa                   	// #10
  404e5c:	msub	w8, w8, w9, w0
  404e60:	sxtw	x8, w8
  404e64:	sub	x8, x8, #0x1
  404e68:	cmp	w8, #0x2
  404e6c:	b.hi	404e80 <sqrt@plt+0x3150>  // b.pmore
  404e70:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  404e74:	add	x9, x9, #0x558
  404e78:	ldr	x0, [x9, x8, lsl #3]
  404e7c:	ret
  404e80:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  404e84:	add	x0, x0, #0x28b
  404e88:	ret
  404e8c:	sub	w8, w0, #0x1
  404e90:	cmp	w8, #0x9
  404e94:	b.hi	404ea8 <sqrt@plt+0x3178>  // b.pmore
  404e98:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  404e9c:	add	x9, x9, #0x570
  404ea0:	ldr	x0, [x9, w8, sxtw #3]
  404ea4:	ret
  404ea8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  404eac:	add	x0, x0, #0x8cf
  404eb0:	ret
  404eb4:	stp	x29, x30, [sp, #-16]!
  404eb8:	mov	x29, sp
  404ebc:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  404ec0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404ec4:	add	x9, x9, #0x9d0
  404ec8:	str	wzr, [x8, #2508]
  404ecc:	stp	xzr, xzr, [x9]
  404ed0:	bl	404edc <sqrt@plt+0x31ac>
  404ed4:	ldp	x29, x30, [sp], #16
  404ed8:	ret
  404edc:	stp	x29, x30, [sp, #-32]!
  404ee0:	stp	x20, x19, [sp, #16]
  404ee4:	mov	x29, sp
  404ee8:	adrp	x20, 419000 <_ZdlPvm@@Base+0x3d78>
  404eec:	mov	x19, xzr
  404ef0:	add	x20, x20, #0x350
  404ef4:	b	404f08 <sqrt@plt+0x31d8>
  404ef8:	add	x19, x19, #0x1
  404efc:	cmp	x19, #0x16
  404f00:	add	x20, x20, #0x18
  404f04:	b.eq	404f20 <sqrt@plt+0x31f0>  // b.none
  404f08:	cmp	x19, #0x10
  404f0c:	b.cc	404ef8 <sqrt@plt+0x31c8>  // b.lo, b.ul, b.last
  404f10:	ldur	x0, [x20, #-8]
  404f14:	ldr	d0, [x20]
  404f18:	bl	404914 <sqrt@plt+0x2be4>
  404f1c:	b	404ef8 <sqrt@plt+0x31c8>
  404f20:	ldp	x20, x19, [sp, #16]
  404f24:	ldp	x29, x30, [sp], #32
  404f28:	ret
  404f2c:	sub	sp, sp, #0x50
  404f30:	stp	x29, x30, [sp, #32]
  404f34:	str	x21, [sp, #48]
  404f38:	stp	x20, x19, [sp, #64]
  404f3c:	add	x29, sp, #0x20
  404f40:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  404f44:	ldr	x8, [x21, #2544]
  404f48:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  404f4c:	b	404f54 <sqrt@plt+0x3224>
  404f50:	ldr	x8, [x21, #2544]
  404f54:	ldr	x19, [x20, #584]
  404f58:	cbz	x8, 404f90 <sqrt@plt+0x3260>
  404f5c:	cbz	x19, 404f70 <sqrt@plt+0x3240>
  404f60:	mov	x0, x19
  404f64:	bl	4021e4 <sqrt@plt+0x4b4>
  404f68:	mov	x0, x19
  404f6c:	bl	415270 <_ZdlPv@@Base>
  404f70:	ldr	x0, [x21, #2544]
  404f74:	ldr	x8, [x0, #32]
  404f78:	str	x8, [x20, #584]
  404f7c:	ldr	x8, [x0, #24]
  404f80:	str	x8, [x21, #2544]
  404f84:	cbz	x0, 404f50 <sqrt@plt+0x3220>
  404f88:	bl	415270 <_ZdlPv@@Base>
  404f8c:	b	404f50 <sqrt@plt+0x3220>
  404f90:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  404f94:	add	x8, x8, #0x9e0
  404f98:	cmp	x19, x8
  404f9c:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  404fa0:	cset	w0, eq  // eq = none
  404fa4:	add	x2, x2, #0x5c0
  404fa8:	mov	w1, #0x717                 	// #1815
  404fac:	bl	40504c <sqrt@plt+0x331c>
  404fb0:	ldr	x1, [x20, #584]
  404fb4:	add	x0, sp, #0x10
  404fb8:	bl	40259c <sqrt@plt+0x86c>
  404fbc:	add	x0, sp, #0x10
  404fc0:	add	x1, x29, #0x18
  404fc4:	add	x2, sp, #0x8
  404fc8:	bl	4025a8 <sqrt@plt+0x878>
  404fcc:	cbz	w0, 404ff4 <sqrt@plt+0x32c4>
  404fd0:	ldr	x19, [sp, #8]
  404fd4:	ldr	x0, [x19]
  404fd8:	cbz	x0, 404fbc <sqrt@plt+0x328c>
  404fdc:	ldr	x8, [x0]
  404fe0:	ldr	x8, [x8, #16]
  404fe4:	blr	x8
  404fe8:	str	xzr, [x19]
  404fec:	stp	d0, d1, [x19, #8]
  404ff0:	b	404fbc <sqrt@plt+0x328c>
  404ff4:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  404ff8:	ldr	x0, [x19, #2552]
  404ffc:	cbz	x0, 40501c <sqrt@plt+0x32ec>
  405000:	ldr	x8, [x0, #16]
  405004:	str	x8, [x19, #2552]
  405008:	ldr	x8, [x0]
  40500c:	ldr	x8, [x8, #8]
  405010:	blr	x8
  405014:	ldr	x0, [x19, #2552]
  405018:	cbnz	x0, 405000 <sqrt@plt+0x32d0>
  40501c:	ldp	x20, x19, [sp, #64]
  405020:	ldr	x21, [sp, #48]
  405024:	ldp	x29, x30, [sp, #32]
  405028:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  40502c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405030:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  405034:	add	x10, x10, #0x9d0
  405038:	str	xzr, [x8, #2560]
  40503c:	str	wzr, [x9, #2508]
  405040:	stp	xzr, xzr, [x10]
  405044:	add	sp, sp, #0x50
  405048:	ret
  40504c:	cbz	w0, 405054 <sqrt@plt+0x3324>
  405050:	ret
  405054:	stp	x29, x30, [sp, #-16]!
  405058:	mov	x29, sp
  40505c:	mov	w0, w1
  405060:	mov	x1, x2
  405064:	bl	413a38 <sqrt@plt+0x11d08>
  405068:	ldp	x29, x30, [sp], #16
  40506c:	ret
  405070:	stp	x29, x30, [sp, #-32]!
  405074:	stp	x20, x19, [sp, #16]
  405078:	mov	x29, sp
  40507c:	ldp	w8, w9, [x0, #8]
  405080:	mov	x19, x0
  405084:	mov	w20, w1
  405088:	cmp	w8, w9
  40508c:	b.lt	405098 <sqrt@plt+0x3368>  // b.tstop
  405090:	mov	x0, x19
  405094:	bl	4156ec <_ZdlPvm@@Base+0x464>
  405098:	ldrsw	x8, [x19, #8]
  40509c:	ldr	x9, [x19]
  4050a0:	mov	x0, x19
  4050a4:	add	w10, w8, #0x1
  4050a8:	str	w10, [x19, #8]
  4050ac:	strb	w20, [x9, x8]
  4050b0:	ldp	x20, x19, [sp, #16]
  4050b4:	ldp	x29, x30, [sp], #32
  4050b8:	ret
  4050bc:	ldr	x0, [x0]
  4050c0:	ret
  4050c4:	stp	xzr, xzr, [x0]
  4050c8:	ret
  4050cc:	stp	x29, x30, [sp, #-48]!
  4050d0:	str	x21, [sp, #16]
  4050d4:	stp	x20, x19, [sp, #32]
  4050d8:	mov	x29, sp
  4050dc:	mov	w8, #0x11                  	// #17
  4050e0:	mov	x19, x0
  4050e4:	str	w8, [x0, #8]
  4050e8:	mov	w0, #0x110                 	// #272
  4050ec:	bl	4018d0 <_Znam@plt>
  4050f0:	mov	x20, x0
  4050f4:	mov	x21, xzr
  4050f8:	add	x0, x20, x21
  4050fc:	bl	4050c4 <sqrt@plt+0x3394>
  405100:	add	x21, x21, #0x10
  405104:	cmp	x21, #0x110
  405108:	b.ne	4050f8 <sqrt@plt+0x33c8>  // b.any
  40510c:	str	x20, [x19]
  405110:	str	wzr, [x19, #12]
  405114:	ldp	x20, x19, [sp, #32]
  405118:	ldr	x21, [sp, #16]
  40511c:	ldp	x29, x30, [sp], #48
  405120:	ret
  405124:	stp	x29, x30, [sp, #-48]!
  405128:	stp	x20, x19, [sp, #32]
  40512c:	mov	x19, x0
  405130:	ldr	w8, [x0, #8]
  405134:	ldr	x0, [x0]
  405138:	str	x21, [sp, #16]
  40513c:	mov	x29, sp
  405140:	cbz	w8, 40516c <sqrt@plt+0x343c>
  405144:	mov	x20, xzr
  405148:	mov	x21, xzr
  40514c:	ldr	x0, [x0, x20]
  405150:	bl	4019d0 <free@plt>
  405154:	ldr	w8, [x19, #8]
  405158:	ldr	x0, [x19]
  40515c:	add	x21, x21, #0x1
  405160:	add	x20, x20, #0x10
  405164:	cmp	x21, x8
  405168:	b.cc	40514c <sqrt@plt+0x341c>  // b.lo, b.ul, b.last
  40516c:	cbz	x0, 405174 <sqrt@plt+0x3444>
  405170:	bl	401ba0 <_ZdaPv@plt>
  405174:	ldp	x20, x19, [sp, #32]
  405178:	ldr	x21, [sp, #16]
  40517c:	ldp	x29, x30, [sp], #48
  405180:	ret
  405184:	stp	x29, x30, [sp, #-96]!
  405188:	str	x27, [sp, #16]
  40518c:	stp	x26, x25, [sp, #32]
  405190:	stp	x24, x23, [sp, #48]
  405194:	stp	x22, x21, [sp, #64]
  405198:	stp	x20, x19, [sp, #80]
  40519c:	mov	x29, sp
  4051a0:	mov	x19, x2
  4051a4:	cmp	x1, #0x0
  4051a8:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  4051ac:	mov	x21, x1
  4051b0:	mov	x20, x0
  4051b4:	cset	w0, ne  // ne = any
  4051b8:	add	x2, x2, #0xfa8
  4051bc:	mov	w1, #0x1a                  	// #26
  4051c0:	bl	40504c <sqrt@plt+0x331c>
  4051c4:	mov	x0, x21
  4051c8:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  4051cc:	ldr	w24, [x20, #8]
  4051d0:	ldr	x22, [x20]
  4051d4:	mov	x23, x0
  4051d8:	udiv	x8, x0, x24
  4051dc:	msub	x26, x8, x24, x0
  4051e0:	lsl	x8, x26, #4
  4051e4:	ldr	x25, [x22, x8]
  4051e8:	cbz	x25, 405210 <sqrt@plt+0x34e0>
  4051ec:	mov	x0, x25
  4051f0:	mov	x1, x21
  4051f4:	bl	401bf0 <strcmp@plt>
  4051f8:	cbz	w0, 4052f0 <sqrt@plt+0x35c0>
  4051fc:	ldr	x22, [x20]
  405200:	cmp	w26, #0x0
  405204:	csel	w8, w24, w26, eq  // eq = none
  405208:	sub	w26, w8, #0x1
  40520c:	b	4051e0 <sqrt@plt+0x34b0>
  405210:	cbz	x19, 4052fc <sqrt@plt+0x35cc>
  405214:	ldr	w8, [x20, #12]
  405218:	cmp	w24, w8, lsl #2
  40521c:	b.hi	405348 <sqrt@plt+0x3618>  // b.pmore
  405220:	mov	w0, w24
  405224:	bl	415310 <_ZdlPvm@@Base+0x88>
  405228:	mov	w8, w0
  40522c:	lsl	x25, x8, #4
  405230:	mov	w27, w0
  405234:	str	w0, [x20, #8]
  405238:	mov	x0, x25
  40523c:	bl	4018d0 <_Znam@plt>
  405240:	mov	x26, x0
  405244:	cbz	w27, 405260 <sqrt@plt+0x3530>
  405248:	mov	x27, x26
  40524c:	mov	x0, x27
  405250:	bl	4050c4 <sqrt@plt+0x3394>
  405254:	subs	x25, x25, #0x10
  405258:	add	x27, x27, #0x10
  40525c:	b.ne	40524c <sqrt@plt+0x351c>  // b.any
  405260:	str	x26, [x20]
  405264:	cbz	w24, 405304 <sqrt@plt+0x35d4>
  405268:	mov	x25, xzr
  40526c:	b	405280 <sqrt@plt+0x3550>
  405270:	bl	4019d0 <free@plt>
  405274:	add	x25, x25, #0x1
  405278:	cmp	x25, x24
  40527c:	b.eq	405304 <sqrt@plt+0x35d4>  // b.none
  405280:	add	x26, x22, x25, lsl #4
  405284:	ldr	x0, [x26]
  405288:	cbz	x0, 405274 <sqrt@plt+0x3544>
  40528c:	mov	x27, x26
  405290:	ldr	x8, [x27, #8]!
  405294:	cbz	x8, 405270 <sqrt@plt+0x3540>
  405298:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  40529c:	ldr	w10, [x20, #8]
  4052a0:	ldr	x9, [x20]
  4052a4:	udiv	x8, x0, x10
  4052a8:	msub	x8, x8, x10, x0
  4052ac:	add	x11, x9, x8, lsl #4
  4052b0:	ldr	x12, [x11]
  4052b4:	cbz	x12, 4052d8 <sqrt@plt+0x35a8>
  4052b8:	ldr	x9, [x20]
  4052bc:	cmp	w8, #0x0
  4052c0:	csel	w8, w10, w8, eq  // eq = none
  4052c4:	sub	w8, w8, #0x1
  4052c8:	add	x11, x9, w8, uxtw #4
  4052cc:	ldr	x12, [x11]
  4052d0:	cbnz	x12, 4052bc <sqrt@plt+0x358c>
  4052d4:	mov	w8, w8
  4052d8:	ldr	x10, [x26]
  4052dc:	add	x8, x9, x8, lsl #4
  4052e0:	str	x10, [x11]
  4052e4:	ldr	x10, [x27]
  4052e8:	str	x10, [x8, #8]
  4052ec:	b	405274 <sqrt@plt+0x3544>
  4052f0:	add	x8, x22, x26, lsl #4
  4052f4:	str	x19, [x8, #8]
  4052f8:	b	40537c <sqrt@plt+0x364c>
  4052fc:	mov	x25, xzr
  405300:	b	40537c <sqrt@plt+0x364c>
  405304:	ldr	w8, [x20, #8]
  405308:	ldr	x9, [x20]
  40530c:	udiv	x10, x23, x8
  405310:	msub	x26, x10, x8, x23
  405314:	lsl	x10, x26, #4
  405318:	ldr	x9, [x9, x10]
  40531c:	cbz	x9, 40533c <sqrt@plt+0x360c>
  405320:	ldr	x9, [x20]
  405324:	cmp	w26, #0x0
  405328:	csel	w10, w8, w26, eq  // eq = none
  40532c:	sub	w26, w10, #0x1
  405330:	lsl	x10, x26, #4
  405334:	ldr	x10, [x9, x10]
  405338:	cbnz	x10, 405324 <sqrt@plt+0x35f4>
  40533c:	cbz	x22, 405348 <sqrt@plt+0x3618>
  405340:	mov	x0, x22
  405344:	bl	401ba0 <_ZdaPv@plt>
  405348:	mov	x0, x21
  40534c:	bl	401950 <strlen@plt>
  405350:	add	x0, x0, #0x1
  405354:	bl	401c20 <malloc@plt>
  405358:	mov	x1, x21
  40535c:	mov	x25, x0
  405360:	bl	401a60 <strcpy@plt>
  405364:	ldr	x8, [x20]
  405368:	add	x8, x8, w26, uxtw #4
  40536c:	stp	x0, x19, [x8]
  405370:	ldr	w8, [x20, #12]
  405374:	add	w8, w8, #0x1
  405378:	str	w8, [x20, #12]
  40537c:	mov	x0, x25
  405380:	ldp	x20, x19, [sp, #80]
  405384:	ldp	x22, x21, [sp, #64]
  405388:	ldp	x24, x23, [sp, #48]
  40538c:	ldp	x26, x25, [sp, #32]
  405390:	ldr	x27, [sp, #16]
  405394:	ldp	x29, x30, [sp], #96
  405398:	ret
  40539c:	stp	x29, x30, [sp, #-64]!
  4053a0:	str	x23, [sp, #16]
  4053a4:	stp	x22, x21, [sp, #32]
  4053a8:	stp	x20, x19, [sp, #48]
  4053ac:	mov	x29, sp
  4053b0:	cmp	x1, #0x0
  4053b4:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  4053b8:	mov	x19, x1
  4053bc:	mov	x20, x0
  4053c0:	cset	w0, ne  // ne = any
  4053c4:	add	x2, x2, #0xfa8
  4053c8:	mov	w1, #0x1a                  	// #26
  4053cc:	bl	40504c <sqrt@plt+0x331c>
  4053d0:	mov	x0, x19
  4053d4:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  4053d8:	ldr	w22, [x20, #8]
  4053dc:	ldr	x23, [x20]
  4053e0:	udiv	x8, x0, x22
  4053e4:	msub	x21, x8, x22, x0
  4053e8:	lsl	x8, x21, #4
  4053ec:	ldr	x0, [x23, x8]
  4053f0:	cbz	x0, 40541c <sqrt@plt+0x36ec>
  4053f4:	mov	x1, x19
  4053f8:	bl	401bf0 <strcmp@plt>
  4053fc:	cbz	w0, 405414 <sqrt@plt+0x36e4>
  405400:	ldr	x23, [x20]
  405404:	cmp	w21, #0x0
  405408:	csel	w8, w22, w21, eq  // eq = none
  40540c:	sub	w21, w8, #0x1
  405410:	b	4053e8 <sqrt@plt+0x36b8>
  405414:	add	x8, x23, x21, lsl #4
  405418:	ldr	x0, [x8, #8]
  40541c:	ldp	x20, x19, [sp, #48]
  405420:	ldp	x22, x21, [sp, #32]
  405424:	ldr	x23, [sp, #16]
  405428:	ldp	x29, x30, [sp], #64
  40542c:	ret
  405430:	stp	x29, x30, [sp, #-64]!
  405434:	stp	x24, x23, [sp, #16]
  405438:	stp	x22, x21, [sp, #32]
  40543c:	stp	x20, x19, [sp, #48]
  405440:	mov	x29, sp
  405444:	ldr	x21, [x1]
  405448:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  40544c:	mov	x20, x1
  405450:	mov	x19, x0
  405454:	cmp	x21, #0x0
  405458:	cset	w0, ne  // ne = any
  40545c:	add	x2, x2, #0xfa8
  405460:	mov	w1, #0x1a                  	// #26
  405464:	bl	40504c <sqrt@plt+0x331c>
  405468:	mov	x0, x21
  40546c:	bl	4152a0 <_ZdlPvm@@Base+0x18>
  405470:	ldr	w24, [x19, #8]
  405474:	ldr	x8, [x19]
  405478:	udiv	x9, x0, x24
  40547c:	msub	x23, x9, x24, x0
  405480:	lsl	x9, x23, #4
  405484:	ldr	x22, [x8, x9]
  405488:	cbz	x22, 4054b0 <sqrt@plt+0x3780>
  40548c:	mov	x0, x22
  405490:	mov	x1, x21
  405494:	bl	401bf0 <strcmp@plt>
  405498:	cbz	w0, 4054b8 <sqrt@plt+0x3788>
  40549c:	ldr	x8, [x19]
  4054a0:	cmp	w23, #0x0
  4054a4:	csel	w9, w24, w23, eq  // eq = none
  4054a8:	sub	w23, w9, #0x1
  4054ac:	b	405480 <sqrt@plt+0x3750>
  4054b0:	mov	x0, xzr
  4054b4:	b	4054c8 <sqrt@plt+0x3798>
  4054b8:	str	x22, [x20]
  4054bc:	ldr	x8, [x19]
  4054c0:	add	x8, x8, x23, lsl #4
  4054c4:	ldr	x0, [x8, #8]
  4054c8:	ldp	x20, x19, [sp, #48]
  4054cc:	ldp	x22, x21, [sp, #32]
  4054d0:	ldp	x24, x23, [sp, #16]
  4054d4:	ldp	x29, x30, [sp], #64
  4054d8:	ret
  4054dc:	str	x1, [x0]
  4054e0:	str	wzr, [x0, #8]
  4054e4:	ret
  4054e8:	ldr	x10, [x0]
  4054ec:	ldr	w8, [x0, #8]
  4054f0:	ldr	w9, [x10, #8]
  4054f4:	cmp	w8, w9
  4054f8:	b.cs	405520 <sqrt@plt+0x37f0>  // b.hs, b.nlast
  4054fc:	ldr	x10, [x10]
  405500:	mov	w11, w8
  405504:	lsl	x11, x11, #4
  405508:	ldr	x11, [x10, x11]
  40550c:	cbnz	x11, 405528 <sqrt@plt+0x37f8>
  405510:	add	w8, w8, #0x1
  405514:	cmp	w9, w8
  405518:	str	w8, [x0, #8]
  40551c:	b.ne	405500 <sqrt@plt+0x37d0>  // b.any
  405520:	mov	w0, wzr
  405524:	ret
  405528:	str	x11, [x1]
  40552c:	add	x9, x10, w8, uxtw #4
  405530:	ldr	x9, [x9, #8]
  405534:	add	w8, w8, #0x1
  405538:	str	x9, [x2]
  40553c:	str	w8, [x0, #8]
  405540:	mov	w0, #0x1                   	// #1
  405544:	ret
  405548:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  40554c:	add	x8, x8, #0xbc8
  405550:	stp	x8, xzr, [x0]
  405554:	ret
  405558:	brk	#0x1
  40555c:	mov	w0, wzr
  405560:	ret
  405564:	stp	x29, x30, [sp, #-48]!
  405568:	str	x21, [sp, #16]
  40556c:	stp	x20, x19, [sp, #32]
  405570:	mov	x29, sp
  405574:	mov	x19, x2
  405578:	mov	x20, x1
  40557c:	mov	x21, x0
  405580:	bl	405548 <sqrt@plt+0x3818>
  405584:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  405588:	add	x8, x8, #0xc00
  40558c:	add	x0, x21, #0x28
  405590:	stp	x20, x19, [x21, #16]
  405594:	str	wzr, [x21, #32]
  405598:	str	x8, [x21]
  40559c:	bl	415388 <_ZdlPvm@@Base+0x100>
  4055a0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6d78>
  4055a4:	add	x8, x8, #0x799
  4055a8:	str	x8, [x21, #56]
  4055ac:	ldp	x20, x19, [sp, #32]
  4055b0:	ldr	x21, [sp, #16]
  4055b4:	ldp	x29, x30, [sp], #48
  4055b8:	ret
  4055bc:	stp	x29, x30, [sp, #-32]!
  4055c0:	str	x19, [sp, #16]
  4055c4:	mov	x29, sp
  4055c8:	mov	x19, x0
  4055cc:	ldr	x0, [x0, #16]
  4055d0:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  4055d4:	add	x8, x8, #0xc00
  4055d8:	str	x8, [x19]
  4055dc:	bl	401990 <fclose@plt>
  4055e0:	add	x0, x19, #0x28
  4055e4:	bl	415500 <_ZdlPvm@@Base+0x278>
  4055e8:	ldr	x19, [sp, #16]
  4055ec:	ldp	x29, x30, [sp], #32
  4055f0:	ret
  4055f4:	stp	x29, x30, [sp, #-32]!
  4055f8:	str	x19, [sp, #16]
  4055fc:	mov	x29, sp
  405600:	mov	x19, x0
  405604:	bl	4055bc <sqrt@plt+0x388c>
  405608:	mov	x0, x19
  40560c:	bl	415270 <_ZdlPv@@Base>
  405610:	ldr	x19, [sp, #16]
  405614:	ldp	x29, x30, [sp], #32
  405618:	ret
  40561c:	sub	sp, sp, #0x50
  405620:	stp	x29, x30, [sp, #16]
  405624:	stp	x24, x23, [sp, #32]
  405628:	stp	x22, x21, [sp, #48]
  40562c:	stp	x20, x19, [sp, #64]
  405630:	add	x29, sp, #0x10
  405634:	adrp	x21, 419000 <_ZdlPvm@@Base+0x3d78>
  405638:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2648>
  40563c:	mov	x19, x0
  405640:	add	x20, x0, #0x28
  405644:	add	x21, x21, #0xfc0
  405648:	add	x22, x22, #0xa58
  40564c:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  405650:	mov	x0, x20
  405654:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  405658:	ldr	w8, [x19, #32]
  40565c:	add	w8, w8, #0x1
  405660:	str	w8, [x19, #32]
  405664:	b	405688 <sqrt@plt+0x3958>
  405668:	mov	x0, sp
  40566c:	mov	w1, w23
  405670:	bl	413dbc <sqrt@plt+0x1208c>
  405674:	mov	x1, sp
  405678:	mov	x0, x21
  40567c:	mov	x2, x22
  405680:	mov	x3, x22
  405684:	bl	405808 <sqrt@plt+0x3ad8>
  405688:	ldr	x0, [x19, #16]
  40568c:	bl	401b00 <getc@plt>
  405690:	mov	w23, w0
  405694:	cmp	w0, #0xd
  405698:	b.ne	4056d0 <sqrt@plt+0x39a0>  // b.any
  40569c:	ldr	x0, [x19, #16]
  4056a0:	bl	401b00 <getc@plt>
  4056a4:	mov	w23, w0
  4056a8:	cmp	w0, #0xa
  4056ac:	b.eq	4056d0 <sqrt@plt+0x39a0>  // b.none
  4056b0:	mov	x0, sp
  4056b4:	mov	w1, #0xd                   	// #13
  4056b8:	bl	413ddc <sqrt@plt+0x120ac>
  4056bc:	mov	x1, sp
  4056c0:	mov	x0, x21
  4056c4:	mov	x2, x22
  4056c8:	mov	x3, x22
  4056cc:	bl	405808 <sqrt@plt+0x3ad8>
  4056d0:	cmn	w23, #0x1
  4056d4:	b.eq	4056f8 <sqrt@plt+0x39c8>  // b.none
  4056d8:	mov	w0, w23
  4056dc:	bl	408f80 <sqrt@plt+0x7250>
  4056e0:	cbnz	w0, 405668 <sqrt@plt+0x3938>
  4056e4:	mov	x0, x20
  4056e8:	mov	w1, w23
  4056ec:	bl	405070 <sqrt@plt+0x3340>
  4056f0:	cmp	w23, #0xa
  4056f4:	b.ne	405688 <sqrt@plt+0x3958>  // b.any
  4056f8:	mov	x0, x20
  4056fc:	bl	408fa4 <sqrt@plt+0x7274>
  405700:	cbz	w0, 4057f0 <sqrt@plt+0x3ac0>
  405704:	mov	x0, x20
  405708:	bl	408fa4 <sqrt@plt+0x7274>
  40570c:	cmp	w0, #0x3
  405710:	b.lt	4057d4 <sqrt@plt+0x3aa4>  // b.tstop
  405714:	mov	x0, x20
  405718:	mov	w1, wzr
  40571c:	bl	408fac <sqrt@plt+0x727c>
  405720:	ldrb	w8, [x0]
  405724:	cmp	w8, #0x2e
  405728:	b.ne	4057d4 <sqrt@plt+0x3aa4>  // b.any
  40572c:	mov	w1, #0x1                   	// #1
  405730:	mov	x0, x20
  405734:	bl	408fac <sqrt@plt+0x727c>
  405738:	ldrb	w8, [x0]
  40573c:	cmp	w8, #0x50
  405740:	b.ne	4057d4 <sqrt@plt+0x3aa4>  // b.any
  405744:	mov	w1, #0x2                   	// #2
  405748:	mov	x0, x20
  40574c:	bl	408fac <sqrt@plt+0x727c>
  405750:	ldrb	w8, [x0]
  405754:	cmp	w8, #0x53
  405758:	b.eq	40578c <sqrt@plt+0x3a5c>  // b.none
  40575c:	mov	w1, #0x2                   	// #2
  405760:	mov	x0, x20
  405764:	bl	408fac <sqrt@plt+0x727c>
  405768:	ldrb	w8, [x0]
  40576c:	cmp	w8, #0x45
  405770:	b.eq	40578c <sqrt@plt+0x3a5c>  // b.none
  405774:	mov	w1, #0x2                   	// #2
  405778:	mov	x0, x20
  40577c:	bl	408fac <sqrt@plt+0x727c>
  405780:	ldrb	w8, [x0]
  405784:	cmp	w8, #0x46
  405788:	b.ne	4057d4 <sqrt@plt+0x3aa4>  // b.any
  40578c:	mov	x0, x20
  405790:	bl	408fa4 <sqrt@plt+0x7274>
  405794:	cmp	w0, #0x3
  405798:	b.eq	405650 <sqrt@plt+0x3920>  // b.none
  40579c:	mov	w1, #0x3                   	// #3
  4057a0:	mov	x0, x20
  4057a4:	bl	408fac <sqrt@plt+0x727c>
  4057a8:	ldrb	w8, [x0]
  4057ac:	cmp	w8, #0x20
  4057b0:	b.eq	405650 <sqrt@plt+0x3920>  // b.none
  4057b4:	mov	w1, #0x3                   	// #3
  4057b8:	mov	x0, x20
  4057bc:	bl	408fac <sqrt@plt+0x727c>
  4057c0:	ldrb	w8, [x0]
  4057c4:	cmp	w8, #0xa
  4057c8:	b.eq	405650 <sqrt@plt+0x3920>  // b.none
  4057cc:	ldr	w8, [x24, #3768]
  4057d0:	cbnz	w8, 405650 <sqrt@plt+0x3920>
  4057d4:	mov	x0, x20
  4057d8:	mov	w1, wzr
  4057dc:	bl	405070 <sqrt@plt+0x3340>
  4057e0:	mov	x0, x20
  4057e4:	bl	4050bc <sqrt@plt+0x338c>
  4057e8:	str	x0, [x19, #56]
  4057ec:	mov	w0, #0x1                   	// #1
  4057f0:	ldp	x20, x19, [sp, #64]
  4057f4:	ldp	x22, x21, [sp, #48]
  4057f8:	ldp	x24, x23, [sp, #32]
  4057fc:	ldp	x29, x30, [sp, #16]
  405800:	add	sp, sp, #0x50
  405804:	ret
  405808:	sub	sp, sp, #0x40
  40580c:	stp	x29, x30, [sp, #16]
  405810:	stp	x22, x21, [sp, #32]
  405814:	stp	x20, x19, [sp, #48]
  405818:	add	x29, sp, #0x10
  40581c:	mov	x21, x1
  405820:	mov	x22, x0
  405824:	add	x0, sp, #0x8
  405828:	add	x1, sp, #0x4
  40582c:	mov	x19, x3
  405830:	mov	x20, x2
  405834:	bl	406084 <sqrt@plt+0x4354>
  405838:	cbz	w0, 40585c <sqrt@plt+0x3b2c>
  40583c:	ldr	x0, [sp, #8]
  405840:	ldr	w1, [sp, #4]
  405844:	mov	x2, x22
  405848:	mov	x3, x21
  40584c:	mov	x4, x20
  405850:	mov	x5, x19
  405854:	bl	4140c0 <sqrt@plt+0x12390>
  405858:	b	405870 <sqrt@plt+0x3b40>
  40585c:	mov	x0, x22
  405860:	mov	x1, x21
  405864:	mov	x2, x20
  405868:	mov	x3, x19
  40586c:	bl	414004 <sqrt@plt+0x122d4>
  405870:	ldp	x20, x19, [sp, #48]
  405874:	ldp	x22, x21, [sp, #32]
  405878:	ldp	x29, x30, [sp, #16]
  40587c:	add	sp, sp, #0x40
  405880:	ret
  405884:	stp	x29, x30, [sp, #-32]!
  405888:	str	x19, [sp, #16]
  40588c:	mov	x29, sp
  405890:	ldr	x8, [x0, #56]
  405894:	mov	x19, x0
  405898:	ldrb	w8, [x8]
  40589c:	cbnz	w8, 4058ac <sqrt@plt+0x3b7c>
  4058a0:	mov	x0, x19
  4058a4:	bl	40561c <sqrt@plt+0x38ec>
  4058a8:	cbz	w0, 4058c8 <sqrt@plt+0x3b98>
  4058ac:	ldr	x8, [x19, #56]
  4058b0:	add	x9, x8, #0x1
  4058b4:	str	x9, [x19, #56]
  4058b8:	ldrb	w0, [x8]
  4058bc:	ldr	x19, [sp, #16]
  4058c0:	ldp	x29, x30, [sp], #32
  4058c4:	ret
  4058c8:	mov	w0, #0xffffffff            	// #-1
  4058cc:	b	4058bc <sqrt@plt+0x3b8c>
  4058d0:	stp	x29, x30, [sp, #-32]!
  4058d4:	str	x19, [sp, #16]
  4058d8:	mov	x29, sp
  4058dc:	ldr	x8, [x0, #56]
  4058e0:	mov	x19, x0
  4058e4:	ldrb	w8, [x8]
  4058e8:	cbnz	w8, 4058f8 <sqrt@plt+0x3bc8>
  4058ec:	mov	x0, x19
  4058f0:	bl	40561c <sqrt@plt+0x38ec>
  4058f4:	cbz	w0, 40590c <sqrt@plt+0x3bdc>
  4058f8:	ldr	x8, [x19, #56]
  4058fc:	ldrb	w0, [x8]
  405900:	ldr	x19, [sp, #16]
  405904:	ldp	x29, x30, [sp], #32
  405908:	ret
  40590c:	mov	w0, #0xffffffff            	// #-1
  405910:	b	405900 <sqrt@plt+0x3bd0>
  405914:	ldr	x8, [x0, #24]
  405918:	str	x8, [x1]
  40591c:	ldr	w8, [x0, #32]
  405920:	mov	w0, #0x1                   	// #1
  405924:	str	w8, [x2]
  405928:	ret
  40592c:	stp	x29, x30, [sp, #-32]!
  405930:	stp	x20, x19, [sp, #16]
  405934:	mov	x29, sp
  405938:	mov	x19, x1
  40593c:	mov	x20, x0
  405940:	bl	405548 <sqrt@plt+0x3818>
  405944:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  405948:	add	x8, x8, #0xc38
  40594c:	mov	x0, x19
  405950:	str	x8, [x20]
  405954:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  405958:	stp	x0, x0, [x20, #16]
  40595c:	ldp	x20, x19, [sp, #16]
  405960:	ldp	x29, x30, [sp], #32
  405964:	ret
  405968:	stp	x29, x30, [sp, #-16]!
  40596c:	ldr	x8, [x0, #16]
  405970:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  405974:	add	x9, x9, #0xc38
  405978:	str	x9, [x0]
  40597c:	mov	x0, x8
  405980:	mov	x29, sp
  405984:	bl	4019d0 <free@plt>
  405988:	ldp	x29, x30, [sp], #16
  40598c:	ret
  405990:	stp	x29, x30, [sp, #-32]!
  405994:	str	x19, [sp, #16]
  405998:	mov	x29, sp
  40599c:	mov	x19, x0
  4059a0:	bl	405968 <sqrt@plt+0x3c38>
  4059a4:	mov	x0, x19
  4059a8:	bl	415270 <_ZdlPv@@Base>
  4059ac:	ldr	x19, [sp, #16]
  4059b0:	ldp	x29, x30, [sp], #32
  4059b4:	ret
  4059b8:	ldr	x8, [x0, #24]
  4059bc:	cbz	x8, 4059d8 <sqrt@plt+0x3ca8>
  4059c0:	ldrb	w9, [x8]
  4059c4:	cbz	w9, 4059d8 <sqrt@plt+0x3ca8>
  4059c8:	add	x9, x8, #0x1
  4059cc:	str	x9, [x0, #24]
  4059d0:	ldrb	w0, [x8]
  4059d4:	ret
  4059d8:	mov	w0, #0xffffffff            	// #-1
  4059dc:	ret
  4059e0:	ldr	x8, [x0, #24]
  4059e4:	cbz	x8, 4059f8 <sqrt@plt+0x3cc8>
  4059e8:	ldrb	w8, [x8]
  4059ec:	cmp	w8, #0x0
  4059f0:	csinv	w0, w8, wzr, ne  // ne = any
  4059f4:	ret
  4059f8:	mov	w0, #0xffffffff            	// #-1
  4059fc:	ret
  405a00:	sub	sp, sp, #0x80
  405a04:	stp	x29, x30, [sp, #32]
  405a08:	stp	x28, x27, [sp, #48]
  405a0c:	stp	x26, x25, [sp, #64]
  405a10:	stp	x24, x23, [sp, #80]
  405a14:	stp	x22, x21, [sp, #96]
  405a18:	stp	x20, x19, [sp, #112]
  405a1c:	add	x29, sp, #0x20
  405a20:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  405a24:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  405a28:	mov	x19, x0
  405a2c:	mov	w27, wzr
  405a30:	mov	w23, wzr
  405a34:	add	x24, x0, #0x1
  405a38:	add	x20, x20, #0x254
  405a3c:	mov	w25, #0xa                   	// #10
  405a40:	b	405a5c <sqrt@plt+0x3d2c>
  405a44:	cbz	w8, 405b78 <sqrt@plt+0x3e48>
  405a48:	ldrb	w8, [x19, x28]
  405a4c:	add	w9, w23, #0x1
  405a50:	add	w27, w27, #0x1
  405a54:	strb	w8, [x19, w23, sxtw]
  405a58:	mov	w23, w9
  405a5c:	sxtw	x28, w27
  405a60:	ldrb	w8, [x19, x28]
  405a64:	cmp	w8, #0x24
  405a68:	b.ne	405a44 <sqrt@plt+0x3d14>  // b.any
  405a6c:	add	x26, x28, #0x1
  405a70:	ldrb	w1, [x19, x26]
  405a74:	mov	x0, x20
  405a78:	bl	408ffc <sqrt@plt+0x72cc>
  405a7c:	cbz	w0, 405a48 <sqrt@plt+0x3d18>
  405a80:	ldrb	w1, [x19, x26]
  405a84:	mov	x0, x20
  405a88:	bl	408ffc <sqrt@plt+0x72cc>
  405a8c:	cbz	w0, 405ad4 <sqrt@plt+0x3da4>
  405a90:	add	w26, w27, #0x1
  405a94:	mov	w8, wzr
  405a98:	mov	w21, wzr
  405a9c:	add	x22, x24, w26, sxtw
  405aa0:	b	405ac0 <sqrt@plt+0x3d90>
  405aa4:	ldrb	w1, [x22], #1
  405aa8:	mov	x0, x20
  405aac:	bl	408ffc <sqrt@plt+0x72cc>
  405ab0:	cmp	w21, #0x20
  405ab4:	cset	w8, gt
  405ab8:	add	w26, w26, #0x1
  405abc:	cbz	w0, 405adc <sqrt@plt+0x3dac>
  405ac0:	tbnz	w8, #0, 405aa4 <sqrt@plt+0x3d74>
  405ac4:	ldurb	w8, [x22, #-1]
  405ac8:	madd	w8, w21, w25, w8
  405acc:	sub	w21, w8, #0x30
  405ad0:	b	405aa4 <sqrt@plt+0x3d74>
  405ad4:	mov	w21, wzr
  405ad8:	mov	w8, wzr
  405adc:	cbz	w8, 405b54 <sqrt@plt+0x3e24>
  405ae0:	add	x0, sp, #0x10
  405ae4:	bl	415388 <_ZdlPvm@@Base+0x100>
  405ae8:	cmp	w27, w26
  405aec:	b.ge	405b10 <sqrt@plt+0x3de0>  // b.tcont
  405af0:	add	x21, x19, x28
  405af4:	sub	w22, w26, w27
  405af8:	ldrb	w1, [x21]
  405afc:	add	x0, sp, #0x10
  405b00:	bl	405070 <sqrt@plt+0x3340>
  405b04:	subs	w22, w22, #0x1
  405b08:	add	x21, x21, #0x1
  405b0c:	b.ne	405af8 <sqrt@plt+0x3dc8>  // b.any
  405b10:	add	x0, sp, #0x10
  405b14:	bl	4050bc <sqrt@plt+0x338c>
  405b18:	mov	x1, x0
  405b1c:	mov	x0, sp
  405b20:	bl	413d94 <sqrt@plt+0x12064>
  405b24:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  405b28:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  405b2c:	add	x2, x2, #0xa58
  405b30:	mov	x1, sp
  405b34:	add	x0, x0, #0xfe0
  405b38:	mov	x3, x2
  405b3c:	bl	405808 <sqrt@plt+0x3ad8>
  405b40:	add	x0, sp, #0x10
  405b44:	bl	415500 <_ZdlPvm@@Base+0x278>
  405b48:	sub	w27, w26, #0x1
  405b4c:	add	w27, w27, #0x1
  405b50:	b	405a5c <sqrt@plt+0x3d2c>
  405b54:	cmp	w21, #0x1
  405b58:	b.lt	405b6c <sqrt@plt+0x3e3c>  // b.tstop
  405b5c:	add	w8, w21, #0x7f
  405b60:	add	w9, w23, #0x1
  405b64:	strb	w8, [x19, w23, sxtw]
  405b68:	mov	w23, w9
  405b6c:	sub	w27, w26, #0x1
  405b70:	add	w27, w27, #0x1
  405b74:	b	405a5c <sqrt@plt+0x3d2c>
  405b78:	strb	wzr, [x19, w23, sxtw]
  405b7c:	mov	x0, x19
  405b80:	ldp	x20, x19, [sp, #112]
  405b84:	ldp	x22, x21, [sp, #96]
  405b88:	ldp	x24, x23, [sp, #80]
  405b8c:	ldp	x26, x25, [sp, #64]
  405b90:	ldp	x28, x27, [sp, #48]
  405b94:	ldp	x29, x30, [sp, #32]
  405b98:	add	sp, sp, #0x80
  405b9c:	ret
  405ba0:	b	405ba4 <sqrt@plt+0x3e74>
  405ba4:	mov	x19, x0
  405ba8:	add	x0, sp, #0x10
  405bac:	bl	415500 <_ZdlPvm@@Base+0x278>
  405bb0:	mov	x0, x19
  405bb4:	bl	401cb0 <_Unwind_Resume@plt>
  405bb8:	stp	x29, x30, [sp, #-48]!
  405bbc:	stp	x22, x21, [sp, #16]
  405bc0:	stp	x20, x19, [sp, #32]
  405bc4:	mov	x29, sp
  405bc8:	mov	x21, x3
  405bcc:	mov	w22, w2
  405bd0:	mov	x20, x1
  405bd4:	mov	x19, x0
  405bd8:	bl	405548 <sqrt@plt+0x3818>
  405bdc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  405be0:	add	x8, x8, #0xc70
  405be4:	cmp	w22, #0x1
  405be8:	str	xzr, [x19, #32]
  405bec:	str	x8, [x19]
  405bf0:	str	w22, [x19, #40]
  405bf4:	b.lt	405c10 <sqrt@plt+0x3ee0>  // b.tstop
  405bf8:	mov	w8, w22
  405bfc:	add	x9, x19, #0x30
  405c00:	ldr	x10, [x21], #8
  405c04:	subs	x8, x8, #0x1
  405c08:	str	x10, [x9], #8
  405c0c:	b.ne	405c00 <sqrt@plt+0x3ed0>  // b.any
  405c10:	mov	x0, x20
  405c14:	bl	405a00 <sqrt@plt+0x3cd0>
  405c18:	stp	x0, x0, [x19, #16]
  405c1c:	ldp	x20, x19, [sp, #32]
  405c20:	ldp	x22, x21, [sp, #16]
  405c24:	ldp	x29, x30, [sp], #48
  405c28:	ret
  405c2c:	stp	x29, x30, [sp, #-48]!
  405c30:	stp	x20, x19, [sp, #32]
  405c34:	ldr	w8, [x0, #40]
  405c38:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  405c3c:	mov	x19, x0
  405c40:	add	x9, x9, #0xc70
  405c44:	cmp	w8, #0x1
  405c48:	str	x21, [sp, #16]
  405c4c:	mov	x29, sp
  405c50:	str	x9, [x0]
  405c54:	b.lt	405c78 <sqrt@plt+0x3f48>  // b.tstop
  405c58:	mov	x20, xzr
  405c5c:	add	x21, x19, #0x30
  405c60:	ldr	x0, [x21, x20, lsl #3]
  405c64:	bl	4019d0 <free@plt>
  405c68:	ldrsw	x8, [x19, #40]
  405c6c:	add	x20, x20, #0x1
  405c70:	cmp	x20, x8
  405c74:	b.lt	405c60 <sqrt@plt+0x3f30>  // b.tstop
  405c78:	ldr	x0, [x19, #16]
  405c7c:	bl	4019d0 <free@plt>
  405c80:	ldp	x20, x19, [sp, #32]
  405c84:	ldr	x21, [sp, #16]
  405c88:	ldp	x29, x30, [sp], #48
  405c8c:	ret
  405c90:	stp	x29, x30, [sp, #-32]!
  405c94:	str	x19, [sp, #16]
  405c98:	mov	x29, sp
  405c9c:	mov	x19, x0
  405ca0:	bl	405c2c <sqrt@plt+0x3efc>
  405ca4:	mov	x0, x19
  405ca8:	bl	415270 <_ZdlPv@@Base>
  405cac:	ldr	x19, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #32
  405cb4:	ret
  405cb8:	ldr	x8, [x0, #32]
  405cbc:	cbz	x8, 405cdc <sqrt@plt+0x3fac>
  405cc0:	ldrb	w9, [x8]
  405cc4:	cbz	w9, 405cd8 <sqrt@plt+0x3fa8>
  405cc8:	add	x9, x8, #0x1
  405ccc:	str	x9, [x0, #32]
  405cd0:	ldrb	w0, [x8]
  405cd4:	ret
  405cd8:	str	xzr, [x0, #32]
  405cdc:	ldr	x8, [x0, #24]
  405ce0:	cbz	x8, 405d80 <sqrt@plt+0x4050>
  405ce4:	b	405cf0 <sqrt@plt+0x3fc0>
  405ce8:	mov	w9, #0x1                   	// #1
  405cec:	tbz	w9, #0, 405d78 <sqrt@plt+0x4048>
  405cf0:	ldr	x9, [x0, #24]
  405cf4:	ldrsb	w11, [x9]
  405cf8:	and	w10, w11, #0xff
  405cfc:	tbz	w11, #31, 405d68 <sqrt@plt+0x4038>
  405d00:	cmp	w10, #0x9f
  405d04:	b.hi	405d68 <sqrt@plt+0x4038>  // b.pmore
  405d08:	add	x10, x9, #0x1
  405d0c:	str	x10, [x0, #24]
  405d10:	ldrb	w9, [x9]
  405d14:	ldr	w10, [x0, #40]
  405d18:	sub	x9, x9, #0x80
  405d1c:	cmp	w9, w10
  405d20:	b.ge	405ce8 <sqrt@plt+0x3fb8>  // b.tcont
  405d24:	add	x9, x0, x9, lsl #3
  405d28:	ldr	x9, [x9, #48]
  405d2c:	cbz	x9, 405d50 <sqrt@plt+0x4020>
  405d30:	ldrb	w10, [x9]
  405d34:	cbz	w10, 405d5c <sqrt@plt+0x402c>
  405d38:	add	x8, x9, #0x1
  405d3c:	str	x8, [x0, #32]
  405d40:	ldrb	w8, [x9]
  405d44:	mov	w9, wzr
  405d48:	tbnz	wzr, #0, 405cf0 <sqrt@plt+0x3fc0>
  405d4c:	b	405d78 <sqrt@plt+0x4048>
  405d50:	mov	w9, #0x1                   	// #1
  405d54:	tbnz	w9, #0, 405cf0 <sqrt@plt+0x3fc0>
  405d58:	b	405d78 <sqrt@plt+0x4048>
  405d5c:	mov	w9, #0x1                   	// #1
  405d60:	tbnz	w9, #0, 405cf0 <sqrt@plt+0x3fc0>
  405d64:	b	405d78 <sqrt@plt+0x4048>
  405d68:	cbz	w10, 405d80 <sqrt@plt+0x4050>
  405d6c:	add	x8, x9, #0x1
  405d70:	str	x8, [x0, #24]
  405d74:	ldrb	w8, [x9]
  405d78:	mov	w0, w8
  405d7c:	ret
  405d80:	mov	w0, #0xffffffff            	// #-1
  405d84:	ret
  405d88:	ldr	x8, [x0, #32]
  405d8c:	cbz	x8, 405da4 <sqrt@plt+0x4074>
  405d90:	ldrb	w8, [x8]
  405d94:	cbz	w8, 405da0 <sqrt@plt+0x4070>
  405d98:	mov	w0, w8
  405d9c:	ret
  405da0:	str	xzr, [x0, #32]
  405da4:	ldr	x8, [x0, #24]
  405da8:	cbz	x8, 405e14 <sqrt@plt+0x40e4>
  405dac:	b	405db8 <sqrt@plt+0x4088>
  405db0:	mov	w9, #0x1                   	// #1
  405db4:	tbz	w9, #0, 405d98 <sqrt@plt+0x4068>
  405db8:	ldr	x9, [x0, #24]
  405dbc:	ldrsb	w11, [x9]
  405dc0:	and	w10, w11, #0xff
  405dc4:	tbz	w11, #31, 405e1c <sqrt@plt+0x40ec>
  405dc8:	cmp	w10, #0x9f
  405dcc:	b.hi	405e1c <sqrt@plt+0x40ec>  // b.pmore
  405dd0:	add	x10, x9, #0x1
  405dd4:	str	x10, [x0, #24]
  405dd8:	ldrb	w9, [x9]
  405ddc:	ldr	w10, [x0, #40]
  405de0:	sub	x9, x9, #0x80
  405de4:	cmp	w9, w10
  405de8:	b.ge	405db0 <sqrt@plt+0x4080>  // b.tcont
  405dec:	add	x9, x0, x9, lsl #3
  405df0:	ldr	x9, [x9, #48]
  405df4:	cbz	x9, 405db0 <sqrt@plt+0x4080>
  405df8:	ldrb	w10, [x9]
  405dfc:	cbz	w10, 405db0 <sqrt@plt+0x4080>
  405e00:	str	x9, [x0, #32]
  405e04:	ldrb	w8, [x9]
  405e08:	mov	w9, wzr
  405e0c:	tbnz	w9, #0, 405db8 <sqrt@plt+0x4088>
  405e10:	b	405d98 <sqrt@plt+0x4068>
  405e14:	mov	w0, #0xffffffff            	// #-1
  405e18:	ret
  405e1c:	cmp	w10, #0x0
  405e20:	csinv	w0, w10, wzr, ne  // ne = any
  405e24:	ret
  405e28:	stp	x29, x30, [sp, #-32]!
  405e2c:	str	x19, [sp, #16]
  405e30:	mov	x29, sp
  405e34:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  405e38:	ldr	x0, [x19, #3656]
  405e3c:	cbz	x0, 405e5c <sqrt@plt+0x412c>
  405e40:	ldr	x8, [x0, #8]
  405e44:	str	x8, [x19, #3656]
  405e48:	ldr	x8, [x0]
  405e4c:	ldr	x8, [x8, #8]
  405e50:	blr	x8
  405e54:	ldr	x0, [x19, #3656]
  405e58:	cbnz	x0, 405e40 <sqrt@plt+0x4110>
  405e5c:	ldr	x19, [sp, #16]
  405e60:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405e64:	mov	w9, #0x1                   	// #1
  405e68:	str	w9, [x8, #3664]
  405e6c:	ldp	x29, x30, [sp], #32
  405e70:	ret
  405e74:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  405e78:	ldr	x9, [x8, #3656]
  405e7c:	str	x9, [x0, #8]
  405e80:	str	x0, [x8, #3656]
  405e84:	ret
  405e88:	stp	x29, x30, [sp, #-32]!
  405e8c:	str	x19, [sp, #16]
  405e90:	mov	x29, sp
  405e94:	mov	x19, x0
  405e98:	bl	405e28 <sqrt@plt+0x40f8>
  405e9c:	mov	x0, x19
  405ea0:	bl	405e74 <sqrt@plt+0x4144>
  405ea4:	ldr	x19, [sp, #16]
  405ea8:	ldp	x29, x30, [sp], #32
  405eac:	ret
  405eb0:	stp	x29, x30, [sp, #-16]!
  405eb4:	mov	x29, sp
  405eb8:	bl	405ecc <sqrt@plt+0x419c>
  405ebc:	cmn	w0, #0x1
  405ec0:	b.ne	405eb8 <sqrt@plt+0x4188>  // b.any
  405ec4:	ldp	x29, x30, [sp], #16
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-48]!
  405ed0:	str	x21, [sp, #16]
  405ed4:	stp	x20, x19, [sp, #32]
  405ed8:	mov	x29, sp
  405edc:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  405ee0:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  405ee4:	b	405f00 <sqrt@plt+0x41d0>
  405ee8:	cmp	w0, #0xa
  405eec:	cset	w9, eq  // eq = none
  405ef0:	mov	w8, wzr
  405ef4:	str	w9, [x21, #3664]
  405ef8:	mov	w19, w0
  405efc:	tbz	w8, #0, 405f50 <sqrt@plt+0x4220>
  405f00:	ldr	x0, [x20, #3656]
  405f04:	cbz	x0, 405f4c <sqrt@plt+0x421c>
  405f08:	ldr	x8, [x0]
  405f0c:	ldr	x8, [x8, #16]
  405f10:	blr	x8
  405f14:	cmn	w0, #0x1
  405f18:	b.ne	405ee8 <sqrt@plt+0x41b8>  // b.any
  405f1c:	ldr	x0, [x20, #3656]
  405f20:	ldr	x8, [x0, #8]
  405f24:	cbz	x8, 405f44 <sqrt@plt+0x4214>
  405f28:	str	x8, [x20, #3656]
  405f2c:	cbz	x0, 405f3c <sqrt@plt+0x420c>
  405f30:	ldr	x8, [x0]
  405f34:	ldr	x8, [x8, #8]
  405f38:	blr	x8
  405f3c:	mov	w8, #0x1                   	// #1
  405f40:	b	405efc <sqrt@plt+0x41cc>
  405f44:	mov	w19, #0xffffffff            	// #-1
  405f48:	b	405efc <sqrt@plt+0x41cc>
  405f4c:	mov	w19, #0xffffffff            	// #-1
  405f50:	mov	w0, w19
  405f54:	ldp	x20, x19, [sp, #32]
  405f58:	ldr	x21, [sp, #16]
  405f5c:	ldp	x29, x30, [sp], #48
  405f60:	ret
  405f64:	stp	x29, x30, [sp, #-32]!
  405f68:	stp	x20, x19, [sp, #16]
  405f6c:	mov	x29, sp
  405f70:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  405f74:	b	405f84 <sqrt@plt+0x4254>
  405f78:	mov	w8, wzr
  405f7c:	mov	w19, w0
  405f80:	tbz	w8, #0, 405fd4 <sqrt@plt+0x42a4>
  405f84:	ldr	x0, [x20, #3656]
  405f88:	cbz	x0, 405fd0 <sqrt@plt+0x42a0>
  405f8c:	ldr	x8, [x0]
  405f90:	ldr	x8, [x8, #24]
  405f94:	blr	x8
  405f98:	cmn	w0, #0x1
  405f9c:	b.ne	405f78 <sqrt@plt+0x4248>  // b.any
  405fa0:	ldr	x0, [x20, #3656]
  405fa4:	ldr	x8, [x0, #8]
  405fa8:	cbz	x8, 405fc8 <sqrt@plt+0x4298>
  405fac:	str	x8, [x20, #3656]
  405fb0:	cbz	x0, 405fc0 <sqrt@plt+0x4290>
  405fb4:	ldr	x8, [x0]
  405fb8:	ldr	x8, [x8, #8]
  405fbc:	blr	x8
  405fc0:	mov	w8, #0x1                   	// #1
  405fc4:	b	405f80 <sqrt@plt+0x4250>
  405fc8:	mov	w19, #0xffffffff            	// #-1
  405fcc:	b	405f80 <sqrt@plt+0x4250>
  405fd0:	mov	w19, #0xffffffff            	// #-1
  405fd4:	mov	w0, w19
  405fd8:	ldp	x20, x19, [sp, #16]
  405fdc:	ldp	x29, x30, [sp], #32
  405fe0:	ret
  405fe4:	stp	x29, x30, [sp, #-32]!
  405fe8:	stp	x20, x19, [sp, #16]
  405fec:	mov	x29, sp
  405ff0:	mov	w19, w1
  405ff4:	mov	x20, x0
  405ff8:	bl	405548 <sqrt@plt+0x3818>
  405ffc:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  406000:	add	x8, x8, #0xca8
  406004:	and	w9, w19, #0xff
  406008:	str	x8, [x20]
  40600c:	str	w9, [x20, #16]
  406010:	ldp	x20, x19, [sp, #16]
  406014:	ldp	x29, x30, [sp], #32
  406018:	ret
  40601c:	ldr	w8, [x0, #16]
  406020:	mov	w9, #0xffffffff            	// #-1
  406024:	str	w9, [x0, #16]
  406028:	mov	w0, w8
  40602c:	ret
  406030:	ldr	w0, [x0, #16]
  406034:	ret
  406038:	stp	x29, x30, [sp, #-48]!
  40603c:	str	x21, [sp, #16]
  406040:	stp	x20, x19, [sp, #32]
  406044:	mov	x29, sp
  406048:	mov	w20, w0
  40604c:	mov	w0, #0x18                  	// #24
  406050:	mov	w19, w1
  406054:	bl	4151ec <_Znwm@@Base>
  406058:	and	w1, w20, #0xff
  40605c:	mov	x21, x0
  406060:	bl	405fe4 <sqrt@plt+0x42b4>
  406064:	mov	x0, x21
  406068:	bl	405e74 <sqrt@plt+0x4144>
  40606c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406070:	str	w19, [x8, #3664]
  406074:	ldp	x20, x19, [sp, #32]
  406078:	ldr	x21, [sp, #16]
  40607c:	ldp	x29, x30, [sp], #48
  406080:	ret
  406084:	stp	x29, x30, [sp, #-48]!
  406088:	str	x21, [sp, #16]
  40608c:	stp	x20, x19, [sp, #32]
  406090:	mov	x29, sp
  406094:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406098:	ldr	x20, [x8, #3656]
  40609c:	cbz	x20, 4060cc <sqrt@plt+0x439c>
  4060a0:	mov	x19, x1
  4060a4:	mov	x21, x0
  4060a8:	ldr	x8, [x20]
  4060ac:	mov	x0, x20
  4060b0:	mov	x1, x21
  4060b4:	mov	x2, x19
  4060b8:	ldr	x8, [x8, #32]
  4060bc:	blr	x8
  4060c0:	cbnz	w0, 4060d4 <sqrt@plt+0x43a4>
  4060c4:	ldr	x20, [x20, #8]
  4060c8:	cbnz	x20, 4060a8 <sqrt@plt+0x4378>
  4060cc:	mov	w0, wzr
  4060d0:	b	4060d8 <sqrt@plt+0x43a8>
  4060d4:	mov	w0, #0x1                   	// #1
  4060d8:	ldp	x20, x19, [sp, #32]
  4060dc:	ldr	x21, [sp, #16]
  4060e0:	ldp	x29, x30, [sp], #48
  4060e4:	ret
  4060e8:	sub	sp, sp, #0x180
  4060ec:	stp	x29, x30, [sp, #288]
  4060f0:	stp	x28, x27, [sp, #304]
  4060f4:	stp	x26, x25, [sp, #320]
  4060f8:	stp	x24, x23, [sp, #336]
  4060fc:	stp	x22, x21, [sp, #352]
  406100:	stp	x20, x19, [sp, #368]
  406104:	add	x29, sp, #0x120
  406108:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40610c:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4d78>
  406110:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2648>
  406114:	mov	x19, x0
  406118:	mov	w26, wzr
  40611c:	mov	w27, wzr
  406120:	mov	w28, wzr
  406124:	mov	w20, wzr
  406128:	movi	v0.2d, #0x0
  40612c:	add	x21, x21, #0xe68
  406130:	add	x22, x22, #0x1
  406134:	add	x23, x23, #0xa58
  406138:	add	x24, sp, #0x10
  40613c:	stp	q0, q0, [sp, #240]
  406140:	stp	q0, q0, [sp, #208]
  406144:	stp	q0, q0, [sp, #176]
  406148:	stp	q0, q0, [sp, #144]
  40614c:	stp	q0, q0, [sp, #112]
  406150:	stp	q0, q0, [sp, #80]
  406154:	stp	q0, q0, [sp, #48]
  406158:	stp	q0, q0, [sp, #16]
  40615c:	mov	x0, x21
  406160:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  406164:	b	40616c <sqrt@plt+0x443c>
  406168:	mov	w27, #0x1                   	// #1
  40616c:	bl	405ecc <sqrt@plt+0x419c>
  406170:	mov	w25, w0
  406174:	cmn	w0, #0x1
  406178:	b.eq	406204 <sqrt@plt+0x44d4>  // b.none
  40617c:	orr	w8, w27, w26
  406180:	cbnz	w8, 406194 <sqrt@plt+0x4464>
  406184:	cmp	w25, #0x2c
  406188:	b.eq	40622c <sqrt@plt+0x44fc>  // b.none
  40618c:	cmp	w25, #0x29
  406190:	b.eq	40622c <sqrt@plt+0x44fc>  // b.none
  406194:	mov	x0, x21
  406198:	mov	w1, w25
  40619c:	bl	405070 <sqrt@plt+0x3340>
  4061a0:	cmp	w27, #0x2
  4061a4:	b.eq	406168 <sqrt@plt+0x4438>  // b.none
  4061a8:	cmp	w27, #0x1
  4061ac:	b.eq	4061d4 <sqrt@plt+0x44a4>  // b.none
  4061b0:	cbnz	w27, 40616c <sqrt@plt+0x443c>
  4061b4:	cmp	w25, #0x22
  4061b8:	b.eq	4061f4 <sqrt@plt+0x44c4>  // b.none
  4061bc:	cmp	w25, #0x29
  4061c0:	b.eq	4061fc <sqrt@plt+0x44cc>  // b.none
  4061c4:	cmp	w25, #0x28
  4061c8:	b.ne	40616c <sqrt@plt+0x443c>  // b.any
  4061cc:	add	w26, w26, #0x1
  4061d0:	b	40616c <sqrt@plt+0x443c>
  4061d4:	cmp	w25, #0x22
  4061d8:	b.eq	4061ec <sqrt@plt+0x44bc>  // b.none
  4061dc:	cmp	w25, #0x5c
  4061e0:	b.ne	40616c <sqrt@plt+0x443c>  // b.any
  4061e4:	mov	w27, #0x2                   	// #2
  4061e8:	b	40616c <sqrt@plt+0x443c>
  4061ec:	mov	w27, wzr
  4061f0:	b	40616c <sqrt@plt+0x443c>
  4061f4:	mov	w27, #0x1                   	// #1
  4061f8:	b	40616c <sqrt@plt+0x443c>
  4061fc:	sub	w26, w26, #0x1
  406200:	b	40616c <sqrt@plt+0x443c>
  406204:	mov	x0, x22
  406208:	mov	x1, x23
  40620c:	mov	x2, x23
  406210:	mov	x3, x23
  406214:	bl	405808 <sqrt@plt+0x3ad8>
  406218:	cmp	w25, #0x29
  40621c:	b.eq	4062a4 <sqrt@plt+0x4574>  // b.none
  406220:	cmn	w25, #0x1
  406224:	b.ne	40615c <sqrt@plt+0x442c>  // b.any
  406228:	b	4062a4 <sqrt@plt+0x4574>
  40622c:	mov	x0, x21
  406230:	bl	408fa4 <sqrt@plt+0x7274>
  406234:	cmp	w0, #0x1
  406238:	b.lt	406294 <sqrt@plt+0x4564>  // b.tstop
  40623c:	mov	x0, x21
  406240:	mov	w1, wzr
  406244:	bl	405070 <sqrt@plt+0x3340>
  406248:	cbnz	w28, 406294 <sqrt@plt+0x4564>
  40624c:	cmp	w20, #0x20
  406250:	b.ne	406280 <sqrt@plt+0x4550>  // b.any
  406254:	mov	x0, sp
  406258:	mov	w1, #0x20                  	// #32
  40625c:	bl	413dbc <sqrt@plt+0x1208c>
  406260:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  406264:	mov	x1, sp
  406268:	add	x0, x0, #0x2d
  40626c:	mov	x2, x23
  406270:	mov	x3, x23
  406274:	bl	4062fc <sqrt@plt+0x45cc>
  406278:	mov	w28, #0x1                   	// #1
  40627c:	b	406294 <sqrt@plt+0x4564>
  406280:	mov	x0, x21
  406284:	bl	4050bc <sqrt@plt+0x338c>
  406288:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  40628c:	mov	w28, wzr
  406290:	str	x0, [x24, w20, sxtw #3]
  406294:	cmp	w28, #0x0
  406298:	cinc	w20, w20, eq  // eq = none
  40629c:	cmp	w25, #0x29
  4062a0:	b.ne	406220 <sqrt@plt+0x44f0>  // b.any
  4062a4:	mov	w0, #0x130                 	// #304
  4062a8:	bl	4151ec <_Znwm@@Base>
  4062ac:	mov	x21, x0
  4062b0:	add	x3, sp, #0x10
  4062b4:	mov	x1, x19
  4062b8:	mov	w2, w20
  4062bc:	bl	405bb8 <sqrt@plt+0x3e88>
  4062c0:	mov	x0, x21
  4062c4:	bl	405e74 <sqrt@plt+0x4144>
  4062c8:	ldp	x20, x19, [sp, #368]
  4062cc:	ldp	x22, x21, [sp, #352]
  4062d0:	ldp	x24, x23, [sp, #336]
  4062d4:	ldp	x26, x25, [sp, #320]
  4062d8:	ldp	x28, x27, [sp, #304]
  4062dc:	ldp	x29, x30, [sp, #288]
  4062e0:	add	sp, sp, #0x180
  4062e4:	ret
  4062e8:	mov	x19, x0
  4062ec:	mov	x0, x21
  4062f0:	bl	415270 <_ZdlPv@@Base>
  4062f4:	mov	x0, x19
  4062f8:	bl	401cb0 <_Unwind_Resume@plt>
  4062fc:	sub	sp, sp, #0x40
  406300:	stp	x29, x30, [sp, #16]
  406304:	stp	x22, x21, [sp, #32]
  406308:	stp	x20, x19, [sp, #48]
  40630c:	add	x29, sp, #0x10
  406310:	mov	x21, x1
  406314:	mov	x22, x0
  406318:	add	x0, sp, #0x8
  40631c:	add	x1, sp, #0x4
  406320:	mov	x19, x3
  406324:	mov	x20, x2
  406328:	bl	406084 <sqrt@plt+0x4354>
  40632c:	cbz	w0, 406350 <sqrt@plt+0x4620>
  406330:	ldr	x0, [sp, #8]
  406334:	ldr	w1, [sp, #4]
  406338:	mov	x2, x22
  40633c:	mov	x3, x21
  406340:	mov	x4, x20
  406344:	mov	x5, x19
  406348:	bl	414260 <sqrt@plt+0x12530>
  40634c:	b	406364 <sqrt@plt+0x4634>
  406350:	mov	x0, x22
  406354:	mov	x1, x21
  406358:	mov	x2, x20
  40635c:	mov	x3, x19
  406360:	bl	414070 <sqrt@plt+0x12340>
  406364:	ldp	x20, x19, [sp, #48]
  406368:	ldp	x22, x21, [sp, #32]
  40636c:	ldp	x29, x30, [sp, #16]
  406370:	add	sp, sp, #0x40
  406374:	ret
  406378:	stp	x29, x30, [sp, #-80]!
  40637c:	stp	x24, x23, [sp, #32]
  406380:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  406384:	add	x23, x23, #0x250
  406388:	stp	x20, x19, [sp, #64]
  40638c:	mov	w19, w1
  406390:	mov	x20, x0
  406394:	add	x24, x23, #0x620
  406398:	str	x25, [sp, #16]
  40639c:	stp	x22, x21, [sp, #48]
  4063a0:	mov	x29, sp
  4063a4:	b	4063c0 <sqrt@plt+0x4690>
  4063a8:	add	x8, x25, #0x10
  4063ac:	cmp	w0, #0x0
  4063b0:	csel	x24, x25, x24, lt  // lt = tstop
  4063b4:	csel	x23, x23, x8, lt  // lt = tstop
  4063b8:	mov	w8, #0x1                   	// #1
  4063bc:	tbz	w8, #0, 406418 <sqrt@plt+0x46e8>
  4063c0:	cmp	x23, x24
  4063c4:	b.cs	406414 <sqrt@plt+0x46e4>  // b.hs, b.nlast
  4063c8:	sub	x8, x24, x23
  4063cc:	asr	x8, x8, #4
  4063d0:	cmp	x8, #0x0
  4063d4:	cinc	x8, x8, lt  // lt = tstop
  4063d8:	asr	x8, x8, #1
  4063dc:	add	x25, x23, x8, lsl #4
  4063e0:	ldr	x22, [x25]
  4063e4:	mov	x0, x22
  4063e8:	bl	401950 <strlen@plt>
  4063ec:	mov	x3, x0
  4063f0:	mov	x0, x20
  4063f4:	mov	w1, w19
  4063f8:	mov	x2, x22
  4063fc:	bl	406434 <sqrt@plt+0x4704>
  406400:	cbnz	w0, 4063a8 <sqrt@plt+0x4678>
  406404:	ldr	w21, [x25, #8]
  406408:	mov	w8, wzr
  40640c:	tbnz	w8, #0, 4063c0 <sqrt@plt+0x4690>
  406410:	b	406418 <sqrt@plt+0x46e8>
  406414:	mov	w21, wzr
  406418:	mov	w0, w21
  40641c:	ldp	x20, x19, [sp, #64]
  406420:	ldp	x22, x21, [sp, #48]
  406424:	ldp	x24, x23, [sp, #32]
  406428:	ldr	x25, [sp, #16]
  40642c:	ldp	x29, x30, [sp], #80
  406430:	ret
  406434:	stp	x29, x30, [sp, #-16]!
  406438:	mov	x8, x2
  40643c:	cmp	w1, w3
  406440:	mov	x29, sp
  406444:	b.ge	406464 <sqrt@plt+0x4734>  // b.tcont
  406448:	sxtw	x2, w1
  40644c:	mov	x1, x8
  406450:	bl	4019b0 <memcmp@plt>
  406454:	cmp	w0, #0x0
  406458:	csinv	w0, w0, wzr, ne  // ne = any
  40645c:	ldp	x29, x30, [sp], #16
  406460:	ret
  406464:	b.le	406484 <sqrt@plt+0x4754>
  406468:	sxtw	x2, w3
  40646c:	mov	x1, x8
  406470:	bl	4019b0 <memcmp@plt>
  406474:	cmp	w0, #0x0
  406478:	csinc	w0, w0, wzr, ne  // ne = any
  40647c:	ldp	x29, x30, [sp], #16
  406480:	ret
  406484:	sxtw	x2, w1
  406488:	mov	x1, x8
  40648c:	bl	4019b0 <memcmp@plt>
  406490:	ldp	x29, x30, [sp], #16
  406494:	ret
  406498:	stp	x29, x30, [sp, #-32]!
  40649c:	str	x19, [sp, #16]
  4064a0:	mov	x29, sp
  4064a4:	sub	w8, w0, #0x62
  4064a8:	cmp	w8, #0x17
  4064ac:	b.hi	4066d8 <sqrt@plt+0x49a8>  // b.pmore
  4064b0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  4064b4:	add	x9, x9, #0x998
  4064b8:	adr	x10, 4064c8 <sqrt@plt+0x4798>
  4064bc:	ldrb	w11, [x9, x8]
  4064c0:	add	x10, x10, x11, lsl #2
  4064c4:	br	x10
  4064c8:	bl	405ecc <sqrt@plt+0x419c>
  4064cc:	bl	405f64 <sqrt@plt+0x4234>
  4064d0:	cmp	w0, #0x6f
  4064d4:	b.ne	4068e0 <sqrt@plt+0x4bb0>  // b.any
  4064d8:	bl	405ecc <sqrt@plt+0x419c>
  4064dc:	bl	405f64 <sqrt@plt+0x4234>
  4064e0:	cmp	w0, #0x74
  4064e4:	b.ne	4068d4 <sqrt@plt+0x4ba4>  // b.any
  4064e8:	bl	405ecc <sqrt@plt+0x419c>
  4064ec:	bl	405f64 <sqrt@plt+0x4234>
  4064f0:	cmp	w0, #0x74
  4064f4:	b.ne	406a88 <sqrt@plt+0x4d58>  // b.any
  4064f8:	bl	405ecc <sqrt@plt+0x419c>
  4064fc:	bl	405f64 <sqrt@plt+0x4234>
  406500:	cmp	w0, #0x6f
  406504:	b.ne	406a7c <sqrt@plt+0x4d4c>  // b.any
  406508:	bl	405ecc <sqrt@plt+0x419c>
  40650c:	bl	405f64 <sqrt@plt+0x4234>
  406510:	cmp	w0, #0x6d
  406514:	b.ne	406a70 <sqrt@plt+0x4d40>  // b.any
  406518:	bl	405ecc <sqrt@plt+0x419c>
  40651c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406520:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406524:	add	x0, x0, #0xe58
  406528:	add	x1, x1, #0x25c
  40652c:	b	406b1c <sqrt@plt+0x4dec>
  406530:	bl	405ecc <sqrt@plt+0x419c>
  406534:	bl	405f64 <sqrt@plt+0x4234>
  406538:	cmp	w0, #0x65
  40653c:	b.ne	406acc <sqrt@plt+0x4d9c>  // b.any
  406540:	bl	405ecc <sqrt@plt+0x419c>
  406544:	bl	405f64 <sqrt@plt+0x4234>
  406548:	cmp	w0, #0x6e
  40654c:	b.ne	406ac0 <sqrt@plt+0x4d90>  // b.any
  406550:	bl	405ecc <sqrt@plt+0x419c>
  406554:	bl	405f64 <sqrt@plt+0x4234>
  406558:	cmp	w0, #0x74
  40655c:	b.ne	406ab4 <sqrt@plt+0x4d84>  // b.any
  406560:	bl	405ecc <sqrt@plt+0x419c>
  406564:	bl	405f64 <sqrt@plt+0x4234>
  406568:	cmp	w0, #0x65
  40656c:	b.ne	406aa8 <sqrt@plt+0x4d78>  // b.any
  406570:	bl	405ecc <sqrt@plt+0x419c>
  406574:	bl	405f64 <sqrt@plt+0x4234>
  406578:	cmp	w0, #0x72
  40657c:	b.ne	406a9c <sqrt@plt+0x4d6c>  // b.any
  406580:	bl	405ecc <sqrt@plt+0x419c>
  406584:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406588:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  40658c:	add	x0, x0, #0xe58
  406590:	add	x1, x1, #0x1fd
  406594:	b	406adc <sqrt@plt+0x4dac>
  406598:	bl	405ecc <sqrt@plt+0x419c>
  40659c:	bl	405f64 <sqrt@plt+0x4234>
  4065a0:	cmp	w0, #0x6e
  4065a4:	b.ne	406900 <sqrt@plt+0x4bd0>  // b.any
  4065a8:	bl	405ecc <sqrt@plt+0x419c>
  4065ac:	bl	405f64 <sqrt@plt+0x4234>
  4065b0:	cmp	w0, #0x64
  4065b4:	b.ne	4068f4 <sqrt@plt+0x4bc4>  // b.any
  4065b8:	bl	405ecc <sqrt@plt+0x419c>
  4065bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4065c0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4065c4:	add	x0, x0, #0xe58
  4065c8:	add	x1, x1, #0x213
  4065cc:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4065d0:	mov	w19, #0x13f                 	// #319
  4065d4:	b	406b68 <sqrt@plt+0x4e38>
  4065d8:	bl	405ecc <sqrt@plt+0x419c>
  4065dc:	bl	405f64 <sqrt@plt+0x4234>
  4065e0:	cmp	w0, #0x77
  4065e4:	b.eq	406800 <sqrt@plt+0x4ad0>  // b.none
  4065e8:	cmp	w0, #0x65
  4065ec:	b.ne	406820 <sqrt@plt+0x4af0>  // b.any
  4065f0:	bl	405ecc <sqrt@plt+0x419c>
  4065f4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4065f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4065fc:	add	x0, x0, #0xe58
  406600:	add	x1, x1, #0x208
  406604:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406608:	mov	w19, #0x139                 	// #313
  40660c:	b	406b68 <sqrt@plt+0x4e38>
  406610:	bl	405ecc <sqrt@plt+0x419c>
  406614:	bl	405f64 <sqrt@plt+0x4234>
  406618:	cmp	w0, #0x69
  40661c:	b.eq	406834 <sqrt@plt+0x4b04>  // b.none
  406620:	cmp	w0, #0x61
  406624:	b.ne	406a54 <sqrt@plt+0x4d24>  // b.any
  406628:	bl	405ecc <sqrt@plt+0x419c>
  40662c:	bl	405f64 <sqrt@plt+0x4234>
  406630:	cmp	w0, #0x64
  406634:	b.ne	4069cc <sqrt@plt+0x4c9c>  // b.any
  406638:	bl	405ecc <sqrt@plt+0x419c>
  40663c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406640:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406644:	add	x0, x0, #0xe58
  406648:	add	x1, x1, #0x24d
  40664c:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406650:	mov	w19, #0x144                 	// #324
  406654:	b	406b68 <sqrt@plt+0x4e38>
  406658:	bl	405ecc <sqrt@plt+0x419c>
  40665c:	bl	405f64 <sqrt@plt+0x4234>
  406660:	cmp	w0, #0x77
  406664:	b.eq	406914 <sqrt@plt+0x4be4>  // b.none
  406668:	cmp	w0, #0x74
  40666c:	b.eq	406934 <sqrt@plt+0x4c04>  // b.none
  406670:	cmp	w0, #0x65
  406674:	b.ne	406b0c <sqrt@plt+0x4ddc>  // b.any
  406678:	bl	405ecc <sqrt@plt+0x419c>
  40667c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406680:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406684:	add	x0, x0, #0xe58
  406688:	add	x1, x1, #0x22a
  40668c:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406690:	mov	w19, #0x13a                 	// #314
  406694:	b	406b68 <sqrt@plt+0x4e38>
  406698:	bl	405ecc <sqrt@plt+0x419c>
  40669c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4066a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4066a4:	add	x0, x0, #0xe58
  4066a8:	add	x1, x1, #0x1f7
  4066ac:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4066b0:	mov	w19, #0x140                 	// #320
  4066b4:	b	406b68 <sqrt@plt+0x4e38>
  4066b8:	bl	405ecc <sqrt@plt+0x419c>
  4066bc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4066c0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4066c4:	add	x0, x0, #0xe58
  4066c8:	add	x1, x1, #0x1fa
  4066cc:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4066d0:	mov	w19, #0x141                 	// #321
  4066d4:	b	406b68 <sqrt@plt+0x4e38>
  4066d8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4066dc:	add	x0, x0, #0xe58
  4066e0:	mov	w1, #0x2e                  	// #46
  4066e4:	mov	w19, #0x2e                  	// #46
  4066e8:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  4066ec:	b	406b68 <sqrt@plt+0x4e38>
  4066f0:	bl	405ecc <sqrt@plt+0x419c>
  4066f4:	bl	405f64 <sqrt@plt+0x4234>
  4066f8:	cmp	w0, #0x65
  4066fc:	b.eq	40687c <sqrt@plt+0x4b4c>  // b.none
  406700:	cmp	w0, #0x74
  406704:	b.ne	406b58 <sqrt@plt+0x4e28>  // b.any
  406708:	bl	405ecc <sqrt@plt+0x419c>
  40670c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406710:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406714:	add	x0, x0, #0xe58
  406718:	add	x1, x1, #0x1eb
  40671c:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406720:	mov	w19, #0x142                 	// #322
  406724:	b	406b68 <sqrt@plt+0x4e38>
  406728:	bl	405ecc <sqrt@plt+0x419c>
  40672c:	bl	405f64 <sqrt@plt+0x4234>
  406730:	cmp	w0, #0x65
  406734:	b.ne	4069ec <sqrt@plt+0x4cbc>  // b.any
  406738:	bl	405ecc <sqrt@plt+0x419c>
  40673c:	bl	405f64 <sqrt@plt+0x4234>
  406740:	cmp	w0, #0x66
  406744:	b.ne	4069e0 <sqrt@plt+0x4cb0>  // b.any
  406748:	bl	405ecc <sqrt@plt+0x419c>
  40674c:	bl	405f64 <sqrt@plt+0x4234>
  406750:	cmp	w0, #0x74
  406754:	b.ne	4069d4 <sqrt@plt+0x4ca4>  // b.any
  406758:	bl	405ecc <sqrt@plt+0x419c>
  40675c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406760:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406764:	add	x0, x0, #0xe58
  406768:	add	x1, x1, #0x244
  40676c:	b	4069fc <sqrt@plt+0x4ccc>
  406770:	bl	405ecc <sqrt@plt+0x419c>
  406774:	bl	405f64 <sqrt@plt+0x4234>
  406778:	cmp	w0, #0x6f
  40677c:	b.ne	406990 <sqrt@plt+0x4c60>  // b.any
  406780:	bl	405ecc <sqrt@plt+0x419c>
  406784:	bl	405f64 <sqrt@plt+0x4234>
  406788:	cmp	w0, #0x70
  40678c:	b.ne	406984 <sqrt@plt+0x4c54>  // b.any
  406790:	bl	405ecc <sqrt@plt+0x419c>
  406794:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406798:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  40679c:	add	x0, x0, #0xe58
  4067a0:	add	x1, x1, #0x23c
  4067a4:	b	4069a0 <sqrt@plt+0x4c70>
  4067a8:	bl	405ecc <sqrt@plt+0x419c>
  4067ac:	bl	405f64 <sqrt@plt+0x4234>
  4067b0:	cmp	w0, #0x69
  4067b4:	b.ne	4069b8 <sqrt@plt+0x4c88>  // b.any
  4067b8:	bl	405ecc <sqrt@plt+0x419c>
  4067bc:	bl	405f64 <sqrt@plt+0x4234>
  4067c0:	cmp	w0, #0x64
  4067c4:	b.ne	4069ac <sqrt@plt+0x4c7c>  // b.any
  4067c8:	bl	405ecc <sqrt@plt+0x419c>
  4067cc:	bl	405f64 <sqrt@plt+0x4234>
  4067d0:	cmp	w0, #0x74
  4067d4:	b.ne	406a14 <sqrt@plt+0x4ce4>  // b.any
  4067d8:	bl	405ecc <sqrt@plt+0x419c>
  4067dc:	bl	405f64 <sqrt@plt+0x4234>
  4067e0:	cmp	w0, #0x68
  4067e4:	b.ne	406a08 <sqrt@plt+0x4cd8>  // b.any
  4067e8:	bl	405ecc <sqrt@plt+0x419c>
  4067ec:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4067f0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4067f4:	add	x0, x0, #0xe58
  4067f8:	add	x1, x1, #0x21b
  4067fc:	b	406a24 <sqrt@plt+0x4cf4>
  406800:	bl	405ecc <sqrt@plt+0x419c>
  406804:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406808:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  40680c:	add	x0, x0, #0xe58
  406810:	add	x1, x1, #0x20c
  406814:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406818:	mov	w19, #0x13b                 	// #315
  40681c:	b	406b68 <sqrt@plt+0x4e38>
  406820:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406824:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406828:	add	x0, x0, #0xe58
  40682c:	add	x1, x1, #0x210
  406830:	b	4069a0 <sqrt@plt+0x4c70>
  406834:	bl	405ecc <sqrt@plt+0x419c>
  406838:	bl	405f64 <sqrt@plt+0x4234>
  40683c:	cmp	w0, #0x67
  406840:	b.ne	406a48 <sqrt@plt+0x4d18>  // b.any
  406844:	bl	405ecc <sqrt@plt+0x419c>
  406848:	bl	405f64 <sqrt@plt+0x4234>
  40684c:	cmp	w0, #0x68
  406850:	b.ne	406a3c <sqrt@plt+0x4d0c>  // b.any
  406854:	bl	405ecc <sqrt@plt+0x419c>
  406858:	bl	405f64 <sqrt@plt+0x4234>
  40685c:	cmp	w0, #0x74
  406860:	b.ne	406a30 <sqrt@plt+0x4d00>  // b.any
  406864:	bl	405ecc <sqrt@plt+0x419c>
  406868:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40686c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406870:	add	x0, x0, #0xe58
  406874:	add	x1, x1, #0x252
  406878:	b	406a64 <sqrt@plt+0x4d34>
  40687c:	bl	405ecc <sqrt@plt+0x419c>
  406880:	bl	405f64 <sqrt@plt+0x4234>
  406884:	cmp	w0, #0x69
  406888:	b.ne	406b4c <sqrt@plt+0x4e1c>  // b.any
  40688c:	bl	405ecc <sqrt@plt+0x419c>
  406890:	bl	405f64 <sqrt@plt+0x4234>
  406894:	cmp	w0, #0x67
  406898:	b.ne	406b40 <sqrt@plt+0x4e10>  // b.any
  40689c:	bl	405ecc <sqrt@plt+0x419c>
  4068a0:	bl	405f64 <sqrt@plt+0x4234>
  4068a4:	cmp	w0, #0x68
  4068a8:	b.ne	406b34 <sqrt@plt+0x4e04>  // b.any
  4068ac:	bl	405ecc <sqrt@plt+0x419c>
  4068b0:	bl	405f64 <sqrt@plt+0x4234>
  4068b4:	cmp	w0, #0x74
  4068b8:	b.ne	406b28 <sqrt@plt+0x4df8>  // b.any
  4068bc:	bl	405ecc <sqrt@plt+0x419c>
  4068c0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4068c4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4068c8:	add	x0, x0, #0xe58
  4068cc:	add	x1, x1, #0x1ef
  4068d0:	b	40671c <sqrt@plt+0x49ec>
  4068d4:	mov	w0, #0x6f                  	// #111
  4068d8:	mov	w1, wzr
  4068dc:	bl	406038 <sqrt@plt+0x4308>
  4068e0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4068e4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4068e8:	add	x0, x0, #0xe58
  4068ec:	add	x1, x1, #0x269
  4068f0:	b	406b1c <sqrt@plt+0x4dec>
  4068f4:	mov	w0, #0x6e                  	// #110
  4068f8:	mov	w1, wzr
  4068fc:	bl	406038 <sqrt@plt+0x4308>
  406900:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406904:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406908:	add	x0, x0, #0xe58
  40690c:	add	x1, x1, #0x218
  406910:	b	406a64 <sqrt@plt+0x4d34>
  406914:	bl	405ecc <sqrt@plt+0x419c>
  406918:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40691c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406920:	add	x0, x0, #0xe58
  406924:	add	x1, x1, #0x22e
  406928:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  40692c:	mov	w19, #0x13c                 	// #316
  406930:	b	406b68 <sqrt@plt+0x4e38>
  406934:	bl	405ecc <sqrt@plt+0x419c>
  406938:	bl	405f64 <sqrt@plt+0x4234>
  40693c:	cmp	w0, #0x61
  406940:	b.ne	406b00 <sqrt@plt+0x4dd0>  // b.any
  406944:	bl	405ecc <sqrt@plt+0x419c>
  406948:	bl	405f64 <sqrt@plt+0x4234>
  40694c:	cmp	w0, #0x72
  406950:	b.ne	406af4 <sqrt@plt+0x4dc4>  // b.any
  406954:	bl	405ecc <sqrt@plt+0x419c>
  406958:	bl	405f64 <sqrt@plt+0x4234>
  40695c:	cmp	w0, #0x74
  406960:	b.ne	406ae8 <sqrt@plt+0x4db8>  // b.any
  406964:	bl	405ecc <sqrt@plt+0x419c>
  406968:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40696c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406970:	add	x0, x0, #0xe58
  406974:	add	x1, x1, #0x232
  406978:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  40697c:	mov	w19, #0x13e                 	// #318
  406980:	b	406b68 <sqrt@plt+0x4e38>
  406984:	mov	w0, #0x6f                  	// #111
  406988:	mov	w1, wzr
  40698c:	bl	406038 <sqrt@plt+0x4308>
  406990:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406994:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406998:	add	x0, x0, #0xe58
  40699c:	add	x1, x1, #0x241
  4069a0:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4069a4:	mov	w19, #0x135                 	// #309
  4069a8:	b	406b68 <sqrt@plt+0x4e38>
  4069ac:	mov	w0, #0x69                  	// #105
  4069b0:	mov	w1, wzr
  4069b4:	bl	406038 <sqrt@plt+0x4308>
  4069b8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4069bc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4069c0:	add	x0, x0, #0xe58
  4069c4:	add	x1, x1, #0x227
  4069c8:	b	4069fc <sqrt@plt+0x4ccc>
  4069cc:	mov	w0, #0x61                  	// #97
  4069d0:	b	406a4c <sqrt@plt+0x4d1c>
  4069d4:	mov	w0, #0x66                  	// #102
  4069d8:	mov	w1, wzr
  4069dc:	bl	406038 <sqrt@plt+0x4308>
  4069e0:	mov	w0, #0x65                  	// #101
  4069e4:	mov	w1, wzr
  4069e8:	bl	406038 <sqrt@plt+0x4308>
  4069ec:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4069f0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4069f4:	add	x0, x0, #0xe58
  4069f8:	add	x1, x1, #0x24a
  4069fc:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406a00:	mov	w19, #0x137                 	// #311
  406a04:	b	406b68 <sqrt@plt+0x4e38>
  406a08:	mov	w0, #0x74                  	// #116
  406a0c:	mov	w1, wzr
  406a10:	bl	406038 <sqrt@plt+0x4308>
  406a14:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406a18:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406a1c:	add	x0, x0, #0xe58
  406a20:	add	x1, x1, #0x222
  406a24:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406a28:	mov	w19, #0x143                 	// #323
  406a2c:	b	406b68 <sqrt@plt+0x4e38>
  406a30:	mov	w0, #0x68                  	// #104
  406a34:	mov	w1, wzr
  406a38:	bl	406038 <sqrt@plt+0x4308>
  406a3c:	mov	w0, #0x67                  	// #103
  406a40:	mov	w1, wzr
  406a44:	bl	406038 <sqrt@plt+0x4308>
  406a48:	mov	w0, #0x69                  	// #105
  406a4c:	mov	w1, wzr
  406a50:	bl	406038 <sqrt@plt+0x4308>
  406a54:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406a58:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406a5c:	add	x0, x0, #0xe58
  406a60:	add	x1, x1, #0x259
  406a64:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406a68:	mov	w19, #0x136                 	// #310
  406a6c:	b	406b68 <sqrt@plt+0x4e38>
  406a70:	mov	w0, #0x6f                  	// #111
  406a74:	mov	w1, wzr
  406a78:	bl	406038 <sqrt@plt+0x4308>
  406a7c:	mov	w0, #0x74                  	// #116
  406a80:	mov	w1, wzr
  406a84:	bl	406038 <sqrt@plt+0x4308>
  406a88:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406a8c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406a90:	add	x0, x0, #0xe58
  406a94:	add	x1, x1, #0x264
  406a98:	b	406b1c <sqrt@plt+0x4dec>
  406a9c:	mov	w0, #0x65                  	// #101
  406aa0:	mov	w1, wzr
  406aa4:	bl	406038 <sqrt@plt+0x4308>
  406aa8:	mov	w0, #0x74                  	// #116
  406aac:	mov	w1, wzr
  406ab0:	bl	406038 <sqrt@plt+0x4308>
  406ab4:	mov	w0, #0x6e                  	// #110
  406ab8:	mov	w1, wzr
  406abc:	bl	406038 <sqrt@plt+0x4308>
  406ac0:	mov	w0, #0x65                  	// #101
  406ac4:	mov	w1, wzr
  406ac8:	bl	406038 <sqrt@plt+0x4308>
  406acc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406ad0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406ad4:	add	x0, x0, #0xe58
  406ad8:	add	x1, x1, #0x205
  406adc:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406ae0:	mov	w19, #0x13d                 	// #317
  406ae4:	b	406b68 <sqrt@plt+0x4e38>
  406ae8:	mov	w0, #0x72                  	// #114
  406aec:	mov	w1, wzr
  406af0:	bl	406038 <sqrt@plt+0x4308>
  406af4:	mov	w0, #0x61                  	// #97
  406af8:	mov	w1, wzr
  406afc:	bl	406038 <sqrt@plt+0x4308>
  406b00:	mov	w0, #0x74                  	// #116
  406b04:	mov	w1, wzr
  406b08:	bl	406038 <sqrt@plt+0x4308>
  406b0c:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  406b10:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406b14:	add	x0, x0, #0xe58
  406b18:	add	x1, x1, #0x239
  406b1c:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406b20:	mov	w19, #0x138                 	// #312
  406b24:	b	406b68 <sqrt@plt+0x4e38>
  406b28:	mov	w0, #0x68                  	// #104
  406b2c:	mov	w1, wzr
  406b30:	bl	406038 <sqrt@plt+0x4308>
  406b34:	mov	w0, #0x67                  	// #103
  406b38:	mov	w1, wzr
  406b3c:	bl	406038 <sqrt@plt+0x4308>
  406b40:	mov	w0, #0x69                  	// #105
  406b44:	mov	w1, wzr
  406b48:	bl	406038 <sqrt@plt+0x4308>
  406b4c:	mov	w0, #0x65                  	// #101
  406b50:	mov	w1, wzr
  406b54:	bl	406038 <sqrt@plt+0x4308>
  406b58:	mov	w0, #0x68                  	// #104
  406b5c:	mov	w1, wzr
  406b60:	bl	406038 <sqrt@plt+0x4308>
  406b64:	mov	w19, #0x2e                  	// #46
  406b68:	mov	w0, w19
  406b6c:	ldr	x19, [sp, #16]
  406b70:	ldp	x29, x30, [sp], #32
  406b74:	ret
  406b78:	str	d10, [sp, #-128]!
  406b7c:	stp	d9, d8, [sp, #16]
  406b80:	stp	x29, x30, [sp, #32]
  406b84:	stp	x28, x27, [sp, #48]
  406b88:	stp	x26, x25, [sp, #64]
  406b8c:	stp	x24, x23, [sp, #80]
  406b90:	stp	x22, x21, [sp, #96]
  406b94:	stp	x20, x19, [sp, #112]
  406b98:	mov	x29, sp
  406b9c:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  406ba0:	add	x20, x20, #0xe58
  406ba4:	str	w0, [x29, #12]
  406ba8:	mov	x0, x20
  406bac:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  406bb0:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  406bb4:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x2648>
  406bb8:	mov	w23, #0xcccc                	// #52428
  406bbc:	add	x21, x21, #0xe68
  406bc0:	mov	w19, #0xa                   	// #10
  406bc4:	add	x24, x24, #0x254
  406bc8:	adrp	x25, 430000 <_Znam@GLIBCXX_3.4>
  406bcc:	fmov	d9, #1.000000000000000000e+00
  406bd0:	fmov	d8, #1.000000000000000000e+01
  406bd4:	movk	w23, #0xccc, lsl #16
  406bd8:	b	406bf4 <sqrt@plt+0x4ec4>
  406bdc:	mov	x0, x20
  406be0:	mov	x1, x21
  406be4:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  406be8:	mov	w27, #0x106                 	// #262
  406bec:	mov	w8, #0x1                   	// #1
  406bf0:	cbnz	w8, 407648 <sqrt@plt+0x5918>
  406bf4:	mov	w22, w27
  406bf8:	bl	409008 <sqrt@plt+0x72d8>
  406bfc:	mov	w26, w0
  406c00:	bl	405ecc <sqrt@plt+0x419c>
  406c04:	mov	w27, w0
  406c08:	cbz	w26, 406c50 <sqrt@plt+0x4f20>
  406c0c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  406c10:	ldr	w8, [x8, #2172]
  406c14:	cmp	w27, w8
  406c18:	b.ne	406c50 <sqrt@plt+0x4f20>  // b.any
  406c1c:	mov	x0, x21
  406c20:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  406c24:	mov	x0, x21
  406c28:	mov	w1, w27
  406c2c:	bl	405070 <sqrt@plt+0x3340>
  406c30:	bl	405f64 <sqrt@plt+0x4234>
  406c34:	cmn	w0, #0x1
  406c38:	b.eq	406bdc <sqrt@plt+0x4eac>  // b.none
  406c3c:	mov	w27, w0
  406c40:	cmp	w0, #0xa
  406c44:	b.eq	406bdc <sqrt@plt+0x4eac>  // b.none
  406c48:	bl	405ecc <sqrt@plt+0x419c>
  406c4c:	b	406c24 <sqrt@plt+0x4ef4>
  406c50:	add	w8, w27, #0x1
  406c54:	cmp	w8, #0x7d
  406c58:	b.hi	407200 <sqrt@plt+0x54d0>  // b.pmore
  406c5c:	adrp	x11, 419000 <_ZdlPvm@@Base+0x3d78>
  406c60:	add	x11, x11, #0x9b0
  406c64:	adr	x9, 406bf0 <sqrt@plt+0x4ec0>
  406c68:	ldrh	w10, [x11, x8, lsl #1]
  406c6c:	add	x9, x9, x10, lsl #2
  406c70:	mov	w8, #0x1                   	// #1
  406c74:	br	x9
  406c78:	mov	w26, wzr
  406c7c:	madd	w8, w26, w19, w27
  406c80:	mov	x0, x20
  406c84:	mov	w1, w27
  406c88:	sub	w26, w8, #0x30
  406c8c:	bl	405070 <sqrt@plt+0x3340>
  406c90:	bl	405f64 <sqrt@plt+0x4234>
  406c94:	mov	w27, w0
  406c98:	cmn	w0, #0x1
  406c9c:	b.eq	406cf0 <sqrt@plt+0x4fc0>  // b.none
  406ca0:	mov	x0, x24
  406ca4:	mov	w1, w27
  406ca8:	bl	408ffc <sqrt@plt+0x72cc>
  406cac:	cbz	w0, 406cf0 <sqrt@plt+0x4fc0>
  406cb0:	bl	405ecc <sqrt@plt+0x419c>
  406cb4:	cmp	w26, w23
  406cb8:	mov	w27, w0
  406cbc:	b.lt	406c7c <sqrt@plt+0x4f4c>  // b.tstop
  406cc0:	mov	w8, #0x1                   	// #1
  406cc4:	b	406cf4 <sqrt@plt+0x4fc4>
  406cc8:	bl	405ecc <sqrt@plt+0x419c>
  406ccc:	mov	w27, w0
  406cd0:	cmn	w0, #0x1
  406cd4:	b.eq	406bec <sqrt@plt+0x4ebc>  // b.none
  406cd8:	cmp	w27, #0xa
  406cdc:	b.ne	406cc8 <sqrt@plt+0x4f98>  // b.any
  406ce0:	mov	w1, #0xa                   	// #10
  406ce4:	mov	x0, x20
  406ce8:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  406cec:	b	406bec <sqrt@plt+0x4ebc>
  406cf0:	mov	w8, wzr
  406cf4:	scvtf	d0, w26
  406cf8:	str	d0, [x25, #3704]
  406cfc:	cbz	w8, 406d6c <sqrt@plt+0x503c>
  406d00:	ldr	d0, [x25, #3704]
  406d04:	sub	w8, w27, #0x30
  406d08:	scvtf	d1, w8
  406d0c:	mov	x0, x20
  406d10:	fmul	d0, d0, d8
  406d14:	fadd	d0, d0, d1
  406d18:	mov	w1, w27
  406d1c:	str	d0, [x25, #3704]
  406d20:	bl	405070 <sqrt@plt+0x3340>
  406d24:	bl	405f64 <sqrt@plt+0x4234>
  406d28:	mov	w28, w0
  406d2c:	cmn	w0, #0x1
  406d30:	b.eq	406d74 <sqrt@plt+0x5044>  // b.none
  406d34:	mov	x0, x24
  406d38:	mov	w1, w28
  406d3c:	bl	408ffc <sqrt@plt+0x72cc>
  406d40:	cbz	w0, 406d74 <sqrt@plt+0x5044>
  406d44:	bl	405ecc <sqrt@plt+0x419c>
  406d48:	ldr	d0, [x25, #3704]
  406d4c:	sub	w8, w0, #0x30
  406d50:	scvtf	d1, w8
  406d54:	mov	w1, w0
  406d58:	fmul	d0, d0, d8
  406d5c:	fadd	d0, d0, d1
  406d60:	str	d0, [x25, #3704]
  406d64:	mov	x0, x20
  406d68:	b	406d20 <sqrt@plt+0x4ff0>
  406d6c:	mov	w28, w27
  406d70:	b	406d8c <sqrt@plt+0x505c>
  406d74:	ldr	d0, [x25, #3704]
  406d78:	mov	x8, #0xffffffc00000        	// #281474972516352
  406d7c:	movk	x8, #0x41df, lsl #48
  406d80:	fmov	d1, x8
  406d84:	fmin	d0, d0, d1
  406d88:	fcvtzs	w26, d0
  406d8c:	sub	w9, w28, #0x2e
  406d90:	mov	w27, #0x104                 	// #260
  406d94:	cmp	w9, #0x46
  406d98:	mov	w8, #0x1                   	// #1
  406d9c:	b.hi	406bf0 <sqrt@plt+0x4ec0>  // b.pmore
  406da0:	adrp	x12, 419000 <_ZdlPvm@@Base+0x3d78>
  406da4:	add	x12, x12, #0xaac
  406da8:	adr	x10, 406bf0 <sqrt@plt+0x4ec0>
  406dac:	ldrh	w11, [x12, x9, lsl #1]
  406db0:	add	x10, x10, x11, lsl #2
  406db4:	br	x10
  406db8:	bl	405ecc <sqrt@plt+0x419c>
  406dbc:	bl	405f64 <sqrt@plt+0x4234>
  406dc0:	cmn	w0, #0x1
  406dc4:	b.eq	407348 <sqrt@plt+0x5618>  // b.none
  406dc8:	mov	w27, w0
  406dcc:	cmp	w0, #0x2d
  406dd0:	b.eq	406ddc <sqrt@plt+0x50ac>  // b.none
  406dd4:	cmp	w27, #0x2b
  406dd8:	b.ne	4072d4 <sqrt@plt+0x55a4>  // b.any
  406ddc:	bl	405ecc <sqrt@plt+0x419c>
  406de0:	bl	405f64 <sqrt@plt+0x4234>
  406de4:	cmn	w0, #0x1
  406de8:	b.eq	4072c4 <sqrt@plt+0x5594>  // b.none
  406dec:	mov	w26, w0
  406df0:	mov	x0, x24
  406df4:	mov	w1, w26
  406df8:	bl	408ffc <sqrt@plt+0x72cc>
  406dfc:	cbz	w0, 4072c4 <sqrt@plt+0x5594>
  406e00:	mov	x0, x20
  406e04:	mov	w1, w28
  406e08:	bl	405070 <sqrt@plt+0x3340>
  406e0c:	mov	w28, w27
  406e10:	mov	w22, w27
  406e14:	b	4072ec <sqrt@plt+0x55bc>
  406e18:	mov	x0, x20
  406e1c:	mov	w1, w28
  406e20:	bl	405070 <sqrt@plt+0x3340>
  406e24:	bl	405ecc <sqrt@plt+0x419c>
  406e28:	mov	w27, #0x104                 	// #260
  406e2c:	b	406bec <sqrt@plt+0x4ebc>
  406e30:	bl	405f64 <sqrt@plt+0x4234>
  406e34:	cmp	w0, #0x3d
  406e38:	b.ne	4073a4 <sqrt@plt+0x5674>  // b.any
  406e3c:	bl	405ecc <sqrt@plt+0x419c>
  406e40:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406e44:	mov	x0, x20
  406e48:	add	x1, x1, #0x2a2
  406e4c:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406e50:	mov	w27, #0x161                 	// #353
  406e54:	b	406bec <sqrt@plt+0x4ebc>
  406e58:	bl	405f64 <sqrt@plt+0x4234>
  406e5c:	cmp	w0, #0x3d
  406e60:	b.ne	4073bc <sqrt@plt+0x568c>  // b.any
  406e64:	bl	405ecc <sqrt@plt+0x419c>
  406e68:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406e6c:	mov	x0, x20
  406e70:	add	x1, x1, #0x29a
  406e74:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406e78:	mov	w27, #0x160                 	// #352
  406e7c:	b	406bec <sqrt@plt+0x4ebc>
  406e80:	mov	w1, #0x22                  	// #34
  406e84:	mov	x0, x20
  406e88:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  406e8c:	mov	x0, x21
  406e90:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  406e94:	b	406eb0 <sqrt@plt+0x5180>
  406e98:	mov	x0, x20
  406e9c:	mov	w1, w26
  406ea0:	bl	405070 <sqrt@plt+0x3340>
  406ea4:	mov	x0, x21
  406ea8:	mov	w1, w26
  406eac:	bl	405070 <sqrt@plt+0x3340>
  406eb0:	bl	405ecc <sqrt@plt+0x419c>
  406eb4:	mov	w26, w0
  406eb8:	cmp	w0, #0x5b
  406ebc:	b.le	406f00 <sqrt@plt+0x51d0>
  406ec0:	cmp	w26, #0x5c
  406ec4:	b.ne	406e98 <sqrt@plt+0x5168>  // b.any
  406ec8:	mov	w1, #0x5c                  	// #92
  406ecc:	mov	x0, x20
  406ed0:	bl	405070 <sqrt@plt+0x3340>
  406ed4:	bl	405f64 <sqrt@plt+0x4234>
  406ed8:	cmp	w0, #0x22
  406edc:	b.ne	406f1c <sqrt@plt+0x51ec>  // b.any
  406ee0:	bl	405ecc <sqrt@plt+0x419c>
  406ee4:	mov	w1, #0x22                  	// #34
  406ee8:	mov	x0, x21
  406eec:	bl	405070 <sqrt@plt+0x3340>
  406ef0:	mov	w1, #0x22                  	// #34
  406ef4:	mov	x0, x20
  406ef8:	bl	405070 <sqrt@plt+0x3340>
  406efc:	b	406eb0 <sqrt@plt+0x5180>
  406f00:	cmn	w26, #0x1
  406f04:	b.eq	4074b4 <sqrt@plt+0x5784>  // b.none
  406f08:	cmp	w26, #0xa
  406f0c:	b.eq	4074c0 <sqrt@plt+0x5790>  // b.none
  406f10:	cmp	w26, #0x22
  406f14:	b.ne	406e98 <sqrt@plt+0x5168>  // b.any
  406f18:	b	4074e4 <sqrt@plt+0x57b4>
  406f1c:	mov	w1, #0x5c                  	// #92
  406f20:	mov	x0, x21
  406f24:	bl	405070 <sqrt@plt+0x3340>
  406f28:	b	406eb0 <sqrt@plt+0x5180>
  406f2c:	bl	405f64 <sqrt@plt+0x4234>
  406f30:	cmp	w0, #0x26
  406f34:	b.ne	4073d4 <sqrt@plt+0x56a4>  // b.any
  406f38:	bl	405ecc <sqrt@plt+0x419c>
  406f3c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406f40:	mov	x0, x20
  406f44:	add	x1, x1, #0x2a5
  406f48:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406f4c:	mov	w27, #0x15e                 	// #350
  406f50:	b	406bec <sqrt@plt+0x4ebc>
  406f54:	bl	405f64 <sqrt@plt+0x4234>
  406f58:	cmp	w0, #0x74
  406f5c:	b.ne	407538 <sqrt@plt+0x5808>  // b.any
  406f60:	bl	405ecc <sqrt@plt+0x419c>
  406f64:	bl	405f64 <sqrt@plt+0x4234>
  406f68:	cmp	w0, #0x68
  406f6c:	b.ne	40752c <sqrt@plt+0x57fc>  // b.any
  406f70:	bl	405ecc <sqrt@plt+0x419c>
  406f74:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406f78:	mov	x0, x20
  406f7c:	add	x1, x1, #0x28a
  406f80:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406f84:	mov	w27, #0x109                 	// #265
  406f88:	b	406bec <sqrt@plt+0x4ebc>
  406f8c:	bl	405f64 <sqrt@plt+0x4234>
  406f90:	cmp	w0, #0x3e
  406f94:	b.ne	4073ec <sqrt@plt+0x56bc>  // b.any
  406f98:	bl	405ecc <sqrt@plt+0x419c>
  406f9c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406fa0:	mov	x0, x20
  406fa4:	add	x1, x1, #0x28f
  406fa8:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  406fac:	mov	w27, #0x10b                 	// #267
  406fb0:	b	406bec <sqrt@plt+0x4ebc>
  406fb4:	bl	405f64 <sqrt@plt+0x4234>
  406fb8:	mov	w26, w0
  406fbc:	cmn	w0, #0x1
  406fc0:	b.eq	407394 <sqrt@plt+0x5664>  // b.none
  406fc4:	mov	x0, x24
  406fc8:	mov	w1, w26
  406fcc:	bl	408ffc <sqrt@plt+0x72cc>
  406fd0:	cbz	w0, 407394 <sqrt@plt+0x5664>
  406fd4:	mov	w1, #0x2e                  	// #46
  406fd8:	mov	x0, x20
  406fdc:	str	xzr, [x25, #3704]
  406fe0:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  406fe4:	b	407064 <sqrt@plt+0x5334>
  406fe8:	bl	405f64 <sqrt@plt+0x4234>
  406fec:	cmp	w0, #0x3d
  406ff0:	b.ne	407404 <sqrt@plt+0x56d4>  // b.any
  406ff4:	bl	405ecc <sqrt@plt+0x419c>
  406ff8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  406ffc:	mov	x0, x20
  407000:	add	x1, x1, #0x29f
  407004:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  407008:	mov	w27, #0x163                 	// #355
  40700c:	b	406bec <sqrt@plt+0x4ebc>
  407010:	bl	405f64 <sqrt@plt+0x4234>
  407014:	cmp	w0, #0xa
  407018:	b.ne	40741c <sqrt@plt+0x56ec>  // b.any
  40701c:	bl	405ecc <sqrt@plt+0x419c>
  407020:	mov	w8, #0x1                   	// #1
  407024:	tbz	w8, #0, 407484 <sqrt@plt+0x5754>
  407028:	b	407434 <sqrt@plt+0x5704>
  40702c:	bl	405f64 <sqrt@plt+0x4234>
  407030:	cmp	w0, #0x7c
  407034:	b.ne	407440 <sqrt@plt+0x5710>  // b.any
  407038:	bl	405ecc <sqrt@plt+0x419c>
  40703c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407040:	mov	x0, x20
  407044:	add	x1, x1, #0x2a8
  407048:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  40704c:	mov	w27, #0x15f                 	// #351
  407050:	b	406bec <sqrt@plt+0x4ebc>
  407054:	mov	w1, #0x2e                  	// #46
  407058:	mov	x0, x20
  40705c:	bl	405070 <sqrt@plt+0x3340>
  407060:	bl	405ecc <sqrt@plt+0x419c>
  407064:	bl	405f64 <sqrt@plt+0x4234>
  407068:	mov	w28, w0
  40706c:	cmn	w0, #0x1
  407070:	b.eq	4070d0 <sqrt@plt+0x53a0>  // b.none
  407074:	mov	v10.16b, v9.16b
  407078:	b	40708c <sqrt@plt+0x535c>
  40707c:	bl	405f64 <sqrt@plt+0x4234>
  407080:	mov	w28, w0
  407084:	cmn	w0, #0x1
  407088:	b.eq	4070d0 <sqrt@plt+0x53a0>  // b.none
  40708c:	mov	x0, x24
  407090:	mov	w1, w28
  407094:	bl	408ffc <sqrt@plt+0x72cc>
  407098:	cbz	w0, 4070d0 <sqrt@plt+0x53a0>
  40709c:	bl	405ecc <sqrt@plt+0x419c>
  4070a0:	mov	x0, x20
  4070a4:	mov	w1, w28
  4070a8:	bl	405070 <sqrt@plt+0x3340>
  4070ac:	subs	w8, w28, #0x30
  4070b0:	fdiv	d10, d10, d8
  4070b4:	b.eq	40707c <sqrt@plt+0x534c>  // b.none
  4070b8:	ldr	d0, [x25, #3704]
  4070bc:	scvtf	d1, w8
  4070c0:	fmul	d1, d10, d1
  4070c4:	fadd	d0, d1, d0
  4070c8:	str	d0, [x25, #3704]
  4070cc:	b	40707c <sqrt@plt+0x534c>
  4070d0:	orr	w8, w28, #0x20
  4070d4:	cmp	w8, #0x65
  4070d8:	b.eq	407490 <sqrt@plt+0x5760>  // b.none
  4070dc:	cmp	w8, #0x69
  4070e0:	b.ne	4070f4 <sqrt@plt+0x53c4>  // b.any
  4070e4:	mov	x0, x20
  4070e8:	mov	w1, w28
  4070ec:	bl	405070 <sqrt@plt+0x3340>
  4070f0:	bl	405ecc <sqrt@plt+0x419c>
  4070f4:	mov	w22, #0x104                 	// #260
  4070f8:	mov	w8, #0x1                   	// #1
  4070fc:	mov	w27, w22
  407100:	cbnz	w8, 406bf0 <sqrt@plt+0x4ec0>
  407104:	b	406db8 <sqrt@plt+0x5088>
  407108:	bl	405ecc <sqrt@plt+0x419c>
  40710c:	bl	405f64 <sqrt@plt+0x4234>
  407110:	cmp	w0, #0x64
  407114:	b.ne	407458 <sqrt@plt+0x5728>  // b.any
  407118:	bl	405ecc <sqrt@plt+0x419c>
  40711c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407120:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407124:	mov	x0, x20
  407128:	add	x1, x1, #0x9f
  40712c:	str	w26, [x8, #3712]
  407130:	b	4071b4 <sqrt@plt+0x5484>
  407134:	bl	405ecc <sqrt@plt+0x419c>
  407138:	bl	405f64 <sqrt@plt+0x4234>
  40713c:	cmp	w0, #0x64
  407140:	b.ne	407460 <sqrt@plt+0x5730>  // b.any
  407144:	bl	405ecc <sqrt@plt+0x419c>
  407148:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40714c:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3d78>
  407150:	str	w26, [x8, #3712]
  407154:	mov	x0, x20
  407158:	add	x1, x1, #0x89d
  40715c:	b	4071b4 <sqrt@plt+0x5484>
  407160:	bl	405ecc <sqrt@plt+0x419c>
  407164:	bl	405f64 <sqrt@plt+0x4234>
  407168:	cmp	w0, #0x74
  40716c:	b.ne	407468 <sqrt@plt+0x5738>  // b.any
  407170:	bl	405ecc <sqrt@plt+0x419c>
  407174:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  407178:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  40717c:	str	w26, [x8, #3712]
  407180:	mov	x0, x20
  407184:	add	x1, x1, #0xd8
  407188:	b	4071b4 <sqrt@plt+0x5484>
  40718c:	bl	405ecc <sqrt@plt+0x419c>
  407190:	bl	405f64 <sqrt@plt+0x4234>
  407194:	cmp	w0, #0x68
  407198:	b.ne	407470 <sqrt@plt+0x5740>  // b.any
  40719c:	bl	405ecc <sqrt@plt+0x419c>
  4071a0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4071a4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4071a8:	str	w26, [x8, #3712]
  4071ac:	mov	x0, x20
  4071b0:	add	x1, x1, #0x28b
  4071b4:	bl	4157c4 <_ZdlPvm@@Base+0x53c>
  4071b8:	mov	w27, #0x108                 	// #264
  4071bc:	b	406bec <sqrt@plt+0x4ebc>
  4071c0:	bl	405f64 <sqrt@plt+0x4234>
  4071c4:	cmp	w0, #0x3d
  4071c8:	b.eq	4074f8 <sqrt@plt+0x57c8>  // b.none
  4071cc:	cmp	w0, #0x2d
  4071d0:	b.ne	407514 <sqrt@plt+0x57e4>  // b.any
  4071d4:	bl	405ecc <sqrt@plt+0x419c>
  4071d8:	bl	405f64 <sqrt@plt+0x4234>
  4071dc:	cmp	w0, #0x3e
  4071e0:	b.ne	4075f4 <sqrt@plt+0x58c4>  // b.any
  4071e4:	bl	405ecc <sqrt@plt+0x419c>
  4071e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4071ec:	mov	x0, x20
  4071f0:	add	x1, x1, #0x28e
  4071f4:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4071f8:	mov	w27, #0x10c                 	// #268
  4071fc:	b	406bec <sqrt@plt+0x4ebc>
  407200:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  407204:	add	x0, x0, #0xf54
  407208:	mov	w1, w27
  40720c:	bl	408ffc <sqrt@plt+0x72cc>
  407210:	cbz	w0, 4074a0 <sqrt@plt+0x5770>
  407214:	mov	x0, x21
  407218:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  40721c:	mov	x0, x21
  407220:	mov	w1, w27
  407224:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  407228:	bl	405f64 <sqrt@plt+0x4234>
  40722c:	adrp	x26, 433000 <stderr@@GLIBC_2.17+0x2648>
  407230:	mov	w27, w0
  407234:	cmn	w0, #0x1
  407238:	add	x26, x26, #0x654
  40723c:	b.ne	407264 <sqrt@plt+0x5534>  // b.any
  407240:	b	40727c <sqrt@plt+0x554c>
  407244:	bl	405ecc <sqrt@plt+0x419c>
  407248:	mov	x0, x21
  40724c:	mov	w1, w27
  407250:	bl	405070 <sqrt@plt+0x3340>
  407254:	bl	405f64 <sqrt@plt+0x4234>
  407258:	mov	w27, w0
  40725c:	cmn	w0, #0x1
  407260:	b.eq	40727c <sqrt@plt+0x554c>  // b.none
  407264:	mov	x0, x26
  407268:	mov	w1, w27
  40726c:	bl	408ffc <sqrt@plt+0x72cc>
  407270:	cmp	w27, #0x5f
  407274:	b.eq	407244 <sqrt@plt+0x5514>  // b.none
  407278:	cbnz	w0, 407244 <sqrt@plt+0x5514>
  40727c:	mov	x0, x21
  407280:	bl	4050bc <sqrt@plt+0x338c>
  407284:	mov	x26, x0
  407288:	mov	x0, x21
  40728c:	bl	408fa4 <sqrt@plt+0x7274>
  407290:	mov	w1, w0
  407294:	mov	x0, x26
  407298:	bl	406378 <sqrt@plt+0x4648>
  40729c:	cbz	w0, 407550 <sqrt@plt+0x5820>
  4072a0:	mov	w26, w0
  4072a4:	mov	x0, x20
  4072a8:	mov	x1, x21
  4072ac:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  4072b0:	mov	w8, #0x1                   	// #1
  4072b4:	mov	w22, w26
  4072b8:	mov	w27, w22
  4072bc:	cbnz	w8, 406bf0 <sqrt@plt+0x4ec0>
  4072c0:	b	407434 <sqrt@plt+0x5704>
  4072c4:	mov	w0, w27
  4072c8:	mov	w1, wzr
  4072cc:	bl	406038 <sqrt@plt+0x4308>
  4072d0:	b	407348 <sqrt@plt+0x5618>
  4072d4:	mov	x0, x24
  4072d8:	mov	w1, w27
  4072dc:	bl	408ffc <sqrt@plt+0x72cc>
  4072e0:	cbz	w0, 407348 <sqrt@plt+0x5618>
  4072e4:	mov	w22, #0x2b                  	// #43
  4072e8:	mov	w26, w27
  4072ec:	mov	x0, x20
  4072f0:	mov	w1, w28
  4072f4:	bl	405070 <sqrt@plt+0x3340>
  4072f8:	bl	405ecc <sqrt@plt+0x419c>
  4072fc:	mov	x0, x20
  407300:	mov	w1, w26
  407304:	bl	405070 <sqrt@plt+0x3340>
  407308:	sub	w26, w26, #0x30
  40730c:	bl	405f64 <sqrt@plt+0x4234>
  407310:	mov	w27, w0
  407314:	cmn	w0, #0x1
  407318:	b.eq	407350 <sqrt@plt+0x5620>  // b.none
  40731c:	mov	x0, x24
  407320:	mov	w1, w27
  407324:	bl	408ffc <sqrt@plt+0x72cc>
  407328:	cbz	w0, 407350 <sqrt@plt+0x5620>
  40732c:	bl	405ecc <sqrt@plt+0x419c>
  407330:	mov	x0, x20
  407334:	mov	w1, w27
  407338:	bl	405070 <sqrt@plt+0x3340>
  40733c:	madd	w8, w26, w19, w27
  407340:	sub	w26, w8, #0x30
  407344:	b	40730c <sqrt@plt+0x55dc>
  407348:	mov	w0, w28
  40734c:	b	407474 <sqrt@plt+0x5744>
  407350:	cmp	w22, #0x2d
  407354:	orr	w8, w27, #0x20
  407358:	cneg	w26, w26, eq  // eq = none
  40735c:	cmp	w8, #0x69
  407360:	b.ne	407374 <sqrt@plt+0x5644>  // b.any
  407364:	mov	x0, x20
  407368:	mov	w1, w27
  40736c:	bl	405070 <sqrt@plt+0x3340>
  407370:	bl	405ecc <sqrt@plt+0x419c>
  407374:	mov	v0.16b, v8.16b
  407378:	mov	w0, w26
  40737c:	bl	409014 <sqrt@plt+0x72e4>
  407380:	ldr	d1, [x25, #3704]
  407384:	mov	w27, #0x104                 	// #260
  407388:	fmul	d0, d0, d1
  40738c:	str	d0, [x25, #3704]
  407390:	b	406bec <sqrt@plt+0x4ebc>
  407394:	mov	w0, w26
  407398:	bl	406498 <sqrt@plt+0x4768>
  40739c:	mov	w27, w0
  4073a0:	b	406bec <sqrt@plt+0x4ebc>
  4073a4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4073a8:	mov	x0, x20
  4073ac:	add	x1, x1, #0x29b
  4073b0:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4073b4:	mov	w27, #0x3d                  	// #61
  4073b8:	b	406bec <sqrt@plt+0x4ebc>
  4073bc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4073c0:	mov	x0, x20
  4073c4:	add	x1, x1, #0x29d
  4073c8:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4073cc:	mov	w27, #0x21                  	// #33
  4073d0:	b	406bec <sqrt@plt+0x4ebc>
  4073d4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4073d8:	mov	x0, x20
  4073dc:	add	x1, x1, #0x2a6
  4073e0:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4073e4:	mov	w27, #0x26                  	// #38
  4073e8:	b	406bec <sqrt@plt+0x4ebc>
  4073ec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  4073f0:	mov	x0, x20
  4073f4:	add	x1, x1, #0x83f
  4073f8:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  4073fc:	mov	w27, #0x2d                  	// #45
  407400:	b	406bec <sqrt@plt+0x4ebc>
  407404:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407408:	mov	x0, x20
  40740c:	add	x1, x1, #0x290
  407410:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  407414:	mov	w27, #0x3e                  	// #62
  407418:	b	406bec <sqrt@plt+0x4ebc>
  40741c:	mov	w1, #0x5c                  	// #92
  407420:	mov	x0, x20
  407424:	mov	w22, #0x5c                  	// #92
  407428:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  40742c:	mov	w8, wzr
  407430:	tbz	w8, #0, 407484 <sqrt@plt+0x5754>
  407434:	mov	w8, wzr
  407438:	mov	w27, w22
  40743c:	b	406bf0 <sqrt@plt+0x4ec0>
  407440:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407444:	mov	x0, x20
  407448:	add	x1, x1, #0x2a9
  40744c:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  407450:	mov	w27, #0x7c                  	// #124
  407454:	b	406bec <sqrt@plt+0x4ebc>
  407458:	mov	w0, #0x6e                  	// #110
  40745c:	b	407474 <sqrt@plt+0x5744>
  407460:	mov	w0, #0x72                  	// #114
  407464:	b	407474 <sqrt@plt+0x5744>
  407468:	mov	w0, #0x73                  	// #115
  40746c:	b	407474 <sqrt@plt+0x5744>
  407470:	mov	w0, #0x74                  	// #116
  407474:	mov	w1, wzr
  407478:	bl	406038 <sqrt@plt+0x4308>
  40747c:	mov	w27, #0x104                 	// #260
  407480:	b	406bec <sqrt@plt+0x4ebc>
  407484:	mov	w8, #0x1                   	// #1
  407488:	mov	w27, w22
  40748c:	b	406bf0 <sqrt@plt+0x4ec0>
  407490:	mov	w8, wzr
  407494:	mov	w27, w22
  407498:	cbnz	w8, 406bf0 <sqrt@plt+0x4ec0>
  40749c:	b	406db8 <sqrt@plt+0x5088>
  4074a0:	mov	x0, x20
  4074a4:	mov	w1, w27
  4074a8:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  4074ac:	and	w27, w27, #0xff
  4074b0:	b	406bec <sqrt@plt+0x4ebc>
  4074b4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  4074b8:	add	x0, x0, #0x27e
  4074bc:	b	4074c8 <sqrt@plt+0x5798>
  4074c0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  4074c4:	add	x0, x0, #0x26c
  4074c8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  4074cc:	add	x1, x1, #0xa58
  4074d0:	mov	x2, x1
  4074d4:	mov	x3, x1
  4074d8:	bl	414004 <sqrt@plt+0x122d4>
  4074dc:	mov	w27, #0x105                 	// #261
  4074e0:	b	406bec <sqrt@plt+0x4ebc>
  4074e4:	mov	w1, #0x22                  	// #34
  4074e8:	mov	x0, x20
  4074ec:	bl	405070 <sqrt@plt+0x3340>
  4074f0:	mov	w27, #0x105                 	// #261
  4074f4:	b	406bec <sqrt@plt+0x4ebc>
  4074f8:	bl	405ecc <sqrt@plt+0x419c>
  4074fc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407500:	mov	x0, x20
  407504:	add	x1, x1, #0x295
  407508:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  40750c:	mov	w27, #0x162                 	// #354
  407510:	b	406bec <sqrt@plt+0x4ebc>
  407514:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407518:	mov	x0, x20
  40751c:	add	x1, x1, #0x298
  407520:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  407524:	mov	w27, #0x3c                  	// #60
  407528:	b	406bec <sqrt@plt+0x4ebc>
  40752c:	mov	w0, #0x74                  	// #116
  407530:	mov	w1, wzr
  407534:	bl	406038 <sqrt@plt+0x4308>
  407538:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  40753c:	mov	x0, x20
  407540:	add	x1, x1, #0x288
  407544:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  407548:	mov	w27, #0x27                  	// #39
  40754c:	b	406bec <sqrt@plt+0x4ebc>
  407550:	ldr	w8, [x29, #12]
  407554:	cbz	w8, 40760c <sqrt@plt+0x58dc>
  407558:	mov	x0, x21
  40755c:	mov	w1, wzr
  407560:	bl	405070 <sqrt@plt+0x3340>
  407564:	mov	x0, x21
  407568:	bl	4050bc <sqrt@plt+0x338c>
  40756c:	mov	x1, x0
  407570:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407574:	add	x0, x0, #0xe38
  407578:	bl	40539c <sqrt@plt+0x366c>
  40757c:	mov	x28, x0
  407580:	mov	x0, x21
  407584:	bl	408fa4 <sqrt@plt+0x7274>
  407588:	sub	w1, w0, #0x1
  40758c:	mov	x0, x21
  407590:	bl	415bb4 <_ZdlPvm@@Base+0x92c>
  407594:	cbz	x28, 407610 <sqrt@plt+0x58e0>
  407598:	cmp	w27, #0x28
  40759c:	b.ne	407624 <sqrt@plt+0x58f4>  // b.any
  4075a0:	bl	405ecc <sqrt@plt+0x419c>
  4075a4:	mov	x0, x28
  4075a8:	bl	4060e8 <sqrt@plt+0x43b8>
  4075ac:	cbnz	x28, 407614 <sqrt@plt+0x58e4>
  4075b0:	mov	x0, x20
  4075b4:	mov	x1, x21
  4075b8:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  4075bc:	mov	x0, x21
  4075c0:	mov	w1, wzr
  4075c4:	bl	408fac <sqrt@plt+0x727c>
  4075c8:	ldrb	w1, [x0]
  4075cc:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2648>
  4075d0:	add	x0, x0, #0x54
  4075d4:	bl	408ffc <sqrt@plt+0x72cc>
  4075d8:	cmp	w0, #0x0
  4075dc:	mov	w8, #0x102                 	// #258
  4075e0:	cinc	w22, w8, eq  // eq = none
  4075e4:	mov	w8, #0x1                   	// #1
  4075e8:	mov	w27, w22
  4075ec:	cbnz	w8, 406bf0 <sqrt@plt+0x4ec0>
  4075f0:	b	407434 <sqrt@plt+0x5704>
  4075f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4075f8:	mov	x0, x20
  4075fc:	add	x1, x1, #0x292
  407600:	bl	4155d8 <_ZdlPvm@@Base+0x350>
  407604:	mov	w27, #0x10a                 	// #266
  407608:	b	406bec <sqrt@plt+0x4ebc>
  40760c:	mov	x28, xzr
  407610:	cbz	x28, 4075b0 <sqrt@plt+0x5880>
  407614:	mov	w8, wzr
  407618:	mov	w27, w22
  40761c:	cbnz	w8, 406bf0 <sqrt@plt+0x4ec0>
  407620:	b	407434 <sqrt@plt+0x5704>
  407624:	mov	w0, #0x20                  	// #32
  407628:	bl	4151ec <_Znwm@@Base>
  40762c:	mov	x26, x0
  407630:	mov	x1, x28
  407634:	bl	40592c <sqrt@plt+0x3bfc>
  407638:	mov	x0, x26
  40763c:	bl	405e74 <sqrt@plt+0x4144>
  407640:	cbnz	x28, 407614 <sqrt@plt+0x58e4>
  407644:	b	4075b0 <sqrt@plt+0x5880>
  407648:	mov	w0, w27
  40764c:	ldp	x20, x19, [sp, #112]
  407650:	ldp	x22, x21, [sp, #96]
  407654:	ldp	x24, x23, [sp, #80]
  407658:	ldp	x26, x25, [sp, #64]
  40765c:	ldp	x28, x27, [sp, #48]
  407660:	ldp	x29, x30, [sp, #32]
  407664:	ldp	d9, d8, [sp, #16]
  407668:	ldr	d10, [sp], #128
  40766c:	ret
  407670:	mov	x19, x0
  407674:	mov	x0, x26
  407678:	bl	415270 <_ZdlPv@@Base>
  40767c:	mov	x0, x19
  407680:	bl	401cb0 <_Unwind_Resume@plt>
  407684:	stp	x29, x30, [sp, #-96]!
  407688:	stp	x28, x27, [sp, #16]
  40768c:	stp	x26, x25, [sp, #32]
  407690:	stp	x24, x23, [sp, #48]
  407694:	stp	x22, x21, [sp, #64]
  407698:	stp	x20, x19, [sp, #80]
  40769c:	mov	x29, sp
  4076a0:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4076a4:	add	x0, x0, #0xe68
  4076a8:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  4076ac:	bl	405ecc <sqrt@plt+0x419c>
  4076b0:	sub	w8, w0, #0x9
  4076b4:	cmp	w8, #0x2
  4076b8:	b.cc	4076ac <sqrt@plt+0x597c>  // b.lo, b.ul, b.last
  4076bc:	mov	w19, w0
  4076c0:	cmp	w0, #0x20
  4076c4:	b.eq	4076ac <sqrt@plt+0x597c>  // b.none
  4076c8:	cmn	w19, #0x1
  4076cc:	b.ne	4076dc <sqrt@plt+0x59ac>  // b.any
  4076d0:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4d78>
  4076d4:	add	x20, x20, #0x2ab
  4076d8:	b	407874 <sqrt@plt+0x5b44>
  4076dc:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4076e0:	add	x0, x0, #0xe58
  4076e4:	mov	w1, w19
  4076e8:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  4076ec:	bl	405ecc <sqrt@plt+0x419c>
  4076f0:	cmn	w0, #0x1
  4076f4:	b.eq	40786c <sqrt@plt+0x5b3c>  // b.none
  4076f8:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  4076fc:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4d78>
  407700:	adrp	x23, 419000 <_ZdlPvm@@Base+0x3d78>
  407704:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  407708:	mov	w21, w0
  40770c:	mov	w27, wzr
  407710:	mov	w25, wzr
  407714:	mov	w28, wzr
  407718:	add	x22, x22, #0xe68
  40771c:	add	x20, x20, #0x2bd
  407720:	mov	w26, #0x3                   	// #3
  407724:	add	x23, x23, #0xfa8
  407728:	add	x24, x24, #0xe58
  40772c:	cmp	w21, #0xa
  407730:	b.ne	407754 <sqrt@plt+0x5a24>  // b.any
  407734:	mov	w28, #0x1                   	// #1
  407738:	cmp	w27, #0x2
  40773c:	b.ne	407760 <sqrt@plt+0x5a30>  // b.any
  407740:	cmp	w21, #0xa
  407744:	cset	w27, ne  // ne = any
  407748:	cmp	w27, #0x3
  40774c:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  407750:	b	407864 <sqrt@plt+0x5b34>
  407754:	cbz	w28, 4077e0 <sqrt@plt+0x5ab0>
  407758:	cmp	w27, #0x2
  40775c:	b.eq	407740 <sqrt@plt+0x5a10>  // b.none
  407760:	cmp	w27, #0x1
  407764:	b.eq	40779c <sqrt@plt+0x5a6c>  // b.none
  407768:	cbnz	w27, 4077c4 <sqrt@plt+0x5a94>
  40776c:	cmp	w19, #0x7b
  407770:	b.ne	4077f8 <sqrt@plt+0x5ac8>  // b.any
  407774:	cmp	w21, #0x22
  407778:	b.eq	407828 <sqrt@plt+0x5af8>  // b.none
  40777c:	cmp	w21, #0x7d
  407780:	b.eq	407854 <sqrt@plt+0x5b24>  // b.none
  407784:	cmp	w21, #0x7b
  407788:	b.ne	40782c <sqrt@plt+0x5afc>  // b.any
  40778c:	add	w25, w25, #0x1
  407790:	cmp	w27, #0x3
  407794:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  407798:	b	407864 <sqrt@plt+0x5b34>
  40779c:	cmp	w21, #0xa
  4077a0:	b.eq	407810 <sqrt@plt+0x5ae0>  // b.none
  4077a4:	cmp	w21, #0x22
  4077a8:	b.eq	407810 <sqrt@plt+0x5ae0>  // b.none
  4077ac:	cmp	w21, #0x5c
  4077b0:	b.ne	40782c <sqrt@plt+0x5afc>  // b.any
  4077b4:	mov	w27, #0x2                   	// #2
  4077b8:	cmp	w27, #0x3
  4077bc:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  4077c0:	b	407864 <sqrt@plt+0x5b34>
  4077c4:	mov	w1, #0x530                 	// #1328
  4077c8:	mov	w0, wzr
  4077cc:	mov	x2, x23
  4077d0:	bl	40504c <sqrt@plt+0x331c>
  4077d4:	cmp	w27, #0x3
  4077d8:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  4077dc:	b	407864 <sqrt@plt+0x5b34>
  4077e0:	mov	x0, x24
  4077e4:	mov	w1, w21
  4077e8:	bl	405070 <sqrt@plt+0x3340>
  4077ec:	cmp	w27, #0x2
  4077f0:	b.ne	407760 <sqrt@plt+0x5a30>  // b.any
  4077f4:	b	407740 <sqrt@plt+0x5a10>
  4077f8:	cmp	w21, w19
  4077fc:	b.ne	407820 <sqrt@plt+0x5af0>  // b.any
  407800:	mov	w27, #0x3                   	// #3
  407804:	cmp	w27, #0x3
  407808:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  40780c:	b	407864 <sqrt@plt+0x5b34>
  407810:	mov	w27, wzr
  407814:	cmp	w27, #0x3
  407818:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  40781c:	b	407864 <sqrt@plt+0x5b34>
  407820:	cmp	w21, #0x22
  407824:	b.ne	40782c <sqrt@plt+0x5afc>  // b.any
  407828:	mov	w27, #0x1                   	// #1
  40782c:	cmp	w27, #0x3
  407830:	b.eq	407864 <sqrt@plt+0x5b34>  // b.none
  407834:	mov	x0, x22
  407838:	mov	w1, w21
  40783c:	bl	405070 <sqrt@plt+0x3340>
  407840:	bl	405ecc <sqrt@plt+0x419c>
  407844:	mov	w21, w0
  407848:	cmn	w0, #0x1
  40784c:	b.ne	40772c <sqrt@plt+0x59fc>  // b.any
  407850:	b	407874 <sqrt@plt+0x5b44>
  407854:	subs	w25, w25, #0x1
  407858:	csel	w27, w26, w27, lt  // lt = tstop
  40785c:	cmp	w27, #0x3
  407860:	b.ne	407834 <sqrt@plt+0x5b04>  // b.any
  407864:	mov	w0, #0x1                   	// #1
  407868:	b	407890 <sqrt@plt+0x5b60>
  40786c:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4d78>
  407870:	add	x20, x20, #0x2bd
  407874:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  407878:	add	x1, x1, #0xa58
  40787c:	mov	x0, x20
  407880:	mov	x2, x1
  407884:	mov	x3, x1
  407888:	bl	405808 <sqrt@plt+0x3ad8>
  40788c:	mov	w0, wzr
  407890:	ldp	x20, x19, [sp, #80]
  407894:	ldp	x22, x21, [sp, #64]
  407898:	ldp	x24, x23, [sp, #48]
  40789c:	ldp	x26, x25, [sp, #32]
  4078a0:	ldp	x28, x27, [sp, #16]
  4078a4:	ldp	x29, x30, [sp], #96
  4078a8:	ret
  4078ac:	sub	sp, sp, #0x30
  4078b0:	stp	x29, x30, [sp, #16]
  4078b4:	str	x19, [sp, #32]
  4078b8:	add	x29, sp, #0x10
  4078bc:	mov	w0, wzr
  4078c0:	bl	406b78 <sqrt@plt+0x4e48>
  4078c4:	orr	w8, w0, #0x1
  4078c8:	cmp	w8, #0x103
  4078cc:	b.ne	407944 <sqrt@plt+0x5c14>  // b.any
  4078d0:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4078d4:	add	x19, x19, #0xe68
  4078d8:	mov	x0, x19
  4078dc:	mov	w1, wzr
  4078e0:	bl	405070 <sqrt@plt+0x3340>
  4078e4:	mov	x0, sp
  4078e8:	mov	x1, x19
  4078ec:	bl	4154bc <_ZdlPvm@@Base+0x234>
  4078f0:	mov	x0, sp
  4078f4:	bl	4050bc <sqrt@plt+0x338c>
  4078f8:	mov	x19, x0
  4078fc:	bl	407684 <sqrt@plt+0x5954>
  407900:	cbz	w0, 407938 <sqrt@plt+0x5c08>
  407904:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407908:	add	x0, x0, #0xe68
  40790c:	mov	w1, wzr
  407910:	bl	405070 <sqrt@plt+0x3340>
  407914:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  407918:	add	x0, x0, #0xe68
  40791c:	bl	4050bc <sqrt@plt+0x338c>
  407920:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  407924:	mov	x2, x0
  407928:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  40792c:	add	x0, x0, #0xe38
  407930:	mov	x1, x19
  407934:	bl	405184 <sqrt@plt+0x3454>
  407938:	mov	x0, sp
  40793c:	bl	415500 <_ZdlPvm@@Base+0x278>
  407940:	b	407960 <sqrt@plt+0x5c30>
  407944:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  407948:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  40794c:	add	x1, x1, #0xa58
  407950:	add	x0, x0, #0x2d7
  407954:	mov	x2, x1
  407958:	mov	x3, x1
  40795c:	bl	405808 <sqrt@plt+0x3ad8>
  407960:	ldr	x19, [sp, #32]
  407964:	ldp	x29, x30, [sp, #16]
  407968:	add	sp, sp, #0x30
  40796c:	ret
  407970:	mov	x19, x0
  407974:	mov	x0, sp
  407978:	bl	415500 <_ZdlPvm@@Base+0x278>
  40797c:	mov	x0, x19
  407980:	bl	401cb0 <_Unwind_Resume@plt>
  407984:	stp	x29, x30, [sp, #-32]!
  407988:	str	x19, [sp, #16]
  40798c:	mov	x29, sp
  407990:	mov	w0, wzr
  407994:	bl	406b78 <sqrt@plt+0x4e48>
  407998:	orr	w8, w0, #0x1
  40799c:	cmp	w8, #0x103
  4079a0:	b.ne	4079d8 <sqrt@plt+0x5ca8>  // b.any
  4079a4:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4079a8:	add	x19, x19, #0xe68
  4079ac:	mov	x0, x19
  4079b0:	mov	w1, wzr
  4079b4:	bl	405070 <sqrt@plt+0x3340>
  4079b8:	mov	x0, x19
  4079bc:	bl	4050bc <sqrt@plt+0x338c>
  4079c0:	mov	x1, x0
  4079c4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4079c8:	add	x0, x0, #0xe38
  4079cc:	mov	x2, xzr
  4079d0:	bl	405184 <sqrt@plt+0x3454>
  4079d4:	b	4079f4 <sqrt@plt+0x5cc4>
  4079d8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  4079dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  4079e0:	add	x1, x1, #0xa58
  4079e4:	add	x0, x0, #0x2d7
  4079e8:	mov	x2, x1
  4079ec:	mov	x3, x1
  4079f0:	bl	405808 <sqrt@plt+0x3ad8>
  4079f4:	ldr	x19, [sp, #16]
  4079f8:	ldp	x29, x30, [sp], #32
  4079fc:	ret
  407a00:	str	d10, [sp, #-80]!
  407a04:	stp	d9, d8, [sp, #16]
  407a08:	stp	x29, x30, [sp, #32]
  407a0c:	stp	x22, x21, [sp, #48]
  407a10:	stp	x20, x19, [sp, #64]
  407a14:	mov	x29, sp
  407a18:	mov	x19, x3
  407a1c:	mov	v8.16b, v2.16b
  407a20:	mov	w20, w2
  407a24:	mov	v9.16b, v1.16b
  407a28:	mov	v10.16b, v0.16b
  407a2c:	mov	x21, x1
  407a30:	mov	x22, x0
  407a34:	bl	405548 <sqrt@plt+0x3818>
  407a38:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  407a3c:	add	x8, x8, #0xce0
  407a40:	stp	x21, x19, [x22, #16]
  407a44:	stp	d10, d9, [x22, #32]
  407a48:	str	w20, [x22, #48]
  407a4c:	str	d8, [x22, #56]
  407a50:	str	x19, [x22, #64]
  407a54:	str	x8, [x22]
  407a58:	str	wzr, [x22, #72]
  407a5c:	ldp	x20, x19, [sp, #64]
  407a60:	ldp	x22, x21, [sp, #48]
  407a64:	ldp	x29, x30, [sp, #32]
  407a68:	ldp	d9, d8, [sp, #16]
  407a6c:	ldr	d10, [sp], #80
  407a70:	ret
  407a74:	stp	x29, x30, [sp, #-32]!
  407a78:	str	x19, [sp, #16]
  407a7c:	mov	x19, x0
  407a80:	ldr	x0, [x0, #16]
  407a84:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  407a88:	add	x8, x8, #0xce0
  407a8c:	mov	x29, sp
  407a90:	str	x8, [x19]
  407a94:	bl	4019d0 <free@plt>
  407a98:	ldr	x0, [x19, #24]
  407a9c:	bl	4019d0 <free@plt>
  407aa0:	ldr	x19, [sp, #16]
  407aa4:	ldp	x29, x30, [sp], #32
  407aa8:	ret
  407aac:	stp	x29, x30, [sp, #-32]!
  407ab0:	str	x19, [sp, #16]
  407ab4:	mov	x29, sp
  407ab8:	mov	x19, x0
  407abc:	bl	407a74 <sqrt@plt+0x5d44>
  407ac0:	mov	x0, x19
  407ac4:	bl	415270 <_ZdlPv@@Base>
  407ac8:	ldr	x19, [sp, #16]
  407acc:	ldp	x29, x30, [sp], #32
  407ad0:	ret
  407ad4:	stp	x29, x30, [sp, #-32]!
  407ad8:	str	x19, [sp, #16]
  407adc:	mov	x29, sp
  407ae0:	ldr	x8, [x0, #64]
  407ae4:	cbz	x8, 407bb4 <sqrt@plt+0x5e84>
  407ae8:	ldr	x8, [x0, #64]
  407aec:	mov	x19, x0
  407af0:	b	407b00 <sqrt@plt+0x5dd0>
  407af4:	ldr	x8, [x19, #24]
  407af8:	str	wzr, [x19, #72]
  407afc:	str	x8, [x19, #64]
  407b00:	ldrb	w9, [x8]
  407b04:	cbnz	w9, 407b78 <sqrt@plt+0x5e48>
  407b08:	ldr	w8, [x19, #72]
  407b0c:	cbz	w8, 407b88 <sqrt@plt+0x5e58>
  407b10:	ldr	x0, [x19, #16]
  407b14:	add	x1, x29, #0x18
  407b18:	bl	404b34 <sqrt@plt+0x2e04>
  407b1c:	cbz	w0, 407b98 <sqrt@plt+0x5e68>
  407b20:	ldr	d0, [x19, #56]
  407b24:	ldr	d1, [x29, #24]
  407b28:	ldr	w8, [x19, #48]
  407b2c:	fadd	d2, d0, d1
  407b30:	fmul	d0, d0, d1
  407b34:	cmp	w8, #0x0
  407b38:	fcsel	d0, d2, d0, eq  // eq = none
  407b3c:	str	d0, [x29, #24]
  407b40:	ldr	x0, [x19, #16]
  407b44:	bl	404914 <sqrt@plt+0x2be4>
  407b48:	ldp	d2, d0, [x19, #32]
  407b4c:	ldr	d1, [x29, #24]
  407b50:	fcmp	d2, d0
  407b54:	b.hi	407b60 <sqrt@plt+0x5e30>  // b.pmore
  407b58:	fcmp	d1, d0
  407b5c:	b.gt	407b70 <sqrt@plt+0x5e40>
  407b60:	fcmp	d2, d0
  407b64:	b.lt	407af4 <sqrt@plt+0x5dc4>  // b.tstop
  407b68:	fcmp	d1, d0
  407b6c:	b.pl	407af4 <sqrt@plt+0x5dc4>  // b.nfrst
  407b70:	str	xzr, [x19, #64]
  407b74:	b	407bb4 <sqrt@plt+0x5e84>
  407b78:	add	x9, x8, #0x1
  407b7c:	str	x9, [x19, #64]
  407b80:	ldrb	w0, [x8]
  407b84:	b	407bb8 <sqrt@plt+0x5e88>
  407b88:	mov	w8, #0x1                   	// #1
  407b8c:	str	w8, [x19, #72]
  407b90:	mov	w0, #0xa                   	// #10
  407b94:	b	407bb8 <sqrt@plt+0x5e88>
  407b98:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  407b9c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  407ba0:	add	x1, x1, #0xa58
  407ba4:	add	x0, x0, #0x2fd
  407ba8:	mov	x2, x1
  407bac:	mov	x3, x1
  407bb0:	bl	405808 <sqrt@plt+0x3ad8>
  407bb4:	mov	w0, #0xffffffff            	// #-1
  407bb8:	ldr	x19, [sp, #16]
  407bbc:	ldp	x29, x30, [sp], #32
  407bc0:	ret
  407bc4:	stp	x29, x30, [sp, #-32]!
  407bc8:	str	x19, [sp, #16]
  407bcc:	mov	x29, sp
  407bd0:	ldr	x8, [x0, #64]
  407bd4:	cbz	x8, 407c64 <sqrt@plt+0x5f34>
  407bd8:	mov	x19, x0
  407bdc:	ldrb	w0, [x8]
  407be0:	cbnz	w0, 407c68 <sqrt@plt+0x5f38>
  407be4:	ldr	w8, [x19, #72]
  407be8:	cbz	w8, 407c20 <sqrt@plt+0x5ef0>
  407bec:	ldr	x0, [x19, #16]
  407bf0:	add	x1, x29, #0x18
  407bf4:	bl	404b34 <sqrt@plt+0x2e04>
  407bf8:	cbz	w0, 407c64 <sqrt@plt+0x5f34>
  407bfc:	ldr	w8, [x19, #48]
  407c00:	cbz	w8, 407c28 <sqrt@plt+0x5ef8>
  407c04:	ldr	d0, [x29, #24]
  407c08:	ldr	d1, [x19, #56]
  407c0c:	ldr	d2, [x19, #40]
  407c10:	fmul	d0, d0, d1
  407c14:	fcmp	d0, d2
  407c18:	b.le	407c74 <sqrt@plt+0x5f44>
  407c1c:	b	407c64 <sqrt@plt+0x5f34>
  407c20:	mov	w0, #0xa                   	// #10
  407c24:	b	407c68 <sqrt@plt+0x5f38>
  407c28:	ldp	d1, d0, [x19, #32]
  407c2c:	fcmp	d1, d0
  407c30:	b.hi	407c48 <sqrt@plt+0x5f18>  // b.pmore
  407c34:	ldr	d2, [x29, #24]
  407c38:	ldr	d3, [x19, #56]
  407c3c:	fadd	d2, d2, d3
  407c40:	fcmp	d2, d0
  407c44:	b.gt	407c64 <sqrt@plt+0x5f34>
  407c48:	fcmp	d1, d0
  407c4c:	b.lt	407c74 <sqrt@plt+0x5f44>  // b.tstop
  407c50:	ldr	d1, [x29, #24]
  407c54:	ldr	d2, [x19, #56]
  407c58:	fadd	d1, d1, d2
  407c5c:	fcmp	d1, d0
  407c60:	b.pl	407c74 <sqrt@plt+0x5f44>  // b.nfrst
  407c64:	mov	w0, #0xffffffff            	// #-1
  407c68:	ldr	x19, [sp, #16]
  407c6c:	ldp	x29, x30, [sp], #32
  407c70:	ret
  407c74:	ldr	x8, [x19, #24]
  407c78:	ldrb	w8, [x8]
  407c7c:	cmp	w8, #0x0
  407c80:	csinv	w0, w8, wzr, ne  // ne = any
  407c84:	b	407c68 <sqrt@plt+0x5f38>
  407c88:	str	d10, [sp, #-80]!
  407c8c:	stp	d9, d8, [sp, #16]
  407c90:	stp	x29, x30, [sp, #32]
  407c94:	stp	x22, x21, [sp, #48]
  407c98:	stp	x20, x19, [sp, #64]
  407c9c:	mov	x29, sp
  407ca0:	mov	x19, x2
  407ca4:	mov	v8.16b, v2.16b
  407ca8:	mov	w20, w1
  407cac:	mov	v9.16b, v1.16b
  407cb0:	mov	v10.16b, v0.16b
  407cb4:	mov	x21, x0
  407cb8:	bl	404914 <sqrt@plt+0x2be4>
  407cbc:	cbz	w20, 407cc8 <sqrt@plt+0x5f98>
  407cc0:	fcmp	d8, #0.0
  407cc4:	b.ls	407d18 <sqrt@plt+0x5fe8>  // b.plast
  407cc8:	fcmp	d10, d9
  407ccc:	b.le	407cd8 <sqrt@plt+0x5fa8>
  407cd0:	fcmp	d8, #0.0
  407cd4:	b.gt	407d18 <sqrt@plt+0x5fe8>
  407cd8:	fcmp	d10, d9
  407cdc:	b.pl	407ce8 <sqrt@plt+0x5fb8>  // b.nfrst
  407ce0:	fcmp	d8, #0.0
  407ce4:	b.mi	407d18 <sqrt@plt+0x5fe8>  // b.first
  407ce8:	mov	w0, #0x50                  	// #80
  407cec:	bl	4151ec <_Znwm@@Base>
  407cf0:	mov	x1, x21
  407cf4:	mov	v0.16b, v10.16b
  407cf8:	mov	v1.16b, v9.16b
  407cfc:	mov	w2, w20
  407d00:	mov	v2.16b, v8.16b
  407d04:	mov	x3, x19
  407d08:	mov	x22, x0
  407d0c:	bl	407a00 <sqrt@plt+0x5cd0>
  407d10:	mov	x0, x22
  407d14:	bl	405e74 <sqrt@plt+0x4144>
  407d18:	ldp	x20, x19, [sp, #64]
  407d1c:	ldp	x22, x21, [sp, #48]
  407d20:	ldp	x29, x30, [sp, #32]
  407d24:	ldp	d9, d8, [sp, #16]
  407d28:	ldr	d10, [sp], #80
  407d2c:	ret
  407d30:	sub	sp, sp, #0x50
  407d34:	stp	x29, x30, [sp, #32]
  407d38:	str	x21, [sp, #48]
  407d3c:	stp	x20, x19, [sp, #64]
  407d40:	add	x29, sp, #0x20
  407d44:	mov	x19, x0
  407d48:	bl	401bb0 <__errno_location@plt>
  407d4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  407d50:	mov	x20, x0
  407d54:	str	wzr, [x0]
  407d58:	add	x1, x1, #0x25a
  407d5c:	mov	x0, x19
  407d60:	bl	401be0 <fopen@plt>
  407d64:	cbz	x0, 407d90 <sqrt@plt+0x6060>
  407d68:	mov	x21, x0
  407d6c:	mov	w0, #0x40                  	// #64
  407d70:	bl	4151ec <_Znwm@@Base>
  407d74:	mov	x20, x0
  407d78:	mov	x1, x21
  407d7c:	mov	x2, x19
  407d80:	bl	405564 <sqrt@plt+0x3834>
  407d84:	mov	x0, x20
  407d88:	bl	405e74 <sqrt@plt+0x4144>
  407d8c:	b	407dcc <sqrt@plt+0x609c>
  407d90:	add	x0, sp, #0x10
  407d94:	mov	x1, x19
  407d98:	bl	413d94 <sqrt@plt+0x12064>
  407d9c:	ldr	w0, [x20]
  407da0:	bl	401a50 <strerror@plt>
  407da4:	mov	x1, x0
  407da8:	mov	x0, sp
  407dac:	bl	413d94 <sqrt@plt+0x12064>
  407db0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  407db4:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2648>
  407db8:	add	x0, x0, #0x326
  407dbc:	add	x3, x3, #0xa58
  407dc0:	add	x1, sp, #0x10
  407dc4:	mov	x2, sp
  407dc8:	bl	405808 <sqrt@plt+0x3ad8>
  407dcc:	ldp	x20, x19, [sp, #64]
  407dd0:	ldr	x21, [sp, #48]
  407dd4:	ldp	x29, x30, [sp, #32]
  407dd8:	add	sp, sp, #0x50
  407ddc:	ret
  407de0:	mov	x19, x0
  407de4:	mov	x0, x20
  407de8:	bl	415270 <_ZdlPv@@Base>
  407dec:	mov	x0, x19
  407df0:	bl	401cb0 <_Unwind_Resume@plt>
  407df4:	stp	x29, x30, [sp, #-32]!
  407df8:	stp	x20, x19, [sp, #16]
  407dfc:	mov	x29, sp
  407e00:	mov	x19, x1
  407e04:	mov	x1, x2
  407e08:	mov	x2, x3
  407e0c:	mov	x20, x0
  407e10:	bl	407e30 <sqrt@plt+0x6100>
  407e14:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  407e18:	add	x8, x8, #0xd18
  407e1c:	str	x8, [x20]
  407e20:	str	x19, [x20, #208]
  407e24:	ldp	x20, x19, [sp, #16]
  407e28:	ldp	x29, x30, [sp], #32
  407e2c:	ret
  407e30:	stp	x29, x30, [sp, #-48]!
  407e34:	stp	x22, x21, [sp, #16]
  407e38:	stp	x20, x19, [sp, #32]
  407e3c:	mov	x29, sp
  407e40:	mov	x21, x2
  407e44:	mov	x22, x1
  407e48:	mov	x19, x0
  407e4c:	bl	405548 <sqrt@plt+0x3818>
  407e50:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  407e54:	add	x8, x8, #0xd98
  407e58:	add	x20, x19, #0xc0
  407e5c:	str	wzr, [x19, #16]
  407e60:	str	x8, [x19]
  407e64:	mov	x0, x20
  407e68:	bl	415388 <_ZdlPvm@@Base+0x100>
  407e6c:	str	xzr, [x19, #48]
  407e70:	mov	x0, x22
  407e74:	bl	405a00 <sqrt@plt+0x3cd0>
  407e78:	str	x0, [x19, #24]
  407e7c:	str	xzr, [x19, #40]
  407e80:	mov	x0, x21
  407e84:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  407e88:	str	x0, [x19, #32]
  407e8c:	ldp	x20, x19, [sp, #32]
  407e90:	ldp	x22, x21, [sp, #16]
  407e94:	ldp	x29, x30, [sp], #48
  407e98:	ret
  407e9c:	bl	401cb0 <_Unwind_Resume@plt>
  407ea0:	mov	x19, x0
  407ea4:	mov	x0, x20
  407ea8:	bl	415500 <_ZdlPvm@@Base+0x278>
  407eac:	mov	x0, x19
  407eb0:	bl	401cb0 <_Unwind_Resume@plt>
  407eb4:	stp	x29, x30, [sp, #-32]!
  407eb8:	str	x19, [sp, #16]
  407ebc:	mov	x19, x0
  407ec0:	ldr	x0, [x0, #208]
  407ec4:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  407ec8:	add	x8, x8, #0xd18
  407ecc:	mov	x29, sp
  407ed0:	str	x8, [x19]
  407ed4:	cbz	x0, 407ee4 <sqrt@plt+0x61b4>
  407ed8:	ldr	x8, [x0]
  407edc:	ldr	x8, [x8, #8]
  407ee0:	blr	x8
  407ee4:	mov	x0, x19
  407ee8:	bl	408f38 <sqrt@plt+0x7208>
  407eec:	ldr	x19, [sp, #16]
  407ef0:	ldp	x29, x30, [sp], #32
  407ef4:	ret
  407ef8:	stp	x29, x30, [sp, #-32]!
  407efc:	str	x19, [sp, #16]
  407f00:	mov	x29, sp
  407f04:	mov	x19, x0
  407f08:	bl	407eb4 <sqrt@plt+0x6184>
  407f0c:	mov	x0, x19
  407f10:	bl	415270 <_ZdlPv@@Base>
  407f14:	ldr	x19, [sp, #16]
  407f18:	ldp	x29, x30, [sp], #32
  407f1c:	ret
  407f20:	stp	x29, x30, [sp, #-16]!
  407f24:	mov	x29, sp
  407f28:	ldr	x0, [x0, #208]
  407f2c:	cbz	x0, 407f44 <sqrt@plt+0x6214>
  407f30:	ldr	x8, [x0]
  407f34:	ldr	x8, [x8, #16]
  407f38:	blr	x8
  407f3c:	ldp	x29, x30, [sp], #16
  407f40:	ret
  407f44:	mov	w0, #0xffffffff            	// #-1
  407f48:	ldp	x29, x30, [sp], #16
  407f4c:	ret
  407f50:	stp	x29, x30, [sp, #-32]!
  407f54:	str	x19, [sp, #16]
  407f58:	mov	x29, sp
  407f5c:	mov	x19, x0
  407f60:	bl	407e30 <sqrt@plt+0x6100>
  407f64:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  407f68:	add	x8, x8, #0xd58
  407f6c:	str	x8, [x19]
  407f70:	ldr	x19, [sp, #16]
  407f74:	ldp	x29, x30, [sp], #32
  407f78:	ret
  407f7c:	stp	x29, x30, [sp, #-32]!
  407f80:	stp	x20, x19, [sp, #16]
  407f84:	mov	x29, sp
  407f88:	mov	x19, x0
  407f8c:	b	407f9c <sqrt@plt+0x626c>
  407f90:	mov	w8, wzr
  407f94:	mov	w20, w0
  407f98:	tbz	w8, #0, 407fec <sqrt@plt+0x62bc>
  407f9c:	ldr	x0, [x19, #8]
  407fa0:	cbz	x0, 407fe8 <sqrt@plt+0x62b8>
  407fa4:	ldr	x8, [x0]
  407fa8:	ldr	x8, [x8, #16]
  407fac:	blr	x8
  407fb0:	cmn	w0, #0x1
  407fb4:	b.ne	407f90 <sqrt@plt+0x6260>  // b.any
  407fb8:	ldr	x0, [x19, #8]
  407fbc:	ldr	x8, [x0, #8]
  407fc0:	cbz	x8, 407fe0 <sqrt@plt+0x62b0>
  407fc4:	str	x8, [x19, #8]
  407fc8:	cbz	x0, 407fd8 <sqrt@plt+0x62a8>
  407fcc:	ldr	x8, [x0]
  407fd0:	ldr	x8, [x8, #8]
  407fd4:	blr	x8
  407fd8:	mov	w8, #0x1                   	// #1
  407fdc:	b	407f98 <sqrt@plt+0x6268>
  407fe0:	mov	w20, #0xffffffff            	// #-1
  407fe4:	b	407f98 <sqrt@plt+0x6268>
  407fe8:	mov	w20, #0xffffffff            	// #-1
  407fec:	mov	w0, w20
  407ff0:	ldp	x20, x19, [sp, #16]
  407ff4:	ldp	x29, x30, [sp], #32
  407ff8:	ret
  407ffc:	brk	#0x1
  408000:	stp	x29, x30, [sp, #-48]!
  408004:	stp	x22, x21, [sp, #16]
  408008:	stp	x20, x19, [sp, #32]
  40800c:	mov	x29, sp
  408010:	ldr	x8, [x0, #48]
  408014:	mov	x19, x0
  408018:	cbz	x8, 408048 <sqrt@plt+0x6318>
  40801c:	ldrb	w9, [x8]
  408020:	cbz	w9, 408044 <sqrt@plt+0x6314>
  408024:	add	x9, x8, #0x1
  408028:	str	x9, [x19, #48]
  40802c:	ldrb	w20, [x8]
  408030:	mov	w0, w20
  408034:	ldp	x20, x19, [sp, #32]
  408038:	ldp	x22, x21, [sp, #16]
  40803c:	ldp	x29, x30, [sp], #48
  408040:	ret
  408044:	str	xzr, [x19, #48]
  408048:	add	x21, x19, #0xc0
  40804c:	ldr	x8, [x19, #40]
  408050:	cbnz	x8, 408068 <sqrt@plt+0x6338>
  408054:	mov	x0, x19
  408058:	bl	408124 <sqrt@plt+0x63f4>
  40805c:	cbz	w0, 40811c <sqrt@plt+0x63ec>
  408060:	ldr	x8, [x19, #24]
  408064:	str	x8, [x19, #40]
  408068:	ldr	x8, [x19, #40]
  40806c:	ldrb	w8, [x8]
  408070:	cbnz	w8, 408080 <sqrt@plt+0x6350>
  408074:	b	408110 <sqrt@plt+0x63e0>
  408078:	mov	w8, #0x1                   	// #1
  40807c:	tbz	w8, #0, 408030 <sqrt@plt+0x6300>
  408080:	ldr	x8, [x19, #40]
  408084:	ldrsb	w10, [x8]
  408088:	and	w9, w10, #0xff
  40808c:	tbz	w10, #31, 408100 <sqrt@plt+0x63d0>
  408090:	cmp	w9, #0x9f
  408094:	b.hi	408100 <sqrt@plt+0x63d0>  // b.pmore
  408098:	add	x9, x8, #0x1
  40809c:	str	x9, [x19, #40]
  4080a0:	ldrb	w8, [x8]
  4080a4:	ldr	w9, [x19, #184]
  4080a8:	sub	x8, x8, #0x80
  4080ac:	cmp	w8, w9
  4080b0:	b.ge	408078 <sqrt@plt+0x6348>  // b.tcont
  4080b4:	add	x22, x19, x8, lsl #2
  4080b8:	ldr	w1, [x22, #56]!
  4080bc:	mov	x0, x21
  4080c0:	bl	408fac <sqrt@plt+0x727c>
  4080c4:	ldrb	w8, [x0]
  4080c8:	cbz	w8, 4080f4 <sqrt@plt+0x63c4>
  4080cc:	mov	x0, x21
  4080d0:	bl	4050bc <sqrt@plt+0x338c>
  4080d4:	ldrsw	x8, [x22]
  4080d8:	add	x8, x0, x8
  4080dc:	add	x9, x8, #0x1
  4080e0:	str	x9, [x19, #48]
  4080e4:	ldrb	w20, [x8]
  4080e8:	mov	w8, wzr
  4080ec:	tbnz	wzr, #0, 408080 <sqrt@plt+0x6350>
  4080f0:	b	408030 <sqrt@plt+0x6300>
  4080f4:	mov	w8, #0x1                   	// #1
  4080f8:	tbnz	w8, #0, 408080 <sqrt@plt+0x6350>
  4080fc:	b	408030 <sqrt@plt+0x6300>
  408100:	cbz	w9, 40804c <sqrt@plt+0x631c>
  408104:	add	x9, x8, #0x1
  408108:	str	x9, [x19, #40]
  40810c:	b	40802c <sqrt@plt+0x62fc>
  408110:	str	xzr, [x19, #40]
  408114:	mov	w20, #0xa                   	// #10
  408118:	b	408030 <sqrt@plt+0x6300>
  40811c:	mov	w20, #0xffffffff            	// #-1
  408120:	b	408030 <sqrt@plt+0x6300>
  408124:	stp	x29, x30, [sp, #-48]!
  408128:	str	x21, [sp, #16]
  40812c:	stp	x20, x19, [sp, #32]
  408130:	mov	x29, sp
  408134:	ldr	w8, [x0, #16]
  408138:	cbz	w8, 408144 <sqrt@plt+0x6414>
  40813c:	mov	w0, wzr
  408140:	b	408260 <sqrt@plt+0x6530>
  408144:	add	x20, x0, #0xc0
  408148:	mov	x19, x0
  40814c:	mov	x0, x20
  408150:	bl	415c14 <_ZdlPvm@@Base+0x98c>
  408154:	ldr	x8, [x19]
  408158:	str	wzr, [x19, #184]
  40815c:	b	408164 <sqrt@plt+0x6434>
  408160:	ldr	x8, [x19]
  408164:	ldr	x8, [x8, #40]
  408168:	mov	x0, x19
  40816c:	blr	x8
  408170:	mov	w21, w0
  408174:	cmp	w21, #0x20
  408178:	b.eq	408160 <sqrt@plt+0x6430>  // b.none
  40817c:	cmn	w21, #0x1
  408180:	b.eq	40821c <sqrt@plt+0x64ec>  // b.none
  408184:	cmp	w21, #0xa
  408188:	b.eq	40821c <sqrt@plt+0x64ec>  // b.none
  40818c:	ldr	w8, [x19, #184]
  408190:	cmp	w8, #0x20
  408194:	b.eq	4081fc <sqrt@plt+0x64cc>  // b.none
  408198:	mov	x0, x20
  40819c:	bl	408fa4 <sqrt@plt+0x7274>
  4081a0:	ldrsw	x8, [x19, #184]
  4081a4:	add	w9, w8, #0x1
  4081a8:	add	x8, x19, x8, lsl #2
  4081ac:	str	w9, [x19, #184]
  4081b0:	str	w0, [x8, #56]
  4081b4:	mov	x0, x20
  4081b8:	mov	w1, w21
  4081bc:	bl	405070 <sqrt@plt+0x3340>
  4081c0:	ldr	x8, [x19]
  4081c4:	mov	x0, x19
  4081c8:	ldr	x8, [x8, #40]
  4081cc:	blr	x8
  4081d0:	mov	w21, w0
  4081d4:	cmp	w0, #0x20
  4081d8:	b.eq	4081e4 <sqrt@plt+0x64b4>  // b.none
  4081dc:	cmp	w21, #0xa
  4081e0:	b.ne	4081b4 <sqrt@plt+0x6484>  // b.any
  4081e4:	mov	x0, x20
  4081e8:	mov	w1, wzr
  4081ec:	bl	405070 <sqrt@plt+0x3340>
  4081f0:	cmp	w21, #0x20
  4081f4:	b.ne	40817c <sqrt@plt+0x644c>  // b.any
  4081f8:	b	408160 <sqrt@plt+0x6430>
  4081fc:	ldr	x8, [x19]
  408200:	mov	x0, x19
  408204:	ldr	x8, [x8, #40]
  408208:	blr	x8
  40820c:	cmn	w0, #0x1
  408210:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  408214:	b.ne	4081fc <sqrt@plt+0x64cc>  // b.any
  408218:	mov	w21, w0
  40821c:	ldr	x8, [x19, #32]
  408220:	cbz	x8, 408248 <sqrt@plt+0x6518>
  408224:	ldr	w8, [x19, #184]
  408228:	cmp	w8, #0x1
  40822c:	b.lt	408248 <sqrt@plt+0x6518>  // b.tstop
  408230:	ldr	w1, [x19, #56]
  408234:	mov	x0, x20
  408238:	bl	408fac <sqrt@plt+0x727c>
  40823c:	ldr	x1, [x19, #32]
  408240:	bl	401bf0 <strcmp@plt>
  408244:	cbz	w0, 408270 <sqrt@plt+0x6540>
  408248:	ldr	w8, [x19, #184]
  40824c:	cmp	w8, #0x0
  408250:	cset	w8, gt
  408254:	cmp	w21, #0xa
  408258:	cset	w9, eq  // eq = none
  40825c:	orr	w0, w9, w8
  408260:	ldp	x20, x19, [sp, #32]
  408264:	ldr	x21, [sp, #16]
  408268:	ldp	x29, x30, [sp], #48
  40826c:	ret
  408270:	mov	w8, #0x1                   	// #1
  408274:	str	w8, [x19, #16]
  408278:	b	408260 <sqrt@plt+0x6530>
  40827c:	stp	x29, x30, [sp, #-48]!
  408280:	stp	x22, x21, [sp, #16]
  408284:	stp	x20, x19, [sp, #32]
  408288:	mov	x29, sp
  40828c:	ldr	x8, [x0, #48]
  408290:	mov	x19, x0
  408294:	cbz	x8, 4082b8 <sqrt@plt+0x6588>
  408298:	ldrb	w20, [x8]
  40829c:	cbz	w20, 4082b4 <sqrt@plt+0x6584>
  4082a0:	mov	w0, w20
  4082a4:	ldp	x20, x19, [sp, #32]
  4082a8:	ldp	x22, x21, [sp, #16]
  4082ac:	ldp	x29, x30, [sp], #48
  4082b0:	ret
  4082b4:	str	xzr, [x19, #48]
  4082b8:	add	x21, x19, #0xc0
  4082bc:	ldr	x8, [x19, #40]
  4082c0:	cbnz	x8, 4082d8 <sqrt@plt+0x65a8>
  4082c4:	mov	x0, x19
  4082c8:	bl	408124 <sqrt@plt+0x63f4>
  4082cc:	cbz	w0, 408380 <sqrt@plt+0x6650>
  4082d0:	ldr	x8, [x19, #24]
  4082d4:	str	x8, [x19, #40]
  4082d8:	ldr	x8, [x19, #40]
  4082dc:	ldrb	w8, [x8]
  4082e0:	cbnz	w8, 4082f0 <sqrt@plt+0x65c0>
  4082e4:	b	408378 <sqrt@plt+0x6648>
  4082e8:	mov	w8, #0x1                   	// #1
  4082ec:	tbz	w8, #0, 4082a0 <sqrt@plt+0x6570>
  4082f0:	ldr	x8, [x19, #40]
  4082f4:	ldrsb	w10, [x8]
  4082f8:	and	w9, w10, #0xff
  4082fc:	tbz	w10, #31, 40836c <sqrt@plt+0x663c>
  408300:	cmp	w9, #0x9f
  408304:	b.hi	40836c <sqrt@plt+0x663c>  // b.pmore
  408308:	add	x9, x8, #0x1
  40830c:	str	x9, [x19, #40]
  408310:	ldrb	w8, [x8]
  408314:	ldr	w9, [x19, #184]
  408318:	sub	x8, x8, #0x80
  40831c:	cmp	w8, w9
  408320:	b.ge	4082e8 <sqrt@plt+0x65b8>  // b.tcont
  408324:	add	x22, x19, x8, lsl #2
  408328:	ldr	w1, [x22, #56]!
  40832c:	mov	x0, x21
  408330:	bl	408fac <sqrt@plt+0x727c>
  408334:	ldrb	w8, [x0]
  408338:	cbz	w8, 408360 <sqrt@plt+0x6630>
  40833c:	mov	x0, x21
  408340:	bl	4050bc <sqrt@plt+0x338c>
  408344:	ldrsw	x8, [x22]
  408348:	add	x9, x0, x8
  40834c:	str	x9, [x19, #48]
  408350:	ldrb	w20, [x0, x8]
  408354:	mov	w8, wzr
  408358:	tbnz	wzr, #0, 4082f0 <sqrt@plt+0x65c0>
  40835c:	b	4082a0 <sqrt@plt+0x6570>
  408360:	mov	w8, #0x1                   	// #1
  408364:	tbnz	w8, #0, 4082f0 <sqrt@plt+0x65c0>
  408368:	b	4082a0 <sqrt@plt+0x6570>
  40836c:	cbz	w9, 4082bc <sqrt@plt+0x658c>
  408370:	mov	w20, w9
  408374:	b	4082a0 <sqrt@plt+0x6570>
  408378:	mov	w20, #0xa                   	// #10
  40837c:	b	4082a0 <sqrt@plt+0x6570>
  408380:	mov	w20, #0xffffffff            	// #-1
  408384:	b	4082a0 <sqrt@plt+0x6570>
  408388:	stp	x29, x30, [sp, #-48]!
  40838c:	str	x21, [sp, #16]
  408390:	stp	x20, x19, [sp, #32]
  408394:	mov	x29, sp
  408398:	mov	x19, x2
  40839c:	mov	x20, x1
  4083a0:	mov	x21, x0
  4083a4:	bl	405548 <sqrt@plt+0x3818>
  4083a8:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  4083ac:	add	x8, x8, #0xdd8
  4083b0:	mov	w9, #0x1                   	// #1
  4083b4:	str	x19, [x21, #16]
  4083b8:	str	x8, [x21]
  4083bc:	str	w9, [x21, #24]
  4083c0:	str	x20, [x21, #32]
  4083c4:	ldp	x20, x19, [sp, #32]
  4083c8:	ldr	x21, [sp, #16]
  4083cc:	ldp	x29, x30, [sp], #48
  4083d0:	ret
  4083d4:	stp	x29, x30, [sp, #-16]!
  4083d8:	mov	x29, sp
  4083dc:	ldr	x8, [x0, #32]
  4083e0:	adrp	x9, 419000 <_ZdlPvm@@Base+0x3d78>
  4083e4:	add	x9, x9, #0xdd8
  4083e8:	str	x9, [x0]
  4083ec:	mov	x0, x8
  4083f0:	bl	401990 <fclose@plt>
  4083f4:	ldp	x29, x30, [sp], #16
  4083f8:	ret
  4083fc:	stp	x29, x30, [sp, #-32]!
  408400:	str	x19, [sp, #16]
  408404:	mov	x29, sp
  408408:	mov	x19, x0
  40840c:	bl	4083d4 <sqrt@plt+0x66a4>
  408410:	mov	x0, x19
  408414:	bl	415270 <_ZdlPv@@Base>
  408418:	ldr	x19, [sp, #16]
  40841c:	ldp	x29, x30, [sp], #32
  408420:	ret
  408424:	sub	sp, sp, #0x40
  408428:	stp	x29, x30, [sp, #16]
  40842c:	stp	x22, x21, [sp, #32]
  408430:	stp	x20, x19, [sp, #48]
  408434:	add	x29, sp, #0x10
  408438:	mov	x19, x0
  40843c:	ldr	x0, [x0, #32]
  408440:	bl	401b00 <getc@plt>
  408444:	mov	w20, w0
  408448:	bl	408f80 <sqrt@plt+0x7250>
  40844c:	cbz	w0, 408494 <sqrt@plt+0x6764>
  408450:	adrp	x21, 419000 <_ZdlPvm@@Base+0x3d78>
  408454:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2648>
  408458:	add	x21, x21, #0xfc0
  40845c:	add	x22, x22, #0xa58
  408460:	mov	x0, sp
  408464:	mov	w1, w20
  408468:	bl	413dbc <sqrt@plt+0x1208c>
  40846c:	mov	x1, sp
  408470:	mov	x0, x21
  408474:	mov	x2, x22
  408478:	mov	x3, x22
  40847c:	bl	414004 <sqrt@plt+0x122d4>
  408480:	ldr	x0, [x19, #32]
  408484:	bl	401b00 <getc@plt>
  408488:	mov	w20, w0
  40848c:	bl	408f80 <sqrt@plt+0x7250>
  408490:	cbnz	w0, 408460 <sqrt@plt+0x6730>
  408494:	cmp	w20, #0xa
  408498:	b.ne	4084a8 <sqrt@plt+0x6778>  // b.any
  40849c:	ldr	w8, [x19, #24]
  4084a0:	add	w8, w8, #0x1
  4084a4:	str	w8, [x19, #24]
  4084a8:	mov	w0, w20
  4084ac:	ldp	x20, x19, [sp, #48]
  4084b0:	ldp	x22, x21, [sp, #32]
  4084b4:	ldp	x29, x30, [sp, #16]
  4084b8:	add	sp, sp, #0x40
  4084bc:	ret
  4084c0:	sub	sp, sp, #0x40
  4084c4:	stp	x29, x30, [sp, #16]
  4084c8:	stp	x22, x21, [sp, #32]
  4084cc:	stp	x20, x19, [sp, #48]
  4084d0:	add	x29, sp, #0x10
  4084d4:	mov	x19, x0
  4084d8:	ldr	x0, [x0, #32]
  4084dc:	bl	401b00 <getc@plt>
  4084e0:	mov	w20, w0
  4084e4:	bl	408f80 <sqrt@plt+0x7250>
  4084e8:	cbz	w0, 408530 <sqrt@plt+0x6800>
  4084ec:	adrp	x21, 419000 <_ZdlPvm@@Base+0x3d78>
  4084f0:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2648>
  4084f4:	add	x21, x21, #0xfc0
  4084f8:	add	x22, x22, #0xa58
  4084fc:	mov	x0, sp
  408500:	mov	w1, w20
  408504:	bl	413dbc <sqrt@plt+0x1208c>
  408508:	mov	x1, sp
  40850c:	mov	x0, x21
  408510:	mov	x2, x22
  408514:	mov	x3, x22
  408518:	bl	414004 <sqrt@plt+0x122d4>
  40851c:	ldr	x0, [x19, #32]
  408520:	bl	401b00 <getc@plt>
  408524:	mov	w20, w0
  408528:	bl	408f80 <sqrt@plt+0x7250>
  40852c:	cbnz	w0, 4084fc <sqrt@plt+0x67cc>
  408530:	cmn	w20, #0x1
  408534:	b.eq	408544 <sqrt@plt+0x6814>  // b.none
  408538:	ldr	x1, [x19, #32]
  40853c:	mov	w0, w20
  408540:	bl	401930 <ungetc@plt>
  408544:	mov	w0, w20
  408548:	ldp	x20, x19, [sp, #48]
  40854c:	ldp	x22, x21, [sp, #32]
  408550:	ldp	x29, x30, [sp, #16]
  408554:	add	sp, sp, #0x40
  408558:	ret
  40855c:	ldr	x8, [x0, #16]
  408560:	str	x8, [x1]
  408564:	ldr	w8, [x0, #24]
  408568:	mov	w0, #0x1                   	// #1
  40856c:	str	w8, [x2]
  408570:	ret
  408574:	sub	sp, sp, #0x60
  408578:	stp	x29, x30, [sp, #32]
  40857c:	stp	x24, x23, [sp, #48]
  408580:	stp	x22, x21, [sp, #64]
  408584:	stp	x20, x19, [sp, #80]
  408588:	add	x29, sp, #0x20
  40858c:	mov	x19, x2
  408590:	mov	x20, x1
  408594:	mov	x21, x0
  408598:	bl	401bb0 <__errno_location@plt>
  40859c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4085a0:	mov	x22, x0
  4085a4:	str	wzr, [x0]
  4085a8:	add	x1, x1, #0x25a
  4085ac:	mov	x0, x21
  4085b0:	bl	401be0 <fopen@plt>
  4085b4:	cbz	x0, 408600 <sqrt@plt+0x68d0>
  4085b8:	mov	x23, x0
  4085bc:	mov	w0, #0xd8                  	// #216
  4085c0:	bl	4151ec <_Znwm@@Base>
  4085c4:	mov	x22, x0
  4085c8:	mov	w0, #0x28                  	// #40
  4085cc:	bl	4151ec <_Znwm@@Base>
  4085d0:	mov	x1, x23
  4085d4:	mov	x2, x21
  4085d8:	mov	x24, x0
  4085dc:	bl	408388 <sqrt@plt+0x6658>
  4085e0:	mov	x0, x22
  4085e4:	mov	x1, x24
  4085e8:	mov	x2, x20
  4085ec:	mov	x3, x19
  4085f0:	bl	407df4 <sqrt@plt+0x60c4>
  4085f4:	mov	x0, x22
  4085f8:	bl	405e74 <sqrt@plt+0x4144>
  4085fc:	b	40863c <sqrt@plt+0x690c>
  408600:	add	x0, sp, #0x10
  408604:	mov	x1, x21
  408608:	bl	413d94 <sqrt@plt+0x12064>
  40860c:	ldr	w0, [x22]
  408610:	bl	401a50 <strerror@plt>
  408614:	mov	x1, x0
  408618:	mov	x0, sp
  40861c:	bl	413d94 <sqrt@plt+0x12064>
  408620:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408624:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2648>
  408628:	add	x0, x0, #0x326
  40862c:	add	x3, x3, #0xa58
  408630:	add	x1, sp, #0x10
  408634:	mov	x2, sp
  408638:	bl	405808 <sqrt@plt+0x3ad8>
  40863c:	ldp	x20, x19, [sp, #80]
  408640:	ldp	x22, x21, [sp, #64]
  408644:	ldp	x24, x23, [sp, #48]
  408648:	ldp	x29, x30, [sp, #32]
  40864c:	add	sp, sp, #0x60
  408650:	ret
  408654:	mov	x19, x0
  408658:	mov	x0, x22
  40865c:	bl	415270 <_ZdlPv@@Base>
  408660:	mov	x0, x19
  408664:	bl	401cb0 <_Unwind_Resume@plt>
  408668:	stp	x29, x30, [sp, #-48]!
  40866c:	str	x21, [sp, #16]
  408670:	stp	x20, x19, [sp, #32]
  408674:	mov	x29, sp
  408678:	mov	x21, x0
  40867c:	mov	w0, #0xd0                  	// #208
  408680:	mov	x20, x1
  408684:	bl	4151ec <_Znwm@@Base>
  408688:	mov	x19, x0
  40868c:	mov	x1, x21
  408690:	mov	x2, x20
  408694:	bl	407f50 <sqrt@plt+0x6220>
  408698:	mov	x0, x19
  40869c:	bl	405e74 <sqrt@plt+0x4144>
  4086a0:	ldp	x20, x19, [sp, #32]
  4086a4:	ldr	x21, [sp, #16]
  4086a8:	ldp	x29, x30, [sp], #48
  4086ac:	ret
  4086b0:	mov	x20, x0
  4086b4:	mov	x0, x19
  4086b8:	bl	415270 <_ZdlPv@@Base>
  4086bc:	mov	x0, x20
  4086c0:	bl	401cb0 <_Unwind_Resume@plt>
  4086c4:	stp	x29, x30, [sp, #-32]!
  4086c8:	stp	x20, x19, [sp, #16]
  4086cc:	mov	x29, sp
  4086d0:	mov	x20, x0
  4086d4:	mov	w0, #0x18                  	// #24
  4086d8:	bl	4151ec <_Znwm@@Base>
  4086dc:	mov	w1, #0xa                   	// #10
  4086e0:	mov	x19, x0
  4086e4:	bl	405fe4 <sqrt@plt+0x42b4>
  4086e8:	mov	x0, x19
  4086ec:	bl	405e74 <sqrt@plt+0x4144>
  4086f0:	mov	w0, #0x20                  	// #32
  4086f4:	bl	4151ec <_Znwm@@Base>
  4086f8:	mov	x19, x0
  4086fc:	mov	x1, x20
  408700:	bl	40592c <sqrt@plt+0x3bfc>
  408704:	mov	x0, x19
  408708:	bl	405e74 <sqrt@plt+0x4144>
  40870c:	ldp	x20, x19, [sp, #16]
  408710:	ldp	x29, x30, [sp], #32
  408714:	ret
  408718:	mov	x20, x0
  40871c:	mov	x0, x19
  408720:	bl	415270 <_ZdlPv@@Base>
  408724:	mov	x0, x20
  408728:	bl	401cb0 <_Unwind_Resume@plt>
  40872c:	stp	x29, x30, [sp, #-48]!
  408730:	str	x21, [sp, #16]
  408734:	stp	x20, x19, [sp, #32]
  408738:	mov	x29, sp
  40873c:	bl	405f64 <sqrt@plt+0x4234>
  408740:	cmp	w0, #0x20
  408744:	b.ne	408750 <sqrt@plt+0x6a20>  // b.any
  408748:	bl	405ecc <sqrt@plt+0x419c>
  40874c:	b	40873c <sqrt@plt+0x6a0c>
  408750:	mov	w19, w0
  408754:	cmn	w0, #0x1
  408758:	b.eq	40887c <sqrt@plt+0x6b4c>  // b.none
  40875c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  408760:	add	x0, x0, #0xf54
  408764:	mov	w1, w19
  408768:	bl	408ffc <sqrt@plt+0x72cc>
  40876c:	cbz	w0, 40887c <sqrt@plt+0x6b4c>
  408770:	bl	405ecc <sqrt@plt+0x419c>
  408774:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408778:	add	x0, x0, #0xe68
  40877c:	mov	w1, w19
  408780:	bl	415654 <_ZdlPvm@@Base+0x3cc>
  408784:	bl	405f64 <sqrt@plt+0x4234>
  408788:	cmn	w0, #0x1
  40878c:	b.eq	4087e0 <sqrt@plt+0x6ab0>  // b.none
  408790:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x2648>
  408794:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  408798:	mov	w20, w0
  40879c:	add	x19, x19, #0x654
  4087a0:	add	x21, x21, #0xe68
  4087a4:	b	4087c8 <sqrt@plt+0x6a98>
  4087a8:	bl	405ecc <sqrt@plt+0x419c>
  4087ac:	mov	x0, x21
  4087b0:	mov	w1, w20
  4087b4:	bl	405070 <sqrt@plt+0x3340>
  4087b8:	bl	405f64 <sqrt@plt+0x4234>
  4087bc:	mov	w20, w0
  4087c0:	cmn	w0, #0x1
  4087c4:	b.eq	4087e0 <sqrt@plt+0x6ab0>  // b.none
  4087c8:	mov	x0, x19
  4087cc:	mov	w1, w20
  4087d0:	bl	408ffc <sqrt@plt+0x72cc>
  4087d4:	cmp	w20, #0x5f
  4087d8:	b.eq	4087a8 <sqrt@plt+0x6a78>  // b.none
  4087dc:	cbnz	w0, 4087a8 <sqrt@plt+0x6a78>
  4087e0:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4087e4:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4087e8:	add	x19, x19, #0xe68
  4087ec:	add	x0, x0, #0xe58
  4087f0:	mov	x1, x19
  4087f4:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  4087f8:	mov	x0, x19
  4087fc:	mov	w1, wzr
  408800:	bl	405070 <sqrt@plt+0x3340>
  408804:	mov	x0, x19
  408808:	bl	4050bc <sqrt@plt+0x338c>
  40880c:	mov	x1, x0
  408810:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408814:	add	x0, x0, #0xe38
  408818:	bl	40539c <sqrt@plt+0x366c>
  40881c:	cbz	x0, 408830 <sqrt@plt+0x6b00>
  408820:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  408824:	mov	w8, wzr
  408828:	cbnz	w8, 40887c <sqrt@plt+0x6b4c>
  40882c:	b	4088ac <sqrt@plt+0x6b7c>
  408830:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408834:	add	x0, x0, #0xe68
  408838:	bl	408fa4 <sqrt@plt+0x7274>
  40883c:	cmp	w0, #0x2
  408840:	b.lt	408874 <sqrt@plt+0x6b44>  // b.tstop
  408844:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  408848:	sub	w19, w0, #0x1
  40884c:	add	x20, x20, #0xe68
  408850:	sub	w19, w19, #0x1
  408854:	mov	x0, x20
  408858:	mov	w1, w19
  40885c:	bl	408fac <sqrt@plt+0x727c>
  408860:	ldrb	w0, [x0]
  408864:	mov	w1, wzr
  408868:	bl	406038 <sqrt@plt+0x4308>
  40886c:	cmp	w19, #0x0
  408870:	b.gt	408850 <sqrt@plt+0x6b20>
  408874:	mov	w8, #0x1                   	// #1
  408878:	cbz	w8, 4088ac <sqrt@plt+0x6b7c>
  40887c:	bl	407684 <sqrt@plt+0x5954>
  408880:	cbz	w0, 4088a8 <sqrt@plt+0x6b78>
  408884:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  408888:	add	x19, x19, #0xe68
  40888c:	mov	x0, x19
  408890:	mov	w1, wzr
  408894:	bl	405070 <sqrt@plt+0x3340>
  408898:	mov	x0, x19
  40889c:	bl	4050bc <sqrt@plt+0x338c>
  4088a0:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  4088a4:	b	4088ac <sqrt@plt+0x6b7c>
  4088a8:	mov	x0, xzr
  4088ac:	ldp	x20, x19, [sp, #32]
  4088b0:	ldr	x21, [sp, #16]
  4088b4:	ldp	x29, x30, [sp], #48
  4088b8:	ret
  4088bc:	stp	x29, x30, [sp, #-32]!
  4088c0:	str	x19, [sp, #16]
  4088c4:	mov	x29, sp
  4088c8:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  4088cc:	ldr	w8, [x19, #2160]
  4088d0:	cmn	w8, #0x1
  4088d4:	b.ne	4088f8 <sqrt@plt+0x6bc8>  // b.any
  4088d8:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  4088dc:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  4088e0:	add	x0, x0, #0xe88
  4088e4:	add	x1, x1, #0xe58
  4088e8:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  4088ec:	mov	w0, #0x1                   	// #1
  4088f0:	bl	406b78 <sqrt@plt+0x4e48>
  4088f4:	str	w0, [x19, #2160]
  4088f8:	ldr	x19, [sp, #16]
  4088fc:	ldp	x29, x30, [sp], #32
  408900:	ret
  408904:	stp	x29, x30, [sp, #-96]!
  408908:	stp	x28, x27, [sp, #16]
  40890c:	stp	x26, x25, [sp, #32]
  408910:	stp	x24, x23, [sp, #48]
  408914:	stp	x22, x21, [sp, #64]
  408918:	stp	x20, x19, [sp, #80]
  40891c:	mov	x29, sp
  408920:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  408924:	ldr	w8, [x19, #3716]
  408928:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40892c:	cbz	w8, 408974 <sqrt@plt+0x6c44>
  408930:	ldr	w8, [x23, #2160]
  408934:	adrp	x2, 419000 <_ZdlPvm@@Base+0x3d78>
  408938:	add	x2, x2, #0xfa8
  40893c:	mov	w1, #0x6f9                 	// #1785
  408940:	cmn	w8, #0x1
  408944:	cset	w0, eq  // eq = none
  408948:	bl	40504c <sqrt@plt+0x331c>
  40894c:	ldr	w8, [x19, #3716]
  408950:	cmp	w8, #0x2
  408954:	b.ne	408cec <sqrt@plt+0x6fbc>  // b.any
  408958:	bl	40872c <sqrt@plt+0x69fc>
  40895c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408960:	cmp	x0, #0x0
  408964:	mov	w9, #0x107                 	// #263
  408968:	str	x0, [x8, #2576]
  40896c:	csel	w27, wzr, w9, eq  // eq = none
  408970:	b	408d28 <sqrt@plt+0x6ff8>
  408974:	adrp	x25, 419000 <_ZdlPvm@@Base+0x3d78>
  408978:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  40897c:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  408980:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  408984:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  408988:	mov	w24, #0xffffffff            	// #-1
  40898c:	add	x25, x25, #0xb3a
  408990:	add	x19, x19, #0xe68
  408994:	adrp	x26, 430000 <_Znam@GLIBCXX_3.4>
  408998:	add	x20, x20, #0xa18
  40899c:	add	x21, x21, #0xe88
  4089a0:	add	x22, x22, #0xe58
  4089a4:	b	4089b4 <sqrt@plt+0x6c84>
  4089a8:	mov	w8, wzr
  4089ac:	mov	w28, w27
  4089b0:	tbz	w8, #0, 408d28 <sqrt@plt+0x6ff8>
  4089b4:	ldr	w27, [x23, #2160]
  4089b8:	tbnz	w27, #31, 4089c4 <sqrt@plt+0x6c94>
  4089bc:	str	w24, [x23, #2160]
  4089c0:	b	4089d0 <sqrt@plt+0x6ca0>
  4089c4:	mov	w0, #0x1                   	// #1
  4089c8:	bl	406b78 <sqrt@plt+0x4e48>
  4089cc:	mov	w27, w0
  4089d0:	sub	w8, w27, #0x102
  4089d4:	cmp	w8, #0x79
  4089d8:	b.hi	4089fc <sqrt@plt+0x6ccc>  // b.pmore
  4089dc:	adr	x9, 4089a8 <sqrt@plt+0x6c78>
  4089e0:	ldrb	w10, [x25, x8]
  4089e4:	add	x9, x9, x10, lsl #2
  4089e8:	br	x9
  4089ec:	mov	x0, x19
  4089f0:	mov	w1, wzr
  4089f4:	bl	405070 <sqrt@plt+0x3340>
  4089f8:	b	408a38 <sqrt@plt+0x6d08>
  4089fc:	cmp	w27, #0xa
  408a00:	b.eq	408ce0 <sqrt@plt+0x6fb0>  // b.none
  408a04:	cmn	w27, #0x1
  408a08:	b.ne	4089a8 <sqrt@plt+0x6c78>  // b.any
  408a0c:	mov	w27, wzr
  408a10:	b	4089a8 <sqrt@plt+0x6c78>
  408a14:	mov	x0, x19
  408a18:	mov	w1, wzr
  408a1c:	bl	405070 <sqrt@plt+0x3340>
  408a20:	add	x1, x20, #0x8
  408a24:	mov	x0, x20
  408a28:	bl	406084 <sqrt@plt+0x4354>
  408a2c:	cbnz	w0, 408a38 <sqrt@plt+0x6d08>
  408a30:	str	xzr, [x20]
  408a34:	str	w24, [x20, #8]
  408a38:	mov	x0, x19
  408a3c:	bl	4050bc <sqrt@plt+0x338c>
  408a40:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  408a44:	mov	w8, wzr
  408a48:	str	x0, [x26, #2576]
  408a4c:	b	4089ac <sqrt@plt+0x6c7c>
  408a50:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  408a54:	ldr	x9, [x9, #3704]
  408a58:	mov	w8, wzr
  408a5c:	str	x9, [x26, #2576]
  408a60:	b	4089ac <sqrt@plt+0x6c7c>
  408a64:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  408a68:	ldr	w9, [x9, #3712]
  408a6c:	mov	w8, wzr
  408a70:	str	w9, [x26, #2576]
  408a74:	b	4089ac <sqrt@plt+0x6c7c>
  408a78:	mov	x0, x21
  408a7c:	mov	x1, x22
  408a80:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408a84:	mov	w0, #0x1                   	// #1
  408a88:	bl	406b78 <sqrt@plt+0x4e48>
  408a8c:	mov	w8, wzr
  408a90:	cmp	w0, #0x12f
  408a94:	mov	w9, #0x165                 	// #357
  408a98:	str	w0, [x23, #2160]
  408a9c:	b	408ac4 <sqrt@plt+0x6d94>
  408aa0:	mov	x0, x21
  408aa4:	mov	x1, x22
  408aa8:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408aac:	mov	w0, #0x1                   	// #1
  408ab0:	bl	406b78 <sqrt@plt+0x4e48>
  408ab4:	mov	w8, wzr
  408ab8:	str	w0, [x23, #2160]
  408abc:	cmp	w0, #0x12f
  408ac0:	mov	w9, #0x164                 	// #356
  408ac4:	csel	w27, w9, w27, eq  // eq = none
  408ac8:	b	4089ac <sqrt@plt+0x6c7c>
  408acc:	mov	x0, x21
  408ad0:	mov	x1, x22
  408ad4:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408ad8:	mov	w0, #0x1                   	// #1
  408adc:	bl	406b78 <sqrt@plt+0x4e48>
  408ae0:	cmp	w0, #0x12f
  408ae4:	str	w0, [x23, #2160]
  408ae8:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408aec:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408af0:	add	x0, x0, #0x23d
  408af4:	b	408cb4 <sqrt@plt+0x6f84>
  408af8:	mov	x0, x21
  408afc:	mov	x1, x22
  408b00:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408b04:	mov	w0, #0x1                   	// #1
  408b08:	bl	406b78 <sqrt@plt+0x4e48>
  408b0c:	cmp	w0, #0x12f
  408b10:	str	w0, [x23, #2160]
  408b14:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408b18:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408b1c:	add	x0, x0, #0x25d
  408b20:	b	408cb4 <sqrt@plt+0x6f84>
  408b24:	mov	x0, x21
  408b28:	mov	x1, x22
  408b2c:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408b30:	mov	w0, #0x1                   	// #1
  408b34:	bl	406b78 <sqrt@plt+0x4e48>
  408b38:	sub	w8, w0, #0x11d
  408b3c:	cmp	w8, #0x2
  408b40:	str	w0, [x23, #2160]
  408b44:	b.cc	4089a8 <sqrt@plt+0x6c78>  // b.lo, b.ul, b.last
  408b48:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408b4c:	add	x0, x0, #0x1c5
  408b50:	b	408cb4 <sqrt@plt+0x6f84>
  408b54:	mov	x0, x21
  408b58:	mov	x1, x22
  408b5c:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408b60:	mov	w0, #0x1                   	// #1
  408b64:	bl	406b78 <sqrt@plt+0x4e48>
  408b68:	sub	w8, w0, #0x11d
  408b6c:	cmp	w8, #0x2
  408b70:	str	w0, [x23, #2160]
  408b74:	b.cc	4089a8 <sqrt@plt+0x6c78>  // b.lo, b.ul, b.last
  408b78:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408b7c:	add	x0, x0, #0x123
  408b80:	b	408cb4 <sqrt@plt+0x6f84>
  408b84:	mov	x0, x21
  408b88:	mov	x1, x22
  408b8c:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408b90:	mov	w0, #0x1                   	// #1
  408b94:	bl	406b78 <sqrt@plt+0x4e48>
  408b98:	cmp	w0, #0x12f
  408b9c:	str	w0, [x23, #2160]
  408ba0:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408ba4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408ba8:	add	x0, x0, #0x131
  408bac:	b	408cb4 <sqrt@plt+0x6f84>
  408bb0:	mov	x0, x21
  408bb4:	mov	x1, x22
  408bb8:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408bbc:	mov	w0, #0x1                   	// #1
  408bc0:	bl	406b78 <sqrt@plt+0x4e48>
  408bc4:	cmp	w0, #0x12f
  408bc8:	str	w0, [x23, #2160]
  408bcc:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408bd0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408bd4:	add	x0, x0, #0x182
  408bd8:	b	408cb4 <sqrt@plt+0x6f84>
  408bdc:	mov	x0, x21
  408be0:	mov	x1, x22
  408be4:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408be8:	mov	w0, #0x1                   	// #1
  408bec:	bl	406b78 <sqrt@plt+0x4e48>
  408bf0:	cmp	w0, #0x12f
  408bf4:	str	w0, [x23, #2160]
  408bf8:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408bfc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408c00:	add	x0, x0, #0xd6
  408c04:	b	408cb4 <sqrt@plt+0x6f84>
  408c08:	mov	x0, x21
  408c0c:	mov	x1, x22
  408c10:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408c14:	mov	w0, #0x1                   	// #1
  408c18:	bl	406b78 <sqrt@plt+0x4e48>
  408c1c:	cmp	w0, #0x12f
  408c20:	str	w0, [x23, #2160]
  408c24:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408c28:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408c2c:	add	x0, x0, #0x1cf
  408c30:	b	408cb4 <sqrt@plt+0x6f84>
  408c34:	mov	x0, x21
  408c38:	mov	x1, x22
  408c3c:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408c40:	mov	w0, #0x1                   	// #1
  408c44:	bl	406b78 <sqrt@plt+0x4e48>
  408c48:	cmp	w0, #0x12f
  408c4c:	str	w0, [x23, #2160]
  408c50:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408c54:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408c58:	add	x0, x0, #0x1fe
  408c5c:	b	408cb4 <sqrt@plt+0x6f84>
  408c60:	mov	x0, x21
  408c64:	mov	x1, x22
  408c68:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408c6c:	mov	w0, #0x1                   	// #1
  408c70:	bl	406b78 <sqrt@plt+0x4e48>
  408c74:	cmp	w0, #0x12f
  408c78:	str	w0, [x23, #2160]
  408c7c:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408c80:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408c84:	add	x0, x0, #0x214
  408c88:	b	408cb4 <sqrt@plt+0x6f84>
  408c8c:	mov	x0, x21
  408c90:	mov	x1, x22
  408c94:	bl	415530 <_ZdlPvm@@Base+0x2a8>
  408c98:	mov	w0, #0x1                   	// #1
  408c9c:	bl	406b78 <sqrt@plt+0x4e48>
  408ca0:	cmp	w0, #0x12f
  408ca4:	str	w0, [x23, #2160]
  408ca8:	b.eq	4089a8 <sqrt@plt+0x6c78>  // b.none
  408cac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408cb0:	add	x0, x0, #0x233
  408cb4:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  408cb8:	mov	w8, wzr
  408cbc:	str	x0, [x26, #2576]
  408cc0:	mov	w27, #0x103                 	// #259
  408cc4:	b	4089ac <sqrt@plt+0x6c7c>
  408cc8:	bl	4078ac <sqrt@plt+0x5b7c>
  408ccc:	b	408cd4 <sqrt@plt+0x6fa4>
  408cd0:	bl	407984 <sqrt@plt+0x5c54>
  408cd4:	mov	w8, #0x1                   	// #1
  408cd8:	mov	w27, w28
  408cdc:	b	4089ac <sqrt@plt+0x6c7c>
  408ce0:	mov	w8, wzr
  408ce4:	mov	w27, #0x3b                  	// #59
  408ce8:	b	4089ac <sqrt@plt+0x6c7c>
  408cec:	bl	407684 <sqrt@plt+0x5954>
  408cf0:	cbz	w0, 408d24 <sqrt@plt+0x6ff4>
  408cf4:	adrp	x19, 430000 <_Znam@GLIBCXX_3.4>
  408cf8:	add	x19, x19, #0xe68
  408cfc:	mov	x0, x19
  408d00:	mov	w1, wzr
  408d04:	bl	405070 <sqrt@plt+0x3340>
  408d08:	mov	x0, x19
  408d0c:	bl	4050bc <sqrt@plt+0x338c>
  408d10:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  408d14:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408d18:	mov	w27, #0x107                 	// #263
  408d1c:	str	x0, [x8, #2576]
  408d20:	b	408d28 <sqrt@plt+0x6ff8>
  408d24:	mov	w27, wzr
  408d28:	mov	w0, w27
  408d2c:	ldp	x20, x19, [sp, #80]
  408d30:	ldp	x22, x21, [sp, #64]
  408d34:	ldp	x24, x23, [sp, #48]
  408d38:	ldp	x26, x25, [sp, #32]
  408d3c:	ldp	x28, x27, [sp, #16]
  408d40:	ldp	x29, x30, [sp], #96
  408d44:	ret
  408d48:	sub	sp, sp, #0x60
  408d4c:	stp	x29, x30, [sp, #48]
  408d50:	stp	x22, x21, [sp, #64]
  408d54:	stp	x20, x19, [sp, #80]
  408d58:	add	x29, sp, #0x30
  408d5c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408d60:	ldr	w8, [x8, #2160]
  408d64:	mov	x19, x0
  408d68:	cmn	w8, #0x1
  408d6c:	b.eq	408d90 <sqrt@plt+0x7060>  // b.none
  408d70:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408d74:	add	x0, x0, #0xe88
  408d78:	bl	408fa4 <sqrt@plt+0x7274>
  408d7c:	cmp	w0, #0x1
  408d80:	b.lt	408dc8 <sqrt@plt+0x7098>  // b.tstop
  408d84:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  408d88:	add	x20, x20, #0xe88
  408d8c:	b	408dac <sqrt@plt+0x707c>
  408d90:	adrp	x0, 430000 <_Znam@GLIBCXX_3.4>
  408d94:	add	x0, x0, #0xe58
  408d98:	bl	408fa4 <sqrt@plt+0x7274>
  408d9c:	cmp	w0, #0x1
  408da0:	b.lt	408dc8 <sqrt@plt+0x7098>  // b.tstop
  408da4:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  408da8:	add	x20, x20, #0xe58
  408dac:	mov	x0, x20
  408db0:	mov	w1, wzr
  408db4:	bl	405070 <sqrt@plt+0x3340>
  408db8:	mov	x0, x20
  408dbc:	bl	4050bc <sqrt@plt+0x338c>
  408dc0:	mov	x20, x0
  408dc4:	b	408dcc <sqrt@plt+0x709c>
  408dc8:	mov	x20, xzr
  408dcc:	sub	x0, x29, #0x8
  408dd0:	sub	x1, x29, #0xc
  408dd4:	bl	406084 <sqrt@plt+0x4354>
  408dd8:	cbz	w0, 408e38 <sqrt@plt+0x7108>
  408ddc:	cbz	x20, 408e84 <sqrt@plt+0x7154>
  408de0:	ldrb	w8, [x20]
  408de4:	cmp	w8, #0xa
  408de8:	b.ne	408df4 <sqrt@plt+0x70c4>  // b.any
  408dec:	ldrb	w8, [x20, #1]
  408df0:	cbz	w8, 408ebc <sqrt@plt+0x718c>
  408df4:	ldur	x21, [x29, #-8]
  408df8:	ldur	w22, [x29, #-12]
  408dfc:	add	x0, sp, #0x10
  408e00:	mov	x1, x19
  408e04:	bl	413d94 <sqrt@plt+0x12064>
  408e08:	mov	x0, sp
  408e0c:	mov	x1, x20
  408e10:	bl	413d94 <sqrt@plt+0x12064>
  408e14:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  408e18:	adrp	x5, 433000 <stderr@@GLIBC_2.17+0x2648>
  408e1c:	add	x2, x2, #0x34c
  408e20:	add	x5, x5, #0xa58
  408e24:	add	x3, sp, #0x10
  408e28:	mov	x4, sp
  408e2c:	mov	x0, x21
  408e30:	mov	w1, w22
  408e34:	b	408ef0 <sqrt@plt+0x71c0>
  408e38:	cbz	x20, 408ea4 <sqrt@plt+0x7174>
  408e3c:	ldrb	w8, [x20]
  408e40:	cmp	w8, #0xa
  408e44:	b.ne	408e50 <sqrt@plt+0x7120>  // b.any
  408e48:	ldrb	w8, [x20, #1]
  408e4c:	cbz	w8, 408ef8 <sqrt@plt+0x71c8>
  408e50:	add	x0, sp, #0x10
  408e54:	mov	x1, x19
  408e58:	bl	413d94 <sqrt@plt+0x12064>
  408e5c:	mov	x0, sp
  408e60:	mov	x1, x20
  408e64:	bl	413d94 <sqrt@plt+0x12064>
  408e68:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408e6c:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2648>
  408e70:	add	x0, x0, #0x34c
  408e74:	add	x3, x3, #0xa58
  408e78:	add	x1, sp, #0x10
  408e7c:	mov	x2, sp
  408e80:	b	408f1c <sqrt@plt+0x71ec>
  408e84:	ldur	x20, [x29, #-8]
  408e88:	ldur	w21, [x29, #-12]
  408e8c:	add	x0, sp, #0x10
  408e90:	mov	x1, x19
  408e94:	bl	413d94 <sqrt@plt+0x12064>
  408e98:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  408e9c:	add	x2, x2, #0x35b
  408ea0:	b	408ed8 <sqrt@plt+0x71a8>
  408ea4:	add	x0, sp, #0x10
  408ea8:	mov	x1, x19
  408eac:	bl	413d94 <sqrt@plt+0x12064>
  408eb0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408eb4:	add	x0, x0, #0x35b
  408eb8:	b	408f0c <sqrt@plt+0x71dc>
  408ebc:	ldur	x20, [x29, #-8]
  408ec0:	ldur	w21, [x29, #-12]
  408ec4:	add	x0, sp, #0x10
  408ec8:	mov	x1, x19
  408ecc:	bl	413d94 <sqrt@plt+0x12064>
  408ed0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  408ed4:	add	x2, x2, #0x33a
  408ed8:	adrp	x4, 433000 <stderr@@GLIBC_2.17+0x2648>
  408edc:	add	x4, x4, #0xa58
  408ee0:	add	x3, sp, #0x10
  408ee4:	mov	x0, x20
  408ee8:	mov	w1, w21
  408eec:	mov	x5, x4
  408ef0:	bl	4140c0 <sqrt@plt+0x12390>
  408ef4:	b	408f20 <sqrt@plt+0x71f0>
  408ef8:	add	x0, sp, #0x10
  408efc:	mov	x1, x19
  408f00:	bl	413d94 <sqrt@plt+0x12064>
  408f04:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  408f08:	add	x0, x0, #0x33a
  408f0c:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  408f10:	add	x2, x2, #0xa58
  408f14:	add	x1, sp, #0x10
  408f18:	mov	x3, x2
  408f1c:	bl	414004 <sqrt@plt+0x122d4>
  408f20:	ldp	x20, x19, [sp, #80]
  408f24:	ldp	x22, x21, [sp, #64]
  408f28:	ldp	x29, x30, [sp, #48]
  408f2c:	add	sp, sp, #0x60
  408f30:	ret
  408f34:	ret
  408f38:	stp	x29, x30, [sp, #-32]!
  408f3c:	str	x19, [sp, #16]
  408f40:	mov	x19, x0
  408f44:	ldr	x0, [x0, #24]
  408f48:	adrp	x8, 419000 <_ZdlPvm@@Base+0x3d78>
  408f4c:	add	x8, x8, #0xd98
  408f50:	mov	x29, sp
  408f54:	str	x8, [x19]
  408f58:	cbz	x0, 408f60 <sqrt@plt+0x7230>
  408f5c:	bl	401ba0 <_ZdaPv@plt>
  408f60:	ldr	x0, [x19, #32]
  408f64:	cbz	x0, 408f6c <sqrt@plt+0x723c>
  408f68:	bl	401ba0 <_ZdaPv@plt>
  408f6c:	add	x0, x19, #0xc0
  408f70:	bl	415500 <_ZdlPvm@@Base+0x278>
  408f74:	ldr	x19, [sp, #16]
  408f78:	ldp	x29, x30, [sp], #32
  408f7c:	ret
  408f80:	tbnz	w0, #31, 408f9c <sqrt@plt+0x726c>
  408f84:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  408f88:	add	x8, x8, #0x88c
  408f8c:	ldrb	w8, [x8, w0, sxtw]
  408f90:	cmp	w8, #0x0
  408f94:	cset	w0, ne  // ne = any
  408f98:	ret
  408f9c:	mov	w0, wzr
  408fa0:	ret
  408fa4:	ldr	w0, [x0, #8]
  408fa8:	ret
  408fac:	stp	x29, x30, [sp, #-32]!
  408fb0:	stp	x20, x19, [sp, #16]
  408fb4:	mov	x29, sp
  408fb8:	mov	w19, w1
  408fbc:	mov	x20, x0
  408fc0:	tbnz	w1, #31, 408fd4 <sqrt@plt+0x72a4>
  408fc4:	ldr	w8, [x20, #8]
  408fc8:	cmp	w8, w19
  408fcc:	cset	w0, gt
  408fd0:	b	408fd8 <sqrt@plt+0x72a8>
  408fd4:	mov	w0, wzr
  408fd8:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  408fdc:	add	x2, x2, #0x370
  408fe0:	mov	w1, #0x62                  	// #98
  408fe4:	bl	40504c <sqrt@plt+0x331c>
  408fe8:	ldr	x8, [x20]
  408fec:	add	x0, x8, w19, sxtw
  408ff0:	ldp	x20, x19, [sp, #16]
  408ff4:	ldp	x29, x30, [sp], #32
  408ff8:	ret
  408ffc:	and	x8, x1, #0xff
  409000:	ldrb	w0, [x0, x8]
  409004:	ret
  409008:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40900c:	ldr	w0, [x8, #3664]
  409010:	ret
  409014:	stp	x29, x30, [sp, #-16]!
  409018:	scvtf	d1, w0
  40901c:	mov	x29, sp
  409020:	bl	401c90 <pow@plt>
  409024:	ldp	x29, x30, [sp], #16
  409028:	ret
  40902c:	stp	x29, x30, [sp, #-16]!
  409030:	mov	x29, sp
  409034:	bl	415270 <_ZdlPv@@Base>
  409038:	ldp	x29, x30, [sp], #16
  40903c:	ret
  409040:	stp	x29, x30, [sp, #-32]!
  409044:	str	x19, [sp, #16]
  409048:	mov	x29, sp
  40904c:	mov	x19, x0
  409050:	bl	408f38 <sqrt@plt+0x7208>
  409054:	mov	x0, x19
  409058:	bl	415270 <_ZdlPv@@Base>
  40905c:	ldr	x19, [sp, #16]
  409060:	ldp	x29, x30, [sp], #32
  409064:	ret
  409068:	stp	x29, x30, [sp, #-32]!
  40906c:	stp	x20, x19, [sp, #16]
  409070:	mov	x29, sp
  409074:	mov	x19, x1
  409078:	mov	x20, x0
  40907c:	bl	405548 <sqrt@plt+0x3818>
  409080:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  409084:	add	x8, x8, #0x430
  409088:	mov	w9, #0x1                   	// #1
  40908c:	mov	x11, #0xffffffffffffffff    	// #-1
  409090:	str	x8, [x20]
  409094:	stp	x19, x9, [x20, #16]
  409098:	str	x11, [x20, #32]
  40909c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  4090a0:	ldr	w8, [x8, #2780]
  4090a4:	mov	w10, #0xffffffff            	// #-1
  4090a8:	stp	w10, w8, [x20, #40]
  4090ac:	ldp	x20, x19, [sp, #16]
  4090b0:	ldp	x29, x30, [sp], #32
  4090b4:	ret
  4090b8:	sub	sp, sp, #0x40
  4090bc:	stp	x29, x30, [sp, #16]
  4090c0:	stp	x22, x21, [sp, #32]
  4090c4:	stp	x20, x19, [sp, #48]
  4090c8:	add	x29, sp, #0x10
  4090cc:	ldr	w8, [x0, #28]
  4090d0:	cbz	w8, 4090dc <sqrt@plt+0x73ac>
  4090d4:	mov	w20, #0xffffffff            	// #-1
  4090d8:	b	409124 <sqrt@plt+0x73f4>
  4090dc:	ldr	w20, [x0, #40]
  4090e0:	mov	x19, x0
  4090e4:	cmn	w20, #0x1
  4090e8:	b.eq	4090f8 <sqrt@plt+0x73c8>  // b.none
  4090ec:	mov	w8, #0xffffffff            	// #-1
  4090f0:	str	w8, [x19, #40]
  4090f4:	b	409124 <sqrt@plt+0x73f4>
  4090f8:	ldr	w20, [x19, #36]
  4090fc:	cmn	w20, #0x1
  409100:	b.eq	409110 <sqrt@plt+0x73e0>  // b.none
  409104:	mov	w8, #0xffffffff            	// #-1
  409108:	str	w8, [x19, #36]
  40910c:	b	409124 <sqrt@plt+0x73f4>
  409110:	ldr	w20, [x19, #32]
  409114:	cmn	w20, #0x1
  409118:	b.eq	40913c <sqrt@plt+0x740c>  // b.none
  40911c:	mov	w8, #0xffffffff            	// #-1
  409120:	str	w8, [x19, #32]
  409124:	mov	w0, w20
  409128:	ldp	x20, x19, [sp, #48]
  40912c:	ldp	x22, x21, [sp, #32]
  409130:	ldp	x29, x30, [sp, #16]
  409134:	add	sp, sp, #0x40
  409138:	ret
  40913c:	ldr	x0, [x19, #16]
  409140:	bl	401b00 <getc@plt>
  409144:	mov	w20, w0
  409148:	bl	408f80 <sqrt@plt+0x7250>
  40914c:	cbz	w0, 409198 <sqrt@plt+0x7468>
  409150:	adrp	x21, 419000 <_ZdlPvm@@Base+0x3d78>
  409154:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2648>
  409158:	add	x21, x21, #0xfc0
  40915c:	add	x22, x22, #0xa58
  409160:	mov	x0, sp
  409164:	mov	w1, w20
  409168:	bl	413dbc <sqrt@plt+0x1208c>
  40916c:	mov	x1, sp
  409170:	mov	x0, x21
  409174:	mov	x2, x22
  409178:	mov	x3, x22
  40917c:	bl	414004 <sqrt@plt+0x122d4>
  409180:	ldr	x0, [x19, #16]
  409184:	bl	401b00 <getc@plt>
  409188:	mov	w20, w0
  40918c:	str	wzr, [x19, #24]
  409190:	bl	408f80 <sqrt@plt+0x7250>
  409194:	cbnz	w0, 409160 <sqrt@plt+0x7430>
  409198:	cmp	w20, #0x2e
  40919c:	b.ne	409248 <sqrt@plt+0x7518>  // b.any
  4091a0:	ldr	w8, [x19, #24]
  4091a4:	cbz	w8, 409248 <sqrt@plt+0x7518>
  4091a8:	ldr	x0, [x19, #16]
  4091ac:	bl	401b00 <getc@plt>
  4091b0:	cmn	w0, #0x1
  4091b4:	b.eq	4092cc <sqrt@plt+0x759c>  // b.none
  4091b8:	cmp	w0, #0x50
  4091bc:	b.ne	4092d4 <sqrt@plt+0x75a4>  // b.any
  4091c0:	ldr	x0, [x19, #16]
  4091c4:	bl	401b00 <getc@plt>
  4091c8:	sub	w8, w0, #0x45
  4091cc:	mov	w20, w0
  4091d0:	cmp	w8, #0x1
  4091d4:	b.hi	4092e4 <sqrt@plt+0x75b4>  // b.pmore
  4091d8:	ldr	x0, [x19, #16]
  4091dc:	bl	401b00 <getc@plt>
  4091e0:	mov	w21, w0
  4091e4:	cmn	w0, #0x1
  4091e8:	b.eq	4091f8 <sqrt@plt+0x74c8>  // b.none
  4091ec:	ldr	x1, [x19, #16]
  4091f0:	mov	w0, w21
  4091f4:	bl	401930 <ungetc@plt>
  4091f8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4091fc:	ldr	w8, [x8, #3768]
  409200:	cbnz	w8, 409228 <sqrt@plt+0x74f8>
  409204:	add	w8, w21, #0x1
  409208:	cmp	w8, #0x21
  40920c:	b.hi	40938c <sqrt@plt+0x765c>  // b.pmore
  409210:	mov	w9, #0x1                   	// #1
  409214:	lsl	x8, x9, x8
  409218:	mov	x9, #0x801                 	// #2049
  40921c:	movk	x9, #0x2, lsl #32
  409220:	tst	x8, x9
  409224:	b.eq	40938c <sqrt@plt+0x765c>  // b.none
  409228:	cmp	w20, #0x46
  40922c:	mov	w8, #0x1                   	// #1
  409230:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409234:	cset	w10, eq  // eq = none
  409238:	str	w8, [x19, #28]
  40923c:	str	w10, [x9, #3760]
  409240:	mov	w20, #0xffffffff            	// #-1
  409244:	b	409124 <sqrt@plt+0x73f4>
  409248:	cmp	w20, #0xa
  40924c:	b.ne	40926c <sqrt@plt+0x753c>  // b.any
  409250:	mov	w8, #0x1                   	// #1
  409254:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2648>
  409258:	str	w8, [x19, #24]
  40925c:	ldr	w8, [x9, #2780]
  409260:	add	w8, w8, #0x1
  409264:	str	w8, [x9, #2780]
  409268:	b	409124 <sqrt@plt+0x73f4>
  40926c:	cmn	w20, #0x1
  409270:	str	wzr, [x19, #24]
  409274:	b.ne	409124 <sqrt@plt+0x73f4>  // b.any
  409278:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2648>
  40927c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409280:	add	x21, x21, #0xa58
  409284:	mov	w8, #0x1                   	// #1
  409288:	add	x0, x0, #0x4eb
  40928c:	mov	x1, x21
  409290:	mov	x2, x21
  409294:	mov	x3, x21
  409298:	str	w8, [x19, #28]
  40929c:	bl	414004 <sqrt@plt+0x122d4>
  4092a0:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  4092a4:	ldr	w9, [x19, #44]
  4092a8:	ldr	x0, [x8, #2664]
  4092ac:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  4092b0:	add	x2, x2, #0x509
  4092b4:	sub	w1, w9, #0x1
  4092b8:	mov	x3, x21
  4092bc:	mov	x4, x21
  4092c0:	mov	x5, x21
  4092c4:	bl	4140c0 <sqrt@plt+0x12390>
  4092c8:	b	409124 <sqrt@plt+0x73f4>
  4092cc:	mov	w20, #0x2e                  	// #46
  4092d0:	b	409124 <sqrt@plt+0x73f4>
  4092d4:	ldr	x1, [x19, #16]
  4092d8:	bl	401930 <ungetc@plt>
  4092dc:	mov	w20, #0x2e                  	// #46
  4092e0:	b	409124 <sqrt@plt+0x73f4>
  4092e4:	cmn	w20, #0x1
  4092e8:	b.eq	40937c <sqrt@plt+0x764c>  // b.none
  4092ec:	cmp	w20, #0x53
  4092f0:	b.ne	409370 <sqrt@plt+0x7640>  // b.any
  4092f4:	ldr	x0, [x19, #16]
  4092f8:	bl	401b00 <getc@plt>
  4092fc:	mov	w20, w0
  409300:	cmn	w0, #0x1
  409304:	b.eq	409314 <sqrt@plt+0x75e4>  // b.none
  409308:	ldr	x1, [x19, #16]
  40930c:	mov	w0, w20
  409310:	bl	401930 <ungetc@plt>
  409314:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409318:	ldr	w8, [x8, #3768]
  40931c:	cbnz	w8, 409344 <sqrt@plt+0x7614>
  409320:	add	w8, w20, #0x1
  409324:	cmp	w8, #0x21
  409328:	b.hi	40939c <sqrt@plt+0x766c>  // b.pmore
  40932c:	mov	w9, #0x1                   	// #1
  409330:	lsl	x8, x9, x8
  409334:	mov	x9, #0x801                 	// #2049
  409338:	movk	x9, #0x2, lsl #32
  40933c:	tst	x8, x9
  409340:	b.eq	40939c <sqrt@plt+0x766c>  // b.none
  409344:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  409348:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  40934c:	add	x1, x1, #0xa58
  409350:	add	x0, x0, #0x4e0
  409354:	mov	x2, x1
  409358:	mov	x3, x1
  40935c:	bl	414004 <sqrt@plt+0x122d4>
  409360:	mov	w8, #0x1                   	// #1
  409364:	str	w8, [x19, #28]
  409368:	mov	w20, #0xffffffff            	// #-1
  40936c:	b	409124 <sqrt@plt+0x73f4>
  409370:	ldr	x1, [x19, #16]
  409374:	mov	w0, w20
  409378:	bl	401930 <ungetc@plt>
  40937c:	mov	w8, #0x50                  	// #80
  409380:	str	w8, [x19, #32]
  409384:	mov	w20, #0x2e                  	// #46
  409388:	b	409124 <sqrt@plt+0x73f4>
  40938c:	mov	w8, #0x50                  	// #80
  409390:	stp	w20, w8, [x19, #32]
  409394:	mov	w20, #0x2e                  	// #46
  409398:	b	409124 <sqrt@plt+0x73f4>
  40939c:	mov	x8, #0x53                  	// #83
  4093a0:	movk	x8, #0x50, lsl #32
  4093a4:	str	x8, [x19, #32]
  4093a8:	mov	w20, #0x2e                  	// #46
  4093ac:	b	409124 <sqrt@plt+0x73f4>
  4093b0:	sub	sp, sp, #0x40
  4093b4:	stp	x29, x30, [sp, #16]
  4093b8:	stp	x22, x21, [sp, #32]
  4093bc:	stp	x20, x19, [sp, #48]
  4093c0:	add	x29, sp, #0x10
  4093c4:	ldr	w8, [x0, #28]
  4093c8:	cbz	w8, 4093d4 <sqrt@plt+0x76a4>
  4093cc:	mov	w20, #0xffffffff            	// #-1
  4093d0:	b	4093fc <sqrt@plt+0x76cc>
  4093d4:	ldr	w20, [x0, #40]
  4093d8:	mov	x19, x0
  4093dc:	cmn	w20, #0x1
  4093e0:	b.ne	4093fc <sqrt@plt+0x76cc>  // b.any
  4093e4:	ldr	w20, [x19, #36]
  4093e8:	cmn	w20, #0x1
  4093ec:	b.ne	4093fc <sqrt@plt+0x76cc>  // b.any
  4093f0:	ldr	w20, [x19, #32]
  4093f4:	cmn	w20, #0x1
  4093f8:	b.eq	409414 <sqrt@plt+0x76e4>  // b.none
  4093fc:	mov	w0, w20
  409400:	ldp	x20, x19, [sp, #48]
  409404:	ldp	x22, x21, [sp, #32]
  409408:	ldp	x29, x30, [sp, #16]
  40940c:	add	sp, sp, #0x40
  409410:	ret
  409414:	ldr	x0, [x19, #16]
  409418:	bl	401b00 <getc@plt>
  40941c:	mov	w20, w0
  409420:	bl	408f80 <sqrt@plt+0x7250>
  409424:	cbz	w0, 409470 <sqrt@plt+0x7740>
  409428:	adrp	x21, 419000 <_ZdlPvm@@Base+0x3d78>
  40942c:	adrp	x22, 433000 <stderr@@GLIBC_2.17+0x2648>
  409430:	add	x21, x21, #0xfc0
  409434:	add	x22, x22, #0xa58
  409438:	mov	x0, sp
  40943c:	mov	w1, w20
  409440:	bl	413dbc <sqrt@plt+0x1208c>
  409444:	mov	x1, sp
  409448:	mov	x0, x21
  40944c:	mov	x2, x22
  409450:	mov	x3, x22
  409454:	bl	414004 <sqrt@plt+0x122d4>
  409458:	ldr	x0, [x19, #16]
  40945c:	bl	401b00 <getc@plt>
  409460:	mov	w20, w0
  409464:	str	wzr, [x19, #24]
  409468:	bl	408f80 <sqrt@plt+0x7250>
  40946c:	cbnz	w0, 409438 <sqrt@plt+0x7708>
  409470:	cmp	w20, #0x2e
  409474:	b.ne	409520 <sqrt@plt+0x77f0>  // b.any
  409478:	ldr	w8, [x19, #24]
  40947c:	cbz	w8, 409520 <sqrt@plt+0x77f0>
  409480:	ldr	x0, [x19, #16]
  409484:	bl	401b00 <getc@plt>
  409488:	cmn	w0, #0x1
  40948c:	b.eq	409544 <sqrt@plt+0x7814>  // b.none
  409490:	cmp	w0, #0x50
  409494:	b.ne	40953c <sqrt@plt+0x780c>  // b.any
  409498:	ldr	x0, [x19, #16]
  40949c:	bl	401b00 <getc@plt>
  4094a0:	sub	w8, w0, #0x45
  4094a4:	mov	w20, w0
  4094a8:	cmp	w8, #0x1
  4094ac:	b.hi	409550 <sqrt@plt+0x7820>  // b.pmore
  4094b0:	ldr	x0, [x19, #16]
  4094b4:	bl	401b00 <getc@plt>
  4094b8:	mov	w21, w0
  4094bc:	cmn	w0, #0x1
  4094c0:	b.eq	4094d0 <sqrt@plt+0x77a0>  // b.none
  4094c4:	ldr	x1, [x19, #16]
  4094c8:	mov	w0, w21
  4094cc:	bl	401930 <ungetc@plt>
  4094d0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4094d4:	ldr	w8, [x8, #3768]
  4094d8:	cbnz	w8, 409500 <sqrt@plt+0x77d0>
  4094dc:	add	w8, w21, #0x1
  4094e0:	cmp	w8, #0x21
  4094e4:	b.hi	4095fc <sqrt@plt+0x78cc>  // b.pmore
  4094e8:	mov	w9, #0x1                   	// #1
  4094ec:	lsl	x8, x9, x8
  4094f0:	mov	x9, #0x801                 	// #2049
  4094f4:	movk	x9, #0x2, lsl #32
  4094f8:	tst	x8, x9
  4094fc:	b.eq	4095fc <sqrt@plt+0x78cc>  // b.none
  409500:	cmp	w20, #0x46
  409504:	mov	w8, #0x1                   	// #1
  409508:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  40950c:	cset	w10, eq  // eq = none
  409510:	str	w8, [x19, #28]
  409514:	str	w10, [x9, #3760]
  409518:	mov	w20, #0xffffffff            	// #-1
  40951c:	b	4093fc <sqrt@plt+0x76cc>
  409520:	cmn	w20, #0x1
  409524:	b.eq	4093fc <sqrt@plt+0x76cc>  // b.none
  409528:	ldr	x1, [x19, #16]
  40952c:	mov	w0, w20
  409530:	bl	401930 <ungetc@plt>
  409534:	cmp	w20, #0xa
  409538:	b	4093fc <sqrt@plt+0x76cc>
  40953c:	ldr	x1, [x19, #16]
  409540:	bl	401930 <ungetc@plt>
  409544:	mov	w20, #0x2e                  	// #46
  409548:	str	w20, [x19, #32]
  40954c:	b	4093fc <sqrt@plt+0x76cc>
  409550:	cmn	w20, #0x1
  409554:	b.eq	4095e8 <sqrt@plt+0x78b8>  // b.none
  409558:	cmp	w20, #0x53
  40955c:	b.ne	4095dc <sqrt@plt+0x78ac>  // b.any
  409560:	ldr	x0, [x19, #16]
  409564:	bl	401b00 <getc@plt>
  409568:	mov	w20, w0
  40956c:	cmn	w0, #0x1
  409570:	b.eq	409580 <sqrt@plt+0x7850>  // b.none
  409574:	ldr	x1, [x19, #16]
  409578:	mov	w0, w20
  40957c:	bl	401930 <ungetc@plt>
  409580:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409584:	ldr	w8, [x8, #3768]
  409588:	cbnz	w8, 4095b0 <sqrt@plt+0x7880>
  40958c:	add	w8, w20, #0x1
  409590:	cmp	w8, #0x21
  409594:	b.hi	409614 <sqrt@plt+0x78e4>  // b.pmore
  409598:	mov	w9, #0x1                   	// #1
  40959c:	lsl	x8, x9, x8
  4095a0:	mov	x9, #0x801                 	// #2049
  4095a4:	movk	x9, #0x2, lsl #32
  4095a8:	tst	x8, x9
  4095ac:	b.eq	409614 <sqrt@plt+0x78e4>  // b.none
  4095b0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  4095b4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  4095b8:	add	x1, x1, #0xa58
  4095bc:	add	x0, x0, #0x4e0
  4095c0:	mov	x2, x1
  4095c4:	mov	x3, x1
  4095c8:	bl	414004 <sqrt@plt+0x122d4>
  4095cc:	mov	w8, #0x1                   	// #1
  4095d0:	str	w8, [x19, #28]
  4095d4:	mov	w20, #0xffffffff            	// #-1
  4095d8:	b	4093fc <sqrt@plt+0x76cc>
  4095dc:	ldr	x1, [x19, #16]
  4095e0:	mov	w0, w20
  4095e4:	bl	401930 <ungetc@plt>
  4095e8:	mov	x8, #0x50                  	// #80
  4095ec:	movk	x8, #0x2e, lsl #32
  4095f0:	str	x8, [x19, #32]
  4095f4:	mov	w20, #0x2e                  	// #46
  4095f8:	b	4093fc <sqrt@plt+0x76cc>
  4095fc:	mov	x8, #0x50                  	// #80
  409600:	movk	x8, #0x2e, lsl #32
  409604:	str	w20, [x19, #32]
  409608:	stur	x8, [x19, #36]
  40960c:	mov	w20, #0x2e                  	// #46
  409610:	b	4093fc <sqrt@plt+0x76cc>
  409614:	mov	x8, #0x53                  	// #83
  409618:	movk	x8, #0x50, lsl #32
  40961c:	mov	w20, #0x2e                  	// #46
  409620:	str	x8, [x19, #32]
  409624:	str	w20, [x19, #40]
  409628:	b	4093fc <sqrt@plt+0x76cc>
  40962c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  409630:	ldr	x8, [x8, #2664]
  409634:	mov	w0, #0x1                   	// #1
  409638:	str	x8, [x1]
  40963c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  409640:	ldr	w8, [x8, #2780]
  409644:	str	w8, [x2]
  409648:	ret
  40964c:	sub	sp, sp, #0x60
  409650:	stp	x29, x30, [sp, #32]
  409654:	str	x23, [sp, #48]
  409658:	stp	x22, x21, [sp, #64]
  40965c:	stp	x20, x19, [sp, #80]
  409660:	add	x29, sp, #0x20
  409664:	mov	x19, x0
  409668:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  40966c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409670:	add	x0, x0, #0x516
  409674:	str	wzr, [x8, #3760]
  409678:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  40967c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409680:	str	x0, [x8, #3752]
  409684:	mov	x0, x19
  409688:	bl	401b00 <getc@plt>
  40968c:	cmp	w0, #0x20
  409690:	b.eq	409684 <sqrt@plt+0x7954>  // b.none
  409694:	mov	w20, w0
  409698:	cmp	w0, #0x3c
  40969c:	b.ne	409764 <sqrt@plt+0x7a34>  // b.any
  4096a0:	add	x0, sp, #0x10
  4096a4:	bl	415388 <_ZdlPvm@@Base+0x100>
  4096a8:	mov	x0, x19
  4096ac:	bl	401b00 <getc@plt>
  4096b0:	cmp	w0, #0x20
  4096b4:	b.eq	4096a8 <sqrt@plt+0x7978>  // b.none
  4096b8:	b	4096c4 <sqrt@plt+0x7994>
  4096bc:	mov	x0, x19
  4096c0:	bl	401b00 <getc@plt>
  4096c4:	mov	w1, w0
  4096c8:	cmn	w0, #0x1
  4096cc:	b.eq	409708 <sqrt@plt+0x79d8>  // b.none
  4096d0:	cmp	w1, #0xa
  4096d4:	b.eq	409708 <sqrt@plt+0x79d8>  // b.none
  4096d8:	cmp	w1, #0x20
  4096dc:	b.eq	4096ec <sqrt@plt+0x79bc>  // b.none
  4096e0:	add	x0, sp, #0x10
  4096e4:	bl	405070 <sqrt@plt+0x3340>
  4096e8:	b	4096bc <sqrt@plt+0x798c>
  4096ec:	mov	x0, x19
  4096f0:	bl	401b00 <getc@plt>
  4096f4:	mov	w1, w0
  4096f8:	cmp	w0, #0xa
  4096fc:	b.eq	409708 <sqrt@plt+0x79d8>  // b.none
  409700:	cmn	w1, #0x1
  409704:	b.ne	4096ec <sqrt@plt+0x79bc>  // b.any
  409708:	cmp	w1, #0xa
  40970c:	b.ne	409720 <sqrt@plt+0x79f0>  // b.any
  409710:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  409714:	ldr	w9, [x8, #2780]
  409718:	add	w9, w9, #0x1
  40971c:	str	w9, [x8, #2780]
  409720:	add	x0, sp, #0x10
  409724:	bl	408fa4 <sqrt@plt+0x7274>
  409728:	cbz	w0, 4098d0 <sqrt@plt+0x7ba0>
  40972c:	add	x0, sp, #0x10
  409730:	mov	w1, wzr
  409734:	bl	405070 <sqrt@plt+0x3340>
  409738:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x2648>
  40973c:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  409740:	ldr	x22, [x19, #2664]
  409744:	ldr	w21, [x20, #2780]
  409748:	add	x0, sp, #0x10
  40974c:	bl	4050bc <sqrt@plt+0x338c>
  409750:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  409754:	bl	409968 <sqrt@plt+0x7c38>
  409758:	str	x22, [x19, #2664]
  40975c:	str	w21, [x20, #2780]
  409760:	b	4098ec <sqrt@plt+0x7bbc>
  409764:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  409768:	ldr	x0, [x22, #3744]
  40976c:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2648>
  409770:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2648>
  409774:	ldr	x1, [x21, #2664]
  409778:	ldr	x8, [x0]
  40977c:	ldr	w2, [x23, #2780]
  409780:	ldr	x8, [x8, #104]
  409784:	blr	x8
  409788:	add	x0, sp, #0x10
  40978c:	bl	415388 <_ZdlPvm@@Base+0x100>
  409790:	cmn	w20, #0x1
  409794:	b.eq	409910 <sqrt@plt+0x7be0>  // b.none
  409798:	cmp	w20, #0xa
  40979c:	b.eq	4097c4 <sqrt@plt+0x7a94>  // b.none
  4097a0:	add	x0, sp, #0x10
  4097a4:	mov	w1, w20
  4097a8:	bl	405070 <sqrt@plt+0x3340>
  4097ac:	mov	x0, x19
  4097b0:	bl	401b00 <getc@plt>
  4097b4:	mov	w20, w0
  4097b8:	cmn	w20, #0x1
  4097bc:	b.ne	409798 <sqrt@plt+0x7a68>  // b.any
  4097c0:	b	409910 <sqrt@plt+0x7be0>
  4097c4:	ldr	w8, [x23, #2780]
  4097c8:	add	w8, w8, #0x1
  4097cc:	str	w8, [x23, #2780]
  4097d0:	add	x0, sp, #0x10
  4097d4:	mov	w1, wzr
  4097d8:	bl	405070 <sqrt@plt+0x3340>
  4097dc:	add	x0, sp, #0x10
  4097e0:	mov	w1, wzr
  4097e4:	bl	408fac <sqrt@plt+0x727c>
  4097e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4097ec:	add	x1, x1, #0x537
  4097f0:	add	x2, x29, #0x18
  4097f4:	add	x3, sp, #0x8
  4097f8:	bl	401b50 <__isoc99_sscanf@plt>
  4097fc:	cmp	w0, #0x1
  409800:	b.eq	409810 <sqrt@plt+0x7ae0>  // b.none
  409804:	cmp	w0, #0x2
  409808:	b.eq	409814 <sqrt@plt+0x7ae4>  // b.none
  40980c:	str	xzr, [x29, #24]
  409810:	str	xzr, [sp, #8]
  409814:	ldr	x0, [x22, #3744]
  409818:	ldr	d0, [x29, #24]
  40981c:	ldr	d1, [sp, #8]
  409820:	bl	40a208 <sqrt@plt+0x84d8>
  409824:	ldr	x20, [x22, #3744]
  409828:	add	x0, sp, #0x10
  40982c:	bl	4050bc <sqrt@plt+0x338c>
  409830:	mov	x1, x0
  409834:	mov	x0, x20
  409838:	bl	40a210 <sqrt@plt+0x84e0>
  40983c:	mov	w0, #0x30                  	// #48
  409840:	bl	4151ec <_Znwm@@Base>
  409844:	mov	x20, x0
  409848:	mov	x1, x19
  40984c:	bl	409068 <sqrt@plt+0x7338>
  409850:	mov	x0, x20
  409854:	bl	405e88 <sqrt@plt+0x4158>
  409858:	bl	402608 <sqrt@plt+0x8d8>
  40985c:	cbz	w0, 409888 <sqrt@plt+0x7b58>
  409860:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409864:	mov	w9, #0x1                   	// #1
  409868:	strb	w9, [x8, #3772]
  40986c:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  409870:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409874:	add	x1, x1, #0xa58
  409878:	add	x0, x0, #0x53f
  40987c:	mov	x2, x1
  409880:	mov	x3, x1
  409884:	bl	405808 <sqrt@plt+0x3ad8>
  409888:	bl	404f2c <sqrt@plt+0x31fc>
  40988c:	bl	405eb0 <sqrt@plt+0x4180>
  409890:	mov	x0, x19
  409894:	bl	401b00 <getc@plt>
  409898:	cmn	w0, #0x1
  40989c:	b.eq	4098b4 <sqrt@plt+0x7b84>  // b.none
  4098a0:	cmp	w0, #0xa
  4098a4:	b.ne	409890 <sqrt@plt+0x7b60>  // b.any
  4098a8:	ldr	w8, [x23, #2780]
  4098ac:	add	w8, w8, #0x1
  4098b0:	str	w8, [x23, #2780]
  4098b4:	ldr	x0, [x22, #3744]
  4098b8:	ldr	x1, [x21, #2664]
  4098bc:	ldr	w2, [x23, #2780]
  4098c0:	ldr	x8, [x0]
  4098c4:	ldr	x8, [x8, #104]
  4098c8:	blr	x8
  4098cc:	b	409910 <sqrt@plt+0x7be0>
  4098d0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  4098d4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  4098d8:	add	x1, x1, #0xa58
  4098dc:	add	x0, x0, #0x51c
  4098e0:	mov	x2, x1
  4098e4:	mov	x3, x1
  4098e8:	bl	414004 <sqrt@plt+0x122d4>
  4098ec:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4098f0:	ldr	x0, [x8, #3744]
  4098f4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  4098f8:	ldr	x1, [x8, #2664]
  4098fc:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  409900:	ldr	x9, [x0]
  409904:	ldr	w2, [x8, #2780]
  409908:	ldr	x8, [x9, #104]
  40990c:	blr	x8
  409910:	add	x0, sp, #0x10
  409914:	bl	415500 <_ZdlPvm@@Base+0x278>
  409918:	ldp	x20, x19, [sp, #80]
  40991c:	ldp	x22, x21, [sp, #64]
  409920:	ldr	x23, [sp, #48]
  409924:	ldp	x29, x30, [sp, #32]
  409928:	add	sp, sp, #0x60
  40992c:	ret
  409930:	mov	x19, x0
  409934:	mov	x0, x20
  409938:	bl	415270 <_ZdlPv@@Base>
  40993c:	b	409958 <sqrt@plt+0x7c28>
  409940:	b	409954 <sqrt@plt+0x7c24>
  409944:	b	409954 <sqrt@plt+0x7c24>
  409948:	b	409954 <sqrt@plt+0x7c24>
  40994c:	b	409954 <sqrt@plt+0x7c24>
  409950:	b	409954 <sqrt@plt+0x7c24>
  409954:	mov	x19, x0
  409958:	add	x0, sp, #0x10
  40995c:	bl	415500 <_ZdlPvm@@Base+0x278>
  409960:	mov	x0, x19
  409964:	bl	401cb0 <_Unwind_Resume@plt>
  409968:	sub	sp, sp, #0x80
  40996c:	stp	x29, x30, [sp, #32]
  409970:	stp	x28, x27, [sp, #48]
  409974:	stp	x26, x25, [sp, #64]
  409978:	stp	x24, x23, [sp, #80]
  40997c:	stp	x22, x21, [sp, #96]
  409980:	stp	x20, x19, [sp, #112]
  409984:	add	x29, sp, #0x20
  409988:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  40998c:	add	x1, x1, #0x83f
  409990:	mov	x20, x0
  409994:	bl	401bf0 <strcmp@plt>
  409998:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  40999c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4099a0:	cbz	w0, 409a20 <sqrt@plt+0x7cf0>
  4099a4:	bl	401bb0 <__errno_location@plt>
  4099a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  4099ac:	mov	x21, x0
  4099b0:	str	wzr, [x0]
  4099b4:	add	x1, x1, #0x25a
  4099b8:	mov	x0, x20
  4099bc:	bl	401be0 <fopen@plt>
  4099c0:	mov	x19, x0
  4099c4:	cbnz	x0, 409a24 <sqrt@plt+0x7cf4>
  4099c8:	ldr	x0, [x22, #3744]
  4099cc:	cbz	x0, 4099dc <sqrt@plt+0x7cac>
  4099d0:	ldr	x8, [x0]
  4099d4:	ldr	x8, [x8, #8]
  4099d8:	blr	x8
  4099dc:	add	x0, sp, #0x10
  4099e0:	mov	x1, x20
  4099e4:	bl	413d94 <sqrt@plt+0x12064>
  4099e8:	ldr	w0, [x21]
  4099ec:	bl	401a50 <strerror@plt>
  4099f0:	mov	x1, x0
  4099f4:	mov	x0, sp
  4099f8:	bl	413d94 <sqrt@plt+0x12064>
  4099fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409a00:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2648>
  409a04:	add	x0, x0, #0x326
  409a08:	add	x3, x3, #0xa58
  409a0c:	add	x1, sp, #0x10
  409a10:	mov	x2, sp
  409a14:	bl	414098 <sqrt@plt+0x12368>
  409a18:	mov	x19, xzr
  409a1c:	b	409a24 <sqrt@plt+0x7cf4>
  409a20:	ldr	x19, [x8, #2472]
  409a24:	add	x0, sp, #0x10
  409a28:	mov	x1, x20
  409a2c:	bl	41542c <_ZdlPvm@@Base+0x1a4>
  409a30:	add	x0, sp, #0x10
  409a34:	mov	w1, wzr
  409a38:	bl	405070 <sqrt@plt+0x3340>
  409a3c:	add	x0, sp, #0x10
  409a40:	bl	4151e8 <sqrt@plt+0x134b8>
  409a44:	add	x0, sp, #0x10
  409a48:	bl	4050bc <sqrt@plt+0x338c>
  409a4c:	mov	x1, x0
  409a50:	ldr	x0, [x22, #3744]
  409a54:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  409a58:	str	x1, [x8, #2664]
  409a5c:	ldr	x8, [x0]
  409a60:	ldr	x8, [x8, #104]
  409a64:	mov	w2, #0x1                   	// #1
  409a68:	mov	w25, #0x1                   	// #1
  409a6c:	blr	x8
  409a70:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2648>
  409a74:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x4d78>
  409a78:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4d78>
  409a7c:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x4d78>
  409a80:	adrp	x24, 419000 <_ZdlPvm@@Base+0x3d78>
  409a84:	str	w25, [x21, #2780]
  409a88:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x2648>
  409a8c:	mov	w28, wzr
  409a90:	add	x20, x20, #0x563
  409a94:	add	x22, x22, #0x390
  409a98:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  409a9c:	add	x23, x23, #0x559
  409aa0:	add	x24, x24, #0xfc0
  409aa4:	add	x25, x25, #0xa58
  409aa8:	b	409ab4 <sqrt@plt+0x7d84>
  409aac:	mov	w8, wzr
  409ab0:	tbz	w8, #0, 409d4c <sqrt@plt+0x801c>
  409ab4:	mov	x0, x19
  409ab8:	bl	401b00 <getc@plt>
  409abc:	mov	w26, w0
  409ac0:	bl	408f80 <sqrt@plt+0x7250>
  409ac4:	cbz	w0, 409aec <sqrt@plt+0x7dbc>
  409ac8:	mov	x0, sp
  409acc:	mov	w1, w26
  409ad0:	bl	413dbc <sqrt@plt+0x1208c>
  409ad4:	mov	x1, sp
  409ad8:	mov	x0, x24
  409adc:	mov	x2, x25
  409ae0:	mov	x3, x25
  409ae4:	bl	414004 <sqrt@plt+0x122d4>
  409ae8:	b	409ab4 <sqrt@plt+0x7d84>
  409aec:	cmn	w26, #0x1
  409af0:	b.eq	409aac <sqrt@plt+0x7d7c>  // b.none
  409af4:	cmp	w28, #0x6
  409af8:	b.hi	409b5c <sqrt@plt+0x7e2c>  // b.pmore
  409afc:	mov	w8, w28
  409b00:	adr	x9, 409b10 <sqrt@plt+0x7de0>
  409b04:	ldrb	w10, [x22, x8]
  409b08:	add	x9, x9, x10, lsl #2
  409b0c:	br	x9
  409b10:	cmp	w26, #0x2e
  409b14:	b.ne	409c10 <sqrt@plt+0x7ee0>  // b.any
  409b18:	mov	w8, #0x1                   	// #1
  409b1c:	mov	w28, #0x2                   	// #2
  409b20:	b	409ab0 <sqrt@plt+0x7d80>
  409b24:	cmp	w26, #0x50
  409b28:	b.ne	409bf0 <sqrt@plt+0x7ec0>  // b.any
  409b2c:	mov	w8, #0x1                   	// #1
  409b30:	mov	w28, #0x3                   	// #3
  409b34:	b	409ab0 <sqrt@plt+0x7d80>
  409b38:	ldr	w8, [x27, #3768]
  409b3c:	cbz	w8, 409c54 <sqrt@plt+0x7f24>
  409b40:	mov	w0, w26
  409b44:	mov	x1, x19
  409b48:	bl	401930 <ungetc@plt>
  409b4c:	mov	x0, x19
  409b50:	bl	40964c <sqrt@plt+0x791c>
  409b54:	mov	w28, wzr
  409b58:	b	409d44 <sqrt@plt+0x8014>
  409b5c:	mov	w1, #0x1ae                 	// #430
  409b60:	mov	w0, wzr
  409b64:	mov	x2, x20
  409b68:	bl	40504c <sqrt@plt+0x331c>
  409b6c:	b	409d44 <sqrt@plt+0x8014>
  409b70:	mov	w0, w26
  409b74:	bl	401aa0 <putchar@plt>
  409b78:	cmp	w26, #0xa
  409b7c:	b.eq	409d2c <sqrt@plt+0x7ffc>  // b.none
  409b80:	b	409d44 <sqrt@plt+0x8014>
  409b84:	cmp	w26, #0x53
  409b88:	b.ne	409c1c <sqrt@plt+0x7eec>  // b.any
  409b8c:	mov	w8, #0x1                   	// #1
  409b90:	mov	w28, #0x4                   	// #4
  409b94:	b	409ab0 <sqrt@plt+0x7d80>
  409b98:	cmp	w26, #0x66
  409b9c:	b.ne	409c38 <sqrt@plt+0x7f08>  // b.any
  409ba0:	mov	w8, #0x1                   	// #1
  409ba4:	mov	w28, #0x6                   	// #6
  409ba8:	b	409ab0 <sqrt@plt+0x7d80>
  409bac:	ldr	w8, [x27, #3768]
  409bb0:	cbz	w8, 409c90 <sqrt@plt+0x7f60>
  409bb4:	mov	x0, sp
  409bb8:	bl	415388 <_ZdlPvm@@Base+0x100>
  409bbc:	cmn	w26, #0x1
  409bc0:	b.eq	409cd8 <sqrt@plt+0x7fa8>  // b.none
  409bc4:	mov	x0, sp
  409bc8:	mov	w1, w26
  409bcc:	bl	405070 <sqrt@plt+0x3340>
  409bd0:	cmp	w26, #0xa
  409bd4:	b.eq	409ccc <sqrt@plt+0x7f9c>  // b.none
  409bd8:	mov	x0, x19
  409bdc:	bl	401b00 <getc@plt>
  409be0:	mov	w26, w0
  409be4:	cmn	w0, #0x1
  409be8:	b.ne	409bc4 <sqrt@plt+0x7e94>  // b.any
  409bec:	b	409cd8 <sqrt@plt+0x7fa8>
  409bf0:	cmp	w26, #0x6c
  409bf4:	b.ne	409d14 <sqrt@plt+0x7fe4>  // b.any
  409bf8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409bfc:	ldrb	w8, [x8, #3776]
  409c00:	cbnz	w8, 409d14 <sqrt@plt+0x7fe4>
  409c04:	mov	w8, #0x1                   	// #1
  409c08:	mov	w28, #0x5                   	// #5
  409c0c:	b	409ab0 <sqrt@plt+0x7d80>
  409c10:	mov	w0, w26
  409c14:	bl	401aa0 <putchar@plt>
  409c18:	b	409d24 <sqrt@plt+0x7ff4>
  409c1c:	mov	w0, #0x2e                  	// #46
  409c20:	bl	401aa0 <putchar@plt>
  409c24:	mov	w0, #0x50                  	// #80
  409c28:	bl	401aa0 <putchar@plt>
  409c2c:	mov	w0, w26
  409c30:	bl	401aa0 <putchar@plt>
  409c34:	b	409d24 <sqrt@plt+0x7ff4>
  409c38:	mov	w0, #0x2e                  	// #46
  409c3c:	bl	401aa0 <putchar@plt>
  409c40:	mov	w0, #0x6c                  	// #108
  409c44:	bl	401aa0 <putchar@plt>
  409c48:	mov	w0, w26
  409c4c:	bl	401aa0 <putchar@plt>
  409c50:	b	409d24 <sqrt@plt+0x7ff4>
  409c54:	cmp	w26, #0x20
  409c58:	b.eq	409b40 <sqrt@plt+0x7e10>  // b.none
  409c5c:	cmp	w26, #0xa
  409c60:	b.eq	409b40 <sqrt@plt+0x7e10>  // b.none
  409c64:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409c68:	ldr	x3, [x8, #2480]
  409c6c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409c70:	mov	w1, #0x3                   	// #3
  409c74:	mov	w2, #0x1                   	// #1
  409c78:	add	x0, x0, #0x4e7
  409c7c:	mov	w28, #0x1                   	// #1
  409c80:	bl	401ca0 <fwrite@plt>
  409c84:	mov	w0, w26
  409c88:	bl	401aa0 <putchar@plt>
  409c8c:	b	409d44 <sqrt@plt+0x8014>
  409c90:	cmp	w26, #0x20
  409c94:	b.eq	409bb4 <sqrt@plt+0x7e84>  // b.none
  409c98:	cmp	w26, #0xa
  409c9c:	b.eq	409bb4 <sqrt@plt+0x7e84>  // b.none
  409ca0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409ca4:	ldr	x3, [x8, #2480]
  409ca8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409cac:	mov	w1, #0x3                   	// #3
  409cb0:	mov	w2, #0x1                   	// #1
  409cb4:	add	x0, x0, #0x55f
  409cb8:	mov	w28, #0x1                   	// #1
  409cbc:	bl	401ca0 <fwrite@plt>
  409cc0:	mov	w0, w26
  409cc4:	bl	401aa0 <putchar@plt>
  409cc8:	b	409d44 <sqrt@plt+0x8014>
  409ccc:	ldr	w8, [x21, #2780]
  409cd0:	add	w8, w8, #0x1
  409cd4:	str	w8, [x21, #2780]
  409cd8:	mov	x0, sp
  409cdc:	mov	w1, wzr
  409ce0:	bl	405070 <sqrt@plt+0x3340>
  409ce4:	mov	x0, sp
  409ce8:	bl	4050bc <sqrt@plt+0x338c>
  409cec:	bl	41505c <sqrt@plt+0x1332c>
  409cf0:	mov	x0, sp
  409cf4:	bl	4050bc <sqrt@plt+0x338c>
  409cf8:	mov	x1, x0
  409cfc:	mov	x0, x23
  409d00:	bl	401d20 <printf@plt>
  409d04:	mov	x0, sp
  409d08:	bl	415500 <_ZdlPvm@@Base+0x278>
  409d0c:	mov	w28, wzr
  409d10:	b	409d44 <sqrt@plt+0x8014>
  409d14:	mov	w0, #0x2e                  	// #46
  409d18:	bl	401aa0 <putchar@plt>
  409d1c:	mov	w0, w26
  409d20:	bl	401aa0 <putchar@plt>
  409d24:	cmp	w26, #0xa
  409d28:	b.ne	409d40 <sqrt@plt+0x8010>  // b.any
  409d2c:	ldr	w8, [x21, #2780]
  409d30:	mov	w28, wzr
  409d34:	add	w8, w8, #0x1
  409d38:	str	w8, [x21, #2780]
  409d3c:	b	409d44 <sqrt@plt+0x8014>
  409d40:	mov	w28, #0x1                   	// #1
  409d44:	mov	w8, #0x1                   	// #1
  409d48:	b	409ab0 <sqrt@plt+0x7d80>
  409d4c:	sub	w8, w28, #0x1
  409d50:	cmp	w8, #0x5
  409d54:	b.hi	409df4 <sqrt@plt+0x80c4>  // b.pmore
  409d58:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  409d5c:	add	x9, x9, #0x397
  409d60:	adr	x10, 409d70 <sqrt@plt+0x8040>
  409d64:	ldrb	w11, [x9, x8]
  409d68:	add	x10, x10, x11, lsl #2
  409d6c:	br	x10
  409d70:	mov	w0, #0xa                   	// #10
  409d74:	bl	401aa0 <putchar@plt>
  409d78:	b	409df4 <sqrt@plt+0x80c4>
  409d7c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409d80:	ldr	x3, [x8, #2480]
  409d84:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409d88:	add	x0, x0, #0x57c
  409d8c:	mov	w1, #0x3                   	// #3
  409d90:	b	409dec <sqrt@plt+0x80bc>
  409d94:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409d98:	ldr	x3, [x8, #2480]
  409d9c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409da0:	add	x0, x0, #0x580
  409da4:	b	409de8 <sqrt@plt+0x80b8>
  409da8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409dac:	ldr	x3, [x8, #2480]
  409db0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409db4:	add	x0, x0, #0x585
  409db8:	mov	w1, #0x3                   	// #3
  409dbc:	b	409dec <sqrt@plt+0x80bc>
  409dc0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409dc4:	ldr	x3, [x8, #2480]
  409dc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  409dcc:	add	x0, x0, #0x7c5
  409dd0:	mov	w1, #0x2                   	// #2
  409dd4:	b	409dec <sqrt@plt+0x80bc>
  409dd8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409ddc:	ldr	x3, [x8, #2480]
  409de0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409de4:	add	x0, x0, #0x589
  409de8:	mov	w1, #0x4                   	// #4
  409dec:	mov	w2, #0x1                   	// #1
  409df0:	bl	401ca0 <fwrite@plt>
  409df4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409df8:	ldr	x8, [x8, #2472]
  409dfc:	cmp	x19, x8
  409e00:	b.eq	409e0c <sqrt@plt+0x80dc>  // b.none
  409e04:	mov	x0, x19
  409e08:	bl	401990 <fclose@plt>
  409e0c:	add	x0, sp, #0x10
  409e10:	bl	415500 <_ZdlPvm@@Base+0x278>
  409e14:	ldp	x20, x19, [sp, #112]
  409e18:	ldp	x22, x21, [sp, #96]
  409e1c:	ldp	x24, x23, [sp, #80]
  409e20:	ldp	x26, x25, [sp, #64]
  409e24:	ldp	x28, x27, [sp, #48]
  409e28:	ldp	x29, x30, [sp, #32]
  409e2c:	add	sp, sp, #0x80
  409e30:	ret
  409e34:	b	409e58 <sqrt@plt+0x8128>
  409e38:	b	409e58 <sqrt@plt+0x8128>
  409e3c:	b	409e58 <sqrt@plt+0x8128>
  409e40:	b	409e48 <sqrt@plt+0x8118>
  409e44:	b	409e58 <sqrt@plt+0x8128>
  409e48:	mov	x19, x0
  409e4c:	mov	x0, sp
  409e50:	bl	415500 <_ZdlPvm@@Base+0x278>
  409e54:	b	409e5c <sqrt@plt+0x812c>
  409e58:	mov	x19, x0
  409e5c:	add	x0, sp, #0x10
  409e60:	bl	415500 <_ZdlPvm@@Base+0x278>
  409e64:	mov	x0, x19
  409e68:	bl	401cb0 <_Unwind_Resume@plt>
  409e6c:	stp	x29, x30, [sp, #-32]!
  409e70:	stp	x20, x19, [sp, #16]
  409e74:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  409e78:	ldr	x2, [x20, #2784]
  409e7c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  409e80:	add	x1, x1, #0x58e
  409e84:	mov	x29, sp
  409e88:	mov	x19, x0
  409e8c:	bl	401960 <fprintf@plt>
  409e90:	ldr	x2, [x20, #2784]
  409e94:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  409e98:	add	x1, x1, #0x5b5
  409e9c:	mov	x0, x19
  409ea0:	bl	401960 <fprintf@plt>
  409ea4:	ldp	x20, x19, [sp, #16]
  409ea8:	ldp	x29, x30, [sp], #32
  409eac:	ret
  409eb0:	sub	sp, sp, #0x70
  409eb4:	stp	x29, x30, [sp, #16]
  409eb8:	stp	x28, x27, [sp, #32]
  409ebc:	stp	x26, x25, [sp, #48]
  409ec0:	stp	x24, x23, [sp, #64]
  409ec4:	stp	x22, x21, [sp, #80]
  409ec8:	stp	x20, x19, [sp, #96]
  409ecc:	add	x29, sp, #0x10
  409ed0:	mov	x20, x1
  409ed4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x4d78>
  409ed8:	mov	w19, w0
  409edc:	add	x1, x1, #0x5e0
  409ee0:	mov	w0, #0x1                   	// #1
  409ee4:	bl	401af0 <setlocale@plt>
  409ee8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409eec:	ldr	x8, [x20]
  409ef0:	ldr	x0, [x9, #2488]
  409ef4:	adrp	x1, 430000 <_Znam@GLIBCXX_3.4>
  409ef8:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2648>
  409efc:	add	x1, x1, #0xec1
  409f00:	str	x8, [x9, #2784]
  409f04:	bl	401d00 <setbuf@plt>
  409f08:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x4d78>
  409f0c:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4d78>
  409f10:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x4d78>
  409f14:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x2648>
  409f18:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x4d78>
  409f1c:	mov	w28, wzr
  409f20:	mov	w23, wzr
  409f24:	add	x21, x21, #0x5ef
  409f28:	add	x22, x22, #0x458
  409f2c:	add	x24, x24, #0x39d
  409f30:	add	x25, x25, #0xa58
  409f34:	add	x26, x26, #0x617
  409f38:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  409f3c:	b	409f5c <sqrt@plt+0x822c>
  409f40:	mov	x0, sp
  409f44:	bl	413ddc <sqrt@plt+0x120ac>
  409f48:	mov	x1, sp
  409f4c:	mov	x0, x26
  409f50:	mov	x2, x25
  409f54:	mov	x3, x25
  409f58:	bl	414070 <sqrt@plt+0x12340>
  409f5c:	mov	w0, w19
  409f60:	mov	x1, x20
  409f64:	mov	x2, x21
  409f68:	mov	x3, x22
  409f6c:	mov	x4, xzr
  409f70:	bl	414ef8 <sqrt@plt+0x131c8>
  409f74:	add	w8, w0, #0x1
  409f78:	mov	w1, w0
  409f7c:	cmp	w8, #0x7b
  409f80:	b.hi	40a008 <sqrt@plt+0x82d8>  // b.pmore
  409f84:	adr	x9, 409f40 <sqrt@plt+0x8210>
  409f88:	ldrb	w10, [x24, x8]
  409f8c:	add	x9, x9, x10, lsl #2
  409f90:	br	x9
  409f94:	mov	w8, #0x1                   	// #1
  409f98:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409f9c:	str	w8, [x9, #3768]
  409fa0:	b	409f5c <sqrt@plt+0x822c>
  409fa4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  409fa8:	add	x0, x0, #0x5fe
  409fac:	mov	x1, x25
  409fb0:	mov	x2, x25
  409fb4:	mov	x3, x25
  409fb8:	bl	414098 <sqrt@plt+0x12368>
  409fbc:	b	409f5c <sqrt@plt+0x822c>
  409fc0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409fc4:	str	wzr, [x8, #2164]
  409fc8:	b	409f5c <sqrt@plt+0x822c>
  409fcc:	mov	w8, #0x1                   	// #1
  409fd0:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  409fd4:	str	w8, [x9, #2168]
  409fd8:	b	409f5c <sqrt@plt+0x822c>
  409fdc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  409fe0:	str	wzr, [x8, #2168]
  409fe4:	b	409f5c <sqrt@plt+0x822c>
  409fe8:	add	w23, w23, #0x1
  409fec:	b	409f5c <sqrt@plt+0x822c>
  409ff0:	add	w28, w28, #0x1
  409ff4:	b	409f5c <sqrt@plt+0x822c>
  409ff8:	ldr	w8, [x27, #3764]
  409ffc:	add	w8, w8, #0x1
  40a000:	str	w8, [x27, #3764]
  40a004:	b	409f5c <sqrt@plt+0x822c>
  40a008:	cmp	w1, #0x100
  40a00c:	b.eq	40a174 <sqrt@plt+0x8444>  // b.none
  40a010:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a014:	mov	w1, #0x25a                 	// #602
  40a018:	mov	w0, wzr
  40a01c:	add	x2, x2, #0x563
  40a020:	bl	40504c <sqrt@plt+0x331c>
  40a024:	b	409f5c <sqrt@plt+0x822c>
  40a028:	bl	404eb4 <sqrt@plt+0x3184>
  40a02c:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40a030:	cbz	w23, 40a04c <sqrt@plt+0x831c>
  40a034:	bl	41395c <sqrt@plt+0x11c2c>
  40a038:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a03c:	mov	w9, #0x1                   	// #1
  40a040:	str	x0, [x21, #3744]
  40a044:	strb	w9, [x8, #3776]
  40a048:	b	40a088 <sqrt@plt+0x8358>
  40a04c:	cbz	w28, 40a074 <sqrt@plt+0x8344>
  40a050:	bl	412b94 <sqrt@plt+0x10e64>
  40a054:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a058:	mov	w9, #0x5c                  	// #92
  40a05c:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  40a060:	mov	w11, #0x1                   	// #1
  40a064:	str	x0, [x21, #3744]
  40a068:	str	w9, [x8, #2172]
  40a06c:	strb	w11, [x10, #3776]
  40a070:	b	40a088 <sqrt@plt+0x8358>
  40a074:	bl	411f08 <sqrt@plt+0x101d8>
  40a078:	str	x0, [x21, #3744]
  40a07c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a080:	add	x0, x0, #0x657
  40a084:	bl	401920 <puts@plt>
  40a088:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a08c:	ldrsw	x8, [x8, #2176]
  40a090:	cmp	w8, w19
  40a094:	b.ge	40a0f8 <sqrt@plt+0x83c8>  // b.tcont
  40a098:	add	x20, x20, x8, lsl #3
  40a09c:	sub	w19, w19, w8
  40a0a0:	ldr	x0, [x20], #8
  40a0a4:	bl	409968 <sqrt@plt+0x7c38>
  40a0a8:	subs	w19, w19, #0x1
  40a0ac:	b.ne	40a0a0 <sqrt@plt+0x8370>  // b.any
  40a0b0:	ldr	x0, [x21, #3744]
  40a0b4:	cbz	x0, 40a0c4 <sqrt@plt+0x8394>
  40a0b8:	ldr	x8, [x0]
  40a0bc:	ldr	x8, [x8, #8]
  40a0c0:	blr	x8
  40a0c4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a0c8:	ldr	x19, [x8, #2480]
  40a0cc:	mov	x0, x19
  40a0d0:	bl	401cd0 <ferror@plt>
  40a0d4:	cbz	w0, 40a110 <sqrt@plt+0x83e0>
  40a0d8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  40a0dc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a0e0:	add	x1, x1, #0xa58
  40a0e4:	add	x0, x0, #0x64a
  40a0e8:	mov	x2, x1
  40a0ec:	mov	x3, x1
  40a0f0:	bl	414098 <sqrt@plt+0x12368>
  40a0f4:	b	40a11c <sqrt@plt+0x83ec>
  40a0f8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  40a0fc:	add	x0, x0, #0x83f
  40a100:	bl	409968 <sqrt@plt+0x7c38>
  40a104:	ldr	x0, [x21, #3744]
  40a108:	cbnz	x0, 40a0b8 <sqrt@plt+0x8388>
  40a10c:	b	40a0c4 <sqrt@plt+0x8394>
  40a110:	mov	x0, x19
  40a114:	bl	401b80 <fflush@plt>
  40a118:	tbnz	w0, #31, 40a0d8 <sqrt@plt+0x83a8>
  40a11c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a120:	ldrb	w0, [x8, #3772]
  40a124:	ldp	x20, x19, [sp, #96]
  40a128:	ldp	x22, x21, [sp, #80]
  40a12c:	ldp	x24, x23, [sp, #64]
  40a130:	ldp	x26, x25, [sp, #48]
  40a134:	ldp	x28, x27, [sp, #32]
  40a138:	ldp	x29, x30, [sp, #16]
  40a13c:	add	sp, sp, #0x70
  40a140:	ret
  40a144:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a148:	ldr	x0, [x8, #2488]
  40a14c:	bl	409e6c <sqrt@plt+0x813c>
  40a150:	mov	w0, #0x1                   	// #1
  40a154:	bl	401c80 <exit@plt>
  40a158:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a15c:	ldr	x1, [x8, #2464]
  40a160:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a164:	add	x0, x0, #0x62e
  40a168:	bl	401d20 <printf@plt>
  40a16c:	mov	w0, wzr
  40a170:	bl	401c80 <exit@plt>
  40a174:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40a178:	ldr	x0, [x8, #2480]
  40a17c:	bl	409e6c <sqrt@plt+0x813c>
  40a180:	mov	w0, wzr
  40a184:	bl	401c80 <exit@plt>
  40a188:	stp	x29, x30, [sp, #-32]!
  40a18c:	str	x19, [sp, #16]
  40a190:	mov	x29, sp
  40a194:	mov	x19, x0
  40a198:	bl	408f34 <sqrt@plt+0x7204>
  40a19c:	mov	x0, x19
  40a1a0:	bl	415270 <_ZdlPv@@Base>
  40a1a4:	ldr	x19, [sp, #16]
  40a1a8:	ldp	x29, x30, [sp], #32
  40a1ac:	ret
  40a1b0:	mov	w8, #0x1                   	// #1
  40a1b4:	mov	x9, #0x3ff0000000000000    	// #4607182418800017408
  40a1b8:	str	w8, [x0]
  40a1bc:	str	x9, [x0, #16]
  40a1c0:	ret
  40a1c4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a1c8:	add	x8, x8, #0x6d0
  40a1cc:	stp	x8, xzr, [x0]
  40a1d0:	stp	xzr, xzr, [x0, #16]
  40a1d4:	ret
  40a1d8:	stp	x29, x30, [sp, #-16]!
  40a1dc:	mov	x8, x0
  40a1e0:	ldr	x0, [x0, #8]
  40a1e4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a1e8:	add	x9, x9, #0x6d0
  40a1ec:	mov	x29, sp
  40a1f0:	str	x9, [x8]
  40a1f4:	cbz	x0, 40a1fc <sqrt@plt+0x84cc>
  40a1f8:	bl	401ba0 <_ZdaPv@plt>
  40a1fc:	ldp	x29, x30, [sp], #16
  40a200:	ret
  40a204:	brk	#0x1
  40a208:	stp	d1, d0, [x0, #16]
  40a20c:	ret
  40a210:	stp	x29, x30, [sp, #-32]!
  40a214:	stp	x20, x19, [sp, #16]
  40a218:	mov	x29, sp
  40a21c:	mov	x19, x0
  40a220:	ldr	x0, [x0, #8]
  40a224:	mov	x20, x1
  40a228:	cbz	x0, 40a230 <sqrt@plt+0x8500>
  40a22c:	bl	401ba0 <_ZdaPv@plt>
  40a230:	cbz	x20, 40a248 <sqrt@plt+0x8518>
  40a234:	ldrb	w8, [x20]
  40a238:	cbz	w8, 40a248 <sqrt@plt+0x8518>
  40a23c:	mov	x0, x20
  40a240:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  40a244:	b	40a24c <sqrt@plt+0x851c>
  40a248:	mov	x0, xzr
  40a24c:	str	x0, [x19, #8]
  40a250:	ldp	x20, x19, [sp, #16]
  40a254:	ldp	x29, x30, [sp], #32
  40a258:	ret
  40a25c:	mov	w0, wzr
  40a260:	ret
  40a264:	ret
  40a268:	ret
  40a26c:	sub	sp, sp, #0x60
  40a270:	str	d12, [sp, #32]
  40a274:	stp	d11, d10, [sp, #40]
  40a278:	stp	d9, d8, [sp, #56]
  40a27c:	stp	x29, x30, [sp, #72]
  40a280:	str	x19, [sp, #88]
  40a284:	add	x29, sp, #0x20
  40a288:	mov	x19, x0
  40a28c:	mov	x0, x2
  40a290:	mov	v10.16b, v0.16b
  40a294:	bl	40a3f0 <sqrt@plt+0x86c0>
  40a298:	stp	d0, d1, [sp, #16]
  40a29c:	mov	v9.16b, v0.16b
  40a2a0:	ldr	d0, [x19, #24]
  40a2a4:	mov	v8.16b, v1.16b
  40a2a8:	fcmp	d0, #0.0
  40a2ac:	b.eq	40a2dc <sqrt@plt+0x85ac>  // b.none
  40a2b0:	fcmp	d9, #0.0
  40a2b4:	b.ne	40a2f8 <sqrt@plt+0x85c8>  // b.any
  40a2b8:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  40a2bc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40a2c0:	add	x1, x1, #0xa58
  40a2c4:	add	x0, x0, #0x7a8
  40a2c8:	mov	x2, x1
  40a2cc:	mov	x3, x1
  40a2d0:	bl	414004 <sqrt@plt+0x122d4>
  40a2d4:	fmov	d9, xzr
  40a2d8:	b	40a2fc <sqrt@plt+0x85cc>
  40a2dc:	ldr	d1, [x19, #16]
  40a2e0:	fcmp	d1, #0.0
  40a2e4:	b.eq	40a368 <sqrt@plt+0x8638>  // b.none
  40a2e8:	fcmp	d0, #0.0
  40a2ec:	b.ne	40a2b0 <sqrt@plt+0x8580>  // b.any
  40a2f0:	fmov	d9, xzr
  40a2f4:	b	40a2fc <sqrt@plt+0x85cc>
  40a2f8:	fdiv	d9, d9, d0
  40a2fc:	ldr	d0, [x19, #16]
  40a300:	fcmp	d0, #0.0
  40a304:	b.eq	40a33c <sqrt@plt+0x860c>  // b.none
  40a308:	fcmp	d8, #0.0
  40a30c:	b.ne	40a330 <sqrt@plt+0x8600>  // b.any
  40a310:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  40a314:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40a318:	add	x1, x1, #0xa58
  40a31c:	add	x0, x0, #0x7d4
  40a320:	mov	x2, x1
  40a324:	mov	x3, x1
  40a328:	bl	414004 <sqrt@plt+0x122d4>
  40a32c:	b	40a33c <sqrt@plt+0x860c>
  40a330:	fdiv	d0, d8, d0
  40a334:	fcmp	d0, d9
  40a338:	fcsel	d9, d0, d9, gt
  40a33c:	fcmp	d9, #0.0
  40a340:	fmov	d0, #1.000000000000000000e+00
  40a344:	fcsel	d10, d0, d9, eq  // eq = none
  40a348:	mov	v0.16b, v10.16b
  40a34c:	ldr	x19, [sp, #88]
  40a350:	ldp	x29, x30, [sp, #72]
  40a354:	ldp	d9, d8, [sp, #56]
  40a358:	ldp	d11, d10, [sp, #40]
  40a35c:	ldr	d12, [sp, #32]
  40a360:	add	sp, sp, #0x60
  40a364:	ret
  40a368:	fcmp	d10, #0.0
  40a36c:	fmov	d0, #1.000000000000000000e+00
  40a370:	fcsel	d10, d10, d0, hi  // hi = pmore
  40a374:	add	x0, sp, #0x10
  40a378:	mov	v0.16b, v10.16b
  40a37c:	bl	40a424 <sqrt@plt+0x86f4>
  40a380:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40a384:	add	x0, x0, #0x984
  40a388:	add	x1, sp, #0x8
  40a38c:	mov	v12.16b, v0.16b
  40a390:	mov	v11.16b, v1.16b
  40a394:	str	xzr, [sp, #8]
  40a398:	bl	404b34 <sqrt@plt+0x2e04>
  40a39c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40a3a0:	add	x0, x0, #0x98d
  40a3a4:	mov	x1, sp
  40a3a8:	str	xzr, [sp]
  40a3ac:	bl	404b34 <sqrt@plt+0x2e04>
  40a3b0:	ldr	d0, [sp, #8]
  40a3b4:	fcmp	d0, #0.0
  40a3b8:	b.le	40a3c4 <sqrt@plt+0x8694>
  40a3bc:	fcmp	d12, d0
  40a3c0:	b.gt	40a3d8 <sqrt@plt+0x86a8>
  40a3c4:	ldr	d1, [sp]
  40a3c8:	fcmp	d1, #0.0
  40a3cc:	b.le	40a348 <sqrt@plt+0x8618>
  40a3d0:	fcmp	d11, d1
  40a3d4:	b.le	40a348 <sqrt@plt+0x8618>
  40a3d8:	ldr	d1, [sp]
  40a3dc:	fdiv	d0, d9, d0
  40a3e0:	fdiv	d1, d8, d1
  40a3e4:	fcmp	d0, d1
  40a3e8:	fcsel	d10, d0, d1, gt
  40a3ec:	b	40a348 <sqrt@plt+0x8618>
  40a3f0:	sub	sp, sp, #0x20
  40a3f4:	stp	x29, x30, [sp, #16]
  40a3f8:	ldp	d0, d1, [x0]
  40a3fc:	ldp	d2, d3, [x1]
  40a400:	mov	x0, sp
  40a404:	add	x29, sp, #0x10
  40a408:	fsub	d0, d0, d2
  40a40c:	fsub	d1, d1, d3
  40a410:	bl	40a4ac <sqrt@plt+0x877c>
  40a414:	ldp	d0, d1, [sp]
  40a418:	ldp	x29, x30, [sp, #16]
  40a41c:	add	sp, sp, #0x20
  40a420:	ret
  40a424:	sub	sp, sp, #0x20
  40a428:	stp	x29, x30, [sp, #16]
  40a42c:	ldp	d1, d3, [x0]
  40a430:	mov	x0, sp
  40a434:	add	x29, sp, #0x10
  40a438:	fdiv	d2, d1, d0
  40a43c:	fdiv	d1, d3, d0
  40a440:	mov	v0.16b, v2.16b
  40a444:	bl	40a4ac <sqrt@plt+0x877c>
  40a448:	ldp	d0, d1, [sp]
  40a44c:	ldp	x29, x30, [sp, #16]
  40a450:	add	sp, sp, #0x20
  40a454:	ret
  40a458:	stp	x29, x30, [sp, #-32]!
  40a45c:	str	x19, [sp, #16]
  40a460:	mov	x29, sp
  40a464:	ldr	x8, [x1]
  40a468:	mov	x19, x0
  40a46c:	cbz	x8, 40a488 <sqrt@plt+0x8758>
  40a470:	ldr	x9, [x8]
  40a474:	mov	x0, x8
  40a478:	ldr	x9, [x9, #16]
  40a47c:	blr	x9
  40a480:	stp	d0, d1, [x19]
  40a484:	b	40a498 <sqrt@plt+0x8768>
  40a488:	ldr	x8, [x1, #8]
  40a48c:	str	x8, [x19]
  40a490:	ldr	x8, [x1, #16]
  40a494:	str	x8, [x19, #8]
  40a498:	ldr	x19, [sp, #16]
  40a49c:	ldp	x29, x30, [sp], #32
  40a4a0:	ret
  40a4a4:	stp	xzr, xzr, [x0]
  40a4a8:	ret
  40a4ac:	stp	d0, d1, [x0]
  40a4b0:	ret
  40a4b4:	ldp	d0, d3, [x1]
  40a4b8:	ldp	d1, d2, [x0]
  40a4bc:	fcmp	d1, d0
  40a4c0:	cset	w8, eq  // eq = none
  40a4c4:	fcmp	d2, d3
  40a4c8:	cset	w9, eq  // eq = none
  40a4cc:	and	w0, w8, w9
  40a4d0:	ret
  40a4d4:	ldp	d0, d3, [x1]
  40a4d8:	ldp	d1, d2, [x0]
  40a4dc:	fcmp	d1, d0
  40a4e0:	cset	w8, ne  // ne = any
  40a4e4:	fcmp	d2, d3
  40a4e8:	cset	w9, ne  // ne = any
  40a4ec:	orr	w0, w8, w9
  40a4f0:	ret
  40a4f4:	ldr	d0, [x1]
  40a4f8:	ldp	d1, d2, [x0]
  40a4fc:	fadd	d0, d0, d1
  40a500:	str	d0, [x0]
  40a504:	ldr	d0, [x1, #8]
  40a508:	fadd	d0, d0, d2
  40a50c:	str	d0, [x0, #8]
  40a510:	ret
  40a514:	ldr	d0, [x1]
  40a518:	ldp	d1, d2, [x0]
  40a51c:	fsub	d0, d1, d0
  40a520:	str	d0, [x0]
  40a524:	ldr	d0, [x1, #8]
  40a528:	fsub	d0, d2, d0
  40a52c:	str	d0, [x0, #8]
  40a530:	ret
  40a534:	ldp	d1, d2, [x0]
  40a538:	fmul	d1, d1, d0
  40a53c:	fmul	d0, d2, d0
  40a540:	stp	d1, d0, [x0]
  40a544:	ret
  40a548:	ldp	d1, d2, [x0]
  40a54c:	fdiv	d1, d1, d0
  40a550:	fdiv	d0, d2, d0
  40a554:	stp	d1, d0, [x0]
  40a558:	ret
  40a55c:	sub	sp, sp, #0x20
  40a560:	stp	x29, x30, [sp, #16]
  40a564:	ldp	d0, d1, [x0]
  40a568:	mov	x0, sp
  40a56c:	add	x29, sp, #0x10
  40a570:	fneg	d0, d0
  40a574:	fneg	d1, d1
  40a578:	bl	40a4ac <sqrt@plt+0x877c>
  40a57c:	ldp	d0, d1, [sp]
  40a580:	ldp	x29, x30, [sp, #16]
  40a584:	add	sp, sp, #0x20
  40a588:	ret
  40a58c:	sub	sp, sp, #0x20
  40a590:	stp	x29, x30, [sp, #16]
  40a594:	ldp	d0, d1, [x0]
  40a598:	ldp	d2, d3, [x1]
  40a59c:	mov	x0, sp
  40a5a0:	add	x29, sp, #0x10
  40a5a4:	fadd	d0, d0, d2
  40a5a8:	fadd	d1, d1, d3
  40a5ac:	bl	40a4ac <sqrt@plt+0x877c>
  40a5b0:	ldp	d0, d1, [sp]
  40a5b4:	ldp	x29, x30, [sp, #16]
  40a5b8:	add	sp, sp, #0x20
  40a5bc:	ret
  40a5c0:	sub	sp, sp, #0x20
  40a5c4:	stp	x29, x30, [sp, #16]
  40a5c8:	ldp	d1, d3, [x0]
  40a5cc:	mov	x0, sp
  40a5d0:	add	x29, sp, #0x10
  40a5d4:	fmul	d2, d1, d0
  40a5d8:	fmul	d1, d3, d0
  40a5dc:	mov	v0.16b, v2.16b
  40a5e0:	bl	40a4ac <sqrt@plt+0x877c>
  40a5e4:	ldp	d0, d1, [sp]
  40a5e8:	ldp	x29, x30, [sp, #16]
  40a5ec:	add	sp, sp, #0x20
  40a5f0:	ret
  40a5f4:	ldp	d0, d1, [x0]
  40a5f8:	ldp	d2, d3, [x1]
  40a5fc:	fmul	d0, d0, d2
  40a600:	fmul	d1, d1, d3
  40a604:	fadd	d0, d0, d1
  40a608:	ret
  40a60c:	stp	x29, x30, [sp, #-16]!
  40a610:	mov	x29, sp
  40a614:	ldp	d0, d1, [x0]
  40a618:	bl	414f70 <sqrt@plt+0x13240>
  40a61c:	ldp	x29, x30, [sp], #16
  40a620:	ret
  40a624:	sub	sp, sp, #0xc0
  40a628:	str	d8, [sp, #128]
  40a62c:	stp	x29, x30, [sp, #136]
  40a630:	str	x23, [sp, #152]
  40a634:	stp	x22, x21, [sp, #160]
  40a638:	stp	x20, x19, [sp, #176]
  40a63c:	add	x29, sp, #0x80
  40a640:	mov	x19, x0
  40a644:	mov	x0, x1
  40a648:	mov	x20, x4
  40a64c:	mov	x22, x3
  40a650:	mov	x21, x2
  40a654:	mov	x23, x1
  40a658:	bl	40a60c <sqrt@plt+0x88dc>
  40a65c:	fcmp	d0, #0.0
  40a660:	b.ne	40a684 <sqrt@plt+0x8954>  // b.any
  40a664:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  40a668:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40a66c:	add	x1, x1, #0xa58
  40a670:	add	x0, x0, #0x802
  40a674:	mov	x2, x1
  40a678:	mov	x3, x1
  40a67c:	bl	414004 <sqrt@plt+0x122d4>
  40a680:	b	40a838 <sqrt@plt+0x8b08>
  40a684:	mov	x0, x23
  40a688:	mov	v8.16b, v0.16b
  40a68c:	bl	40a55c <sqrt@plt+0x882c>
  40a690:	stp	d0, d1, [x29, #-16]
  40a694:	ldr	d0, [x21]
  40a698:	sub	x0, x29, #0x10
  40a69c:	fdiv	d0, d0, d8
  40a6a0:	bl	40a534 <sqrt@plt+0x8804>
  40a6a4:	ldp	d1, d0, [x23]
  40a6a8:	sub	x0, x29, #0x20
  40a6ac:	fneg	d1, d1
  40a6b0:	bl	40a4ac <sqrt@plt+0x877c>
  40a6b4:	ldr	d0, [x21, #8]
  40a6b8:	fadd	d1, d8, d8
  40a6bc:	sub	x0, x29, #0x20
  40a6c0:	fdiv	d0, d0, d1
  40a6c4:	bl	40a534 <sqrt@plt+0x8804>
  40a6c8:	ldr	q0, [x22]
  40a6cc:	ldr	x8, [x22, #16]
  40a6d0:	mov	w9, #0x1                   	// #1
  40a6d4:	str	q0, [sp, #64]
  40a6d8:	str	x8, [sp, #80]
  40a6dc:	str	w9, [sp, #64]
  40a6e0:	ldr	w8, [x21, #16]
  40a6e4:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40a6e8:	cbz	w8, 40a7b0 <sqrt@plt+0x8a80>
  40a6ec:	ldr	x0, [x21, #3744]
  40a6f0:	ldr	x8, [x0]
  40a6f4:	ldr	x8, [x8, #144]
  40a6f8:	blr	x8
  40a6fc:	cbz	w0, 40a7b0 <sqrt@plt+0x8a80>
  40a700:	mov	x22, xzr
  40a704:	add	x23, sp, #0x10
  40a708:	add	x0, x23, x22
  40a70c:	bl	40a4a4 <sqrt@plt+0x8774>
  40a710:	add	x22, x22, #0x10
  40a714:	cmp	x22, #0x30
  40a718:	b.ne	40a708 <sqrt@plt+0x89d8>  // b.any
  40a71c:	ldr	q0, [x19]
  40a720:	sub	x1, x29, #0x10
  40a724:	mov	x0, x19
  40a728:	str	q0, [sp, #16]
  40a72c:	bl	40a58c <sqrt@plt+0x885c>
  40a730:	mov	x0, sp
  40a734:	sub	x1, x29, #0x20
  40a738:	stp	d0, d1, [sp]
  40a73c:	bl	40a58c <sqrt@plt+0x885c>
  40a740:	sub	x1, x29, #0x10
  40a744:	mov	x0, x19
  40a748:	stp	d0, d1, [sp, #32]
  40a74c:	bl	40a58c <sqrt@plt+0x885c>
  40a750:	mov	x0, sp
  40a754:	sub	x1, x29, #0x20
  40a758:	stp	d0, d1, [sp]
  40a75c:	bl	40a3f0 <sqrt@plt+0x86c0>
  40a760:	ldr	x0, [x21, #3744]
  40a764:	stp	d0, d1, [sp, #48]
  40a768:	mov	x1, x20
  40a76c:	mov	x2, x20
  40a770:	ldr	x8, [x0]
  40a774:	ldr	x8, [x8, #112]
  40a778:	blr	x8
  40a77c:	ldr	x0, [x21, #3744]
  40a780:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  40a784:	movk	x8, #0x999a
  40a788:	movk	x8, #0x3fb9, lsl #48
  40a78c:	str	x8, [sp, #80]
  40a790:	ldr	x8, [x0]
  40a794:	fmov	d0, #1.000000000000000000e+00
  40a798:	add	x1, sp, #0x10
  40a79c:	add	x3, sp, #0x40
  40a7a0:	ldr	x8, [x8, #56]
  40a7a4:	mov	w2, #0x3                   	// #3
  40a7a8:	blr	x8
  40a7ac:	b	40a838 <sqrt@plt+0x8b08>
  40a7b0:	ldr	x20, [x21, #3744]
  40a7b4:	sub	x1, x29, #0x10
  40a7b8:	mov	x0, x19
  40a7bc:	bl	40a58c <sqrt@plt+0x885c>
  40a7c0:	mov	x0, sp
  40a7c4:	sub	x1, x29, #0x20
  40a7c8:	stp	d0, d1, [sp]
  40a7cc:	bl	40a3f0 <sqrt@plt+0x86c0>
  40a7d0:	stp	d0, d1, [sp, #16]
  40a7d4:	ldr	x8, [x20]
  40a7d8:	add	x1, sp, #0x10
  40a7dc:	add	x4, sp, #0x40
  40a7e0:	mov	w3, #0x1                   	// #1
  40a7e4:	ldr	x8, [x8, #48]
  40a7e8:	mov	x0, x20
  40a7ec:	mov	x2, x19
  40a7f0:	blr	x8
  40a7f4:	ldr	x20, [x21, #3744]
  40a7f8:	sub	x1, x29, #0x10
  40a7fc:	mov	x0, x19
  40a800:	bl	40a58c <sqrt@plt+0x885c>
  40a804:	mov	x0, sp
  40a808:	sub	x1, x29, #0x20
  40a80c:	stp	d0, d1, [sp]
  40a810:	bl	40a58c <sqrt@plt+0x885c>
  40a814:	stp	d0, d1, [sp, #16]
  40a818:	ldr	x8, [x20]
  40a81c:	add	x1, sp, #0x10
  40a820:	add	x4, sp, #0x40
  40a824:	mov	w3, #0x1                   	// #1
  40a828:	ldr	x8, [x8, #48]
  40a82c:	mov	x0, x20
  40a830:	mov	x2, x19
  40a834:	blr	x8
  40a838:	ldp	x20, x19, [sp, #176]
  40a83c:	ldp	x22, x21, [sp, #160]
  40a840:	ldr	x23, [sp, #152]
  40a844:	ldp	x29, x30, [sp, #136]
  40a848:	ldr	d8, [sp, #128]
  40a84c:	add	sp, sp, #0xc0
  40a850:	ret
  40a854:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40a858:	add	x8, x8, #0x788
  40a85c:	stp	xzr, xzr, [x0, #8]
  40a860:	str	x8, [x0]
  40a864:	ret
  40a868:	brk	#0x1
  40a86c:	ret
  40a870:	ret
  40a874:	ret
  40a878:	mov	w0, wzr
  40a87c:	ret
  40a880:	stp	x29, x30, [sp, #-32]!
  40a884:	str	x19, [sp, #16]
  40a888:	mov	x19, x0
  40a88c:	mov	w8, #0x1                   	// #1
  40a890:	add	x0, x0, #0x8
  40a894:	mov	x29, sp
  40a898:	str	w8, [x19], #24
  40a89c:	bl	40a4a4 <sqrt@plt+0x8774>
  40a8a0:	mov	x0, x19
  40a8a4:	bl	40a4a4 <sqrt@plt+0x8774>
  40a8a8:	ldr	x19, [sp, #16]
  40a8ac:	ldp	x29, x30, [sp], #32
  40a8b0:	ret
  40a8b4:	ldr	w8, [x0]
  40a8b8:	cbz	w8, 40a8d4 <sqrt@plt+0x8ba4>
  40a8bc:	ldr	q0, [x1]
  40a8c0:	stur	q0, [x0, #8]
  40a8c4:	ldr	q0, [x1]
  40a8c8:	str	wzr, [x0]
  40a8cc:	stur	q0, [x0, #24]
  40a8d0:	ret
  40a8d4:	ldr	d0, [x1]
  40a8d8:	ldr	d1, [x0, #8]
  40a8dc:	fcmp	d0, d1
  40a8e0:	b.pl	40a8e8 <sqrt@plt+0x8bb8>  // b.nfrst
  40a8e4:	str	d0, [x0, #8]
  40a8e8:	ldr	d0, [x1, #8]
  40a8ec:	ldr	d1, [x0, #16]
  40a8f0:	fcmp	d0, d1
  40a8f4:	b.pl	40a8fc <sqrt@plt+0x8bcc>  // b.nfrst
  40a8f8:	str	d0, [x0, #16]
  40a8fc:	ldr	d0, [x1]
  40a900:	ldr	d1, [x0, #24]
  40a904:	fcmp	d0, d1
  40a908:	b.le	40a910 <sqrt@plt+0x8be0>
  40a90c:	str	d0, [x0, #24]
  40a910:	ldr	d0, [x1, #8]
  40a914:	ldr	d1, [x0, #32]
  40a918:	fcmp	d0, d1
  40a91c:	b.le	40a924 <sqrt@plt+0x8bf4>
  40a920:	str	d0, [x0, #32]
  40a924:	ret
  40a928:	ret
  40a92c:	sub	sp, sp, #0x20
  40a930:	mov	x0, sp
  40a934:	fmov	d0, xzr
  40a938:	fmov	d1, xzr
  40a93c:	stp	x29, x30, [sp, #16]
  40a940:	add	x29, sp, #0x10
  40a944:	bl	40a4ac <sqrt@plt+0x877c>
  40a948:	ldp	d0, d1, [sp]
  40a94c:	ldp	x29, x30, [sp, #16]
  40a950:	add	sp, sp, #0x20
  40a954:	ret
  40a958:	stp	x29, x30, [sp, #-16]!
  40a95c:	mov	x29, sp
  40a960:	ldr	x8, [x0]
  40a964:	ldr	x8, [x8, #16]
  40a968:	blr	x8
  40a96c:	ldp	x29, x30, [sp], #16
  40a970:	ret
  40a974:	stp	x29, x30, [sp, #-16]!
  40a978:	mov	x29, sp
  40a97c:	ldr	x8, [x0]
  40a980:	ldr	x8, [x8, #16]
  40a984:	blr	x8
  40a988:	ldp	x29, x30, [sp], #16
  40a98c:	ret
  40a990:	stp	x29, x30, [sp, #-16]!
  40a994:	mov	x29, sp
  40a998:	ldr	x8, [x0]
  40a99c:	ldr	x8, [x8, #16]
  40a9a0:	blr	x8
  40a9a4:	ldp	x29, x30, [sp], #16
  40a9a8:	ret
  40a9ac:	stp	x29, x30, [sp, #-16]!
  40a9b0:	mov	x29, sp
  40a9b4:	ldr	x8, [x0]
  40a9b8:	ldr	x8, [x8, #16]
  40a9bc:	blr	x8
  40a9c0:	ldp	x29, x30, [sp], #16
  40a9c4:	ret
  40a9c8:	stp	x29, x30, [sp, #-16]!
  40a9cc:	mov	x29, sp
  40a9d0:	ldr	x8, [x0]
  40a9d4:	ldr	x8, [x8, #16]
  40a9d8:	blr	x8
  40a9dc:	ldp	x29, x30, [sp], #16
  40a9e0:	ret
  40a9e4:	stp	x29, x30, [sp, #-16]!
  40a9e8:	mov	x29, sp
  40a9ec:	ldr	x8, [x0]
  40a9f0:	ldr	x8, [x8, #16]
  40a9f4:	blr	x8
  40a9f8:	ldp	x29, x30, [sp], #16
  40a9fc:	ret
  40aa00:	stp	x29, x30, [sp, #-16]!
  40aa04:	mov	x29, sp
  40aa08:	ldr	x8, [x0]
  40aa0c:	ldr	x8, [x8, #16]
  40aa10:	blr	x8
  40aa14:	ldp	x29, x30, [sp], #16
  40aa18:	ret
  40aa1c:	stp	x29, x30, [sp, #-16]!
  40aa20:	mov	x29, sp
  40aa24:	ldr	x8, [x0]
  40aa28:	ldr	x8, [x8, #16]
  40aa2c:	blr	x8
  40aa30:	ldp	x29, x30, [sp], #16
  40aa34:	ret
  40aa38:	stp	x29, x30, [sp, #-16]!
  40aa3c:	mov	x29, sp
  40aa40:	ldr	x8, [x0]
  40aa44:	ldr	x8, [x8, #16]
  40aa48:	blr	x8
  40aa4c:	ldp	x29, x30, [sp], #16
  40aa50:	ret
  40aa54:	stp	x29, x30, [sp, #-16]!
  40aa58:	mov	x29, sp
  40aa5c:	ldr	x8, [x0]
  40aa60:	ldr	x8, [x8, #16]
  40aa64:	blr	x8
  40aa68:	ldp	x29, x30, [sp], #16
  40aa6c:	ret
  40aa70:	stp	x29, x30, [sp, #-16]!
  40aa74:	mov	x29, sp
  40aa78:	ldr	x8, [x0]
  40aa7c:	ldr	x8, [x8, #16]
  40aa80:	blr	x8
  40aa84:	ldp	x29, x30, [sp], #16
  40aa88:	ret
  40aa8c:	fmov	d0, xzr
  40aa90:	ret
  40aa94:	fmov	d0, xzr
  40aa98:	ret
  40aa9c:	fmov	d0, xzr
  40aaa0:	ret
  40aaa4:	mov	x0, xzr
  40aaa8:	ret
  40aaac:	str	w2, [x0]
  40aab0:	ldr	q0, [x1]
  40aab4:	str	x3, [x0, #24]
  40aab8:	stur	q0, [x0, #8]
  40aabc:	ret
  40aac0:	stp	xzr, x1, [x0]
  40aac4:	str	w3, [x0, #32]
  40aac8:	stp	xzr, x2, [x0, #16]
  40aacc:	ret
  40aad0:	stp	x29, x30, [sp, #-16]!
  40aad4:	ldr	x0, [x0, #8]
  40aad8:	mov	x29, sp
  40aadc:	cbz	x0, 40aae4 <sqrt@plt+0x8db4>
  40aae0:	bl	401ba0 <_ZdaPv@plt>
  40aae4:	ldp	x29, x30, [sp], #16
  40aae8:	ret
  40aaec:	stp	x29, x30, [sp, #-32]!
  40aaf0:	str	x19, [sp, #16]
  40aaf4:	mov	x19, x0
  40aaf8:	str	w1, [x0, #8]
  40aafc:	add	x0, x0, #0x10
  40ab00:	mov	x29, sp
  40ab04:	bl	40ad98 <sqrt@plt+0x9068>
  40ab08:	add	x0, x19, #0x30
  40ab0c:	bl	40a4a4 <sqrt@plt+0x8774>
  40ab10:	add	x0, x19, #0x40
  40ab14:	bl	40a4a4 <sqrt@plt+0x8774>
  40ab18:	add	x0, x19, #0x50
  40ab1c:	bl	40a4a4 <sqrt@plt+0x8774>
  40ab20:	add	x0, x19, #0x60
  40ab24:	bl	40a4a4 <sqrt@plt+0x8774>
  40ab28:	add	x0, x19, #0xf8
  40ab2c:	bl	40a4a4 <sqrt@plt+0x8774>
  40ab30:	stp	xzr, xzr, [x19, #112]
  40ab34:	stp	xzr, xzr, [x19, #152]
  40ab38:	movi	v0.2d, #0x0
  40ab3c:	str	xzr, [x19]
  40ab40:	str	xzr, [x19, #32]
  40ab44:	str	xzr, [x19, #240]
  40ab48:	str	wzr, [x19, #264]
  40ab4c:	stur	q0, [x19, #200]
  40ab50:	stur	q0, [x19, #216]
  40ab54:	str	wzr, [x19, #232]
  40ab58:	ldr	x19, [sp, #16]
  40ab5c:	ldp	x29, x30, [sp], #32
  40ab60:	ret
  40ab64:	stp	x29, x30, [sp, #-32]!
  40ab68:	stp	x20, x19, [sp, #16]
  40ab6c:	ldr	x20, [x0, #32]
  40ab70:	mov	x19, x0
  40ab74:	mov	x29, sp
  40ab78:	cbz	x20, 40ab98 <sqrt@plt+0x8e68>
  40ab7c:	mov	x0, x20
  40ab80:	bl	4021e4 <sqrt@plt+0x4b4>
  40ab84:	mov	x0, x20
  40ab88:	b	40ab94 <sqrt@plt+0x8e64>
  40ab8c:	ldr	x8, [x0, #24]
  40ab90:	str	x8, [x19, #240]
  40ab94:	bl	415270 <_ZdlPv@@Base>
  40ab98:	ldr	x0, [x19, #240]
  40ab9c:	cbnz	x0, 40ab8c <sqrt@plt+0x8e5c>
  40aba0:	ldr	x0, [x19, #16]
  40aba4:	cbz	x0, 40abdc <sqrt@plt+0x8eac>
  40aba8:	ldr	x8, [x0]
  40abac:	ldr	x20, [x0, #16]
  40abb0:	ldr	x8, [x8, #8]
  40abb4:	blr	x8
  40abb8:	mov	x0, x20
  40abbc:	cbnz	x20, 40aba8 <sqrt@plt+0x8e78>
  40abc0:	b	40abdc <sqrt@plt+0x8eac>
  40abc4:	ldr	x8, [x20]
  40abc8:	mov	x0, x20
  40abcc:	str	x8, [x19, #120]
  40abd0:	bl	40aad0 <sqrt@plt+0x8da0>
  40abd4:	mov	x0, x20
  40abd8:	bl	415270 <_ZdlPv@@Base>
  40abdc:	ldr	x20, [x19, #120]
  40abe0:	cbnz	x20, 40abc4 <sqrt@plt+0x8e94>
  40abe4:	ldr	x20, [x19, #112]
  40abe8:	cbz	x20, 40abfc <sqrt@plt+0x8ecc>
  40abec:	mov	x0, x20
  40abf0:	bl	40e540 <sqrt@plt+0xc810>
  40abf4:	mov	x0, x20
  40abf8:	bl	415270 <_ZdlPv@@Base>
  40abfc:	ldr	x0, [x19, #216]
  40ac00:	cbz	x0, 40ac08 <sqrt@plt+0x8ed8>
  40ac04:	bl	401ba0 <_ZdaPv@plt>
  40ac08:	ldr	x0, [x19, #224]
  40ac0c:	cbz	x0, 40ac14 <sqrt@plt+0x8ee4>
  40ac10:	bl	401ba0 <_ZdaPv@plt>
  40ac14:	ldp	x20, x19, [sp, #16]
  40ac18:	ldp	x29, x30, [sp], #32
  40ac1c:	ret
  40ac20:	stp	x29, x30, [sp, #-48]!
  40ac24:	stp	x22, x21, [sp, #16]
  40ac28:	stp	x20, x19, [sp, #32]
  40ac2c:	mov	x29, sp
  40ac30:	mov	w19, w3
  40ac34:	mov	x20, x2
  40ac38:	mov	x21, x1
  40ac3c:	mov	x22, x0
  40ac40:	bl	40a854 <sqrt@plt+0x8b24>
  40ac44:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ac48:	add	x8, x8, #0x858
  40ac4c:	stp	x21, x20, [x22, #24]
  40ac50:	str	x8, [x22]
  40ac54:	str	w19, [x22, #40]
  40ac58:	ldp	x20, x19, [sp, #32]
  40ac5c:	ldp	x22, x21, [sp, #16]
  40ac60:	ldp	x29, x30, [sp], #48
  40ac64:	ret
  40ac68:	stp	x29, x30, [sp, #-16]!
  40ac6c:	mov	x8, x0
  40ac70:	ldr	x0, [x0, #24]
  40ac74:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ac78:	add	x9, x9, #0x858
  40ac7c:	mov	x29, sp
  40ac80:	str	x9, [x8]
  40ac84:	cbz	x0, 40ac8c <sqrt@plt+0x8f5c>
  40ac88:	bl	401ba0 <_ZdaPv@plt>
  40ac8c:	ldp	x29, x30, [sp], #16
  40ac90:	ret
  40ac94:	stp	x29, x30, [sp, #-32]!
  40ac98:	str	x19, [sp, #16]
  40ac9c:	mov	x29, sp
  40aca0:	mov	x19, x0
  40aca4:	bl	40ac68 <sqrt@plt+0x8f38>
  40aca8:	mov	x0, x19
  40acac:	bl	415270 <_ZdlPv@@Base>
  40acb0:	ldr	x19, [sp, #16]
  40acb4:	ldp	x29, x30, [sp], #32
  40acb8:	ret
  40acbc:	stp	x29, x30, [sp, #-16]!
  40acc0:	mov	x29, sp
  40acc4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  40acc8:	ldr	x8, [x8, #3744]
  40accc:	ldp	x1, x2, [x0, #24]
  40acd0:	ldr	w3, [x0, #40]
  40acd4:	ldr	x9, [x8]
  40acd8:	mov	x0, x8
  40acdc:	ldr	x9, [x9, #96]
  40ace0:	blr	x9
  40ace4:	ldp	x29, x30, [sp], #16
  40ace8:	ret
  40acec:	stp	x29, x30, [sp, #-48]!
  40acf0:	stp	x22, x21, [sp, #16]
  40acf4:	stp	x20, x19, [sp, #32]
  40acf8:	mov	x29, sp
  40acfc:	mov	x21, x0
  40ad00:	mov	w0, #0x30                  	// #48
  40ad04:	mov	w19, w2
  40ad08:	mov	x20, x1
  40ad0c:	bl	4151ec <_Znwm@@Base>
  40ad10:	mov	x1, x21
  40ad14:	mov	x2, x20
  40ad18:	mov	w3, w19
  40ad1c:	mov	x22, x0
  40ad20:	bl	40ac20 <sqrt@plt+0x8ef0>
  40ad24:	mov	x0, x22
  40ad28:	ldp	x20, x19, [sp, #32]
  40ad2c:	ldp	x22, x21, [sp, #16]
  40ad30:	ldp	x29, x30, [sp], #48
  40ad34:	ret
  40ad38:	stp	x29, x30, [sp, #-32]!
  40ad3c:	str	x19, [sp, #16]
  40ad40:	mov	x29, sp
  40ad44:	mov	w0, #0x18                  	// #24
  40ad48:	bl	4151ec <_Znwm@@Base>
  40ad4c:	mov	x19, x0
  40ad50:	bl	40ad64 <sqrt@plt+0x9034>
  40ad54:	mov	x0, x19
  40ad58:	ldr	x19, [sp, #16]
  40ad5c:	ldp	x29, x30, [sp], #32
  40ad60:	ret
  40ad64:	stp	x29, x30, [sp, #-32]!
  40ad68:	str	x19, [sp, #16]
  40ad6c:	mov	x29, sp
  40ad70:	mov	x19, x0
  40ad74:	bl	40a854 <sqrt@plt+0x8b24>
  40ad78:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ad7c:	add	x8, x8, #0x928
  40ad80:	str	x8, [x19]
  40ad84:	ldr	x19, [sp, #16]
  40ad88:	ldp	x29, x30, [sp], #32
  40ad8c:	ret
  40ad90:	mov	w0, #0xb                   	// #11
  40ad94:	ret
  40ad98:	stp	xzr, xzr, [x0]
  40ad9c:	ret
  40ada0:	mov	x8, x0
  40ada4:	ldr	x9, [x8, #8]!
  40ada8:	cbz	x9, 40adbc <sqrt@plt+0x908c>
  40adac:	stp	x9, xzr, [x1, #8]
  40adb0:	str	x1, [x9, #16]
  40adb4:	str	x1, [x8]
  40adb8:	ret
  40adbc:	add	x8, x1, #0x8
  40adc0:	stp	xzr, xzr, [x8]
  40adc4:	stp	x1, x1, [x0]
  40adc8:	ret
  40adcc:	stp	x29, x30, [sp, #-48]!
  40add0:	stp	x22, x21, [sp, #16]
  40add4:	stp	x20, x19, [sp, #32]
  40add8:	mov	x29, sp
  40addc:	ldr	x19, [x0, #8]
  40ade0:	mov	x21, x1
  40ade4:	mov	x20, x0
  40ade8:	cmp	x19, #0x0
  40adec:	cset	w22, ne  // ne = any
  40adf0:	cbz	x19, 40ae14 <sqrt@plt+0x90e4>
  40adf4:	ldr	x8, [x19]
  40adf8:	mov	x0, x19
  40adfc:	ldr	x8, [x8, #168]
  40ae00:	blr	x8
  40ae04:	cmp	w0, #0xb
  40ae08:	b.eq	40ae14 <sqrt@plt+0x90e4>  // b.none
  40ae0c:	ldr	x19, [x19, #8]
  40ae10:	b	40ade8 <sqrt@plt+0x90b8>
  40ae14:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ae18:	add	x2, x2, #0x82f
  40ae1c:	mov	w1, #0x208                 	// #520
  40ae20:	mov	w0, w22
  40ae24:	bl	40504c <sqrt@plt+0x331c>
  40ae28:	ldr	x8, [x19, #16]
  40ae2c:	str	x8, [x21]
  40ae30:	cbz	x8, 40ae44 <sqrt@plt+0x9114>
  40ae34:	ldr	x9, [x20, #8]
  40ae38:	add	x8, x8, #0x8
  40ae3c:	str	x9, [x21, #8]
  40ae40:	b	40ae48 <sqrt@plt+0x9118>
  40ae44:	add	x8, x21, #0x8
  40ae48:	str	xzr, [x8]
  40ae4c:	ldr	x8, [x19, #8]
  40ae50:	add	x9, x8, #0x10
  40ae54:	cmp	x8, #0x0
  40ae58:	str	x8, [x20, #8]
  40ae5c:	csel	x8, x20, x9, eq  // eq = none
  40ae60:	str	xzr, [x8]
  40ae64:	cbz	x19, 40ae78 <sqrt@plt+0x9148>
  40ae68:	ldr	x8, [x19]
  40ae6c:	mov	x0, x19
  40ae70:	ldr	x8, [x8, #8]
  40ae74:	blr	x8
  40ae78:	ldp	x20, x19, [sp, #32]
  40ae7c:	ldp	x22, x21, [sp, #16]
  40ae80:	ldp	x29, x30, [sp], #48
  40ae84:	ret
  40ae88:	mov	w8, #0xffffffff            	// #-1
  40ae8c:	stp	xzr, xzr, [x0]
  40ae90:	str	xzr, [x0, #16]
  40ae94:	str	w8, [x0, #24]
  40ae98:	ret
  40ae9c:	stp	x29, x30, [sp, #-16]!
  40aea0:	ldr	x0, [x0]
  40aea4:	mov	x29, sp
  40aea8:	bl	4019d0 <free@plt>
  40aeac:	ldp	x29, x30, [sp], #16
  40aeb0:	ret
  40aeb4:	stp	x29, x30, [sp, #-32]!
  40aeb8:	str	x19, [sp, #16]
  40aebc:	mov	x29, sp
  40aec0:	mov	x19, x0
  40aec4:	bl	40a854 <sqrt@plt+0x8b24>
  40aec8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40aecc:	add	x8, x8, #0x9f8
  40aed0:	add	x0, x19, #0x30
  40aed4:	str	wzr, [x19, #24]
  40aed8:	str	xzr, [x19, #32]
  40aedc:	str	wzr, [x19, #40]
  40aee0:	str	x8, [x19]
  40aee4:	bl	40a1b0 <sqrt@plt+0x8480>
  40aee8:	stp	xzr, xzr, [x19, #72]
  40aeec:	ldr	x19, [sp, #16]
  40aef0:	ldp	x29, x30, [sp], #32
  40aef4:	ret
  40aef8:	mov	w8, #0x2                   	// #2
  40aefc:	str	w8, [x0, #48]
  40af00:	str	d0, [x0, #56]
  40af04:	ret
  40af08:	mov	w8, #0x3                   	// #3
  40af0c:	str	w8, [x0, #48]
  40af10:	str	d0, [x0, #56]
  40af14:	ret
  40af18:	str	d0, [x0, #64]
  40af1c:	ret
  40af20:	ret
  40af24:	ret
  40af28:	ret
  40af2c:	stp	x29, x30, [sp, #-32]!
  40af30:	str	x19, [sp, #16]
  40af34:	mov	x29, sp
  40af38:	mov	x19, x0
  40af3c:	mov	x0, x1
  40af40:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  40af44:	str	x0, [x19, #80]
  40af48:	ldr	x19, [sp, #16]
  40af4c:	ldp	x29, x30, [sp], #32
  40af50:	ret
  40af54:	stp	x29, x30, [sp, #-32]!
  40af58:	str	x19, [sp, #16]
  40af5c:	mov	x29, sp
  40af60:	mov	x19, x0
  40af64:	mov	x0, x1
  40af68:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  40af6c:	str	x0, [x19, #72]
  40af70:	ldr	x19, [sp, #16]
  40af74:	ldp	x29, x30, [sp], #32
  40af78:	ret
  40af7c:	ldr	x0, [x0, #72]
  40af80:	ret
  40af84:	str	wzr, [x0, #48]
  40af88:	ret
  40af8c:	stp	x29, x30, [sp, #-64]!
  40af90:	str	x23, [sp, #16]
  40af94:	stp	x22, x21, [sp, #32]
  40af98:	stp	x20, x19, [sp, #48]
  40af9c:	mov	x29, sp
  40afa0:	mov	x20, x1
  40afa4:	mov	x19, x0
  40afa8:	mov	w8, wzr
  40afac:	str	w2, [x0, #40]
  40afb0:	cbz	x1, 40afc4 <sqrt@plt+0x9294>
  40afb4:	mov	x9, x20
  40afb8:	ldr	x9, [x9]
  40afbc:	add	w8, w8, #0x1
  40afc0:	cbnz	x9, 40afb8 <sqrt@plt+0x9288>
  40afc4:	cbz	w8, 40b054 <sqrt@plt+0x9324>
  40afc8:	mov	w22, w8
  40afcc:	mov	w0, #0x8                   	// #8
  40afd0:	bfi	x0, x22, #5, #32
  40afd4:	lsl	x23, x22, #5
  40afd8:	bl	4018d0 <_Znam@plt>
  40afdc:	mov	x21, x0
  40afe0:	str	x22, [x21], #8
  40afe4:	mov	x22, x21
  40afe8:	mov	x0, x22
  40afec:	bl	40ae88 <sqrt@plt+0x9158>
  40aff0:	subs	x23, x23, #0x20
  40aff4:	add	x22, x22, #0x20
  40aff8:	b.ne	40afe8 <sqrt@plt+0x92b8>  // b.any
  40affc:	mov	w8, wzr
  40b000:	str	x21, [x19, #32]
  40b004:	cbz	x20, 40b058 <sqrt@plt+0x9328>
  40b008:	mov	x9, xzr
  40b00c:	ldr	x10, [x19, #32]
  40b010:	ldr	x11, [x20, #8]
  40b014:	add	w8, w8, #0x1
  40b018:	add	x10, x10, x9
  40b01c:	str	x11, [x10]
  40b020:	ldr	x11, [x20, #16]
  40b024:	str	xzr, [x20, #8]
  40b028:	str	x11, [x10, #8]
  40b02c:	ldr	x10, [x19, #32]
  40b030:	ldr	x11, [x20, #24]
  40b034:	add	x10, x10, x9
  40b038:	str	x11, [x10, #16]
  40b03c:	ldr	w11, [x20, #32]
  40b040:	add	x9, x9, #0x20
  40b044:	str	w11, [x10, #24]
  40b048:	ldr	x20, [x20]
  40b04c:	cbnz	x20, 40b00c <sqrt@plt+0x92dc>
  40b050:	b	40b058 <sqrt@plt+0x9328>
  40b054:	str	xzr, [x19, #32]
  40b058:	str	w8, [x19, #24]
  40b05c:	ldp	x20, x19, [sp, #48]
  40b060:	ldp	x22, x21, [sp, #32]
  40b064:	ldr	x23, [sp, #16]
  40b068:	ldp	x29, x30, [sp], #64
  40b06c:	ret
  40b070:	sub	sp, sp, #0x60
  40b074:	str	d8, [sp, #32]
  40b078:	stp	x29, x30, [sp, #48]
  40b07c:	stp	x22, x21, [sp, #64]
  40b080:	stp	x20, x19, [sp, #80]
  40b084:	add	x29, sp, #0x20
  40b088:	ldr	w8, [x0, #40]
  40b08c:	mov	x19, x0
  40b090:	fmov	d8, xzr
  40b094:	cbz	w8, 40b0f0 <sqrt@plt+0x93c0>
  40b098:	ldr	x8, [x19]
  40b09c:	mov	x0, x19
  40b0a0:	ldr	x8, [x8, #120]
  40b0a4:	blr	x8
  40b0a8:	stp	d0, d1, [sp, #16]
  40b0ac:	ldr	x8, [x19]
  40b0b0:	mov	x0, x19
  40b0b4:	ldr	x8, [x8, #112]
  40b0b8:	blr	x8
  40b0bc:	add	x0, sp, #0x10
  40b0c0:	mov	x1, sp
  40b0c4:	stp	d0, d1, [sp]
  40b0c8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40b0cc:	mov	v2.16b, v0.16b
  40b0d0:	fcmp	d0, #0.0
  40b0d4:	b.ne	40b0e0 <sqrt@plt+0x93b0>  // b.any
  40b0d8:	fcmp	d1, #0.0
  40b0dc:	b.eq	40b0f0 <sqrt@plt+0x93c0>  // b.none
  40b0e0:	mov	v0.16b, v1.16b
  40b0e4:	mov	v1.16b, v2.16b
  40b0e8:	bl	401ab0 <atan2@plt>
  40b0ec:	mov	v8.16b, v0.16b
  40b0f0:	ldr	x8, [x19, #32]
  40b0f4:	cbz	x8, 40b16c <sqrt@plt+0x943c>
  40b0f8:	adrp	x22, 430000 <_Znam@GLIBCXX_3.4>
  40b0fc:	ldr	x20, [x22, #3744]
  40b100:	ldr	x21, [x19, #80]
  40b104:	mov	x0, x19
  40b108:	bl	40af7c <sqrt@plt+0x924c>
  40b10c:	ldr	x8, [x20]
  40b110:	mov	x2, x0
  40b114:	mov	x0, x20
  40b118:	mov	x1, x21
  40b11c:	ldr	x8, [x8, #112]
  40b120:	blr	x8
  40b124:	ldr	x8, [x19]
  40b128:	ldr	x20, [x22, #3744]
  40b12c:	mov	x0, x19
  40b130:	ldr	x8, [x8, #128]
  40b134:	blr	x8
  40b138:	stp	d0, d1, [sp, #16]
  40b13c:	ldr	x8, [x20]
  40b140:	ldr	x2, [x19, #32]
  40b144:	ldr	w3, [x19, #24]
  40b148:	add	x1, sp, #0x10
  40b14c:	ldr	x8, [x8, #40]
  40b150:	mov	x0, x20
  40b154:	mov	v0.16b, v8.16b
  40b158:	blr	x8
  40b15c:	ldr	x0, [x22, #3744]
  40b160:	ldr	x8, [x0]
  40b164:	ldr	x8, [x8, #120]
  40b168:	blr	x8
  40b16c:	ldp	x20, x19, [sp, #80]
  40b170:	ldp	x22, x21, [sp, #64]
  40b174:	ldp	x29, x30, [sp, #48]
  40b178:	ldr	d8, [sp, #32]
  40b17c:	add	sp, sp, #0x60
  40b180:	ret
  40b184:	brk	#0x1
  40b188:	stp	x29, x30, [sp, #-32]!
  40b18c:	stp	x20, x19, [sp, #16]
  40b190:	mov	x29, sp
  40b194:	mov	x19, x1
  40b198:	mov	x20, x0
  40b19c:	bl	40aeb4 <sqrt@plt+0x9184>
  40b1a0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b1a4:	add	x8, x8, #0xae8
  40b1a8:	add	x0, x20, #0x58
  40b1ac:	str	x8, [x20]
  40b1b0:	bl	40a4a4 <sqrt@plt+0x8774>
  40b1b4:	ldr	q0, [x19]
  40b1b8:	stur	q0, [x20, #104]
  40b1bc:	ldp	x20, x19, [sp, #16]
  40b1c0:	ldp	x29, x30, [sp], #32
  40b1c4:	ret
  40b1c8:	sub	sp, sp, #0x50
  40b1cc:	str	d8, [sp, #32]
  40b1d0:	str	x21, [sp, #56]
  40b1d4:	add	x21, x0, #0x68
  40b1d8:	fmov	d8, #2.000000000000000000e+00
  40b1dc:	stp	x20, x19, [sp, #64]
  40b1e0:	add	x20, x0, #0x58
  40b1e4:	mov	x0, x21
  40b1e8:	mov	v0.16b, v8.16b
  40b1ec:	stp	x29, x30, [sp, #40]
  40b1f0:	add	x29, sp, #0x20
  40b1f4:	mov	x19, x1
  40b1f8:	bl	40a424 <sqrt@plt+0x86f4>
  40b1fc:	mov	x1, sp
  40b200:	mov	x0, x20
  40b204:	stp	d0, d1, [sp]
  40b208:	bl	40a3f0 <sqrt@plt+0x86c0>
  40b20c:	add	x1, sp, #0x10
  40b210:	mov	x0, x19
  40b214:	stp	d0, d1, [sp, #16]
  40b218:	bl	40a8b4 <sqrt@plt+0x8b84>
  40b21c:	mov	x0, x21
  40b220:	mov	v0.16b, v8.16b
  40b224:	bl	40a424 <sqrt@plt+0x86f4>
  40b228:	mov	x1, sp
  40b22c:	mov	x0, x20
  40b230:	stp	d0, d1, [sp]
  40b234:	bl	40a58c <sqrt@plt+0x885c>
  40b238:	add	x1, sp, #0x10
  40b23c:	mov	x0, x19
  40b240:	stp	d0, d1, [sp, #16]
  40b244:	bl	40a8b4 <sqrt@plt+0x8b84>
  40b248:	ldp	x20, x19, [sp, #64]
  40b24c:	ldr	x21, [sp, #56]
  40b250:	ldp	x29, x30, [sp, #40]
  40b254:	ldr	d8, [sp, #32]
  40b258:	add	sp, sp, #0x50
  40b25c:	ret
  40b260:	stp	x29, x30, [sp, #-16]!
  40b264:	add	x0, x0, #0x58
  40b268:	mov	x29, sp
  40b26c:	bl	40a4f4 <sqrt@plt+0x87c4>
  40b270:	ldp	x29, x30, [sp], #16
  40b274:	ret
  40b278:	stp	x29, x30, [sp, #-32]!
  40b27c:	str	x19, [sp, #16]
  40b280:	mov	x29, sp
  40b284:	mov	x19, x0
  40b288:	bl	40b188 <sqrt@plt+0x9458>
  40b28c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b290:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  40b294:	add	x8, x8, #0xbd8
  40b298:	stp	x9, xzr, [x19, #120]
  40b29c:	stp	xzr, xzr, [x19, #136]
  40b2a0:	str	x8, [x19]
  40b2a4:	ldr	x19, [sp, #16]
  40b2a8:	ldp	x29, x30, [sp], #32
  40b2ac:	ret
  40b2b0:	str	d8, [sp, #-32]!
  40b2b4:	stp	x29, x30, [sp, #8]
  40b2b8:	str	x19, [sp, #24]
  40b2bc:	mov	x29, sp
  40b2c0:	fcmp	d0, #0.0
  40b2c4:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40b2c8:	mov	x19, x0
  40b2cc:	cset	w0, ge  // ge = tcont
  40b2d0:	add	x2, x2, #0x82f
  40b2d4:	mov	w1, #0x2dc                 	// #732
  40b2d8:	mov	v8.16b, v0.16b
  40b2dc:	bl	40504c <sqrt@plt+0x331c>
  40b2e0:	str	d8, [x19, #120]
  40b2e4:	ldr	x19, [sp, #24]
  40b2e8:	ldp	x29, x30, [sp, #8]
  40b2ec:	ldr	d8, [sp], #32
  40b2f0:	ret
  40b2f4:	str	d0, [x0, #128]
  40b2f8:	ret
  40b2fc:	str	d0, [x0, #136]
  40b300:	ret
  40b304:	stp	x29, x30, [sp, #-32]!
  40b308:	str	x19, [sp, #16]
  40b30c:	mov	x29, sp
  40b310:	mov	x19, x0
  40b314:	mov	x0, x1
  40b318:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  40b31c:	str	x0, [x19, #144]
  40b320:	ldr	x19, [sp, #16]
  40b324:	ldp	x29, x30, [sp], #32
  40b328:	ret
  40b32c:	str	d8, [sp, #-32]!
  40b330:	stp	x29, x30, [sp, #8]
  40b334:	str	x19, [sp, #24]
  40b338:	mov	x29, sp
  40b33c:	mov	v8.16b, v0.16b
  40b340:	mov	x19, x0
  40b344:	bl	40b278 <sqrt@plt+0x9548>
  40b348:	ldp	d0, d2, [x19, #104]
  40b34c:	fneg	d1, d8
  40b350:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b354:	add	x8, x8, #0xcc8
  40b358:	fcmp	d0, #0.0
  40b35c:	fcsel	d0, d8, d1, gt
  40b360:	fcmp	d2, #0.0
  40b364:	fcsel	d1, d8, d1, gt
  40b368:	str	x8, [x19]
  40b36c:	stp	d0, d1, [x19, #152]
  40b370:	ldr	x19, [sp, #24]
  40b374:	ldp	x29, x30, [sp, #8]
  40b378:	ldr	d8, [sp], #32
  40b37c:	ret
  40b380:	sub	sp, sp, #0x20
  40b384:	stp	x29, x30, [sp, #16]
  40b388:	ldp	d1, d2, [x0, #104]
  40b38c:	fmov	d0, #5.000000000000000000e-01
  40b390:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b394:	ldp	d3, d4, [x0, #88]
  40b398:	ldr	d5, [x8, #1656]
  40b39c:	fmul	d1, d1, d0
  40b3a0:	fmul	d0, d2, d0
  40b3a4:	ldp	d2, d6, [x0, #152]
  40b3a8:	fadd	d1, d3, d1
  40b3ac:	fadd	d3, d4, d0
  40b3b0:	mov	x0, sp
  40b3b4:	fmul	d0, d2, d5
  40b3b8:	fmul	d2, d6, d5
  40b3bc:	fsub	d0, d1, d0
  40b3c0:	fsub	d1, d3, d2
  40b3c4:	add	x29, sp, #0x10
  40b3c8:	bl	40a4ac <sqrt@plt+0x877c>
  40b3cc:	ldp	d0, d1, [sp]
  40b3d0:	ldp	x29, x30, [sp, #16]
  40b3d4:	add	sp, sp, #0x20
  40b3d8:	ret
  40b3dc:	sub	sp, sp, #0x20
  40b3e0:	stp	x29, x30, [sp, #16]
  40b3e4:	ldp	d1, d2, [x0, #104]
  40b3e8:	fmov	d0, #5.000000000000000000e-01
  40b3ec:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b3f0:	ldp	d3, d4, [x0, #88]
  40b3f4:	ldr	d5, [x8, #1656]
  40b3f8:	fmul	d1, d1, d0
  40b3fc:	fmul	d0, d2, d0
  40b400:	ldp	d2, d6, [x0, #152]
  40b404:	fsub	d1, d3, d1
  40b408:	fadd	d3, d4, d0
  40b40c:	mov	x0, sp
  40b410:	fmul	d0, d2, d5
  40b414:	fmul	d2, d6, d5
  40b418:	fadd	d0, d1, d0
  40b41c:	fsub	d1, d3, d2
  40b420:	add	x29, sp, #0x10
  40b424:	bl	40a4ac <sqrt@plt+0x877c>
  40b428:	ldp	d0, d1, [sp]
  40b42c:	ldp	x29, x30, [sp, #16]
  40b430:	add	sp, sp, #0x20
  40b434:	ret
  40b438:	sub	sp, sp, #0x20
  40b43c:	stp	x29, x30, [sp, #16]
  40b440:	ldp	d1, d2, [x0, #104]
  40b444:	fmov	d0, #5.000000000000000000e-01
  40b448:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b44c:	ldp	d3, d4, [x0, #88]
  40b450:	ldr	d5, [x8, #1656]
  40b454:	fmul	d1, d1, d0
  40b458:	fmul	d0, d2, d0
  40b45c:	ldp	d2, d6, [x0, #152]
  40b460:	fadd	d1, d3, d1
  40b464:	fsub	d3, d4, d0
  40b468:	mov	x0, sp
  40b46c:	fmul	d0, d2, d5
  40b470:	fmul	d2, d6, d5
  40b474:	fsub	d0, d1, d0
  40b478:	fadd	d1, d3, d2
  40b47c:	add	x29, sp, #0x10
  40b480:	bl	40a4ac <sqrt@plt+0x877c>
  40b484:	ldp	d0, d1, [sp]
  40b488:	ldp	x29, x30, [sp, #16]
  40b48c:	add	sp, sp, #0x20
  40b490:	ret
  40b494:	sub	sp, sp, #0x20
  40b498:	stp	x29, x30, [sp, #16]
  40b49c:	ldp	d1, d2, [x0, #104]
  40b4a0:	fmov	d0, #5.000000000000000000e-01
  40b4a4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b4a8:	ldp	d3, d4, [x0, #88]
  40b4ac:	ldr	d5, [x8, #1656]
  40b4b0:	fmul	d1, d1, d0
  40b4b4:	fmul	d0, d2, d0
  40b4b8:	ldp	d2, d6, [x0, #152]
  40b4bc:	fsub	d1, d3, d1
  40b4c0:	fsub	d3, d4, d0
  40b4c4:	mov	x0, sp
  40b4c8:	fmul	d0, d2, d5
  40b4cc:	fmul	d2, d6, d5
  40b4d0:	fadd	d0, d1, d0
  40b4d4:	fadd	d1, d3, d2
  40b4d8:	add	x29, sp, #0x10
  40b4dc:	bl	40a4ac <sqrt@plt+0x877c>
  40b4e0:	ldp	d0, d1, [sp]
  40b4e4:	ldp	x29, x30, [sp, #16]
  40b4e8:	add	sp, sp, #0x20
  40b4ec:	ret
  40b4f0:	sub	sp, sp, #0xa0
  40b4f4:	stp	d9, d8, [sp, #80]
  40b4f8:	stp	x29, x30, [sp, #96]
  40b4fc:	str	x23, [sp, #112]
  40b500:	stp	x22, x21, [sp, #128]
  40b504:	stp	x20, x19, [sp, #144]
  40b508:	add	x29, sp, #0x50
  40b50c:	mov	x19, x0
  40b510:	ldr	w8, [x19, #48]!
  40b514:	mov	x20, x0
  40b518:	cbnz	w8, 40b530 <sqrt@plt+0x9800>
  40b51c:	ldr	d0, [x20, #120]
  40b520:	fcmp	d0, #0.0
  40b524:	b.pl	40b530 <sqrt@plt+0x9800>  // b.nfrst
  40b528:	ldr	x8, [x20, #144]
  40b52c:	cbz	x8, 40b6a4 <sqrt@plt+0x9974>
  40b530:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40b534:	ldr	x21, [x23, #3744]
  40b538:	ldr	x22, [x20, #144]
  40b53c:	mov	x0, x20
  40b540:	bl	40af7c <sqrt@plt+0x924c>
  40b544:	ldr	x8, [x21]
  40b548:	mov	x2, x0
  40b54c:	mov	x0, x21
  40b550:	mov	x1, x22
  40b554:	ldr	x8, [x8, #112]
  40b558:	blr	x8
  40b55c:	ldr	d0, [x20, #152]
  40b560:	fcmp	d0, #0.0
  40b564:	b.ne	40b654 <sqrt@plt+0x9924>  // b.any
  40b568:	add	x0, x20, #0x68
  40b56c:	fmov	d0, #2.000000000000000000e+00
  40b570:	bl	40a424 <sqrt@plt+0x86f4>
  40b574:	mov	v9.16b, v0.16b
  40b578:	mov	v8.16b, v1.16b
  40b57c:	mov	x21, xzr
  40b580:	add	x22, sp, #0x10
  40b584:	add	x0, x22, x21
  40b588:	bl	40a4a4 <sqrt@plt+0x8774>
  40b58c:	add	x21, x21, #0x10
  40b590:	cmp	x21, #0x40
  40b594:	b.ne	40b584 <sqrt@plt+0x9854>  // b.any
  40b598:	ldr	d0, [x20, #136]
  40b59c:	mov	x0, sp
  40b5a0:	add	x21, x20, #0x58
  40b5a4:	fsub	d0, d8, d0
  40b5a8:	fneg	d1, d0
  40b5ac:	mov	v0.16b, v9.16b
  40b5b0:	bl	40a4ac <sqrt@plt+0x877c>
  40b5b4:	mov	x1, sp
  40b5b8:	mov	x0, x21
  40b5bc:	bl	40a58c <sqrt@plt+0x885c>
  40b5c0:	stp	d0, d1, [sp, #16]
  40b5c4:	ldp	d0, d1, [x20, #128]
  40b5c8:	mov	x0, sp
  40b5cc:	fadd	d0, d9, d0
  40b5d0:	fadd	d1, d8, d1
  40b5d4:	bl	40a4ac <sqrt@plt+0x877c>
  40b5d8:	mov	x1, sp
  40b5dc:	mov	x0, x21
  40b5e0:	bl	40a58c <sqrt@plt+0x885c>
  40b5e4:	stp	d0, d1, [sp, #32]
  40b5e8:	ldr	d0, [x20, #128]
  40b5ec:	mov	x0, sp
  40b5f0:	mov	v1.16b, v8.16b
  40b5f4:	fsub	d0, d9, d0
  40b5f8:	fneg	d0, d0
  40b5fc:	bl	40a4ac <sqrt@plt+0x877c>
  40b600:	mov	x1, sp
  40b604:	mov	x0, x21
  40b608:	bl	40a58c <sqrt@plt+0x885c>
  40b60c:	stp	d0, d1, [sp, #48]
  40b610:	fneg	d0, d9
  40b614:	fneg	d1, d8
  40b618:	mov	x0, sp
  40b61c:	bl	40a4ac <sqrt@plt+0x877c>
  40b620:	mov	x1, sp
  40b624:	mov	x0, x21
  40b628:	bl	40a58c <sqrt@plt+0x885c>
  40b62c:	ldr	x0, [x23, #3744]
  40b630:	stp	d0, d1, [sp, #64]
  40b634:	ldr	d0, [x20, #120]
  40b638:	add	x1, sp, #0x10
  40b63c:	ldr	x8, [x0]
  40b640:	mov	w2, #0x4                   	// #4
  40b644:	mov	x3, x19
  40b648:	ldr	x8, [x8, #56]
  40b64c:	blr	x8
  40b650:	b	40b694 <sqrt@plt+0x9964>
  40b654:	ldp	d0, d1, [x20, #104]
  40b658:	add	x0, sp, #0x10
  40b65c:	fabs	d0, d0
  40b660:	fabs	d1, d1
  40b664:	bl	40a4ac <sqrt@plt+0x877c>
  40b668:	ldr	x0, [x23, #3744]
  40b66c:	ldr	d0, [x20, #152]
  40b670:	ldr	d1, [x20, #120]
  40b674:	ldr	x4, [x20, #144]
  40b678:	ldr	x8, [x0]
  40b67c:	add	x1, x20, #0x58
  40b680:	fabs	d0, d0
  40b684:	add	x2, sp, #0x10
  40b688:	ldr	x8, [x8, #88]
  40b68c:	mov	x3, x19
  40b690:	blr	x8
  40b694:	ldr	x0, [x23, #3744]
  40b698:	ldr	x8, [x0]
  40b69c:	ldr	x8, [x8, #120]
  40b6a0:	blr	x8
  40b6a4:	ldp	x20, x19, [sp, #144]
  40b6a8:	ldp	x22, x21, [sp, #128]
  40b6ac:	ldr	x23, [sp, #112]
  40b6b0:	ldp	x29, x30, [sp, #96]
  40b6b4:	ldp	d9, d8, [sp, #80]
  40b6b8:	add	sp, sp, #0xa0
  40b6bc:	ret
  40b6c0:	sub	sp, sp, #0x70
  40b6c4:	stp	d9, d8, [sp, #16]
  40b6c8:	stp	x29, x30, [sp, #32]
  40b6cc:	str	x25, [sp, #48]
  40b6d0:	stp	x24, x23, [sp, #64]
  40b6d4:	stp	x22, x21, [sp, #80]
  40b6d8:	stp	x20, x19, [sp, #96]
  40b6dc:	add	x29, sp, #0x10
  40b6e0:	ldr	x8, [x0]
  40b6e4:	mov	x19, x2
  40b6e8:	mov	x20, x1
  40b6ec:	mov	x21, x0
  40b6f0:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1648>
  40b6f4:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1648>
  40b6f8:	tbnz	w8, #12, 40b724 <sqrt@plt+0x99f4>
  40b6fc:	tbz	w8, #8, 40b714 <sqrt@plt+0x99e4>
  40b700:	ldrb	w8, [x22, #3816]
  40b704:	cbz	w8, 40b714 <sqrt@plt+0x99e4>
  40b708:	ldr	x8, [x23, #3792]
  40b70c:	str	x8, [x21, #128]
  40b710:	b	40b724 <sqrt@plt+0x99f4>
  40b714:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40b718:	add	x1, x21, #0x80
  40b71c:	add	x0, x0, #0x930
  40b720:	bl	404b34 <sqrt@plt+0x2e04>
  40b724:	ldr	x8, [x21]
  40b728:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x1648>
  40b72c:	tbnz	w8, #13, 40b758 <sqrt@plt+0x9a28>
  40b730:	tbz	w8, #8, 40b748 <sqrt@plt+0x9a18>
  40b734:	ldrb	w8, [x22, #3816]
  40b738:	cbz	w8, 40b748 <sqrt@plt+0x9a18>
  40b73c:	ldr	x8, [x24, #3800]
  40b740:	str	x8, [x21, #144]
  40b744:	b	40b758 <sqrt@plt+0x9a28>
  40b748:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40b74c:	add	x1, x21, #0x90
  40b750:	add	x0, x0, #0x936
  40b754:	bl	404b34 <sqrt@plt+0x2e04>
  40b758:	ldr	x8, [x21]
  40b75c:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x1648>
  40b760:	tbnz	w8, #14, 40b78c <sqrt@plt+0x9a5c>
  40b764:	tbz	w8, #8, 40b77c <sqrt@plt+0x9a4c>
  40b768:	ldrb	w8, [x22, #3816]
  40b76c:	cbz	w8, 40b77c <sqrt@plt+0x9a4c>
  40b770:	ldr	x8, [x25, #3808]
  40b774:	str	x8, [x21, #136]
  40b778:	b	40b78c <sqrt@plt+0x9a5c>
  40b77c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40b780:	add	x1, x21, #0x88
  40b784:	add	x0, x0, #0x93d
  40b788:	bl	404b34 <sqrt@plt+0x2e04>
  40b78c:	ldr	x8, [x21, #144]
  40b790:	mov	w9, #0x1                   	// #1
  40b794:	str	x8, [x24, #3800]
  40b798:	ldr	x8, [x21, #128]
  40b79c:	str	x8, [x23, #3792]
  40b7a0:	ldr	x8, [x21, #136]
  40b7a4:	strb	w9, [x22, #3816]
  40b7a8:	str	x8, [x25, #3808]
  40b7ac:	ldr	d8, [x21, #144]
  40b7b0:	and	x8, x8, #0x7fffffffffffffff
  40b7b4:	fmov	d0, x8
  40b7b8:	fadd	d0, d0, d0
  40b7bc:	fabs	d1, d8
  40b7c0:	fcmp	d0, d1
  40b7c4:	fmov	d0, #5.000000000000000000e-01
  40b7c8:	str	x8, [x21, #136]
  40b7cc:	b.le	40b7dc <sqrt@plt+0x9aac>
  40b7d0:	fmul	d1, d8, d0
  40b7d4:	fabs	d1, d1
  40b7d8:	str	d1, [x21, #136]
  40b7dc:	ldp	d9, d1, [x21, #128]
  40b7e0:	fadd	d1, d1, d1
  40b7e4:	fabs	d2, d9
  40b7e8:	fcmp	d1, d2
  40b7ec:	b.le	40b7fc <sqrt@plt+0x9acc>
  40b7f0:	fmul	d0, d9, d0
  40b7f4:	fabs	d0, d0
  40b7f8:	str	d0, [x21, #136]
  40b7fc:	mov	w0, #0xa8                  	// #168
  40b800:	bl	4151ec <_Znwm@@Base>
  40b804:	mov	x22, x0
  40b808:	mov	x0, sp
  40b80c:	mov	v0.16b, v8.16b
  40b810:	mov	v1.16b, v9.16b
  40b814:	bl	40a4ac <sqrt@plt+0x877c>
  40b818:	ldr	d0, [x21, #136]
  40b81c:	mov	x1, sp
  40b820:	mov	x0, x22
  40b824:	bl	40b32c <sqrt@plt+0x95fc>
  40b828:	mov	x0, x21
  40b82c:	mov	x1, x22
  40b830:	mov	x2, x20
  40b834:	mov	x3, x19
  40b838:	bl	40b878 <sqrt@plt+0x9b48>
  40b83c:	cbnz	w0, 40b854 <sqrt@plt+0x9b24>
  40b840:	ldr	x8, [x22]
  40b844:	mov	x0, x22
  40b848:	ldr	x8, [x8, #8]
  40b84c:	blr	x8
  40b850:	mov	x22, xzr
  40b854:	mov	x0, x22
  40b858:	ldp	x20, x19, [sp, #96]
  40b85c:	ldp	x22, x21, [sp, #80]
  40b860:	ldp	x24, x23, [sp, #64]
  40b864:	ldr	x25, [sp, #48]
  40b868:	ldp	x29, x30, [sp, #32]
  40b86c:	ldp	d9, d8, [sp, #16]
  40b870:	add	sp, sp, #0x70
  40b874:	ret
  40b878:	sub	sp, sp, #0x90
  40b87c:	stp	x29, x30, [sp, #96]
  40b880:	stp	x22, x21, [sp, #112]
  40b884:	stp	x20, x19, [sp, #128]
  40b888:	add	x29, sp, #0x60
  40b88c:	mov	x21, x0
  40b890:	sub	x0, x29, #0x10
  40b894:	mov	x22, x3
  40b898:	mov	x19, x2
  40b89c:	mov	x20, x1
  40b8a0:	bl	40a4a4 <sqrt@plt+0x8774>
  40b8a4:	ldr	w8, [x22]
  40b8a8:	sub	x0, x29, #0x20
  40b8ac:	str	w8, [x21, #232]
  40b8b0:	bl	40a4a4 <sqrt@plt+0x8774>
  40b8b4:	ldr	w8, [x21, #232]
  40b8b8:	cmp	w8, #0x3
  40b8bc:	b.hi	40b8f0 <sqrt@plt+0x9bc0>  // b.pmore
  40b8c0:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40b8c4:	add	x9, x9, #0x6a0
  40b8c8:	adr	x10, 40b8d8 <sqrt@plt+0x9ba8>
  40b8cc:	ldrb	w11, [x9, x8]
  40b8d0:	add	x10, x10, x11, lsl #2
  40b8d4:	br	x10
  40b8d8:	ldr	x8, [x20]
  40b8dc:	mov	x0, x20
  40b8e0:	ldr	x8, [x8, #24]
  40b8e4:	blr	x8
  40b8e8:	fmov	d1, #5.000000000000000000e-01
  40b8ec:	b	40b93c <sqrt@plt+0x9c0c>
  40b8f0:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40b8f4:	add	x2, x2, #0x82f
  40b8f8:	mov	w1, #0x374                 	// #884
  40b8fc:	mov	w0, wzr
  40b900:	bl	40504c <sqrt@plt+0x331c>
  40b904:	ldr	x8, [x21]
  40b908:	tbnz	w8, #10, 40b94c <sqrt@plt+0x9c1c>
  40b90c:	b	40b9b0 <sqrt@plt+0x9c80>
  40b910:	ldr	x8, [x20]
  40b914:	mov	x0, x20
  40b918:	ldr	x8, [x8, #40]
  40b91c:	blr	x8
  40b920:	fmov	d1, #5.000000000000000000e-01
  40b924:	b	40b9a0 <sqrt@plt+0x9c70>
  40b928:	ldr	x8, [x20]
  40b92c:	mov	x0, x20
  40b930:	ldr	x8, [x8, #24]
  40b934:	blr	x8
  40b938:	fmov	d1, #-5.000000000000000000e-01
  40b93c:	fmul	d0, d0, d1
  40b940:	stur	d0, [x29, #-32]
  40b944:	ldr	x8, [x21]
  40b948:	tbz	w8, #10, 40b9b0 <sqrt@plt+0x9c80>
  40b94c:	ldr	q0, [x21, #80]
  40b950:	stur	q0, [x29, #-16]
  40b954:	tbz	w8, #11, 40b9c4 <sqrt@plt+0x9c94>
  40b958:	str	x20, [sp, #16]
  40b95c:	ldr	x0, [x21, #112]
  40b960:	add	x1, sp, #0x10
  40b964:	add	x2, sp, #0x28
  40b968:	bl	40ba04 <sqrt@plt+0x9cd4>
  40b96c:	cbz	w0, 40b9f0 <sqrt@plt+0x9cc0>
  40b970:	mov	x0, sp
  40b974:	add	x1, sp, #0x28
  40b978:	bl	40a458 <sqrt@plt+0x8728>
  40b97c:	sub	x0, x29, #0x10
  40b980:	mov	x1, sp
  40b984:	bl	40a514 <sqrt@plt+0x87e4>
  40b988:	b	40b9c4 <sqrt@plt+0x9c94>
  40b98c:	ldr	x8, [x20]
  40b990:	mov	x0, x20
  40b994:	ldr	x8, [x8, #40]
  40b998:	blr	x8
  40b99c:	fmov	d1, #-5.000000000000000000e-01
  40b9a0:	fmul	d0, d0, d1
  40b9a4:	stur	d0, [x29, #-24]
  40b9a8:	ldr	x8, [x21]
  40b9ac:	tbnz	w8, #10, 40b94c <sqrt@plt+0x9c1c>
  40b9b0:	ldr	q0, [x19]
  40b9b4:	sub	x0, x29, #0x10
  40b9b8:	sub	x1, x29, #0x20
  40b9bc:	stur	q0, [x29, #-16]
  40b9c0:	bl	40a4f4 <sqrt@plt+0x87c4>
  40b9c4:	ldr	x8, [x20]
  40b9c8:	sub	x1, x29, #0x10
  40b9cc:	mov	x0, x20
  40b9d0:	ldr	x8, [x8, #144]
  40b9d4:	blr	x8
  40b9d8:	sub	x0, x29, #0x10
  40b9dc:	sub	x1, x29, #0x20
  40b9e0:	bl	40a4f4 <sqrt@plt+0x87c4>
  40b9e4:	ldur	q0, [x29, #-16]
  40b9e8:	mov	w0, #0x1                   	// #1
  40b9ec:	str	q0, [x19]
  40b9f0:	ldp	x20, x19, [sp, #128]
  40b9f4:	ldp	x22, x21, [sp, #112]
  40b9f8:	ldp	x29, x30, [sp, #96]
  40b9fc:	add	sp, sp, #0x90
  40ba00:	ret
  40ba04:	sub	sp, sp, #0x60
  40ba08:	stp	x29, x30, [sp, #32]
  40ba0c:	str	x23, [sp, #48]
  40ba10:	stp	x22, x21, [sp, #64]
  40ba14:	stp	x20, x19, [sp, #80]
  40ba18:	add	x29, sp, #0x20
  40ba1c:	ldr	w8, [x0, #48]
  40ba20:	mov	x19, x2
  40ba24:	mov	x21, x0
  40ba28:	cbz	w8, 40ba5c <sqrt@plt+0x9d2c>
  40ba2c:	ldr	x8, [x21]
  40ba30:	str	x8, [x19, #8]
  40ba34:	ldr	x8, [x21, #8]
  40ba38:	str	xzr, [x19]
  40ba3c:	str	x8, [x19, #16]
  40ba40:	mov	w0, #0x1                   	// #1
  40ba44:	ldp	x20, x19, [sp, #80]
  40ba48:	ldp	x22, x21, [sp, #64]
  40ba4c:	ldr	x23, [sp, #48]
  40ba50:	ldp	x29, x30, [sp, #32]
  40ba54:	add	sp, sp, #0x60
  40ba58:	ret
  40ba5c:	ldr	x23, [x21, #32]
  40ba60:	mov	x20, x1
  40ba64:	cbz	x23, 40bb20 <sqrt@plt+0x9df0>
  40ba68:	mov	x22, x20
  40ba6c:	ldr	x0, [x22]
  40ba70:	cbz	x0, 40baa0 <sqrt@plt+0x9d70>
  40ba74:	ldr	x8, [x0]
  40ba78:	ldr	x1, [x23, #8]
  40ba7c:	ldr	x8, [x8, #136]
  40ba80:	blr	x8
  40ba84:	mov	x22, x0
  40ba88:	cbz	x0, 40baa0 <sqrt@plt+0x9d70>
  40ba8c:	ldr	x23, [x23]
  40ba90:	cbnz	x23, 40ba6c <sqrt@plt+0x9d3c>
  40ba94:	mov	w8, #0x1                   	// #1
  40ba98:	cbnz	w8, 40bad0 <sqrt@plt+0x9da0>
  40ba9c:	b	40bb2c <sqrt@plt+0x9dfc>
  40baa0:	ldr	x1, [x23, #8]
  40baa4:	add	x0, sp, #0x8
  40baa8:	bl	413d94 <sqrt@plt+0x12064>
  40baac:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  40bab0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40bab4:	add	x2, x2, #0xa58
  40bab8:	add	x0, x0, #0x85c
  40babc:	add	x1, sp, #0x8
  40bac0:	mov	x3, x2
  40bac4:	bl	405808 <sqrt@plt+0x3ad8>
  40bac8:	mov	w8, wzr
  40bacc:	cbz	w8, 40bb2c <sqrt@plt+0x9dfc>
  40bad0:	ldp	x8, x9, [x21, #16]
  40bad4:	and	x10, x9, #0x1
  40bad8:	cmp	x9, #0x0
  40badc:	orr	x12, x10, x8
  40bae0:	cset	w11, eq  // eq = none
  40bae4:	cmp	x12, #0x0
  40bae8:	cset	w12, eq  // eq = none
  40baec:	cbnz	x8, 40baf8 <sqrt@plt+0x9dc8>
  40baf0:	orr	w11, w11, w12
  40baf4:	tbnz	w11, #0, 40bb34 <sqrt@plt+0x9e04>
  40baf8:	ldr	x11, [x22]
  40bafc:	cbz	x11, 40bb34 <sqrt@plt+0x9e04>
  40bb00:	add	x0, x11, x9, asr #1
  40bb04:	cbz	x10, 40bb10 <sqrt@plt+0x9de0>
  40bb08:	ldr	x9, [x0]
  40bb0c:	ldr	x8, [x9, x8]
  40bb10:	blr	x8
  40bb14:	stp	d0, d1, [x19, #8]
  40bb18:	str	xzr, [x19]
  40bb1c:	b	40bb44 <sqrt@plt+0x9e14>
  40bb20:	mov	w8, #0x1                   	// #1
  40bb24:	mov	x22, x20
  40bb28:	cbnz	w8, 40bad0 <sqrt@plt+0x9da0>
  40bb2c:	mov	w0, wzr
  40bb30:	b	40ba44 <sqrt@plt+0x9d14>
  40bb34:	ldr	x8, [x22, #16]
  40bb38:	ldr	q0, [x22]
  40bb3c:	str	x8, [x19, #16]
  40bb40:	str	q0, [x19]
  40bb44:	ldr	x0, [x21, #40]
  40bb48:	cbz	x0, 40ba40 <sqrt@plt+0x9d10>
  40bb4c:	add	x2, sp, #0x8
  40bb50:	mov	x1, x20
  40bb54:	bl	40ba04 <sqrt@plt+0x9cd4>
  40bb58:	cbz	w0, 40ba44 <sqrt@plt+0x9d14>
  40bb5c:	ldr	x8, [sp, #24]
  40bb60:	str	x8, [x19, #16]
  40bb64:	ldr	x8, [x19]
  40bb68:	ldr	x9, [sp, #8]
  40bb6c:	cmp	x8, x9
  40bb70:	b.eq	40ba40 <sqrt@plt+0x9d10>  // b.none
  40bb74:	str	xzr, [x19]
  40bb78:	b	40ba40 <sqrt@plt+0x9d10>
  40bb7c:	stp	x29, x30, [sp, #-48]!
  40bb80:	str	x21, [sp, #16]
  40bb84:	stp	x20, x19, [sp, #32]
  40bb88:	mov	x29, sp
  40bb8c:	mov	x19, x3
  40bb90:	mov	x20, x2
  40bb94:	mov	x21, x0
  40bb98:	bl	40b188 <sqrt@plt+0x9458>
  40bb9c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40bba0:	add	x8, x8, #0xdb8
  40bba4:	str	x8, [x21]
  40bba8:	ldr	q0, [x20]
  40bbac:	str	x19, [x21, #136]
  40bbb0:	stur	q0, [x21, #120]
  40bbb4:	ldp	x20, x19, [sp, #32]
  40bbb8:	ldr	x21, [sp, #16]
  40bbbc:	ldp	x29, x30, [sp], #48
  40bbc0:	ret
  40bbc4:	stp	x29, x30, [sp, #-32]!
  40bbc8:	stp	x20, x19, [sp, #16]
  40bbcc:	ldr	x20, [x0, #136]
  40bbd0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40bbd4:	mov	x19, x0
  40bbd8:	add	x8, x8, #0xdb8
  40bbdc:	mov	x29, sp
  40bbe0:	str	x8, [x0]
  40bbe4:	cbz	x20, 40bbf8 <sqrt@plt+0x9ec8>
  40bbe8:	mov	x0, x20
  40bbec:	bl	4021e4 <sqrt@plt+0x4b4>
  40bbf0:	mov	x0, x20
  40bbf4:	bl	415270 <_ZdlPv@@Base>
  40bbf8:	ldr	x0, [x19, #120]
  40bbfc:	cbz	x0, 40bc18 <sqrt@plt+0x9ee8>
  40bc00:	ldr	x8, [x0]
  40bc04:	ldr	x20, [x0, #16]
  40bc08:	ldr	x8, [x8, #8]
  40bc0c:	blr	x8
  40bc10:	mov	x0, x20
  40bc14:	cbnz	x20, 40bc00 <sqrt@plt+0x9ed0>
  40bc18:	mov	x0, x19
  40bc1c:	bl	40e704 <sqrt@plt+0xc9d4>
  40bc20:	ldp	x20, x19, [sp, #16]
  40bc24:	ldp	x29, x30, [sp], #32
  40bc28:	ret
  40bc2c:	stp	x29, x30, [sp, #-32]!
  40bc30:	str	x19, [sp, #16]
  40bc34:	mov	x29, sp
  40bc38:	mov	x19, x0
  40bc3c:	bl	40bbc4 <sqrt@plt+0x9e94>
  40bc40:	mov	x0, x19
  40bc44:	bl	415270 <_ZdlPv@@Base>
  40bc48:	ldr	x19, [sp, #16]
  40bc4c:	ldp	x29, x30, [sp], #32
  40bc50:	ret
  40bc54:	sub	sp, sp, #0x50
  40bc58:	stp	x29, x30, [sp, #32]
  40bc5c:	str	x21, [sp, #48]
  40bc60:	stp	x20, x19, [sp, #64]
  40bc64:	add	x29, sp, #0x20
  40bc68:	ldr	x8, [x0]
  40bc6c:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  40bc70:	ldr	x20, [x21, #3744]
  40bc74:	mov	x19, x0
  40bc78:	ldr	x8, [x8, #104]
  40bc7c:	blr	x8
  40bc80:	stp	d0, d1, [sp, #16]
  40bc84:	ldr	x8, [x19]
  40bc88:	mov	x0, x19
  40bc8c:	ldr	x8, [x8, #80]
  40bc90:	blr	x8
  40bc94:	stp	d0, d1, [sp]
  40bc98:	ldr	x8, [x20]
  40bc9c:	add	x1, sp, #0x10
  40bca0:	mov	x2, sp
  40bca4:	mov	x0, x20
  40bca8:	ldr	x8, [x8, #152]
  40bcac:	blr	x8
  40bcb0:	ldr	x0, [x19, #120]
  40bcb4:	bl	40bcdc <sqrt@plt+0x9fac>
  40bcb8:	ldr	x0, [x21, #3744]
  40bcbc:	ldr	x8, [x0]
  40bcc0:	ldr	x8, [x8, #160]
  40bcc4:	blr	x8
  40bcc8:	ldp	x20, x19, [sp, #64]
  40bccc:	ldr	x21, [sp, #48]
  40bcd0:	ldp	x29, x30, [sp, #32]
  40bcd4:	add	sp, sp, #0x50
  40bcd8:	ret
  40bcdc:	stp	x29, x30, [sp, #-32]!
  40bce0:	str	x19, [sp, #16]
  40bce4:	mov	x29, sp
  40bce8:	cbz	x0, 40bd18 <sqrt@plt+0x9fe8>
  40bcec:	mov	x19, x0
  40bcf0:	ldr	x8, [x19]
  40bcf4:	mov	x0, x19
  40bcf8:	ldr	x8, [x8, #176]
  40bcfc:	blr	x8
  40bd00:	ldr	x8, [x19]
  40bd04:	mov	x0, x19
  40bd08:	ldr	x8, [x8, #184]
  40bd0c:	blr	x8
  40bd10:	ldr	x19, [x19, #16]
  40bd14:	cbnz	x19, 40bcf0 <sqrt@plt+0x9fc0>
  40bd18:	ldr	x19, [sp, #16]
  40bd1c:	ldp	x29, x30, [sp], #32
  40bd20:	ret
  40bd24:	stp	x29, x30, [sp, #-48]!
  40bd28:	str	x21, [sp, #16]
  40bd2c:	stp	x20, x19, [sp, #32]
  40bd30:	mov	x29, sp
  40bd34:	mov	x20, x0
  40bd38:	add	x0, x0, #0x58
  40bd3c:	mov	x19, x1
  40bd40:	bl	40a4f4 <sqrt@plt+0x87c4>
  40bd44:	ldr	x21, [x20, #120]
  40bd48:	cbz	x21, 40bd68 <sqrt@plt+0xa038>
  40bd4c:	ldr	x8, [x21]
  40bd50:	mov	x0, x21
  40bd54:	mov	x1, x19
  40bd58:	ldr	x8, [x8, #144]
  40bd5c:	blr	x8
  40bd60:	ldr	x21, [x21, #16]
  40bd64:	cbnz	x21, 40bd4c <sqrt@plt+0xa01c>
  40bd68:	ldr	x0, [x20, #136]
  40bd6c:	mov	x1, x19
  40bd70:	bl	40bd84 <sqrt@plt+0xa054>
  40bd74:	ldp	x20, x19, [sp, #32]
  40bd78:	ldr	x21, [sp, #16]
  40bd7c:	ldp	x29, x30, [sp], #48
  40bd80:	ret
  40bd84:	sub	sp, sp, #0x40
  40bd88:	stp	x29, x30, [sp, #32]
  40bd8c:	stp	x20, x19, [sp, #48]
  40bd90:	add	x29, sp, #0x20
  40bd94:	mov	x19, x1
  40bd98:	mov	x1, x0
  40bd9c:	add	x0, sp, #0x10
  40bda0:	bl	40259c <sqrt@plt+0x86c>
  40bda4:	add	x0, sp, #0x10
  40bda8:	add	x1, sp, #0x8
  40bdac:	mov	x2, sp
  40bdb0:	bl	4025a8 <sqrt@plt+0x878>
  40bdb4:	cbz	w0, 40be1c <sqrt@plt+0xa0ec>
  40bdb8:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  40bdbc:	add	x20, x20, #0x54
  40bdc0:	b	40bdd8 <sqrt@plt+0xa0a8>
  40bdc4:	add	x0, sp, #0x10
  40bdc8:	add	x1, sp, #0x8
  40bdcc:	mov	x2, sp
  40bdd0:	bl	4025a8 <sqrt@plt+0x878>
  40bdd4:	cbz	w0, 40be1c <sqrt@plt+0xa0ec>
  40bdd8:	ldr	x8, [sp, #8]
  40bddc:	cbz	x8, 40bdc4 <sqrt@plt+0xa094>
  40bde0:	ldrb	w1, [x8]
  40bde4:	mov	x0, x20
  40bde8:	bl	408ffc <sqrt@plt+0x72cc>
  40bdec:	cbz	w0, 40bdc4 <sqrt@plt+0xa094>
  40bdf0:	ldr	x8, [sp]
  40bdf4:	ldr	x9, [x8]
  40bdf8:	cbnz	x9, 40bdc4 <sqrt@plt+0xa094>
  40bdfc:	ldr	d0, [x19]
  40be00:	ldp	d1, d2, [x8, #8]
  40be04:	fadd	d0, d0, d1
  40be08:	str	d0, [x8, #8]
  40be0c:	ldr	d0, [x19, #8]
  40be10:	fadd	d0, d0, d2
  40be14:	str	d0, [x8, #16]
  40be18:	b	40bdc4 <sqrt@plt+0xa094>
  40be1c:	ldp	x20, x19, [sp, #48]
  40be20:	ldp	x29, x30, [sp, #32]
  40be24:	add	sp, sp, #0x40
  40be28:	ret
  40be2c:	stp	x29, x30, [sp, #-16]!
  40be30:	mov	x29, sp
  40be34:	ldr	x0, [x0, #136]
  40be38:	bl	40245c <sqrt@plt+0x72c>
  40be3c:	ldp	x29, x30, [sp], #16
  40be40:	ret
  40be44:	mov	w0, #0xa                   	// #10
  40be48:	ret
  40be4c:	sub	sp, sp, #0xc0
  40be50:	stp	x29, x30, [sp, #112]
  40be54:	str	x25, [sp, #128]
  40be58:	stp	x24, x23, [sp, #144]
  40be5c:	stp	x22, x21, [sp, #160]
  40be60:	stp	x20, x19, [sp, #176]
  40be64:	add	x29, sp, #0x70
  40be68:	mov	x22, x0
  40be6c:	sub	x0, x29, #0x28
  40be70:	mov	x20, x2
  40be74:	mov	x21, x1
  40be78:	bl	40a880 <sqrt@plt+0x8b50>
  40be7c:	mov	x19, x22
  40be80:	ldr	x23, [x19, #16]!
  40be84:	cbz	x23, 40bea4 <sqrt@plt+0xa174>
  40be88:	ldr	x8, [x23]
  40be8c:	sub	x1, x29, #0x28
  40be90:	mov	x0, x23
  40be94:	ldr	x8, [x8, #160]
  40be98:	blr	x8
  40be9c:	ldr	x23, [x23, #16]
  40bea0:	cbnz	x23, 40be88 <sqrt@plt+0xa158>
  40bea4:	add	x0, sp, #0x38
  40bea8:	bl	40a4a4 <sqrt@plt+0x8774>
  40beac:	ldur	w8, [x29, #-40]
  40beb0:	cbz	w8, 40bf38 <sqrt@plt+0xa208>
  40beb4:	ldr	x8, [x22]
  40beb8:	tbnz	w8, #13, 40bfb8 <sqrt@plt+0xa288>
  40bebc:	tbz	w8, #12, 40bec8 <sqrt@plt+0xa198>
  40bec0:	ldr	x8, [x22, #128]
  40bec4:	str	x8, [sp, #64]
  40bec8:	mov	w0, #0x90                  	// #144
  40becc:	bl	4151ec <_Znwm@@Base>
  40bed0:	ldr	x3, [x22, #32]
  40bed4:	add	x1, sp, #0x38
  40bed8:	mov	x2, x19
  40bedc:	mov	x23, x0
  40bee0:	bl	40bb7c <sqrt@plt+0x9e4c>
  40bee4:	mov	x0, x22
  40bee8:	mov	x1, x23
  40beec:	mov	x2, x21
  40bef0:	mov	x3, x20
  40bef4:	bl	40b878 <sqrt@plt+0x9b48>
  40bef8:	cbnz	w0, 40bf10 <sqrt@plt+0xa1e0>
  40befc:	ldr	x8, [x23]
  40bf00:	mov	x0, x23
  40bf04:	ldr	x8, [x8, #8]
  40bf08:	blr	x8
  40bf0c:	mov	x23, xzr
  40bf10:	stp	xzr, xzr, [x19]
  40bf14:	str	xzr, [x19, #16]
  40bf18:	mov	x0, x23
  40bf1c:	ldp	x20, x19, [sp, #176]
  40bf20:	ldp	x22, x21, [sp, #160]
  40bf24:	ldp	x24, x23, [sp, #144]
  40bf28:	ldr	x25, [sp, #128]
  40bf2c:	ldp	x29, x30, [sp, #112]
  40bf30:	add	sp, sp, #0xc0
  40bf34:	ret
  40bf38:	sub	x8, x29, #0x28
  40bf3c:	add	x23, x8, #0x8
  40bf40:	add	x24, x8, #0x18
  40bf44:	mov	x0, x23
  40bf48:	mov	x1, x24
  40bf4c:	bl	40a58c <sqrt@plt+0x885c>
  40bf50:	add	x0, sp, #0x8
  40bf54:	stp	d0, d1, [sp, #8]
  40bf58:	bl	40a55c <sqrt@plt+0x882c>
  40bf5c:	stp	d0, d1, [sp, #24]
  40bf60:	fmov	d0, #2.000000000000000000e+00
  40bf64:	add	x0, sp, #0x18
  40bf68:	bl	40a424 <sqrt@plt+0x86f4>
  40bf6c:	stp	d0, d1, [sp, #40]
  40bf70:	ldr	x25, [x19]
  40bf74:	cbz	x25, 40bf94 <sqrt@plt+0xa264>
  40bf78:	ldr	x8, [x25]
  40bf7c:	add	x1, sp, #0x28
  40bf80:	mov	x0, x25
  40bf84:	ldr	x8, [x8, #144]
  40bf88:	blr	x8
  40bf8c:	ldr	x25, [x25, #16]
  40bf90:	cbnz	x25, 40bf78 <sqrt@plt+0xa248>
  40bf94:	ldr	x0, [x22, #32]
  40bf98:	add	x1, sp, #0x28
  40bf9c:	bl	40bd84 <sqrt@plt+0xa054>
  40bfa0:	mov	x0, x24
  40bfa4:	mov	x1, x23
  40bfa8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40bfac:	stp	d0, d1, [sp, #56]
  40bfb0:	ldr	x8, [x22]
  40bfb4:	tbz	w8, #13, 40bebc <sqrt@plt+0xa18c>
  40bfb8:	ldr	x9, [x22, #144]
  40bfbc:	str	x9, [sp, #56]
  40bfc0:	tbnz	w8, #12, 40bec0 <sqrt@plt+0xa190>
  40bfc4:	b	40bec8 <sqrt@plt+0xa198>
  40bfc8:	stp	x29, x30, [sp, #-32]!
  40bfcc:	str	x19, [sp, #16]
  40bfd0:	mov	x29, sp
  40bfd4:	mov	x19, x0
  40bfd8:	bl	40b188 <sqrt@plt+0x9458>
  40bfdc:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40bfe0:	add	x8, x8, #0x898
  40bfe4:	str	x8, [x19]
  40bfe8:	ldr	x19, [sp, #16]
  40bfec:	ldp	x29, x30, [sp], #32
  40bff0:	ret
  40bff4:	sub	sp, sp, #0x40
  40bff8:	stp	x29, x30, [sp, #16]
  40bffc:	stp	x22, x21, [sp, #32]
  40c000:	stp	x20, x19, [sp, #48]
  40c004:	add	x29, sp, #0x10
  40c008:	ldrb	w8, [x0, #1]
  40c00c:	mov	x19, x2
  40c010:	mov	x21, x0
  40c014:	mov	x20, x1
  40c018:	tbnz	w8, #4, 40c060 <sqrt@plt+0xa330>
  40c01c:	add	x22, x21, #0x80
  40c020:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40c024:	add	x0, x0, #0x959
  40c028:	mov	x1, x22
  40c02c:	bl	404b34 <sqrt@plt+0x2e04>
  40c030:	ldr	x8, [x21, #120]
  40c034:	cbz	x8, 40c050 <sqrt@plt+0xa320>
  40c038:	mov	w9, wzr
  40c03c:	ldr	x8, [x8]
  40c040:	add	w9, w9, #0x1
  40c044:	cbnz	x8, 40c03c <sqrt@plt+0xa30c>
  40c048:	scvtf	d0, w9
  40c04c:	b	40c054 <sqrt@plt+0xa324>
  40c050:	fmov	d0, xzr
  40c054:	ldr	d1, [x22]
  40c058:	fmul	d0, d1, d0
  40c05c:	str	d0, [x22]
  40c060:	ldrb	w8, [x21, #1]
  40c064:	tbnz	w8, #5, 40c078 <sqrt@plt+0xa348>
  40c068:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40c06c:	add	x1, x21, #0x90
  40c070:	add	x0, x0, #0x960
  40c074:	bl	404b34 <sqrt@plt+0x2e04>
  40c078:	mov	w0, #0x78                  	// #120
  40c07c:	bl	4151ec <_Znwm@@Base>
  40c080:	ldr	d0, [x21, #144]
  40c084:	ldr	d1, [x21, #128]
  40c088:	mov	x22, x0
  40c08c:	mov	x0, sp
  40c090:	bl	40a4ac <sqrt@plt+0x877c>
  40c094:	mov	x1, sp
  40c098:	mov	x0, x22
  40c09c:	bl	40bfc8 <sqrt@plt+0xa298>
  40c0a0:	mov	x0, x21
  40c0a4:	mov	x1, x22
  40c0a8:	mov	x2, x20
  40c0ac:	mov	x3, x19
  40c0b0:	bl	40b878 <sqrt@plt+0x9b48>
  40c0b4:	cbnz	w0, 40c0cc <sqrt@plt+0xa39c>
  40c0b8:	ldr	x8, [x22]
  40c0bc:	mov	x0, x22
  40c0c0:	ldr	x8, [x8, #8]
  40c0c4:	blr	x8
  40c0c8:	mov	x22, xzr
  40c0cc:	mov	x0, x22
  40c0d0:	ldp	x20, x19, [sp, #48]
  40c0d4:	ldp	x22, x21, [sp, #32]
  40c0d8:	ldp	x29, x30, [sp, #16]
  40c0dc:	add	sp, sp, #0x40
  40c0e0:	ret
  40c0e4:	stp	x29, x30, [sp, #-32]!
  40c0e8:	str	x19, [sp, #16]
  40c0ec:	mov	x29, sp
  40c0f0:	mov	x19, x0
  40c0f4:	bl	40b278 <sqrt@plt+0x9548>
  40c0f8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40c0fc:	add	x8, x8, #0xea8
  40c100:	str	x8, [x19]
  40c104:	ldr	x19, [sp, #16]
  40c108:	ldp	x29, x30, [sp], #32
  40c10c:	ret
  40c110:	stp	x29, x30, [sp, #-64]!
  40c114:	str	x23, [sp, #16]
  40c118:	stp	x22, x21, [sp, #32]
  40c11c:	stp	x20, x19, [sp, #48]
  40c120:	mov	x29, sp
  40c124:	mov	x19, x0
  40c128:	ldr	w8, [x19, #48]!
  40c12c:	mov	x20, x0
  40c130:	cbnz	w8, 40c148 <sqrt@plt+0xa418>
  40c134:	ldr	d0, [x20, #120]
  40c138:	fcmp	d0, #0.0
  40c13c:	b.pl	40c148 <sqrt@plt+0xa418>  // b.nfrst
  40c140:	ldr	x8, [x20, #144]
  40c144:	cbz	x8, 40c1a4 <sqrt@plt+0xa474>
  40c148:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40c14c:	ldr	x21, [x23, #3744]
  40c150:	ldr	x22, [x20, #144]
  40c154:	mov	x0, x20
  40c158:	bl	40af7c <sqrt@plt+0x924c>
  40c15c:	ldr	x8, [x21]
  40c160:	mov	x2, x0
  40c164:	mov	x0, x21
  40c168:	mov	x1, x22
  40c16c:	ldr	x8, [x8, #112]
  40c170:	blr	x8
  40c174:	ldr	x0, [x23, #3744]
  40c178:	ldr	d0, [x20, #120]
  40c17c:	add	x1, x20, #0x58
  40c180:	add	x2, x20, #0x68
  40c184:	ldr	x8, [x0]
  40c188:	mov	x3, x19
  40c18c:	ldr	x8, [x8, #80]
  40c190:	blr	x8
  40c194:	ldr	x0, [x23, #3744]
  40c198:	ldr	x8, [x0]
  40c19c:	ldr	x8, [x8, #120]
  40c1a0:	blr	x8
  40c1a4:	ldp	x20, x19, [sp, #48]
  40c1a8:	ldp	x22, x21, [sp, #32]
  40c1ac:	ldr	x23, [sp, #16]
  40c1b0:	ldp	x29, x30, [sp], #64
  40c1b4:	ret
  40c1b8:	sub	sp, sp, #0x50
  40c1bc:	stp	x29, x30, [sp, #16]
  40c1c0:	stp	x24, x23, [sp, #32]
  40c1c4:	stp	x22, x21, [sp, #48]
  40c1c8:	stp	x20, x19, [sp, #64]
  40c1cc:	add	x29, sp, #0x10
  40c1d0:	ldr	x8, [x0]
  40c1d4:	mov	x19, x2
  40c1d8:	mov	x20, x1
  40c1dc:	mov	x21, x0
  40c1e0:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c1e4:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c1e8:	tbnz	w8, #12, 40c214 <sqrt@plt+0xa4e4>
  40c1ec:	tbz	w8, #8, 40c204 <sqrt@plt+0xa4d4>
  40c1f0:	ldrb	w8, [x22, #3840]
  40c1f4:	cbz	w8, 40c204 <sqrt@plt+0xa4d4>
  40c1f8:	ldr	x8, [x23, #3824]
  40c1fc:	str	x8, [x21, #128]
  40c200:	b	40c214 <sqrt@plt+0xa4e4>
  40c204:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40c208:	add	x1, x21, #0x80
  40c20c:	add	x0, x0, #0x944
  40c210:	bl	404b34 <sqrt@plt+0x2e04>
  40c214:	ldr	x8, [x21]
  40c218:	adrp	x24, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c21c:	tbnz	w8, #13, 40c248 <sqrt@plt+0xa518>
  40c220:	tbz	w8, #8, 40c238 <sqrt@plt+0xa508>
  40c224:	ldrb	w8, [x22, #3840]
  40c228:	cbz	w8, 40c238 <sqrt@plt+0xa508>
  40c22c:	ldr	x8, [x24, #3832]
  40c230:	str	x8, [x21, #144]
  40c234:	b	40c248 <sqrt@plt+0xa518>
  40c238:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40c23c:	add	x1, x21, #0x90
  40c240:	add	x0, x0, #0x94e
  40c244:	bl	404b34 <sqrt@plt+0x2e04>
  40c248:	ldr	x8, [x21, #144]
  40c24c:	mov	w9, #0x1                   	// #1
  40c250:	mov	w0, #0x98                  	// #152
  40c254:	str	x8, [x24, #3832]
  40c258:	ldr	x8, [x21, #128]
  40c25c:	strb	w9, [x22, #3840]
  40c260:	str	x8, [x23, #3824]
  40c264:	bl	4151ec <_Znwm@@Base>
  40c268:	ldr	d0, [x21, #144]
  40c26c:	ldr	d1, [x21, #128]
  40c270:	mov	x22, x0
  40c274:	mov	x0, sp
  40c278:	bl	40a4ac <sqrt@plt+0x877c>
  40c27c:	mov	x1, sp
  40c280:	mov	x0, x22
  40c284:	bl	40c0e4 <sqrt@plt+0xa3b4>
  40c288:	mov	x0, x21
  40c28c:	mov	x1, x22
  40c290:	mov	x2, x20
  40c294:	mov	x3, x19
  40c298:	bl	40b878 <sqrt@plt+0x9b48>
  40c29c:	cbnz	w0, 40c2b4 <sqrt@plt+0xa584>
  40c2a0:	ldr	x8, [x22]
  40c2a4:	mov	x0, x22
  40c2a8:	ldr	x8, [x8, #8]
  40c2ac:	blr	x8
  40c2b0:	mov	x22, xzr
  40c2b4:	mov	x0, x22
  40c2b8:	ldp	x20, x19, [sp, #64]
  40c2bc:	ldp	x22, x21, [sp, #48]
  40c2c0:	ldp	x24, x23, [sp, #32]
  40c2c4:	ldp	x29, x30, [sp, #16]
  40c2c8:	add	sp, sp, #0x50
  40c2cc:	ret
  40c2d0:	sub	sp, sp, #0x30
  40c2d4:	str	x19, [sp, #32]
  40c2d8:	mov	x19, x0
  40c2dc:	mov	x0, sp
  40c2e0:	mov	v1.16b, v0.16b
  40c2e4:	stp	x29, x30, [sp, #16]
  40c2e8:	add	x29, sp, #0x10
  40c2ec:	bl	40a4ac <sqrt@plt+0x877c>
  40c2f0:	mov	x1, sp
  40c2f4:	mov	x0, x19
  40c2f8:	bl	40c0e4 <sqrt@plt+0xa3b4>
  40c2fc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40c300:	add	x8, x8, #0xf98
  40c304:	str	x8, [x19]
  40c308:	ldr	x19, [sp, #32]
  40c30c:	ldp	x29, x30, [sp, #16]
  40c310:	add	sp, sp, #0x30
  40c314:	ret
  40c318:	stp	x29, x30, [sp, #-64]!
  40c31c:	str	x23, [sp, #16]
  40c320:	stp	x22, x21, [sp, #32]
  40c324:	stp	x20, x19, [sp, #48]
  40c328:	mov	x29, sp
  40c32c:	mov	x19, x0
  40c330:	ldr	w8, [x19, #48]!
  40c334:	mov	x20, x0
  40c338:	cbnz	w8, 40c350 <sqrt@plt+0xa620>
  40c33c:	ldr	d0, [x20, #120]
  40c340:	fcmp	d0, #0.0
  40c344:	b.pl	40c350 <sqrt@plt+0xa620>  // b.nfrst
  40c348:	ldr	x8, [x20, #144]
  40c34c:	cbz	x8, 40c3b4 <sqrt@plt+0xa684>
  40c350:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  40c354:	ldr	x21, [x23, #3744]
  40c358:	ldr	x22, [x20, #144]
  40c35c:	mov	x0, x20
  40c360:	bl	40af7c <sqrt@plt+0x924c>
  40c364:	ldr	x8, [x21]
  40c368:	mov	x2, x0
  40c36c:	mov	x0, x21
  40c370:	mov	x1, x22
  40c374:	ldr	x8, [x8, #112]
  40c378:	blr	x8
  40c37c:	ldr	x0, [x23, #3744]
  40c380:	ldr	d0, [x20, #104]
  40c384:	ldr	d1, [x20, #120]
  40c388:	fmov	d2, #5.000000000000000000e-01
  40c38c:	ldr	x8, [x0]
  40c390:	add	x1, x20, #0x58
  40c394:	fmul	d0, d0, d2
  40c398:	mov	x2, x19
  40c39c:	ldr	x8, [x8, #32]
  40c3a0:	blr	x8
  40c3a4:	ldr	x0, [x23, #3744]
  40c3a8:	ldr	x8, [x0]
  40c3ac:	ldr	x8, [x8, #120]
  40c3b0:	blr	x8
  40c3b4:	ldp	x20, x19, [sp, #48]
  40c3b8:	ldp	x22, x21, [sp, #32]
  40c3bc:	ldr	x23, [sp, #16]
  40c3c0:	ldp	x29, x30, [sp], #64
  40c3c4:	ret
  40c3c8:	stp	x29, x30, [sp, #-64]!
  40c3cc:	stp	x24, x23, [sp, #16]
  40c3d0:	stp	x22, x21, [sp, #32]
  40c3d4:	stp	x20, x19, [sp, #48]
  40c3d8:	mov	x29, sp
  40c3dc:	ldr	x8, [x0]
  40c3e0:	mov	x19, x2
  40c3e4:	mov	x20, x1
  40c3e8:	mov	x21, x0
  40c3ec:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c3f0:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c3f4:	tbnz	w8, #14, 40c420 <sqrt@plt+0xa6f0>
  40c3f8:	tbz	w8, #8, 40c410 <sqrt@plt+0xa6e0>
  40c3fc:	ldrb	w8, [x22, #3856]
  40c400:	cbz	w8, 40c410 <sqrt@plt+0xa6e0>
  40c404:	ldr	x8, [x23, #3848]
  40c408:	str	x8, [x21, #136]
  40c40c:	b	40c420 <sqrt@plt+0xa6f0>
  40c410:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40c414:	add	x1, x21, #0x88
  40c418:	add	x0, x0, #0x926
  40c41c:	bl	404b34 <sqrt@plt+0x2e04>
  40c420:	ldr	x24, [x21, #136]
  40c424:	mov	w8, #0x1                   	// #1
  40c428:	mov	w0, #0x98                  	// #152
  40c42c:	strb	w8, [x22, #3856]
  40c430:	str	x24, [x23, #3848]
  40c434:	bl	4151ec <_Znwm@@Base>
  40c438:	fmov	d0, x24
  40c43c:	fadd	d0, d0, d0
  40c440:	mov	x22, x0
  40c444:	bl	40c2d0 <sqrt@plt+0xa5a0>
  40c448:	mov	x0, x21
  40c44c:	mov	x1, x22
  40c450:	mov	x2, x20
  40c454:	mov	x3, x19
  40c458:	bl	40b878 <sqrt@plt+0x9b48>
  40c45c:	cbnz	w0, 40c474 <sqrt@plt+0xa744>
  40c460:	ldr	x8, [x22]
  40c464:	mov	x0, x22
  40c468:	ldr	x8, [x8, #8]
  40c46c:	blr	x8
  40c470:	mov	x22, xzr
  40c474:	mov	x0, x22
  40c478:	ldp	x20, x19, [sp, #48]
  40c47c:	ldp	x22, x21, [sp, #32]
  40c480:	ldp	x24, x23, [sp, #16]
  40c484:	ldp	x29, x30, [sp], #64
  40c488:	ret
  40c48c:	stp	x29, x30, [sp, #-48]!
  40c490:	str	x21, [sp, #16]
  40c494:	stp	x20, x19, [sp, #32]
  40c498:	mov	x29, sp
  40c49c:	mov	x19, x2
  40c4a0:	mov	x20, x1
  40c4a4:	mov	x21, x0
  40c4a8:	bl	40aeb4 <sqrt@plt+0x9184>
  40c4ac:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40c4b0:	add	x8, x8, #0x88
  40c4b4:	str	x8, [x21]
  40c4b8:	ldr	q0, [x20]
  40c4bc:	stur	q0, [x21, #88]
  40c4c0:	ldr	q0, [x19]
  40c4c4:	stur	q0, [x21, #104]
  40c4c8:	ldp	x20, x19, [sp, #32]
  40c4cc:	ldr	x21, [sp, #16]
  40c4d0:	ldp	x29, x30, [sp], #48
  40c4d4:	ret
  40c4d8:	stp	x29, x30, [sp, #-32]!
  40c4dc:	stp	x20, x19, [sp, #16]
  40c4e0:	mov	x19, x1
  40c4e4:	mov	x20, x0
  40c4e8:	add	x1, x0, #0x58
  40c4ec:	mov	x0, x19
  40c4f0:	mov	x29, sp
  40c4f4:	bl	40a8b4 <sqrt@plt+0x8b84>
  40c4f8:	add	x1, x20, #0x68
  40c4fc:	mov	x0, x19
  40c500:	bl	40a8b4 <sqrt@plt+0x8b84>
  40c504:	ldp	x20, x19, [sp, #16]
  40c508:	ldp	x29, x30, [sp], #32
  40c50c:	ret
  40c510:	stp	x29, x30, [sp, #-32]!
  40c514:	stp	x20, x19, [sp, #16]
  40c518:	mov	x20, x0
  40c51c:	add	x0, x0, #0x58
  40c520:	mov	x29, sp
  40c524:	mov	x19, x1
  40c528:	bl	40a4f4 <sqrt@plt+0x87c4>
  40c52c:	add	x0, x20, #0x68
  40c530:	mov	x1, x19
  40c534:	bl	40a4f4 <sqrt@plt+0x87c4>
  40c538:	ldp	x20, x19, [sp, #16]
  40c53c:	ldp	x29, x30, [sp], #32
  40c540:	ret
  40c544:	sub	sp, sp, #0x60
  40c548:	stp	x29, x30, [sp, #32]
  40c54c:	str	x23, [sp, #48]
  40c550:	stp	x22, x21, [sp, #64]
  40c554:	stp	x20, x19, [sp, #80]
  40c558:	add	x29, sp, #0x20
  40c55c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c560:	add	x8, x8, #0xf28
  40c564:	ldarb	w8, [x8]
  40c568:	mov	x19, x1
  40c56c:	mov	x20, x0
  40c570:	tbz	w8, #0, 40c6f8 <sqrt@plt+0xa9c8>
  40c574:	ldr	w8, [x20, #232]
  40c578:	add	x9, x20, #0x30
  40c57c:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c580:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c584:	str	w8, [x2]
  40c588:	ldr	x8, [x20]
  40c58c:	add	x22, x22, #0xf18
  40c590:	tst	x8, #0x200
  40c594:	csel	x9, x19, x9, eq  // eq = none
  40c598:	ldr	q0, [x9]
  40c59c:	str	q0, [sp, #16]
  40c5a0:	tbnz	w8, #7, 40c5b8 <sqrt@plt+0xa888>
  40c5a4:	tbz	w8, #8, 40c684 <sqrt@plt+0xa954>
  40c5a8:	ldrb	w8, [x23, #3888]
  40c5ac:	cbz	w8, 40c684 <sqrt@plt+0xa954>
  40c5b0:	ldr	q0, [x22]
  40c5b4:	stur	q0, [x20, #248]
  40c5b8:	mov	w0, #0x20                  	// #32
  40c5bc:	bl	4151ec <_Znwm@@Base>
  40c5c0:	ldr	w2, [x20, #264]
  40c5c4:	ldr	x3, [x20, #240]
  40c5c8:	add	x1, x20, #0xf8
  40c5cc:	mov	x21, x0
  40c5d0:	bl	40aaac <sqrt@plt+0x8d7c>
  40c5d4:	str	xzr, [x20, #240]
  40c5d8:	ldr	x8, [x20, #240]
  40c5dc:	ldr	x9, [x21, #24]
  40c5e0:	str	x8, [x21, #24]
  40c5e4:	str	x21, [x20, #240]
  40c5e8:	mov	x21, x9
  40c5ec:	cbnz	x9, 40c5d8 <sqrt@plt+0xa8a8>
  40c5f0:	ldr	q0, [sp, #16]
  40c5f4:	str	q0, [sp]
  40c5f8:	ldr	x20, [x20, #240]
  40c5fc:	cbnz	x20, 40c614 <sqrt@plt+0xa8e4>
  40c600:	b	40c630 <sqrt@plt+0xa900>
  40c604:	mov	x0, sp
  40c608:	bl	40a4f4 <sqrt@plt+0x87c4>
  40c60c:	ldr	x20, [x20, #24]
  40c610:	cbz	x20, 40c630 <sqrt@plt+0xa900>
  40c614:	mov	x1, x20
  40c618:	ldr	w8, [x1], #8
  40c61c:	cbz	w8, 40c604 <sqrt@plt+0xa8d4>
  40c620:	ldr	q0, [x1]
  40c624:	str	q0, [sp]
  40c628:	ldr	x20, [x20, #24]
  40c62c:	cbnz	x20, 40c614 <sqrt@plt+0xa8e4>
  40c630:	mov	w8, #0x1                   	// #1
  40c634:	mov	x0, sp
  40c638:	add	x1, sp, #0x10
  40c63c:	strb	w8, [x23, #3888]
  40c640:	bl	40a3f0 <sqrt@plt+0x86c0>
  40c644:	mov	w0, #0x78                  	// #120
  40c648:	stp	d0, d1, [x22]
  40c64c:	bl	4151ec <_Znwm@@Base>
  40c650:	add	x1, sp, #0x10
  40c654:	mov	x2, sp
  40c658:	mov	x20, x0
  40c65c:	bl	40c48c <sqrt@plt+0xa75c>
  40c660:	ldr	q0, [sp]
  40c664:	mov	x0, x20
  40c668:	ldr	x23, [sp, #48]
  40c66c:	str	q0, [x19]
  40c670:	ldp	x20, x19, [sp, #80]
  40c674:	ldp	x22, x21, [sp, #64]
  40c678:	ldp	x29, x30, [sp, #32]
  40c67c:	add	sp, sp, #0x60
  40c680:	ret
  40c684:	ldr	w8, [x20, #232]
  40c688:	cmp	w8, #0x3
  40c68c:	b.hi	40c6b4 <sqrt@plt+0xa984>  // b.pmore
  40c690:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40c694:	add	x9, x9, #0x6a4
  40c698:	adr	x10, 40c6a8 <sqrt@plt+0xa978>
  40c69c:	ldrb	w11, [x9, x8]
  40c6a0:	add	x10, x10, x11, lsl #2
  40c6a4:	br	x10
  40c6a8:	ldr	x8, [x20, #152]
  40c6ac:	str	x8, [x20, #248]
  40c6b0:	b	40c5b8 <sqrt@plt+0xa888>
  40c6b4:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40c6b8:	add	x2, x2, #0x82f
  40c6bc:	mov	w1, #0x4a1                 	// #1185
  40c6c0:	mov	w0, wzr
  40c6c4:	bl	40504c <sqrt@plt+0x331c>
  40c6c8:	b	40c5b8 <sqrt@plt+0xa888>
  40c6cc:	ldr	x8, [x20, #160]
  40c6d0:	str	x8, [x20, #256]
  40c6d4:	b	40c5b8 <sqrt@plt+0xa888>
  40c6d8:	ldr	d0, [x20, #152]
  40c6dc:	fneg	d0, d0
  40c6e0:	str	d0, [x20, #248]
  40c6e4:	b	40c5b8 <sqrt@plt+0xa888>
  40c6e8:	ldr	d0, [x20, #160]
  40c6ec:	fneg	d0, d0
  40c6f0:	str	d0, [x20, #256]
  40c6f4:	b	40c5b8 <sqrt@plt+0xa888>
  40c6f8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c6fc:	add	x0, x0, #0xf28
  40c700:	mov	x21, x2
  40c704:	bl	401cc0 <__cxa_guard_acquire@plt>
  40c708:	mov	x2, x21
  40c70c:	cbz	w0, 40c574 <sqrt@plt+0xa844>
  40c710:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c714:	add	x0, x0, #0xf18
  40c718:	bl	40a4a4 <sqrt@plt+0x8774>
  40c71c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  40c720:	add	x0, x0, #0xf28
  40c724:	bl	401a40 <__cxa_guard_release@plt>
  40c728:	mov	x2, x21
  40c72c:	b	40c574 <sqrt@plt+0xa844>
  40c730:	stp	x29, x30, [sp, #-48]!
  40c734:	str	x21, [sp, #16]
  40c738:	stp	x20, x19, [sp, #32]
  40c73c:	mov	x29, sp
  40c740:	mov	x19, x2
  40c744:	mov	x20, x1
  40c748:	mov	x21, x0
  40c74c:	bl	40aeb4 <sqrt@plt+0x9184>
  40c750:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40c754:	add	x8, x8, #0x178
  40c758:	str	x8, [x21]
  40c75c:	strh	wzr, [x21, #88]
  40c760:	ldr	q0, [x20]
  40c764:	stur	q0, [x21, #120]
  40c768:	ldr	q0, [x19]
  40c76c:	stur	q0, [x21, #136]
  40c770:	ldp	x20, x19, [sp, #32]
  40c774:	ldr	x21, [sp, #16]
  40c778:	ldp	x29, x30, [sp], #48
  40c77c:	ret
  40c780:	stp	x29, x30, [sp, #-32]!
  40c784:	stp	x20, x19, [sp, #16]
  40c788:	mov	x20, x0
  40c78c:	add	x0, x0, #0x78
  40c790:	mov	x29, sp
  40c794:	mov	x19, x1
  40c798:	bl	40a4f4 <sqrt@plt+0x87c4>
  40c79c:	add	x0, x20, #0x88
  40c7a0:	mov	x1, x19
  40c7a4:	bl	40a4f4 <sqrt@plt+0x87c4>
  40c7a8:	ldp	x20, x19, [sp, #16]
  40c7ac:	ldp	x29, x30, [sp], #32
  40c7b0:	ret
  40c7b4:	strb	w1, [x0, #88]
  40c7b8:	strb	w2, [x0, #89]
  40c7bc:	ldr	x8, [x3, #16]
  40c7c0:	ldr	q0, [x3]
  40c7c4:	str	x8, [x0, #112]
  40c7c8:	str	q0, [x0, #96]
  40c7cc:	ret
  40c7d0:	stp	x29, x30, [sp, #-48]!
  40c7d4:	str	x21, [sp, #16]
  40c7d8:	stp	x20, x19, [sp, #32]
  40c7dc:	mov	x29, sp
  40c7e0:	mov	w19, w4
  40c7e4:	mov	x20, x3
  40c7e8:	mov	x21, x0
  40c7ec:	bl	40c730 <sqrt@plt+0xaa00>
  40c7f0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40c7f4:	add	x8, x8, #0x268
  40c7f8:	str	x20, [x21, #152]
  40c7fc:	str	x8, [x21]
  40c800:	str	w19, [x21, #160]
  40c804:	ldp	x20, x19, [sp, #32]
  40c808:	ldr	x21, [sp, #16]
  40c80c:	ldp	x29, x30, [sp], #48
  40c810:	ret
  40c814:	sub	sp, sp, #0x80
  40c818:	str	d8, [sp, #48]
  40c81c:	stp	x29, x30, [sp, #64]
  40c820:	stp	x24, x23, [sp, #80]
  40c824:	stp	x22, x21, [sp, #96]
  40c828:	stp	x20, x19, [sp, #112]
  40c82c:	add	x29, sp, #0x30
  40c830:	mov	x19, x0
  40c834:	ldr	w8, [x19, #48]!
  40c838:	cbz	w8, 40cb34 <sqrt@plt+0xae04>
  40c83c:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  40c840:	ldr	x21, [x24, #3744]
  40c844:	mov	x20, x0
  40c848:	bl	40af7c <sqrt@plt+0x924c>
  40c84c:	ldr	x8, [x21]
  40c850:	mov	x2, x0
  40c854:	mov	x0, x21
  40c858:	mov	x1, xzr
  40c85c:	ldr	x8, [x8, #112]
  40c860:	blr	x8
  40c864:	ldur	q0, [x20, #120]
  40c868:	add	x21, x20, #0x78
  40c86c:	stur	q0, [x29, #-16]
  40c870:	ldrb	w8, [x20, #88]
  40c874:	cbz	w8, 40c90c <sqrt@plt+0xabdc>
  40c878:	ldr	x0, [x20, #152]
  40c87c:	mov	x1, x21
  40c880:	bl	40a3f0 <sqrt@plt+0x86c0>
  40c884:	add	x0, sp, #0x10
  40c888:	stp	d0, d1, [sp, #16]
  40c88c:	bl	40a60c <sqrt@plt+0x88dc>
  40c890:	fcmp	d0, #0.0
  40c894:	b.eq	40c948 <sqrt@plt+0xac18>  // b.none
  40c898:	ldr	w8, [x20, #112]
  40c89c:	mov	v8.16b, v0.16b
  40c8a0:	add	x22, x20, #0x60
  40c8a4:	cbz	w8, 40c968 <sqrt@plt+0xac38>
  40c8a8:	ldr	x0, [x24, #3744]
  40c8ac:	ldr	x8, [x0]
  40c8b0:	ldr	x8, [x8, #144]
  40c8b4:	blr	x8
  40c8b8:	cbz	w0, 40c968 <sqrt@plt+0xac38>
  40c8bc:	ldr	d0, [x20, #96]
  40c8c0:	add	x0, sp, #0x10
  40c8c4:	fdiv	d0, d0, d8
  40c8c8:	bl	40a534 <sqrt@plt+0x8804>
  40c8cc:	ldr	x1, [x20, #152]
  40c8d0:	mov	x0, x21
  40c8d4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40c8d8:	mov	x0, x20
  40c8dc:	stp	d0, d1, [sp]
  40c8e0:	bl	40af7c <sqrt@plt+0x924c>
  40c8e4:	mov	x4, x0
  40c8e8:	mov	x1, sp
  40c8ec:	mov	x0, x21
  40c8f0:	mov	x2, x22
  40c8f4:	mov	x3, x19
  40c8f8:	bl	40a624 <sqrt@plt+0x88f4>
  40c8fc:	add	x1, sp, #0x10
  40c900:	mov	x0, x21
  40c904:	bl	40a58c <sqrt@plt+0x885c>
  40c908:	stp	d0, d1, [x29, #-16]
  40c90c:	ldrb	w8, [x20, #89]
  40c910:	cbz	w8, 40cb04 <sqrt@plt+0xadd4>
  40c914:	ldr	w8, [x20, #160]
  40c918:	ldr	x9, [x20, #152]
  40c91c:	sub	w10, w8, #0x2
  40c920:	subs	w8, w8, #0x1
  40c924:	add	x0, x9, w8, sxtw #4
  40c928:	add	x8, x9, w10, sxtw #4
  40c92c:	csel	x1, x8, x21, gt
  40c930:	bl	40a3f0 <sqrt@plt+0x86c0>
  40c934:	add	x0, sp, #0x10
  40c938:	stp	d0, d1, [sp, #16]
  40c93c:	bl	40a60c <sqrt@plt+0x88dc>
  40c940:	fcmp	d0, #0.0
  40c944:	b.ne	40c9dc <sqrt@plt+0xacac>  // b.any
  40c948:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  40c94c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40c950:	add	x1, x1, #0xa58
  40c954:	add	x0, x0, #0x802
  40c958:	mov	x2, x1
  40c95c:	mov	x3, x1
  40c960:	bl	414004 <sqrt@plt+0x122d4>
  40c964:	b	40cb34 <sqrt@plt+0xae04>
  40c968:	ldr	d0, [x20, #64]
  40c96c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40c970:	fmov	d1, x8
  40c974:	add	x0, sp, #0x10
  40c978:	fabs	d0, d0
  40c97c:	fdiv	d0, d0, d8
  40c980:	fdiv	d0, d0, d1
  40c984:	fmov	d1, #2.500000000000000000e-01
  40c988:	fmul	d0, d0, d1
  40c98c:	bl	40a534 <sqrt@plt+0x8804>
  40c990:	add	x1, sp, #0x10
  40c994:	mov	x0, x21
  40c998:	bl	40a58c <sqrt@plt+0x885c>
  40c99c:	stp	d0, d1, [x29, #-16]
  40c9a0:	ldr	x1, [x20, #152]
  40c9a4:	sub	x0, x29, #0x10
  40c9a8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40c9ac:	mov	x0, x20
  40c9b0:	stp	d0, d1, [sp]
  40c9b4:	bl	40af7c <sqrt@plt+0x924c>
  40c9b8:	mov	x4, x0
  40c9bc:	sub	x0, x29, #0x10
  40c9c0:	mov	x1, sp
  40c9c4:	mov	x2, x22
  40c9c8:	mov	x3, x19
  40c9cc:	bl	40a624 <sqrt@plt+0x88f4>
  40c9d0:	ldrb	w8, [x20, #89]
  40c9d4:	cbnz	w8, 40c914 <sqrt@plt+0xabe4>
  40c9d8:	b	40cb04 <sqrt@plt+0xadd4>
  40c9dc:	ldr	w8, [x20, #112]
  40c9e0:	mov	v8.16b, v0.16b
  40c9e4:	add	x22, x20, #0x60
  40c9e8:	cbz	w8, 40ca78 <sqrt@plt+0xad48>
  40c9ec:	ldr	x0, [x24, #3744]
  40c9f0:	ldr	x8, [x0]
  40c9f4:	ldr	x8, [x8, #144]
  40c9f8:	blr	x8
  40c9fc:	cbz	w0, 40ca78 <sqrt@plt+0xad48>
  40ca00:	ldr	d0, [x20, #96]
  40ca04:	add	x0, sp, #0x10
  40ca08:	fdiv	d0, d0, d8
  40ca0c:	bl	40a534 <sqrt@plt+0x8804>
  40ca10:	ldr	w8, [x20, #160]
  40ca14:	ldr	x9, [x20, #152]
  40ca18:	add	x23, x20, #0x88
  40ca1c:	sub	w10, w8, #0x2
  40ca20:	subs	w8, w8, #0x1
  40ca24:	add	x0, x9, w8, sxtw #4
  40ca28:	add	x8, x9, w10, sxtw #4
  40ca2c:	csel	x1, x8, x21, gt
  40ca30:	bl	40a3f0 <sqrt@plt+0x86c0>
  40ca34:	mov	x0, x20
  40ca38:	stp	d0, d1, [sp]
  40ca3c:	bl	40af7c <sqrt@plt+0x924c>
  40ca40:	mov	x4, x0
  40ca44:	mov	x1, sp
  40ca48:	mov	x0, x23
  40ca4c:	mov	x2, x22
  40ca50:	mov	x3, x19
  40ca54:	bl	40a624 <sqrt@plt+0x88f4>
  40ca58:	add	x1, sp, #0x10
  40ca5c:	mov	x0, x23
  40ca60:	bl	40a3f0 <sqrt@plt+0x86c0>
  40ca64:	ldr	x8, [x20, #152]
  40ca68:	ldrsw	x9, [x20, #160]
  40ca6c:	add	x8, x8, x9, lsl #4
  40ca70:	stp	d0, d1, [x8, #-16]
  40ca74:	b	40cb04 <sqrt@plt+0xadd4>
  40ca78:	ldr	d0, [x20, #64]
  40ca7c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40ca80:	fmov	d1, x8
  40ca84:	add	x0, sp, #0x10
  40ca88:	fabs	d0, d0
  40ca8c:	fdiv	d0, d0, d8
  40ca90:	fdiv	d0, d0, d1
  40ca94:	fmov	d1, #2.500000000000000000e-01
  40ca98:	fmul	d0, d0, d1
  40ca9c:	bl	40a534 <sqrt@plt+0x8804>
  40caa0:	add	x0, x20, #0x88
  40caa4:	add	x1, sp, #0x10
  40caa8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40caac:	ldr	x8, [x20, #152]
  40cab0:	ldrsw	x9, [x20, #160]
  40cab4:	add	x8, x8, x9, lsl #4
  40cab8:	stp	d0, d1, [x8, #-16]
  40cabc:	ldr	w8, [x20, #160]
  40cac0:	ldr	x9, [x20, #152]
  40cac4:	sub	w10, w8, #0x2
  40cac8:	subs	w8, w8, #0x1
  40cacc:	add	x23, x9, w8, sxtw #4
  40cad0:	add	x8, x9, w10, sxtw #4
  40cad4:	csel	x1, x8, x21, gt
  40cad8:	mov	x0, x23
  40cadc:	bl	40a3f0 <sqrt@plt+0x86c0>
  40cae0:	mov	x0, x20
  40cae4:	stp	d0, d1, [sp]
  40cae8:	bl	40af7c <sqrt@plt+0x924c>
  40caec:	mov	x4, x0
  40caf0:	mov	x1, sp
  40caf4:	mov	x0, x23
  40caf8:	mov	x2, x22
  40cafc:	mov	x3, x19
  40cb00:	bl	40a624 <sqrt@plt+0x88f4>
  40cb04:	ldr	x0, [x24, #3744]
  40cb08:	ldr	x2, [x20, #152]
  40cb0c:	ldr	w3, [x20, #160]
  40cb10:	sub	x1, x29, #0x10
  40cb14:	ldr	x8, [x0]
  40cb18:	mov	x4, x19
  40cb1c:	ldr	x8, [x8, #48]
  40cb20:	blr	x8
  40cb24:	ldr	x0, [x24, #3744]
  40cb28:	ldr	x8, [x0]
  40cb2c:	ldr	x8, [x8, #120]
  40cb30:	blr	x8
  40cb34:	ldp	x20, x19, [sp, #112]
  40cb38:	ldp	x22, x21, [sp, #96]
  40cb3c:	ldp	x24, x23, [sp, #80]
  40cb40:	ldp	x29, x30, [sp, #64]
  40cb44:	ldr	d8, [sp, #48]
  40cb48:	add	sp, sp, #0x80
  40cb4c:	ret
  40cb50:	stp	x29, x30, [sp, #-48]!
  40cb54:	stp	x20, x19, [sp, #32]
  40cb58:	mov	x19, x1
  40cb5c:	mov	x20, x0
  40cb60:	add	x1, x0, #0x78
  40cb64:	mov	x0, x19
  40cb68:	stp	x22, x21, [sp, #16]
  40cb6c:	mov	x29, sp
  40cb70:	bl	40a8b4 <sqrt@plt+0x8b84>
  40cb74:	ldr	w8, [x20, #160]
  40cb78:	cmp	w8, #0x1
  40cb7c:	b.lt	40cbac <sqrt@plt+0xae7c>  // b.tstop
  40cb80:	mov	x21, xzr
  40cb84:	mov	x22, xzr
  40cb88:	ldr	x8, [x20, #152]
  40cb8c:	mov	x0, x19
  40cb90:	add	x1, x8, x21
  40cb94:	bl	40a8b4 <sqrt@plt+0x8b84>
  40cb98:	ldrsw	x8, [x20, #160]
  40cb9c:	add	x22, x22, #0x1
  40cba0:	add	x21, x21, #0x10
  40cba4:	cmp	x22, x8
  40cba8:	b.lt	40cb88 <sqrt@plt+0xae58>  // b.tstop
  40cbac:	ldp	x20, x19, [sp, #32]
  40cbb0:	ldp	x22, x21, [sp, #16]
  40cbb4:	ldp	x29, x30, [sp], #48
  40cbb8:	ret
  40cbbc:	stp	x29, x30, [sp, #-48]!
  40cbc0:	stp	x22, x21, [sp, #16]
  40cbc4:	stp	x20, x19, [sp, #32]
  40cbc8:	mov	x29, sp
  40cbcc:	mov	x19, x1
  40cbd0:	mov	x20, x0
  40cbd4:	bl	40c780 <sqrt@plt+0xaa50>
  40cbd8:	ldr	w8, [x20, #160]
  40cbdc:	cmp	w8, #0x1
  40cbe0:	b.lt	40cc10 <sqrt@plt+0xaee0>  // b.tstop
  40cbe4:	mov	x21, xzr
  40cbe8:	mov	x22, xzr
  40cbec:	ldr	x8, [x20, #152]
  40cbf0:	mov	x1, x19
  40cbf4:	add	x0, x8, x21
  40cbf8:	bl	40a4f4 <sqrt@plt+0x87c4>
  40cbfc:	ldrsw	x8, [x20, #160]
  40cc00:	add	x22, x22, #0x1
  40cc04:	add	x21, x21, #0x10
  40cc08:	cmp	x22, x8
  40cc0c:	b.lt	40cbec <sqrt@plt+0xaebc>  // b.tstop
  40cc10:	ldp	x20, x19, [sp, #32]
  40cc14:	ldp	x22, x21, [sp, #16]
  40cc18:	ldp	x29, x30, [sp], #48
  40cc1c:	ret
  40cc20:	sub	sp, sp, #0xa0
  40cc24:	stp	x22, x21, [sp, #128]
  40cc28:	add	x21, x0, #0x78
  40cc2c:	stp	x20, x19, [sp, #144]
  40cc30:	mov	x19, x1
  40cc34:	mov	x20, x0
  40cc38:	mov	x0, x1
  40cc3c:	mov	x1, x21
  40cc40:	stp	d9, d8, [sp, #80]
  40cc44:	stp	x29, x30, [sp, #96]
  40cc48:	str	x23, [sp, #112]
  40cc4c:	add	x29, sp, #0x50
  40cc50:	bl	40a8b4 <sqrt@plt+0x8b84>
  40cc54:	add	x1, x20, #0x88
  40cc58:	mov	x0, x19
  40cc5c:	bl	40a8b4 <sqrt@plt+0x8b84>
  40cc60:	ldr	w8, [x20, #160]
  40cc64:	cmp	w8, #0x2
  40cc68:	b.lt	40cd14 <sqrt@plt+0xafe4>  // b.tstop
  40cc6c:	mov	x22, #0xfffffffffffffff0    	// #-16
  40cc70:	mov	w23, #0x1                   	// #1
  40cc74:	fmov	d8, #1.250000000000000000e-01
  40cc78:	fmov	d9, #7.500000000000000000e-01
  40cc7c:	b	40ccfc <sqrt@plt+0xafcc>
  40cc80:	mov	v0.16b, v8.16b
  40cc84:	bl	40a5c0 <sqrt@plt+0x8890>
  40cc88:	stp	d0, d1, [sp, #32]
  40cc8c:	ldr	x8, [x20, #152]
  40cc90:	mov	v0.16b, v9.16b
  40cc94:	add	x8, x8, x22
  40cc98:	add	x0, x8, #0x10
  40cc9c:	bl	40a5c0 <sqrt@plt+0x8890>
  40cca0:	add	x0, sp, #0x20
  40cca4:	add	x1, sp, #0x10
  40cca8:	stp	d0, d1, [sp, #16]
  40ccac:	bl	40a58c <sqrt@plt+0x885c>
  40ccb0:	stp	d0, d1, [x29, #-32]
  40ccb4:	ldr	x8, [x20, #152]
  40ccb8:	mov	v0.16b, v8.16b
  40ccbc:	add	x8, x8, x22
  40ccc0:	add	x0, x8, #0x20
  40ccc4:	bl	40a5c0 <sqrt@plt+0x8890>
  40ccc8:	sub	x0, x29, #0x20
  40cccc:	mov	x1, sp
  40ccd0:	stp	d0, d1, [sp]
  40ccd4:	bl	40a58c <sqrt@plt+0x885c>
  40ccd8:	sub	x1, x29, #0x10
  40ccdc:	mov	x0, x19
  40cce0:	stp	d0, d1, [x29, #-16]
  40cce4:	bl	40a8b4 <sqrt@plt+0x8b84>
  40cce8:	ldrsw	x8, [x20, #160]
  40ccec:	add	x23, x23, #0x1
  40ccf0:	add	x22, x22, #0x10
  40ccf4:	cmp	x23, x8
  40ccf8:	b.ge	40cd14 <sqrt@plt+0xafe4>  // b.tcont
  40ccfc:	cmp	x23, #0x1
  40cd00:	mov	x0, x21
  40cd04:	b.eq	40cc80 <sqrt@plt+0xaf50>  // b.none
  40cd08:	ldr	x8, [x20, #152]
  40cd0c:	add	x0, x8, x22
  40cd10:	b	40cc80 <sqrt@plt+0xaf50>
  40cd14:	ldp	x20, x19, [sp, #144]
  40cd18:	ldp	x22, x21, [sp, #128]
  40cd1c:	ldr	x23, [sp, #112]
  40cd20:	ldp	x29, x30, [sp, #96]
  40cd24:	ldp	d9, d8, [sp, #80]
  40cd28:	add	sp, sp, #0xa0
  40cd2c:	ret
  40cd30:	stp	x29, x30, [sp, #-32]!
  40cd34:	str	x19, [sp, #16]
  40cd38:	mov	x29, sp
  40cd3c:	mov	x19, x0
  40cd40:	bl	40c7d0 <sqrt@plt+0xaaa0>
  40cd44:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40cd48:	add	x8, x8, #0x988
  40cd4c:	str	x8, [x19]
  40cd50:	ldr	x19, [sp, #16]
  40cd54:	ldp	x29, x30, [sp], #32
  40cd58:	ret
  40cd5c:	stp	x29, x30, [sp, #-32]!
  40cd60:	str	x19, [sp, #16]
  40cd64:	mov	x29, sp
  40cd68:	mov	x19, x0
  40cd6c:	bl	40c7d0 <sqrt@plt+0xaaa0>
  40cd70:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40cd74:	add	x8, x8, #0x358
  40cd78:	str	x8, [x19]
  40cd7c:	ldr	x19, [sp, #16]
  40cd80:	ldp	x29, x30, [sp], #32
  40cd84:	ret
  40cd88:	sub	sp, sp, #0x80
  40cd8c:	str	d8, [sp, #48]
  40cd90:	stp	x29, x30, [sp, #64]
  40cd94:	stp	x24, x23, [sp, #80]
  40cd98:	stp	x22, x21, [sp, #96]
  40cd9c:	stp	x20, x19, [sp, #112]
  40cda0:	add	x29, sp, #0x30
  40cda4:	mov	x19, x0
  40cda8:	ldr	w8, [x19, #48]!
  40cdac:	cbz	w8, 40d0d0 <sqrt@plt+0xb3a0>
  40cdb0:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  40cdb4:	ldr	x21, [x24, #3744]
  40cdb8:	mov	x20, x0
  40cdbc:	bl	40af7c <sqrt@plt+0x924c>
  40cdc0:	ldr	x8, [x21]
  40cdc4:	mov	x2, x0
  40cdc8:	mov	x0, x21
  40cdcc:	mov	x1, xzr
  40cdd0:	ldr	x8, [x8, #112]
  40cdd4:	blr	x8
  40cdd8:	ldur	q0, [x20, #120]
  40cddc:	add	x21, x20, #0x78
  40cde0:	stur	q0, [x29, #-16]
  40cde4:	ldrb	w8, [x20, #88]
  40cde8:	cbz	w8, 40ce94 <sqrt@plt+0xb164>
  40cdec:	ldr	x0, [x20, #152]
  40cdf0:	mov	x1, x21
  40cdf4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40cdf8:	add	x0, sp, #0x10
  40cdfc:	stp	d0, d1, [sp, #16]
  40ce00:	bl	40a60c <sqrt@plt+0x88dc>
  40ce04:	fcmp	d0, #0.0
  40ce08:	b.eq	40ced0 <sqrt@plt+0xb1a0>  // b.none
  40ce0c:	ldr	w8, [x20, #112]
  40ce10:	mov	v8.16b, v0.16b
  40ce14:	add	x22, x20, #0x60
  40ce18:	cbz	w8, 40cef0 <sqrt@plt+0xb1c0>
  40ce1c:	ldr	x0, [x24, #3744]
  40ce20:	ldr	x8, [x0]
  40ce24:	ldr	x8, [x8, #144]
  40ce28:	blr	x8
  40ce2c:	cbz	w0, 40cef0 <sqrt@plt+0xb1c0>
  40ce30:	ldr	d0, [x20, #96]
  40ce34:	add	x0, sp, #0x10
  40ce38:	fdiv	d0, d0, d8
  40ce3c:	bl	40a534 <sqrt@plt+0x8804>
  40ce40:	ldr	x1, [x20, #152]
  40ce44:	mov	x0, x21
  40ce48:	bl	40a3f0 <sqrt@plt+0x86c0>
  40ce4c:	mov	x0, x20
  40ce50:	stp	d0, d1, [sp]
  40ce54:	bl	40af7c <sqrt@plt+0x924c>
  40ce58:	mov	x4, x0
  40ce5c:	mov	x1, sp
  40ce60:	mov	x0, x21
  40ce64:	mov	x2, x22
  40ce68:	mov	x3, x19
  40ce6c:	bl	40a624 <sqrt@plt+0x88f4>
  40ce70:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ce74:	ldr	d0, [x8, #1664]
  40ce78:	add	x0, sp, #0x10
  40ce7c:	bl	40a5c0 <sqrt@plt+0x8890>
  40ce80:	mov	x1, sp
  40ce84:	mov	x0, x21
  40ce88:	stp	d0, d1, [sp]
  40ce8c:	bl	40a58c <sqrt@plt+0x885c>
  40ce90:	stp	d0, d1, [x29, #-16]
  40ce94:	ldrb	w8, [x20, #89]
  40ce98:	cbz	w8, 40d0a0 <sqrt@plt+0xb370>
  40ce9c:	ldr	w8, [x20, #160]
  40cea0:	ldr	x9, [x20, #152]
  40cea4:	sub	w10, w8, #0x2
  40cea8:	subs	w8, w8, #0x1
  40ceac:	add	x0, x9, w8, sxtw #4
  40ceb0:	add	x8, x9, w10, sxtw #4
  40ceb4:	csel	x1, x8, x21, gt
  40ceb8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40cebc:	add	x0, sp, #0x10
  40cec0:	stp	d0, d1, [sp, #16]
  40cec4:	bl	40a60c <sqrt@plt+0x88dc>
  40cec8:	fcmp	d0, #0.0
  40cecc:	b.ne	40cf64 <sqrt@plt+0xb234>  // b.any
  40ced0:	adrp	x1, 433000 <stderr@@GLIBC_2.17+0x2648>
  40ced4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ced8:	add	x1, x1, #0xa58
  40cedc:	add	x0, x0, #0x802
  40cee0:	mov	x2, x1
  40cee4:	mov	x3, x1
  40cee8:	bl	414004 <sqrt@plt+0x122d4>
  40ceec:	b	40d0d0 <sqrt@plt+0xb3a0>
  40cef0:	ldr	d0, [x20, #64]
  40cef4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40cef8:	fmov	d1, x8
  40cefc:	add	x0, sp, #0x10
  40cf00:	fabs	d0, d0
  40cf04:	fdiv	d0, d0, d8
  40cf08:	fdiv	d0, d0, d1
  40cf0c:	fmov	d1, #2.500000000000000000e-01
  40cf10:	fmul	d0, d0, d1
  40cf14:	bl	40a534 <sqrt@plt+0x8804>
  40cf18:	add	x1, sp, #0x10
  40cf1c:	mov	x0, x21
  40cf20:	bl	40a58c <sqrt@plt+0x885c>
  40cf24:	stp	d0, d1, [x29, #-16]
  40cf28:	ldr	x1, [x20, #152]
  40cf2c:	sub	x0, x29, #0x10
  40cf30:	bl	40a3f0 <sqrt@plt+0x86c0>
  40cf34:	mov	x0, x20
  40cf38:	stp	d0, d1, [sp]
  40cf3c:	bl	40af7c <sqrt@plt+0x924c>
  40cf40:	mov	x4, x0
  40cf44:	sub	x0, x29, #0x10
  40cf48:	mov	x1, sp
  40cf4c:	mov	x2, x22
  40cf50:	mov	x3, x19
  40cf54:	bl	40a624 <sqrt@plt+0x88f4>
  40cf58:	ldrb	w8, [x20, #89]
  40cf5c:	cbnz	w8, 40ce9c <sqrt@plt+0xb16c>
  40cf60:	b	40d0a0 <sqrt@plt+0xb370>
  40cf64:	ldr	w8, [x20, #112]
  40cf68:	mov	v8.16b, v0.16b
  40cf6c:	add	x22, x20, #0x60
  40cf70:	cbz	w8, 40d014 <sqrt@plt+0xb2e4>
  40cf74:	ldr	x0, [x24, #3744]
  40cf78:	ldr	x8, [x0]
  40cf7c:	ldr	x8, [x8, #144]
  40cf80:	blr	x8
  40cf84:	cbz	w0, 40d014 <sqrt@plt+0xb2e4>
  40cf88:	ldr	d0, [x20, #96]
  40cf8c:	add	x0, sp, #0x10
  40cf90:	fdiv	d0, d0, d8
  40cf94:	bl	40a534 <sqrt@plt+0x8804>
  40cf98:	ldr	w8, [x20, #160]
  40cf9c:	ldr	x9, [x20, #152]
  40cfa0:	add	x23, x20, #0x88
  40cfa4:	sub	w10, w8, #0x2
  40cfa8:	subs	w8, w8, #0x1
  40cfac:	add	x0, x9, w8, sxtw #4
  40cfb0:	add	x8, x9, w10, sxtw #4
  40cfb4:	csel	x1, x8, x21, gt
  40cfb8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40cfbc:	mov	x0, x20
  40cfc0:	stp	d0, d1, [sp]
  40cfc4:	bl	40af7c <sqrt@plt+0x924c>
  40cfc8:	mov	x4, x0
  40cfcc:	mov	x1, sp
  40cfd0:	mov	x0, x23
  40cfd4:	mov	x2, x22
  40cfd8:	mov	x3, x19
  40cfdc:	bl	40a624 <sqrt@plt+0x88f4>
  40cfe0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40cfe4:	ldr	d0, [x8, #1664]
  40cfe8:	add	x0, sp, #0x10
  40cfec:	bl	40a5c0 <sqrt@plt+0x8890>
  40cff0:	mov	x1, sp
  40cff4:	mov	x0, x23
  40cff8:	stp	d0, d1, [sp]
  40cffc:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d000:	ldr	x8, [x20, #152]
  40d004:	ldrsw	x9, [x20, #160]
  40d008:	add	x8, x8, x9, lsl #4
  40d00c:	stp	d0, d1, [x8, #-16]
  40d010:	b	40d0a0 <sqrt@plt+0xb370>
  40d014:	ldr	d0, [x20, #64]
  40d018:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40d01c:	fmov	d1, x8
  40d020:	add	x0, sp, #0x10
  40d024:	fabs	d0, d0
  40d028:	fdiv	d0, d0, d8
  40d02c:	fdiv	d0, d0, d1
  40d030:	fmov	d1, #2.500000000000000000e-01
  40d034:	fmul	d0, d0, d1
  40d038:	bl	40a534 <sqrt@plt+0x8804>
  40d03c:	add	x0, x20, #0x88
  40d040:	add	x1, sp, #0x10
  40d044:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d048:	ldr	x8, [x20, #152]
  40d04c:	ldrsw	x9, [x20, #160]
  40d050:	add	x8, x8, x9, lsl #4
  40d054:	stp	d0, d1, [x8, #-16]
  40d058:	ldr	w8, [x20, #160]
  40d05c:	ldr	x9, [x20, #152]
  40d060:	sub	w10, w8, #0x2
  40d064:	subs	w8, w8, #0x1
  40d068:	add	x23, x9, w8, sxtw #4
  40d06c:	add	x8, x9, w10, sxtw #4
  40d070:	csel	x1, x8, x21, gt
  40d074:	mov	x0, x23
  40d078:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d07c:	mov	x0, x20
  40d080:	stp	d0, d1, [sp]
  40d084:	bl	40af7c <sqrt@plt+0x924c>
  40d088:	mov	x4, x0
  40d08c:	mov	x1, sp
  40d090:	mov	x0, x23
  40d094:	mov	x2, x22
  40d098:	mov	x3, x19
  40d09c:	bl	40a624 <sqrt@plt+0x88f4>
  40d0a0:	ldr	x0, [x24, #3744]
  40d0a4:	ldr	x2, [x20, #152]
  40d0a8:	ldr	w3, [x20, #160]
  40d0ac:	sub	x1, x29, #0x10
  40d0b0:	ldr	x8, [x0]
  40d0b4:	mov	x4, x19
  40d0b8:	ldr	x8, [x8, #64]
  40d0bc:	blr	x8
  40d0c0:	ldr	x0, [x24, #3744]
  40d0c4:	ldr	x8, [x0]
  40d0c8:	ldr	x8, [x8, #120]
  40d0cc:	blr	x8
  40d0d0:	ldp	x20, x19, [sp, #112]
  40d0d4:	ldp	x22, x21, [sp, #96]
  40d0d8:	ldp	x24, x23, [sp, #80]
  40d0dc:	ldp	x29, x30, [sp, #64]
  40d0e0:	ldr	d8, [sp, #48]
  40d0e4:	add	sp, sp, #0x80
  40d0e8:	ret
  40d0ec:	stp	x29, x30, [sp, #-32]!
  40d0f0:	str	x19, [sp, #16]
  40d0f4:	mov	x29, sp
  40d0f8:	mov	x19, x0
  40d0fc:	bl	40e764 <sqrt@plt+0xca34>
  40d100:	mov	x0, x19
  40d104:	bl	415270 <_ZdlPv@@Base>
  40d108:	ldr	x19, [sp, #16]
  40d10c:	ldp	x29, x30, [sp], #32
  40d110:	ret
  40d114:	sub	sp, sp, #0x170
  40d118:	str	d8, [sp, #288]
  40d11c:	stp	x29, x30, [sp, #296]
  40d120:	str	x28, [sp, #312]
  40d124:	stp	x24, x23, [sp, #320]
  40d128:	stp	x22, x21, [sp, #336]
  40d12c:	stp	x20, x19, [sp, #352]
  40d130:	add	x29, sp, #0x120
  40d134:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d138:	add	x8, x8, #0xf48
  40d13c:	ldarb	w8, [x8]
  40d140:	mov	x21, x2
  40d144:	mov	x19, x1
  40d148:	mov	x20, x0
  40d14c:	tbz	w8, #0, 40d590 <sqrt@plt+0xb860>
  40d150:	ldr	w8, [x20, #232]
  40d154:	sub	x0, x29, #0x10
  40d158:	str	w8, [x21]
  40d15c:	bl	40a4a4 <sqrt@plt+0x8774>
  40d160:	ldr	x8, [x20]
  40d164:	mvn	w9, w8
  40d168:	tst	x8, #0x200
  40d16c:	and	x9, x9, #0xc00
  40d170:	ccmp	x9, #0x0, #0x4, ne  // ne = any
  40d174:	add	x9, x20, #0x30
  40d178:	csel	x9, x19, x9, eq  // eq = none
  40d17c:	ldr	q0, [x9]
  40d180:	stur	q0, [x29, #-16]
  40d184:	tbnz	w8, #7, 40d230 <sqrt@plt+0xb500>
  40d188:	tbz	w8, #8, 40d1c0 <sqrt@plt+0xb490>
  40d18c:	ldr	w8, [x20, #8]
  40d190:	and	w8, w8, #0xfffffffe
  40d194:	cmp	w8, #0x6
  40d198:	b.ne	40d1c0 <sqrt@plt+0xb490>  // b.any
  40d19c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d1a0:	ldrb	w8, [x8, #3920]
  40d1a4:	cmp	w8, #0x1
  40d1a8:	b.ne	40d1c0 <sqrt@plt+0xb490>  // b.any
  40d1ac:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d1b0:	add	x8, x8, #0xf38
  40d1b4:	ldr	q0, [x8]
  40d1b8:	stur	q0, [x20, #248]
  40d1bc:	b	40d230 <sqrt@plt+0xb500>
  40d1c0:	ldr	w8, [x20, #232]
  40d1c4:	cmp	w8, #0x3
  40d1c8:	b.hi	40d1f0 <sqrt@plt+0xb4c0>  // b.pmore
  40d1cc:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40d1d0:	add	x9, x9, #0x6a8
  40d1d4:	adr	x10, 40d1e4 <sqrt@plt+0xb4b4>
  40d1d8:	ldrb	w11, [x9, x8]
  40d1dc:	add	x10, x10, x11, lsl #2
  40d1e0:	br	x10
  40d1e4:	ldr	x8, [x20, #152]
  40d1e8:	str	x8, [x20, #248]
  40d1ec:	b	40d230 <sqrt@plt+0xb500>
  40d1f0:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40d1f4:	add	x2, x2, #0x82f
  40d1f8:	mov	w1, #0x5c9                 	// #1481
  40d1fc:	mov	w0, wzr
  40d200:	bl	40504c <sqrt@plt+0x331c>
  40d204:	b	40d230 <sqrt@plt+0xb500>
  40d208:	ldr	x8, [x20, #160]
  40d20c:	str	x8, [x20, #256]
  40d210:	b	40d230 <sqrt@plt+0xb500>
  40d214:	ldr	d0, [x20, #152]
  40d218:	fneg	d0, d0
  40d21c:	str	d0, [x20, #248]
  40d220:	b	40d230 <sqrt@plt+0xb500>
  40d224:	ldr	d0, [x20, #160]
  40d228:	fneg	d0, d0
  40d22c:	str	d0, [x20, #256]
  40d230:	mov	w0, #0x20                  	// #32
  40d234:	bl	4151ec <_Znwm@@Base>
  40d238:	ldr	w2, [x20, #264]
  40d23c:	ldr	x3, [x20, #240]
  40d240:	add	x1, x20, #0xf8
  40d244:	mov	x21, x0
  40d248:	bl	40aaac <sqrt@plt+0x8d7c>
  40d24c:	str	xzr, [x20, #240]
  40d250:	ldr	x8, [x20, #240]
  40d254:	ldr	x9, [x21, #24]
  40d258:	str	x8, [x21, #24]
  40d25c:	str	x21, [x20, #240]
  40d260:	mov	x21, x9
  40d264:	cbnz	x9, 40d250 <sqrt@plt+0xb520>
  40d268:	ldur	q0, [x29, #-16]
  40d26c:	stur	q0, [x29, #-32]
  40d270:	ldr	x23, [x20, #240]
  40d274:	cbz	x23, 40d2c0 <sqrt@plt+0xb590>
  40d278:	mov	w21, wzr
  40d27c:	mov	w24, #0x1                   	// #1
  40d280:	b	40d2a8 <sqrt@plt+0xb578>
  40d284:	sub	x0, x29, #0x20
  40d288:	mov	x1, x22
  40d28c:	bl	40a4f4 <sqrt@plt+0x87c4>
  40d290:	ldur	q0, [x29, #-32]
  40d294:	str	q0, [x22]
  40d298:	str	w24, [x23]
  40d29c:	ldr	x23, [x23, #24]
  40d2a0:	add	w21, w21, #0x1
  40d2a4:	cbz	x23, 40d2c4 <sqrt@plt+0xb594>
  40d2a8:	mov	x22, x23
  40d2ac:	ldr	w8, [x22], #8
  40d2b0:	cbz	w8, 40d284 <sqrt@plt+0xb554>
  40d2b4:	ldr	q0, [x22]
  40d2b8:	stur	q0, [x29, #-32]
  40d2bc:	b	40d29c <sqrt@plt+0xb56c>
  40d2c0:	mov	w21, wzr
  40d2c4:	ldr	w8, [x20]
  40d2c8:	mvn	w8, w8
  40d2cc:	tst	x8, #0xc00
  40d2d0:	b.ne	40d364 <sqrt@plt+0xb634>  // b.any
  40d2d4:	add	x0, sp, #0x58
  40d2d8:	sub	x1, x29, #0x10
  40d2dc:	sub	x2, x29, #0x20
  40d2e0:	mov	x3, xzr
  40d2e4:	mov	w4, wzr
  40d2e8:	add	x22, sp, #0x58
  40d2ec:	bl	40c7d0 <sqrt@plt+0xaaa0>
  40d2f0:	ldr	q0, [x20, #80]
  40d2f4:	str	x22, [sp, #16]
  40d2f8:	str	q0, [sp, #64]
  40d2fc:	ldr	x0, [x20, #112]
  40d300:	add	x1, sp, #0x10
  40d304:	add	x2, sp, #0x28
  40d308:	bl	40ba04 <sqrt@plt+0x9cd4>
  40d30c:	cbz	w0, 40d580 <sqrt@plt+0xb850>
  40d310:	mov	x0, sp
  40d314:	add	x1, sp, #0x28
  40d318:	bl	40a458 <sqrt@plt+0x8728>
  40d31c:	add	x0, sp, #0x40
  40d320:	mov	x1, sp
  40d324:	bl	40a514 <sqrt@plt+0x87e4>
  40d328:	ldr	x22, [x20, #240]
  40d32c:	cbz	x22, 40d344 <sqrt@plt+0xb614>
  40d330:	add	x0, x22, #0x8
  40d334:	add	x1, sp, #0x40
  40d338:	bl	40a4f4 <sqrt@plt+0x87c4>
  40d33c:	ldr	x22, [x22, #24]
  40d340:	cbnz	x22, 40d330 <sqrt@plt+0xb600>
  40d344:	sub	x0, x29, #0x10
  40d348:	add	x1, sp, #0x40
  40d34c:	bl	40a4f4 <sqrt@plt+0x87c4>
  40d350:	sub	x0, x29, #0x20
  40d354:	add	x1, sp, #0x40
  40d358:	bl	40a4f4 <sqrt@plt+0x87c4>
  40d35c:	add	x0, sp, #0x58
  40d360:	bl	40e764 <sqrt@plt+0xca34>
  40d364:	mov	w8, w21
  40d368:	lsl	x23, x8, #4
  40d36c:	mov	x0, x23
  40d370:	bl	4018d0 <_Znam@plt>
  40d374:	mov	x22, x0
  40d378:	cbz	w21, 40d394 <sqrt@plt+0xb664>
  40d37c:	mov	x24, x22
  40d380:	mov	x0, x24
  40d384:	bl	40a4a4 <sqrt@plt+0x8774>
  40d388:	subs	x23, x23, #0x10
  40d38c:	add	x24, x24, #0x10
  40d390:	b.ne	40d380 <sqrt@plt+0xb650>  // b.any
  40d394:	ldr	x8, [x20, #240]
  40d398:	cbz	x8, 40d3b0 <sqrt@plt+0xb680>
  40d39c:	mov	x9, x22
  40d3a0:	ldur	q0, [x8, #8]
  40d3a4:	str	q0, [x9], #16
  40d3a8:	ldr	x8, [x8, #24]
  40d3ac:	cbnz	x8, 40d3a0 <sqrt@plt+0xb670>
  40d3b0:	ldrb	w8, [x20, #2]
  40d3b4:	tbz	w8, #1, 40d3dc <sqrt@plt+0xb6ac>
  40d3b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40d3bc:	add	x1, x20, #0xa8
  40d3c0:	add	x0, x0, #0x926
  40d3c4:	bl	404b34 <sqrt@plt+0x2e04>
  40d3c8:	ldr	x8, [x20, #168]
  40d3cc:	ldr	x9, [x20]
  40d3d0:	str	x8, [x20, #176]
  40d3d4:	orr	x8, x9, #0x10000
  40d3d8:	str	x8, [x20]
  40d3dc:	ldrb	w8, [x20, #2]
  40d3e0:	tbz	w8, #0, 40d490 <sqrt@plt+0xb760>
  40d3e4:	add	x0, sp, #0x58
  40d3e8:	bl	40a4a4 <sqrt@plt+0x8774>
  40d3ec:	add	x0, sp, #0x28
  40d3f0:	bl	40a4a4 <sqrt@plt+0x8774>
  40d3f4:	ldr	d0, [x20, #168]
  40d3f8:	fcmp	d0, #0.0
  40d3fc:	b.eq	40d428 <sqrt@plt+0xb6f8>  // b.none
  40d400:	sub	x1, x29, #0x10
  40d404:	mov	x0, x22
  40d408:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d40c:	stp	d0, d1, [sp, #88]
  40d410:	ldr	d8, [x20, #168]
  40d414:	add	x0, sp, #0x58
  40d418:	bl	40a60c <sqrt@plt+0x88dc>
  40d41c:	fdiv	d0, d8, d0
  40d420:	add	x0, sp, #0x58
  40d424:	bl	40a534 <sqrt@plt+0x8804>
  40d428:	ldr	d0, [x20, #176]
  40d42c:	add	x23, x22, w21, sxtw #4
  40d430:	fcmp	d0, #0.0
  40d434:	b.eq	40d46c <sqrt@plt+0xb73c>  // b.none
  40d438:	sub	x8, x23, #0x20
  40d43c:	cmp	w21, #0x1
  40d440:	sub	x9, x29, #0x10
  40d444:	sub	x0, x23, #0x10
  40d448:	csel	x1, x8, x9, hi  // hi = pmore
  40d44c:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d450:	stp	d0, d1, [sp, #40]
  40d454:	ldr	d8, [x20, #176]
  40d458:	add	x0, sp, #0x28
  40d45c:	bl	40a60c <sqrt@plt+0x88dc>
  40d460:	fdiv	d0, d8, d0
  40d464:	add	x0, sp, #0x28
  40d468:	bl	40a534 <sqrt@plt+0x8804>
  40d46c:	sub	x0, x29, #0x10
  40d470:	add	x1, sp, #0x58
  40d474:	bl	40a4f4 <sqrt@plt+0x87c4>
  40d478:	sub	x0, x23, #0x10
  40d47c:	add	x1, sp, #0x28
  40d480:	bl	40a514 <sqrt@plt+0x87e4>
  40d484:	sub	x0, x29, #0x20
  40d488:	add	x1, sp, #0x28
  40d48c:	bl	40a514 <sqrt@plt+0x87e4>
  40d490:	ldr	w8, [x20, #8]
  40d494:	cmp	w8, #0x7
  40d498:	b.eq	40d4d0 <sqrt@plt+0xb7a0>  // b.none
  40d49c:	cmp	w8, #0x6
  40d4a0:	b.eq	40d4f4 <sqrt@plt+0xb7c4>  // b.none
  40d4a4:	cmp	w8, #0x5
  40d4a8:	b.ne	40d518 <sqrt@plt+0xb7e8>  // b.any
  40d4ac:	mov	w0, #0xa8                  	// #168
  40d4b0:	bl	4151ec <_Znwm@@Base>
  40d4b4:	sub	x1, x29, #0x10
  40d4b8:	sub	x2, x29, #0x20
  40d4bc:	mov	x3, x22
  40d4c0:	mov	w4, w21
  40d4c4:	mov	x20, x0
  40d4c8:	bl	40cd5c <sqrt@plt+0xb02c>
  40d4cc:	b	40d530 <sqrt@plt+0xb800>
  40d4d0:	mov	w0, #0xa8                  	// #168
  40d4d4:	bl	4151ec <_Znwm@@Base>
  40d4d8:	sub	x1, x29, #0x10
  40d4dc:	sub	x2, x29, #0x20
  40d4e0:	mov	x3, x22
  40d4e4:	mov	w4, w21
  40d4e8:	mov	x20, x0
  40d4ec:	bl	40cd30 <sqrt@plt+0xb000>
  40d4f0:	b	40d530 <sqrt@plt+0xb800>
  40d4f4:	mov	w0, #0xa8                  	// #168
  40d4f8:	bl	4151ec <_Znwm@@Base>
  40d4fc:	sub	x1, x29, #0x10
  40d500:	sub	x2, x29, #0x20
  40d504:	mov	x3, x22
  40d508:	mov	w4, w21
  40d50c:	mov	x20, x0
  40d510:	bl	40c7d0 <sqrt@plt+0xaaa0>
  40d514:	b	40d530 <sqrt@plt+0xb800>
  40d518:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40d51c:	add	x2, x2, #0x82f
  40d520:	mov	w1, #0x616                 	// #1558
  40d524:	mov	w0, wzr
  40d528:	bl	40504c <sqrt@plt+0x331c>
  40d52c:	mov	x20, xzr
  40d530:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d534:	mov	w9, #0x1                   	// #1
  40d538:	sub	x0, x29, #0x20
  40d53c:	sub	x1, x29, #0x10
  40d540:	strb	w9, [x8, #3920]
  40d544:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d548:	ldur	q2, [x29, #-32]
  40d54c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d550:	add	x8, x8, #0xf38
  40d554:	stp	d0, d1, [x8]
  40d558:	str	q2, [x19]
  40d55c:	mov	x0, x20
  40d560:	ldp	x20, x19, [sp, #352]
  40d564:	ldp	x22, x21, [sp, #336]
  40d568:	ldp	x24, x23, [sp, #320]
  40d56c:	ldr	x28, [sp, #312]
  40d570:	ldp	x29, x30, [sp, #296]
  40d574:	ldr	d8, [sp, #288]
  40d578:	add	sp, sp, #0x170
  40d57c:	ret
  40d580:	add	x0, sp, #0x58
  40d584:	bl	40e764 <sqrt@plt+0xca34>
  40d588:	mov	x20, xzr
  40d58c:	b	40d55c <sqrt@plt+0xb82c>
  40d590:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d594:	add	x0, x0, #0xf48
  40d598:	bl	401cc0 <__cxa_guard_acquire@plt>
  40d59c:	cbz	w0, 40d150 <sqrt@plt+0xb420>
  40d5a0:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d5a4:	add	x0, x0, #0xf38
  40d5a8:	bl	40a4a4 <sqrt@plt+0x8774>
  40d5ac:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  40d5b0:	add	x0, x0, #0xf48
  40d5b4:	bl	401a40 <__cxa_guard_release@plt>
  40d5b8:	b	40d150 <sqrt@plt+0xb420>
  40d5bc:	b	40d5c0 <sqrt@plt+0xb890>
  40d5c0:	mov	x19, x0
  40d5c4:	add	x0, sp, #0x58
  40d5c8:	bl	40e764 <sqrt@plt+0xca34>
  40d5cc:	mov	x0, x19
  40d5d0:	bl	401cb0 <_Unwind_Resume@plt>
  40d5d4:	sub	sp, sp, #0x40
  40d5d8:	stp	x29, x30, [sp, #16]
  40d5dc:	stp	x22, x21, [sp, #32]
  40d5e0:	stp	x20, x19, [sp, #48]
  40d5e4:	add	x29, sp, #0x10
  40d5e8:	mov	x21, x2
  40d5ec:	mov	w22, w1
  40d5f0:	mov	x1, x2
  40d5f4:	mov	x2, x3
  40d5f8:	mov	x20, x4
  40d5fc:	mov	x19, x0
  40d600:	bl	40c730 <sqrt@plt+0xaa00>
  40d604:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40d608:	add	x8, x8, #0x448
  40d60c:	str	x8, [x19]
  40d610:	str	w22, [x19, #152]
  40d614:	ldr	q0, [x20]
  40d618:	mov	x0, x20
  40d61c:	mov	x1, x21
  40d620:	str	q0, [x19, #160]
  40d624:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d628:	stp	d0, d1, [sp]
  40d62c:	mov	x0, sp
  40d630:	bl	40a60c <sqrt@plt+0x88dc>
  40d634:	str	d0, [x19, #176]
  40d638:	ldp	x20, x19, [sp, #48]
  40d63c:	ldp	x22, x21, [sp, #32]
  40d640:	ldp	x29, x30, [sp, #16]
  40d644:	add	sp, sp, #0x40
  40d648:	ret
  40d64c:	mov	x20, x0
  40d650:	mov	x0, x19
  40d654:	bl	40e704 <sqrt@plt+0xc9d4>
  40d658:	mov	x0, x20
  40d65c:	bl	401cb0 <_Unwind_Resume@plt>
  40d660:	stp	x29, x30, [sp, #-32]!
  40d664:	stp	x20, x19, [sp, #16]
  40d668:	mov	x29, sp
  40d66c:	mov	x19, x1
  40d670:	mov	x20, x0
  40d674:	bl	40c780 <sqrt@plt+0xaa50>
  40d678:	add	x0, x20, #0xa0
  40d67c:	mov	x1, x19
  40d680:	bl	40a4f4 <sqrt@plt+0x87c4>
  40d684:	ldp	x20, x19, [sp, #16]
  40d688:	ldp	x29, x30, [sp], #32
  40d68c:	ret
  40d690:	ldp	d1, d2, [x0, #168]
  40d694:	ldr	d0, [x0, #160]
  40d698:	fadd	d1, d1, d2
  40d69c:	ret
  40d6a0:	ldp	d1, d2, [x0, #168]
  40d6a4:	ldr	d0, [x0, #160]
  40d6a8:	fsub	d1, d1, d2
  40d6ac:	ret
  40d6b0:	ldp	d1, d0, [x0, #168]
  40d6b4:	ldr	d2, [x0, #160]
  40d6b8:	fadd	d0, d2, d0
  40d6bc:	ret
  40d6c0:	ldp	d1, d0, [x0, #168]
  40d6c4:	ldr	d2, [x0, #160]
  40d6c8:	fsub	d0, d2, d0
  40d6cc:	ret
  40d6d0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40d6d4:	ldp	d3, d0, [x0, #168]
  40d6d8:	ldr	d1, [x8, #1672]
  40d6dc:	ldr	d2, [x0, #160]
  40d6e0:	fdiv	d1, d0, d1
  40d6e4:	fadd	d0, d2, d1
  40d6e8:	fadd	d1, d3, d1
  40d6ec:	ret
  40d6f0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40d6f4:	ldp	d3, d0, [x0, #168]
  40d6f8:	ldr	d1, [x8, #1672]
  40d6fc:	ldr	d2, [x0, #160]
  40d700:	fdiv	d1, d0, d1
  40d704:	fsub	d0, d2, d1
  40d708:	fadd	d1, d3, d1
  40d70c:	ret
  40d710:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40d714:	ldp	d3, d0, [x0, #168]
  40d718:	ldr	d1, [x8, #1672]
  40d71c:	ldr	d2, [x0, #160]
  40d720:	fdiv	d1, d0, d1
  40d724:	fadd	d0, d2, d1
  40d728:	fsub	d1, d3, d1
  40d72c:	ret
  40d730:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40d734:	ldp	d3, d0, [x0, #168]
  40d738:	ldr	d1, [x8, #1672]
  40d73c:	ldr	d2, [x0, #160]
  40d740:	fdiv	d1, d0, d1
  40d744:	fsub	d0, d2, d1
  40d748:	fsub	d1, d3, d1
  40d74c:	ret
  40d750:	sub	sp, sp, #0xb0
  40d754:	stp	d11, d10, [sp, #80]
  40d758:	stp	d9, d8, [sp, #96]
  40d75c:	stp	x29, x30, [sp, #112]
  40d760:	stp	x24, x23, [sp, #128]
  40d764:	stp	x22, x21, [sp, #144]
  40d768:	stp	x20, x19, [sp, #160]
  40d76c:	add	x29, sp, #0x50
  40d770:	mov	x19, x0
  40d774:	ldr	w8, [x19, #48]!
  40d778:	cbz	w8, 40dc30 <sqrt@plt+0xbf00>
  40d77c:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  40d780:	ldr	x21, [x24, #3744]
  40d784:	mov	x20, x0
  40d788:	bl	40af7c <sqrt@plt+0x924c>
  40d78c:	ldr	x8, [x21]
  40d790:	mov	x2, x0
  40d794:	mov	x0, x21
  40d798:	mov	x1, xzr
  40d79c:	ldr	x8, [x8, #112]
  40d7a0:	blr	x8
  40d7a4:	sub	x0, x29, #0x10
  40d7a8:	bl	40a4a4 <sqrt@plt+0x8774>
  40d7ac:	sub	x0, x29, #0x20
  40d7b0:	bl	40a4a4 <sqrt@plt+0x8774>
  40d7b4:	add	x0, sp, #0x20
  40d7b8:	bl	40a4a4 <sqrt@plt+0x8774>
  40d7bc:	ldr	w8, [x20, #152]
  40d7c0:	cbz	w8, 40d7d0 <sqrt@plt+0xbaa0>
  40d7c4:	ldur	q0, [x20, #136]
  40d7c8:	add	x9, x20, #0x78
  40d7cc:	b	40d7d8 <sqrt@plt+0xbaa8>
  40d7d0:	ldur	q0, [x20, #120]
  40d7d4:	add	x9, x20, #0x88
  40d7d8:	stur	q0, [x29, #-16]
  40d7dc:	ldr	q0, [x9]
  40d7e0:	stur	q0, [x29, #-32]
  40d7e4:	ldrb	w9, [x20, #88]
  40d7e8:	cbz	w9, 40d9f0 <sqrt@plt+0xbcc0>
  40d7ec:	mov	x21, x20
  40d7f0:	ldr	d0, [x21, #96]!
  40d7f4:	cmp	w8, #0x0
  40d7f8:	ldr	d1, [x21, #80]
  40d7fc:	add	x23, x21, #0x18
  40d800:	add	x22, x21, #0x40
  40d804:	mov	x0, x23
  40d808:	fdiv	d0, d0, d1
  40d80c:	fneg	d1, d0
  40d810:	mov	x1, x22
  40d814:	fcsel	d8, d0, d1, eq  // eq = none
  40d818:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d81c:	mov	v9.16b, v0.16b
  40d820:	stp	d0, d1, [sp, #32]
  40d824:	mov	v0.16b, v8.16b
  40d828:	bl	401910 <cos@plt>
  40d82c:	ldr	d10, [sp, #40]
  40d830:	fmul	d9, d9, d0
  40d834:	mov	v0.16b, v8.16b
  40d838:	bl	401bd0 <sin@plt>
  40d83c:	ldr	d11, [sp, #32]
  40d840:	fmul	d0, d10, d0
  40d844:	fsub	d9, d9, d0
  40d848:	mov	v0.16b, v8.16b
  40d84c:	bl	401bd0 <sin@plt>
  40d850:	ldr	d10, [sp, #40]
  40d854:	fmul	d11, d11, d0
  40d858:	mov	v0.16b, v8.16b
  40d85c:	bl	401910 <cos@plt>
  40d860:	fmul	d0, d10, d0
  40d864:	fadd	d1, d11, d0
  40d868:	add	x0, sp, #0x10
  40d86c:	mov	v0.16b, v9.16b
  40d870:	bl	40a4ac <sqrt@plt+0x877c>
  40d874:	add	x0, sp, #0x10
  40d878:	mov	x1, x22
  40d87c:	bl	40a58c <sqrt@plt+0x885c>
  40d880:	stp	d0, d1, [sp, #32]
  40d884:	ldr	w8, [x21, #56]
  40d888:	ldr	q0, [sp, #32]
  40d88c:	sub	x9, x29, #0x20
  40d890:	cmp	w8, #0x0
  40d894:	sub	x8, x29, #0x10
  40d898:	csel	x8, x8, x9, eq  // eq = none
  40d89c:	str	q0, [x8]
  40d8a0:	ldr	w8, [x21, #16]
  40d8a4:	cbz	w8, 40d8f0 <sqrt@plt+0xbbc0>
  40d8a8:	ldr	x0, [x24, #3744]
  40d8ac:	ldr	x8, [x0]
  40d8b0:	ldr	x8, [x8, #144]
  40d8b4:	blr	x8
  40d8b8:	cbz	w0, 40d8f0 <sqrt@plt+0xbbc0>
  40d8bc:	add	x1, sp, #0x20
  40d8c0:	mov	x0, x23
  40d8c4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d8c8:	mov	x0, x20
  40d8cc:	stp	d0, d1, [sp, #16]
  40d8d0:	bl	40af7c <sqrt@plt+0x924c>
  40d8d4:	mov	x4, x0
  40d8d8:	add	x1, sp, #0x10
  40d8dc:	mov	x0, x23
  40d8e0:	mov	x2, x21
  40d8e4:	mov	x3, x19
  40d8e8:	bl	40a624 <sqrt@plt+0x88f4>
  40d8ec:	b	40d9f0 <sqrt@plt+0xbcc0>
  40d8f0:	ldr	q0, [sp, #32]
  40d8f4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40d8f8:	fmov	d2, x8
  40d8fc:	fmov	d1, #2.500000000000000000e-01
  40d900:	str	q0, [sp, #16]
  40d904:	ldr	d0, [x20, #64]
  40d908:	ldr	d3, [x20, #176]
  40d90c:	ldr	w8, [x20, #152]
  40d910:	mov	x0, x23
  40d914:	fabs	d0, d0
  40d918:	fdiv	d0, d0, d2
  40d91c:	fmul	d0, d0, d1
  40d920:	fdiv	d0, d0, d3
  40d924:	fneg	d1, d0
  40d928:	cmp	w8, #0x0
  40d92c:	mov	x1, x22
  40d930:	fcsel	d8, d0, d1, eq  // eq = none
  40d934:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d938:	mov	v9.16b, v0.16b
  40d93c:	stp	d0, d1, [sp, #32]
  40d940:	mov	v0.16b, v8.16b
  40d944:	bl	401910 <cos@plt>
  40d948:	ldr	d10, [sp, #40]
  40d94c:	fmul	d9, d9, d0
  40d950:	mov	v0.16b, v8.16b
  40d954:	bl	401bd0 <sin@plt>
  40d958:	ldr	d11, [sp, #32]
  40d95c:	fmul	d0, d10, d0
  40d960:	fsub	d9, d9, d0
  40d964:	mov	v0.16b, v8.16b
  40d968:	bl	401bd0 <sin@plt>
  40d96c:	ldr	d10, [sp, #40]
  40d970:	fmul	d11, d11, d0
  40d974:	mov	v0.16b, v8.16b
  40d978:	bl	401910 <cos@plt>
  40d97c:	fmul	d0, d10, d0
  40d980:	fadd	d1, d11, d0
  40d984:	mov	x0, sp
  40d988:	mov	v0.16b, v9.16b
  40d98c:	bl	40a4ac <sqrt@plt+0x877c>
  40d990:	mov	x0, sp
  40d994:	mov	x1, x22
  40d998:	bl	40a58c <sqrt@plt+0x885c>
  40d99c:	add	x0, sp, #0x20
  40d9a0:	add	x1, sp, #0x10
  40d9a4:	stp	d0, d1, [sp, #32]
  40d9a8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40d9ac:	mov	x0, x20
  40d9b0:	stp	d0, d1, [sp]
  40d9b4:	bl	40af7c <sqrt@plt+0x924c>
  40d9b8:	mov	x4, x0
  40d9bc:	add	x0, sp, #0x20
  40d9c0:	mov	x1, sp
  40d9c4:	mov	x2, x21
  40d9c8:	mov	x3, x19
  40d9cc:	bl	40a624 <sqrt@plt+0x88f4>
  40d9d0:	ldr	x0, [x24, #3744]
  40d9d4:	add	x1, sp, #0x20
  40d9d8:	add	x2, sp, #0x10
  40d9dc:	mov	w3, #0x1                   	// #1
  40d9e0:	ldr	x8, [x0]
  40d9e4:	mov	x4, x19
  40d9e8:	ldr	x8, [x8, #48]
  40d9ec:	blr	x8
  40d9f0:	ldrb	w8, [x20, #89]
  40d9f4:	cbz	w8, 40dc00 <sqrt@plt+0xbed0>
  40d9f8:	mov	x21, x20
  40d9fc:	ldr	d0, [x21, #96]!
  40da00:	ldr	d1, [x21, #80]
  40da04:	ldr	w8, [x21, #56]
  40da08:	add	x23, x21, #0x28
  40da0c:	add	x22, x21, #0x40
  40da10:	fdiv	d0, d0, d1
  40da14:	cmp	w8, #0x0
  40da18:	fneg	d1, d0
  40da1c:	mov	x0, x23
  40da20:	mov	x1, x22
  40da24:	fcsel	d8, d1, d0, eq  // eq = none
  40da28:	bl	40a3f0 <sqrt@plt+0x86c0>
  40da2c:	mov	v9.16b, v0.16b
  40da30:	stp	d0, d1, [sp, #32]
  40da34:	mov	v0.16b, v8.16b
  40da38:	bl	401910 <cos@plt>
  40da3c:	ldr	d10, [sp, #40]
  40da40:	fmul	d9, d9, d0
  40da44:	mov	v0.16b, v8.16b
  40da48:	bl	401bd0 <sin@plt>
  40da4c:	ldr	d11, [sp, #32]
  40da50:	fmul	d0, d10, d0
  40da54:	fsub	d9, d9, d0
  40da58:	mov	v0.16b, v8.16b
  40da5c:	bl	401bd0 <sin@plt>
  40da60:	ldr	d10, [sp, #40]
  40da64:	fmul	d11, d11, d0
  40da68:	mov	v0.16b, v8.16b
  40da6c:	bl	401910 <cos@plt>
  40da70:	fmul	d0, d10, d0
  40da74:	fadd	d1, d11, d0
  40da78:	add	x0, sp, #0x10
  40da7c:	mov	v0.16b, v9.16b
  40da80:	bl	40a4ac <sqrt@plt+0x877c>
  40da84:	add	x0, sp, #0x10
  40da88:	mov	x1, x22
  40da8c:	bl	40a58c <sqrt@plt+0x885c>
  40da90:	stp	d0, d1, [sp, #32]
  40da94:	ldr	w8, [x21, #56]
  40da98:	ldr	q0, [sp, #32]
  40da9c:	sub	x9, x29, #0x10
  40daa0:	cmp	w8, #0x0
  40daa4:	sub	x8, x29, #0x20
  40daa8:	csel	x8, x8, x9, eq  // eq = none
  40daac:	str	q0, [x8]
  40dab0:	ldr	w8, [x21, #16]
  40dab4:	cbz	w8, 40db00 <sqrt@plt+0xbdd0>
  40dab8:	ldr	x0, [x24, #3744]
  40dabc:	ldr	x8, [x0]
  40dac0:	ldr	x8, [x8, #144]
  40dac4:	blr	x8
  40dac8:	cbz	w0, 40db00 <sqrt@plt+0xbdd0>
  40dacc:	add	x1, sp, #0x20
  40dad0:	mov	x0, x23
  40dad4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40dad8:	mov	x0, x20
  40dadc:	stp	d0, d1, [sp, #16]
  40dae0:	bl	40af7c <sqrt@plt+0x924c>
  40dae4:	mov	x4, x0
  40dae8:	add	x1, sp, #0x10
  40daec:	mov	x0, x23
  40daf0:	mov	x2, x21
  40daf4:	mov	x3, x19
  40daf8:	bl	40a624 <sqrt@plt+0x88f4>
  40dafc:	b	40dc00 <sqrt@plt+0xbed0>
  40db00:	ldr	q0, [sp, #32]
  40db04:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40db08:	fmov	d2, x8
  40db0c:	fmov	d1, #2.500000000000000000e-01
  40db10:	str	q0, [sp, #16]
  40db14:	ldr	d0, [x20, #64]
  40db18:	ldr	d3, [x20, #176]
  40db1c:	ldr	w8, [x20, #152]
  40db20:	mov	x0, x23
  40db24:	fabs	d0, d0
  40db28:	fdiv	d0, d0, d2
  40db2c:	fmul	d0, d0, d1
  40db30:	fdiv	d0, d0, d3
  40db34:	fneg	d1, d0
  40db38:	cmp	w8, #0x0
  40db3c:	mov	x1, x22
  40db40:	fcsel	d8, d1, d0, eq  // eq = none
  40db44:	bl	40a3f0 <sqrt@plt+0x86c0>
  40db48:	mov	v9.16b, v0.16b
  40db4c:	stp	d0, d1, [sp, #32]
  40db50:	mov	v0.16b, v8.16b
  40db54:	bl	401910 <cos@plt>
  40db58:	ldr	d10, [sp, #40]
  40db5c:	fmul	d9, d9, d0
  40db60:	mov	v0.16b, v8.16b
  40db64:	bl	401bd0 <sin@plt>
  40db68:	ldr	d11, [sp, #32]
  40db6c:	fmul	d0, d10, d0
  40db70:	fsub	d9, d9, d0
  40db74:	mov	v0.16b, v8.16b
  40db78:	bl	401bd0 <sin@plt>
  40db7c:	ldr	d10, [sp, #40]
  40db80:	fmul	d11, d11, d0
  40db84:	mov	v0.16b, v8.16b
  40db88:	bl	401910 <cos@plt>
  40db8c:	fmul	d0, d10, d0
  40db90:	fadd	d1, d11, d0
  40db94:	mov	x0, sp
  40db98:	mov	v0.16b, v9.16b
  40db9c:	bl	40a4ac <sqrt@plt+0x877c>
  40dba0:	mov	x0, sp
  40dba4:	mov	x1, x22
  40dba8:	bl	40a58c <sqrt@plt+0x885c>
  40dbac:	add	x0, sp, #0x20
  40dbb0:	add	x1, sp, #0x10
  40dbb4:	stp	d0, d1, [sp, #32]
  40dbb8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40dbbc:	mov	x0, x20
  40dbc0:	stp	d0, d1, [sp]
  40dbc4:	bl	40af7c <sqrt@plt+0x924c>
  40dbc8:	mov	x4, x0
  40dbcc:	add	x0, sp, #0x20
  40dbd0:	mov	x1, sp
  40dbd4:	mov	x2, x21
  40dbd8:	mov	x3, x19
  40dbdc:	bl	40a624 <sqrt@plt+0x88f4>
  40dbe0:	ldr	x0, [x24, #3744]
  40dbe4:	add	x1, sp, #0x20
  40dbe8:	add	x2, sp, #0x10
  40dbec:	mov	w3, #0x1                   	// #1
  40dbf0:	ldr	x8, [x0]
  40dbf4:	mov	x4, x19
  40dbf8:	ldr	x8, [x8, #48]
  40dbfc:	blr	x8
  40dc00:	ldr	x0, [x24, #3744]
  40dc04:	add	x2, x20, #0xa0
  40dc08:	sub	x1, x29, #0x10
  40dc0c:	sub	x3, x29, #0x20
  40dc10:	ldr	x8, [x0]
  40dc14:	mov	x4, x19
  40dc18:	ldr	x8, [x8, #72]
  40dc1c:	blr	x8
  40dc20:	ldr	x0, [x24, #3744]
  40dc24:	ldr	x8, [x0]
  40dc28:	ldr	x8, [x8, #120]
  40dc2c:	blr	x8
  40dc30:	ldp	x20, x19, [sp, #160]
  40dc34:	ldp	x22, x21, [sp, #144]
  40dc38:	ldp	x24, x23, [sp, #128]
  40dc3c:	ldp	x29, x30, [sp, #112]
  40dc40:	ldp	d9, d8, [sp, #96]
  40dc44:	ldp	d11, d10, [sp, #80]
  40dc48:	add	sp, sp, #0xb0
  40dc4c:	ret
  40dc50:	sub	sp, sp, #0xa0
  40dc54:	str	d12, [sp, #64]
  40dc58:	stp	d11, d10, [sp, #72]
  40dc5c:	stp	d9, d8, [sp, #88]
  40dc60:	stp	x29, x30, [sp, #104]
  40dc64:	str	x23, [sp, #120]
  40dc68:	stp	x22, x21, [sp, #128]
  40dc6c:	stp	x20, x19, [sp, #144]
  40dc70:	add	x29, sp, #0x40
  40dc74:	add	x23, x0, #0x78
  40dc78:	mov	x19, x1
  40dc7c:	mov	x21, x0
  40dc80:	mov	x0, x1
  40dc84:	mov	x1, x23
  40dc88:	bl	40a8b4 <sqrt@plt+0x8b84>
  40dc8c:	add	x22, x21, #0x88
  40dc90:	mov	x0, x19
  40dc94:	mov	x1, x22
  40dc98:	bl	40a8b4 <sqrt@plt+0x8b84>
  40dc9c:	add	x20, x21, #0xa0
  40dca0:	mov	x0, x23
  40dca4:	mov	x1, x20
  40dca8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40dcac:	mov	v8.16b, v0.16b
  40dcb0:	mov	v9.16b, v1.16b
  40dcb4:	fcmp	d0, #0.0
  40dcb8:	stp	d0, d1, [x29, #-16]
  40dcbc:	b.ne	40dcc8 <sqrt@plt+0xbf98>  // b.any
  40dcc0:	fcmp	d9, #0.0
  40dcc4:	b.eq	40de18 <sqrt@plt+0xc0e8>  // b.none
  40dcc8:	mov	x0, x22
  40dccc:	mov	x1, x20
  40dcd0:	bl	40a3f0 <sqrt@plt+0x86c0>
  40dcd4:	mov	v10.16b, v0.16b
  40dcd8:	mov	v11.16b, v1.16b
  40dcdc:	fcmp	d0, #0.0
  40dce0:	stp	d0, d1, [sp, #32]
  40dce4:	b.ne	40dcf0 <sqrt@plt+0xbfc0>  // b.any
  40dce8:	fcmp	d11, #0.0
  40dcec:	b.eq	40de18 <sqrt@plt+0xc0e8>  // b.none
  40dcf0:	mov	v0.16b, v9.16b
  40dcf4:	mov	v1.16b, v8.16b
  40dcf8:	bl	401ab0 <atan2@plt>
  40dcfc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40dd00:	ldr	d8, [x8, #1680]
  40dd04:	mov	v1.16b, v10.16b
  40dd08:	fdiv	d12, d0, d8
  40dd0c:	mov	v0.16b, v11.16b
  40dd10:	bl	401ab0 <atan2@plt>
  40dd14:	ldr	w8, [x21, #152]
  40dd18:	fdiv	d1, d0, d8
  40dd1c:	fmov	d0, #4.000000000000000000e+00
  40dd20:	cmp	w8, #0x0
  40dd24:	fcsel	d9, d1, d12, eq  // eq = none
  40dd28:	fcsel	d1, d12, d1, eq  // eq = none
  40dd2c:	fadd	d2, d1, d0
  40dd30:	fcmp	d1, #0.0
  40dd34:	fcsel	d10, d2, d1, mi  // mi = first
  40dd38:	fcmp	d9, d10
  40dd3c:	b.hi	40dd4c <sqrt@plt+0xc01c>  // b.pmore
  40dd40:	fadd	d9, d9, d0
  40dd44:	fcmp	d9, d10
  40dd48:	b.ls	40dd40 <sqrt@plt+0xc010>  // b.plast
  40dd4c:	sub	x0, x29, #0x10
  40dd50:	bl	40a60c <sqrt@plt+0x88dc>
  40dd54:	add	x0, sp, #0x20
  40dd58:	mov	v8.16b, v0.16b
  40dd5c:	bl	40a60c <sqrt@plt+0x88dc>
  40dd60:	mov	v1.16b, v0.16b
  40dd64:	mov	v0.16b, v8.16b
  40dd68:	bl	40e7a0 <sqrt@plt+0xca70>
  40dd6c:	fcvtzs	w8, d10
  40dd70:	add	w9, w8, #0x1
  40dd74:	scvtf	d1, w9
  40dd78:	fcmp	d9, d1
  40dd7c:	b.le	40de18 <sqrt@plt+0xc0e8>
  40dd80:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x4d78>
  40dd84:	mov	v8.16b, v0.16b
  40dd88:	fneg	d10, d0
  40dd8c:	add	w21, w8, #0x2
  40dd90:	add	x22, x22, #0x6ac
  40dd94:	b	40ddc8 <sqrt@plt+0xc098>
  40dd98:	str	d10, [sp, #24]
  40dd9c:	add	x1, sp, #0x10
  40dda0:	mov	x0, x20
  40dda4:	bl	40a58c <sqrt@plt+0x885c>
  40dda8:	mov	x1, sp
  40ddac:	mov	x0, x19
  40ddb0:	stp	d0, d1, [sp]
  40ddb4:	bl	40a8b4 <sqrt@plt+0x8b84>
  40ddb8:	scvtf	d0, w21
  40ddbc:	fcmp	d9, d0
  40ddc0:	add	w21, w21, #0x1
  40ddc4:	b.le	40de18 <sqrt@plt+0xc0e8>
  40ddc8:	add	x0, sp, #0x10
  40ddcc:	sub	w23, w21, #0x1
  40ddd0:	bl	40a4a4 <sqrt@plt+0x8774>
  40ddd4:	add	w8, w21, #0x2
  40ddd8:	cmp	w23, #0x0
  40dddc:	csel	w8, w8, w23, lt  // lt = tstop
  40dde0:	and	w8, w8, #0xfffffffc
  40dde4:	sub	w8, w23, w8
  40dde8:	cmp	w8, #0x3
  40ddec:	b.hi	40dd9c <sqrt@plt+0xc06c>  // b.pmore
  40ddf0:	adr	x9, 40dd98 <sqrt@plt+0xc068>
  40ddf4:	ldrb	w10, [x22, x8]
  40ddf8:	add	x9, x9, x10, lsl #2
  40ddfc:	br	x9
  40de00:	str	d8, [sp, #16]
  40de04:	b	40dd9c <sqrt@plt+0xc06c>
  40de08:	str	d8, [sp, #24]
  40de0c:	b	40dd9c <sqrt@plt+0xc06c>
  40de10:	str	d10, [sp, #16]
  40de14:	b	40dd9c <sqrt@plt+0xc06c>
  40de18:	ldp	x20, x19, [sp, #144]
  40de1c:	ldp	x22, x21, [sp, #128]
  40de20:	ldr	x23, [sp, #120]
  40de24:	ldp	x29, x30, [sp, #104]
  40de28:	ldp	d9, d8, [sp, #88]
  40de2c:	ldp	d11, d10, [sp, #72]
  40de30:	ldr	d12, [sp, #64]
  40de34:	add	sp, sp, #0xa0
  40de38:	ret
  40de3c:	sub	sp, sp, #0xb0
  40de40:	str	d10, [sp, #96]
  40de44:	stp	d9, d8, [sp, #104]
  40de48:	stp	x29, x30, [sp, #120]
  40de4c:	str	x23, [sp, #136]
  40de50:	stp	x22, x21, [sp, #144]
  40de54:	stp	x20, x19, [sp, #160]
  40de58:	add	x29, sp, #0x60
  40de5c:	ldr	w8, [x0, #232]
  40de60:	mov	x21, x0
  40de64:	mov	x22, x2
  40de68:	mov	x19, x1
  40de6c:	str	w8, [x2]
  40de70:	ldr	x20, [x0]
  40de74:	sub	x0, x29, #0x10
  40de78:	bl	40a4a4 <sqrt@plt+0x8774>
  40de7c:	ldr	x8, [x21]
  40de80:	add	x9, x21, #0x30
  40de84:	tst	x8, #0x200
  40de88:	csel	x9, x19, x9, eq  // eq = none
  40de8c:	ldr	q0, [x9]
  40de90:	stur	q0, [x29, #-16]
  40de94:	tbnz	w8, #14, 40dea8 <sqrt@plt+0xc178>
  40de98:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40de9c:	add	x1, x21, #0x88
  40dea0:	add	x0, x0, #0x90e
  40dea4:	bl	404b34 <sqrt@plt+0x2e04>
  40dea8:	sub	x0, x29, #0x20
  40deac:	and	x23, x20, #0x4
  40deb0:	ubfx	x20, x20, #2, #1
  40deb4:	bl	40a4a4 <sqrt@plt+0x8774>
  40deb8:	ldrb	w8, [x21, #1]
  40debc:	tbnz	w8, #7, 40df10 <sqrt@plt+0xc1e0>
  40dec0:	ldr	d0, [x21, #136]
  40dec4:	add	x0, sp, #0x30
  40dec8:	mov	v1.16b, v0.16b
  40decc:	bl	40a4ac <sqrt@plt+0x877c>
  40ded0:	ldr	w8, [x21, #232]
  40ded4:	cbz	x23, 40df1c <sqrt@plt+0xc1ec>
  40ded8:	and	w9, w8, #0xfffffffe
  40dedc:	cmp	w9, #0x2
  40dee0:	b.ne	40def0 <sqrt@plt+0xc1c0>  // b.any
  40dee4:	ldr	d0, [sp, #48]
  40dee8:	fneg	d0, d0
  40deec:	str	d0, [sp, #48]
  40def0:	cmp	w8, #0x3
  40def4:	b.eq	40defc <sqrt@plt+0xc1cc>  // b.none
  40def8:	cbnz	w8, 40df54 <sqrt@plt+0xc224>
  40defc:	ldr	d0, [sp, #56]
  40df00:	mov	w9, #0x3                   	// #3
  40df04:	fneg	d0, d0
  40df08:	str	d0, [sp, #56]
  40df0c:	b	40df58 <sqrt@plt+0xc228>
  40df10:	ldr	q0, [x21, #64]
  40df14:	stur	q0, [x29, #-32]
  40df18:	b	40df84 <sqrt@plt+0xc254>
  40df1c:	sub	w9, w8, #0x1
  40df20:	cmp	w9, #0x1
  40df24:	b.hi	40df34 <sqrt@plt+0xc204>  // b.pmore
  40df28:	ldr	d0, [sp, #48]
  40df2c:	fneg	d0, d0
  40df30:	str	d0, [sp, #48]
  40df34:	and	w9, w8, #0xfffffffe
  40df38:	cmp	w9, #0x2
  40df3c:	b.ne	40df4c <sqrt@plt+0xc21c>  // b.any
  40df40:	ldr	d0, [sp, #56]
  40df44:	fneg	d0, d0
  40df48:	str	d0, [sp, #56]
  40df4c:	mov	w9, #0x1                   	// #1
  40df50:	b	40df58 <sqrt@plt+0xc228>
  40df54:	mov	w9, #0x3                   	// #3
  40df58:	add	w8, w8, w9
  40df5c:	add	w9, w8, #0x3
  40df60:	cmp	w8, #0x0
  40df64:	csel	w9, w9, w8, lt  // lt = tstop
  40df68:	and	w9, w9, #0xfffffffc
  40df6c:	sub	w8, w8, w9
  40df70:	sub	x0, x29, #0x10
  40df74:	add	x1, sp, #0x30
  40df78:	str	w8, [x22]
  40df7c:	bl	40a58c <sqrt@plt+0x885c>
  40df80:	stp	d0, d1, [x29, #-32]
  40df84:	add	x0, sp, #0x30
  40df88:	bl	40a4a4 <sqrt@plt+0x8774>
  40df8c:	ldrb	w8, [x21, #1]
  40df90:	tbnz	w8, #2, 40dfb0 <sqrt@plt+0xc280>
  40df94:	sub	x0, x29, #0x10
  40df98:	sub	x1, x29, #0x20
  40df9c:	bl	40a4b4 <sqrt@plt+0x8784>
  40dfa0:	cbz	w0, 40dfbc <sqrt@plt+0xc28c>
  40dfa4:	ldur	q0, [x29, #-16]
  40dfa8:	str	q0, [sp, #48]
  40dfac:	b	40e080 <sqrt@plt+0xc350>
  40dfb0:	ldr	q0, [x21, #80]
  40dfb4:	str	q0, [sp, #48]
  40dfb8:	b	40e080 <sqrt@plt+0xc350>
  40dfbc:	sub	x0, x29, #0x20
  40dfc0:	sub	x1, x29, #0x10
  40dfc4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40dfc8:	stp	d0, d1, [sp, #16]
  40dfcc:	fmov	d0, #2.000000000000000000e+00
  40dfd0:	add	x0, sp, #0x10
  40dfd4:	bl	40a424 <sqrt@plt+0x86f4>
  40dfd8:	add	x0, sp, #0x20
  40dfdc:	mov	v8.16b, v0.16b
  40dfe0:	mov	v9.16b, v1.16b
  40dfe4:	stp	d0, d1, [sp, #32]
  40dfe8:	bl	40a60c <sqrt@plt+0x88dc>
  40dfec:	ldr	d1, [x21, #136]
  40dff0:	fcmp	d1, #0.0
  40dff4:	b.hi	40e000 <sqrt@plt+0xc2d0>  // b.pmore
  40dff8:	mov	x8, #0x3fd0000000000000    	// #4598175219545276416
  40dffc:	str	x8, [x21, #136]
  40e000:	ldr	d1, [x21, #136]
  40e004:	fcmp	d1, d0
  40e008:	b.pl	40e010 <sqrt@plt+0xc2e0>  // b.nfrst
  40e00c:	str	d0, [x21, #136]
  40e010:	ldr	d1, [x21, #136]
  40e014:	fdiv	d0, d0, d1
  40e018:	bl	4019f0 <acos@plt>
  40e01c:	mov	v10.16b, v0.16b
  40e020:	mov	v0.16b, v9.16b
  40e024:	mov	v1.16b, v8.16b
  40e028:	bl	401ab0 <atan2@plt>
  40e02c:	fneg	d1, d10
  40e030:	cmp	x23, #0x0
  40e034:	fcsel	d1, d1, d10, ne  // ne = any
  40e038:	fadd	d8, d0, d1
  40e03c:	mov	v0.16b, v8.16b
  40e040:	bl	401910 <cos@plt>
  40e044:	mov	v9.16b, v0.16b
  40e048:	mov	v0.16b, v8.16b
  40e04c:	bl	401bd0 <sin@plt>
  40e050:	mov	v1.16b, v0.16b
  40e054:	mov	x0, sp
  40e058:	mov	v0.16b, v9.16b
  40e05c:	bl	40a4ac <sqrt@plt+0x877c>
  40e060:	ldr	d0, [x21, #136]
  40e064:	mov	x0, sp
  40e068:	bl	40a5c0 <sqrt@plt+0x8890>
  40e06c:	add	x0, sp, #0x10
  40e070:	sub	x1, x29, #0x10
  40e074:	stp	d0, d1, [sp, #16]
  40e078:	bl	40a58c <sqrt@plt+0x885c>
  40e07c:	stp	d0, d1, [sp, #48]
  40e080:	mov	w0, #0xb8                  	// #184
  40e084:	bl	4151ec <_Znwm@@Base>
  40e088:	mov	x21, x0
  40e08c:	sub	x2, x29, #0x10
  40e090:	sub	x3, x29, #0x20
  40e094:	add	x4, sp, #0x30
  40e098:	mov	w1, w20
  40e09c:	bl	40d5d4 <sqrt@plt+0xb8a4>
  40e0a0:	ldur	q0, [x29, #-32]
  40e0a4:	mov	x0, x21
  40e0a8:	ldr	x23, [sp, #136]
  40e0ac:	ldr	d10, [sp, #96]
  40e0b0:	str	q0, [x19]
  40e0b4:	ldp	x20, x19, [sp, #160]
  40e0b8:	ldp	x22, x21, [sp, #144]
  40e0bc:	ldp	x29, x30, [sp, #120]
  40e0c0:	ldp	d9, d8, [sp, #104]
  40e0c4:	add	sp, sp, #0xb0
  40e0c8:	ret
  40e0cc:	mov	x19, x0
  40e0d0:	mov	x0, x21
  40e0d4:	bl	415270 <_ZdlPv@@Base>
  40e0d8:	mov	x0, x19
  40e0dc:	bl	401cb0 <_Unwind_Resume@plt>
  40e0e0:	sub	sp, sp, #0x50
  40e0e4:	stp	x29, x30, [sp, #32]
  40e0e8:	stp	x22, x21, [sp, #48]
  40e0ec:	stp	x20, x19, [sp, #64]
  40e0f0:	add	x29, sp, #0x20
  40e0f4:	ldr	w8, [x0, #8]
  40e0f8:	mov	x20, x0
  40e0fc:	cmp	w8, #0x4
  40e100:	b.ne	40e10c <sqrt@plt+0xc3dc>  // b.any
  40e104:	bl	40de3c <sqrt@plt+0xc10c>
  40e108:	b	40e110 <sqrt@plt+0xc3e0>
  40e10c:	bl	40d114 <sqrt@plt+0xb3e4>
  40e110:	ldr	w8, [x20, #8]
  40e114:	mov	x19, x0
  40e118:	cmp	w8, #0x7
  40e11c:	b.ne	40e12c <sqrt@plt+0xc3fc>  // b.any
  40e120:	ldr	x8, [x20]
  40e124:	tst	x8, #0x60
  40e128:	b.eq	40e16c <sqrt@plt+0xc43c>  // b.none
  40e12c:	cbz	x19, 40e1d4 <sqrt@plt+0xc4a4>
  40e130:	ldr	x8, [x20]
  40e134:	tst	x8, #0x60
  40e138:	b.eq	40e1d4 <sqrt@plt+0xc4a4>  // b.none
  40e13c:	ubfx	w21, w8, #5, #1
  40e140:	ubfx	w22, w8, #6, #1
  40e144:	tbnz	w8, #12, 40e17c <sqrt@plt+0xc44c>
  40e148:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40e14c:	add	x0, x0, #0x915
  40e150:	add	x1, sp, #0x8
  40e154:	bl	404b34 <sqrt@plt+0x2e04>
  40e158:	ldrb	w8, [x20, #1]
  40e15c:	tbz	w8, #5, 40e18c <sqrt@plt+0xc45c>
  40e160:	ldr	x8, [x20, #144]
  40e164:	str	x8, [sp, #16]
  40e168:	b	40e1a0 <sqrt@plt+0xc470>
  40e16c:	orr	x8, x8, #0x40
  40e170:	str	x8, [x20]
  40e174:	cbnz	x19, 40e130 <sqrt@plt+0xc400>
  40e178:	b	40e1d4 <sqrt@plt+0xc4a4>
  40e17c:	ldr	x8, [x20, #128]
  40e180:	str	x8, [sp, #8]
  40e184:	ldrb	w8, [x20, #1]
  40e188:	tbnz	w8, #5, 40e160 <sqrt@plt+0xc430>
  40e18c:	add	x8, sp, #0x8
  40e190:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40e194:	add	x1, x8, #0x8
  40e198:	add	x0, x0, #0x91d
  40e19c:	bl	404b34 <sqrt@plt+0x2e04>
  40e1a0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40e1a4:	add	x0, x0, #0x97a
  40e1a8:	mov	x1, sp
  40e1ac:	bl	404b34 <sqrt@plt+0x2e04>
  40e1b0:	ldr	d0, [sp]
  40e1b4:	add	x3, sp, #0x8
  40e1b8:	mov	x0, x19
  40e1bc:	mov	w1, w21
  40e1c0:	fcmp	d0, #0.0
  40e1c4:	cset	w8, ne  // ne = any
  40e1c8:	mov	w2, w22
  40e1cc:	str	w8, [sp, #24]
  40e1d0:	bl	40c7b4 <sqrt@plt+0xaa84>
  40e1d4:	mov	x0, x19
  40e1d8:	ldp	x20, x19, [sp, #64]
  40e1dc:	ldp	x22, x21, [sp, #48]
  40e1e0:	ldp	x29, x30, [sp, #32]
  40e1e4:	add	sp, sp, #0x50
  40e1e8:	ret
  40e1ec:	sub	sp, sp, #0x40
  40e1f0:	stp	x29, x30, [sp, #32]
  40e1f4:	stp	x20, x19, [sp, #48]
  40e1f8:	add	x29, sp, #0x20
  40e1fc:	ldr	w8, [x0, #8]
  40e200:	mov	x19, x0
  40e204:	sub	w8, w8, #0x1
  40e208:	cmp	w8, #0x9
  40e20c:	b.hi	40e23c <sqrt@plt+0xc50c>  // b.pmore
  40e210:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40e214:	add	x9, x9, #0x6b0
  40e218:	adr	x10, 40e228 <sqrt@plt+0xc4f8>
  40e21c:	ldrb	w11, [x9, x8]
  40e220:	add	x10, x10, x11, lsl #2
  40e224:	br	x10
  40e228:	mov	x0, x19
  40e22c:	bl	40e0e0 <sqrt@plt+0xc3b0>
  40e230:	mov	x20, x0
  40e234:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e238:	b	40e434 <sqrt@plt+0xc704>
  40e23c:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40e240:	add	x2, x2, #0x82f
  40e244:	mov	w1, #0x775                 	// #1909
  40e248:	mov	w0, wzr
  40e24c:	bl	40504c <sqrt@plt+0x331c>
  40e250:	mov	x20, xzr
  40e254:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e258:	b	40e434 <sqrt@plt+0xc704>
  40e25c:	mov	x0, x19
  40e260:	bl	40b6c0 <sqrt@plt+0x9990>
  40e264:	mov	x20, x0
  40e268:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e26c:	b	40e434 <sqrt@plt+0xc704>
  40e270:	mov	x0, x19
  40e274:	bl	40c3c8 <sqrt@plt+0xa698>
  40e278:	mov	x20, x0
  40e27c:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e280:	b	40e434 <sqrt@plt+0xc704>
  40e284:	mov	x0, x19
  40e288:	bl	40c1b8 <sqrt@plt+0xa488>
  40e28c:	mov	x20, x0
  40e290:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e294:	b	40e434 <sqrt@plt+0xc704>
  40e298:	mov	x0, x19
  40e29c:	bl	40c544 <sqrt@plt+0xa814>
  40e2a0:	mov	x20, x0
  40e2a4:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e2a8:	b	40e434 <sqrt@plt+0xc704>
  40e2ac:	mov	x0, x19
  40e2b0:	bl	40be4c <sqrt@plt+0xa11c>
  40e2b4:	mov	x20, x0
  40e2b8:	cbnz	x20, 40e2d0 <sqrt@plt+0xc5a0>
  40e2bc:	b	40e434 <sqrt@plt+0xc704>
  40e2c0:	mov	x0, x19
  40e2c4:	bl	40bff4 <sqrt@plt+0xa2c4>
  40e2c8:	mov	x20, x0
  40e2cc:	cbz	x20, 40e434 <sqrt@plt+0xc704>
  40e2d0:	ldrb	w8, [x19]
  40e2d4:	tbz	w8, #4, 40e2e0 <sqrt@plt+0xc5b0>
  40e2d8:	mov	x0, x20
  40e2dc:	bl	40af84 <sqrt@plt+0x9254>
  40e2e0:	ldr	x1, [x19, #120]
  40e2e4:	cbz	x1, 40e2f8 <sqrt@plt+0xc5c8>
  40e2e8:	ldr	w8, [x19]
  40e2ec:	mov	x0, x20
  40e2f0:	ubfx	w2, w8, #21, #1
  40e2f4:	bl	40af8c <sqrt@plt+0x925c>
  40e2f8:	ldr	x8, [x19]
  40e2fc:	tbnz	w8, #0, 40e32c <sqrt@plt+0xc5fc>
  40e300:	tbz	w8, #1, 40e310 <sqrt@plt+0xc5e0>
  40e304:	ldr	d0, [x19, #40]
  40e308:	mov	x0, x20
  40e30c:	bl	40af08 <sqrt@plt+0x91d8>
  40e310:	ldrb	w8, [x19, #2]
  40e314:	tbnz	w8, #2, 40e340 <sqrt@plt+0xc610>
  40e318:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40e31c:	add	x0, x0, #0x968
  40e320:	sub	x1, x29, #0x8
  40e324:	bl	404b34 <sqrt@plt+0x2e04>
  40e328:	b	40e348 <sqrt@plt+0xc618>
  40e32c:	ldr	d0, [x19, #40]
  40e330:	mov	x0, x20
  40e334:	bl	40aef8 <sqrt@plt+0x91c8>
  40e338:	ldrb	w8, [x19, #2]
  40e33c:	tbz	w8, #2, 40e318 <sqrt@plt+0xc5e8>
  40e340:	ldr	x8, [x19, #184]
  40e344:	stur	x8, [x29, #-8]
  40e348:	ldur	d0, [x29, #-8]
  40e34c:	mov	x0, x20
  40e350:	bl	40af18 <sqrt@plt+0x91e8>
  40e354:	ldrb	w8, [x19, #2]
  40e358:	tbnz	w8, #7, 40e3d8 <sqrt@plt+0xc6a8>
  40e35c:	ldrb	w8, [x19, #3]
  40e360:	tbnz	w8, #0, 40e3ec <sqrt@plt+0xc6bc>
  40e364:	ldrb	w8, [x19, #3]
  40e368:	tbz	w8, #1, 40e380 <sqrt@plt+0xc650>
  40e36c:	ldr	x8, [x20]
  40e370:	ldr	d0, [x19, #208]
  40e374:	mov	x0, x20
  40e378:	ldr	x8, [x8, #208]
  40e37c:	blr	x8
  40e380:	ldr	x8, [x19]
  40e384:	tst	x8, #0x180000
  40e388:	b.eq	40e434 <sqrt@plt+0xc704>  // b.none
  40e38c:	tbnz	w8, #22, 40e40c <sqrt@plt+0xc6dc>
  40e390:	tbz	w8, #20, 40e3a4 <sqrt@plt+0xc674>
  40e394:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40e398:	add	x1, x19, #0xc0
  40e39c:	add	x0, x0, #0x972
  40e3a0:	bl	404b34 <sqrt@plt+0x2e04>
  40e3a4:	ldr	d0, [x19, #192]
  40e3a8:	fcmp	d0, #0.0
  40e3ac:	b.pl	40e424 <sqrt@plt+0xc6f4>  // b.nfrst
  40e3b0:	add	x0, sp, #0x8
  40e3b4:	bl	413dfc <sqrt@plt+0x120cc>
  40e3b8:	adrp	x2, 433000 <stderr@@GLIBC_2.17+0x2648>
  40e3bc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  40e3c0:	add	x2, x2, #0xa58
  40e3c4:	add	x0, x0, #0x84a
  40e3c8:	add	x1, sp, #0x8
  40e3cc:	mov	x3, x2
  40e3d0:	bl	414004 <sqrt@plt+0x122d4>
  40e3d4:	b	40e434 <sqrt@plt+0xc704>
  40e3d8:	ldr	x1, [x19, #224]
  40e3dc:	mov	x0, x20
  40e3e0:	bl	40af54 <sqrt@plt+0x9224>
  40e3e4:	ldrb	w8, [x19, #3]
  40e3e8:	tbz	w8, #0, 40e364 <sqrt@plt+0xc634>
  40e3ec:	ldr	x8, [x20]
  40e3f0:	ldr	d0, [x19, #200]
  40e3f4:	mov	x0, x20
  40e3f8:	ldr	x8, [x8, #200]
  40e3fc:	blr	x8
  40e400:	ldrb	w8, [x19, #3]
  40e404:	tbnz	w8, #1, 40e36c <sqrt@plt+0xc63c>
  40e408:	b	40e380 <sqrt@plt+0xc650>
  40e40c:	ldr	x8, [x20]
  40e410:	ldr	x1, [x19, #216]
  40e414:	mov	x0, x20
  40e418:	ldr	x8, [x8, #216]
  40e41c:	blr	x8
  40e420:	b	40e434 <sqrt@plt+0xc704>
  40e424:	ldr	x8, [x20]
  40e428:	mov	x0, x20
  40e42c:	ldr	x8, [x8, #192]
  40e430:	blr	x8
  40e434:	mov	x0, x20
  40e438:	ldp	x20, x19, [sp, #48]
  40e43c:	ldp	x29, x30, [sp, #32]
  40e440:	add	sp, sp, #0x40
  40e444:	ret
  40e448:	stp	xzr, x1, [x0]
  40e44c:	ret
  40e450:	stp	x29, x30, [sp, #-16]!
  40e454:	ldr	x0, [x0, #8]
  40e458:	mov	x29, sp
  40e45c:	bl	4019d0 <free@plt>
  40e460:	ldp	x29, x30, [sp], #16
  40e464:	ret
  40e468:	stp	x29, x30, [sp, #-48]!
  40e46c:	str	x21, [sp, #16]
  40e470:	stp	x20, x19, [sp, #32]
  40e474:	mov	x29, sp
  40e478:	mov	x19, x2
  40e47c:	mov	x20, x1
  40e480:	mov	x21, x0
  40e484:	bl	40a4a4 <sqrt@plt+0x8774>
  40e488:	stp	x20, x19, [x21, #16]
  40e48c:	stp	xzr, xzr, [x21, #32]
  40e490:	str	wzr, [x21, #48]
  40e494:	ldp	x20, x19, [sp, #32]
  40e498:	ldr	x21, [sp, #16]
  40e49c:	ldp	x29, x30, [sp], #48
  40e4a0:	ret
  40e4a4:	stp	d9, d8, [sp, #-48]!
  40e4a8:	stp	x29, x30, [sp, #16]
  40e4ac:	str	x19, [sp, #32]
  40e4b0:	mov	x29, sp
  40e4b4:	mov	v8.16b, v1.16b
  40e4b8:	mov	v9.16b, v0.16b
  40e4bc:	mov	x19, x0
  40e4c0:	bl	40a4a4 <sqrt@plt+0x8774>
  40e4c4:	movi	v0.2d, #0x0
  40e4c8:	mov	w8, #0x1                   	// #1
  40e4cc:	stp	q0, q0, [x19, #16]
  40e4d0:	str	w8, [x19, #48]
  40e4d4:	stp	d9, d8, [x19]
  40e4d8:	ldr	x19, [sp, #32]
  40e4dc:	ldp	x29, x30, [sp, #16]
  40e4e0:	ldp	d9, d8, [sp], #48
  40e4e4:	ret
  40e4e8:	stp	x29, x30, [sp, #-48]!
  40e4ec:	stp	x22, x21, [sp, #16]
  40e4f0:	stp	x20, x19, [sp, #32]
  40e4f4:	mov	x29, sp
  40e4f8:	mov	x19, x3
  40e4fc:	mov	x20, x2
  40e500:	mov	x21, x1
  40e504:	mov	x22, x0
  40e508:	bl	40a4a4 <sqrt@plt+0x8774>
  40e50c:	mov	w0, #0x10                  	// #16
  40e510:	stp	x20, x19, [x22, #16]
  40e514:	str	xzr, [x22, #40]
  40e518:	str	wzr, [x22, #48]
  40e51c:	bl	4151ec <_Znwm@@Base>
  40e520:	mov	x1, x21
  40e524:	mov	x19, x0
  40e528:	bl	40e448 <sqrt@plt+0xc718>
  40e52c:	str	x19, [x22, #32]
  40e530:	ldp	x20, x19, [sp, #32]
  40e534:	ldp	x22, x21, [sp, #16]
  40e538:	ldp	x29, x30, [sp], #48
  40e53c:	ret
  40e540:	stp	x29, x30, [sp, #-32]!
  40e544:	stp	x20, x19, [sp, #16]
  40e548:	ldr	x20, [x0, #32]
  40e54c:	mov	x19, x0
  40e550:	mov	x29, sp
  40e554:	cbz	x20, 40e578 <sqrt@plt+0xc848>
  40e558:	ldr	x8, [x20]
  40e55c:	mov	x0, x20
  40e560:	str	x8, [x19, #32]
  40e564:	bl	40e450 <sqrt@plt+0xc720>
  40e568:	mov	x0, x20
  40e56c:	bl	415270 <_ZdlPv@@Base>
  40e570:	ldr	x20, [x19, #32]
  40e574:	cbnz	x20, 40e558 <sqrt@plt+0xc828>
  40e578:	ldr	x19, [x19, #40]
  40e57c:	cbz	x19, 40e590 <sqrt@plt+0xc860>
  40e580:	mov	x0, x19
  40e584:	bl	40e540 <sqrt@plt+0xc810>
  40e588:	mov	x0, x19
  40e58c:	bl	415270 <_ZdlPv@@Base>
  40e590:	ldp	x20, x19, [sp, #16]
  40e594:	ldp	x29, x30, [sp], #32
  40e598:	ret
  40e59c:	stp	x29, x30, [sp, #-48]!
  40e5a0:	str	x21, [sp, #16]
  40e5a4:	stp	x20, x19, [sp, #32]
  40e5a8:	mov	x29, sp
  40e5ac:	ldp	x8, x9, [x0, #16]
  40e5b0:	mov	x19, x2
  40e5b4:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40e5b8:	mov	x20, x1
  40e5bc:	cmp	x8, #0x0
  40e5c0:	and	x10, x9, #0x1
  40e5c4:	cset	w11, eq  // eq = none
  40e5c8:	cmp	x9, #0x0
  40e5cc:	orr	x8, x10, x8
  40e5d0:	cset	w9, eq  // eq = none
  40e5d4:	cmp	x8, #0x0
  40e5d8:	cset	w8, eq  // eq = none
  40e5dc:	orr	w8, w9, w8
  40e5e0:	mov	x21, x0
  40e5e4:	and	w0, w11, w8
  40e5e8:	add	x2, x2, #0x82f
  40e5ec:	mov	w1, #0x7d4                 	// #2004
  40e5f0:	bl	40504c <sqrt@plt+0x331c>
  40e5f4:	stp	x20, x19, [x21, #16]
  40e5f8:	ldp	x20, x19, [sp, #32]
  40e5fc:	ldr	x21, [sp, #16]
  40e600:	ldp	x29, x30, [sp], #48
  40e604:	ret
  40e608:	stp	x29, x30, [sp, #-48]!
  40e60c:	str	x21, [sp, #16]
  40e610:	stp	x20, x19, [sp, #32]
  40e614:	mov	x29, sp
  40e618:	mov	x19, x1
  40e61c:	add	x8, x0, #0x20
  40e620:	mov	x21, x8
  40e624:	ldr	x8, [x8]
  40e628:	cbnz	x8, 40e620 <sqrt@plt+0xc8f0>
  40e62c:	mov	w0, #0x10                  	// #16
  40e630:	bl	4151ec <_Znwm@@Base>
  40e634:	mov	x1, x19
  40e638:	mov	x20, x0
  40e63c:	bl	40e448 <sqrt@plt+0xc718>
  40e640:	str	x20, [x21]
  40e644:	ldp	x20, x19, [sp, #32]
  40e648:	ldr	x21, [sp, #16]
  40e64c:	ldp	x29, x30, [sp], #48
  40e650:	ret
  40e654:	str	x1, [x0, #40]
  40e658:	ret
  40e65c:	sub	sp, sp, #0x60
  40e660:	stp	x29, x30, [sp, #48]
  40e664:	str	x21, [sp, #64]
  40e668:	stp	x20, x19, [sp, #80]
  40e66c:	add	x29, sp, #0x30
  40e670:	mov	x19, x0
  40e674:	add	x0, sp, #0x8
  40e678:	add	x21, sp, #0x8
  40e67c:	bl	40a880 <sqrt@plt+0x8b50>
  40e680:	cbz	x19, 40e6a4 <sqrt@plt+0xc974>
  40e684:	mov	x20, x19
  40e688:	ldr	x8, [x20]
  40e68c:	add	x1, sp, #0x8
  40e690:	mov	x0, x20
  40e694:	ldr	x8, [x8, #160]
  40e698:	blr	x8
  40e69c:	ldr	x20, [x20, #16]
  40e6a0:	cbnz	x20, 40e688 <sqrt@plt+0xc958>
  40e6a4:	adrp	x0, 419000 <_ZdlPvm@@Base+0x3d78>
  40e6a8:	add	x0, x0, #0x610
  40e6ac:	add	x1, x29, #0x18
  40e6b0:	bl	404b34 <sqrt@plt+0x2e04>
  40e6b4:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  40e6b8:	ldr	x0, [x20, #3744]
  40e6bc:	ldr	d0, [x29, #24]
  40e6c0:	add	x1, x21, #0x8
  40e6c4:	add	x2, x21, #0x18
  40e6c8:	ldr	x8, [x0]
  40e6cc:	ldr	x8, [x8, #16]
  40e6d0:	blr	x8
  40e6d4:	mov	x0, x19
  40e6d8:	bl	40bcdc <sqrt@plt+0x9fac>
  40e6dc:	ldr	x0, [x20, #3744]
  40e6e0:	ldr	x8, [x0]
  40e6e4:	ldr	x8, [x8, #24]
  40e6e8:	blr	x8
  40e6ec:	ldp	x20, x19, [sp, #80]
  40e6f0:	ldr	x21, [sp, #64]
  40e6f4:	ldp	x29, x30, [sp, #48]
  40e6f8:	add	sp, sp, #0x60
  40e6fc:	ret
  40e700:	ret
  40e704:	stp	x29, x30, [sp, #-48]!
  40e708:	stp	x20, x19, [sp, #32]
  40e70c:	ldr	x8, [x0, #32]
  40e710:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40e714:	add	x9, x9, #0x9f8
  40e718:	str	x21, [sp, #16]
  40e71c:	mov	x29, sp
  40e720:	str	x9, [x0]
  40e724:	cbz	x8, 40e754 <sqrt@plt+0xca24>
  40e728:	mov	x19, x8
  40e72c:	ldr	x9, [x19, #-8]!
  40e730:	cbz	x9, 40e74c <sqrt@plt+0xca1c>
  40e734:	lsl	x20, x9, #5
  40e738:	sub	x21, x8, #0x20
  40e73c:	add	x0, x21, x20
  40e740:	bl	40ae9c <sqrt@plt+0x916c>
  40e744:	subs	x20, x20, #0x20
  40e748:	b.ne	40e73c <sqrt@plt+0xca0c>  // b.any
  40e74c:	mov	x0, x19
  40e750:	bl	401ba0 <_ZdaPv@plt>
  40e754:	ldp	x20, x19, [sp, #32]
  40e758:	ldr	x21, [sp, #16]
  40e75c:	ldp	x29, x30, [sp], #48
  40e760:	ret
  40e764:	stp	x29, x30, [sp, #-32]!
  40e768:	str	x19, [sp, #16]
  40e76c:	mov	x19, x0
  40e770:	ldr	x0, [x0, #152]
  40e774:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40e778:	add	x8, x8, #0x268
  40e77c:	mov	x29, sp
  40e780:	str	x8, [x19]
  40e784:	cbz	x0, 40e78c <sqrt@plt+0xca5c>
  40e788:	bl	401ba0 <_ZdaPv@plt>
  40e78c:	mov	x0, x19
  40e790:	bl	40e704 <sqrt@plt+0xc9d4>
  40e794:	ldr	x19, [sp, #16]
  40e798:	ldp	x29, x30, [sp], #32
  40e79c:	ret
  40e7a0:	fcmp	d0, d1
  40e7a4:	fcsel	d0, d0, d1, gt
  40e7a8:	ret
  40e7ac:	ret
  40e7b0:	mov	w0, wzr
  40e7b4:	ret
  40e7b8:	stp	x29, x30, [sp, #-16]!
  40e7bc:	mov	x29, sp
  40e7c0:	bl	415270 <_ZdlPv@@Base>
  40e7c4:	ldp	x29, x30, [sp], #16
  40e7c8:	ret
  40e7cc:	brk	#0x1
  40e7d0:	ldp	d0, d1, [x0, #88]
  40e7d4:	ret
  40e7d8:	ldr	d0, [x0, #104]
  40e7dc:	ret
  40e7e0:	ldr	d0, [x0, #112]
  40e7e4:	ret
  40e7e8:	sub	sp, sp, #0x20
  40e7ec:	stp	x29, x30, [sp, #16]
  40e7f0:	add	x29, sp, #0x10
  40e7f4:	ldr	d1, [x0, #112]
  40e7f8:	ldp	d0, d2, [x0, #88]
  40e7fc:	fmov	d3, #5.000000000000000000e-01
  40e800:	mov	x0, sp
  40e804:	fmul	d1, d1, d3
  40e808:	fadd	d1, d2, d1
  40e80c:	bl	40a4ac <sqrt@plt+0x877c>
  40e810:	ldp	d0, d1, [sp]
  40e814:	ldp	x29, x30, [sp, #16]
  40e818:	add	sp, sp, #0x20
  40e81c:	ret
  40e820:	sub	sp, sp, #0x20
  40e824:	stp	x29, x30, [sp, #16]
  40e828:	add	x29, sp, #0x10
  40e82c:	ldr	d1, [x0, #112]
  40e830:	ldp	d0, d2, [x0, #88]
  40e834:	fmov	d3, #-5.000000000000000000e-01
  40e838:	mov	x0, sp
  40e83c:	fmul	d1, d1, d3
  40e840:	fadd	d1, d2, d1
  40e844:	bl	40a4ac <sqrt@plt+0x877c>
  40e848:	ldp	d0, d1, [sp]
  40e84c:	ldp	x29, x30, [sp, #16]
  40e850:	add	sp, sp, #0x20
  40e854:	ret
  40e858:	sub	sp, sp, #0x20
  40e85c:	stp	x29, x30, [sp, #16]
  40e860:	add	x29, sp, #0x10
  40e864:	ldp	d1, d0, [x0, #96]
  40e868:	ldr	d2, [x0, #88]
  40e86c:	fmov	d3, #5.000000000000000000e-01
  40e870:	mov	x0, sp
  40e874:	fmul	d0, d0, d3
  40e878:	fadd	d0, d2, d0
  40e87c:	bl	40a4ac <sqrt@plt+0x877c>
  40e880:	ldp	d0, d1, [sp]
  40e884:	ldp	x29, x30, [sp, #16]
  40e888:	add	sp, sp, #0x20
  40e88c:	ret
  40e890:	sub	sp, sp, #0x20
  40e894:	stp	x29, x30, [sp, #16]
  40e898:	add	x29, sp, #0x10
  40e89c:	ldp	d1, d0, [x0, #96]
  40e8a0:	ldr	d2, [x0, #88]
  40e8a4:	fmov	d3, #-5.000000000000000000e-01
  40e8a8:	mov	x0, sp
  40e8ac:	fmul	d0, d0, d3
  40e8b0:	fadd	d0, d2, d0
  40e8b4:	bl	40a4ac <sqrt@plt+0x877c>
  40e8b8:	ldp	d0, d1, [sp]
  40e8bc:	ldp	x29, x30, [sp, #16]
  40e8c0:	add	sp, sp, #0x20
  40e8c4:	ret
  40e8c8:	sub	sp, sp, #0x20
  40e8cc:	stp	x29, x30, [sp, #16]
  40e8d0:	add	x29, sp, #0x10
  40e8d4:	ldp	d1, d2, [x0, #104]
  40e8d8:	ldp	d3, d4, [x0, #88]
  40e8dc:	fmov	d0, #5.000000000000000000e-01
  40e8e0:	mov	x0, sp
  40e8e4:	fmul	d1, d1, d0
  40e8e8:	fmul	d2, d2, d0
  40e8ec:	fadd	d0, d3, d1
  40e8f0:	fadd	d1, d4, d2
  40e8f4:	bl	40a4ac <sqrt@plt+0x877c>
  40e8f8:	ldp	d0, d1, [sp]
  40e8fc:	ldp	x29, x30, [sp, #16]
  40e900:	add	sp, sp, #0x20
  40e904:	ret
  40e908:	sub	sp, sp, #0x20
  40e90c:	stp	x29, x30, [sp, #16]
  40e910:	add	x29, sp, #0x10
  40e914:	ldp	d1, d2, [x0, #104]
  40e918:	ldp	d3, d4, [x0, #88]
  40e91c:	fmov	d0, #5.000000000000000000e-01
  40e920:	mov	x0, sp
  40e924:	fmul	d1, d1, d0
  40e928:	fmul	d2, d2, d0
  40e92c:	fsub	d0, d3, d1
  40e930:	fadd	d1, d4, d2
  40e934:	bl	40a4ac <sqrt@plt+0x877c>
  40e938:	ldp	d0, d1, [sp]
  40e93c:	ldp	x29, x30, [sp, #16]
  40e940:	add	sp, sp, #0x20
  40e944:	ret
  40e948:	sub	sp, sp, #0x20
  40e94c:	stp	x29, x30, [sp, #16]
  40e950:	add	x29, sp, #0x10
  40e954:	ldp	d1, d2, [x0, #104]
  40e958:	ldp	d3, d4, [x0, #88]
  40e95c:	fmov	d0, #5.000000000000000000e-01
  40e960:	mov	x0, sp
  40e964:	fmul	d1, d1, d0
  40e968:	fmul	d2, d2, d0
  40e96c:	fadd	d0, d3, d1
  40e970:	fsub	d1, d4, d2
  40e974:	bl	40a4ac <sqrt@plt+0x877c>
  40e978:	ldp	d0, d1, [sp]
  40e97c:	ldp	x29, x30, [sp, #16]
  40e980:	add	sp, sp, #0x20
  40e984:	ret
  40e988:	sub	sp, sp, #0x20
  40e98c:	stp	x29, x30, [sp, #16]
  40e990:	add	x29, sp, #0x10
  40e994:	ldp	d1, d2, [x0, #104]
  40e998:	ldp	d3, d4, [x0, #88]
  40e99c:	fmov	d0, #5.000000000000000000e-01
  40e9a0:	mov	x0, sp
  40e9a4:	fmul	d1, d1, d0
  40e9a8:	fmul	d2, d2, d0
  40e9ac:	fsub	d0, d3, d1
  40e9b0:	fsub	d1, d4, d2
  40e9b4:	bl	40a4ac <sqrt@plt+0x877c>
  40e9b8:	ldp	d0, d1, [sp]
  40e9bc:	ldp	x29, x30, [sp, #16]
  40e9c0:	add	sp, sp, #0x20
  40e9c4:	ret
  40e9c8:	ldp	d0, d1, [x0, #88]
  40e9cc:	ret
  40e9d0:	brk	#0x1
  40e9d4:	stp	x29, x30, [sp, #-32]!
  40e9d8:	str	x19, [sp, #16]
  40e9dc:	mov	x29, sp
  40e9e0:	mov	x19, x0
  40e9e4:	bl	40e704 <sqrt@plt+0xc9d4>
  40e9e8:	mov	x0, x19
  40e9ec:	bl	415270 <_ZdlPv@@Base>
  40e9f0:	ldr	x19, [sp, #16]
  40e9f4:	ldp	x29, x30, [sp], #32
  40e9f8:	ret
  40e9fc:	mov	w0, #0x1                   	// #1
  40ea00:	ret
  40ea04:	stp	x29, x30, [sp, #-32]!
  40ea08:	str	x19, [sp, #16]
  40ea0c:	mov	x29, sp
  40ea10:	mov	x19, x0
  40ea14:	bl	40e704 <sqrt@plt+0xc9d4>
  40ea18:	mov	x0, x19
  40ea1c:	bl	415270 <_ZdlPv@@Base>
  40ea20:	ldr	x19, [sp, #16]
  40ea24:	ldp	x29, x30, [sp], #32
  40ea28:	ret
  40ea2c:	ldr	d0, [x0, #104]
  40ea30:	fmov	d1, #5.000000000000000000e-01
  40ea34:	fmul	d0, d0, d1
  40ea38:	ret
  40ea3c:	sub	sp, sp, #0x20
  40ea40:	stp	x29, x30, [sp, #16]
  40ea44:	add	x29, sp, #0x10
  40ea48:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ea4c:	ldr	d0, [x8, #1688]
  40ea50:	ldp	d1, d2, [x0, #104]
  40ea54:	ldp	d3, d4, [x0, #88]
  40ea58:	mov	x0, sp
  40ea5c:	fdiv	d1, d1, d0
  40ea60:	fdiv	d2, d2, d0
  40ea64:	fadd	d0, d3, d1
  40ea68:	fadd	d1, d4, d2
  40ea6c:	bl	40a4ac <sqrt@plt+0x877c>
  40ea70:	ldp	d0, d1, [sp]
  40ea74:	ldp	x29, x30, [sp, #16]
  40ea78:	add	sp, sp, #0x20
  40ea7c:	ret
  40ea80:	sub	sp, sp, #0x20
  40ea84:	stp	x29, x30, [sp, #16]
  40ea88:	add	x29, sp, #0x10
  40ea8c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ea90:	ldr	d0, [x8, #1688]
  40ea94:	ldp	d1, d2, [x0, #104]
  40ea98:	ldp	d3, d4, [x0, #88]
  40ea9c:	mov	x0, sp
  40eaa0:	fdiv	d1, d1, d0
  40eaa4:	fdiv	d2, d2, d0
  40eaa8:	fsub	d0, d3, d1
  40eaac:	fadd	d1, d4, d2
  40eab0:	bl	40a4ac <sqrt@plt+0x877c>
  40eab4:	ldp	d0, d1, [sp]
  40eab8:	ldp	x29, x30, [sp, #16]
  40eabc:	add	sp, sp, #0x20
  40eac0:	ret
  40eac4:	sub	sp, sp, #0x20
  40eac8:	stp	x29, x30, [sp, #16]
  40eacc:	add	x29, sp, #0x10
  40ead0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ead4:	ldr	d0, [x8, #1688]
  40ead8:	ldp	d1, d2, [x0, #104]
  40eadc:	ldp	d3, d4, [x0, #88]
  40eae0:	mov	x0, sp
  40eae4:	fdiv	d1, d1, d0
  40eae8:	fdiv	d2, d2, d0
  40eaec:	fadd	d0, d3, d1
  40eaf0:	fsub	d1, d4, d2
  40eaf4:	bl	40a4ac <sqrt@plt+0x877c>
  40eaf8:	ldp	d0, d1, [sp]
  40eafc:	ldp	x29, x30, [sp, #16]
  40eb00:	add	sp, sp, #0x20
  40eb04:	ret
  40eb08:	sub	sp, sp, #0x20
  40eb0c:	stp	x29, x30, [sp, #16]
  40eb10:	add	x29, sp, #0x10
  40eb14:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40eb18:	ldr	d0, [x8, #1688]
  40eb1c:	ldp	d1, d2, [x0, #104]
  40eb20:	ldp	d3, d4, [x0, #88]
  40eb24:	mov	x0, sp
  40eb28:	fdiv	d1, d1, d0
  40eb2c:	fdiv	d2, d2, d0
  40eb30:	fsub	d0, d3, d1
  40eb34:	fsub	d1, d4, d2
  40eb38:	bl	40a4ac <sqrt@plt+0x877c>
  40eb3c:	ldp	d0, d1, [sp]
  40eb40:	ldp	x29, x30, [sp, #16]
  40eb44:	add	sp, sp, #0x20
  40eb48:	ret
  40eb4c:	mov	w0, #0x3                   	// #3
  40eb50:	ret
  40eb54:	stp	x29, x30, [sp, #-32]!
  40eb58:	str	x19, [sp, #16]
  40eb5c:	mov	x29, sp
  40eb60:	mov	x19, x0
  40eb64:	bl	40e704 <sqrt@plt+0xc9d4>
  40eb68:	mov	x0, x19
  40eb6c:	bl	415270 <_ZdlPv@@Base>
  40eb70:	ldr	x19, [sp, #16]
  40eb74:	ldp	x29, x30, [sp], #32
  40eb78:	ret
  40eb7c:	mov	w0, #0x2                   	// #2
  40eb80:	ret
  40eb84:	stp	x29, x30, [sp, #-32]!
  40eb88:	str	x19, [sp, #16]
  40eb8c:	mov	x29, sp
  40eb90:	mov	x19, x0
  40eb94:	bl	40e704 <sqrt@plt+0xc9d4>
  40eb98:	mov	x0, x19
  40eb9c:	bl	415270 <_ZdlPv@@Base>
  40eba0:	ldr	x19, [sp, #16]
  40eba4:	ldp	x29, x30, [sp], #32
  40eba8:	ret
  40ebac:	ldp	d0, d1, [x0, #104]
  40ebb0:	ret
  40ebb4:	mov	w0, #0x8                   	// #8
  40ebb8:	ret
  40ebbc:	brk	#0x1
  40ebc0:	ldp	d0, d1, [x0, #120]
  40ebc4:	ret
  40ebc8:	ldp	d0, d1, [x0, #136]
  40ebcc:	ret
  40ebd0:	ldp	d0, d1, [x0, #120]
  40ebd4:	ret
  40ebd8:	ldr	d0, [x0, #144]
  40ebdc:	ldr	d1, [x0, #128]
  40ebe0:	add	x8, x0, #0x88
  40ebe4:	add	x9, x0, #0x78
  40ebe8:	fsub	d0, d0, d1
  40ebec:	fcmp	d0, #0.0
  40ebf0:	csel	x8, x8, x9, gt
  40ebf4:	ldp	d0, d1, [x8]
  40ebf8:	ret
  40ebfc:	ldr	d0, [x0, #144]
  40ec00:	ldr	d1, [x0, #128]
  40ec04:	add	x8, x0, #0x88
  40ec08:	add	x9, x0, #0x78
  40ec0c:	fsub	d0, d0, d1
  40ec10:	fcmp	d0, #0.0
  40ec14:	csel	x8, x8, x9, mi  // mi = first
  40ec18:	ldp	d0, d1, [x8]
  40ec1c:	ret
  40ec20:	ldr	d0, [x0, #136]!
  40ec24:	mov	x8, x0
  40ec28:	ldr	d1, [x8, #-16]!
  40ec2c:	fsub	d0, d0, d1
  40ec30:	fcmp	d0, #0.0
  40ec34:	csel	x8, x0, x8, gt
  40ec38:	ldp	d0, d1, [x8]
  40ec3c:	ret
  40ec40:	ldr	d0, [x0, #136]!
  40ec44:	mov	x8, x0
  40ec48:	ldr	d1, [x8, #-16]!
  40ec4c:	fsub	d0, d0, d1
  40ec50:	fcmp	d0, #0.0
  40ec54:	csel	x8, x0, x8, mi  // mi = first
  40ec58:	ldp	d0, d1, [x8]
  40ec5c:	ret
  40ec60:	sub	sp, sp, #0x20
  40ec64:	stp	x29, x30, [sp, #16]
  40ec68:	add	x29, sp, #0x10
  40ec6c:	add	x8, x0, #0x78
  40ec70:	add	x1, x0, #0x88
  40ec74:	mov	x0, x8
  40ec78:	bl	40a58c <sqrt@plt+0x885c>
  40ec7c:	stp	d0, d1, [sp]
  40ec80:	fmov	d0, #2.000000000000000000e+00
  40ec84:	mov	x0, sp
  40ec88:	bl	40a424 <sqrt@plt+0x86f4>
  40ec8c:	ldp	x29, x30, [sp, #16]
  40ec90:	add	sp, sp, #0x20
  40ec94:	ret
  40ec98:	mov	w0, #0x6                   	// #6
  40ec9c:	ret
  40eca0:	stp	x29, x30, [sp, #-32]!
  40eca4:	str	x19, [sp, #16]
  40eca8:	mov	x29, sp
  40ecac:	mov	x19, x0
  40ecb0:	bl	40e764 <sqrt@plt+0xca34>
  40ecb4:	mov	x0, x19
  40ecb8:	bl	415270 <_ZdlPv@@Base>
  40ecbc:	ldr	x19, [sp, #16]
  40ecc0:	ldp	x29, x30, [sp], #32
  40ecc4:	ret
  40ecc8:	mov	w0, #0x5                   	// #5
  40eccc:	ret
  40ecd0:	stp	x29, x30, [sp, #-32]!
  40ecd4:	str	x19, [sp, #16]
  40ecd8:	mov	x29, sp
  40ecdc:	mov	x19, x0
  40ece0:	bl	40e704 <sqrt@plt+0xc9d4>
  40ece4:	mov	x0, x19
  40ece8:	bl	415270 <_ZdlPv@@Base>
  40ecec:	ldr	x19, [sp, #16]
  40ecf0:	ldp	x29, x30, [sp], #32
  40ecf4:	ret
  40ecf8:	ldp	d0, d1, [x0, #160]
  40ecfc:	ret
  40ed00:	ldr	d0, [x0, #176]
  40ed04:	ret
  40ed08:	ldp	d0, d1, [x0, #160]
  40ed0c:	ret
  40ed10:	mov	w0, #0x4                   	// #4
  40ed14:	ret
  40ed18:	stp	x29, x30, [sp, #-32]!
  40ed1c:	str	x19, [sp, #16]
  40ed20:	mov	x29, sp
  40ed24:	mov	x19, x0
  40ed28:	bl	40e704 <sqrt@plt+0xc9d4>
  40ed2c:	mov	x0, x19
  40ed30:	bl	415270 <_ZdlPv@@Base>
  40ed34:	ldr	x19, [sp, #16]
  40ed38:	ldp	x29, x30, [sp], #32
  40ed3c:	ret
  40ed40:	mov	w0, #0x9                   	// #9
  40ed44:	ret
  40ed48:	stp	x29, x30, [sp, #-32]!
  40ed4c:	str	x19, [sp, #16]
  40ed50:	mov	x29, sp
  40ed54:	mov	x19, x0
  40ed58:	bl	40e764 <sqrt@plt+0xca34>
  40ed5c:	mov	x0, x19
  40ed60:	bl	415270 <_ZdlPv@@Base>
  40ed64:	ldr	x19, [sp, #16]
  40ed68:	ldp	x29, x30, [sp], #32
  40ed6c:	ret
  40ed70:	mov	w0, #0x7                   	// #7
  40ed74:	ret
  40ed78:	sub	sp, sp, #0x80
  40ed7c:	stp	d13, d12, [sp, #32]
  40ed80:	stp	d11, d10, [sp, #48]
  40ed84:	stp	d9, d8, [sp, #64]
  40ed88:	stp	x29, x30, [sp, #80]
  40ed8c:	stp	x22, x21, [sp, #96]
  40ed90:	stp	x20, x19, [sp, #112]
  40ed94:	add	x29, sp, #0x20
  40ed98:	ldr	w8, [x2]
  40ed9c:	mov	x21, x2
  40eda0:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40eda4:	mov	x19, x1
  40eda8:	cmp	w8, #0x3
  40edac:	mov	x20, x0
  40edb0:	cset	w0, eq  // eq = none
  40edb4:	add	x2, x2, #0xc00
  40edb8:	mov	w1, #0x1c                  	// #28
  40edbc:	mov	v8.16b, v0.16b
  40edc0:	bl	40504c <sqrt@plt+0x331c>
  40edc4:	ldr	q0, [x21]
  40edc8:	ldr	x8, [x21, #16]
  40edcc:	mov	w9, #0x1                   	// #1
  40edd0:	str	q0, [sp]
  40edd4:	str	x8, [sp, #16]
  40edd8:	str	w9, [sp]
  40eddc:	ldr	d0, [x21, #8]
  40ede0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ede4:	ldr	d1, [x8, #2744]
  40ede8:	fdiv	d9, d0, d8
  40edec:	fcmp	d9, d1
  40edf0:	b.ge	40ee2c <sqrt@plt+0xd0fc>  // b.tcont
  40edf4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40edf8:	ldr	d0, [x8, #2752]
  40edfc:	fmov	d1, #4.000000000000000000e+00
  40ee00:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ee04:	fmul	d1, d9, d1
  40ee08:	fdiv	d0, d0, d1
  40ee0c:	ldr	d1, [x8, #2760]
  40ee10:	fcvtps	w8, d0
  40ee14:	lsl	w22, w8, #2
  40ee18:	scvtf	d0, w22
  40ee1c:	fdiv	d0, d1, d0
  40ee20:	cmp	w22, #0x1
  40ee24:	b.ge	40ee68 <sqrt@plt+0xd138>  // b.tcont
  40ee28:	b	40eed8 <sqrt@plt+0xd1a8>
  40ee2c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ee30:	ldr	d0, [x8, #1680]
  40ee34:	fcmp	d9, d0
  40ee38:	b.pl	40ee4c <sqrt@plt+0xd11c>  // b.nfrst
  40ee3c:	mov	w22, #0x4                   	// #4
  40ee40:	cmp	w22, #0x1
  40ee44:	b.ge	40ee68 <sqrt@plt+0xd138>  // b.tcont
  40ee48:	b	40eed8 <sqrt@plt+0xd1a8>
  40ee4c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ee50:	ldr	d0, [x8, #2752]
  40ee54:	fcmp	d9, d0
  40ee58:	b.pl	40eeb8 <sqrt@plt+0xd188>  // b.nfrst
  40ee5c:	mov	w22, #0x2                   	// #2
  40ee60:	cmp	w22, #0x1
  40ee64:	b.lt	40eed8 <sqrt@plt+0xd1a8>  // b.tstop
  40ee68:	fsub	d0, d0, d9
  40ee6c:	fmov	d1, #5.000000000000000000e-01
  40ee70:	fmov	d10, xzr
  40ee74:	fadd	d11, d9, d0
  40ee78:	fmul	d12, d9, d1
  40ee7c:	fmov	d13, #1.000000000000000000e+00
  40ee80:	ldr	x8, [x20]
  40ee84:	fmul	d0, d11, d10
  40ee88:	fsub	d1, d0, d12
  40ee8c:	fadd	d2, d9, d1
  40ee90:	ldr	x8, [x8, #176]
  40ee94:	mov	x0, x20
  40ee98:	mov	x1, x19
  40ee9c:	mov	v0.16b, v8.16b
  40eea0:	mov	x2, x21
  40eea4:	blr	x8
  40eea8:	subs	w22, w22, #0x1
  40eeac:	fadd	d10, d10, d13
  40eeb0:	b.ne	40ee80 <sqrt@plt+0xd150>  // b.any
  40eeb4:	b	40eed8 <sqrt@plt+0xd1a8>
  40eeb8:	ldr	x8, [x20]
  40eebc:	fmov	d1, #-1.000000000000000000e+00
  40eec0:	mov	x2, sp
  40eec4:	mov	x0, x20
  40eec8:	ldr	x8, [x8, #32]
  40eecc:	mov	x1, x19
  40eed0:	mov	v0.16b, v8.16b
  40eed4:	blr	x8
  40eed8:	ldp	x20, x19, [sp, #112]
  40eedc:	ldp	x22, x21, [sp, #96]
  40eee0:	ldp	x29, x30, [sp, #80]
  40eee4:	ldp	d9, d8, [sp, #64]
  40eee8:	ldp	d11, d10, [sp, #48]
  40eeec:	ldp	d13, d12, [sp, #32]
  40eef0:	add	sp, sp, #0x80
  40eef4:	ret
  40eef8:	sub	sp, sp, #0x80
  40eefc:	stp	d11, d10, [sp, #48]
  40ef00:	stp	d9, d8, [sp, #64]
  40ef04:	stp	x29, x30, [sp, #80]
  40ef08:	stp	x22, x21, [sp, #96]
  40ef0c:	stp	x20, x19, [sp, #112]
  40ef10:	add	x29, sp, #0x30
  40ef14:	ldr	w8, [x2]
  40ef18:	mov	x19, x2
  40ef1c:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ef20:	mov	x20, x1
  40ef24:	cmp	w8, #0x2
  40ef28:	mov	x21, x0
  40ef2c:	cset	w0, eq  // eq = none
  40ef30:	add	x2, x2, #0xc00
  40ef34:	mov	w1, #0x3f                  	// #63
  40ef38:	mov	v8.16b, v0.16b
  40ef3c:	bl	40504c <sqrt@plt+0x331c>
  40ef40:	ldr	d0, [x19, #8]
  40ef44:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  40ef48:	ldr	d1, [x8, #1680]
  40ef4c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ef50:	fdiv	d0, d0, d8
  40ef54:	fcmp	d0, d1
  40ef58:	b.ge	40ef8c <sqrt@plt+0xd25c>  // b.tcont
  40ef5c:	ldr	d1, [x8, #2752]
  40ef60:	fadd	d0, d0, d0
  40ef64:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ef68:	fdiv	d0, d1, d0
  40ef6c:	ldr	d1, [x8, #2760]
  40ef70:	fcvtzs	w8, d0
  40ef74:	lsl	w22, w8, #2
  40ef78:	scvtf	d0, w22
  40ef7c:	fdiv	d11, d1, d0
  40ef80:	cmp	w22, #0x1
  40ef84:	b.ge	40ef9c <sqrt@plt+0xd26c>  // b.tcont
  40ef88:	b	40f008 <sqrt@plt+0xd2d8>
  40ef8c:	ldr	d11, [x8, #2752]
  40ef90:	mov	w22, #0x2                   	// #2
  40ef94:	cmp	w22, #0x1
  40ef98:	b.lt	40f008 <sqrt@plt+0xd2d8>  // b.tstop
  40ef9c:	fmov	d9, xzr
  40efa0:	mov	v0.16b, v9.16b
  40efa4:	bl	401910 <cos@plt>
  40efa8:	mov	v10.16b, v0.16b
  40efac:	mov	v0.16b, v9.16b
  40efb0:	bl	401bd0 <sin@plt>
  40efb4:	mov	v1.16b, v0.16b
  40efb8:	mov	x0, sp
  40efbc:	mov	v0.16b, v10.16b
  40efc0:	bl	40a4ac <sqrt@plt+0x877c>
  40efc4:	mov	x0, sp
  40efc8:	mov	v0.16b, v8.16b
  40efcc:	bl	40a5c0 <sqrt@plt+0x8890>
  40efd0:	add	x1, sp, #0x10
  40efd4:	mov	x0, x20
  40efd8:	stp	d0, d1, [sp, #16]
  40efdc:	bl	40a58c <sqrt@plt+0x885c>
  40efe0:	stp	d0, d1, [x29, #-16]
  40efe4:	ldr	x8, [x21]
  40efe8:	sub	x1, x29, #0x10
  40efec:	mov	x0, x21
  40eff0:	mov	x2, x19
  40eff4:	ldr	x8, [x8, #168]
  40eff8:	blr	x8
  40effc:	subs	w22, w22, #0x1
  40f000:	fadd	d9, d11, d9
  40f004:	b.ne	40efa0 <sqrt@plt+0xd270>  // b.any
  40f008:	ldp	x20, x19, [sp, #112]
  40f00c:	ldp	x22, x21, [sp, #96]
  40f010:	ldp	x29, x30, [sp, #80]
  40f014:	ldp	d9, d8, [sp, #64]
  40f018:	ldp	d11, d10, [sp, #48]
  40f01c:	add	sp, sp, #0x80
  40f020:	ret
  40f024:	sub	sp, sp, #0xc0
  40f028:	str	d12, [sp, #80]
  40f02c:	stp	d11, d10, [sp, #88]
  40f030:	stp	d9, d8, [sp, #104]
  40f034:	stp	x29, x30, [sp, #120]
  40f038:	str	x25, [sp, #136]
  40f03c:	stp	x24, x23, [sp, #144]
  40f040:	stp	x22, x21, [sp, #160]
  40f044:	stp	x20, x19, [sp, #176]
  40f048:	add	x29, sp, #0x50
  40f04c:	ldr	w8, [x5]
  40f050:	adrp	x25, 41b000 <_ZdlPvm@@Base+0x5d78>
  40f054:	add	x25, x25, #0xc00
  40f058:	mov	x24, x2
  40f05c:	cmp	w8, #0x1
  40f060:	mov	x21, x1
  40f064:	mov	x20, x0
  40f068:	cset	w0, eq  // eq = none
  40f06c:	mov	w1, #0x56                  	// #86
  40f070:	mov	x2, x25
  40f074:	mov	x19, x5
  40f078:	mov	x22, x4
  40f07c:	mov	x23, x3
  40f080:	bl	40504c <sqrt@plt+0x331c>
  40f084:	ldp	d0, d1, [x22]
  40f088:	mov	w1, #0x57                  	// #87
  40f08c:	mov	x2, x25
  40f090:	fcmp	d0, #0.0
  40f094:	cset	w8, ne  // ne = any
  40f098:	fcmp	d1, #0.0
  40f09c:	cset	w9, ne  // ne = any
  40f0a0:	and	w0, w8, w9
  40f0a4:	bl	40504c <sqrt@plt+0x331c>
  40f0a8:	mov	x0, x24
  40f0ac:	mov	x1, x23
  40f0b0:	bl	40a58c <sqrt@plt+0x885c>
  40f0b4:	stp	d0, d1, [x29, #-16]
  40f0b8:	fmov	d0, #2.000000000000000000e+00
  40f0bc:	sub	x0, x29, #0x10
  40f0c0:	bl	40a424 <sqrt@plt+0x86f4>
  40f0c4:	ldp	d3, d2, [x22]
  40f0c8:	fdiv	d2, d1, d2
  40f0cc:	fdiv	d1, d0, d3
  40f0d0:	mov	v0.16b, v2.16b
  40f0d4:	bl	401ab0 <atan2@plt>
  40f0d8:	ldr	d9, [x22]
  40f0dc:	mov	v8.16b, v0.16b
  40f0e0:	bl	401910 <cos@plt>
  40f0e4:	ldr	d10, [x22, #8]
  40f0e8:	fmul	d9, d9, d0
  40f0ec:	mov	v0.16b, v8.16b
  40f0f0:	bl	401bd0 <sin@plt>
  40f0f4:	fmul	d1, d10, d0
  40f0f8:	sub	x0, x29, #0x10
  40f0fc:	mov	v0.16b, v9.16b
  40f100:	bl	40a4ac <sqrt@plt+0x877c>
  40f104:	ldp	d0, d1, [x22]
  40f108:	ldp	d3, d2, [x29, #-16]
  40f10c:	fmul	d9, d0, d0
  40f110:	fmul	d10, d1, d1
  40f114:	fmul	d0, d9, d9
  40f118:	fmul	d1, d10, d10
  40f11c:	fmul	d4, d0, d2
  40f120:	fmul	d5, d1, d3
  40f124:	fmul	d2, d2, d4
  40f128:	fmul	d3, d3, d5
  40f12c:	fadd	d2, d2, d3
  40f130:	fdiv	d3, d2, d0
  40f134:	fdiv	d3, d3, d1
  40f138:	fmul	d3, d2, d3
  40f13c:	fdiv	d0, d3, d0
  40f140:	fdiv	d0, d0, d1
  40f144:	fmul	d0, d2, d0
  40f148:	fsqrt	d8, d0
  40f14c:	fcmp	d8, d8
  40f150:	fsub	d11, d9, d10
  40f154:	b.vs	40f350 <sqrt@plt+0xd620>
  40f158:	ldp	d0, d1, [x29, #-16]
  40f15c:	fneg	d2, d11
  40f160:	sub	x0, x29, #0x20
  40f164:	fmul	d3, d11, d0
  40f168:	fmul	d2, d1, d2
  40f16c:	fdiv	d3, d3, d9
  40f170:	fdiv	d2, d2, d10
  40f174:	fmul	d3, d0, d3
  40f178:	fmul	d2, d1, d2
  40f17c:	fdiv	d3, d3, d9
  40f180:	fdiv	d2, d2, d10
  40f184:	fmul	d0, d0, d3
  40f188:	fmul	d1, d1, d2
  40f18c:	bl	40a4ac <sqrt@plt+0x877c>
  40f190:	ldp	d1, d0, [x24]
  40f194:	ldp	d3, d2, [x29, #-32]
  40f198:	fsub	d0, d0, d2
  40f19c:	fsub	d1, d1, d3
  40f1a0:	bl	401ab0 <atan2@plt>
  40f1a4:	mov	v9.16b, v0.16b
  40f1a8:	ldp	d1, d0, [x23]
  40f1ac:	ldp	d3, d2, [x29, #-32]
  40f1b0:	fsub	d0, d0, d2
  40f1b4:	fsub	d1, d1, d3
  40f1b8:	bl	401ab0 <atan2@plt>
  40f1bc:	mov	v10.16b, v0.16b
  40f1c0:	mov	v0.16b, v9.16b
  40f1c4:	bl	401910 <cos@plt>
  40f1c8:	fmul	d11, d8, d0
  40f1cc:	mov	v0.16b, v9.16b
  40f1d0:	bl	401bd0 <sin@plt>
  40f1d4:	fmul	d1, d8, d0
  40f1d8:	add	x0, sp, #0x10
  40f1dc:	mov	v0.16b, v11.16b
  40f1e0:	bl	40a4ac <sqrt@plt+0x877c>
  40f1e4:	add	x0, sp, #0x10
  40f1e8:	sub	x1, x29, #0x20
  40f1ec:	bl	40a58c <sqrt@plt+0x885c>
  40f1f0:	stp	d0, d1, [sp, #32]
  40f1f4:	mov	v0.16b, v10.16b
  40f1f8:	bl	401910 <cos@plt>
  40f1fc:	fmul	d11, d8, d0
  40f200:	mov	v0.16b, v10.16b
  40f204:	bl	401bd0 <sin@plt>
  40f208:	fmul	d1, d8, d0
  40f20c:	mov	x0, sp
  40f210:	mov	v0.16b, v11.16b
  40f214:	bl	40a4ac <sqrt@plt+0x877c>
  40f218:	mov	x0, sp
  40f21c:	sub	x1, x29, #0x20
  40f220:	bl	40a58c <sqrt@plt+0x885c>
  40f224:	add	x1, sp, #0x20
  40f228:	mov	x0, x24
  40f22c:	stp	d0, d1, [sp, #16]
  40f230:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f234:	mov	x0, sp
  40f238:	stp	d0, d1, [sp]
  40f23c:	bl	40a60c <sqrt@plt+0x88dc>
  40f240:	mov	x0, x24
  40f244:	mov	x1, x24
  40f248:	mov	v11.16b, v0.16b
  40f24c:	bl	40a5f4 <sqrt@plt+0x88c4>
  40f250:	mov	v1.16b, v0.16b
  40f254:	fsqrt	d0, d0
  40f258:	fcmp	d0, d0
  40f25c:	b.vs	40f35c <sqrt@plt+0xd62c>
  40f260:	add	x1, sp, #0x10
  40f264:	mov	x0, x23
  40f268:	fdiv	d12, d11, d0
  40f26c:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f270:	mov	x0, sp
  40f274:	stp	d0, d1, [sp]
  40f278:	bl	40a60c <sqrt@plt+0x88dc>
  40f27c:	mov	x0, x23
  40f280:	mov	x1, x23
  40f284:	mov	v11.16b, v0.16b
  40f288:	bl	40a5f4 <sqrt@plt+0x88c4>
  40f28c:	mov	v1.16b, v0.16b
  40f290:	fsqrt	d0, d0
  40f294:	fcmp	d0, d0
  40f298:	b.vs	40f368 <sqrt@plt+0xd638>
  40f29c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40f2a0:	ldr	d1, [x8, #2768]
  40f2a4:	fcmp	d12, d1
  40f2a8:	b.pl	40f2f0 <sqrt@plt+0xd5c0>  // b.nfrst
  40f2ac:	fdiv	d0, d11, d0
  40f2b0:	fcmp	d0, d1
  40f2b4:	b.pl	40f2f0 <sqrt@plt+0xd5c0>  // b.nfrst
  40f2b8:	sub	x0, x29, #0x20
  40f2bc:	mov	x1, x21
  40f2c0:	bl	40a58c <sqrt@plt+0x885c>
  40f2c4:	stp	d0, d1, [sp]
  40f2c8:	ldr	x8, [x20]
  40f2cc:	mov	x1, sp
  40f2d0:	mov	x0, x20
  40f2d4:	mov	v0.16b, v8.16b
  40f2d8:	ldr	x8, [x8, #176]
  40f2dc:	mov	v1.16b, v9.16b
  40f2e0:	mov	v2.16b, v10.16b
  40f2e4:	mov	x2, x19
  40f2e8:	blr	x8
  40f2ec:	b	40f328 <sqrt@plt+0xd5f8>
  40f2f0:	sub	x3, x29, #0x10
  40f2f4:	mov	x0, x20
  40f2f8:	mov	x1, x21
  40f2fc:	mov	x2, x24
  40f300:	mov	x4, x22
  40f304:	mov	x5, x19
  40f308:	bl	40f024 <sqrt@plt+0xd2f4>
  40f30c:	sub	x2, x29, #0x10
  40f310:	mov	x0, x20
  40f314:	mov	x1, x21
  40f318:	mov	x3, x23
  40f31c:	mov	x4, x22
  40f320:	mov	x5, x19
  40f324:	bl	40f024 <sqrt@plt+0xd2f4>
  40f328:	ldp	x20, x19, [sp, #176]
  40f32c:	ldp	x22, x21, [sp, #160]
  40f330:	ldp	x24, x23, [sp, #144]
  40f334:	ldr	x25, [sp, #136]
  40f338:	ldp	x29, x30, [sp, #120]
  40f33c:	ldp	d9, d8, [sp, #104]
  40f340:	ldp	d11, d10, [sp, #88]
  40f344:	ldr	d12, [sp, #80]
  40f348:	add	sp, sp, #0xc0
  40f34c:	ret
  40f350:	bl	401d30 <sqrt@plt>
  40f354:	mov	v8.16b, v0.16b
  40f358:	b	40f158 <sqrt@plt+0xd428>
  40f35c:	mov	v0.16b, v1.16b
  40f360:	bl	401d30 <sqrt@plt>
  40f364:	b	40f260 <sqrt@plt+0xd530>
  40f368:	mov	v0.16b, v1.16b
  40f36c:	bl	401d30 <sqrt@plt>
  40f370:	b	40f29c <sqrt@plt+0xd56c>
  40f374:	sub	sp, sp, #0x130
  40f378:	stp	d15, d14, [sp, #144]
  40f37c:	stp	d13, d12, [sp, #160]
  40f380:	stp	d11, d10, [sp, #176]
  40f384:	stp	d9, d8, [sp, #192]
  40f388:	stp	x29, x30, [sp, #208]
  40f38c:	str	x28, [sp, #224]
  40f390:	stp	x26, x25, [sp, #240]
  40f394:	stp	x24, x23, [sp, #256]
  40f398:	stp	x22, x21, [sp, #272]
  40f39c:	stp	x20, x19, [sp, #288]
  40f3a0:	add	x29, sp, #0x90
  40f3a4:	ldr	w8, [x3]
  40f3a8:	mov	x19, x2
  40f3ac:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40f3b0:	mov	x20, x1
  40f3b4:	cmp	w8, #0x3
  40f3b8:	mov	x21, x0
  40f3bc:	cset	w0, eq  // eq = none
  40f3c0:	add	x2, x2, #0xc00
  40f3c4:	mov	w1, #0x7e                  	// #126
  40f3c8:	mov	x22, x3
  40f3cc:	bl	40504c <sqrt@plt+0x331c>
  40f3d0:	ldp	d0, d9, [x19]
  40f3d4:	ldr	q1, [x22]
  40f3d8:	ldr	x8, [x22, #16]
  40f3dc:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x4d78>
  40f3e0:	fadd	d6, d0, d9
  40f3e4:	stur	q1, [x29, #-32]
  40f3e8:	fsub	d1, d0, d9
  40f3ec:	fmov	d7, #5.000000000000000000e-01
  40f3f0:	fmov	d2, #-3.000000000000000000e+00
  40f3f4:	ldr	d3, [x10, #1680]
  40f3f8:	fdiv	d1, d1, d6
  40f3fc:	fmul	d8, d0, d7
  40f400:	fmul	d0, d1, d2
  40f404:	mov	w9, #0x1                   	// #1
  40f408:	fmov	d4, #-1.600000000000000000e+01
  40f40c:	fmul	d0, d1, d0
  40f410:	mov	x10, #0x4050000000000000    	// #4634204016564240384
  40f414:	stur	x8, [x29, #-16]
  40f418:	stur	w9, [x29, #-32]
  40f41c:	fmul	d2, d1, d4
  40f420:	fmul	d0, d1, d0
  40f424:	fmul	d3, d6, d3
  40f428:	fmov	d6, x10
  40f42c:	fmul	d2, d1, d2
  40f430:	fmul	d0, d1, d0
  40f434:	ldr	d1, [x22, #8]
  40f438:	fadd	d2, d2, d6
  40f43c:	fadd	d0, d0, d6
  40f440:	fdiv	d0, d0, d2
  40f444:	fmul	d10, d3, d0
  40f448:	fmov	d5, #1.250000000000000000e-01
  40f44c:	fdiv	d0, d10, d1
  40f450:	fmul	d0, d0, d5
  40f454:	fadd	d0, d0, d7
  40f458:	fcvtzs	w8, d0
  40f45c:	mov	w10, #0x8                   	// #8
  40f460:	fmul	d2, d10, d5
  40f464:	lsl	w9, w8, #3
  40f468:	cmp	w8, #0x1
  40f46c:	csel	w24, w10, w9, lt  // lt = tstop
  40f470:	fcsel	d0, d2, d1, lt  // lt = tstop
  40f474:	str	d0, [x29, #88]
  40f478:	orr	w23, w24, #0x1
  40f47c:	cmp	w24, #0x0
  40f480:	sub	x0, x29, #0x30
  40f484:	fmov	d1, xzr
  40f488:	mov	v0.16b, v8.16b
  40f48c:	csel	w26, w23, w24, lt  // lt = tstop
  40f490:	fmov	d11, xzr
  40f494:	bl	40a4ac <sqrt@plt+0x877c>
  40f498:	ldur	q0, [x29, #-48]
  40f49c:	stur	q0, [x29, #-64]
  40f4a0:	tbnz	w24, #31, 40f670 <sqrt@plt+0xd940>
  40f4a4:	ldr	d0, [x22, #8]
  40f4a8:	asr	w8, w26, #1
  40f4ac:	fmov	d1, #1.000000000000000000e+01
  40f4b0:	scvtf	d2, w8
  40f4b4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40f4b8:	fdiv	d0, d1, d0
  40f4bc:	ldr	d14, [x8, #2752]
  40f4c0:	fcvtzs	w8, d0
  40f4c4:	fmov	d0, #5.000000000000000000e-01
  40f4c8:	fmul	d9, d9, d0
  40f4cc:	ldr	d0, [x29, #88]
  40f4d0:	mov	w24, wzr
  40f4d4:	mov	w25, wzr
  40f4d8:	scvtf	d15, w8
  40f4dc:	fmul	d0, d0, d2
  40f4e0:	fsub	d0, d10, d0
  40f4e4:	fdiv	d0, d0, d2
  40f4e8:	str	d0, [sp, #8]
  40f4ec:	b	40f4fc <sqrt@plt+0xd7cc>
  40f4f0:	cmp	w22, w23
  40f4f4:	mov	w25, w22
  40f4f8:	b.eq	40f670 <sqrt@plt+0xd940>  // b.none
  40f4fc:	ldr	d4, [x29, #88]
  40f500:	lsr	w8, w25, #1
  40f504:	scvtf	d2, w8
  40f508:	fmov	d3, #5.000000000000000000e-01
  40f50c:	fadd	d2, d2, d3
  40f510:	fmul	d2, d4, d2
  40f514:	ldr	d4, [sp, #8]
  40f518:	add	w22, w25, #0x1
  40f51c:	lsr	w8, w22, #1
  40f520:	ldp	q1, q0, [x29, #-64]
  40f524:	scvtf	d3, w8
  40f528:	fmul	d3, d4, d3
  40f52c:	fadd	d12, d2, d3
  40f530:	fcmp	d11, d12
  40f534:	fmov	d13, xzr
  40f538:	stp	q1, q0, [sp, #48]
  40f53c:	b.pl	40f5bc <sqrt@plt+0xd88c>  // b.nfrst
  40f540:	lsl	w8, w24, #1
  40f544:	add	w26, w8, #0x2
  40f548:	ldur	q0, [x29, #-48]
  40f54c:	scvtf	d1, w26
  40f550:	fmul	d1, d1, d14
  40f554:	fdiv	d10, d1, d15
  40f558:	str	q0, [sp, #64]
  40f55c:	mov	v0.16b, v10.16b
  40f560:	mov	v13.16b, v11.16b
  40f564:	add	w24, w24, #0x1
  40f568:	bl	401910 <cos@plt>
  40f56c:	fmul	d11, d8, d0
  40f570:	mov	v0.16b, v10.16b
  40f574:	bl	401bd0 <sin@plt>
  40f578:	fmul	d1, d9, d0
  40f57c:	add	x0, sp, #0x20
  40f580:	mov	v0.16b, v11.16b
  40f584:	bl	40a4ac <sqrt@plt+0x877c>
  40f588:	ldr	q0, [sp, #32]
  40f58c:	sub	x0, x29, #0x30
  40f590:	add	x1, sp, #0x40
  40f594:	stur	q0, [x29, #-48]
  40f598:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f59c:	add	x0, sp, #0x20
  40f5a0:	stp	d0, d1, [sp, #32]
  40f5a4:	bl	40a60c <sqrt@plt+0x88dc>
  40f5a8:	fadd	d11, d13, d0
  40f5ac:	fcmp	d11, d12
  40f5b0:	add	w26, w26, #0x2
  40f5b4:	b.mi	40f548 <sqrt@plt+0xd818>  // b.first
  40f5b8:	b	40f5c0 <sqrt@plt+0xd890>
  40f5bc:	fmov	d0, #1.000000000000000000e+00
  40f5c0:	fsub	d1, d12, d13
  40f5c4:	sub	x0, x29, #0x30
  40f5c8:	add	x1, sp, #0x40
  40f5cc:	fdiv	d10, d1, d0
  40f5d0:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f5d4:	stp	d0, d1, [sp, #16]
  40f5d8:	add	x0, sp, #0x10
  40f5dc:	mov	v0.16b, v10.16b
  40f5e0:	bl	40a5c0 <sqrt@plt+0x8890>
  40f5e4:	add	x0, sp, #0x40
  40f5e8:	add	x1, sp, #0x20
  40f5ec:	stp	d0, d1, [sp, #32]
  40f5f0:	bl	40a58c <sqrt@plt+0x885c>
  40f5f4:	fdiv	d2, d1, d9
  40f5f8:	stp	d0, d1, [x29, #-64]
  40f5fc:	fdiv	d1, d0, d8
  40f600:	mov	v0.16b, v2.16b
  40f604:	bl	401ab0 <atan2@plt>
  40f608:	mov	v10.16b, v0.16b
  40f60c:	bl	401910 <cos@plt>
  40f610:	fmul	d12, d8, d0
  40f614:	mov	v0.16b, v10.16b
  40f618:	bl	401bd0 <sin@plt>
  40f61c:	fmul	d1, d9, d0
  40f620:	add	x0, sp, #0x20
  40f624:	mov	v0.16b, v12.16b
  40f628:	bl	40a4ac <sqrt@plt+0x877c>
  40f62c:	ldr	q0, [sp, #32]
  40f630:	cmp	w25, #0x2
  40f634:	stur	q0, [x29, #-64]
  40f638:	b.cc	40f4f0 <sqrt@plt+0xd7c0>  // b.lo, b.ul, b.last
  40f63c:	tbnz	w25, #0, 40f4f0 <sqrt@plt+0xd7c0>
  40f640:	mov	x0, x19
  40f644:	fmov	d0, #2.000000000000000000e+00
  40f648:	bl	40a424 <sqrt@plt+0x86f4>
  40f64c:	add	x2, sp, #0x30
  40f650:	sub	x3, x29, #0x40
  40f654:	add	x4, sp, #0x20
  40f658:	sub	x5, x29, #0x20
  40f65c:	mov	x0, x21
  40f660:	mov	x1, x20
  40f664:	stp	d0, d1, [sp, #32]
  40f668:	bl	40f024 <sqrt@plt+0xd2f4>
  40f66c:	b	40f4f0 <sqrt@plt+0xd7c0>
  40f670:	ldp	x20, x19, [sp, #288]
  40f674:	ldp	x22, x21, [sp, #272]
  40f678:	ldp	x24, x23, [sp, #256]
  40f67c:	ldp	x26, x25, [sp, #240]
  40f680:	ldr	x28, [sp, #224]
  40f684:	ldp	x29, x30, [sp, #208]
  40f688:	ldp	d9, d8, [sp, #192]
  40f68c:	ldp	d11, d10, [sp, #176]
  40f690:	ldp	d13, d12, [sp, #160]
  40f694:	ldp	d15, d14, [sp, #144]
  40f698:	add	sp, sp, #0x130
  40f69c:	ret
  40f6a0:	sub	sp, sp, #0x110
  40f6a4:	stp	d15, d14, [sp, #128]
  40f6a8:	stp	d13, d12, [sp, #144]
  40f6ac:	stp	d11, d10, [sp, #160]
  40f6b0:	stp	d9, d8, [sp, #176]
  40f6b4:	stp	x29, x30, [sp, #192]
  40f6b8:	str	x28, [sp, #208]
  40f6bc:	stp	x24, x23, [sp, #224]
  40f6c0:	stp	x22, x21, [sp, #240]
  40f6c4:	stp	x20, x19, [sp, #256]
  40f6c8:	add	x29, sp, #0x80
  40f6cc:	ldr	w8, [x3]
  40f6d0:	mov	x22, x2
  40f6d4:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40f6d8:	mov	x19, x1
  40f6dc:	cmp	w8, #0x2
  40f6e0:	mov	x20, x0
  40f6e4:	cset	w0, eq  // eq = none
  40f6e8:	add	x2, x2, #0xc00
  40f6ec:	mov	w1, #0xb9                  	// #185
  40f6f0:	mov	x21, x3
  40f6f4:	bl	40504c <sqrt@plt+0x331c>
  40f6f8:	ldp	d1, d2, [x22]
  40f6fc:	ldr	q3, [x21]
  40f700:	ldr	x8, [x21, #16]
  40f704:	fmov	d4, #-3.000000000000000000e+00
  40f708:	fadd	d7, d1, d2
  40f70c:	stur	q3, [x29, #-32]
  40f710:	fsub	d3, d1, d2
  40f714:	fdiv	d3, d3, d7
  40f718:	fmul	d4, d3, d4
  40f71c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  40f720:	fmov	d6, #-1.600000000000000000e+01
  40f724:	fmul	d4, d3, d4
  40f728:	mov	w22, #0x1                   	// #1
  40f72c:	ldr	d5, [x9, #1680]
  40f730:	mov	x9, #0x4050000000000000    	// #4634204016564240384
  40f734:	fmul	d6, d3, d6
  40f738:	fmul	d4, d3, d4
  40f73c:	fmov	d0, #5.000000000000000000e-01
  40f740:	fmul	d6, d3, d6
  40f744:	fmul	d3, d3, d4
  40f748:	fmov	d4, x9
  40f74c:	stur	x8, [x29, #-16]
  40f750:	stur	w22, [x29, #-32]
  40f754:	fmul	d8, d1, d0
  40f758:	fadd	d1, d6, d4
  40f75c:	fadd	d3, d3, d4
  40f760:	ldr	d4, [x21, #8]
  40f764:	fmul	d5, d7, d5
  40f768:	fdiv	d1, d3, d1
  40f76c:	fmul	d1, d5, d1
  40f770:	fmov	d7, #2.500000000000000000e-01
  40f774:	str	d1, [sp, #8]
  40f778:	fdiv	d1, d1, d4
  40f77c:	fmul	d1, d1, d7
  40f780:	fmul	d11, d2, d0
  40f784:	fadd	d0, d1, d0
  40f788:	fcvtzs	w8, d0
  40f78c:	lsl	w8, w8, #2
  40f790:	cmp	w8, #0x4
  40f794:	mov	w9, #0x4                   	// #4
  40f798:	sub	x0, x29, #0x30
  40f79c:	fmov	d1, xzr
  40f7a0:	mov	v0.16b, v8.16b
  40f7a4:	csel	w23, w8, w9, gt
  40f7a8:	fmov	d10, xzr
  40f7ac:	bl	40a4ac <sqrt@plt+0x877c>
  40f7b0:	ldr	d0, [x21, #8]
  40f7b4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40f7b8:	fmov	d1, #1.000000000000000000e+01
  40f7bc:	ldr	d14, [x8, #2752]
  40f7c0:	fdiv	d0, d1, d0
  40f7c4:	fcvtzs	w8, d0
  40f7c8:	fmov	d3, #1.000000000000000000e+00
  40f7cc:	mov	w24, wzr
  40f7d0:	scvtf	d2, w23
  40f7d4:	scvtf	d15, w8
  40f7d8:	mov	v4.16b, v3.16b
  40f7dc:	str	d2, [sp]
  40f7e0:	b	40f8a0 <sqrt@plt+0xdb70>
  40f7e4:	mov	v13.16b, v10.16b
  40f7e8:	mov	v0.16b, v3.16b
  40f7ec:	fsub	d1, d12, d13
  40f7f0:	sub	x0, x29, #0x30
  40f7f4:	add	x1, sp, #0x40
  40f7f8:	fdiv	d9, d1, d0
  40f7fc:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f800:	stp	d0, d1, [sp, #16]
  40f804:	add	x0, sp, #0x10
  40f808:	mov	v0.16b, v9.16b
  40f80c:	bl	40a5c0 <sqrt@plt+0x8890>
  40f810:	add	x0, sp, #0x40
  40f814:	add	x1, sp, #0x20
  40f818:	stp	d0, d1, [sp, #32]
  40f81c:	bl	40a58c <sqrt@plt+0x885c>
  40f820:	fdiv	d2, d1, d11
  40f824:	stp	d0, d1, [sp, #48]
  40f828:	fdiv	d1, d0, d8
  40f82c:	mov	v0.16b, v2.16b
  40f830:	bl	401ab0 <atan2@plt>
  40f834:	mov	v9.16b, v0.16b
  40f838:	bl	401910 <cos@plt>
  40f83c:	fmul	d12, d8, d0
  40f840:	mov	v0.16b, v9.16b
  40f844:	bl	401bd0 <sin@plt>
  40f848:	fmul	d1, d11, d0
  40f84c:	add	x0, sp, #0x20
  40f850:	mov	v0.16b, v12.16b
  40f854:	bl	40a4ac <sqrt@plt+0x877c>
  40f858:	ldr	q0, [sp, #32]
  40f85c:	add	x1, sp, #0x30
  40f860:	mov	x0, x19
  40f864:	str	q0, [sp, #48]
  40f868:	bl	40a58c <sqrt@plt+0x885c>
  40f86c:	stp	d0, d1, [sp, #32]
  40f870:	ldr	x8, [x20]
  40f874:	add	x1, sp, #0x20
  40f878:	sub	x2, x29, #0x20
  40f87c:	mov	x0, x20
  40f880:	ldr	x8, [x8, #168]
  40f884:	blr	x8
  40f888:	ldr	d4, [x29, #88]
  40f88c:	fmov	d3, #1.000000000000000000e+00
  40f890:	cmp	w22, w23
  40f894:	add	w22, w22, #0x1
  40f898:	fadd	d4, d4, d3
  40f89c:	b.cs	40f93c <sqrt@plt+0xdc0c>  // b.hs, b.nlast
  40f8a0:	ldp	d2, d1, [sp]
  40f8a4:	ldur	q0, [x29, #-48]
  40f8a8:	str	d4, [x29, #88]
  40f8ac:	fmul	d1, d1, d4
  40f8b0:	fdiv	d12, d1, d2
  40f8b4:	fcmp	d10, d12
  40f8b8:	str	q0, [sp, #64]
  40f8bc:	b.pl	40f7e4 <sqrt@plt+0xdab4>  // b.nfrst
  40f8c0:	lsl	w8, w24, #1
  40f8c4:	add	w21, w8, #0x2
  40f8c8:	ldur	q0, [x29, #-48]
  40f8cc:	scvtf	d1, w21
  40f8d0:	fmul	d1, d1, d14
  40f8d4:	fdiv	d9, d1, d15
  40f8d8:	str	q0, [sp, #64]
  40f8dc:	mov	v0.16b, v9.16b
  40f8e0:	mov	v13.16b, v10.16b
  40f8e4:	add	w24, w24, #0x1
  40f8e8:	bl	401910 <cos@plt>
  40f8ec:	fmul	d10, d8, d0
  40f8f0:	mov	v0.16b, v9.16b
  40f8f4:	bl	401bd0 <sin@plt>
  40f8f8:	fmul	d1, d11, d0
  40f8fc:	add	x0, sp, #0x30
  40f900:	mov	v0.16b, v10.16b
  40f904:	bl	40a4ac <sqrt@plt+0x877c>
  40f908:	ldr	q0, [sp, #48]
  40f90c:	sub	x0, x29, #0x30
  40f910:	add	x1, sp, #0x40
  40f914:	stur	q0, [x29, #-48]
  40f918:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f91c:	add	x0, sp, #0x30
  40f920:	stp	d0, d1, [sp, #48]
  40f924:	bl	40a60c <sqrt@plt+0x88dc>
  40f928:	fadd	d10, d13, d0
  40f92c:	fcmp	d10, d12
  40f930:	add	w21, w21, #0x2
  40f934:	b.mi	40f8c8 <sqrt@plt+0xdb98>  // b.first
  40f938:	b	40f7ec <sqrt@plt+0xdabc>
  40f93c:	ldp	x20, x19, [sp, #256]
  40f940:	ldp	x22, x21, [sp, #240]
  40f944:	ldp	x24, x23, [sp, #224]
  40f948:	ldr	x28, [sp, #208]
  40f94c:	ldp	x29, x30, [sp, #192]
  40f950:	ldp	d9, d8, [sp, #176]
  40f954:	ldp	d11, d10, [sp, #160]
  40f958:	ldp	d13, d12, [sp, #144]
  40f95c:	ldp	d15, d14, [sp, #128]
  40f960:	add	sp, sp, #0x110
  40f964:	ret
  40f968:	sub	sp, sp, #0x60
  40f96c:	str	d8, [sp, #48]
  40f970:	stp	x29, x30, [sp, #56]
  40f974:	str	x21, [sp, #72]
  40f978:	stp	x20, x19, [sp, #80]
  40f97c:	add	x29, sp, #0x30
  40f980:	mov	x20, x0
  40f984:	mov	x0, x1
  40f988:	mov	x1, x20
  40f98c:	mov	x19, x3
  40f990:	mov	x21, x2
  40f994:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f998:	mov	x0, x21
  40f99c:	mov	x1, x20
  40f9a0:	stp	d0, d1, [x29, #-16]
  40f9a4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40f9a8:	sub	x0, x29, #0x10
  40f9ac:	add	x1, sp, #0x10
  40f9b0:	stp	d0, d1, [sp, #16]
  40f9b4:	bl	40a5f4 <sqrt@plt+0x88c4>
  40f9b8:	fcmp	d0, #0.0
  40f9bc:	b.ne	40f9c8 <sqrt@plt+0xdc98>  // b.any
  40f9c0:	mov	w0, wzr
  40f9c4:	b	40fa00 <sqrt@plt+0xdcd0>
  40f9c8:	add	x0, sp, #0x10
  40f9cc:	add	x1, sp, #0x10
  40f9d0:	mov	v8.16b, v0.16b
  40f9d4:	bl	40a5f4 <sqrt@plt+0x88c4>
  40f9d8:	fadd	d1, d8, d8
  40f9dc:	fdiv	d0, d0, d1
  40f9e0:	sub	x0, x29, #0x10
  40f9e4:	bl	40a5c0 <sqrt@plt+0x8890>
  40f9e8:	mov	x1, sp
  40f9ec:	mov	x0, x20
  40f9f0:	stp	d0, d1, [sp]
  40f9f4:	bl	40a58c <sqrt@plt+0x885c>
  40f9f8:	mov	w0, #0x1                   	// #1
  40f9fc:	stp	d0, d1, [x19]
  40fa00:	ldp	x20, x19, [sp, #80]
  40fa04:	ldr	x21, [sp, #72]
  40fa08:	ldp	x29, x30, [sp, #56]
  40fa0c:	ldr	d8, [sp, #48]
  40fa10:	add	sp, sp, #0x60
  40fa14:	ret
  40fa18:	sub	sp, sp, #0x80
  40fa1c:	stp	d11, d10, [sp, #32]
  40fa20:	stp	d9, d8, [sp, #48]
  40fa24:	stp	x29, x30, [sp, #64]
  40fa28:	str	x23, [sp, #80]
  40fa2c:	stp	x22, x21, [sp, #96]
  40fa30:	stp	x20, x19, [sp, #112]
  40fa34:	add	x29, sp, #0x20
  40fa38:	ldr	w8, [x4]
  40fa3c:	mov	x21, x2
  40fa40:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40fa44:	mov	x22, x1
  40fa48:	cmp	w8, #0x3
  40fa4c:	mov	x20, x0
  40fa50:	cset	w0, eq  // eq = none
  40fa54:	add	x2, x2, #0xc00
  40fa58:	mov	w1, #0xfc                  	// #252
  40fa5c:	mov	x19, x4
  40fa60:	mov	x23, x3
  40fa64:	bl	40504c <sqrt@plt+0x331c>
  40fa68:	add	x0, sp, #0x10
  40fa6c:	bl	40a4a4 <sqrt@plt+0x8774>
  40fa70:	add	x3, sp, #0x10
  40fa74:	mov	x0, x22
  40fa78:	mov	x1, x21
  40fa7c:	mov	x2, x23
  40fa80:	bl	40f968 <sqrt@plt+0xdc38>
  40fa84:	cbz	w0, 40fb84 <sqrt@plt+0xde54>
  40fa88:	add	x1, sp, #0x10
  40fa8c:	mov	x0, x22
  40fa90:	bl	40a3f0 <sqrt@plt+0x86c0>
  40fa94:	add	x1, sp, #0x10
  40fa98:	mov	x0, x23
  40fa9c:	mov	v8.16b, v0.16b
  40faa0:	mov	v9.16b, v1.16b
  40faa4:	bl	40a3f0 <sqrt@plt+0x86c0>
  40faa8:	mov	v10.16b, v0.16b
  40faac:	mov	v11.16b, v1.16b
  40fab0:	mov	v0.16b, v9.16b
  40fab4:	mov	v1.16b, v8.16b
  40fab8:	bl	401ab0 <atan2@plt>
  40fabc:	mov	v8.16b, v0.16b
  40fac0:	mov	v0.16b, v11.16b
  40fac4:	mov	v1.16b, v10.16b
  40fac8:	bl	401ab0 <atan2@plt>
  40facc:	add	x0, sp, #0x10
  40fad0:	mov	x1, x22
  40fad4:	mov	v10.16b, v0.16b
  40fad8:	bl	40a3f0 <sqrt@plt+0x86c0>
  40fadc:	mov	x0, sp
  40fae0:	stp	d0, d1, [sp]
  40fae4:	bl	40a60c <sqrt@plt+0x88dc>
  40fae8:	ldr	d1, [x19, #8]
  40faec:	mov	v9.16b, v0.16b
  40faf0:	fsub	d0, d10, d8
  40faf4:	fcmp	d0, #0.0
  40faf8:	fdiv	d11, d1, d9
  40fafc:	b.pl	40fb14 <sqrt@plt+0xdde4>  // b.nfrst
  40fb00:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40fb04:	ldr	d1, [x8, #2760]
  40fb08:	fadd	d0, d0, d1
  40fb0c:	fcmp	d0, #0.0
  40fb10:	b.mi	40fb08 <sqrt@plt+0xddd8>  // b.first
  40fb14:	fadd	d1, d11, d11
  40fb18:	fcmp	d0, d1
  40fb1c:	b.ls	40fba8 <sqrt@plt+0xde78>  // b.plast
  40fb20:	fsub	d0, d0, d11
  40fb24:	fdiv	d1, d0, d1
  40fb28:	fmov	d2, #5.000000000000000000e-01
  40fb2c:	fadd	d1, d1, d2
  40fb30:	fcvtzs	w8, d1
  40fb34:	tbnz	w8, #31, 40fbcc <sqrt@plt+0xde9c>
  40fb38:	scvtf	d1, w8
  40fb3c:	mov	w22, wzr
  40fb40:	fdiv	d10, d0, d1
  40fb44:	add	w23, w8, #0x1
  40fb48:	ldr	x8, [x20]
  40fb4c:	scvtf	d0, w22
  40fb50:	fmul	d0, d10, d0
  40fb54:	fadd	d1, d8, d0
  40fb58:	ldr	x8, [x8, #176]
  40fb5c:	fadd	d2, d11, d1
  40fb60:	mov	x0, x20
  40fb64:	mov	x1, x21
  40fb68:	mov	v0.16b, v9.16b
  40fb6c:	mov	x2, x19
  40fb70:	blr	x8
  40fb74:	add	w22, w22, #0x1
  40fb78:	cmp	w23, w22
  40fb7c:	b.ne	40fb48 <sqrt@plt+0xde18>  // b.any
  40fb80:	b	40fbcc <sqrt@plt+0xde9c>
  40fb84:	ldr	x8, [x20]
  40fb88:	mov	w3, #0x1                   	// #1
  40fb8c:	mov	x0, x20
  40fb90:	mov	x1, x22
  40fb94:	ldr	x8, [x8, #48]
  40fb98:	mov	x2, x23
  40fb9c:	mov	x4, x19
  40fba0:	blr	x8
  40fba4:	b	40fbcc <sqrt@plt+0xde9c>
  40fba8:	ldr	x8, [x20]
  40fbac:	mov	x0, x20
  40fbb0:	mov	x1, x21
  40fbb4:	mov	v0.16b, v9.16b
  40fbb8:	ldr	x8, [x8, #176]
  40fbbc:	mov	v1.16b, v8.16b
  40fbc0:	mov	v2.16b, v10.16b
  40fbc4:	mov	x2, x19
  40fbc8:	blr	x8
  40fbcc:	ldp	x20, x19, [sp, #112]
  40fbd0:	ldp	x22, x21, [sp, #96]
  40fbd4:	ldr	x23, [sp, #80]
  40fbd8:	ldp	x29, x30, [sp, #64]
  40fbdc:	ldp	d9, d8, [sp, #48]
  40fbe0:	ldp	d11, d10, [sp, #32]
  40fbe4:	add	sp, sp, #0x80
  40fbe8:	ret
  40fbec:	sub	sp, sp, #0xb0
  40fbf0:	stp	d13, d12, [sp, #64]
  40fbf4:	stp	d11, d10, [sp, #80]
  40fbf8:	stp	d9, d8, [sp, #96]
  40fbfc:	stp	x29, x30, [sp, #112]
  40fc00:	str	x23, [sp, #128]
  40fc04:	stp	x22, x21, [sp, #144]
  40fc08:	stp	x20, x19, [sp, #160]
  40fc0c:	add	x29, sp, #0x40
  40fc10:	ldr	w8, [x4]
  40fc14:	mov	x21, x2
  40fc18:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40fc1c:	mov	x22, x1
  40fc20:	cmp	w8, #0x2
  40fc24:	mov	x20, x0
  40fc28:	cset	w0, eq  // eq = none
  40fc2c:	add	x2, x2, #0xc00
  40fc30:	mov	w1, #0x11b                 	// #283
  40fc34:	mov	x19, x4
  40fc38:	mov	x23, x3
  40fc3c:	bl	40504c <sqrt@plt+0x331c>
  40fc40:	sub	x0, x29, #0x10
  40fc44:	bl	40a4a4 <sqrt@plt+0x8774>
  40fc48:	sub	x3, x29, #0x10
  40fc4c:	mov	x0, x22
  40fc50:	mov	x1, x21
  40fc54:	mov	x2, x23
  40fc58:	bl	40f968 <sqrt@plt+0xdc38>
  40fc5c:	cbz	w0, 40fd88 <sqrt@plt+0xe058>
  40fc60:	sub	x1, x29, #0x10
  40fc64:	mov	x0, x22
  40fc68:	bl	40a3f0 <sqrt@plt+0x86c0>
  40fc6c:	sub	x1, x29, #0x10
  40fc70:	mov	x0, x23
  40fc74:	mov	v8.16b, v0.16b
  40fc78:	mov	v9.16b, v1.16b
  40fc7c:	bl	40a3f0 <sqrt@plt+0x86c0>
  40fc80:	mov	v10.16b, v0.16b
  40fc84:	mov	v11.16b, v1.16b
  40fc88:	mov	v0.16b, v9.16b
  40fc8c:	mov	v1.16b, v8.16b
  40fc90:	bl	401ab0 <atan2@plt>
  40fc94:	mov	v8.16b, v0.16b
  40fc98:	mov	v0.16b, v11.16b
  40fc9c:	mov	v1.16b, v10.16b
  40fca0:	bl	401ab0 <atan2@plt>
  40fca4:	fsub	d12, d0, d8
  40fca8:	fcmp	d12, #0.0
  40fcac:	b.pl	40fcc4 <sqrt@plt+0xdf94>  // b.nfrst
  40fcb0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  40fcb4:	ldr	d0, [x8, #2760]
  40fcb8:	fadd	d12, d12, d0
  40fcbc:	fcmp	d12, #0.0
  40fcc0:	b.mi	40fcb8 <sqrt@plt+0xdf88>  // b.first
  40fcc4:	sub	x0, x29, #0x10
  40fcc8:	mov	x1, x22
  40fccc:	bl	40a3f0 <sqrt@plt+0x86c0>
  40fcd0:	add	x0, sp, #0x20
  40fcd4:	stp	d0, d1, [sp, #32]
  40fcd8:	bl	40a60c <sqrt@plt+0x88dc>
  40fcdc:	mov	v9.16b, v0.16b
  40fce0:	ldr	d0, [x19, #8]
  40fce4:	fmov	d1, #5.000000000000000000e-01
  40fce8:	fdiv	d0, d0, d9
  40fcec:	fdiv	d0, d12, d0
  40fcf0:	fadd	d0, d0, d1
  40fcf4:	fcvtzs	w8, d0
  40fcf8:	cbz	w8, 40fdac <sqrt@plt+0xe07c>
  40fcfc:	tbnz	w8, #31, 40fdc4 <sqrt@plt+0xe094>
  40fd00:	mov	w22, wzr
  40fd04:	scvtf	d13, w8
  40fd08:	add	w23, w8, #0x1
  40fd0c:	scvtf	d0, w22
  40fd10:	fmul	d0, d12, d0
  40fd14:	fdiv	d0, d0, d13
  40fd18:	fadd	d10, d8, d0
  40fd1c:	mov	v0.16b, v10.16b
  40fd20:	bl	401910 <cos@plt>
  40fd24:	mov	v11.16b, v0.16b
  40fd28:	mov	v0.16b, v10.16b
  40fd2c:	bl	401bd0 <sin@plt>
  40fd30:	mov	v1.16b, v0.16b
  40fd34:	mov	x0, sp
  40fd38:	mov	v0.16b, v11.16b
  40fd3c:	bl	40a4ac <sqrt@plt+0x877c>
  40fd40:	mov	x0, sp
  40fd44:	mov	v0.16b, v9.16b
  40fd48:	bl	40a5c0 <sqrt@plt+0x8890>
  40fd4c:	add	x1, sp, #0x10
  40fd50:	mov	x0, x21
  40fd54:	stp	d0, d1, [sp, #16]
  40fd58:	bl	40a58c <sqrt@plt+0x885c>
  40fd5c:	stp	d0, d1, [sp, #32]
  40fd60:	ldr	x8, [x20]
  40fd64:	add	x1, sp, #0x20
  40fd68:	mov	x0, x20
  40fd6c:	mov	x2, x19
  40fd70:	ldr	x8, [x8, #168]
  40fd74:	blr	x8
  40fd78:	add	w22, w22, #0x1
  40fd7c:	cmp	w23, w22
  40fd80:	b.ne	40fd0c <sqrt@plt+0xdfdc>  // b.any
  40fd84:	b	40fdc4 <sqrt@plt+0xe094>
  40fd88:	ldr	x8, [x20]
  40fd8c:	mov	w3, #0x1                   	// #1
  40fd90:	mov	x0, x20
  40fd94:	mov	x1, x22
  40fd98:	ldr	x8, [x8, #48]
  40fd9c:	mov	x2, x23
  40fda0:	mov	x4, x19
  40fda4:	blr	x8
  40fda8:	b	40fdc4 <sqrt@plt+0xe094>
  40fdac:	ldr	x8, [x20]
  40fdb0:	mov	x0, x20
  40fdb4:	mov	x1, x22
  40fdb8:	mov	x2, x19
  40fdbc:	ldr	x8, [x8, #168]
  40fdc0:	blr	x8
  40fdc4:	ldp	x20, x19, [sp, #160]
  40fdc8:	ldp	x22, x21, [sp, #144]
  40fdcc:	ldr	x23, [sp, #128]
  40fdd0:	ldp	x29, x30, [sp, #112]
  40fdd4:	ldp	d9, d8, [sp, #96]
  40fdd8:	ldp	d11, d10, [sp, #80]
  40fddc:	ldp	d13, d12, [sp, #64]
  40fde0:	add	sp, sp, #0xb0
  40fde4:	ret
  40fde8:	sub	sp, sp, #0xc0
  40fdec:	stp	d11, d10, [sp, #128]
  40fdf0:	stp	d9, d8, [sp, #144]
  40fdf4:	stp	x29, x30, [sp, #160]
  40fdf8:	stp	x20, x19, [sp, #176]
  40fdfc:	add	x29, sp, #0x80
  40fe00:	mov	v10.16b, v0.16b
  40fe04:	ldr	q0, [x2]
  40fe08:	ldr	x8, [x2, #16]
  40fe0c:	mov	w9, #0x1                   	// #1
  40fe10:	mov	v8.16b, v2.16b
  40fe14:	stur	q0, [x29, #-32]
  40fe18:	mov	v0.16b, v1.16b
  40fe1c:	mov	v9.16b, v1.16b
  40fe20:	mov	x19, x1
  40fe24:	mov	x20, x0
  40fe28:	stur	x8, [x29, #-16]
  40fe2c:	stur	w9, [x29, #-32]
  40fe30:	bl	401910 <cos@plt>
  40fe34:	mov	v11.16b, v0.16b
  40fe38:	mov	v0.16b, v9.16b
  40fe3c:	bl	401bd0 <sin@plt>
  40fe40:	mov	v1.16b, v0.16b
  40fe44:	add	x0, sp, #0x30
  40fe48:	mov	v0.16b, v11.16b
  40fe4c:	bl	40a4ac <sqrt@plt+0x877c>
  40fe50:	add	x0, sp, #0x30
  40fe54:	mov	v0.16b, v10.16b
  40fe58:	bl	40a5c0 <sqrt@plt+0x8890>
  40fe5c:	add	x1, sp, #0x40
  40fe60:	mov	x0, x19
  40fe64:	stp	d0, d1, [sp, #64]
  40fe68:	bl	40a58c <sqrt@plt+0x885c>
  40fe6c:	stp	d0, d1, [x29, #-48]
  40fe70:	mov	v0.16b, v8.16b
  40fe74:	bl	401910 <cos@plt>
  40fe78:	mov	v9.16b, v0.16b
  40fe7c:	mov	v0.16b, v8.16b
  40fe80:	bl	401bd0 <sin@plt>
  40fe84:	mov	v1.16b, v0.16b
  40fe88:	mov	x0, sp
  40fe8c:	mov	v0.16b, v9.16b
  40fe90:	bl	40a4ac <sqrt@plt+0x877c>
  40fe94:	mov	x0, sp
  40fe98:	mov	v0.16b, v10.16b
  40fe9c:	bl	40a5c0 <sqrt@plt+0x8890>
  40fea0:	add	x1, sp, #0x10
  40fea4:	mov	x0, x19
  40fea8:	stp	d0, d1, [sp, #16]
  40feac:	bl	40a58c <sqrt@plt+0x885c>
  40feb0:	stp	d0, d1, [sp, #32]
  40feb4:	ldr	x8, [x20]
  40feb8:	sub	x1, x29, #0x30
  40febc:	add	x3, sp, #0x20
  40fec0:	sub	x4, x29, #0x20
  40fec4:	ldr	x8, [x8, #72]
  40fec8:	mov	x0, x20
  40fecc:	mov	x2, x19
  40fed0:	blr	x8
  40fed4:	ldp	x20, x19, [sp, #176]
  40fed8:	ldp	x29, x30, [sp, #160]
  40fedc:	ldp	d9, d8, [sp, #144]
  40fee0:	ldp	d11, d10, [sp, #128]
  40fee4:	add	sp, sp, #0xc0
  40fee8:	ret
  40feec:	str	d8, [sp, #-64]!
  40fef0:	stp	x29, x30, [sp, #16]
  40fef4:	stp	x22, x21, [sp, #32]
  40fef8:	stp	x20, x19, [sp, #48]
  40fefc:	mov	x29, sp
  40ff00:	mov	x19, x3
  40ff04:	mov	v8.16b, v0.16b
  40ff08:	mov	x20, x2
  40ff0c:	mov	x21, x1
  40ff10:	fcmp	d1, #0.0
  40ff14:	mov	x22, x0
  40ff18:	b.ge	40ff20 <sqrt@plt+0xe1f0>  // b.tcont
  40ff1c:	cbz	x4, 40ff34 <sqrt@plt+0xe204>
  40ff20:	mov	x0, x22
  40ff24:	mov	x1, x21
  40ff28:	mov	x2, x20
  40ff2c:	mov	v0.16b, v8.16b
  40ff30:	bl	40ffd4 <sqrt@plt+0xe2a4>
  40ff34:	ldr	w8, [x19]
  40ff38:	cmp	w8, #0x3
  40ff3c:	b.hi	40ff74 <sqrt@plt+0xe244>  // b.pmore
  40ff40:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ff44:	add	x9, x9, #0xb08
  40ff48:	adr	x10, 40ff58 <sqrt@plt+0xe228>
  40ff4c:	ldrb	w11, [x9, x8]
  40ff50:	add	x10, x10, x11, lsl #2
  40ff54:	br	x10
  40ff58:	mov	x0, x22
  40ff5c:	mov	x1, x21
  40ff60:	mov	x2, x20
  40ff64:	mov	v0.16b, v8.16b
  40ff68:	mov	x3, x19
  40ff6c:	bl	410e00 <sqrt@plt+0xf0d0>
  40ff70:	b	40ffc0 <sqrt@plt+0xe290>
  40ff74:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  40ff78:	add	x2, x2, #0xc00
  40ff7c:	mov	w1, #0x153                 	// #339
  40ff80:	mov	w0, wzr
  40ff84:	bl	40504c <sqrt@plt+0x331c>
  40ff88:	b	40ffc0 <sqrt@plt+0xe290>
  40ff8c:	mov	x0, x22
  40ff90:	mov	x1, x21
  40ff94:	mov	x2, x20
  40ff98:	mov	v0.16b, v8.16b
  40ff9c:	mov	x3, x19
  40ffa0:	bl	4108a8 <sqrt@plt+0xeb78>
  40ffa4:	b	40ffc0 <sqrt@plt+0xe290>
  40ffa8:	mov	x0, x22
  40ffac:	mov	x1, x21
  40ffb0:	mov	x2, x20
  40ffb4:	mov	v0.16b, v8.16b
  40ffb8:	mov	x3, x19
  40ffbc:	bl	410308 <sqrt@plt+0xe5d8>
  40ffc0:	ldp	x20, x19, [sp, #48]
  40ffc4:	ldp	x22, x21, [sp, #32]
  40ffc8:	ldp	x29, x30, [sp, #16]
  40ffcc:	ldr	d8, [sp], #64
  40ffd0:	ret
  40ffd4:	sub	sp, sp, #0xd0
  40ffd8:	stp	d11, d10, [sp, #112]
  40ffdc:	stp	d9, d8, [sp, #128]
  40ffe0:	stp	x29, x30, [sp, #144]
  40ffe4:	str	x23, [sp, #160]
  40ffe8:	stp	x22, x21, [sp, #176]
  40ffec:	stp	x20, x19, [sp, #192]
  40fff0:	add	x29, sp, #0x70
  40fff4:	mov	x19, x0
  40fff8:	sub	x0, x29, #0x18
  40fffc:	mov	v8.16b, v1.16b
  410000:	mov	v9.16b, v0.16b
  410004:	mov	x21, x2
  410008:	mov	x20, x1
  41000c:	bl	40a1b0 <sqrt@plt+0x8480>
  410010:	stur	wzr, [x29, #-24]
  410014:	ldp	d0, d1, [x21]
  410018:	fmov	d10, #5.000000000000000000e-01
  41001c:	sub	x0, x29, #0x28
  410020:	fmul	d0, d0, d10
  410024:	fmul	d1, d1, d10
  410028:	fsub	d0, d0, d9
  41002c:	fsub	d1, d1, d9
  410030:	bl	40a4ac <sqrt@plt+0x877c>
  410034:	sub	x1, x29, #0x28
  410038:	mov	x0, x20
  41003c:	bl	40a58c <sqrt@plt+0x885c>
  410040:	stp	d0, d1, [sp, #8]
  410044:	ldr	x8, [x19]
  410048:	add	x1, sp, #0x8
  41004c:	sub	x2, x29, #0x18
  410050:	mov	x0, x19
  410054:	ldr	x8, [x8, #32]
  410058:	mov	v0.16b, v9.16b
  41005c:	mov	v1.16b, v8.16b
  410060:	add	x22, sp, #0x8
  410064:	blr	x8
  410068:	ldp	d0, d1, [x21]
  41006c:	sub	x0, x29, #0x28
  410070:	fmul	d0, d0, d10
  410074:	fmul	d1, d1, d10
  410078:	fsub	d0, d9, d0
  41007c:	fsub	d1, d1, d9
  410080:	bl	40a4ac <sqrt@plt+0x877c>
  410084:	sub	x1, x29, #0x28
  410088:	mov	x0, x20
  41008c:	bl	40a58c <sqrt@plt+0x885c>
  410090:	stp	d0, d1, [sp, #8]
  410094:	ldr	x8, [x19]
  410098:	add	x1, sp, #0x8
  41009c:	sub	x2, x29, #0x18
  4100a0:	mov	x0, x19
  4100a4:	ldr	x8, [x8, #32]
  4100a8:	mov	v0.16b, v9.16b
  4100ac:	mov	v1.16b, v8.16b
  4100b0:	blr	x8
  4100b4:	ldp	d0, d1, [x21]
  4100b8:	sub	x0, x29, #0x28
  4100bc:	fmul	d0, d0, d10
  4100c0:	fmul	d1, d1, d10
  4100c4:	fsub	d0, d9, d0
  4100c8:	fsub	d1, d9, d1
  4100cc:	bl	40a4ac <sqrt@plt+0x877c>
  4100d0:	sub	x1, x29, #0x28
  4100d4:	mov	x0, x20
  4100d8:	bl	40a58c <sqrt@plt+0x885c>
  4100dc:	stp	d0, d1, [sp, #8]
  4100e0:	ldr	x8, [x19]
  4100e4:	add	x1, sp, #0x8
  4100e8:	sub	x2, x29, #0x18
  4100ec:	mov	x0, x19
  4100f0:	ldr	x8, [x8, #32]
  4100f4:	mov	v0.16b, v9.16b
  4100f8:	mov	v1.16b, v8.16b
  4100fc:	blr	x8
  410100:	ldp	d0, d1, [x21]
  410104:	sub	x0, x29, #0x28
  410108:	fmul	d0, d0, d10
  41010c:	fmul	d1, d1, d10
  410110:	fsub	d0, d0, d9
  410114:	fsub	d1, d9, d1
  410118:	bl	40a4ac <sqrt@plt+0x877c>
  41011c:	sub	x1, x29, #0x28
  410120:	mov	x0, x20
  410124:	bl	40a58c <sqrt@plt+0x885c>
  410128:	stp	d0, d1, [sp, #8]
  41012c:	ldr	x8, [x19]
  410130:	add	x1, sp, #0x8
  410134:	sub	x2, x29, #0x18
  410138:	mov	x0, x19
  41013c:	ldr	x8, [x8, #32]
  410140:	mov	v0.16b, v9.16b
  410144:	mov	v1.16b, v8.16b
  410148:	blr	x8
  41014c:	mov	x23, xzr
  410150:	add	x0, x22, x23
  410154:	bl	40a4a4 <sqrt@plt+0x8774>
  410158:	add	x23, x23, #0x10
  41015c:	cmp	x23, #0x40
  410160:	b.ne	410150 <sqrt@plt+0xe420>  // b.any
  410164:	ldp	d0, d1, [x21]
  410168:	sub	x0, x29, #0x28
  41016c:	fmul	d1, d1, d10
  410170:	fmul	d0, d0, d10
  410174:	fsub	d1, d1, d9
  410178:	bl	40a4ac <sqrt@plt+0x877c>
  41017c:	sub	x1, x29, #0x28
  410180:	mov	x0, x20
  410184:	bl	40a58c <sqrt@plt+0x885c>
  410188:	stp	d0, d1, [sp, #8]
  41018c:	ldp	d0, d1, [x21]
  410190:	fmov	d11, #-5.000000000000000000e-01
  410194:	sub	x0, x29, #0x28
  410198:	fmul	d1, d1, d10
  41019c:	fmul	d0, d0, d11
  4101a0:	fsub	d1, d1, d9
  4101a4:	bl	40a4ac <sqrt@plt+0x877c>
  4101a8:	sub	x1, x29, #0x28
  4101ac:	mov	x0, x20
  4101b0:	bl	40a58c <sqrt@plt+0x885c>
  4101b4:	stp	d0, d1, [sp, #24]
  4101b8:	ldp	d0, d1, [x21]
  4101bc:	sub	x0, x29, #0x28
  4101c0:	fmul	d1, d1, d10
  4101c4:	fmul	d0, d0, d11
  4101c8:	fsub	d1, d9, d1
  4101cc:	bl	40a4ac <sqrt@plt+0x877c>
  4101d0:	sub	x1, x29, #0x28
  4101d4:	mov	x0, x20
  4101d8:	bl	40a58c <sqrt@plt+0x885c>
  4101dc:	stp	d0, d1, [sp, #40]
  4101e0:	ldp	d0, d1, [x21]
  4101e4:	sub	x0, x29, #0x28
  4101e8:	fmul	d1, d1, d10
  4101ec:	fmul	d0, d0, d10
  4101f0:	fsub	d1, d9, d1
  4101f4:	bl	40a4ac <sqrt@plt+0x877c>
  4101f8:	sub	x1, x29, #0x28
  4101fc:	mov	x0, x20
  410200:	bl	40a58c <sqrt@plt+0x885c>
  410204:	stp	d0, d1, [sp, #56]
  410208:	ldr	x8, [x19]
  41020c:	add	x1, sp, #0x8
  410210:	sub	x3, x29, #0x18
  410214:	mov	w2, #0x4                   	// #4
  410218:	ldr	x8, [x8, #56]
  41021c:	mov	x0, x19
  410220:	mov	v0.16b, v8.16b
  410224:	blr	x8
  410228:	ldp	d0, d1, [x21]
  41022c:	sub	x0, x29, #0x28
  410230:	fmul	d0, d0, d10
  410234:	fsub	d0, d0, d9
  410238:	fmul	d1, d1, d10
  41023c:	bl	40a4ac <sqrt@plt+0x877c>
  410240:	sub	x1, x29, #0x28
  410244:	mov	x0, x20
  410248:	bl	40a58c <sqrt@plt+0x885c>
  41024c:	stp	d0, d1, [sp, #8]
  410250:	ldp	d0, d1, [x21]
  410254:	sub	x0, x29, #0x28
  410258:	fmul	d0, d0, d10
  41025c:	fsub	d0, d9, d0
  410260:	fmul	d1, d1, d10
  410264:	bl	40a4ac <sqrt@plt+0x877c>
  410268:	sub	x1, x29, #0x28
  41026c:	mov	x0, x20
  410270:	bl	40a58c <sqrt@plt+0x885c>
  410274:	stp	d0, d1, [sp, #24]
  410278:	ldp	d0, d1, [x21]
  41027c:	sub	x0, x29, #0x28
  410280:	fmul	d0, d0, d10
  410284:	fsub	d0, d9, d0
  410288:	fmul	d1, d1, d11
  41028c:	bl	40a4ac <sqrt@plt+0x877c>
  410290:	sub	x1, x29, #0x28
  410294:	mov	x0, x20
  410298:	bl	40a58c <sqrt@plt+0x885c>
  41029c:	stp	d0, d1, [sp, #40]
  4102a0:	ldp	d0, d1, [x21]
  4102a4:	sub	x0, x29, #0x28
  4102a8:	fmul	d0, d0, d10
  4102ac:	fsub	d0, d0, d9
  4102b0:	fmul	d1, d1, d11
  4102b4:	bl	40a4ac <sqrt@plt+0x877c>
  4102b8:	sub	x1, x29, #0x28
  4102bc:	mov	x0, x20
  4102c0:	bl	40a58c <sqrt@plt+0x885c>
  4102c4:	stp	d0, d1, [sp, #56]
  4102c8:	ldr	x8, [x19]
  4102cc:	add	x1, sp, #0x8
  4102d0:	sub	x3, x29, #0x18
  4102d4:	mov	w2, #0x4                   	// #4
  4102d8:	ldr	x8, [x8, #56]
  4102dc:	mov	x0, x19
  4102e0:	mov	v0.16b, v8.16b
  4102e4:	blr	x8
  4102e8:	ldp	x20, x19, [sp, #192]
  4102ec:	ldp	x22, x21, [sp, #176]
  4102f0:	ldr	x23, [sp, #160]
  4102f4:	ldp	x29, x30, [sp, #144]
  4102f8:	ldp	d9, d8, [sp, #128]
  4102fc:	ldp	d11, d10, [sp, #112]
  410300:	add	sp, sp, #0xd0
  410304:	ret
  410308:	sub	sp, sp, #0xd0
  41030c:	str	d14, [sp, #96]
  410310:	stp	d13, d12, [sp, #112]
  410314:	stp	d11, d10, [sp, #128]
  410318:	stp	d9, d8, [sp, #144]
  41031c:	stp	x29, x30, [sp, #160]
  410320:	stp	x22, x21, [sp, #176]
  410324:	stp	x20, x19, [sp, #192]
  410328:	add	x29, sp, #0x60
  41032c:	ldr	x8, [x3, #16]
  410330:	mov	v8.16b, v0.16b
  410334:	ldr	q0, [x3]
  410338:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5d78>
  41033c:	stur	x8, [x29, #-16]
  410340:	mov	w8, #0x1                   	// #1
  410344:	ldr	d2, [x9, #2776]
  410348:	stur	q0, [x29, #-32]
  41034c:	stur	w8, [x29, #-32]
  410350:	ldr	d0, [x2]
  410354:	ldr	d1, [x3, #8]
  410358:	fmul	d4, d8, d2
  41035c:	fmov	d13, #5.000000000000000000e-01
  410360:	fadd	d2, d4, d0
  410364:	fadd	d3, d1, d1
  410368:	fdiv	d5, d2, d3
  41036c:	fadd	d5, d5, d13
  410370:	mov	x20, x3
  410374:	mov	x22, x2
  410378:	mov	x21, x1
  41037c:	mov	x19, x0
  410380:	fcvtzs	w8, d5
  410384:	fmov	d10, xzr
  410388:	fmov	d9, xzr
  41038c:	cbz	w8, 41039c <sqrt@plt+0xe66c>
  410390:	scvtf	d5, w8
  410394:	fdiv	d2, d2, d5
  410398:	fsub	d9, d2, d1
  41039c:	ldr	d2, [x22, #8]
  4103a0:	fadd	d4, d4, d2
  4103a4:	fdiv	d3, d4, d3
  4103a8:	fadd	d3, d3, d13
  4103ac:	fcvtzs	w8, d3
  4103b0:	cbz	w8, 4103c0 <sqrt@plt+0xe690>
  4103b4:	scvtf	d3, w8
  4103b8:	fdiv	d3, d4, d3
  4103bc:	fsub	d10, d3, d1
  4103c0:	fmul	d1, d1, d13
  4103c4:	fmul	d0, d0, d13
  4103c8:	fmul	d2, d2, d13
  4103cc:	str	d1, [x29, #8]
  4103d0:	fsub	d0, d0, d8
  4103d4:	fsub	d1, d8, d2
  4103d8:	add	x0, sp, #0x20
  4103dc:	bl	40a4ac <sqrt@plt+0x877c>
  4103e0:	add	x1, sp, #0x20
  4103e4:	mov	x0, x21
  4103e8:	bl	40a58c <sqrt@plt+0x885c>
  4103ec:	stp	d0, d1, [sp, #48]
  4103f0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  4103f4:	ldr	d3, [x20, #8]
  4103f8:	ldr	d1, [x8, #2784]
  4103fc:	add	x1, sp, #0x30
  410400:	fmov	d2, xzr
  410404:	sub	x2, x29, #0x20
  410408:	add	x3, x29, #0x8
  41040c:	mov	x0, x19
  410410:	mov	v0.16b, v8.16b
  410414:	mov	v4.16b, v10.16b
  410418:	bl	4112cc <sqrt@plt+0xf59c>
  41041c:	ldp	d0, d1, [x22]
  410420:	add	x0, sp, #0x20
  410424:	fmul	d1, d1, d13
  410428:	fmul	d0, d0, d13
  41042c:	fsub	d1, d8, d1
  410430:	bl	40a4ac <sqrt@plt+0x877c>
  410434:	add	x1, sp, #0x20
  410438:	mov	x0, x21
  41043c:	bl	40a58c <sqrt@plt+0x885c>
  410440:	stp	d0, d1, [sp, #48]
  410444:	ldp	d0, d1, [x22]
  410448:	mov	x0, sp
  41044c:	fmul	d1, d1, d13
  410450:	fmul	d0, d0, d13
  410454:	fsub	d1, d1, d8
  410458:	bl	40a4ac <sqrt@plt+0x877c>
  41045c:	mov	x1, sp
  410460:	mov	x0, x21
  410464:	bl	40a58c <sqrt@plt+0x885c>
  410468:	stp	d0, d1, [sp, #16]
  41046c:	ldr	d0, [x20, #8]
  410470:	add	x1, sp, #0x30
  410474:	add	x2, sp, #0x10
  410478:	sub	x3, x29, #0x20
  41047c:	add	x4, x29, #0x8
  410480:	mov	x0, x19
  410484:	mov	v1.16b, v10.16b
  410488:	bl	411400 <sqrt@plt+0xf6d0>
  41048c:	ldp	d0, d1, [x22]
  410490:	add	x0, sp, #0x20
  410494:	fmul	d0, d0, d13
  410498:	fmul	d1, d1, d13
  41049c:	fsub	d0, d0, d8
  4104a0:	fsub	d1, d1, d8
  4104a4:	bl	40a4ac <sqrt@plt+0x877c>
  4104a8:	add	x1, sp, #0x20
  4104ac:	mov	x0, x21
  4104b0:	bl	40a58c <sqrt@plt+0x885c>
  4104b4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  4104b8:	stp	d0, d1, [sp, #48]
  4104bc:	ldr	d12, [x8, #2744]
  4104c0:	ldr	d3, [x20, #8]
  4104c4:	add	x1, sp, #0x30
  4104c8:	fmov	d1, xzr
  4104cc:	sub	x2, x29, #0x20
  4104d0:	add	x3, x29, #0x8
  4104d4:	mov	x0, x19
  4104d8:	mov	v0.16b, v8.16b
  4104dc:	mov	v2.16b, v12.16b
  4104e0:	mov	v4.16b, v10.16b
  4104e4:	bl	4112cc <sqrt@plt+0xf59c>
  4104e8:	ldr	d0, [x20, #8]
  4104ec:	add	x0, sp, #0x20
  4104f0:	fmul	d0, d0, d13
  4104f4:	str	d0, [x29, #8]
  4104f8:	ldp	d0, d1, [x22]
  4104fc:	fmul	d0, d0, d13
  410500:	fmul	d1, d1, d13
  410504:	fsub	d0, d0, d8
  410508:	fsub	d1, d1, d8
  41050c:	bl	40a4ac <sqrt@plt+0x877c>
  410510:	add	x1, sp, #0x20
  410514:	mov	x0, x21
  410518:	bl	40a58c <sqrt@plt+0x885c>
  41051c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  410520:	stp	d0, d1, [sp, #48]
  410524:	ldr	d11, [x8, #1680]
  410528:	ldr	d3, [x20, #8]
  41052c:	add	x1, sp, #0x30
  410530:	sub	x2, x29, #0x20
  410534:	add	x3, x29, #0x8
  410538:	mov	x0, x19
  41053c:	mov	v0.16b, v8.16b
  410540:	mov	v1.16b, v12.16b
  410544:	mov	v2.16b, v11.16b
  410548:	mov	v4.16b, v9.16b
  41054c:	bl	4112cc <sqrt@plt+0xf59c>
  410550:	ldp	d0, d1, [x22]
  410554:	add	x0, sp, #0x20
  410558:	fmul	d0, d0, d13
  41055c:	fsub	d0, d0, d8
  410560:	fmul	d1, d1, d13
  410564:	bl	40a4ac <sqrt@plt+0x877c>
  410568:	add	x1, sp, #0x20
  41056c:	mov	x0, x21
  410570:	bl	40a58c <sqrt@plt+0x885c>
  410574:	stp	d0, d1, [sp, #48]
  410578:	ldp	d0, d1, [x22]
  41057c:	mov	x0, sp
  410580:	fmul	d0, d0, d13
  410584:	fsub	d0, d8, d0
  410588:	fmul	d1, d1, d13
  41058c:	bl	40a4ac <sqrt@plt+0x877c>
  410590:	mov	x1, sp
  410594:	mov	x0, x21
  410598:	bl	40a58c <sqrt@plt+0x885c>
  41059c:	stp	d0, d1, [sp, #16]
  4105a0:	ldr	d0, [x20, #8]
  4105a4:	add	x1, sp, #0x30
  4105a8:	add	x2, sp, #0x10
  4105ac:	sub	x3, x29, #0x20
  4105b0:	add	x4, x29, #0x8
  4105b4:	mov	x0, x19
  4105b8:	mov	v1.16b, v9.16b
  4105bc:	bl	411400 <sqrt@plt+0xf6d0>
  4105c0:	ldp	d0, d1, [x22]
  4105c4:	add	x0, sp, #0x20
  4105c8:	fmul	d0, d0, d13
  4105cc:	fmul	d1, d1, d13
  4105d0:	fsub	d0, d8, d0
  4105d4:	fsub	d1, d1, d8
  4105d8:	bl	40a4ac <sqrt@plt+0x877c>
  4105dc:	add	x1, sp, #0x20
  4105e0:	mov	x0, x21
  4105e4:	bl	40a58c <sqrt@plt+0x885c>
  4105e8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  4105ec:	stp	d0, d1, [sp, #48]
  4105f0:	ldr	d12, [x8, #2792]
  4105f4:	ldr	d3, [x20, #8]
  4105f8:	add	x1, sp, #0x30
  4105fc:	sub	x2, x29, #0x20
  410600:	add	x3, x29, #0x8
  410604:	mov	x0, x19
  410608:	mov	v0.16b, v8.16b
  41060c:	mov	v1.16b, v11.16b
  410610:	mov	v2.16b, v12.16b
  410614:	mov	v4.16b, v9.16b
  410618:	bl	4112cc <sqrt@plt+0xf59c>
  41061c:	ldr	d0, [x20, #8]
  410620:	add	x0, sp, #0x20
  410624:	fmul	d0, d0, d13
  410628:	str	d0, [x29, #8]
  41062c:	ldp	d0, d1, [x22]
  410630:	fmul	d0, d0, d13
  410634:	fmul	d1, d1, d13
  410638:	fsub	d0, d8, d0
  41063c:	fsub	d1, d1, d8
  410640:	bl	40a4ac <sqrt@plt+0x877c>
  410644:	add	x1, sp, #0x20
  410648:	mov	x0, x21
  41064c:	bl	40a58c <sqrt@plt+0x885c>
  410650:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410654:	stp	d0, d1, [sp, #48]
  410658:	ldr	d11, [x8, #2752]
  41065c:	ldr	d3, [x20, #8]
  410660:	add	x1, sp, #0x30
  410664:	sub	x2, x29, #0x20
  410668:	add	x3, x29, #0x8
  41066c:	mov	x0, x19
  410670:	mov	v0.16b, v8.16b
  410674:	mov	v1.16b, v12.16b
  410678:	mov	v2.16b, v11.16b
  41067c:	mov	v4.16b, v10.16b
  410680:	bl	4112cc <sqrt@plt+0xf59c>
  410684:	ldp	d0, d1, [x22]
  410688:	fmov	d14, #-5.000000000000000000e-01
  41068c:	add	x0, sp, #0x20
  410690:	fmul	d1, d1, d13
  410694:	fmul	d0, d0, d14
  410698:	fsub	d1, d1, d8
  41069c:	bl	40a4ac <sqrt@plt+0x877c>
  4106a0:	add	x1, sp, #0x20
  4106a4:	mov	x0, x21
  4106a8:	bl	40a58c <sqrt@plt+0x885c>
  4106ac:	stp	d0, d1, [sp, #48]
  4106b0:	ldp	d0, d1, [x22]
  4106b4:	mov	x0, sp
  4106b8:	fmul	d1, d1, d13
  4106bc:	fmul	d0, d0, d14
  4106c0:	fsub	d1, d8, d1
  4106c4:	bl	40a4ac <sqrt@plt+0x877c>
  4106c8:	mov	x1, sp
  4106cc:	mov	x0, x21
  4106d0:	bl	40a58c <sqrt@plt+0x885c>
  4106d4:	stp	d0, d1, [sp, #16]
  4106d8:	ldr	d0, [x20, #8]
  4106dc:	add	x1, sp, #0x30
  4106e0:	add	x2, sp, #0x10
  4106e4:	sub	x3, x29, #0x20
  4106e8:	add	x4, x29, #0x8
  4106ec:	mov	x0, x19
  4106f0:	mov	v1.16b, v10.16b
  4106f4:	bl	411400 <sqrt@plt+0xf6d0>
  4106f8:	ldp	d0, d1, [x22]
  4106fc:	add	x0, sp, #0x20
  410700:	fmul	d0, d0, d13
  410704:	fmul	d1, d1, d13
  410708:	fsub	d0, d8, d0
  41070c:	fsub	d1, d8, d1
  410710:	bl	40a4ac <sqrt@plt+0x877c>
  410714:	add	x1, sp, #0x20
  410718:	mov	x0, x21
  41071c:	bl	40a58c <sqrt@plt+0x885c>
  410720:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410724:	stp	d0, d1, [sp, #48]
  410728:	ldr	d12, [x8, #2800]
  41072c:	ldr	d3, [x20, #8]
  410730:	add	x1, sp, #0x30
  410734:	sub	x2, x29, #0x20
  410738:	add	x3, x29, #0x8
  41073c:	mov	x0, x19
  410740:	mov	v0.16b, v8.16b
  410744:	mov	v1.16b, v11.16b
  410748:	mov	v2.16b, v12.16b
  41074c:	mov	v4.16b, v10.16b
  410750:	bl	4112cc <sqrt@plt+0xf59c>
  410754:	ldr	d0, [x20, #8]
  410758:	add	x0, sp, #0x20
  41075c:	fmul	d0, d0, d13
  410760:	str	d0, [x29, #8]
  410764:	ldp	d0, d1, [x22]
  410768:	fmul	d0, d0, d13
  41076c:	fmul	d1, d1, d13
  410770:	fsub	d0, d8, d0
  410774:	fsub	d1, d8, d1
  410778:	bl	40a4ac <sqrt@plt+0x877c>
  41077c:	add	x1, sp, #0x20
  410780:	mov	x0, x21
  410784:	bl	40a58c <sqrt@plt+0x885c>
  410788:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  41078c:	stp	d0, d1, [sp, #48]
  410790:	ldr	d10, [x8, #2808]
  410794:	ldr	d3, [x20, #8]
  410798:	add	x1, sp, #0x30
  41079c:	sub	x2, x29, #0x20
  4107a0:	add	x3, x29, #0x8
  4107a4:	mov	x0, x19
  4107a8:	mov	v0.16b, v8.16b
  4107ac:	mov	v1.16b, v12.16b
  4107b0:	mov	v2.16b, v10.16b
  4107b4:	mov	v4.16b, v9.16b
  4107b8:	bl	4112cc <sqrt@plt+0xf59c>
  4107bc:	ldp	d0, d1, [x22]
  4107c0:	add	x0, sp, #0x20
  4107c4:	fmul	d0, d0, d13
  4107c8:	fsub	d0, d8, d0
  4107cc:	fmul	d1, d1, d14
  4107d0:	bl	40a4ac <sqrt@plt+0x877c>
  4107d4:	add	x1, sp, #0x20
  4107d8:	mov	x0, x21
  4107dc:	bl	40a58c <sqrt@plt+0x885c>
  4107e0:	stp	d0, d1, [sp, #48]
  4107e4:	ldp	d0, d1, [x22]
  4107e8:	mov	x0, sp
  4107ec:	fmul	d0, d0, d13
  4107f0:	fsub	d0, d0, d8
  4107f4:	fmul	d1, d1, d14
  4107f8:	bl	40a4ac <sqrt@plt+0x877c>
  4107fc:	mov	x1, sp
  410800:	mov	x0, x21
  410804:	bl	40a58c <sqrt@plt+0x885c>
  410808:	stp	d0, d1, [sp, #16]
  41080c:	ldr	d0, [x20, #8]
  410810:	add	x1, sp, #0x30
  410814:	add	x2, sp, #0x10
  410818:	sub	x3, x29, #0x20
  41081c:	add	x4, x29, #0x8
  410820:	mov	x0, x19
  410824:	mov	v1.16b, v9.16b
  410828:	bl	411400 <sqrt@plt+0xf6d0>
  41082c:	ldp	d0, d1, [x22]
  410830:	add	x0, sp, #0x20
  410834:	fmul	d0, d0, d13
  410838:	fmul	d1, d1, d13
  41083c:	fsub	d0, d0, d8
  410840:	fsub	d1, d8, d1
  410844:	bl	40a4ac <sqrt@plt+0x877c>
  410848:	add	x1, sp, #0x20
  41084c:	mov	x0, x21
  410850:	bl	40a58c <sqrt@plt+0x885c>
  410854:	stp	d0, d1, [sp, #48]
  410858:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  41085c:	ldr	d3, [x20, #8]
  410860:	ldr	d2, [x8, #2816]
  410864:	add	x1, sp, #0x30
  410868:	sub	x2, x29, #0x20
  41086c:	add	x3, x29, #0x8
  410870:	mov	x0, x19
  410874:	mov	v0.16b, v8.16b
  410878:	mov	v1.16b, v10.16b
  41087c:	mov	v4.16b, v9.16b
  410880:	bl	4112cc <sqrt@plt+0xf59c>
  410884:	ldp	x20, x19, [sp, #192]
  410888:	ldp	x22, x21, [sp, #176]
  41088c:	ldp	x29, x30, [sp, #160]
  410890:	ldp	d9, d8, [sp, #144]
  410894:	ldp	d11, d10, [sp, #128]
  410898:	ldp	d13, d12, [sp, #112]
  41089c:	ldr	d14, [sp, #96]
  4108a0:	add	sp, sp, #0xd0
  4108a4:	ret
  4108a8:	sub	sp, sp, #0xd0
  4108ac:	stp	d15, d14, [sp, #96]
  4108b0:	stp	d13, d12, [sp, #112]
  4108b4:	stp	d11, d10, [sp, #128]
  4108b8:	stp	d9, d8, [sp, #144]
  4108bc:	stp	x29, x30, [sp, #160]
  4108c0:	str	x21, [sp, #176]
  4108c4:	stp	x20, x19, [sp, #192]
  4108c8:	add	x29, sp, #0x60
  4108cc:	ldr	x8, [x3, #16]
  4108d0:	mov	v8.16b, v0.16b
  4108d4:	ldr	q0, [x3]
  4108d8:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5d78>
  4108dc:	stur	x8, [x29, #-16]
  4108e0:	mov	w8, #0x1                   	// #1
  4108e4:	ldr	d2, [x9, #2776]
  4108e8:	stur	q0, [x29, #-32]
  4108ec:	stur	w8, [x29, #-32]
  4108f0:	ldr	d0, [x2]
  4108f4:	ldr	d1, [x3, #8]
  4108f8:	fmul	d3, d8, d2
  4108fc:	fmov	d13, #5.000000000000000000e-01
  410900:	fadd	d2, d3, d0
  410904:	fdiv	d4, d2, d1
  410908:	fadd	d4, d4, d13
  41090c:	mov	x21, x2
  410910:	mov	x20, x1
  410914:	mov	x19, x0
  410918:	fcvtzs	w8, d4
  41091c:	mov	v9.16b, v1.16b
  410920:	cbz	w8, 41092c <sqrt@plt+0xebfc>
  410924:	scvtf	d4, w8
  410928:	fdiv	d9, d2, d4
  41092c:	ldr	d2, [x21, #8]
  410930:	mov	v10.16b, v1.16b
  410934:	fadd	d3, d3, d2
  410938:	fdiv	d4, d3, d1
  41093c:	fadd	d4, d4, d13
  410940:	fcvtzs	w8, d4
  410944:	cbz	w8, 410950 <sqrt@plt+0xec20>
  410948:	scvtf	d4, w8
  41094c:	fdiv	d10, d3, d4
  410950:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  410954:	fmov	d3, x8
  410958:	fmul	d0, d0, d13
  41095c:	fmul	d2, d2, d13
  410960:	fmul	d3, d8, d3
  410964:	fsub	d0, d0, d8
  410968:	fdiv	d14, d1, d3
  41096c:	fsub	d1, d8, d2
  410970:	add	x0, sp, #0x20
  410974:	str	xzr, [x29, #88]
  410978:	bl	40a4ac <sqrt@plt+0x877c>
  41097c:	add	x1, sp, #0x20
  410980:	mov	x0, x20
  410984:	bl	40a58c <sqrt@plt+0x885c>
  410988:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  41098c:	stp	d0, d1, [sp, #48]
  410990:	ldr	d1, [x8, #2784]
  410994:	add	x1, sp, #0x30
  410998:	fmov	d2, xzr
  41099c:	sub	x2, x29, #0x20
  4109a0:	add	x3, x29, #0x58
  4109a4:	mov	x0, x19
  4109a8:	mov	v0.16b, v8.16b
  4109ac:	mov	v3.16b, v10.16b
  4109b0:	bl	4115a4 <sqrt@plt+0xf874>
  4109b4:	ldp	d0, d1, [x21]
  4109b8:	add	x0, sp, #0x20
  4109bc:	fmul	d1, d1, d13
  4109c0:	fmul	d0, d0, d13
  4109c4:	fsub	d1, d8, d1
  4109c8:	bl	40a4ac <sqrt@plt+0x877c>
  4109cc:	add	x1, sp, #0x20
  4109d0:	mov	x0, x20
  4109d4:	bl	40a58c <sqrt@plt+0x885c>
  4109d8:	stp	d0, d1, [sp, #48]
  4109dc:	ldp	d0, d1, [x21]
  4109e0:	mov	x0, sp
  4109e4:	fmul	d1, d1, d13
  4109e8:	fmul	d0, d0, d13
  4109ec:	fsub	d1, d1, d8
  4109f0:	bl	40a4ac <sqrt@plt+0x877c>
  4109f4:	mov	x1, sp
  4109f8:	mov	x0, x20
  4109fc:	bl	40a58c <sqrt@plt+0x885c>
  410a00:	stp	d0, d1, [sp, #16]
  410a04:	add	x1, sp, #0x30
  410a08:	add	x2, sp, #0x10
  410a0c:	sub	x3, x29, #0x20
  410a10:	add	x4, x29, #0x58
  410a14:	mov	x0, x19
  410a18:	mov	v0.16b, v10.16b
  410a1c:	bl	4116b8 <sqrt@plt+0xf988>
  410a20:	ldp	d0, d1, [x21]
  410a24:	add	x0, sp, #0x20
  410a28:	fmul	d0, d0, d13
  410a2c:	fmul	d1, d1, d13
  410a30:	fsub	d0, d0, d8
  410a34:	fsub	d1, d1, d8
  410a38:	bl	40a4ac <sqrt@plt+0x877c>
  410a3c:	add	x1, sp, #0x20
  410a40:	mov	x0, x20
  410a44:	bl	40a58c <sqrt@plt+0x885c>
  410a48:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410a4c:	ldr	d12, [x8, #2744]
  410a50:	stp	d0, d1, [sp, #48]
  410a54:	add	x1, sp, #0x30
  410a58:	fmov	d1, xzr
  410a5c:	fsub	d2, d12, d14
  410a60:	sub	x2, x29, #0x20
  410a64:	add	x3, x29, #0x58
  410a68:	mov	x0, x19
  410a6c:	mov	v0.16b, v8.16b
  410a70:	mov	v3.16b, v10.16b
  410a74:	bl	4115a4 <sqrt@plt+0xf874>
  410a78:	str	xzr, [x29, #88]
  410a7c:	ldp	d0, d1, [x21]
  410a80:	add	x0, sp, #0x20
  410a84:	fmul	d0, d0, d13
  410a88:	fmul	d1, d1, d13
  410a8c:	fsub	d0, d0, d8
  410a90:	fsub	d1, d1, d8
  410a94:	bl	40a4ac <sqrt@plt+0x877c>
  410a98:	add	x1, sp, #0x20
  410a9c:	mov	x0, x20
  410aa0:	bl	40a58c <sqrt@plt+0x885c>
  410aa4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x4d78>
  410aa8:	ldr	d11, [x8, #1680]
  410aac:	stp	d0, d1, [sp, #48]
  410ab0:	add	x1, sp, #0x30
  410ab4:	sub	x2, x29, #0x20
  410ab8:	add	x3, x29, #0x58
  410abc:	mov	x0, x19
  410ac0:	mov	v0.16b, v8.16b
  410ac4:	mov	v1.16b, v12.16b
  410ac8:	mov	v2.16b, v11.16b
  410acc:	mov	v3.16b, v9.16b
  410ad0:	bl	4115a4 <sqrt@plt+0xf874>
  410ad4:	ldp	d0, d1, [x21]
  410ad8:	add	x0, sp, #0x20
  410adc:	fmul	d0, d0, d13
  410ae0:	fsub	d0, d0, d8
  410ae4:	fmul	d1, d1, d13
  410ae8:	bl	40a4ac <sqrt@plt+0x877c>
  410aec:	add	x1, sp, #0x20
  410af0:	mov	x0, x20
  410af4:	bl	40a58c <sqrt@plt+0x885c>
  410af8:	stp	d0, d1, [sp, #48]
  410afc:	ldp	d0, d1, [x21]
  410b00:	mov	x0, sp
  410b04:	fmul	d0, d0, d13
  410b08:	fsub	d0, d8, d0
  410b0c:	fmul	d1, d1, d13
  410b10:	bl	40a4ac <sqrt@plt+0x877c>
  410b14:	mov	x1, sp
  410b18:	mov	x0, x20
  410b1c:	bl	40a58c <sqrt@plt+0x885c>
  410b20:	stp	d0, d1, [sp, #16]
  410b24:	add	x1, sp, #0x30
  410b28:	add	x2, sp, #0x10
  410b2c:	sub	x3, x29, #0x20
  410b30:	add	x4, x29, #0x58
  410b34:	mov	x0, x19
  410b38:	mov	v0.16b, v9.16b
  410b3c:	bl	4116b8 <sqrt@plt+0xf988>
  410b40:	ldp	d0, d1, [x21]
  410b44:	add	x0, sp, #0x20
  410b48:	fmul	d0, d0, d13
  410b4c:	fmul	d1, d1, d13
  410b50:	fsub	d0, d8, d0
  410b54:	fsub	d1, d1, d8
  410b58:	bl	40a4ac <sqrt@plt+0x877c>
  410b5c:	add	x1, sp, #0x20
  410b60:	mov	x0, x20
  410b64:	bl	40a58c <sqrt@plt+0x885c>
  410b68:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410b6c:	ldr	d12, [x8, #2792]
  410b70:	stp	d0, d1, [sp, #48]
  410b74:	add	x1, sp, #0x30
  410b78:	sub	x2, x29, #0x20
  410b7c:	fsub	d2, d12, d14
  410b80:	add	x3, x29, #0x58
  410b84:	mov	x0, x19
  410b88:	mov	v0.16b, v8.16b
  410b8c:	mov	v1.16b, v11.16b
  410b90:	mov	v3.16b, v9.16b
  410b94:	bl	4115a4 <sqrt@plt+0xf874>
  410b98:	str	xzr, [x29, #88]
  410b9c:	ldp	d0, d1, [x21]
  410ba0:	add	x0, sp, #0x20
  410ba4:	fmul	d0, d0, d13
  410ba8:	fmul	d1, d1, d13
  410bac:	fsub	d0, d8, d0
  410bb0:	fsub	d1, d1, d8
  410bb4:	bl	40a4ac <sqrt@plt+0x877c>
  410bb8:	add	x1, sp, #0x20
  410bbc:	mov	x0, x20
  410bc0:	bl	40a58c <sqrt@plt+0x885c>
  410bc4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410bc8:	ldr	d11, [x8, #2752]
  410bcc:	stp	d0, d1, [sp, #48]
  410bd0:	add	x1, sp, #0x30
  410bd4:	sub	x2, x29, #0x20
  410bd8:	add	x3, x29, #0x58
  410bdc:	mov	x0, x19
  410be0:	mov	v0.16b, v8.16b
  410be4:	mov	v1.16b, v12.16b
  410be8:	mov	v2.16b, v11.16b
  410bec:	mov	v3.16b, v10.16b
  410bf0:	bl	4115a4 <sqrt@plt+0xf874>
  410bf4:	ldp	d0, d1, [x21]
  410bf8:	fmov	d15, #-5.000000000000000000e-01
  410bfc:	add	x0, sp, #0x20
  410c00:	fmul	d1, d1, d13
  410c04:	fmul	d0, d0, d15
  410c08:	fsub	d1, d1, d8
  410c0c:	bl	40a4ac <sqrt@plt+0x877c>
  410c10:	add	x1, sp, #0x20
  410c14:	mov	x0, x20
  410c18:	bl	40a58c <sqrt@plt+0x885c>
  410c1c:	stp	d0, d1, [sp, #48]
  410c20:	ldp	d0, d1, [x21]
  410c24:	mov	x0, sp
  410c28:	fmul	d1, d1, d13
  410c2c:	fmul	d0, d0, d15
  410c30:	fsub	d1, d8, d1
  410c34:	bl	40a4ac <sqrt@plt+0x877c>
  410c38:	mov	x1, sp
  410c3c:	mov	x0, x20
  410c40:	bl	40a58c <sqrt@plt+0x885c>
  410c44:	stp	d0, d1, [sp, #16]
  410c48:	add	x1, sp, #0x30
  410c4c:	add	x2, sp, #0x10
  410c50:	sub	x3, x29, #0x20
  410c54:	add	x4, x29, #0x58
  410c58:	mov	x0, x19
  410c5c:	mov	v0.16b, v10.16b
  410c60:	bl	4116b8 <sqrt@plt+0xf988>
  410c64:	ldp	d0, d1, [x21]
  410c68:	add	x0, sp, #0x20
  410c6c:	fmul	d0, d0, d13
  410c70:	fmul	d1, d1, d13
  410c74:	fsub	d0, d8, d0
  410c78:	fsub	d1, d8, d1
  410c7c:	bl	40a4ac <sqrt@plt+0x877c>
  410c80:	add	x1, sp, #0x20
  410c84:	mov	x0, x20
  410c88:	bl	40a58c <sqrt@plt+0x885c>
  410c8c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410c90:	ldr	d12, [x8, #2800]
  410c94:	stp	d0, d1, [sp, #48]
  410c98:	add	x1, sp, #0x30
  410c9c:	sub	x2, x29, #0x20
  410ca0:	fsub	d2, d12, d14
  410ca4:	add	x3, x29, #0x58
  410ca8:	mov	x0, x19
  410cac:	mov	v0.16b, v8.16b
  410cb0:	mov	v1.16b, v11.16b
  410cb4:	mov	v3.16b, v10.16b
  410cb8:	bl	4115a4 <sqrt@plt+0xf874>
  410cbc:	str	xzr, [x29, #88]
  410cc0:	ldp	d0, d1, [x21]
  410cc4:	add	x0, sp, #0x20
  410cc8:	fmul	d0, d0, d13
  410ccc:	fmul	d1, d1, d13
  410cd0:	fsub	d0, d8, d0
  410cd4:	fsub	d1, d8, d1
  410cd8:	bl	40a4ac <sqrt@plt+0x877c>
  410cdc:	add	x1, sp, #0x20
  410ce0:	mov	x0, x20
  410ce4:	bl	40a58c <sqrt@plt+0x885c>
  410ce8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410cec:	ldr	d10, [x8, #2808]
  410cf0:	stp	d0, d1, [sp, #48]
  410cf4:	add	x1, sp, #0x30
  410cf8:	sub	x2, x29, #0x20
  410cfc:	add	x3, x29, #0x58
  410d00:	mov	x0, x19
  410d04:	mov	v0.16b, v8.16b
  410d08:	mov	v1.16b, v12.16b
  410d0c:	mov	v2.16b, v10.16b
  410d10:	mov	v3.16b, v9.16b
  410d14:	bl	4115a4 <sqrt@plt+0xf874>
  410d18:	ldp	d0, d1, [x21]
  410d1c:	add	x0, sp, #0x20
  410d20:	fmul	d0, d0, d13
  410d24:	fsub	d0, d8, d0
  410d28:	fmul	d1, d1, d15
  410d2c:	bl	40a4ac <sqrt@plt+0x877c>
  410d30:	add	x1, sp, #0x20
  410d34:	mov	x0, x20
  410d38:	bl	40a58c <sqrt@plt+0x885c>
  410d3c:	stp	d0, d1, [sp, #48]
  410d40:	ldp	d0, d1, [x21]
  410d44:	mov	x0, sp
  410d48:	fmul	d0, d0, d13
  410d4c:	fsub	d0, d0, d8
  410d50:	fmul	d1, d1, d15
  410d54:	bl	40a4ac <sqrt@plt+0x877c>
  410d58:	mov	x1, sp
  410d5c:	mov	x0, x20
  410d60:	bl	40a58c <sqrt@plt+0x885c>
  410d64:	stp	d0, d1, [sp, #16]
  410d68:	add	x1, sp, #0x30
  410d6c:	add	x2, sp, #0x10
  410d70:	sub	x3, x29, #0x20
  410d74:	add	x4, x29, #0x58
  410d78:	mov	x0, x19
  410d7c:	mov	v0.16b, v9.16b
  410d80:	bl	4116b8 <sqrt@plt+0xf988>
  410d84:	ldp	d0, d1, [x21]
  410d88:	add	x0, sp, #0x20
  410d8c:	fmul	d0, d0, d13
  410d90:	fmul	d1, d1, d13
  410d94:	fsub	d0, d0, d8
  410d98:	fsub	d1, d8, d1
  410d9c:	bl	40a4ac <sqrt@plt+0x877c>
  410da0:	add	x1, sp, #0x20
  410da4:	mov	x0, x20
  410da8:	bl	40a58c <sqrt@plt+0x885c>
  410dac:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  410db0:	ldr	d2, [x8, #2816]
  410db4:	stp	d0, d1, [sp, #48]
  410db8:	add	x1, sp, #0x30
  410dbc:	sub	x2, x29, #0x20
  410dc0:	fsub	d2, d2, d14
  410dc4:	add	x3, x29, #0x58
  410dc8:	mov	x0, x19
  410dcc:	mov	v0.16b, v8.16b
  410dd0:	mov	v1.16b, v10.16b
  410dd4:	mov	v3.16b, v9.16b
  410dd8:	bl	4115a4 <sqrt@plt+0xf874>
  410ddc:	ldp	x20, x19, [sp, #192]
  410de0:	ldr	x21, [sp, #176]
  410de4:	ldp	x29, x30, [sp, #160]
  410de8:	ldp	d9, d8, [sp, #144]
  410dec:	ldp	d11, d10, [sp, #128]
  410df0:	ldp	d13, d12, [sp, #112]
  410df4:	ldp	d15, d14, [sp, #96]
  410df8:	add	sp, sp, #0xd0
  410dfc:	ret
  410e00:	sub	sp, sp, #0xd0
  410e04:	str	d12, [sp, #112]
  410e08:	stp	d11, d10, [sp, #128]
  410e0c:	stp	d9, d8, [sp, #144]
  410e10:	stp	x29, x30, [sp, #160]
  410e14:	stp	x22, x21, [sp, #176]
  410e18:	stp	x20, x19, [sp, #192]
  410e1c:	add	x29, sp, #0x70
  410e20:	fmov	d9, #2.000000000000000000e+00
  410e24:	mov	v8.16b, v0.16b
  410e28:	mov	x20, x0
  410e2c:	mov	x0, x2
  410e30:	mov	v0.16b, v9.16b
  410e34:	mov	x19, x3
  410e38:	mov	x22, x2
  410e3c:	mov	x21, x1
  410e40:	bl	40a424 <sqrt@plt+0x86f4>
  410e44:	sub	x1, x29, #0x20
  410e48:	mov	x0, x21
  410e4c:	stp	d0, d1, [x29, #-32]
  410e50:	bl	40a3f0 <sqrt@plt+0x86c0>
  410e54:	stp	d0, d1, [x29, #-16]
  410e58:	sub	x0, x29, #0x30
  410e5c:	fmov	d0, xzr
  410e60:	mov	v1.16b, v8.16b
  410e64:	bl	40a4ac <sqrt@plt+0x877c>
  410e68:	sub	x0, x29, #0x10
  410e6c:	sub	x1, x29, #0x30
  410e70:	bl	40a58c <sqrt@plt+0x885c>
  410e74:	stp	d0, d1, [x29, #-32]
  410e78:	add	x0, sp, #0x20
  410e7c:	mov	v0.16b, v8.16b
  410e80:	mov	v1.16b, v8.16b
  410e84:	bl	40a4ac <sqrt@plt+0x877c>
  410e88:	sub	x0, x29, #0x10
  410e8c:	add	x1, sp, #0x20
  410e90:	bl	40a58c <sqrt@plt+0x885c>
  410e94:	stp	d0, d1, [sp, #48]
  410e98:	mov	x0, sp
  410e9c:	fmov	d1, xzr
  410ea0:	mov	v0.16b, v8.16b
  410ea4:	bl	40a4ac <sqrt@plt+0x877c>
  410ea8:	sub	x0, x29, #0x10
  410eac:	mov	x1, sp
  410eb0:	bl	40a58c <sqrt@plt+0x885c>
  410eb4:	stp	d0, d1, [sp, #16]
  410eb8:	ldr	x8, [x20]
  410ebc:	sub	x1, x29, #0x20
  410ec0:	add	x2, sp, #0x30
  410ec4:	add	x3, sp, #0x10
  410ec8:	ldr	x8, [x8, #72]
  410ecc:	mov	x0, x20
  410ed0:	mov	x4, x19
  410ed4:	blr	x8
  410ed8:	ldp	d0, d1, [x22]
  410edc:	fmov	d11, #-5.000000000000000000e-01
  410ee0:	fmov	d12, #5.000000000000000000e-01
  410ee4:	sub	x0, x29, #0x20
  410ee8:	fmul	d0, d0, d11
  410eec:	fmul	d1, d1, d12
  410ef0:	bl	40a4ac <sqrt@plt+0x877c>
  410ef4:	sub	x1, x29, #0x20
  410ef8:	mov	x0, x21
  410efc:	bl	40a58c <sqrt@plt+0x885c>
  410f00:	stp	d0, d1, [x29, #-16]
  410f04:	sub	x0, x29, #0x30
  410f08:	fmov	d1, xzr
  410f0c:	mov	v0.16b, v8.16b
  410f10:	bl	40a4ac <sqrt@plt+0x877c>
  410f14:	sub	x0, x29, #0x10
  410f18:	sub	x1, x29, #0x30
  410f1c:	bl	40a58c <sqrt@plt+0x885c>
  410f20:	fneg	d10, d8
  410f24:	stp	d0, d1, [x29, #-32]
  410f28:	add	x0, sp, #0x20
  410f2c:	mov	v0.16b, v8.16b
  410f30:	mov	v1.16b, v10.16b
  410f34:	bl	40a4ac <sqrt@plt+0x877c>
  410f38:	sub	x0, x29, #0x10
  410f3c:	add	x1, sp, #0x20
  410f40:	bl	40a58c <sqrt@plt+0x885c>
  410f44:	stp	d0, d1, [sp, #48]
  410f48:	mov	x0, sp
  410f4c:	fmov	d0, xzr
  410f50:	mov	v1.16b, v10.16b
  410f54:	bl	40a4ac <sqrt@plt+0x877c>
  410f58:	sub	x0, x29, #0x10
  410f5c:	mov	x1, sp
  410f60:	bl	40a58c <sqrt@plt+0x885c>
  410f64:	stp	d0, d1, [sp, #16]
  410f68:	ldr	x8, [x20]
  410f6c:	sub	x1, x29, #0x20
  410f70:	add	x2, sp, #0x30
  410f74:	add	x3, sp, #0x10
  410f78:	ldr	x8, [x8, #72]
  410f7c:	mov	x0, x20
  410f80:	mov	x4, x19
  410f84:	blr	x8
  410f88:	mov	x0, x22
  410f8c:	mov	v0.16b, v9.16b
  410f90:	bl	40a424 <sqrt@plt+0x86f4>
  410f94:	sub	x1, x29, #0x20
  410f98:	mov	x0, x21
  410f9c:	stp	d0, d1, [x29, #-32]
  410fa0:	bl	40a58c <sqrt@plt+0x885c>
  410fa4:	stp	d0, d1, [x29, #-16]
  410fa8:	sub	x0, x29, #0x30
  410fac:	fmov	d0, xzr
  410fb0:	mov	v1.16b, v10.16b
  410fb4:	bl	40a4ac <sqrt@plt+0x877c>
  410fb8:	sub	x0, x29, #0x10
  410fbc:	sub	x1, x29, #0x30
  410fc0:	bl	40a58c <sqrt@plt+0x885c>
  410fc4:	stp	d0, d1, [x29, #-32]
  410fc8:	add	x0, sp, #0x20
  410fcc:	mov	v0.16b, v10.16b
  410fd0:	mov	v1.16b, v10.16b
  410fd4:	bl	40a4ac <sqrt@plt+0x877c>
  410fd8:	sub	x0, x29, #0x10
  410fdc:	add	x1, sp, #0x20
  410fe0:	bl	40a58c <sqrt@plt+0x885c>
  410fe4:	stp	d0, d1, [sp, #48]
  410fe8:	mov	x0, sp
  410fec:	fmov	d1, xzr
  410ff0:	mov	v0.16b, v10.16b
  410ff4:	bl	40a4ac <sqrt@plt+0x877c>
  410ff8:	sub	x0, x29, #0x10
  410ffc:	mov	x1, sp
  411000:	bl	40a58c <sqrt@plt+0x885c>
  411004:	stp	d0, d1, [sp, #16]
  411008:	ldr	x8, [x20]
  41100c:	sub	x1, x29, #0x20
  411010:	add	x2, sp, #0x30
  411014:	add	x3, sp, #0x10
  411018:	ldr	x8, [x8, #72]
  41101c:	mov	x0, x20
  411020:	mov	x4, x19
  411024:	blr	x8
  411028:	ldp	d0, d1, [x22]
  41102c:	sub	x0, x29, #0x20
  411030:	fmul	d0, d0, d12
  411034:	fmul	d1, d1, d11
  411038:	bl	40a4ac <sqrt@plt+0x877c>
  41103c:	sub	x1, x29, #0x20
  411040:	mov	x0, x21
  411044:	bl	40a58c <sqrt@plt+0x885c>
  411048:	stp	d0, d1, [x29, #-16]
  41104c:	sub	x0, x29, #0x30
  411050:	fmov	d1, xzr
  411054:	mov	v0.16b, v10.16b
  411058:	bl	40a4ac <sqrt@plt+0x877c>
  41105c:	sub	x0, x29, #0x10
  411060:	sub	x1, x29, #0x30
  411064:	bl	40a58c <sqrt@plt+0x885c>
  411068:	stp	d0, d1, [x29, #-32]
  41106c:	add	x0, sp, #0x20
  411070:	mov	v0.16b, v10.16b
  411074:	mov	v1.16b, v8.16b
  411078:	bl	40a4ac <sqrt@plt+0x877c>
  41107c:	sub	x0, x29, #0x10
  411080:	add	x1, sp, #0x20
  411084:	bl	40a58c <sqrt@plt+0x885c>
  411088:	stp	d0, d1, [sp, #48]
  41108c:	mov	x0, sp
  411090:	fmov	d0, xzr
  411094:	mov	v1.16b, v8.16b
  411098:	bl	40a4ac <sqrt@plt+0x877c>
  41109c:	sub	x0, x29, #0x10
  4110a0:	mov	x1, sp
  4110a4:	bl	40a58c <sqrt@plt+0x885c>
  4110a8:	stp	d0, d1, [sp, #16]
  4110ac:	ldr	x8, [x20]
  4110b0:	sub	x1, x29, #0x20
  4110b4:	add	x2, sp, #0x30
  4110b8:	add	x3, sp, #0x10
  4110bc:	ldr	x8, [x8, #72]
  4110c0:	mov	x0, x20
  4110c4:	mov	x4, x19
  4110c8:	blr	x8
  4110cc:	sub	x0, x29, #0x20
  4110d0:	bl	40a4a4 <sqrt@plt+0x8774>
  4110d4:	ldp	d0, d1, [x22]
  4110d8:	sub	x0, x29, #0x30
  4110dc:	fmul	d1, d1, d12
  4110e0:	fmul	d0, d0, d11
  4110e4:	fsub	d1, d1, d8
  4110e8:	bl	40a4ac <sqrt@plt+0x877c>
  4110ec:	sub	x1, x29, #0x30
  4110f0:	mov	x0, x21
  4110f4:	bl	40a58c <sqrt@plt+0x885c>
  4110f8:	stp	d0, d1, [x29, #-32]
  4110fc:	mov	x0, x22
  411100:	mov	v0.16b, v9.16b
  411104:	bl	40a424 <sqrt@plt+0x86f4>
  411108:	add	x1, sp, #0x20
  41110c:	mov	x0, x21
  411110:	stp	d0, d1, [sp, #32]
  411114:	bl	40a3f0 <sqrt@plt+0x86c0>
  411118:	stp	d0, d1, [sp, #48]
  41111c:	add	x0, sp, #0x10
  411120:	fmov	d0, xzr
  411124:	mov	v1.16b, v8.16b
  411128:	bl	40a4ac <sqrt@plt+0x877c>
  41112c:	add	x0, sp, #0x30
  411130:	add	x1, sp, #0x10
  411134:	bl	40a58c <sqrt@plt+0x885c>
  411138:	stp	d0, d1, [x29, #-48]
  41113c:	ldr	x8, [x20]
  411140:	sub	x1, x29, #0x30
  411144:	sub	x2, x29, #0x20
  411148:	mov	w3, #0x1                   	// #1
  41114c:	ldr	x8, [x8, #48]
  411150:	mov	x0, x20
  411154:	mov	x4, x19
  411158:	blr	x8
  41115c:	ldp	d0, d1, [x22]
  411160:	sub	x0, x29, #0x30
  411164:	fmul	d0, d0, d12
  411168:	fsub	d0, d0, d8
  41116c:	fmul	d1, d1, d12
  411170:	bl	40a4ac <sqrt@plt+0x877c>
  411174:	sub	x1, x29, #0x30
  411178:	mov	x0, x21
  41117c:	bl	40a58c <sqrt@plt+0x885c>
  411180:	stp	d0, d1, [x29, #-32]
  411184:	ldp	d0, d1, [x22]
  411188:	add	x0, sp, #0x30
  41118c:	fmul	d0, d0, d12
  411190:	fsub	d0, d8, d0
  411194:	fmul	d1, d1, d12
  411198:	bl	40a4ac <sqrt@plt+0x877c>
  41119c:	add	x1, sp, #0x30
  4111a0:	mov	x0, x21
  4111a4:	bl	40a58c <sqrt@plt+0x885c>
  4111a8:	stp	d0, d1, [x29, #-48]
  4111ac:	ldr	x8, [x20]
  4111b0:	sub	x1, x29, #0x30
  4111b4:	sub	x2, x29, #0x20
  4111b8:	mov	w3, #0x1                   	// #1
  4111bc:	ldr	x8, [x8, #48]
  4111c0:	mov	x0, x20
  4111c4:	mov	x4, x19
  4111c8:	blr	x8
  4111cc:	ldp	d0, d1, [x22]
  4111d0:	sub	x0, x29, #0x30
  4111d4:	fmul	d1, d1, d12
  4111d8:	fmul	d0, d0, d12
  4111dc:	fsub	d1, d8, d1
  4111e0:	bl	40a4ac <sqrt@plt+0x877c>
  4111e4:	sub	x1, x29, #0x30
  4111e8:	mov	x0, x21
  4111ec:	bl	40a58c <sqrt@plt+0x885c>
  4111f0:	stp	d0, d1, [x29, #-32]
  4111f4:	ldp	d0, d1, [x22]
  4111f8:	add	x0, sp, #0x30
  4111fc:	fmul	d1, d1, d12
  411200:	fmul	d0, d0, d12
  411204:	fsub	d1, d1, d8
  411208:	bl	40a4ac <sqrt@plt+0x877c>
  41120c:	add	x1, sp, #0x30
  411210:	mov	x0, x21
  411214:	bl	40a58c <sqrt@plt+0x885c>
  411218:	stp	d0, d1, [x29, #-48]
  41121c:	ldr	x8, [x20]
  411220:	sub	x1, x29, #0x30
  411224:	sub	x2, x29, #0x20
  411228:	mov	w3, #0x1                   	// #1
  41122c:	ldr	x8, [x8, #48]
  411230:	mov	x0, x20
  411234:	mov	x4, x19
  411238:	blr	x8
  41123c:	ldp	d0, d1, [x22]
  411240:	sub	x0, x29, #0x30
  411244:	fmul	d0, d0, d12
  411248:	fsub	d0, d8, d0
  41124c:	fmul	d1, d1, d11
  411250:	bl	40a4ac <sqrt@plt+0x877c>
  411254:	sub	x1, x29, #0x30
  411258:	mov	x0, x21
  41125c:	bl	40a58c <sqrt@plt+0x885c>
  411260:	stp	d0, d1, [x29, #-32]
  411264:	ldp	d0, d1, [x22]
  411268:	add	x0, sp, #0x30
  41126c:	fmul	d0, d0, d12
  411270:	fsub	d0, d0, d8
  411274:	fmul	d1, d1, d11
  411278:	bl	40a4ac <sqrt@plt+0x877c>
  41127c:	add	x1, sp, #0x30
  411280:	mov	x0, x21
  411284:	bl	40a58c <sqrt@plt+0x885c>
  411288:	stp	d0, d1, [x29, #-48]
  41128c:	ldr	x8, [x20]
  411290:	sub	x1, x29, #0x30
  411294:	sub	x2, x29, #0x20
  411298:	mov	w3, #0x1                   	// #1
  41129c:	ldr	x8, [x8, #48]
  4112a0:	mov	x0, x20
  4112a4:	mov	x4, x19
  4112a8:	blr	x8
  4112ac:	ldp	x20, x19, [sp, #192]
  4112b0:	ldp	x22, x21, [sp, #176]
  4112b4:	ldp	x29, x30, [sp, #160]
  4112b8:	ldp	d9, d8, [sp, #144]
  4112bc:	ldp	d11, d10, [sp, #128]
  4112c0:	ldr	d12, [sp, #112]
  4112c4:	add	sp, sp, #0xd0
  4112c8:	ret
  4112cc:	stp	d15, d14, [sp, #-112]!
  4112d0:	stp	d13, d12, [sp, #16]
  4112d4:	stp	d11, d10, [sp, #32]
  4112d8:	stp	d9, d8, [sp, #48]
  4112dc:	stp	x29, x30, [sp, #64]
  4112e0:	stp	x22, x21, [sp, #80]
  4112e4:	stp	x20, x19, [sp, #96]
  4112e8:	mov	x29, sp
  4112ec:	mov	v11.16b, v0.16b
  4112f0:	fsub	d0, d2, d1
  4112f4:	mov	x19, x3
  4112f8:	mov	v8.16b, v3.16b
  4112fc:	mov	x20, x2
  411300:	mov	v9.16b, v2.16b
  411304:	mov	v10.16b, v1.16b
  411308:	mov	x21, x1
  41130c:	mov	x22, x0
  411310:	fadd	d12, d3, d4
  411314:	fmul	d14, d0, d11
  411318:	fmov	d15, xzr
  41131c:	b	411348 <sqrt@plt+0xf618>
  411320:	fsub	d1, d12, d0
  411324:	fsub	d2, d14, d15
  411328:	fadd	d1, d15, d1
  41132c:	fadd	d0, d0, d2
  411330:	fcmp	d1, d14
  411334:	fmov	d2, xzr
  411338:	fcsel	d0, d0, d2, gt
  41133c:	fcsel	d15, d15, d1, gt
  411340:	str	d0, [x19]
  411344:	b.gt	4113e0 <sqrt@plt+0xf6b0>
  411348:	ldr	d0, [x19]
  41134c:	fcmp	d0, d8
  411350:	b.ge	411320 <sqrt@plt+0xf5f0>  // b.tcont
  411354:	fsub	d0, d8, d0
  411358:	fadd	d13, d15, d0
  41135c:	fdiv	d0, d15, d11
  411360:	fcmp	d13, d14
  411364:	fadd	d1, d0, d10
  411368:	b.le	4113a8 <sqrt@plt+0xf678>
  41136c:	ldr	x8, [x22]
  411370:	mov	x0, x22
  411374:	mov	x1, x21
  411378:	mov	v0.16b, v11.16b
  41137c:	ldr	x8, [x8, #176]
  411380:	mov	v2.16b, v9.16b
  411384:	mov	x2, x20
  411388:	blr	x8
  41138c:	ldr	d0, [x19]
  411390:	fsub	d1, d14, d15
  411394:	mov	w8, wzr
  411398:	fadd	d0, d1, d0
  41139c:	str	d0, [x19]
  4113a0:	tbnz	w8, #0, 411348 <sqrt@plt+0xf618>
  4113a4:	b	4113e0 <sqrt@plt+0xf6b0>
  4113a8:	ldr	x8, [x22]
  4113ac:	fdiv	d0, d13, d11
  4113b0:	fadd	d2, d0, d10
  4113b4:	mov	x0, x22
  4113b8:	ldr	x8, [x8, #176]
  4113bc:	mov	x1, x21
  4113c0:	mov	v0.16b, v11.16b
  4113c4:	mov	x2, x20
  4113c8:	blr	x8
  4113cc:	mov	w8, #0x1                   	// #1
  4113d0:	mov	v0.16b, v8.16b
  4113d4:	mov	v15.16b, v13.16b
  4113d8:	str	d0, [x19]
  4113dc:	tbnz	w8, #0, 411348 <sqrt@plt+0xf618>
  4113e0:	ldp	x20, x19, [sp, #96]
  4113e4:	ldp	x22, x21, [sp, #80]
  4113e8:	ldp	x29, x30, [sp, #64]
  4113ec:	ldp	d9, d8, [sp, #48]
  4113f0:	ldp	d11, d10, [sp, #32]
  4113f4:	ldp	d13, d12, [sp, #16]
  4113f8:	ldp	d15, d14, [sp], #112
  4113fc:	ret
  411400:	sub	sp, sp, #0xb0
  411404:	stp	d13, d12, [sp, #64]
  411408:	stp	d11, d10, [sp, #80]
  41140c:	stp	d9, d8, [sp, #96]
  411410:	stp	x29, x30, [sp, #112]
  411414:	stp	x24, x23, [sp, #128]
  411418:	stp	x22, x21, [sp, #144]
  41141c:	stp	x20, x19, [sp, #160]
  411420:	add	x29, sp, #0x40
  411424:	mov	x23, x0
  411428:	mov	x0, x2
  41142c:	mov	x19, x4
  411430:	mov	v10.16b, v1.16b
  411434:	mov	v8.16b, v0.16b
  411438:	mov	x20, x3
  41143c:	mov	x21, x2
  411440:	mov	x22, x1
  411444:	bl	40a3f0 <sqrt@plt+0x86c0>
  411448:	sub	x0, x29, #0x10
  41144c:	stp	d0, d1, [x29, #-16]
  411450:	bl	40a60c <sqrt@plt+0x88dc>
  411454:	fcmp	d0, #0.0
  411458:	b.ne	411480 <sqrt@plt+0xf750>  // b.any
  41145c:	ldp	x20, x19, [sp, #160]
  411460:	ldp	x22, x21, [sp, #144]
  411464:	ldp	x24, x23, [sp, #128]
  411468:	ldp	x29, x30, [sp, #112]
  41146c:	ldp	d9, d8, [sp, #96]
  411470:	ldp	d11, d10, [sp, #80]
  411474:	ldp	d13, d12, [sp, #64]
  411478:	add	sp, sp, #0xb0
  41147c:	ret
  411480:	mov	v9.16b, v0.16b
  411484:	fadd	d10, d8, d10
  411488:	fmov	d11, xzr
  41148c:	fmov	d12, xzr
  411490:	b	4114b8 <sqrt@plt+0xf788>
  411494:	fsub	d1, d10, d0
  411498:	fsub	d2, d9, d12
  41149c:	fadd	d1, d12, d1
  4114a0:	fadd	d0, d0, d2
  4114a4:	fcmp	d1, d9
  4114a8:	fcsel	d0, d0, d11, gt
  4114ac:	fcsel	d12, d12, d1, gt
  4114b0:	str	d0, [x19]
  4114b4:	b.gt	41145c <sqrt@plt+0xf72c>
  4114b8:	ldr	d0, [x19]
  4114bc:	fcmp	d0, d8
  4114c0:	b.ge	411494 <sqrt@plt+0xf764>  // b.tcont
  4114c4:	fsub	d0, d8, d0
  4114c8:	fadd	d13, d12, d0
  4114cc:	fcmp	d13, d9
  4114d0:	b.le	411530 <sqrt@plt+0xf800>
  4114d4:	fdiv	d0, d12, d9
  4114d8:	sub	x0, x29, #0x10
  4114dc:	bl	40a5c0 <sqrt@plt+0x8890>
  4114e0:	add	x1, sp, #0x10
  4114e4:	mov	x0, x22
  4114e8:	stp	d0, d1, [sp, #16]
  4114ec:	bl	40a58c <sqrt@plt+0x885c>
  4114f0:	stp	d0, d1, [sp, #32]
  4114f4:	ldr	x8, [x23]
  4114f8:	add	x1, sp, #0x20
  4114fc:	mov	w3, #0x1                   	// #1
  411500:	mov	x0, x23
  411504:	ldr	x8, [x8, #48]
  411508:	mov	x2, x21
  41150c:	mov	x4, x20
  411510:	blr	x8
  411514:	ldr	d0, [x19]
  411518:	fsub	d1, d9, d12
  41151c:	mov	w24, wzr
  411520:	fadd	d0, d1, d0
  411524:	str	d0, [x19]
  411528:	tbnz	w24, #0, 4114b8 <sqrt@plt+0xf788>
  41152c:	b	41145c <sqrt@plt+0xf72c>
  411530:	fdiv	d0, d13, d9
  411534:	sub	x0, x29, #0x10
  411538:	bl	40a5c0 <sqrt@plt+0x8890>
  41153c:	add	x1, sp, #0x10
  411540:	mov	x0, x22
  411544:	stp	d0, d1, [sp, #16]
  411548:	bl	40a58c <sqrt@plt+0x885c>
  41154c:	stp	d0, d1, [sp, #32]
  411550:	fdiv	d0, d12, d9
  411554:	sub	x0, x29, #0x10
  411558:	bl	40a5c0 <sqrt@plt+0x8890>
  41155c:	mov	x1, sp
  411560:	mov	x0, x22
  411564:	stp	d0, d1, [sp]
  411568:	bl	40a58c <sqrt@plt+0x885c>
  41156c:	stp	d0, d1, [sp, #16]
  411570:	ldr	x8, [x23]
  411574:	add	x1, sp, #0x10
  411578:	add	x2, sp, #0x20
  41157c:	mov	w3, #0x1                   	// #1
  411580:	ldr	x8, [x8, #48]
  411584:	mov	x0, x23
  411588:	mov	x4, x20
  41158c:	mov	w24, #0x1                   	// #1
  411590:	blr	x8
  411594:	mov	v12.16b, v13.16b
  411598:	str	d8, [x19]
  41159c:	tbnz	w24, #0, 4114b8 <sqrt@plt+0xf788>
  4115a0:	b	41145c <sqrt@plt+0xf72c>
  4115a4:	sub	sp, sp, #0xa0
  4115a8:	stp	d15, d14, [sp, #48]
  4115ac:	stp	d13, d12, [sp, #64]
  4115b0:	stp	d11, d10, [sp, #80]
  4115b4:	stp	d9, d8, [sp, #96]
  4115b8:	stp	x29, x30, [sp, #112]
  4115bc:	stp	x22, x21, [sp, #128]
  4115c0:	stp	x20, x19, [sp, #144]
  4115c4:	add	x29, sp, #0x30
  4115c8:	mov	v10.16b, v0.16b
  4115cc:	fsub	d0, d2, d1
  4115d0:	mov	x19, x3
  4115d4:	mov	v8.16b, v3.16b
  4115d8:	mov	x20, x2
  4115dc:	mov	v9.16b, v1.16b
  4115e0:	mov	x21, x1
  4115e4:	mov	x22, x0
  4115e8:	fmov	d13, xzr
  4115ec:	fmul	d14, d0, d10
  4115f0:	fmov	d15, xzr
  4115f4:	b	411620 <sqrt@plt+0xf8f0>
  4115f8:	ldr	d0, [x19]
  4115fc:	fsub	d1, d14, d15
  411600:	fsub	d2, d8, d0
  411604:	fadd	d0, d1, d0
  411608:	fadd	d1, d15, d2
  41160c:	fcmp	d1, d14
  411610:	fcsel	d0, d0, d13, gt
  411614:	fcsel	d15, d15, d1, gt
  411618:	str	d0, [x19]
  41161c:	b.gt	411694 <sqrt@plt+0xf964>
  411620:	ldr	d0, [x19]
  411624:	fcmp	d0, #0.0
  411628:	b.ne	4115f8 <sqrt@plt+0xf8c8>  // b.any
  41162c:	fdiv	d0, d15, d10
  411630:	fadd	d11, d0, d9
  411634:	mov	v0.16b, v11.16b
  411638:	bl	401910 <cos@plt>
  41163c:	mov	v12.16b, v0.16b
  411640:	mov	v0.16b, v11.16b
  411644:	bl	401bd0 <sin@plt>
  411648:	mov	v1.16b, v0.16b
  41164c:	mov	x0, sp
  411650:	mov	v0.16b, v12.16b
  411654:	bl	40a4ac <sqrt@plt+0x877c>
  411658:	mov	x0, sp
  41165c:	mov	v0.16b, v10.16b
  411660:	bl	40a5c0 <sqrt@plt+0x8890>
  411664:	add	x1, sp, #0x10
  411668:	mov	x0, x21
  41166c:	stp	d0, d1, [sp, #16]
  411670:	bl	40a58c <sqrt@plt+0x885c>
  411674:	stp	d0, d1, [x29, #-16]
  411678:	ldr	x8, [x22]
  41167c:	sub	x1, x29, #0x10
  411680:	mov	x0, x22
  411684:	mov	x2, x20
  411688:	ldr	x8, [x8, #168]
  41168c:	blr	x8
  411690:	b	4115f8 <sqrt@plt+0xf8c8>
  411694:	ldp	x20, x19, [sp, #144]
  411698:	ldp	x22, x21, [sp, #128]
  41169c:	ldp	x29, x30, [sp, #112]
  4116a0:	ldp	d9, d8, [sp, #96]
  4116a4:	ldp	d11, d10, [sp, #80]
  4116a8:	ldp	d13, d12, [sp, #64]
  4116ac:	ldp	d15, d14, [sp, #48]
  4116b0:	add	sp, sp, #0xa0
  4116b4:	ret
  4116b8:	sub	sp, sp, #0x80
  4116bc:	stp	d11, d10, [sp, #48]
  4116c0:	stp	d9, d8, [sp, #64]
  4116c4:	stp	x29, x30, [sp, #80]
  4116c8:	stp	x22, x21, [sp, #96]
  4116cc:	stp	x20, x19, [sp, #112]
  4116d0:	add	x29, sp, #0x30
  4116d4:	mov	x22, x0
  4116d8:	mov	x0, x2
  4116dc:	mov	x19, x4
  4116e0:	mov	v8.16b, v0.16b
  4116e4:	mov	x20, x3
  4116e8:	mov	x21, x1
  4116ec:	bl	40a3f0 <sqrt@plt+0x86c0>
  4116f0:	sub	x0, x29, #0x10
  4116f4:	stp	d0, d1, [x29, #-16]
  4116f8:	bl	40a60c <sqrt@plt+0x88dc>
  4116fc:	fcmp	d0, #0.0
  411700:	b.ne	411720 <sqrt@plt+0xf9f0>  // b.any
  411704:	ldp	x20, x19, [sp, #112]
  411708:	ldp	x22, x21, [sp, #96]
  41170c:	ldp	x29, x30, [sp, #80]
  411710:	ldp	d9, d8, [sp, #64]
  411714:	ldp	d11, d10, [sp, #48]
  411718:	add	sp, sp, #0x80
  41171c:	ret
  411720:	mov	v9.16b, v0.16b
  411724:	fmov	d10, xzr
  411728:	fmov	d11, xzr
  41172c:	b	411758 <sqrt@plt+0xfa28>
  411730:	ldr	d0, [x19]
  411734:	fsub	d1, d9, d11
  411738:	fsub	d2, d8, d0
  41173c:	fadd	d0, d1, d0
  411740:	fadd	d1, d11, d2
  411744:	fcmp	d1, d9
  411748:	fcsel	d0, d0, d10, gt
  41174c:	fcsel	d11, d11, d1, gt
  411750:	str	d0, [x19]
  411754:	b.gt	411704 <sqrt@plt+0xf9d4>
  411758:	ldr	d0, [x19]
  41175c:	fcmp	d0, #0.0
  411760:	b.ne	411730 <sqrt@plt+0xfa00>  // b.any
  411764:	fdiv	d0, d11, d9
  411768:	sub	x0, x29, #0x10
  41176c:	bl	40a5c0 <sqrt@plt+0x8890>
  411770:	mov	x1, sp
  411774:	mov	x0, x21
  411778:	stp	d0, d1, [sp]
  41177c:	bl	40a58c <sqrt@plt+0x885c>
  411780:	stp	d0, d1, [sp, #16]
  411784:	ldr	x8, [x22]
  411788:	add	x1, sp, #0x10
  41178c:	mov	x0, x22
  411790:	mov	x2, x20
  411794:	ldr	x8, [x8, #168]
  411798:	blr	x8
  41179c:	b	411730 <sqrt@plt+0xfa00>
  4117a0:	brk	#0x1
  4117a4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4117a8:	ldr	w8, [x8, #2164]
  4117ac:	cmp	w8, #0x0
  4117b0:	cset	w0, ne  // ne = any
  4117b4:	ret
  4117b8:	stp	x29, x30, [sp, #-48]!
  4117bc:	stp	x22, x21, [sp, #16]
  4117c0:	stp	x20, x19, [sp, #32]
  4117c4:	mov	x29, sp
  4117c8:	ldr	w8, [x4]
  4117cc:	mov	x19, x3
  4117d0:	mov	x20, x2
  4117d4:	mov	x21, x1
  4117d8:	cmp	w8, #0x3
  4117dc:	mov	x22, x0
  4117e0:	b.eq	411828 <sqrt@plt+0xfaf8>  // b.none
  4117e4:	cmp	w8, #0x2
  4117e8:	b.eq	411840 <sqrt@plt+0xfb10>  // b.none
  4117ec:	cmp	w8, #0x1
  4117f0:	b.ne	411854 <sqrt@plt+0xfb24>  // b.any
  4117f4:	ldr	x8, [x22]
  4117f8:	ldr	d0, [x4, #16]
  4117fc:	mov	x0, x22
  411800:	ldr	x8, [x8, #232]
  411804:	blr	x8
  411808:	ldr	x8, [x22]
  41180c:	mov	x0, x22
  411810:	mov	x1, x21
  411814:	mov	x2, x20
  411818:	ldr	x8, [x8, #200]
  41181c:	mov	x3, x19
  411820:	blr	x8
  411824:	b	411854 <sqrt@plt+0xfb24>
  411828:	mov	x0, x22
  41182c:	mov	x1, x21
  411830:	mov	x2, x20
  411834:	mov	x3, x19
  411838:	bl	40fa18 <sqrt@plt+0xdce8>
  41183c:	b	411854 <sqrt@plt+0xfb24>
  411840:	mov	x0, x22
  411844:	mov	x1, x21
  411848:	mov	x2, x20
  41184c:	mov	x3, x19
  411850:	bl	40fbec <sqrt@plt+0xdebc>
  411854:	ldp	x20, x19, [sp, #32]
  411858:	ldp	x22, x21, [sp, #16]
  41185c:	ldp	x29, x30, [sp], #48
  411860:	ret
  411864:	sub	sp, sp, #0xd0
  411868:	stp	d9, d8, [sp, #96]
  41186c:	stp	x29, x30, [sp, #112]
  411870:	str	x27, [sp, #128]
  411874:	stp	x26, x25, [sp, #144]
  411878:	stp	x24, x23, [sp, #160]
  41187c:	stp	x22, x21, [sp, #176]
  411880:	stp	x20, x19, [sp, #192]
  411884:	add	x29, sp, #0x60
  411888:	ldr	q0, [x1]
  41188c:	mov	x19, x4
  411890:	mov	w22, w3
  411894:	mov	x20, x0
  411898:	stur	q0, [x29, #-16]
  41189c:	ldr	x8, [x0]
  4118a0:	ldr	d0, [x4, #16]
  4118a4:	mov	x21, x2
  4118a8:	ldr	x8, [x8, #232]
  4118ac:	blr	x8
  4118b0:	cmp	w22, #0x1
  4118b4:	b.lt	411ac4 <sqrt@plt+0xfd94>  // b.tstop
  4118b8:	mov	w25, w22
  4118bc:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x5d78>
  4118c0:	adrp	x26, 41b000 <_ZdlPvm@@Base+0x5d78>
  4118c4:	mov	x24, xzr
  4118c8:	add	x22, x22, #0xea0
  4118cc:	add	x26, x26, #0xc20
  4118d0:	fmov	d9, #5.000000000000000000e-01
  4118d4:	b	4118fc <sqrt@plt+0xfbcc>
  4118d8:	mov	w1, #0x7f                  	// #127
  4118dc:	mov	w0, wzr
  4118e0:	mov	x2, x22
  4118e4:	bl	40504c <sqrt@plt+0x331c>
  4118e8:	ldr	q0, [x21, x24, lsl #4]
  4118ec:	add	x24, x24, #0x1
  4118f0:	cmp	x24, x25
  4118f4:	stur	q0, [x29, #-16]
  4118f8:	b.eq	411ac4 <sqrt@plt+0xfd94>  // b.none
  4118fc:	ldr	w8, [x19]
  411900:	cmp	w8, #0x3
  411904:	b.hi	4118d8 <sqrt@plt+0xfba8>  // b.pmore
  411908:	adr	x9, 4118e8 <sqrt@plt+0xfbb8>
  41190c:	ldrb	w10, [x26, x8]
  411910:	add	x9, x9, x10, lsl #2
  411914:	br	x9
  411918:	ldr	x8, [x20]
  41191c:	add	x2, x21, x24, lsl #4
  411920:	sub	x1, x29, #0x10
  411924:	mov	x0, x20
  411928:	b	411a9c <sqrt@plt+0xfd6c>
  41192c:	add	x0, x21, x24, lsl #4
  411930:	sub	x1, x29, #0x10
  411934:	bl	40a3f0 <sqrt@plt+0x86c0>
  411938:	sub	x0, x29, #0x20
  41193c:	stp	d0, d1, [x29, #-32]
  411940:	bl	40a60c <sqrt@plt+0x88dc>
  411944:	ldr	d1, [x19, #8]
  411948:	fdiv	d0, d0, d1
  41194c:	fadd	d0, d0, d9
  411950:	fcvtzs	w27, d0
  411954:	cbz	w27, 411aa8 <sqrt@plt+0xfd78>
  411958:	scvtf	d0, w27
  41195c:	sub	x0, x29, #0x20
  411960:	bl	40a548 <sqrt@plt+0x8818>
  411964:	tbnz	w27, #31, 4118e8 <sqrt@plt+0xfbb8>
  411968:	mov	w23, wzr
  41196c:	add	w27, w27, #0x1
  411970:	scvtf	d0, w23
  411974:	sub	x0, x29, #0x20
  411978:	bl	40a5c0 <sqrt@plt+0x8890>
  41197c:	sub	x0, x29, #0x10
  411980:	add	x1, sp, #0x20
  411984:	stp	d0, d1, [sp, #32]
  411988:	bl	40a58c <sqrt@plt+0x885c>
  41198c:	stp	d0, d1, [sp, #48]
  411990:	ldr	x8, [x20]
  411994:	add	x1, sp, #0x30
  411998:	mov	x0, x20
  41199c:	mov	x2, x19
  4119a0:	ldr	x8, [x8, #168]
  4119a4:	blr	x8
  4119a8:	add	w23, w23, #0x1
  4119ac:	cmp	w27, w23
  4119b0:	b.ne	411970 <sqrt@plt+0xfc40>  // b.any
  4119b4:	b	4118e8 <sqrt@plt+0xfbb8>
  4119b8:	add	x23, x21, x24, lsl #4
  4119bc:	sub	x1, x29, #0x10
  4119c0:	mov	x0, x23
  4119c4:	bl	40a3f0 <sqrt@plt+0x86c0>
  4119c8:	sub	x0, x29, #0x20
  4119cc:	stp	d0, d1, [x29, #-32]
  4119d0:	bl	40a60c <sqrt@plt+0x88dc>
  4119d4:	mov	v8.16b, v0.16b
  4119d8:	ldr	d0, [x19, #8]
  4119dc:	fadd	d1, d0, d0
  4119e0:	fcmp	d8, d1
  4119e4:	b.ls	411a8c <sqrt@plt+0xfd5c>  // b.plast
  4119e8:	fsub	d2, d8, d0
  4119ec:	fdiv	d1, d2, d1
  4119f0:	fadd	d1, d1, d9
  4119f4:	fdiv	d0, d0, d8
  4119f8:	sub	x0, x29, #0x20
  4119fc:	fcvtzs	w27, d1
  411a00:	bl	40a5c0 <sqrt@plt+0x8890>
  411a04:	stp	d0, d1, [sp, #48]
  411a08:	ldr	d0, [x19, #8]
  411a0c:	scvtf	d1, w27
  411a10:	sub	x0, x29, #0x20
  411a14:	fsub	d0, d8, d0
  411a18:	fdiv	d0, d0, d1
  411a1c:	fdiv	d0, d0, d8
  411a20:	bl	40a5c0 <sqrt@plt+0x8890>
  411a24:	stp	d0, d1, [sp, #32]
  411a28:	tbnz	w27, #31, 4118e8 <sqrt@plt+0xfbb8>
  411a2c:	mov	w23, wzr
  411a30:	add	w27, w27, #0x1
  411a34:	scvtf	d0, w23
  411a38:	add	x0, sp, #0x20
  411a3c:	bl	40a5c0 <sqrt@plt+0x8890>
  411a40:	sub	x0, x29, #0x10
  411a44:	mov	x1, sp
  411a48:	stp	d0, d1, [sp]
  411a4c:	bl	40a58c <sqrt@plt+0x885c>
  411a50:	add	x0, sp, #0x10
  411a54:	add	x1, sp, #0x30
  411a58:	stp	d0, d1, [sp, #16]
  411a5c:	bl	40a58c <sqrt@plt+0x885c>
  411a60:	stp	d0, d1, [sp]
  411a64:	ldr	x8, [x20]
  411a68:	add	x1, sp, #0x10
  411a6c:	mov	x2, sp
  411a70:	mov	x0, x20
  411a74:	ldr	x8, [x8, #184]
  411a78:	blr	x8
  411a7c:	add	w23, w23, #0x1
  411a80:	cmp	w27, w23
  411a84:	b.ne	411a34 <sqrt@plt+0xfd04>  // b.any
  411a88:	b	4118e8 <sqrt@plt+0xfbb8>
  411a8c:	ldr	x8, [x20]
  411a90:	sub	x1, x29, #0x10
  411a94:	mov	x0, x20
  411a98:	mov	x2, x23
  411a9c:	ldr	x8, [x8, #184]
  411aa0:	blr	x8
  411aa4:	b	4118e8 <sqrt@plt+0xfbb8>
  411aa8:	ldr	x8, [x20]
  411aac:	sub	x1, x29, #0x10
  411ab0:	mov	x0, x20
  411ab4:	mov	x2, x19
  411ab8:	ldr	x8, [x8, #168]
  411abc:	blr	x8
  411ac0:	b	4118e8 <sqrt@plt+0xfbb8>
  411ac4:	ldp	x20, x19, [sp, #192]
  411ac8:	ldp	x22, x21, [sp, #176]
  411acc:	ldp	x24, x23, [sp, #160]
  411ad0:	ldp	x26, x25, [sp, #144]
  411ad4:	ldr	x27, [sp, #128]
  411ad8:	ldp	x29, x30, [sp, #112]
  411adc:	ldp	d9, d8, [sp, #96]
  411ae0:	add	sp, sp, #0xd0
  411ae4:	ret
  411ae8:	stp	x29, x30, [sp, #-48]!
  411aec:	stp	x22, x21, [sp, #16]
  411af0:	stp	x20, x19, [sp, #32]
  411af4:	mov	x29, sp
  411af8:	ldr	x8, [x0]
  411afc:	ldr	d0, [x4, #16]
  411b00:	mov	w19, w3
  411b04:	mov	x20, x2
  411b08:	ldr	x8, [x8, #232]
  411b0c:	mov	x21, x0
  411b10:	mov	x22, x1
  411b14:	blr	x8
  411b18:	ldr	x8, [x21]
  411b1c:	mov	x0, x21
  411b20:	mov	x1, x22
  411b24:	mov	x2, x20
  411b28:	ldr	x8, [x8, #192]
  411b2c:	mov	w3, w19
  411b30:	blr	x8
  411b34:	ldp	x20, x19, [sp, #32]
  411b38:	ldp	x22, x21, [sp, #16]
  411b3c:	ldp	x29, x30, [sp], #48
  411b40:	ret
  411b44:	str	d8, [sp, #-64]!
  411b48:	stp	x29, x30, [sp, #8]
  411b4c:	str	x23, [sp, #24]
  411b50:	stp	x22, x21, [sp, #32]
  411b54:	stp	x20, x19, [sp, #48]
  411b58:	mov	x29, sp
  411b5c:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  411b60:	ldr	w8, [x23, #2164]
  411b64:	mov	x22, x3
  411b68:	mov	w19, w2
  411b6c:	mov	x20, x1
  411b70:	mov	x21, x0
  411b74:	cbz	w8, 411bdc <sqrt@plt+0xfeac>
  411b78:	mov	v8.16b, v0.16b
  411b7c:	fcmp	d0, #0.0
  411b80:	b.ge	411b98 <sqrt@plt+0xfe68>  // b.tcont
  411b84:	ldr	x8, [x21]
  411b88:	mov	x0, x21
  411b8c:	ldr	x8, [x8, #128]
  411b90:	blr	x8
  411b94:	cbz	x0, 411bdc <sqrt@plt+0xfeac>
  411b98:	ldr	x8, [x21]
  411b9c:	mov	x0, x21
  411ba0:	ldr	x8, [x8, #128]
  411ba4:	blr	x8
  411ba8:	cbnz	x0, 411bc0 <sqrt@plt+0xfe90>
  411bac:	ldr	x8, [x21]
  411bb0:	mov	x0, x21
  411bb4:	mov	v0.16b, v8.16b
  411bb8:	ldr	x8, [x8, #240]
  411bbc:	blr	x8
  411bc0:	ldr	x8, [x21]
  411bc4:	mov	w1, #0x1                   	// #1
  411bc8:	mov	x0, x21
  411bcc:	mov	x2, x20
  411bd0:	ldr	x8, [x8, #224]
  411bd4:	mov	w3, w19
  411bd8:	blr	x8
  411bdc:	ldr	w8, [x22]
  411be0:	cmp	w8, #0x1
  411be4:	b.ne	411c24 <sqrt@plt+0xfef4>  // b.any
  411be8:	ldr	w9, [x23, #2164]
  411bec:	cbz	w9, 411c24 <sqrt@plt+0xfef4>
  411bf0:	ldr	x8, [x21]
  411bf4:	ldr	d0, [x22, #16]
  411bf8:	mov	x0, x21
  411bfc:	ldr	x8, [x8, #232]
  411c00:	blr	x8
  411c04:	ldr	x8, [x21]
  411c08:	mov	x0, x21
  411c0c:	mov	w1, wzr
  411c10:	mov	x2, x20
  411c14:	ldr	x8, [x8, #224]
  411c18:	mov	w3, w19
  411c1c:	blr	x8
  411c20:	b	411c60 <sqrt@plt+0xff30>
  411c24:	cbz	w8, 411c60 <sqrt@plt+0xff30>
  411c28:	ldr	x8, [x21]
  411c2c:	ldr	d0, [x22, #16]
  411c30:	mov	x0, x21
  411c34:	ldr	x8, [x8, #232]
  411c38:	blr	x8
  411c3c:	ldr	x8, [x21]
  411c40:	sub	w9, w19, #0x1
  411c44:	add	x1, x20, w9, sxtw #4
  411c48:	mov	x0, x21
  411c4c:	ldr	x8, [x8, #48]
  411c50:	mov	x2, x20
  411c54:	mov	w3, w19
  411c58:	mov	x4, x22
  411c5c:	blr	x8
  411c60:	ldp	x20, x19, [sp, #48]
  411c64:	ldp	x22, x21, [sp, #32]
  411c68:	ldr	x23, [sp, #24]
  411c6c:	ldp	x29, x30, [sp, #8]
  411c70:	ldr	d8, [sp], #64
  411c74:	ret
  411c78:	stp	d9, d8, [sp, #-64]!
  411c7c:	stp	x29, x30, [sp, #16]
  411c80:	str	x21, [sp, #32]
  411c84:	stp	x20, x19, [sp, #48]
  411c88:	mov	x29, sp
  411c8c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  411c90:	ldr	w8, [x8, #2164]
  411c94:	mov	x20, x2
  411c98:	mov	v8.16b, v0.16b
  411c9c:	mov	x19, x1
  411ca0:	mov	x21, x0
  411ca4:	cbz	w8, 411d0c <sqrt@plt+0xffdc>
  411ca8:	mov	v9.16b, v1.16b
  411cac:	fcmp	d1, #0.0
  411cb0:	b.ge	411cc8 <sqrt@plt+0xff98>  // b.tcont
  411cb4:	ldr	x8, [x21]
  411cb8:	mov	x0, x21
  411cbc:	ldr	x8, [x8, #128]
  411cc0:	blr	x8
  411cc4:	cbz	x0, 411d0c <sqrt@plt+0xffdc>
  411cc8:	ldr	x8, [x21]
  411ccc:	mov	x0, x21
  411cd0:	ldr	x8, [x8, #128]
  411cd4:	blr	x8
  411cd8:	cbnz	x0, 411cf0 <sqrt@plt+0xffc0>
  411cdc:	ldr	x8, [x21]
  411ce0:	mov	x0, x21
  411ce4:	mov	v0.16b, v9.16b
  411ce8:	ldr	x8, [x8, #240]
  411cec:	blr	x8
  411cf0:	ldr	x8, [x21]
  411cf4:	mov	w1, #0x1                   	// #1
  411cf8:	mov	x0, x21
  411cfc:	mov	x2, x19
  411d00:	ldr	x8, [x8, #208]
  411d04:	mov	v0.16b, v8.16b
  411d08:	blr	x8
  411d0c:	ldr	x8, [x21]
  411d10:	ldr	d0, [x20, #16]
  411d14:	mov	x0, x21
  411d18:	ldr	x8, [x8, #232]
  411d1c:	blr	x8
  411d20:	ldr	w8, [x20]
  411d24:	cmp	w8, #0x3
  411d28:	b.hi	411d64 <sqrt@plt+0x10034>  // b.pmore
  411d2c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5d78>
  411d30:	add	x9, x9, #0xc24
  411d34:	adr	x10, 411d44 <sqrt@plt+0x10014>
  411d38:	ldrb	w11, [x9, x8]
  411d3c:	add	x10, x10, x11, lsl #2
  411d40:	br	x10
  411d44:	ldr	x8, [x21]
  411d48:	mov	x0, x21
  411d4c:	mov	w1, wzr
  411d50:	mov	x2, x19
  411d54:	ldr	x8, [x8, #208]
  411d58:	mov	v0.16b, v8.16b
  411d5c:	blr	x8
  411d60:	b	411da8 <sqrt@plt+0x10078>
  411d64:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  411d68:	add	x2, x2, #0xea0
  411d6c:	mov	w1, #0xb4                  	// #180
  411d70:	mov	w0, wzr
  411d74:	bl	40504c <sqrt@plt+0x331c>
  411d78:	b	411da8 <sqrt@plt+0x10078>
  411d7c:	mov	x0, x21
  411d80:	mov	x1, x19
  411d84:	mov	v0.16b, v8.16b
  411d88:	mov	x2, x20
  411d8c:	bl	40eef8 <sqrt@plt+0xd1c8>
  411d90:	b	411da8 <sqrt@plt+0x10078>
  411d94:	mov	x0, x21
  411d98:	mov	x1, x19
  411d9c:	mov	v0.16b, v8.16b
  411da0:	mov	x2, x20
  411da4:	bl	40ed78 <sqrt@plt+0xd048>
  411da8:	ldp	x20, x19, [sp, #48]
  411dac:	ldr	x21, [sp, #32]
  411db0:	ldp	x29, x30, [sp, #16]
  411db4:	ldp	d9, d8, [sp], #64
  411db8:	ret
  411dbc:	str	d8, [sp, #-64]!
  411dc0:	stp	x29, x30, [sp, #16]
  411dc4:	stp	x22, x21, [sp, #32]
  411dc8:	stp	x20, x19, [sp, #48]
  411dcc:	mov	x29, sp
  411dd0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  411dd4:	ldr	w8, [x8, #2164]
  411dd8:	mov	x21, x3
  411ddc:	mov	x19, x2
  411de0:	mov	x20, x1
  411de4:	mov	x22, x0
  411de8:	cbz	w8, 411e50 <sqrt@plt+0x10120>
  411dec:	mov	v8.16b, v0.16b
  411df0:	fcmp	d0, #0.0
  411df4:	b.ge	411e0c <sqrt@plt+0x100dc>  // b.tcont
  411df8:	ldr	x8, [x22]
  411dfc:	mov	x0, x22
  411e00:	ldr	x8, [x8, #128]
  411e04:	blr	x8
  411e08:	cbz	x0, 411e50 <sqrt@plt+0x10120>
  411e0c:	ldr	x8, [x22]
  411e10:	mov	x0, x22
  411e14:	ldr	x8, [x8, #128]
  411e18:	blr	x8
  411e1c:	cbnz	x0, 411e34 <sqrt@plt+0x10104>
  411e20:	ldr	x8, [x22]
  411e24:	mov	x0, x22
  411e28:	mov	v0.16b, v8.16b
  411e2c:	ldr	x8, [x8, #240]
  411e30:	blr	x8
  411e34:	ldr	x8, [x22]
  411e38:	mov	w1, #0x1                   	// #1
  411e3c:	mov	x0, x22
  411e40:	mov	x2, x20
  411e44:	ldr	x8, [x8, #216]
  411e48:	mov	x3, x19
  411e4c:	blr	x8
  411e50:	ldr	w8, [x21]
  411e54:	cbz	w8, 411e6c <sqrt@plt+0x1013c>
  411e58:	ldr	x8, [x22]
  411e5c:	ldr	d0, [x21, #16]
  411e60:	mov	x0, x22
  411e64:	ldr	x8, [x8, #232]
  411e68:	blr	x8
  411e6c:	ldr	w8, [x21]
  411e70:	cmp	w8, #0x3
  411e74:	b.hi	411eb0 <sqrt@plt+0x10180>  // b.pmore
  411e78:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5d78>
  411e7c:	add	x9, x9, #0xc28
  411e80:	adr	x10, 411e90 <sqrt@plt+0x10160>
  411e84:	ldrb	w11, [x9, x8]
  411e88:	add	x10, x10, x11, lsl #2
  411e8c:	br	x10
  411e90:	ldr	x8, [x22]
  411e94:	mov	x0, x22
  411e98:	mov	w1, wzr
  411e9c:	mov	x2, x20
  411ea0:	ldr	x8, [x8, #216]
  411ea4:	mov	x3, x19
  411ea8:	blr	x8
  411eac:	b	411ef4 <sqrt@plt+0x101c4>
  411eb0:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x5d78>
  411eb4:	add	x2, x2, #0xea0
  411eb8:	mov	w1, #0xcf                  	// #207
  411ebc:	mov	w0, wzr
  411ec0:	bl	40504c <sqrt@plt+0x331c>
  411ec4:	b	411ef4 <sqrt@plt+0x101c4>
  411ec8:	mov	x0, x22
  411ecc:	mov	x1, x20
  411ed0:	mov	x2, x19
  411ed4:	mov	x3, x21
  411ed8:	bl	40f6a0 <sqrt@plt+0xd970>
  411edc:	b	411ef4 <sqrt@plt+0x101c4>
  411ee0:	mov	x0, x22
  411ee4:	mov	x1, x20
  411ee8:	mov	x2, x19
  411eec:	mov	x3, x21
  411ef0:	bl	40f374 <sqrt@plt+0xd644>
  411ef4:	ldp	x20, x19, [sp, #48]
  411ef8:	ldp	x22, x21, [sp, #32]
  411efc:	ldp	x29, x30, [sp, #16]
  411f00:	ldr	d8, [sp], #64
  411f04:	ret
  411f08:	stp	x29, x30, [sp, #-32]!
  411f0c:	stp	x20, x19, [sp, #16]
  411f10:	mov	x29, sp
  411f14:	mov	w0, #0x68                  	// #104
  411f18:	bl	4151ec <_Znwm@@Base>
  411f1c:	mov	x19, x0
  411f20:	bl	411f48 <sqrt@plt+0x10218>
  411f24:	mov	x0, x19
  411f28:	ldp	x20, x19, [sp, #16]
  411f2c:	ldp	x29, x30, [sp], #32
  411f30:	ret
  411f34:	mov	x20, x0
  411f38:	mov	x0, x19
  411f3c:	bl	415270 <_ZdlPv@@Base>
  411f40:	mov	x0, x20
  411f44:	bl	401cb0 <_Unwind_Resume@plt>
  411f48:	stp	x29, x30, [sp, #-32]!
  411f4c:	stp	x20, x19, [sp, #16]
  411f50:	mov	x29, sp
  411f54:	mov	x19, x0
  411f58:	bl	412af8 <sqrt@plt+0x10dc8>
  411f5c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  411f60:	add	x8, x8, #0xc40
  411f64:	add	x0, x19, #0x28
  411f68:	str	xzr, [x19, #32]
  411f6c:	str	x8, [x19]
  411f70:	bl	40a4a4 <sqrt@plt+0x8774>
  411f74:	mov	x8, #0xc000000000000000    	// #-4611686018427387904
  411f78:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  411f7c:	stp	x8, x9, [x19, #72]
  411f80:	stp	xzr, xzr, [x19, #88]
  411f84:	ldp	x20, x19, [sp, #16]
  411f88:	ldp	x29, x30, [sp], #32
  411f8c:	ret
  411f90:	mov	x20, x0
  411f94:	mov	x0, x19
  411f98:	bl	40a1d8 <sqrt@plt+0x84a8>
  411f9c:	mov	x0, x20
  411fa0:	bl	401cb0 <_Unwind_Resume@plt>
  411fa4:	stp	x29, x30, [sp, #-16]!
  411fa8:	mov	x29, sp
  411fac:	bl	40a1d8 <sqrt@plt+0x84a8>
  411fb0:	ldp	x29, x30, [sp], #16
  411fb4:	ret
  411fb8:	stp	x29, x30, [sp, #-32]!
  411fbc:	str	x19, [sp, #16]
  411fc0:	mov	x29, sp
  411fc4:	mov	x19, x0
  411fc8:	bl	411fa4 <sqrt@plt+0x10274>
  411fcc:	mov	x0, x19
  411fd0:	bl	415270 <_ZdlPv@@Base>
  411fd4:	ldr	x19, [sp, #16]
  411fd8:	ldp	x29, x30, [sp], #32
  411fdc:	ret
  411fe0:	str	d8, [sp, #-48]!
  411fe4:	stp	x29, x30, [sp, #8]
  411fe8:	str	x21, [sp, #24]
  411fec:	stp	x20, x19, [sp, #32]
  411ff0:	mov	x29, sp
  411ff4:	ldr	x8, [x1]
  411ff8:	mov	x20, x2
  411ffc:	mov	x21, x1
  412000:	mov	x19, x0
  412004:	str	x8, [x0, #40]
  412008:	ldr	x8, [x2, #8]
  41200c:	str	x8, [x0, #48]
  412010:	bl	40a26c <sqrt@plt+0x853c>
  412014:	str	d0, [x19, #64]
  412018:	ldr	d1, [x20, #8]
  41201c:	ldr	d2, [x21, #8]
  412020:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412024:	add	x0, x0, #0xeba
  412028:	fsub	d1, d1, d2
  41202c:	fdiv	d1, d1, d0
  412030:	str	d1, [x19, #56]
  412034:	ldr	d2, [x20]
  412038:	ldr	d3, [x21]
  41203c:	fsub	d2, d2, d3
  412040:	fdiv	d8, d2, d0
  412044:	mov	v0.16b, v1.16b
  412048:	mov	v1.16b, v8.16b
  41204c:	bl	401d20 <printf@plt>
  412050:	ldr	x1, [x19, #8]
  412054:	cbz	x1, 412068 <sqrt@plt+0x10338>
  412058:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  41205c:	add	x0, x0, #0x14f
  412060:	bl	401d20 <printf@plt>
  412064:	b	412070 <sqrt@plt+0x10340>
  412068:	mov	w0, #0xa                   	// #10
  41206c:	bl	401aa0 <putchar@plt>
  412070:	ldp	d0, d1, [x21]
  412074:	ldp	d2, d3, [x20]
  412078:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  41207c:	add	x0, x0, #0xeca
  412080:	bl	401d20 <printf@plt>
  412084:	ldr	d1, [x19, #56]
  412088:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  41208c:	add	x0, x0, #0xedb
  412090:	fmov	d0, xzr
  412094:	fmov	d3, xzr
  412098:	mov	v2.16b, v8.16b
  41209c:	bl	401d20 <printf@plt>
  4120a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4120a4:	add	x0, x0, #0x159
  4120a8:	bl	401920 <puts@plt>
  4120ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4120b0:	add	x0, x0, #0x16a
  4120b4:	bl	401920 <puts@plt>
  4120b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  4120bc:	add	x0, x0, #0xef8
  4120c0:	mov	v0.16b, v8.16b
  4120c4:	bl	401d20 <printf@plt>
  4120c8:	ldp	x20, x19, [sp, #32]
  4120cc:	ldr	x21, [sp, #24]
  4120d0:	ldp	x29, x30, [sp, #8]
  4120d4:	ldr	d8, [sp], #48
  4120d8:	ret
  4120dc:	stp	x29, x30, [sp, #-32]!
  4120e0:	stp	x20, x19, [sp, #16]
  4120e4:	mov	x29, sp
  4120e8:	ldr	x8, [x0]
  4120ec:	fmov	d0, #-2.000000000000000000e+00
  4120f0:	mov	x19, x0
  4120f4:	ldr	x8, [x8, #232]
  4120f8:	blr	x8
  4120fc:	ldr	x8, [x19]
  412100:	mov	x9, #0xbff0000000000000    	// #-4616189618054758400
  412104:	str	x9, [x19, #80]
  412108:	mov	x0, x19
  41210c:	ldr	x8, [x8, #120]
  412110:	blr	x8
  412114:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  412118:	ldr	w8, [x20, #3760]
  41211c:	cbnz	w8, 412130 <sqrt@plt+0x10400>
  412120:	ldr	d0, [x19, #56]
  412124:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412128:	add	x0, x0, #0xf0a
  41212c:	bl	401d20 <printf@plt>
  412130:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412134:	add	x0, x0, #0x173
  412138:	bl	401920 <puts@plt>
  41213c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412140:	add	x0, x0, #0x181
  412144:	bl	401920 <puts@plt>
  412148:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  41214c:	add	x0, x0, #0x185
  412150:	bl	401920 <puts@plt>
  412154:	ldr	x9, [x19]
  412158:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  41215c:	ldr	x1, [x8, #2664]
  412160:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  412164:	ldr	w2, [x8, #2780]
  412168:	ldr	x8, [x9, #104]
  41216c:	mov	x0, x19
  412170:	blr	x8
  412174:	ldr	w8, [x20, #3760]
  412178:	adrp	x10, 430000 <_Znam@GLIBCXX_3.4>
  41217c:	ldr	x3, [x10, #2480]
  412180:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x5d78>
  412184:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x5d78>
  412188:	add	x9, x9, #0xf17
  41218c:	add	x10, x10, #0xf1c
  412190:	cmp	w8, #0x0
  412194:	csel	x0, x10, x9, eq  // eq = none
  412198:	mov	w1, #0x4                   	// #4
  41219c:	mov	w2, #0x1                   	// #1
  4121a0:	bl	401ca0 <fwrite@plt>
  4121a4:	ldp	x20, x19, [sp, #16]
  4121a8:	ldp	x29, x30, [sp], #32
  4121ac:	ret
  4121b0:	stp	x29, x30, [sp, #-32]!
  4121b4:	str	x19, [sp, #16]
  4121b8:	mov	x29, sp
  4121bc:	mov	x19, x1
  4121c0:	cbz	x2, 4121d8 <sqrt@plt+0x104a8>
  4121c4:	ldr	x8, [x0]
  4121c8:	mov	x1, x2
  4121cc:	mov	w2, w3
  4121d0:	ldr	x8, [x8, #104]
  4121d4:	blr	x8
  4121d8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4121dc:	ldr	x1, [x8, #2480]
  4121e0:	mov	x0, x19
  4121e4:	bl	4018e0 <fputs@plt>
  4121e8:	mov	w0, #0xa                   	// #10
  4121ec:	bl	401aa0 <putchar@plt>
  4121f0:	ldr	x19, [sp, #16]
  4121f4:	ldp	x29, x30, [sp], #32
  4121f8:	ret
  4121fc:	str	d8, [sp, #-48]!
  412200:	stp	x29, x30, [sp, #16]
  412204:	stp	x20, x19, [sp, #32]
  412208:	mov	x29, sp
  41220c:	mov	w19, w1
  412210:	mov	x1, x2
  412214:	mov	v8.16b, v0.16b
  412218:	mov	x20, x0
  41221c:	bl	412b24 <sqrt@plt+0x10df4>
  412220:	ldr	d2, [x20, #64]
  412224:	cmp	w19, #0x0
  412228:	mov	w8, #0x43                  	// #67
  41222c:	mov	w9, #0x63                  	// #99
  412230:	fadd	d3, d8, d8
  412234:	fdiv	d4, d8, d2
  412238:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  41223c:	csel	w1, w9, w8, eq  // eq = none
  412240:	fsub	d0, d0, d4
  412244:	fdiv	d2, d3, d2
  412248:	add	x0, x0, #0xf21
  41224c:	bl	401d20 <printf@plt>
  412250:	ldp	x20, x19, [sp, #32]
  412254:	ldp	x29, x30, [sp, #16]
  412258:	ldr	d8, [sp], #48
  41225c:	ret
  412260:	stp	x29, x30, [sp, #-48]!
  412264:	str	x21, [sp, #16]
  412268:	stp	x20, x19, [sp, #32]
  41226c:	mov	x29, sp
  412270:	mov	w20, w1
  412274:	mov	x1, x2
  412278:	mov	x19, x3
  41227c:	mov	x21, x0
  412280:	bl	412b24 <sqrt@plt+0x10df4>
  412284:	ldr	d3, [x21, #64]
  412288:	ldp	d4, d5, [x19]
  41228c:	cmp	w20, #0x0
  412290:	mov	w8, #0x45                  	// #69
  412294:	fadd	d6, d3, d3
  412298:	mov	w9, #0x65                  	// #101
  41229c:	fdiv	d2, d4, d3
  4122a0:	fdiv	d4, d4, d6
  4122a4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  4122a8:	csel	w1, w9, w8, eq  // eq = none
  4122ac:	fsub	d0, d0, d4
  4122b0:	fdiv	d3, d5, d3
  4122b4:	add	x0, x0, #0xf48
  4122b8:	bl	401d20 <printf@plt>
  4122bc:	ldp	x20, x19, [sp, #32]
  4122c0:	ldr	x21, [sp, #16]
  4122c4:	ldp	x29, x30, [sp], #48
  4122c8:	ret
  4122cc:	sub	sp, sp, #0x70
  4122d0:	stp	d9, d8, [sp, #48]
  4122d4:	stp	x29, x30, [sp, #64]
  4122d8:	str	x21, [sp, #80]
  4122dc:	stp	x20, x19, [sp, #96]
  4122e0:	add	x29, sp, #0x30
  4122e4:	mov	x19, x3
  4122e8:	mov	x20, x2
  4122ec:	mov	x21, x0
  4122f0:	bl	412b24 <sqrt@plt+0x10df4>
  4122f4:	mov	x0, x21
  4122f8:	mov	x1, x20
  4122fc:	stp	d0, d1, [x29, #-16]
  412300:	bl	412b24 <sqrt@plt+0x10df4>
  412304:	add	x0, sp, #0x10
  412308:	sub	x1, x29, #0x10
  41230c:	stp	d0, d1, [sp, #16]
  412310:	bl	40a3f0 <sqrt@plt+0x86c0>
  412314:	mov	x0, x21
  412318:	mov	x1, x19
  41231c:	mov	v8.16b, v0.16b
  412320:	mov	v9.16b, v1.16b
  412324:	bl	412b24 <sqrt@plt+0x10df4>
  412328:	mov	x0, sp
  41232c:	add	x1, sp, #0x10
  412330:	stp	d0, d1, [sp]
  412334:	bl	40a3f0 <sqrt@plt+0x86c0>
  412338:	mov	v4.16b, v0.16b
  41233c:	ldp	d0, d2, [x29, #-16]
  412340:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412344:	mov	v5.16b, v1.16b
  412348:	add	x0, x0, #0xf75
  41234c:	mov	v1.16b, v2.16b
  412350:	mov	v2.16b, v8.16b
  412354:	mov	v3.16b, v9.16b
  412358:	bl	401d20 <printf@plt>
  41235c:	ldp	x20, x19, [sp, #96]
  412360:	ldr	x21, [sp, #80]
  412364:	ldp	x29, x30, [sp, #64]
  412368:	ldp	d9, d8, [sp, #48]
  41236c:	add	sp, sp, #0x70
  412370:	ret
  412374:	sub	sp, sp, #0x40
  412378:	stp	x29, x30, [sp, #32]
  41237c:	stp	x20, x19, [sp, #48]
  412380:	add	x29, sp, #0x20
  412384:	mov	x19, x2
  412388:	mov	x20, x0
  41238c:	bl	412b24 <sqrt@plt+0x10df4>
  412390:	mov	x0, x20
  412394:	mov	x1, x19
  412398:	stp	d0, d1, [sp, #16]
  41239c:	bl	412b24 <sqrt@plt+0x10df4>
  4123a0:	mov	x0, sp
  4123a4:	add	x1, sp, #0x10
  4123a8:	stp	d0, d1, [sp]
  4123ac:	bl	40a3f0 <sqrt@plt+0x86c0>
  4123b0:	mov	v2.16b, v0.16b
  4123b4:	ldp	d0, d3, [sp, #16]
  4123b8:	mov	v4.16b, v1.16b
  4123bc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  4123c0:	add	x0, x0, #0xfad
  4123c4:	mov	v1.16b, v3.16b
  4123c8:	mov	v3.16b, v4.16b
  4123cc:	bl	401d20 <printf@plt>
  4123d0:	ldp	x20, x19, [sp, #48]
  4123d4:	ldp	x29, x30, [sp, #32]
  4123d8:	add	sp, sp, #0x40
  4123dc:	ret
  4123e0:	sub	sp, sp, #0x70
  4123e4:	stp	d9, d8, [sp, #32]
  4123e8:	stp	x29, x30, [sp, #48]
  4123ec:	str	x23, [sp, #64]
  4123f0:	stp	x22, x21, [sp, #80]
  4123f4:	stp	x20, x19, [sp, #96]
  4123f8:	add	x29, sp, #0x20
  4123fc:	mov	w21, w3
  412400:	mov	x19, x2
  412404:	mov	x20, x0
  412408:	bl	412b24 <sqrt@plt+0x10df4>
  41240c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412410:	add	x0, x0, #0xfd9
  412414:	stp	d0, d1, [sp, #16]
  412418:	bl	401d20 <printf@plt>
  41241c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412420:	ldr	x3, [x8, #2480]
  412424:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412428:	add	x0, x0, #0xfec
  41242c:	mov	w1, #0x5                   	// #5
  412430:	mov	w2, #0x1                   	// #1
  412434:	bl	401ca0 <fwrite@plt>
  412438:	cmp	w21, #0x1
  41243c:	b.lt	4124b0 <sqrt@plt+0x10780>  // b.tstop
  412440:	mov	w8, w21
  412444:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x5d78>
  412448:	mov	x22, xzr
  41244c:	lsl	x23, x8, #4
  412450:	add	x21, x21, #0xebe
  412454:	b	412474 <sqrt@plt+0x10744>
  412458:	mov	x0, x21
  41245c:	mov	v0.16b, v8.16b
  412460:	mov	v1.16b, v9.16b
  412464:	bl	401d20 <printf@plt>
  412468:	add	x22, x22, #0x10
  41246c:	cmp	x23, x22
  412470:	b.eq	4124b0 <sqrt@plt+0x10780>  // b.none
  412474:	add	x1, x19, x22
  412478:	mov	x0, x20
  41247c:	bl	412b24 <sqrt@plt+0x10df4>
  412480:	mov	x0, sp
  412484:	add	x1, sp, #0x10
  412488:	stp	d0, d1, [sp]
  41248c:	bl	40a3f0 <sqrt@plt+0x86c0>
  412490:	mov	v8.16b, v0.16b
  412494:	ldr	q0, [sp]
  412498:	mov	v9.16b, v1.16b
  41249c:	str	q0, [sp, #16]
  4124a0:	cbz	x22, 412458 <sqrt@plt+0x10728>
  4124a4:	mov	w0, #0x20                  	// #32
  4124a8:	bl	401aa0 <putchar@plt>
  4124ac:	b	412458 <sqrt@plt+0x10728>
  4124b0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4124b4:	add	x0, x0, #0x18e
  4124b8:	bl	401920 <puts@plt>
  4124bc:	ldp	x20, x19, [sp, #96]
  4124c0:	ldp	x22, x21, [sp, #80]
  4124c4:	ldr	x23, [sp, #64]
  4124c8:	ldp	x29, x30, [sp, #48]
  4124cc:	ldp	d9, d8, [sp, #32]
  4124d0:	add	sp, sp, #0x70
  4124d4:	ret
  4124d8:	sub	sp, sp, #0x70
  4124dc:	stp	d9, d8, [sp, #32]
  4124e0:	stp	x29, x30, [sp, #48]
  4124e4:	str	x23, [sp, #64]
  4124e8:	stp	x22, x21, [sp, #80]
  4124ec:	stp	x20, x19, [sp, #96]
  4124f0:	add	x29, sp, #0x20
  4124f4:	mov	w22, w1
  4124f8:	mov	x1, x2
  4124fc:	mov	w21, w3
  412500:	mov	x20, x2
  412504:	mov	x19, x0
  412508:	bl	412b24 <sqrt@plt+0x10df4>
  41250c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412510:	add	x0, x0, #0xfd9
  412514:	stp	d0, d1, [sp, #16]
  412518:	bl	401d20 <printf@plt>
  41251c:	cmp	w22, #0x0
  412520:	mov	w8, #0x50                  	// #80
  412524:	mov	w9, #0x70                  	// #112
  412528:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  41252c:	csel	w1, w9, w8, eq  // eq = none
  412530:	add	x0, x0, #0xff2
  412534:	bl	401d20 <printf@plt>
  412538:	cmp	w21, #0x2
  41253c:	b.lt	4125b8 <sqrt@plt+0x10888>  // b.tstop
  412540:	mov	w8, w21
  412544:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x5d78>
  412548:	mov	x22, xzr
  41254c:	add	x20, x20, #0x10
  412550:	sub	x23, x8, #0x1
  412554:	add	x21, x21, #0xebe
  412558:	b	41257c <sqrt@plt+0x1084c>
  41255c:	mov	x0, x21
  412560:	mov	v0.16b, v8.16b
  412564:	mov	v1.16b, v9.16b
  412568:	bl	401d20 <printf@plt>
  41256c:	add	x22, x22, #0x1
  412570:	cmp	x23, x22
  412574:	add	x20, x20, #0x10
  412578:	b.eq	4125b8 <sqrt@plt+0x10888>  // b.none
  41257c:	mov	x0, x19
  412580:	mov	x1, x20
  412584:	bl	412b24 <sqrt@plt+0x10df4>
  412588:	mov	x0, sp
  41258c:	add	x1, sp, #0x10
  412590:	stp	d0, d1, [sp]
  412594:	bl	40a3f0 <sqrt@plt+0x86c0>
  412598:	mov	v8.16b, v0.16b
  41259c:	ldr	q0, [sp]
  4125a0:	mov	v9.16b, v1.16b
  4125a4:	str	q0, [sp, #16]
  4125a8:	cbz	x22, 41255c <sqrt@plt+0x1082c>
  4125ac:	mov	w0, #0x20                  	// #32
  4125b0:	bl	401aa0 <putchar@plt>
  4125b4:	b	41255c <sqrt@plt+0x1082c>
  4125b8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4125bc:	add	x0, x0, #0x18e
  4125c0:	bl	401920 <puts@plt>
  4125c4:	ldp	x20, x19, [sp, #96]
  4125c8:	ldp	x22, x21, [sp, #80]
  4125cc:	ldr	x23, [sp, #64]
  4125d0:	ldp	x29, x30, [sp, #48]
  4125d4:	ldp	d9, d8, [sp, #32]
  4125d8:	add	sp, sp, #0x70
  4125dc:	ret
  4125e0:	str	d10, [sp, #-128]!
  4125e4:	stp	d9, d8, [sp, #16]
  4125e8:	stp	x29, x30, [sp, #32]
  4125ec:	stp	x28, x27, [sp, #48]
  4125f0:	stp	x26, x25, [sp, #64]
  4125f4:	stp	x24, x23, [sp, #80]
  4125f8:	stp	x22, x21, [sp, #96]
  4125fc:	stp	x20, x19, [sp, #112]
  412600:	mov	x29, sp
  412604:	ldr	x8, [x0]
  412608:	mov	v8.16b, v0.16b
  41260c:	fmov	d0, #-2.000000000000000000e+00
  412610:	mov	w24, w3
  412614:	ldr	x8, [x8, #232]
  412618:	mov	x19, x2
  41261c:	mov	x20, x0
  412620:	mov	x21, x1
  412624:	blr	x8
  412628:	fcmp	d8, #0.0
  41262c:	mov	w9, wzr
  412630:	b.eq	412678 <sqrt@plt+0x10948>  // b.none
  412634:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412638:	ldr	w8, [x8, #2164]
  41263c:	cbz	w8, 412678 <sqrt@plt+0x10948>
  412640:	mov	x0, x20
  412644:	mov	x1, x21
  412648:	bl	412b24 <sqrt@plt+0x10df4>
  41264c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  412650:	ldr	d2, [x8, #2752]
  412654:	mov	x8, #0x800000000000        	// #140737488355328
  412658:	movk	x8, #0xc066, lsl #48
  41265c:	fmov	d3, x8
  412660:	fmul	d3, d8, d3
  412664:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x5d78>
  412668:	fdiv	d2, d3, d2
  41266c:	add	x0, x0, #0xff9
  412670:	bl	401d20 <printf@plt>
  412674:	mov	w9, #0x1                   	// #1
  412678:	subs	w22, w24, #0x1
  41267c:	str	w9, [x29, #12]
  412680:	b.lt	4127c0 <sqrt@plt+0x10a90>  // b.tstop
  412684:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  412688:	ldr	d8, [x8, #3728]
  41268c:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x6d78>
  412690:	adrp	x26, 41c000 <_ZdlPvm@@Base+0x6d78>
  412694:	mov	x23, xzr
  412698:	mov	w28, w24
  41269c:	add	x25, x25, #0xa2
  4126a0:	adrp	x24, 430000 <_Znam@GLIBCXX_3.4>
  4126a4:	add	x26, x26, #0xf2
  4126a8:	b	4126f0 <sqrt@plt+0x109c0>
  4126ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4126b0:	add	x0, x0, #0xbe
  4126b4:	bl	401d20 <printf@plt>
  4126b8:	mov	w0, #0x27                  	// #39
  4126bc:	bl	401aa0 <putchar@plt>
  4126c0:	ldr	x0, [x19]
  4126c4:	ldr	x1, [x24, #2480]
  4126c8:	bl	4018e0 <fputs@plt>
  4126cc:	ldr	x3, [x24, #2480]
  4126d0:	mov	w1, #0x8                   	// #8
  4126d4:	mov	w2, #0x1                   	// #1
  4126d8:	mov	x0, x26
  4126dc:	bl	401ca0 <fwrite@plt>
  4126e0:	add	x23, x23, #0x1
  4126e4:	cmp	x28, x23
  4126e8:	add	x19, x19, #0x20
  4126ec:	b.eq	4127c0 <sqrt@plt+0x10a90>  // b.none
  4126f0:	ldr	x8, [x19]
  4126f4:	cbz	x8, 4126e0 <sqrt@plt+0x109b0>
  4126f8:	ldrb	w8, [x8]
  4126fc:	cbz	w8, 4126e0 <sqrt@plt+0x109b0>
  412700:	mov	x0, x20
  412704:	mov	x1, x21
  412708:	bl	412b24 <sqrt@plt+0x10df4>
  41270c:	ldr	x1, [x19, #16]
  412710:	mov	v10.16b, v0.16b
  412714:	mov	v9.16b, v1.16b
  412718:	cbz	x1, 412730 <sqrt@plt+0x10a00>
  41271c:	ldr	x8, [x20]
  412720:	ldr	w2, [x19, #24]
  412724:	mov	x0, x20
  412728:	ldr	x8, [x8, #104]
  41272c:	blr	x8
  412730:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412734:	add	x0, x0, #0x7e
  412738:	mov	v0.16b, v10.16b
  41273c:	bl	401d20 <printf@plt>
  412740:	ldr	x27, [x19]
  412744:	mov	x0, x27
  412748:	bl	4127f8 <sqrt@plt+0x10ac8>
  41274c:	ldr	w8, [x19, #8]
  412750:	cmp	w8, #0x1
  412754:	b.eq	412780 <sqrt@plt+0x10a50>  // b.none
  412758:	mov	x1, x0
  41275c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412760:	cmp	w8, #0x2
  412764:	add	x0, x0, #0x87
  412768:	b.eq	412774 <sqrt@plt+0x10a44>  // b.none
  41276c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412770:	add	x0, x0, #0x92
  412774:	mov	x2, x27
  412778:	mov	x3, x1
  41277c:	bl	401d20 <printf@plt>
  412780:	mov	w0, #0x27                  	// #39
  412784:	bl	401aa0 <putchar@plt>
  412788:	mov	x0, x25
  41278c:	mov	v0.16b, v9.16b
  412790:	mov	w1, w22
  412794:	mov	w2, w23
  412798:	mov	v1.16b, v8.16b
  41279c:	bl	401d20 <printf@plt>
  4127a0:	ldr	w8, [x19, #12]
  4127a4:	cmp	w8, #0x1
  4127a8:	b.eq	4126ac <sqrt@plt+0x1097c>  // b.none
  4127ac:	cmp	w8, #0x2
  4127b0:	b.ne	4126b8 <sqrt@plt+0x10988>  // b.any
  4127b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4127b8:	add	x0, x0, #0xc3
  4127bc:	b	4126b4 <sqrt@plt+0x10984>
  4127c0:	ldr	w8, [x29, #12]
  4127c4:	cbz	w8, 4127d4 <sqrt@plt+0x10aa4>
  4127c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4127cc:	add	x0, x0, #0x197
  4127d0:	bl	401920 <puts@plt>
  4127d4:	ldp	x20, x19, [sp, #112]
  4127d8:	ldp	x22, x21, [sp, #96]
  4127dc:	ldp	x24, x23, [sp, #80]
  4127e0:	ldp	x26, x25, [sp, #64]
  4127e4:	ldp	x28, x27, [sp, #48]
  4127e8:	ldp	x29, x30, [sp, #32]
  4127ec:	ldp	d9, d8, [sp, #16]
  4127f0:	ldr	d10, [sp], #128
  4127f4:	ret
  4127f8:	stp	x29, x30, [sp, #-16]!
  4127fc:	mov	w1, #0x27                  	// #39
  412800:	mov	x29, sp
  412804:	bl	401a00 <strchr@plt>
  412808:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6d78>
  41280c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x4d78>
  412810:	add	x8, x8, #0x154
  412814:	add	x9, x9, #0x288
  412818:	cmp	x0, #0x0
  41281c:	csel	x0, x9, x8, eq  // eq = none
  412820:	ldp	x29, x30, [sp], #16
  412824:	ret
  412828:	str	d8, [sp, #-32]!
  41282c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412830:	ldr	w8, [x8, #2164]
  412834:	fcmp	d0, #0.0
  412838:	fmov	d1, #-1.000000000000000000e+00
  41283c:	fcsel	d8, d1, d0, mi  // mi = first
  412840:	stp	x29, x30, [sp, #8]
  412844:	str	x19, [sp, #24]
  412848:	mov	x29, sp
  41284c:	cbz	w8, 412878 <sqrt@plt+0x10b48>
  412850:	ldr	d0, [x0, #72]
  412854:	mov	x19, x0
  412858:	fcmp	d8, d0
  41285c:	b.eq	412878 <sqrt@plt+0x10b48>  // b.none
  412860:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412864:	fneg	d1, d8
  412868:	add	x0, x0, #0xc8
  41286c:	mov	v0.16b, v8.16b
  412870:	bl	401d20 <printf@plt>
  412874:	str	d8, [x19, #72]
  412878:	ldr	x19, [sp, #24]
  41287c:	ldp	x29, x30, [sp, #8]
  412880:	ldr	d8, [sp], #32
  412884:	ret
  412888:	str	d8, [sp, #-32]!
  41288c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412890:	ldr	w8, [x8, #2164]
  412894:	str	x19, [sp, #24]
  412898:	mov	x19, x0
  41289c:	stp	x29, x30, [sp, #8]
  4128a0:	mov	x29, sp
  4128a4:	cbz	w8, 4128d0 <sqrt@plt+0x10ba0>
  4128a8:	mov	v8.16b, v0.16b
  4128ac:	ldr	d0, [x19, #80]
  4128b0:	fcmp	d0, d8
  4128b4:	b.eq	4128d0 <sqrt@plt+0x10ba0>  // b.none
  4128b8:	fmov	d0, #1.000000000000000000e+00
  4128bc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4128c0:	fsub	d0, d0, d8
  4128c4:	add	x0, x0, #0xe5
  4128c8:	bl	401d20 <printf@plt>
  4128cc:	str	d8, [x19, #80]
  4128d0:	ldr	x0, [x19, #88]
  4128d4:	cbz	x0, 4128ec <sqrt@plt+0x10bbc>
  4128d8:	bl	4019d0 <free@plt>
  4128dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4128e0:	add	x0, x0, #0x1c6
  4128e4:	str	xzr, [x19, #88]
  4128e8:	bl	401920 <puts@plt>
  4128ec:	ldr	x19, [sp, #24]
  4128f0:	ldp	x29, x30, [sp, #8]
  4128f4:	ldr	d8, [sp], #32
  4128f8:	ret
  4128fc:	stp	x29, x30, [sp, #-48]!
  412900:	str	x21, [sp, #16]
  412904:	stp	x20, x19, [sp, #32]
  412908:	mov	x29, sp
  41290c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412910:	ldr	w8, [x8, #2164]
  412914:	cbz	w8, 412984 <sqrt@plt+0x10c54>
  412918:	ldr	x8, [x0, #88]
  41291c:	mov	x19, x2
  412920:	mov	x21, x1
  412924:	mov	x20, x0
  412928:	cbnz	x8, 412934 <sqrt@plt+0x10c04>
  41292c:	ldr	x8, [x20, #96]
  412930:	cbz	x8, 412944 <sqrt@plt+0x10c14>
  412934:	ldr	x8, [x20]
  412938:	mov	x0, x20
  41293c:	ldr	x8, [x8, #120]
  412940:	blr	x8
  412944:	cbz	x21, 412964 <sqrt@plt+0x10c34>
  412948:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  41294c:	add	x0, x0, #0xfb
  412950:	mov	x1, x21
  412954:	bl	401d20 <printf@plt>
  412958:	mov	x0, x21
  41295c:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  412960:	str	x0, [x20, #88]
  412964:	cbz	x19, 412984 <sqrt@plt+0x10c54>
  412968:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  41296c:	add	x0, x0, #0x107
  412970:	mov	x1, x19
  412974:	bl	401d20 <printf@plt>
  412978:	mov	x0, x19
  41297c:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  412980:	str	x0, [x20, #96]
  412984:	ldp	x20, x19, [sp, #32]
  412988:	ldr	x21, [sp, #16]
  41298c:	ldp	x29, x30, [sp], #48
  412990:	ret
  412994:	stp	x29, x30, [sp, #-32]!
  412998:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  41299c:	ldr	w8, [x8, #2164]
  4129a0:	str	x19, [sp, #16]
  4129a4:	mov	x29, sp
  4129a8:	cbz	w8, 4129f0 <sqrt@plt+0x10cc0>
  4129ac:	ldr	x8, [x0, #88]
  4129b0:	mov	x19, x0
  4129b4:	cbz	x8, 4129d0 <sqrt@plt+0x10ca0>
  4129b8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4129bc:	add	x0, x0, #0x1c6
  4129c0:	bl	401920 <puts@plt>
  4129c4:	ldr	x0, [x19, #88]
  4129c8:	bl	4019d0 <free@plt>
  4129cc:	str	xzr, [x19, #88]
  4129d0:	ldr	x8, [x19, #96]
  4129d4:	cbz	x8, 4129f0 <sqrt@plt+0x10cc0>
  4129d8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4129dc:	add	x0, x0, #0x1ce
  4129e0:	bl	401920 <puts@plt>
  4129e4:	ldr	x0, [x19, #96]
  4129e8:	bl	4019d0 <free@plt>
  4129ec:	str	xzr, [x19, #96]
  4129f0:	ldr	x19, [sp, #16]
  4129f4:	ldp	x29, x30, [sp], #32
  4129f8:	ret
  4129fc:	ldr	x0, [x0, #88]
  412a00:	ret
  412a04:	ldr	x0, [x0, #96]
  412a08:	ret
  412a0c:	stp	x29, x30, [sp, #-32]!
  412a10:	stp	x20, x19, [sp, #16]
  412a14:	mov	x29, sp
  412a18:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412a1c:	ldr	w8, [x8, #2164]
  412a20:	mov	x19, x1
  412a24:	mov	x20, x0
  412a28:	cbz	w8, 412a5c <sqrt@plt+0x10d2c>
  412a2c:	ldr	x8, [x20]
  412a30:	ldr	d0, [x2, #16]
  412a34:	mov	x0, x20
  412a38:	ldr	x8, [x8, #232]
  412a3c:	blr	x8
  412a40:	ldr	x8, [x20]
  412a44:	mov	x0, x20
  412a48:	mov	x1, x19
  412a4c:	mov	x2, x19
  412a50:	ldr	x8, [x8, #184]
  412a54:	blr	x8
  412a58:	b	412a7c <sqrt@plt+0x10d4c>
  412a5c:	mov	x0, x20
  412a60:	mov	x1, x19
  412a64:	bl	412b24 <sqrt@plt+0x10df4>
  412a68:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  412a6c:	ldr	d2, [x8, #3736]
  412a70:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412a74:	add	x0, x0, #0x113
  412a78:	bl	401d20 <printf@plt>
  412a7c:	ldp	x20, x19, [sp, #16]
  412a80:	ldp	x29, x30, [sp], #32
  412a84:	ret
  412a88:	stp	x29, x30, [sp, #-48]!
  412a8c:	stp	x20, x19, [sp, #32]
  412a90:	ldr	x8, [x0, #32]
  412a94:	str	x21, [sp, #16]
  412a98:	mov	w19, w2
  412a9c:	mov	x20, x0
  412aa0:	mov	x21, x1
  412aa4:	mov	x29, sp
  412aa8:	cbz	x8, 412abc <sqrt@plt+0x10d8c>
  412aac:	mov	x0, x21
  412ab0:	mov	x1, x8
  412ab4:	bl	401bf0 <strcmp@plt>
  412ab8:	cbz	w0, 412ad8 <sqrt@plt+0x10da8>
  412abc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412ac0:	add	x0, x0, #0x149
  412ac4:	mov	w1, w19
  412ac8:	mov	x2, x21
  412acc:	bl	401d20 <printf@plt>
  412ad0:	str	x21, [x20, #32]
  412ad4:	b	412ae8 <sqrt@plt+0x10db8>
  412ad8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412adc:	add	x0, x0, #0x141
  412ae0:	mov	w1, w19
  412ae4:	bl	401d20 <printf@plt>
  412ae8:	ldp	x20, x19, [sp, #32]
  412aec:	ldr	x21, [sp, #16]
  412af0:	ldp	x29, x30, [sp], #48
  412af4:	ret
  412af8:	stp	x29, x30, [sp, #-32]!
  412afc:	str	x19, [sp, #16]
  412b00:	mov	x29, sp
  412b04:	mov	x19, x0
  412b08:	bl	412b68 <sqrt@plt+0x10e38>
  412b0c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  412b10:	add	x8, x8, #0xd48
  412b14:	str	x8, [x19]
  412b18:	ldr	x19, [sp, #16]
  412b1c:	ldp	x29, x30, [sp], #32
  412b20:	ret
  412b24:	sub	sp, sp, #0x20
  412b28:	stp	x29, x30, [sp, #16]
  412b2c:	add	x29, sp, #0x10
  412b30:	ldp	d0, d1, [x0, #40]
  412b34:	ldp	d2, d3, [x1]
  412b38:	ldr	d4, [x0, #64]
  412b3c:	mov	x0, sp
  412b40:	fsub	d0, d2, d0
  412b44:	fsub	d1, d1, d3
  412b48:	fdiv	d0, d0, d4
  412b4c:	fdiv	d1, d1, d4
  412b50:	bl	40a4ac <sqrt@plt+0x877c>
  412b54:	ldp	d0, d1, [sp]
  412b58:	ldp	x29, x30, [sp, #16]
  412b5c:	add	sp, sp, #0x20
  412b60:	ret
  412b64:	brk	#0x1
  412b68:	stp	x29, x30, [sp, #-32]!
  412b6c:	str	x19, [sp, #16]
  412b70:	mov	x29, sp
  412b74:	mov	x19, x0
  412b78:	bl	40a1c4 <sqrt@plt+0x8494>
  412b7c:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  412b80:	add	x8, x8, #0xb20
  412b84:	str	x8, [x19]
  412b88:	ldr	x19, [sp, #16]
  412b8c:	ldp	x29, x30, [sp], #32
  412b90:	ret
  412b94:	stp	x29, x30, [sp, #-32]!
  412b98:	stp	x20, x19, [sp, #16]
  412b9c:	mov	x29, sp
  412ba0:	mov	w0, #0x50                  	// #80
  412ba4:	bl	4151ec <_Znwm@@Base>
  412ba8:	mov	x19, x0
  412bac:	bl	412bd4 <sqrt@plt+0x10ea4>
  412bb0:	mov	x0, x19
  412bb4:	ldp	x20, x19, [sp, #16]
  412bb8:	ldp	x29, x30, [sp], #32
  412bbc:	ret
  412bc0:	mov	x20, x0
  412bc4:	mov	x0, x19
  412bc8:	bl	415270 <_ZdlPv@@Base>
  412bcc:	mov	x0, x20
  412bd0:	bl	401cb0 <_Unwind_Resume@plt>
  412bd4:	stp	x29, x30, [sp, #-32]!
  412bd8:	stp	x20, x19, [sp, #16]
  412bdc:	mov	x29, sp
  412be0:	mov	x19, x0
  412be4:	bl	412b68 <sqrt@plt+0x10e38>
  412be8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6d78>
  412bec:	add	x8, x8, #0x200
  412bf0:	mov	x0, x19
  412bf4:	str	x8, [x0], #32
  412bf8:	bl	40a4a4 <sqrt@plt+0x8774>
  412bfc:	ldp	x20, x19, [sp, #16]
  412c00:	ldp	x29, x30, [sp], #32
  412c04:	ret
  412c08:	mov	x20, x0
  412c0c:	mov	x0, x19
  412c10:	bl	40a1d8 <sqrt@plt+0x84a8>
  412c14:	mov	x0, x20
  412c18:	bl	401cb0 <_Unwind_Resume@plt>
  412c1c:	stp	x29, x30, [sp, #-32]!
  412c20:	str	x19, [sp, #16]
  412c24:	mov	x29, sp
  412c28:	mov	x19, x0
  412c2c:	bl	41399c <sqrt@plt+0x11c6c>
  412c30:	mov	x0, x19
  412c34:	bl	415270 <_ZdlPv@@Base>
  412c38:	ldr	x19, [sp, #16]
  412c3c:	ldp	x29, x30, [sp], #32
  412c40:	ret
  412c44:	stp	x29, x30, [sp, #-16]!
  412c48:	ldr	d2, [x0, #72]
  412c4c:	fcmp	d0, #0.0
  412c50:	fmov	d1, #-1.000000000000000000e+00
  412c54:	fcsel	d1, d1, d0, mi  // mi = first
  412c58:	fcmp	d1, d2
  412c5c:	mov	x29, sp
  412c60:	b.eq	412c98 <sqrt@plt+0x10f68>  // b.none
  412c64:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6d78>
  412c68:	ldr	d2, [x8, #472]
  412c6c:	fmov	d3, #5.000000000000000000e-01
  412c70:	fcmp	d0, #0.0
  412c74:	str	d1, [x0, #72]
  412c78:	fmul	d0, d1, d2
  412c7c:	fadd	d0, d0, d3
  412c80:	fcvtzs	w8, d0
  412c84:	mov	w9, #0x8                   	// #8
  412c88:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412c8c:	csel	w1, w9, w8, mi  // mi = first
  412c90:	add	x0, x0, #0x3e0
  412c94:	bl	401d20 <printf@plt>
  412c98:	ldp	x29, x30, [sp], #16
  412c9c:	ret
  412ca0:	stp	x29, x30, [sp, #-48]!
  412ca4:	str	x21, [sp, #16]
  412ca8:	stp	x20, x19, [sp, #32]
  412cac:	mov	x29, sp
  412cb0:	ldr	x8, [x1]
  412cb4:	mov	x19, x2
  412cb8:	mov	x20, x1
  412cbc:	mov	x21, x0
  412cc0:	str	x8, [x0, #32]
  412cc4:	ldr	x8, [x2, #8]
  412cc8:	str	x8, [x0, #40]
  412ccc:	bl	40a26c <sqrt@plt+0x853c>
  412cd0:	str	d0, [x21, #64]
  412cd4:	ldr	d1, [x19, #8]
  412cd8:	ldr	d2, [x20, #8]
  412cdc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  412ce0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412ce4:	add	x0, x0, #0x3f7
  412ce8:	fsub	d1, d1, d2
  412cec:	fdiv	d1, d1, d0
  412cf0:	str	d1, [x21, #48]
  412cf4:	ldr	d1, [x19]
  412cf8:	ldr	d2, [x20]
  412cfc:	fsub	d1, d1, d2
  412d00:	fdiv	d0, d1, d0
  412d04:	str	d0, [x21, #56]
  412d08:	ldr	x1, [x8, #3752]
  412d0c:	mov	x2, x1
  412d10:	mov	x3, x1
  412d14:	bl	401d20 <printf@plt>
  412d18:	mov	x8, #0xc000000000000000    	// #-4611686018427387904
  412d1c:	str	x8, [x21, #72]
  412d20:	ldp	x20, x19, [sp, #32]
  412d24:	ldr	x21, [sp, #16]
  412d28:	ldp	x29, x30, [sp], #48
  412d2c:	ret
  412d30:	stp	x29, x30, [sp, #-16]!
  412d34:	ldp	d0, d1, [x0, #48]
  412d38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412d3c:	add	x0, x0, #0x4ea
  412d40:	mov	x29, sp
  412d44:	bl	401d20 <printf@plt>
  412d48:	ldp	x29, x30, [sp], #16
  412d4c:	ret
  412d50:	stp	d9, d8, [sp, #-112]!
  412d54:	stp	x29, x30, [sp, #16]
  412d58:	stp	x28, x27, [sp, #32]
  412d5c:	stp	x26, x25, [sp, #48]
  412d60:	stp	x24, x23, [sp, #64]
  412d64:	stp	x22, x21, [sp, #80]
  412d68:	stp	x20, x19, [sp, #96]
  412d6c:	mov	x29, sp
  412d70:	mov	w20, w3
  412d74:	mov	x19, x2
  412d78:	bl	4139b0 <sqrt@plt+0x11c80>
  412d7c:	cmp	w20, #0x1
  412d80:	b.lt	412eb0 <sqrt@plt+0x11180>  // b.tstop
  412d84:	mov	w26, w20
  412d88:	neg	w27, w20
  412d8c:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x6d78>
  412d90:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x6d78>
  412d94:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6d78>
  412d98:	adrp	x24, 41c000 <_ZdlPvm@@Base+0x6d78>
  412d9c:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x6d78>
  412da0:	mov	v8.16b, v0.16b
  412da4:	mov	v9.16b, v1.16b
  412da8:	add	x28, x19, #0x8
  412dac:	mov	w19, #0x1                   	// #1
  412db0:	add	x20, x20, #0x607
  412db4:	adrp	x23, 430000 <_Znam@GLIBCXX_3.4>
  412db8:	add	x21, x21, #0x62e
  412dbc:	add	x22, x22, #0x647
  412dc0:	add	x24, x24, #0x63c
  412dc4:	add	x25, x25, #0x570
  412dc8:	b	412df0 <sqrt@plt+0x110c0>
  412dcc:	ldr	x3, [x23, #2480]
  412dd0:	mov	w1, #0x4                   	// #4
  412dd4:	mov	w2, #0x1                   	// #1
  412dd8:	mov	x0, x22
  412ddc:	bl	401ca0 <fwrite@plt>
  412de0:	add	w27, w27, #0x2
  412de4:	subs	x26, x26, #0x1
  412de8:	add	x28, x28, #0x20
  412dec:	b.eq	412eb0 <sqrt@plt+0x11180>  // b.none
  412df0:	ldur	x8, [x28, #-8]
  412df4:	cbz	x8, 412de0 <sqrt@plt+0x110b0>
  412df8:	ldrb	w8, [x8]
  412dfc:	cbz	w8, 412de0 <sqrt@plt+0x110b0>
  412e00:	ldr	w8, [x28, #4]
  412e04:	cmp	w8, #0x2
  412e08:	cinc	w9, w19, eq  // eq = none
  412e0c:	cmp	w8, #0x1
  412e10:	csel	w8, wzr, w9, eq  // eq = none
  412e14:	adds	w1, w8, w27
  412e18:	b.eq	412e2c <sqrt@plt+0x110fc>  // b.none
  412e1c:	mov	x0, x25
  412e20:	mov	v0.16b, v9.16b
  412e24:	bl	401d20 <printf@plt>
  412e28:	b	412e3c <sqrt@plt+0x1110c>
  412e2c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412e30:	add	x0, x0, #0x53a
  412e34:	mov	v0.16b, v9.16b
  412e38:	bl	401d20 <printf@plt>
  412e3c:	mov	x0, x20
  412e40:	mov	v0.16b, v8.16b
  412e44:	bl	401d20 <printf@plt>
  412e48:	ldr	x3, [x23, #2480]
  412e4c:	mov	w1, #0xd                   	// #13
  412e50:	mov	w2, #0x1                   	// #1
  412e54:	mov	x0, x21
  412e58:	bl	401ca0 <fwrite@plt>
  412e5c:	ldr	w8, [x28]
  412e60:	cmp	w8, #0x1
  412e64:	b.eq	412e7c <sqrt@plt+0x1114c>  // b.none
  412e68:	ldr	x3, [x23, #2480]
  412e6c:	mov	w1, #0x5                   	// #5
  412e70:	mov	w2, #0x1                   	// #1
  412e74:	mov	x0, x24
  412e78:	bl	401ca0 <fwrite@plt>
  412e7c:	ldur	x0, [x28, #-8]
  412e80:	ldr	x1, [x23, #2480]
  412e84:	bl	4018e0 <fputs@plt>
  412e88:	ldr	w8, [x28]
  412e8c:	cmp	w8, #0x2
  412e90:	b.eq	412dcc <sqrt@plt+0x1109c>  // b.none
  412e94:	ldr	x3, [x23, #2480]
  412e98:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412e9c:	mov	w1, #0x4                   	// #4
  412ea0:	mov	w2, #0x1                   	// #1
  412ea4:	add	x0, x0, #0x642
  412ea8:	bl	401ca0 <fwrite@plt>
  412eac:	b	412dcc <sqrt@plt+0x1109c>
  412eb0:	ldp	x20, x19, [sp, #96]
  412eb4:	ldp	x22, x21, [sp, #80]
  412eb8:	ldp	x24, x23, [sp, #64]
  412ebc:	ldp	x26, x25, [sp, #48]
  412ec0:	ldp	x28, x27, [sp, #32]
  412ec4:	ldp	x29, x30, [sp, #16]
  412ec8:	ldp	d9, d8, [sp], #112
  412ecc:	ret
  412ed0:	str	d8, [sp, #-32]!
  412ed4:	stp	x29, x30, [sp, #8]
  412ed8:	str	x19, [sp, #24]
  412edc:	mov	x29, sp
  412ee0:	bl	4139b0 <sqrt@plt+0x11c80>
  412ee4:	mov	v8.16b, v1.16b
  412ee8:	bl	4139f0 <sqrt@plt+0x11cc0>
  412eec:	mov	v0.16b, v8.16b
  412ef0:	mov	w19, w0
  412ef4:	bl	4139f0 <sqrt@plt+0x11cc0>
  412ef8:	mov	w2, w0
  412efc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412f00:	add	x0, x0, #0x64c
  412f04:	mov	w1, w19
  412f08:	bl	401d20 <printf@plt>
  412f0c:	ldr	x19, [sp, #24]
  412f10:	ldp	x29, x30, [sp, #8]
  412f14:	ldr	d8, [sp], #32
  412f18:	ret
  412f1c:	stp	x29, x30, [sp, #-64]!
  412f20:	str	x23, [sp, #16]
  412f24:	stp	x22, x21, [sp, #32]
  412f28:	stp	x20, x19, [sp, #48]
  412f2c:	mov	x29, sp
  412f30:	ldr	x8, [x0]
  412f34:	ldr	d0, [x4, #16]
  412f38:	mov	x19, x4
  412f3c:	mov	w22, w3
  412f40:	ldr	x8, [x8, #184]
  412f44:	mov	x21, x2
  412f48:	mov	x20, x0
  412f4c:	mov	x23, x1
  412f50:	blr	x8
  412f54:	mov	x0, x20
  412f58:	mov	x1, x23
  412f5c:	bl	412ed0 <sqrt@plt+0x111a0>
  412f60:	cmp	w22, #0x1
  412f64:	b.lt	412f84 <sqrt@plt+0x11254>  // b.tstop
  412f68:	mov	w22, w22
  412f6c:	mov	x0, x20
  412f70:	mov	x1, x21
  412f74:	bl	412ed0 <sqrt@plt+0x111a0>
  412f78:	subs	x22, x22, #0x1
  412f7c:	add	x21, x21, #0x10
  412f80:	b.ne	412f6c <sqrt@plt+0x1123c>  // b.any
  412f84:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  412f88:	ldr	x3, [x21, #2480]
  412f8c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412f90:	add	x0, x0, #0x666
  412f94:	mov	w1, #0xd                   	// #13
  412f98:	mov	w2, #0x1                   	// #1
  412f9c:	bl	401ca0 <fwrite@plt>
  412fa0:	ldr	w8, [x19]
  412fa4:	cmp	w8, #0x3
  412fa8:	b.hi	41301c <sqrt@plt+0x112ec>  // b.pmore
  412fac:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  412fb0:	add	x9, x9, #0x1e8
  412fb4:	adr	x10, 412fc4 <sqrt@plt+0x11294>
  412fb8:	ldrb	w11, [x9, x8]
  412fbc:	add	x10, x10, x11, lsl #2
  412fc0:	br	x10
  412fc4:	ldr	x3, [x21, #2480]
  412fc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412fcc:	add	x0, x0, #0x674
  412fd0:	b	412fe0 <sqrt@plt+0x112b0>
  412fd4:	ldr	x3, [x21, #2480]
  412fd8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412fdc:	add	x0, x0, #0x677
  412fe0:	mov	w1, #0x2                   	// #2
  412fe4:	mov	w2, #0x1                   	// #1
  412fe8:	bl	401ca0 <fwrite@plt>
  412fec:	b	41301c <sqrt@plt+0x112ec>
  412ff0:	ldr	d0, [x19, #8]
  412ff4:	ldr	d1, [x20, #64]
  412ff8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  412ffc:	add	x0, x0, #0x67a
  413000:	b	413014 <sqrt@plt+0x112e4>
  413004:	ldr	d0, [x19, #8]
  413008:	ldr	d1, [x20, #64]
  41300c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413010:	add	x0, x0, #0x682
  413014:	fdiv	d0, d0, d1
  413018:	bl	401d20 <printf@plt>
  41301c:	ldr	x3, [x21, #2480]
  413020:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413024:	add	x0, x0, #0x648
  413028:	mov	w1, #0x3                   	// #3
  41302c:	mov	w2, #0x1                   	// #1
  413030:	bl	401ca0 <fwrite@plt>
  413034:	ldp	x20, x19, [sp, #48]
  413038:	ldp	x22, x21, [sp, #32]
  41303c:	ldr	x23, [sp, #16]
  413040:	ldp	x29, x30, [sp], #64
  413044:	ret
  413048:	stp	x29, x30, [sp, #-48]!
  41304c:	stp	x22, x21, [sp, #16]
  413050:	stp	x20, x19, [sp, #32]
  413054:	mov	x29, sp
  413058:	mov	x19, x3
  41305c:	mov	w20, w2
  413060:	mov	x21, x1
  413064:	fcmp	d0, #0.0
  413068:	mov	x22, x0
  41306c:	b.lt	413084 <sqrt@plt+0x11354>  // b.tstop
  413070:	fmov	d1, #1.000000000000000000e+00
  413074:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413078:	fmin	d0, d0, d1
  41307c:	add	x0, x0, #0x68a
  413080:	bl	401d20 <printf@plt>
  413084:	ldr	x8, [x22]
  413088:	sub	w9, w20, #0x1
  41308c:	add	x1, x21, w9, sxtw #4
  413090:	mov	x0, x22
  413094:	ldr	x8, [x8, #48]
  413098:	mov	x2, x21
  41309c:	mov	w3, w20
  4130a0:	mov	x4, x19
  4130a4:	blr	x8
  4130a8:	ldp	x20, x19, [sp, #32]
  4130ac:	ldp	x22, x21, [sp, #16]
  4130b0:	ldp	x29, x30, [sp], #48
  4130b4:	ret
  4130b8:	stp	x29, x30, [sp, #-64]!
  4130bc:	str	x23, [sp, #16]
  4130c0:	stp	x22, x21, [sp, #32]
  4130c4:	stp	x20, x19, [sp, #48]
  4130c8:	mov	x29, sp
  4130cc:	ldr	w8, [x4]
  4130d0:	cbz	w8, 4131b4 <sqrt@plt+0x11484>
  4130d4:	ldr	x8, [x0]
  4130d8:	ldr	d0, [x4, #16]
  4130dc:	mov	x19, x4
  4130e0:	mov	w22, w3
  4130e4:	ldr	x8, [x8, #184]
  4130e8:	mov	x21, x2
  4130ec:	mov	x23, x1
  4130f0:	mov	x20, x0
  4130f4:	blr	x8
  4130f8:	mov	x0, x20
  4130fc:	mov	x1, x23
  413100:	bl	412ed0 <sqrt@plt+0x111a0>
  413104:	cmp	w22, #0x1
  413108:	b.lt	413128 <sqrt@plt+0x113f8>  // b.tstop
  41310c:	mov	w22, w22
  413110:	mov	x0, x20
  413114:	mov	x1, x21
  413118:	bl	412ed0 <sqrt@plt+0x111a0>
  41311c:	subs	x22, x22, #0x1
  413120:	add	x21, x21, #0x10
  413124:	b.ne	413110 <sqrt@plt+0x113e0>  // b.any
  413128:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  41312c:	ldr	x3, [x21, #2480]
  413130:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413134:	add	x0, x0, #0x6a3
  413138:	mov	w1, #0xf                   	// #15
  41313c:	mov	w2, #0x1                   	// #1
  413140:	bl	401ca0 <fwrite@plt>
  413144:	ldr	w8, [x19]
  413148:	cbz	w8, 413168 <sqrt@plt+0x11438>
  41314c:	cmp	w8, #0x2
  413150:	b.eq	413180 <sqrt@plt+0x11450>  // b.none
  413154:	cmp	w8, #0x3
  413158:	b.ne	41319c <sqrt@plt+0x1146c>  // b.any
  41315c:	ldr	d0, [x19, #8]
  413160:	ldr	d1, [x20, #64]
  413164:	b	41318c <sqrt@plt+0x1145c>
  413168:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  41316c:	add	x2, x2, #0x6b3
  413170:	mov	w1, #0xea                  	// #234
  413174:	mov	w0, wzr
  413178:	bl	40504c <sqrt@plt+0x331c>
  41317c:	b	41319c <sqrt@plt+0x1146c>
  413180:	ldr	d0, [x19, #8]
  413184:	ldr	d1, [x20, #64]
  413188:	fneg	d0, d0
  41318c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413190:	fdiv	d0, d0, d1
  413194:	add	x0, x0, #0x684
  413198:	bl	401d20 <printf@plt>
  41319c:	ldr	x3, [x21, #2480]
  4131a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4131a4:	add	x0, x0, #0x648
  4131a8:	mov	w1, #0x3                   	// #3
  4131ac:	mov	w2, #0x1                   	// #1
  4131b0:	bl	401ca0 <fwrite@plt>
  4131b4:	ldp	x20, x19, [sp, #48]
  4131b8:	ldp	x22, x21, [sp, #32]
  4131bc:	ldr	x23, [sp, #16]
  4131c0:	ldp	x29, x30, [sp], #64
  4131c4:	ret
  4131c8:	stp	d11, d10, [sp, #-80]!
  4131cc:	stp	d9, d8, [sp, #16]
  4131d0:	stp	x29, x30, [sp, #32]
  4131d4:	stp	x22, x21, [sp, #48]
  4131d8:	stp	x20, x19, [sp, #64]
  4131dc:	mov	x29, sp
  4131e0:	ldr	x8, [x0]
  4131e4:	mov	v10.16b, v0.16b
  4131e8:	ldr	d0, [x2, #16]
  4131ec:	mov	v8.16b, v2.16b
  4131f0:	ldr	x8, [x8, #184]
  4131f4:	mov	v9.16b, v1.16b
  4131f8:	mov	x19, x0
  4131fc:	mov	x20, x1
  413200:	blr	x8
  413204:	mov	x0, x19
  413208:	mov	x1, x20
  41320c:	bl	4139b0 <sqrt@plt+0x11c80>
  413210:	mov	v11.16b, v1.16b
  413214:	bl	4139f0 <sqrt@plt+0x11cc0>
  413218:	mov	v0.16b, v11.16b
  41321c:	mov	w20, w0
  413220:	bl	4139f0 <sqrt@plt+0x11cc0>
  413224:	ldr	d0, [x19, #64]
  413228:	mov	w21, w0
  41322c:	fdiv	d0, d10, d0
  413230:	bl	4139f0 <sqrt@plt+0x11cc0>
  413234:	ldr	d0, [x19, #64]
  413238:	mov	w22, w0
  41323c:	fdiv	d0, d10, d0
  413240:	bl	4139f0 <sqrt@plt+0x11cc0>
  413244:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x5d78>
  413248:	ldr	d1, [x8, #2760]
  41324c:	mov	w4, w0
  413250:	fneg	d2, d9
  413254:	fcmp	d8, d9
  413258:	fsub	d1, d1, d9
  41325c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413260:	fneg	d0, d8
  413264:	fcsel	d1, d1, d2, mi  // mi = first
  413268:	add	x0, x0, #0x6cb
  41326c:	mov	w1, w20
  413270:	mov	w2, w21
  413274:	mov	w3, w22
  413278:	bl	401d20 <printf@plt>
  41327c:	ldp	x20, x19, [sp, #64]
  413280:	ldp	x22, x21, [sp, #48]
  413284:	ldp	x29, x30, [sp, #32]
  413288:	ldp	d9, d8, [sp, #16]
  41328c:	ldp	d11, d10, [sp], #80
  413290:	ret
  413294:	sub	sp, sp, #0x70
  413298:	stp	d9, d8, [sp, #32]
  41329c:	stp	x29, x30, [sp, #48]
  4132a0:	str	x23, [sp, #64]
  4132a4:	stp	x22, x21, [sp, #80]
  4132a8:	stp	x20, x19, [sp, #96]
  4132ac:	add	x29, sp, #0x20
  4132b0:	ldr	w8, [x4]
  4132b4:	mov	x19, x4
  4132b8:	mov	x21, x3
  4132bc:	mov	x23, x2
  4132c0:	mov	x22, x1
  4132c4:	cmp	w8, #0x1
  4132c8:	mov	x20, x0
  4132cc:	b.eq	4132fc <sqrt@plt+0x115cc>  // b.none
  4132d0:	cmp	w8, #0x2
  4132d4:	b.eq	41338c <sqrt@plt+0x1165c>  // b.none
  4132d8:	cmp	w8, #0x3
  4132dc:	b.ne	4133c8 <sqrt@plt+0x11698>  // b.any
  4132e0:	mov	x0, x20
  4132e4:	mov	x1, x22
  4132e8:	mov	x2, x23
  4132ec:	mov	x3, x21
  4132f0:	mov	x4, x19
  4132f4:	bl	40fa18 <sqrt@plt+0xdce8>
  4132f8:	b	4133c8 <sqrt@plt+0x11698>
  4132fc:	add	x0, sp, #0x10
  413300:	bl	40a4a4 <sqrt@plt+0x8774>
  413304:	add	x3, sp, #0x10
  413308:	mov	x0, x22
  41330c:	mov	x1, x23
  413310:	mov	x2, x21
  413314:	bl	40f968 <sqrt@plt+0xdc38>
  413318:	cbz	w0, 4133a8 <sqrt@plt+0x11678>
  41331c:	mov	x0, x23
  413320:	mov	x1, x22
  413324:	bl	40a3f0 <sqrt@plt+0x86c0>
  413328:	mov	x0, sp
  41332c:	stp	d0, d1, [sp]
  413330:	bl	40a60c <sqrt@plt+0x88dc>
  413334:	mov	v8.16b, v0.16b
  413338:	ldp	d1, d0, [x22]
  41333c:	ldp	d3, d2, [sp, #16]
  413340:	fsub	d0, d0, d2
  413344:	fsub	d1, d1, d3
  413348:	bl	401ab0 <atan2@plt>
  41334c:	mov	v9.16b, v0.16b
  413350:	ldp	d1, d0, [x21]
  413354:	ldp	d3, d2, [sp, #16]
  413358:	fsub	d0, d0, d2
  41335c:	fsub	d1, d1, d3
  413360:	bl	401ab0 <atan2@plt>
  413364:	ldr	x8, [x20]
  413368:	mov	v2.16b, v0.16b
  41336c:	add	x1, sp, #0x10
  413370:	mov	x0, x20
  413374:	ldr	x8, [x8, #176]
  413378:	mov	v0.16b, v8.16b
  41337c:	mov	v1.16b, v9.16b
  413380:	mov	x2, x19
  413384:	blr	x8
  413388:	b	4133c8 <sqrt@plt+0x11698>
  41338c:	mov	x0, x20
  413390:	mov	x1, x22
  413394:	mov	x2, x23
  413398:	mov	x3, x21
  41339c:	mov	x4, x19
  4133a0:	bl	40fbec <sqrt@plt+0xdebc>
  4133a4:	b	4133c8 <sqrt@plt+0x11698>
  4133a8:	ldr	x8, [x20]
  4133ac:	mov	w3, #0x1                   	// #1
  4133b0:	mov	x0, x20
  4133b4:	mov	x1, x22
  4133b8:	ldr	x8, [x8, #48]
  4133bc:	mov	x2, x21
  4133c0:	mov	x4, x19
  4133c4:	blr	x8
  4133c8:	ldp	x20, x19, [sp, #96]
  4133cc:	ldp	x22, x21, [sp, #80]
  4133d0:	ldr	x23, [sp, #64]
  4133d4:	ldp	x29, x30, [sp, #48]
  4133d8:	ldp	d9, d8, [sp, #32]
  4133dc:	add	sp, sp, #0x70
  4133e0:	ret
  4133e4:	sub	sp, sp, #0x70
  4133e8:	stp	d9, d8, [sp, #48]
  4133ec:	stp	x29, x30, [sp, #64]
  4133f0:	str	x21, [sp, #80]
  4133f4:	stp	x20, x19, [sp, #96]
  4133f8:	add	x29, sp, #0x30
  4133fc:	mov	v8.16b, v1.16b
  413400:	mov	x19, x2
  413404:	mov	v9.16b, v0.16b
  413408:	mov	x20, x1
  41340c:	fcmp	d1, #0.0
  413410:	mov	x21, x0
  413414:	b.lt	413468 <sqrt@plt+0x11738>  // b.tstop
  413418:	ldr	w8, [x19]
  41341c:	cmp	w8, #0x1
  413420:	b.eq	413468 <sqrt@plt+0x11738>  // b.none
  413424:	fmov	d0, #1.000000000000000000e+00
  413428:	add	x0, sp, #0x18
  41342c:	fmin	d8, d8, d0
  413430:	bl	40a1b0 <sqrt@plt+0x8480>
  413434:	fadd	d0, d9, d9
  413438:	add	x0, sp, #0x8
  41343c:	mov	v1.16b, v0.16b
  413440:	str	wzr, [sp, #24]
  413444:	bl	40a4ac <sqrt@plt+0x877c>
  413448:	ldr	x8, [x21]
  41344c:	add	x2, sp, #0x8
  413450:	add	x3, sp, #0x18
  413454:	mov	x0, x21
  413458:	ldr	x8, [x8, #80]
  41345c:	mov	x1, x20
  413460:	mov	v0.16b, v8.16b
  413464:	blr	x8
  413468:	ldr	w8, [x19]
  41346c:	cmp	w8, #0x3
  413470:	b.hi	4134c0 <sqrt@plt+0x11790>  // b.pmore
  413474:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  413478:	add	x9, x9, #0x1ec
  41347c:	adr	x10, 41348c <sqrt@plt+0x1175c>
  413480:	ldrb	w11, [x9, x8]
  413484:	add	x10, x10, x11, lsl #2
  413488:	br	x10
  41348c:	fadd	d0, d9, d9
  413490:	add	x0, sp, #0x18
  413494:	mov	v1.16b, v0.16b
  413498:	bl	40a4ac <sqrt@plt+0x877c>
  41349c:	ldr	x8, [x21]
  4134a0:	add	x2, sp, #0x18
  4134a4:	mov	x0, x21
  4134a8:	mov	x1, x20
  4134ac:	ldr	x8, [x8, #80]
  4134b0:	mov	x3, x19
  4134b4:	mov	v0.16b, v8.16b
  4134b8:	blr	x8
  4134bc:	b	413504 <sqrt@plt+0x117d4>
  4134c0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  4134c4:	add	x2, x2, #0x6b3
  4134c8:	mov	w1, #0x133                 	// #307
  4134cc:	mov	w0, wzr
  4134d0:	bl	40504c <sqrt@plt+0x331c>
  4134d4:	b	413504 <sqrt@plt+0x117d4>
  4134d8:	mov	x0, x21
  4134dc:	mov	x1, x20
  4134e0:	mov	v0.16b, v9.16b
  4134e4:	mov	x2, x19
  4134e8:	bl	40eef8 <sqrt@plt+0xd1c8>
  4134ec:	b	413504 <sqrt@plt+0x117d4>
  4134f0:	mov	x0, x21
  4134f4:	mov	x1, x20
  4134f8:	mov	v0.16b, v9.16b
  4134fc:	mov	x2, x19
  413500:	bl	40ed78 <sqrt@plt+0xd048>
  413504:	ldp	x20, x19, [sp, #96]
  413508:	ldr	x21, [sp, #80]
  41350c:	ldp	x29, x30, [sp, #64]
  413510:	ldp	d9, d8, [sp, #48]
  413514:	add	sp, sp, #0x70
  413518:	ret
  41351c:	sub	sp, sp, #0x60
  413520:	str	d8, [sp, #16]
  413524:	stp	x29, x30, [sp, #32]
  413528:	stp	x24, x23, [sp, #48]
  41352c:	stp	x22, x21, [sp, #64]
  413530:	stp	x20, x19, [sp, #80]
  413534:	add	x29, sp, #0x10
  413538:	ldr	w8, [x3]
  41353c:	mov	v8.16b, v0.16b
  413540:	mov	x21, x3
  413544:	mov	x20, x2
  413548:	mov	x22, x1
  41354c:	mov	x19, x0
  413550:	cbz	w8, 41356c <sqrt@plt+0x1183c>
  413554:	ldr	x8, [x19]
  413558:	ldr	d0, [x21, #16]
  41355c:	mov	x0, x19
  413560:	ldr	x8, [x8, #184]
  413564:	blr	x8
  413568:	b	413574 <sqrt@plt+0x11844>
  41356c:	fcmp	d8, #0.0
  413570:	b.mi	413698 <sqrt@plt+0x11968>  // b.first
  413574:	fcmp	d8, #0.0
  413578:	b.lt	413590 <sqrt@plt+0x11860>  // b.tstop
  41357c:	fmov	d0, #1.000000000000000000e+00
  413580:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413584:	fmin	d0, d8, d0
  413588:	add	x0, x0, #0x68a
  41358c:	bl	401d20 <printf@plt>
  413590:	mov	x0, x19
  413594:	mov	x1, x22
  413598:	bl	4139b0 <sqrt@plt+0x11c80>
  41359c:	ldr	w8, [x21]
  4135a0:	cmp	w8, #0x2
  4135a4:	b.cc	4135dc <sqrt@plt+0x118ac>  // b.lo, b.ul, b.last
  4135a8:	b.eq	41365c <sqrt@plt+0x1192c>  // b.none
  4135ac:	cmp	w8, #0x3
  4135b0:	b.ne	413684 <sqrt@plt+0x11954>  // b.any
  4135b4:	ldr	d0, [x19, #64]
  4135b8:	mov	x0, x20
  4135bc:	bl	40a424 <sqrt@plt+0x86f4>
  4135c0:	mov	x2, sp
  4135c4:	mov	x0, x19
  4135c8:	mov	x1, x22
  4135cc:	mov	x3, x21
  4135d0:	stp	d0, d1, [sp]
  4135d4:	bl	40f374 <sqrt@plt+0xd644>
  4135d8:	b	413698 <sqrt@plt+0x11968>
  4135dc:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  4135e0:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6d78>
  4135e4:	add	x9, x9, #0x71e
  4135e8:	add	x10, x10, #0x71b
  4135ec:	cmp	w8, #0x0
  4135f0:	mov	v8.16b, v1.16b
  4135f4:	csel	x21, x10, x9, eq  // eq = none
  4135f8:	bl	4139f0 <sqrt@plt+0x11cc0>
  4135fc:	mov	v0.16b, v8.16b
  413600:	mov	w22, w0
  413604:	bl	4139f0 <sqrt@plt+0x11cc0>
  413608:	ldr	d0, [x19, #64]
  41360c:	ldr	d1, [x20]
  413610:	mov	w23, w0
  413614:	fadd	d0, d0, d0
  413618:	fdiv	d0, d1, d0
  41361c:	bl	4139f0 <sqrt@plt+0x11cc0>
  413620:	ldr	d0, [x19, #64]
  413624:	ldr	d1, [x20, #8]
  413628:	mov	w24, w0
  41362c:	fadd	d0, d0, d0
  413630:	fdiv	d0, d1, d0
  413634:	bl	4139f0 <sqrt@plt+0x11cc0>
  413638:	mov	w5, w0
  41363c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413640:	add	x0, x0, #0x6f1
  413644:	mov	x1, x21
  413648:	mov	w2, w22
  41364c:	mov	w3, w23
  413650:	mov	w4, w24
  413654:	bl	401d20 <printf@plt>
  413658:	b	413698 <sqrt@plt+0x11968>
  41365c:	ldr	d0, [x19, #64]
  413660:	mov	x0, x20
  413664:	bl	40a424 <sqrt@plt+0x86f4>
  413668:	mov	x2, sp
  41366c:	mov	x0, x19
  413670:	mov	x1, x22
  413674:	mov	x3, x21
  413678:	stp	d0, d1, [sp]
  41367c:	bl	40f6a0 <sqrt@plt+0xd970>
  413680:	b	413698 <sqrt@plt+0x11968>
  413684:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  413688:	add	x2, x2, #0x6b3
  41368c:	mov	w1, #0x157                 	// #343
  413690:	mov	w0, wzr
  413694:	bl	40504c <sqrt@plt+0x331c>
  413698:	ldp	x20, x19, [sp, #80]
  41369c:	ldp	x22, x21, [sp, #64]
  4136a0:	ldp	x24, x23, [sp, #48]
  4136a4:	ldp	x29, x30, [sp, #32]
  4136a8:	ldr	d8, [sp, #16]
  4136ac:	add	sp, sp, #0x60
  4136b0:	ret
  4136b4:	stp	x29, x30, [sp, #-16]!
  4136b8:	mov	x29, sp
  4136bc:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  4136c0:	ldr	x8, [x8, #2480]
  4136c4:	mov	x0, x1
  4136c8:	mov	x1, x8
  4136cc:	bl	4018e0 <fputs@plt>
  4136d0:	mov	w0, #0x25                  	// #37
  4136d4:	bl	401aa0 <putchar@plt>
  4136d8:	mov	w0, #0xa                   	// #10
  4136dc:	bl	401aa0 <putchar@plt>
  4136e0:	ldp	x29, x30, [sp], #16
  4136e4:	ret
  4136e8:	mov	w0, #0x1                   	// #1
  4136ec:	ret
  4136f0:	sub	sp, sp, #0x50
  4136f4:	str	d8, [sp, #32]
  4136f8:	stp	x29, x30, [sp, #48]
  4136fc:	stp	x20, x19, [sp, #64]
  413700:	add	x29, sp, #0x20
  413704:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  413708:	ldr	w8, [x8, #3764]
  41370c:	cbz	w8, 413744 <sqrt@plt+0x11a14>
  413710:	ldr	q0, [x2]
  413714:	ldr	x8, [x2, #16]
  413718:	mov	w9, #0x1                   	// #1
  41371c:	mov	x4, sp
  413720:	str	q0, [sp]
  413724:	str	x8, [sp, #16]
  413728:	str	w9, [sp]
  41372c:	ldr	x8, [x0]
  413730:	mov	w3, #0x1                   	// #1
  413734:	mov	x2, x1
  413738:	ldr	x8, [x8, #48]
  41373c:	blr	x8
  413740:	b	41379c <sqrt@plt+0x11a6c>
  413744:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6d78>
  413748:	ldr	d0, [x2, #16]
  41374c:	ldr	d1, [x8, #480]
  413750:	fmul	d0, d0, d1
  413754:	fmov	d1, #5.000000000000000000e-01
  413758:	fadd	d0, d0, d1
  41375c:	fcvtzs	w8, d0
  413760:	cmp	w8, #0x0
  413764:	csinc	w19, w8, wzr, ne  // ne = any
  413768:	bl	4139b0 <sqrt@plt+0x11c80>
  41376c:	mov	v8.16b, v1.16b
  413770:	bl	4139f0 <sqrt@plt+0x11cc0>
  413774:	mov	v0.16b, v8.16b
  413778:	mov	w20, w0
  41377c:	bl	4139f0 <sqrt@plt+0x11cc0>
  413780:	mov	w2, w0
  413784:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413788:	add	x0, x0, #0x721
  41378c:	mov	w1, w20
  413790:	mov	w3, w19
  413794:	mov	w4, w19
  413798:	bl	401d20 <printf@plt>
  41379c:	ldp	x20, x19, [sp, #64]
  4137a0:	ldp	x29, x30, [sp, #48]
  4137a4:	ldr	d8, [sp, #32]
  4137a8:	add	sp, sp, #0x50
  4137ac:	ret
  4137b0:	ret
  4137b4:	ret
  4137b8:	mov	x0, xzr
  4137bc:	ret
  4137c0:	mov	x0, xzr
  4137c4:	ret
  4137c8:	stp	x29, x30, [sp, #-32]!
  4137cc:	str	x19, [sp, #16]
  4137d0:	mov	x29, sp
  4137d4:	mov	x19, x0
  4137d8:	bl	412bd4 <sqrt@plt+0x10ea4>
  4137dc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x6d78>
  4137e0:	add	x8, x8, #0x2d0
  4137e4:	mov	x9, #0x800000008           	// #34359738376
  4137e8:	str	x8, [x19]
  4137ec:	str	x9, [x19, #80]
  4137f0:	ldr	x19, [sp, #16]
  4137f4:	ldp	x29, x30, [sp], #32
  4137f8:	ret
  4137fc:	stp	x29, x30, [sp, #-64]!
  413800:	str	x23, [sp, #16]
  413804:	stp	x22, x21, [sp, #32]
  413808:	stp	x20, x19, [sp, #48]
  41380c:	mov	x29, sp
  413810:	ldrb	w8, [x1]
  413814:	mov	x20, x2
  413818:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  41381c:	mov	x22, x1
  413820:	cmp	w8, #0x2e
  413824:	mov	x21, x0
  413828:	cset	w0, eq  // eq = none
  41382c:	add	x2, x2, #0x6b3
  413830:	mov	w1, #0x1a0                 	// #416
  413834:	mov	w19, w3
  413838:	bl	40504c <sqrt@plt+0x331c>
  41383c:	mov	x23, x22
  413840:	ldrb	w8, [x23, #1]!
  413844:	cmp	w8, #0x70
  413848:	b.ne	413870 <sqrt@plt+0x11b40>  // b.any
  41384c:	ldrb	w8, [x22, #2]
  413850:	cmp	w8, #0x73
  413854:	b.ne	413870 <sqrt@plt+0x11b40>  // b.any
  413858:	ldrb	w1, [x22, #3]
  41385c:	cbz	w1, 413894 <sqrt@plt+0x11b64>
  413860:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x1648>
  413864:	add	x0, x0, #0xf54
  413868:	bl	408ffc <sqrt@plt+0x72cc>
  41386c:	cbz	w0, 413894 <sqrt@plt+0x11b64>
  413870:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413874:	add	x0, x0, #0x793
  413878:	mov	x1, x23
  41387c:	bl	401d20 <printf@plt>
  413880:	ldp	x20, x19, [sp, #48]
  413884:	ldp	x22, x21, [sp, #32]
  413888:	ldr	x23, [sp, #16]
  41388c:	ldp	x29, x30, [sp], #64
  413890:	ret
  413894:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2648>
  413898:	add	x22, x22, #0x2
  41389c:	add	x23, x23, #0x454
  4138a0:	ldrb	w1, [x22, #1]!
  4138a4:	mov	x0, x23
  4138a8:	bl	408ffc <sqrt@plt+0x72cc>
  4138ac:	cbnz	w0, 4138a0 <sqrt@plt+0x11b70>
  4138b0:	ldrb	w8, [x22]
  4138b4:	cbz	w8, 4138e4 <sqrt@plt+0x11bb4>
  4138b8:	add	x1, x29, #0x18
  4138bc:	mov	w2, #0xa                   	// #10
  4138c0:	mov	x0, x22
  4138c4:	bl	4019c0 <strtol@plt>
  4138c8:	cbnz	w0, 4138f0 <sqrt@plt+0x11bc0>
  4138cc:	ldr	x8, [x29, #24]
  4138d0:	cmp	x8, x22
  4138d4:	b.ne	4138f0 <sqrt@plt+0x11bc0>  // b.any
  4138d8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  4138dc:	add	x2, x2, #0x760
  4138e0:	b	413908 <sqrt@plt+0x11bd8>
  4138e4:	ldp	w9, w8, [x21, #80]
  4138e8:	stp	w8, w9, [x21, #80]
  4138ec:	b	413880 <sqrt@plt+0x11b50>
  4138f0:	tbnz	w0, #31, 413900 <sqrt@plt+0x11bd0>
  4138f4:	ldr	w8, [x21, #80]
  4138f8:	stp	w0, w8, [x21, #80]
  4138fc:	b	413880 <sqrt@plt+0x11b50>
  413900:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  413904:	add	x2, x2, #0x781
  413908:	adrp	x3, 433000 <stderr@@GLIBC_2.17+0x2648>
  41390c:	add	x3, x3, #0xa58
  413910:	mov	x0, x20
  413914:	mov	w1, w19
  413918:	mov	x4, x3
  41391c:	mov	x5, x3
  413920:	bl	4140c0 <sqrt@plt+0x12390>
  413924:	b	413880 <sqrt@plt+0x11b50>
  413928:	stp	x29, x30, [sp, #-16]!
  41392c:	fcmp	d0, #0.0
  413930:	mov	x29, sp
  413934:	b.pl	413950 <sqrt@plt+0x11c20>  // b.nfrst
  413938:	ldr	w1, [x0, #80]
  41393c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  413940:	add	x0, x0, #0x3e0
  413944:	bl	401d20 <printf@plt>
  413948:	ldp	x29, x30, [sp], #16
  41394c:	ret
  413950:	bl	412c44 <sqrt@plt+0x10f14>
  413954:	ldp	x29, x30, [sp], #16
  413958:	ret
  41395c:	stp	x29, x30, [sp, #-32]!
  413960:	stp	x20, x19, [sp, #16]
  413964:	mov	x29, sp
  413968:	mov	w0, #0x58                  	// #88
  41396c:	bl	4151ec <_Znwm@@Base>
  413970:	mov	x19, x0
  413974:	bl	4137c8 <sqrt@plt+0x11a98>
  413978:	mov	x0, x19
  41397c:	ldp	x20, x19, [sp, #16]
  413980:	ldp	x29, x30, [sp], #32
  413984:	ret
  413988:	mov	x20, x0
  41398c:	mov	x0, x19
  413990:	bl	415270 <_ZdlPv@@Base>
  413994:	mov	x0, x20
  413998:	bl	401cb0 <_Unwind_Resume@plt>
  41399c:	stp	x29, x30, [sp, #-16]!
  4139a0:	mov	x29, sp
  4139a4:	bl	40a1d8 <sqrt@plt+0x84a8>
  4139a8:	ldp	x29, x30, [sp], #16
  4139ac:	ret
  4139b0:	sub	sp, sp, #0x20
  4139b4:	stp	x29, x30, [sp, #16]
  4139b8:	add	x29, sp, #0x10
  4139bc:	ldp	d0, d1, [x0, #32]
  4139c0:	ldp	d2, d3, [x1]
  4139c4:	ldr	d4, [x0, #64]
  4139c8:	mov	x0, sp
  4139cc:	fsub	d0, d2, d0
  4139d0:	fsub	d1, d1, d3
  4139d4:	fdiv	d0, d0, d4
  4139d8:	fdiv	d1, d1, d4
  4139dc:	bl	40a4ac <sqrt@plt+0x877c>
  4139e0:	ldp	d0, d1, [sp]
  4139e4:	ldp	x29, x30, [sp, #16]
  4139e8:	add	sp, sp, #0x20
  4139ec:	ret
  4139f0:	mov	x8, #0x400000000000        	// #70368744177664
  4139f4:	movk	x8, #0x408f, lsl #48
  4139f8:	fmov	d1, x8
  4139fc:	fmul	d0, d0, d1
  413a00:	fmov	d1, #5.000000000000000000e-01
  413a04:	fadd	d0, d0, d1
  413a08:	fcvtzs	w0, d0
  413a0c:	ret
  413a10:	stp	x29, x30, [sp, #-32]!
  413a14:	str	x19, [sp, #16]
  413a18:	mov	x29, sp
  413a1c:	mov	x19, x0
  413a20:	bl	41399c <sqrt@plt+0x11c6c>
  413a24:	mov	x0, x19
  413a28:	bl	415270 <_ZdlPv@@Base>
  413a2c:	ldr	x19, [sp, #16]
  413a30:	ldp	x29, x30, [sp], #32
  413a34:	ret
  413a38:	stp	x29, x30, [sp, #-48]!
  413a3c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  413a40:	ldr	x2, [x8, #2784]
  413a44:	str	x21, [sp, #16]
  413a48:	stp	x20, x19, [sp, #32]
  413a4c:	mov	x19, x1
  413a50:	mov	w20, w0
  413a54:	adrp	x21, 430000 <_Znam@GLIBCXX_3.4>
  413a58:	mov	x29, sp
  413a5c:	cbz	x2, 413a70 <sqrt@plt+0x11d40>
  413a60:	ldr	x0, [x21, #2488]
  413a64:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  413a68:	add	x1, x1, #0x79a
  413a6c:	bl	401960 <fprintf@plt>
  413a70:	ldr	x0, [x21, #2488]
  413a74:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  413a78:	add	x1, x1, #0x79f
  413a7c:	mov	w2, w20
  413a80:	mov	x3, x19
  413a84:	bl	401960 <fprintf@plt>
  413a88:	ldr	x0, [x21, #2488]
  413a8c:	bl	401b80 <fflush@plt>
  413a90:	bl	401c50 <abort@plt>
  413a94:	movi	v0.2d, #0x0
  413a98:	stp	q0, q0, [x0, #224]
  413a9c:	stp	q0, q0, [x0, #192]
  413aa0:	stp	q0, q0, [x0, #160]
  413aa4:	stp	q0, q0, [x0, #128]
  413aa8:	stp	q0, q0, [x0, #96]
  413aac:	stp	q0, q0, [x0, #64]
  413ab0:	stp	q0, q0, [x0, #32]
  413ab4:	stp	q0, q0, [x0]
  413ab8:	ret
  413abc:	stp	x29, x30, [sp, #-16]!
  413ac0:	mov	x29, sp
  413ac4:	bl	413a94 <sqrt@plt+0x11d64>
  413ac8:	ldp	x29, x30, [sp], #16
  413acc:	ret
  413ad0:	stp	x29, x30, [sp, #-32]!
  413ad4:	stp	x20, x19, [sp, #16]
  413ad8:	mov	x29, sp
  413adc:	mov	x20, x1
  413ae0:	mov	x19, x0
  413ae4:	bl	413a94 <sqrt@plt+0x11d64>
  413ae8:	ldrb	w8, [x20]
  413aec:	cbz	w8, 413b08 <sqrt@plt+0x11dd8>
  413af0:	add	x9, x20, #0x1
  413af4:	mov	w10, #0x1                   	// #1
  413af8:	and	x8, x8, #0xff
  413afc:	strb	w10, [x19, x8]
  413b00:	ldrb	w8, [x9], #1
  413b04:	cbnz	w8, 413af8 <sqrt@plt+0x11dc8>
  413b08:	ldp	x20, x19, [sp, #16]
  413b0c:	ldp	x29, x30, [sp], #32
  413b10:	ret
  413b14:	stp	x29, x30, [sp, #-32]!
  413b18:	stp	x20, x19, [sp, #16]
  413b1c:	mov	x29, sp
  413b20:	mov	x20, x1
  413b24:	mov	x19, x0
  413b28:	bl	413a94 <sqrt@plt+0x11d64>
  413b2c:	ldrb	w8, [x20]
  413b30:	cbz	w8, 413b4c <sqrt@plt+0x11e1c>
  413b34:	add	x9, x20, #0x1
  413b38:	mov	w10, #0x1                   	// #1
  413b3c:	and	x8, x8, #0xff
  413b40:	strb	w10, [x19, x8]
  413b44:	ldrb	w8, [x9], #1
  413b48:	cbnz	w8, 413b3c <sqrt@plt+0x11e0c>
  413b4c:	ldp	x20, x19, [sp, #16]
  413b50:	ldp	x29, x30, [sp], #32
  413b54:	ret
  413b58:	ret
  413b5c:	mov	x8, xzr
  413b60:	mov	w9, #0x1                   	// #1
  413b64:	b	413b74 <sqrt@plt+0x11e44>
  413b68:	add	x8, x8, #0x1
  413b6c:	cmp	x8, #0x100
  413b70:	b.eq	413b84 <sqrt@plt+0x11e54>  // b.none
  413b74:	ldrb	w10, [x1, x8]
  413b78:	cbz	w10, 413b68 <sqrt@plt+0x11e38>
  413b7c:	strb	w9, [x0, x8]
  413b80:	b	413b68 <sqrt@plt+0x11e38>
  413b84:	ret
  413b88:	stp	x29, x30, [sp, #-96]!
  413b8c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  413b90:	ldr	w9, [x8, #2644]
  413b94:	stp	x28, x27, [sp, #16]
  413b98:	stp	x26, x25, [sp, #32]
  413b9c:	stp	x24, x23, [sp, #48]
  413ba0:	stp	x22, x21, [sp, #64]
  413ba4:	stp	x20, x19, [sp, #80]
  413ba8:	mov	x29, sp
  413bac:	cbz	w9, 413bcc <sqrt@plt+0x11e9c>
  413bb0:	ldp	x20, x19, [sp, #80]
  413bb4:	ldp	x22, x21, [sp, #64]
  413bb8:	ldp	x24, x23, [sp, #48]
  413bbc:	ldp	x26, x25, [sp, #32]
  413bc0:	ldp	x28, x27, [sp, #16]
  413bc4:	ldp	x29, x30, [sp], #96
  413bc8:	ret
  413bcc:	adrp	x23, 433000 <stderr@@GLIBC_2.17+0x2648>
  413bd0:	adrp	x24, 433000 <stderr@@GLIBC_2.17+0x2648>
  413bd4:	adrp	x25, 433000 <stderr@@GLIBC_2.17+0x2648>
  413bd8:	adrp	x26, 433000 <stderr@@GLIBC_2.17+0x2648>
  413bdc:	adrp	x27, 433000 <stderr@@GLIBC_2.17+0x2648>
  413be0:	adrp	x28, 433000 <stderr@@GLIBC_2.17+0x2648>
  413be4:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  413be8:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2648>
  413bec:	mov	x19, xzr
  413bf0:	mov	w9, #0x1                   	// #1
  413bf4:	add	x23, x23, #0x254
  413bf8:	add	x24, x24, #0x354
  413bfc:	add	x25, x25, #0x454
  413c00:	add	x26, x26, #0x554
  413c04:	add	x27, x27, #0x654
  413c08:	add	x28, x28, #0x754
  413c0c:	add	x20, x20, #0x854
  413c10:	add	x21, x21, #0x954
  413c14:	str	w9, [x8, #2644]
  413c18:	b	413c34 <sqrt@plt+0x11f04>
  413c1c:	mov	w8, wzr
  413c20:	strb	wzr, [x20, x19]
  413c24:	strb	w8, [x21, x19]
  413c28:	add	x19, x19, #0x1
  413c2c:	cmp	x19, #0x100
  413c30:	b.eq	413bb0 <sqrt@plt+0x11e80>  // b.none
  413c34:	ands	x22, x19, #0x7fffff80
  413c38:	b.eq	413c5c <sqrt@plt+0x11f2c>  // b.none
  413c3c:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x1648>
  413c40:	add	x9, x9, #0xf54
  413c44:	strb	wzr, [x9, x19]
  413c48:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2648>
  413c4c:	mov	w8, wzr
  413c50:	add	x9, x9, #0x54
  413c54:	strb	wzr, [x9, x19]
  413c58:	b	413ca4 <sqrt@plt+0x11f74>
  413c5c:	mov	w0, w19
  413c60:	bl	401b90 <isalpha@plt>
  413c64:	cmp	w0, #0x0
  413c68:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x1648>
  413c6c:	cset	w8, ne  // ne = any
  413c70:	add	x9, x9, #0xf54
  413c74:	mov	w0, w19
  413c78:	strb	w8, [x9, x19]
  413c7c:	bl	401b30 <isupper@plt>
  413c80:	cmp	w0, #0x0
  413c84:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2648>
  413c88:	cset	w8, ne  // ne = any
  413c8c:	add	x9, x9, #0x54
  413c90:	mov	w0, w19
  413c94:	strb	w8, [x9, x19]
  413c98:	bl	401980 <islower@plt>
  413c9c:	cmp	w0, #0x0
  413ca0:	cset	w8, ne  // ne = any
  413ca4:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2648>
  413ca8:	add	x9, x9, #0x154
  413cac:	strb	w8, [x9, x19]
  413cb0:	cbz	x22, 413ce8 <sqrt@plt+0x11fb8>
  413cb4:	mov	w8, wzr
  413cb8:	strb	wzr, [x23, x19]
  413cbc:	strb	w8, [x24, x19]
  413cc0:	cbz	x22, 413d14 <sqrt@plt+0x11fe4>
  413cc4:	mov	w8, wzr
  413cc8:	strb	wzr, [x25, x19]
  413ccc:	strb	w8, [x26, x19]
  413cd0:	cbz	x22, 413d40 <sqrt@plt+0x12010>
  413cd4:	mov	w8, wzr
  413cd8:	strb	wzr, [x27, x19]
  413cdc:	strb	w8, [x28, x19]
  413ce0:	cbnz	x22, 413c1c <sqrt@plt+0x11eec>
  413ce4:	b	413d6c <sqrt@plt+0x1203c>
  413ce8:	mov	w0, w19
  413cec:	bl	401c00 <isdigit@plt>
  413cf0:	cmp	w0, #0x0
  413cf4:	cset	w8, ne  // ne = any
  413cf8:	mov	w0, w19
  413cfc:	strb	w8, [x23, x19]
  413d00:	bl	401a80 <isxdigit@plt>
  413d04:	cmp	w0, #0x0
  413d08:	cset	w8, ne  // ne = any
  413d0c:	strb	w8, [x24, x19]
  413d10:	cbnz	x22, 413cc4 <sqrt@plt+0x11f94>
  413d14:	mov	w0, w19
  413d18:	bl	4019a0 <isspace@plt>
  413d1c:	cmp	w0, #0x0
  413d20:	cset	w8, ne  // ne = any
  413d24:	mov	w0, w19
  413d28:	strb	w8, [x25, x19]
  413d2c:	bl	401c30 <ispunct@plt>
  413d30:	cmp	w0, #0x0
  413d34:	cset	w8, ne  // ne = any
  413d38:	strb	w8, [x26, x19]
  413d3c:	cbnz	x22, 413cd4 <sqrt@plt+0x11fa4>
  413d40:	mov	w0, w19
  413d44:	bl	401940 <isalnum@plt>
  413d48:	cmp	w0, #0x0
  413d4c:	cset	w8, ne  // ne = any
  413d50:	mov	w0, w19
  413d54:	strb	w8, [x27, x19]
  413d58:	bl	401b20 <isprint@plt>
  413d5c:	cmp	w0, #0x0
  413d60:	cset	w8, ne  // ne = any
  413d64:	strb	w8, [x28, x19]
  413d68:	cbnz	x22, 413c1c <sqrt@plt+0x11eec>
  413d6c:	mov	w0, w19
  413d70:	bl	401ae0 <isgraph@plt>
  413d74:	cmp	w0, #0x0
  413d78:	cset	w8, ne  // ne = any
  413d7c:	mov	w0, w19
  413d80:	strb	w8, [x20, x19]
  413d84:	bl	401c40 <iscntrl@plt>
  413d88:	cmp	w0, #0x0
  413d8c:	cset	w8, ne  // ne = any
  413d90:	b	413c24 <sqrt@plt+0x11ef4>
  413d94:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  413d98:	mov	w8, #0x1                   	// #1
  413d9c:	add	x9, x9, #0x7dc
  413da0:	cmp	x1, #0x0
  413da4:	str	w8, [x0]
  413da8:	csel	x8, x9, x1, eq  // eq = none
  413dac:	str	x8, [x0, #8]
  413db0:	ret
  413db4:	str	wzr, [x0]
  413db8:	ret
  413dbc:	mov	w8, #0x3                   	// #3
  413dc0:	str	w8, [x0]
  413dc4:	str	w1, [x0, #8]
  413dc8:	ret
  413dcc:	mov	w8, #0x4                   	// #4
  413dd0:	str	w8, [x0]
  413dd4:	str	w1, [x0, #8]
  413dd8:	ret
  413ddc:	mov	w8, #0x2                   	// #2
  413de0:	str	w8, [x0]
  413de4:	strb	w1, [x0, #8]
  413de8:	ret
  413dec:	mov	w8, #0x2                   	// #2
  413df0:	str	w8, [x0]
  413df4:	strb	w1, [x0, #8]
  413df8:	ret
  413dfc:	mov	w8, #0x5                   	// #5
  413e00:	str	w8, [x0]
  413e04:	str	d0, [x0, #8]
  413e08:	ret
  413e0c:	ldr	w8, [x0]
  413e10:	cmp	w8, #0x0
  413e14:	cset	w0, eq  // eq = none
  413e18:	ret
  413e1c:	stp	x29, x30, [sp, #-16]!
  413e20:	mov	x29, sp
  413e24:	ldr	w8, [x0]
  413e28:	sub	w8, w8, #0x1
  413e2c:	cmp	w8, #0x4
  413e30:	b.hi	413eb0 <sqrt@plt+0x12180>  // b.pmore
  413e34:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  413e38:	add	x9, x9, #0x7c8
  413e3c:	adr	x10, 413e4c <sqrt@plt+0x1211c>
  413e40:	ldrb	w11, [x9, x8]
  413e44:	add	x10, x10, x11, lsl #2
  413e48:	br	x10
  413e4c:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  413e50:	ldrb	w0, [x0, #8]
  413e54:	ldr	x1, [x8, #2488]
  413e58:	bl	401970 <putc@plt>
  413e5c:	ldp	x29, x30, [sp], #16
  413e60:	ret
  413e64:	ldr	x0, [x0, #8]
  413e68:	b	413e80 <sqrt@plt+0x12150>
  413e6c:	ldr	w0, [x0, #8]
  413e70:	bl	414f84 <sqrt@plt+0x13254>
  413e74:	b	413e80 <sqrt@plt+0x12150>
  413e78:	ldr	w0, [x0, #8]
  413e7c:	bl	415020 <sqrt@plt+0x132f0>
  413e80:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  413e84:	ldr	x1, [x8, #2488]
  413e88:	bl	4018e0 <fputs@plt>
  413e8c:	ldp	x29, x30, [sp], #16
  413e90:	ret
  413e94:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  413e98:	ldr	x8, [x8, #2488]
  413e9c:	ldr	d0, [x0, #8]
  413ea0:	adrp	x1, 419000 <_ZdlPvm@@Base+0x3d78>
  413ea4:	add	x1, x1, #0x61a
  413ea8:	mov	x0, x8
  413eac:	bl	401960 <fprintf@plt>
  413eb0:	ldp	x29, x30, [sp], #16
  413eb4:	ret
  413eb8:	stp	x29, x30, [sp, #-80]!
  413ebc:	stp	x26, x25, [sp, #16]
  413ec0:	stp	x24, x23, [sp, #32]
  413ec4:	stp	x22, x21, [sp, #48]
  413ec8:	stp	x20, x19, [sp, #64]
  413ecc:	mov	x29, sp
  413ed0:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6d78>
  413ed4:	cmp	x0, #0x0
  413ed8:	add	x22, x22, #0x7e3
  413edc:	mov	x20, x2
  413ee0:	mov	x21, x1
  413ee4:	mov	x23, x0
  413ee8:	cset	w0, ne  // ne = any
  413eec:	mov	w1, #0x62                  	// #98
  413ef0:	mov	x2, x22
  413ef4:	mov	x19, x3
  413ef8:	bl	40504c <sqrt@plt+0x331c>
  413efc:	adrp	x24, 41c000 <_ZdlPvm@@Base+0x6d78>
  413f00:	add	x24, x24, #0x7cd
  413f04:	adrp	x25, 430000 <_Znam@GLIBCXX_3.4>
  413f08:	b	413f30 <sqrt@plt+0x12200>
  413f0c:	mov	x0, x19
  413f10:	bl	413e0c <sqrt@plt+0x120dc>
  413f14:	cmp	w0, #0x0
  413f18:	cset	w0, eq  // eq = none
  413f1c:	mov	w1, #0x74                  	// #116
  413f20:	mov	x2, x22
  413f24:	bl	40504c <sqrt@plt+0x331c>
  413f28:	mov	x0, x19
  413f2c:	bl	413e1c <sqrt@plt+0x120ec>
  413f30:	mov	x26, x23
  413f34:	ldrb	w0, [x26], #1
  413f38:	cmp	w0, #0x25
  413f3c:	b.eq	413f54 <sqrt@plt+0x12224>  // b.none
  413f40:	cbz	w0, 413fec <sqrt@plt+0x122bc>
  413f44:	ldr	x1, [x25, #2488]
  413f48:	bl	401970 <putc@plt>
  413f4c:	mov	x23, x26
  413f50:	b	413f30 <sqrt@plt+0x12200>
  413f54:	ldrb	w8, [x23, #1]
  413f58:	add	x23, x23, #0x2
  413f5c:	sub	w8, w8, #0x25
  413f60:	cmp	w8, #0xe
  413f64:	b.hi	413fa0 <sqrt@plt+0x12270>  // b.pmore
  413f68:	adr	x9, 413f0c <sqrt@plt+0x121dc>
  413f6c:	ldrb	w10, [x24, x8]
  413f70:	add	x9, x9, x10, lsl #2
  413f74:	br	x9
  413f78:	mov	x0, x21
  413f7c:	bl	413e0c <sqrt@plt+0x120dc>
  413f80:	cmp	w0, #0x0
  413f84:	cset	w0, eq  // eq = none
  413f88:	mov	w1, #0x6c                  	// #108
  413f8c:	mov	x2, x22
  413f90:	bl	40504c <sqrt@plt+0x331c>
  413f94:	mov	x0, x21
  413f98:	bl	413e1c <sqrt@plt+0x120ec>
  413f9c:	b	413f30 <sqrt@plt+0x12200>
  413fa0:	mov	w1, #0x78                  	// #120
  413fa4:	mov	w0, wzr
  413fa8:	mov	x2, x22
  413fac:	bl	40504c <sqrt@plt+0x331c>
  413fb0:	b	413f30 <sqrt@plt+0x12200>
  413fb4:	mov	x0, x20
  413fb8:	bl	413e0c <sqrt@plt+0x120dc>
  413fbc:	cmp	w0, #0x0
  413fc0:	cset	w0, eq  // eq = none
  413fc4:	mov	w1, #0x70                  	// #112
  413fc8:	mov	x2, x22
  413fcc:	bl	40504c <sqrt@plt+0x331c>
  413fd0:	mov	x0, x20
  413fd4:	bl	413e1c <sqrt@plt+0x120ec>
  413fd8:	b	413f30 <sqrt@plt+0x12200>
  413fdc:	ldr	x1, [x25, #2488]
  413fe0:	mov	w0, #0x25                  	// #37
  413fe4:	bl	401b40 <fputc@plt>
  413fe8:	b	413f30 <sqrt@plt+0x12200>
  413fec:	ldp	x20, x19, [sp, #64]
  413ff0:	ldp	x22, x21, [sp, #48]
  413ff4:	ldp	x24, x23, [sp, #32]
  413ff8:	ldp	x26, x25, [sp, #16]
  413ffc:	ldp	x29, x30, [sp], #80
  414000:	ret
  414004:	stp	x29, x30, [sp, #-16]!
  414008:	mov	x29, sp
  41400c:	mov	x4, x3
  414010:	mov	x3, x2
  414014:	mov	x2, x1
  414018:	mov	x1, x0
  41401c:	mov	w0, #0x1                   	// #1
  414020:	bl	41402c <sqrt@plt+0x122fc>
  414024:	ldp	x29, x30, [sp], #16
  414028:	ret
  41402c:	stp	x29, x30, [sp, #-16]!
  414030:	mov	x29, sp
  414034:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  414038:	adrp	x9, 433000 <stderr@@GLIBC_2.17+0x2648>
  41403c:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2648>
  414040:	ldr	x8, [x8, #2664]
  414044:	mov	x7, x4
  414048:	mov	x5, x2
  41404c:	mov	x4, x1
  414050:	ldr	x1, [x9, #2672]
  414054:	ldr	w2, [x10, #2780]
  414058:	mov	x6, x3
  41405c:	mov	w3, w0
  414060:	mov	x0, x8
  414064:	bl	4140f0 <sqrt@plt+0x123c0>
  414068:	ldp	x29, x30, [sp], #16
  41406c:	ret
  414070:	stp	x29, x30, [sp, #-16]!
  414074:	mov	x29, sp
  414078:	mov	x4, x3
  41407c:	mov	x3, x2
  414080:	mov	x2, x1
  414084:	mov	x1, x0
  414088:	mov	w0, wzr
  41408c:	bl	41402c <sqrt@plt+0x122fc>
  414090:	ldp	x29, x30, [sp], #16
  414094:	ret
  414098:	stp	x29, x30, [sp, #-16]!
  41409c:	mov	x29, sp
  4140a0:	mov	x4, x3
  4140a4:	mov	x3, x2
  4140a8:	mov	x2, x1
  4140ac:	mov	x1, x0
  4140b0:	mov	w0, #0x2                   	// #2
  4140b4:	bl	41402c <sqrt@plt+0x122fc>
  4140b8:	ldp	x29, x30, [sp], #16
  4140bc:	ret
  4140c0:	stp	x29, x30, [sp, #-16]!
  4140c4:	mov	x29, sp
  4140c8:	mov	x7, x5
  4140cc:	mov	x6, x4
  4140d0:	mov	x5, x3
  4140d4:	mov	x4, x2
  4140d8:	mov	w2, w1
  4140dc:	mov	w3, #0x1                   	// #1
  4140e0:	mov	x1, xzr
  4140e4:	bl	4140f0 <sqrt@plt+0x123c0>
  4140e8:	ldp	x29, x30, [sp], #16
  4140ec:	ret
  4140f0:	stp	x29, x30, [sp, #-96]!
  4140f4:	str	x27, [sp, #16]
  4140f8:	stp	x26, x25, [sp, #32]
  4140fc:	stp	x24, x23, [sp, #48]
  414100:	stp	x22, x21, [sp, #64]
  414104:	stp	x20, x19, [sp, #80]
  414108:	mov	x29, sp
  41410c:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  414110:	mov	w24, w2
  414114:	ldr	x2, [x8, #2784]
  414118:	mov	x20, x7
  41411c:	mov	x21, x6
  414120:	mov	x22, x5
  414124:	mov	x23, x4
  414128:	mov	w19, w3
  41412c:	mov	x25, x1
  414130:	mov	x26, x0
  414134:	adrp	x27, 430000 <_Znam@GLIBCXX_3.4>
  414138:	cbnz	x2, 414148 <sqrt@plt+0x12418>
  41413c:	mov	w8, wzr
  414140:	cbnz	x26, 414160 <sqrt@plt+0x12430>
  414144:	b	4141bc <sqrt@plt+0x1248c>
  414148:	ldr	x0, [x27, #2488]
  41414c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414150:	add	x1, x1, #0x800
  414154:	bl	401960 <fprintf@plt>
  414158:	mov	w8, #0x1                   	// #1
  41415c:	cbz	x26, 4141bc <sqrt@plt+0x1248c>
  414160:	tbnz	w24, #31, 4141bc <sqrt@plt+0x1248c>
  414164:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414168:	add	x1, x1, #0x83f
  41416c:	mov	x0, x26
  414170:	bl	401bf0 <strcmp@plt>
  414174:	mov	w8, w0
  414178:	ldr	x0, [x27, #2488]
  41417c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  414180:	add	x9, x9, #0x804
  414184:	cmp	w8, #0x0
  414188:	csel	x2, x9, x26, eq  // eq = none
  41418c:	cbnz	x25, 4141a4 <sqrt@plt+0x12474>
  414190:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414194:	add	x1, x1, #0x821
  414198:	mov	w3, w24
  41419c:	bl	401960 <fprintf@plt>
  4141a0:	b	4141b8 <sqrt@plt+0x12488>
  4141a4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  4141a8:	add	x1, x1, #0x815
  4141ac:	mov	x3, x25
  4141b0:	mov	w4, w24
  4141b4:	bl	401960 <fprintf@plt>
  4141b8:	mov	w8, #0x1                   	// #1
  4141bc:	cbz	w8, 4141cc <sqrt@plt+0x1249c>
  4141c0:	ldr	x1, [x27, #2488]
  4141c4:	mov	w0, #0x20                  	// #32
  4141c8:	bl	401b40 <fputc@plt>
  4141cc:	cbz	w19, 4141ec <sqrt@plt+0x124bc>
  4141d0:	cmp	w19, #0x2
  4141d4:	b.ne	414210 <sqrt@plt+0x124e0>  // b.any
  4141d8:	ldr	x3, [x27, #2488]
  4141dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4141e0:	add	x0, x0, #0x828
  4141e4:	mov	w1, #0xc                   	// #12
  4141e8:	b	4141fc <sqrt@plt+0x124cc>
  4141ec:	ldr	x3, [x27, #2488]
  4141f0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  4141f4:	add	x0, x0, #0x835
  4141f8:	mov	w1, #0x8                   	// #8
  4141fc:	mov	w2, #0x1                   	// #1
  414200:	bl	401ca0 <fwrite@plt>
  414204:	ldr	x1, [x27, #2488]
  414208:	mov	w0, #0x20                  	// #32
  41420c:	bl	401b40 <fputc@plt>
  414210:	mov	x0, x23
  414214:	mov	x1, x22
  414218:	mov	x2, x21
  41421c:	mov	x3, x20
  414220:	bl	413eb8 <sqrt@plt+0x12188>
  414224:	ldr	x1, [x27, #2488]
  414228:	mov	w0, #0xa                   	// #10
  41422c:	bl	401b40 <fputc@plt>
  414230:	ldr	x0, [x27, #2488]
  414234:	bl	401b80 <fflush@plt>
  414238:	cmp	w19, #0x2
  41423c:	b.ne	414244 <sqrt@plt+0x12514>  // b.any
  414240:	bl	4142c0 <sqrt@plt+0x12590>
  414244:	ldp	x20, x19, [sp, #80]
  414248:	ldp	x22, x21, [sp, #64]
  41424c:	ldp	x24, x23, [sp, #48]
  414250:	ldp	x26, x25, [sp, #32]
  414254:	ldr	x27, [sp, #16]
  414258:	ldp	x29, x30, [sp], #96
  41425c:	ret
  414260:	stp	x29, x30, [sp, #-16]!
  414264:	mov	x29, sp
  414268:	mov	x7, x5
  41426c:	mov	x6, x4
  414270:	mov	x5, x3
  414274:	mov	x4, x2
  414278:	mov	w2, w1
  41427c:	mov	x1, xzr
  414280:	mov	w3, wzr
  414284:	bl	4140f0 <sqrt@plt+0x123c0>
  414288:	ldp	x29, x30, [sp], #16
  41428c:	ret
  414290:	stp	x29, x30, [sp, #-16]!
  414294:	mov	x29, sp
  414298:	mov	x7, x5
  41429c:	mov	x6, x4
  4142a0:	mov	x5, x3
  4142a4:	mov	x4, x2
  4142a8:	mov	w2, w1
  4142ac:	mov	w3, #0x2                   	// #2
  4142b0:	mov	x1, xzr
  4142b4:	bl	4140f0 <sqrt@plt+0x123c0>
  4142b8:	ldp	x29, x30, [sp], #16
  4142bc:	ret
  4142c0:	stp	x29, x30, [sp, #-16]!
  4142c4:	mov	w0, #0x3                   	// #3
  4142c8:	mov	x29, sp
  4142cc:	bl	401c80 <exit@plt>
  4142d0:	sub	sp, sp, #0xb0
  4142d4:	stp	x29, x30, [sp, #80]
  4142d8:	stp	x28, x27, [sp, #96]
  4142dc:	stp	x26, x25, [sp, #112]
  4142e0:	stp	x24, x23, [sp, #128]
  4142e4:	stp	x22, x21, [sp, #144]
  4142e8:	stp	x20, x19, [sp, #160]
  4142ec:	ldrb	w8, [x2]
  4142f0:	ldr	w9, [x7, #4]
  4142f4:	add	x29, sp, #0x50
  4142f8:	cmp	w8, #0x3a
  4142fc:	csel	w22, wzr, w9, eq  // eq = none
  414300:	cmp	w0, #0x1
  414304:	b.lt	41463c <sqrt@plt+0x1290c>  // b.tstop
  414308:	ldr	w8, [x7]
  41430c:	mov	x19, x7
  414310:	mov	w21, w5
  414314:	mov	x27, x4
  414318:	mov	x23, x3
  41431c:	mov	x28, x2
  414320:	mov	w24, w0
  414324:	mov	x26, x1
  414328:	str	xzr, [x7, #16]
  41432c:	cbz	w8, 414348 <sqrt@plt+0x12618>
  414330:	ldr	w9, [x19, #24]
  414334:	cbz	w9, 414344 <sqrt@plt+0x12614>
  414338:	ldr	x8, [x19, #32]
  41433c:	cbnz	x8, 414374 <sqrt@plt+0x12644>
  414340:	b	414488 <sqrt@plt+0x12758>
  414344:	cbnz	w8, 414350 <sqrt@plt+0x12620>
  414348:	mov	w8, #0x1                   	// #1
  41434c:	str	w8, [x19]
  414350:	mov	x0, x28
  414354:	mov	w1, w6
  414358:	mov	x2, x19
  41435c:	bl	414d18 <sqrt@plt+0x12fe8>
  414360:	mov	x28, x0
  414364:	mov	w8, #0x1                   	// #1
  414368:	str	w8, [x19, #24]
  41436c:	ldr	x8, [x19, #32]
  414370:	cbz	x8, 414488 <sqrt@plt+0x12758>
  414374:	ldrb	w8, [x8]
  414378:	cbz	w8, 414488 <sqrt@plt+0x12758>
  41437c:	cbz	x23, 4146c0 <sqrt@plt+0x12990>
  414380:	ldrsw	x8, [x19]
  414384:	ldr	x20, [x26, x8, lsl #3]
  414388:	str	x8, [sp, #32]
  41438c:	ldrb	w25, [x20, #1]
  414390:	cmp	w25, #0x2d
  414394:	b.eq	4143a4 <sqrt@plt+0x12674>  // b.none
  414398:	cbz	w21, 4146c0 <sqrt@plt+0x12990>
  41439c:	ldrb	w8, [x20, #2]
  4143a0:	cbz	w8, 4147d4 <sqrt@plt+0x12aa4>
  4143a4:	stp	x26, x27, [x29, #-32]
  4143a8:	str	x20, [sp, #8]
  4143ac:	ldr	x20, [x19, #32]
  4143b0:	mov	x27, x20
  4143b4:	ldrb	w8, [x27]
  4143b8:	cbz	w8, 4143d0 <sqrt@plt+0x126a0>
  4143bc:	cmp	w8, #0x3d
  4143c0:	b.eq	4143d0 <sqrt@plt+0x126a0>  // b.none
  4143c4:	add	x27, x27, #0x1
  4143c8:	ldrb	w8, [x27]
  4143cc:	cbnz	w8, 4143bc <sqrt@plt+0x1268c>
  4143d0:	ldr	x26, [x23]
  4143d4:	str	w25, [sp, #16]
  4143d8:	stur	w21, [x29, #-8]
  4143dc:	str	x23, [sp, #40]
  4143e0:	cbz	x26, 414594 <sqrt@plt+0x12864>
  4143e4:	str	w22, [sp, #20]
  4143e8:	str	x28, [sp, #24]
  4143ec:	mov	w21, wzr
  4143f0:	mov	w25, wzr
  4143f4:	mov	x28, xzr
  4143f8:	sub	x22, x27, x20
  4143fc:	mov	w8, #0xffffffff            	// #-1
  414400:	stur	w8, [x29, #-12]
  414404:	b	414418 <sqrt@plt+0x126e8>
  414408:	mov	w25, #0x1                   	// #1
  41440c:	ldr	x26, [x23, #32]!
  414410:	add	w21, w21, #0x1
  414414:	cbz	x26, 414530 <sqrt@plt+0x12800>
  414418:	mov	x0, x26
  41441c:	mov	x1, x20
  414420:	mov	x2, x22
  414424:	bl	401b10 <strncmp@plt>
  414428:	cbnz	w0, 41440c <sqrt@plt+0x126dc>
  41442c:	mov	x0, x26
  414430:	bl	401950 <strlen@plt>
  414434:	cmp	w22, w0
  414438:	b.eq	414664 <sqrt@plt+0x12934>  // b.none
  41443c:	cbz	x28, 41447c <sqrt@plt+0x1274c>
  414440:	ldur	w8, [x29, #-8]
  414444:	cbnz	w8, 414408 <sqrt@plt+0x126d8>
  414448:	ldr	w8, [x28, #8]
  41444c:	ldr	w9, [x23, #8]
  414450:	cmp	w8, w9
  414454:	b.ne	414408 <sqrt@plt+0x126d8>  // b.any
  414458:	ldr	x8, [x28, #16]
  41445c:	ldr	x9, [x23, #16]
  414460:	cmp	x8, x9
  414464:	b.ne	414408 <sqrt@plt+0x126d8>  // b.any
  414468:	ldr	w8, [x28, #24]
  41446c:	ldr	w9, [x23, #24]
  414470:	cmp	w8, w9
  414474:	b.ne	414408 <sqrt@plt+0x126d8>  // b.any
  414478:	b	41440c <sqrt@plt+0x126dc>
  41447c:	mov	x28, x23
  414480:	stur	w21, [x29, #-12]
  414484:	b	41440c <sqrt@plt+0x126dc>
  414488:	ldr	w9, [x19, #52]
  41448c:	ldr	w8, [x19]
  414490:	cmp	w9, w8
  414494:	b.le	41449c <sqrt@plt+0x1276c>
  414498:	str	w8, [x19, #52]
  41449c:	ldr	w9, [x19, #48]
  4144a0:	cmp	w9, w8
  4144a4:	b.le	4144ac <sqrt@plt+0x1277c>
  4144a8:	str	w8, [x19, #48]
  4144ac:	ldr	w9, [x19, #40]
  4144b0:	cmp	w9, #0x1
  4144b4:	b.ne	414548 <sqrt@plt+0x12818>  // b.any
  4144b8:	ldp	w10, w9, [x19, #48]
  4144bc:	cmp	w10, w9
  4144c0:	b.eq	4144dc <sqrt@plt+0x127ac>  // b.none
  4144c4:	cmp	w9, w8
  4144c8:	b.eq	4144dc <sqrt@plt+0x127ac>  // b.none
  4144cc:	mov	x0, x26
  4144d0:	mov	x1, x19
  4144d4:	bl	414db0 <sqrt@plt+0x13080>
  4144d8:	b	4144e8 <sqrt@plt+0x127b8>
  4144dc:	cmp	w9, w8
  4144e0:	b.eq	4144e8 <sqrt@plt+0x127b8>  // b.none
  4144e4:	str	w8, [x19, #48]
  4144e8:	ldr	w8, [x19]
  4144ec:	cmp	w8, w24
  4144f0:	b.ge	414544 <sqrt@plt+0x12814>  // b.tcont
  4144f4:	sxtw	x9, w8
  4144f8:	add	x9, x26, x9, lsl #3
  4144fc:	b	414514 <sqrt@plt+0x127e4>
  414500:	add	w8, w8, #0x1
  414504:	cmp	w24, w8
  414508:	add	x9, x9, #0x8
  41450c:	str	w8, [x19]
  414510:	b.eq	414540 <sqrt@plt+0x12810>  // b.none
  414514:	ldr	x10, [x9]
  414518:	ldrb	w11, [x10]
  41451c:	cmp	w11, #0x2d
  414520:	b.ne	414500 <sqrt@plt+0x127d0>  // b.any
  414524:	ldrb	w10, [x10, #1]
  414528:	cbz	w10, 414500 <sqrt@plt+0x127d0>
  41452c:	b	414544 <sqrt@plt+0x12814>
  414530:	ldur	w21, [x29, #-12]
  414534:	mov	w8, wzr
  414538:	mov	x23, x28
  41453c:	b	414668 <sqrt@plt+0x12938>
  414540:	mov	w8, w24
  414544:	str	w8, [x19, #52]
  414548:	ldrsw	x20, [x19]
  41454c:	cmp	w20, w24
  414550:	b.eq	4145c0 <sqrt@plt+0x12890>  // b.none
  414554:	ldr	x0, [x26, x20, lsl #3]
  414558:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  41455c:	add	x1, x1, #0x83e
  414560:	bl	401bf0 <strcmp@plt>
  414564:	cbnz	w0, 4145c0 <sqrt@plt+0x12890>
  414568:	ldp	w9, w10, [x19, #48]
  41456c:	add	w8, w20, #0x1
  414570:	str	w8, [x19]
  414574:	cmp	w9, w10
  414578:	b.eq	4145ac <sqrt@plt+0x1287c>  // b.none
  41457c:	cmp	w10, w8
  414580:	b.eq	4145ac <sqrt@plt+0x1287c>  // b.none
  414584:	mov	x0, x26
  414588:	mov	x1, x19
  41458c:	bl	414db0 <sqrt@plt+0x13080>
  414590:	b	4145b8 <sqrt@plt+0x12888>
  414594:	mov	w25, wzr
  414598:	mov	x23, xzr
  41459c:	mov	w8, wzr
  4145a0:	mov	w21, #0xffffffff            	// #-1
  4145a4:	cbnz	w25, 414674 <sqrt@plt+0x12944>
  4145a8:	b	41476c <sqrt@plt+0x12a3c>
  4145ac:	cmp	w9, w10
  4145b0:	b.ne	4145b8 <sqrt@plt+0x12888>  // b.any
  4145b4:	str	w8, [x19, #48]
  4145b8:	str	w24, [x19, #52]
  4145bc:	str	w24, [x19]
  4145c0:	ldrsw	x8, [x19]
  4145c4:	cmp	w8, w24
  4145c8:	b.ne	4145e0 <sqrt@plt+0x128b0>  // b.any
  4145cc:	ldp	w8, w9, [x19, #48]
  4145d0:	cmp	w8, w9
  4145d4:	b.eq	41463c <sqrt@plt+0x1290c>  // b.none
  4145d8:	str	w8, [x19]
  4145dc:	b	41463c <sqrt@plt+0x1290c>
  4145e0:	ldr	x9, [x26, x8, lsl #3]
  4145e4:	ldrb	w10, [x9]
  4145e8:	cmp	w10, #0x2d
  4145ec:	b.ne	41461c <sqrt@plt+0x128ec>  // b.any
  4145f0:	ldrb	w10, [x9, #1]!
  4145f4:	cbz	w10, 41461c <sqrt@plt+0x128ec>
  4145f8:	cmp	x23, #0x0
  4145fc:	cset	w8, ne  // ne = any
  414600:	cmp	w10, #0x2d
  414604:	cset	w10, eq  // eq = none
  414608:	and	w8, w8, w10
  41460c:	add	x8, x9, x8
  414610:	str	x8, [x19, #32]
  414614:	cbnz	x23, 414380 <sqrt@plt+0x12650>
  414618:	b	4146c0 <sqrt@plt+0x12990>
  41461c:	ldr	w9, [x19, #40]
  414620:	cbz	w9, 41463c <sqrt@plt+0x1290c>
  414624:	add	w9, w8, #0x1
  414628:	str	w9, [x19]
  41462c:	ldr	x8, [x26, x8, lsl #3]
  414630:	mov	w25, #0x1                   	// #1
  414634:	str	x8, [x19, #16]
  414638:	b	414640 <sqrt@plt+0x12910>
  41463c:	mov	w25, #0xffffffff            	// #-1
  414640:	mov	w0, w25
  414644:	ldp	x20, x19, [sp, #160]
  414648:	ldp	x22, x21, [sp, #144]
  41464c:	ldp	x24, x23, [sp, #128]
  414650:	ldp	x26, x25, [sp, #112]
  414654:	ldp	x28, x27, [sp, #96]
  414658:	ldp	x29, x30, [sp, #80]
  41465c:	add	sp, sp, #0xb0
  414660:	ret
  414664:	mov	w8, #0x1                   	// #1
  414668:	ldr	x28, [sp, #24]
  41466c:	ldr	w22, [sp, #20]
  414670:	cbz	w25, 41476c <sqrt@plt+0x12a3c>
  414674:	tbnz	w8, #0, 41476c <sqrt@plt+0x12a3c>
  414678:	ldur	x26, [x29, #-32]
  41467c:	mov	w20, w22
  414680:	cbnz	w22, 414ab8 <sqrt@plt+0x12d88>
  414684:	ldr	x22, [x19, #32]
  414688:	mov	x0, x22
  41468c:	bl	401950 <strlen@plt>
  414690:	ldr	w9, [x19]
  414694:	ldur	x27, [x29, #-24]
  414698:	add	x10, x22, x0
  41469c:	mov	w8, wzr
  4146a0:	add	w9, w9, #0x1
  4146a4:	str	wzr, [x19, #8]
  4146a8:	str	x10, [x19, #32]
  4146ac:	str	w9, [x19]
  4146b0:	mov	w25, #0x3f                  	// #63
  4146b4:	ldr	x23, [sp, #40]
  4146b8:	mov	w22, w20
  4146bc:	cbz	w8, 414640 <sqrt@plt+0x12910>
  4146c0:	ldr	x21, [x19, #32]
  4146c4:	mov	x0, x28
  4146c8:	add	x20, x21, #0x1
  4146cc:	str	x20, [x19, #32]
  4146d0:	ldrb	w25, [x21]
  4146d4:	mov	w1, w25
  4146d8:	bl	401a00 <strchr@plt>
  4146dc:	ldrb	w8, [x21, #1]
  4146e0:	cbnz	w8, 4146f0 <sqrt@plt+0x129c0>
  4146e4:	ldr	w8, [x19]
  4146e8:	add	w8, w8, #0x1
  4146ec:	str	w8, [x19]
  4146f0:	cmp	w25, #0x3a
  4146f4:	b.eq	414734 <sqrt@plt+0x12a04>  // b.none
  4146f8:	cbz	x0, 414734 <sqrt@plt+0x12a04>
  4146fc:	ldrb	w8, [x0]
  414700:	cmp	w8, #0x57
  414704:	b.ne	414744 <sqrt@plt+0x12a14>  // b.any
  414708:	ldrb	w8, [x0, #1]
  41470c:	cmp	w8, #0x3b
  414710:	b.ne	414744 <sqrt@plt+0x12a14>  // b.any
  414714:	ldrb	w8, [x20]
  414718:	cbz	w8, 41489c <sqrt@plt+0x12b6c>
  41471c:	ldr	w8, [x19]
  414720:	mov	x25, x23
  414724:	str	x20, [x19, #16]
  414728:	add	w8, w8, #0x1
  41472c:	str	w8, [x19]
  414730:	b	414970 <sqrt@plt+0x12c40>
  414734:	cbnz	w22, 414928 <sqrt@plt+0x12bf8>
  414738:	str	w25, [x19, #8]
  41473c:	mov	w25, #0x3f                  	// #63
  414740:	b	414640 <sqrt@plt+0x12910>
  414744:	ldrb	w8, [x0, #1]
  414748:	cmp	w8, #0x3a
  41474c:	b.ne	414640 <sqrt@plt+0x12910>  // b.any
  414750:	ldrb	w9, [x0, #2]
  414754:	ldrb	w8, [x20]
  414758:	cmp	w9, #0x3a
  41475c:	b.ne	4147e8 <sqrt@plt+0x12ab8>  // b.any
  414760:	cbnz	w8, 4147ec <sqrt@plt+0x12abc>
  414764:	str	xzr, [x19, #16]
  414768:	b	4147fc <sqrt@plt+0x12acc>
  41476c:	cbz	x23, 41479c <sqrt@plt+0x12a6c>
  414770:	ldr	x11, [sp, #32]
  414774:	add	w8, w11, #0x1
  414778:	str	w8, [x19]
  41477c:	ldrb	w10, [x27]
  414780:	ldr	w9, [x23, #8]
  414784:	cbz	w10, 414838 <sqrt@plt+0x12b08>
  414788:	cbz	w9, 4148c4 <sqrt@plt+0x12b94>
  41478c:	add	x8, x27, #0x1
  414790:	str	x8, [x19, #16]
  414794:	ldp	x26, x27, [x29, #-32]
  414798:	b	41485c <sqrt@plt+0x12b2c>
  41479c:	ldur	x26, [x29, #-32]
  4147a0:	ldur	w8, [x29, #-8]
  4147a4:	ldr	w21, [sp, #16]
  4147a8:	cbz	w8, 414804 <sqrt@plt+0x12ad4>
  4147ac:	cmp	w21, #0x2d
  4147b0:	b.eq	414804 <sqrt@plt+0x12ad4>  // b.none
  4147b4:	ldrb	w1, [x20]
  4147b8:	mov	x0, x28
  4147bc:	bl	401a00 <strchr@plt>
  4147c0:	cbz	x0, 414804 <sqrt@plt+0x12ad4>
  4147c4:	ldur	x27, [x29, #-24]
  4147c8:	ldr	x23, [sp, #40]
  4147cc:	mov	w8, #0x1                   	// #1
  4147d0:	b	4146bc <sqrt@plt+0x1298c>
  4147d4:	mov	x0, x28
  4147d8:	mov	w1, w25
  4147dc:	bl	401a00 <strchr@plt>
  4147e0:	cbnz	x0, 4146c0 <sqrt@plt+0x12990>
  4147e4:	b	4143a4 <sqrt@plt+0x12674>
  4147e8:	cbz	w8, 414900 <sqrt@plt+0x12bd0>
  4147ec:	ldr	w8, [x19]
  4147f0:	str	x20, [x19, #16]
  4147f4:	add	w8, w8, #0x1
  4147f8:	str	w8, [x19]
  4147fc:	str	xzr, [x19, #32]
  414800:	b	414640 <sqrt@plt+0x12910>
  414804:	ldur	x27, [x29, #-24]
  414808:	ldr	x23, [sp, #40]
  41480c:	cbnz	w22, 414ba0 <sqrt@plt+0x12e70>
  414810:	ldr	w9, [x19]
  414814:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6d78>
  414818:	mov	w8, wzr
  41481c:	add	x10, x10, #0x799
  414820:	add	w9, w9, #0x1
  414824:	mov	w25, #0x3f                  	// #63
  414828:	str	wzr, [x19, #8]
  41482c:	str	x10, [x19, #32]
  414830:	str	w9, [x19]
  414834:	b	4146bc <sqrt@plt+0x1298c>
  414838:	ldp	x26, x27, [x29, #-32]
  41483c:	cmp	w9, #0x1
  414840:	b.ne	41485c <sqrt@plt+0x12b2c>  // b.any
  414844:	cmp	w8, w24
  414848:	b.ge	414ad8 <sqrt@plt+0x12da8>  // b.tcont
  41484c:	add	w9, w11, #0x2
  414850:	str	w9, [x19]
  414854:	ldr	x8, [x26, w8, sxtw #3]
  414858:	str	x8, [x19, #16]
  41485c:	mov	x0, x20
  414860:	bl	401950 <strlen@plt>
  414864:	add	x8, x20, x0
  414868:	str	x8, [x19, #32]
  41486c:	cbz	x27, 414874 <sqrt@plt+0x12b44>
  414870:	str	w21, [x27]
  414874:	ldr	x9, [x23, #16]
  414878:	ldr	w25, [x23, #24]
  41487c:	mov	w8, wzr
  414880:	cbz	x9, 414894 <sqrt@plt+0x12b64>
  414884:	ldr	x23, [sp, #40]
  414888:	str	w25, [x9]
  41488c:	mov	w25, wzr
  414890:	b	4146bc <sqrt@plt+0x1298c>
  414894:	ldr	x23, [sp, #40]
  414898:	b	4146bc <sqrt@plt+0x1298c>
  41489c:	ldrsw	x8, [x19]
  4148a0:	cmp	w8, w24
  4148a4:	b.ne	41495c <sqrt@plt+0x12c2c>  // b.any
  4148a8:	cbnz	w22, 414c58 <sqrt@plt+0x12f28>
  4148ac:	str	w25, [x19, #8]
  4148b0:	ldrb	w8, [x28]
  4148b4:	mov	w9, #0x3f                  	// #63
  4148b8:	cmp	w8, #0x3a
  4148bc:	csel	w25, w8, w9, eq  // eq = none
  4148c0:	b	414640 <sqrt@plt+0x12910>
  4148c4:	ldp	x26, x27, [x29, #-32]
  4148c8:	cbnz	w22, 414c0c <sqrt@plt+0x12edc>
  4148cc:	mov	w20, w22
  4148d0:	ldr	x22, [x19, #32]
  4148d4:	mov	x0, x22
  4148d8:	bl	401950 <strlen@plt>
  4148dc:	add	x9, x22, x0
  4148e0:	str	x9, [x19, #32]
  4148e4:	ldr	w9, [x23, #24]
  4148e8:	ldr	x23, [sp, #40]
  4148ec:	mov	w8, wzr
  4148f0:	mov	w22, w20
  4148f4:	str	w9, [x19, #8]
  4148f8:	mov	w25, #0x3f                  	// #63
  4148fc:	b	4146bc <sqrt@plt+0x1298c>
  414900:	ldrsw	x8, [x19]
  414904:	cmp	w8, w24
  414908:	b.ne	414b14 <sqrt@plt+0x12de4>  // b.any
  41490c:	cbnz	w22, 414c90 <sqrt@plt+0x12f60>
  414910:	str	w25, [x19, #8]
  414914:	ldrb	w8, [x28]
  414918:	mov	w9, #0x3f                  	// #63
  41491c:	cmp	w8, #0x3a
  414920:	csel	w25, w8, w9, eq  // eq = none
  414924:	b	4147fc <sqrt@plt+0x12acc>
  414928:	ldr	w8, [x19, #44]
  41492c:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  414930:	ldr	x0, [x9, #2488]
  414934:	ldr	x2, [x26]
  414938:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x6d78>
  41493c:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x6d78>
  414940:	add	x9, x9, #0x91f
  414944:	add	x10, x10, #0x939
  414948:	cmp	w8, #0x0
  41494c:	csel	x1, x10, x9, eq  // eq = none
  414950:	mov	w3, w25
  414954:	bl	401960 <fprintf@plt>
  414958:	b	414738 <sqrt@plt+0x12a08>
  41495c:	add	w9, w8, #0x1
  414960:	str	w9, [x19]
  414964:	ldr	x8, [x26, x8, lsl #3]
  414968:	mov	x25, x23
  41496c:	str	x8, [x19, #16]
  414970:	ldr	x20, [x19, #16]
  414974:	str	x20, [x19, #32]
  414978:	stur	x20, [x29, #-8]
  41497c:	ldrb	w23, [x20]
  414980:	cbz	w23, 414998 <sqrt@plt+0x12c68>
  414984:	cmp	w23, #0x3d
  414988:	b.eq	414998 <sqrt@plt+0x12c68>  // b.none
  41498c:	add	x20, x20, #0x1
  414990:	ldrb	w23, [x20]
  414994:	cbnz	w23, 414984 <sqrt@plt+0x12c54>
  414998:	stp	x26, x27, [x29, #-32]
  41499c:	ldr	x26, [x25]
  4149a0:	cbz	x26, 414a40 <sqrt@plt+0x12d10>
  4149a4:	ldur	x8, [x29, #-8]
  4149a8:	str	w22, [sp, #20]
  4149ac:	str	x28, [sp, #24]
  4149b0:	mov	w21, wzr
  4149b4:	sub	x22, x20, x8
  4149b8:	mov	w28, wzr
  4149bc:	mov	x27, xzr
  4149c0:	and	x8, x22, #0xffffffff
  4149c4:	stur	wzr, [x29, #-12]
  4149c8:	str	x8, [sp, #32]
  4149cc:	b	4149f4 <sqrt@plt+0x12cc4>
  4149d0:	ldur	w8, [x29, #-12]
  4149d4:	cmp	x27, #0x0
  4149d8:	csel	x27, x25, x27, eq  // eq = none
  4149dc:	csel	w28, w21, w28, eq  // eq = none
  4149e0:	csinc	w8, w8, wzr, eq  // eq = none
  4149e4:	stur	w8, [x29, #-12]
  4149e8:	ldr	x26, [x25, #32]!
  4149ec:	add	w21, w21, #0x1
  4149f0:	cbz	x26, 414a24 <sqrt@plt+0x12cf4>
  4149f4:	ldur	x1, [x29, #-8]
  4149f8:	mov	x0, x26
  4149fc:	mov	x2, x22
  414a00:	bl	401b10 <strncmp@plt>
  414a04:	cbnz	w0, 4149e8 <sqrt@plt+0x12cb8>
  414a08:	mov	x0, x26
  414a0c:	bl	401950 <strlen@plt>
  414a10:	ldr	x8, [sp, #32]
  414a14:	cmp	x8, x0
  414a18:	b.ne	4149d0 <sqrt@plt+0x12ca0>  // b.any
  414a1c:	mov	w8, #0x1                   	// #1
  414a20:	b	414a30 <sqrt@plt+0x12d00>
  414a24:	mov	w8, wzr
  414a28:	mov	x25, x27
  414a2c:	mov	w21, w28
  414a30:	ldr	x28, [sp, #24]
  414a34:	ldr	w22, [sp, #20]
  414a38:	ldur	w9, [x29, #-12]
  414a3c:	b	414a50 <sqrt@plt+0x12d20>
  414a40:	mov	w9, wzr
  414a44:	mov	x25, xzr
  414a48:	mov	w8, wzr
  414a4c:	mov	w21, wzr
  414a50:	cbz	w9, 414a84 <sqrt@plt+0x12d54>
  414a54:	tbnz	w8, #0, 414a84 <sqrt@plt+0x12d54>
  414a58:	cbnz	w22, 414bc8 <sqrt@plt+0x12e98>
  414a5c:	ldr	x20, [x19, #32]
  414a60:	mov	x0, x20
  414a64:	bl	401950 <strlen@plt>
  414a68:	ldr	w8, [x19]
  414a6c:	add	x9, x20, x0
  414a70:	str	x9, [x19, #32]
  414a74:	mov	w25, #0x3f                  	// #63
  414a78:	add	w8, w8, #0x1
  414a7c:	str	w8, [x19]
  414a80:	b	414640 <sqrt@plt+0x12910>
  414a84:	cbz	x25, 414aac <sqrt@plt+0x12d7c>
  414a88:	mov	x8, x25
  414a8c:	ldr	w8, [x25, #8]
  414a90:	mov	w9, w22
  414a94:	cbz	w23, 414b28 <sqrt@plt+0x12df8>
  414a98:	ldur	x22, [x29, #-24]
  414a9c:	cbz	w8, 414b84 <sqrt@plt+0x12e54>
  414aa0:	add	x8, x20, #0x1
  414aa4:	str	x8, [x19, #16]
  414aa8:	b	414b50 <sqrt@plt+0x12e20>
  414aac:	str	xzr, [x19, #32]
  414ab0:	mov	w25, #0x57                  	// #87
  414ab4:	b	414640 <sqrt@plt+0x12910>
  414ab8:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414abc:	ldr	x0, [x8, #2488]
  414ac0:	ldr	x2, [x26]
  414ac4:	ldr	x3, [sp, #8]
  414ac8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414acc:	add	x1, x1, #0x841
  414ad0:	bl	401960 <fprintf@plt>
  414ad4:	b	414684 <sqrt@plt+0x12954>
  414ad8:	mov	w20, w22
  414adc:	cbnz	w22, 414cb0 <sqrt@plt+0x12f80>
  414ae0:	ldr	x22, [x19, #32]
  414ae4:	mov	x0, x22
  414ae8:	bl	401950 <strlen@plt>
  414aec:	add	x9, x22, x0
  414af0:	str	x9, [x19, #32]
  414af4:	ldr	w9, [x23, #24]
  414af8:	mov	w10, #0x3f                  	// #63
  414afc:	mov	w8, wzr
  414b00:	str	w9, [x19, #8]
  414b04:	ldrb	w9, [x28]
  414b08:	cmp	w9, #0x3a
  414b0c:	csel	w25, w9, w10, eq  // eq = none
  414b10:	b	4146b4 <sqrt@plt+0x12984>
  414b14:	add	w9, w8, #0x1
  414b18:	str	w9, [x19]
  414b1c:	ldr	x8, [x26, x8, lsl #3]
  414b20:	str	x8, [x19, #16]
  414b24:	b	4147fc <sqrt@plt+0x12acc>
  414b28:	ldp	x10, x22, [x29, #-32]
  414b2c:	cmp	w8, #0x1
  414b30:	b.ne	414b50 <sqrt@plt+0x12e20>  // b.any
  414b34:	ldrsw	x8, [x19]
  414b38:	cmp	w8, w24
  414b3c:	b.ge	414bf0 <sqrt@plt+0x12ec0>  // b.tcont
  414b40:	add	w9, w8, #0x1
  414b44:	str	w9, [x19]
  414b48:	ldr	x8, [x10, x8, lsl #3]
  414b4c:	b	414aa4 <sqrt@plt+0x12d74>
  414b50:	ldur	x20, [x29, #-8]
  414b54:	mov	x0, x20
  414b58:	bl	401950 <strlen@plt>
  414b5c:	add	x8, x20, x0
  414b60:	str	x8, [x19, #32]
  414b64:	cbz	x22, 414b6c <sqrt@plt+0x12e3c>
  414b68:	str	w21, [x22]
  414b6c:	ldr	x8, [x25, #16]
  414b70:	ldr	w25, [x25, #24]
  414b74:	cbz	x8, 414640 <sqrt@plt+0x12910>
  414b78:	str	w25, [x8]
  414b7c:	mov	w25, wzr
  414b80:	b	414640 <sqrt@plt+0x12910>
  414b84:	cbnz	w9, 414cd0 <sqrt@plt+0x12fa0>
  414b88:	ldr	x20, [x19, #32]
  414b8c:	mov	x0, x20
  414b90:	bl	401950 <strlen@plt>
  414b94:	add	x8, x20, x0
  414b98:	str	x8, [x19, #32]
  414b9c:	b	41473c <sqrt@plt+0x12a0c>
  414ba0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414ba4:	ldr	x0, [x8, #2488]
  414ba8:	ldr	x2, [x26]
  414bac:	cmp	w21, #0x2d
  414bb0:	b.ne	414c3c <sqrt@plt+0x12f0c>  // b.any
  414bb4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414bb8:	add	x1, x1, #0x8df
  414bbc:	mov	x3, x20
  414bc0:	bl	401960 <fprintf@plt>
  414bc4:	b	414810 <sqrt@plt+0x12ae0>
  414bc8:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  414bcc:	ldrsw	x8, [x19]
  414bd0:	ldr	x0, [x9, #2488]
  414bd4:	ldur	x9, [x29, #-32]
  414bd8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414bdc:	add	x1, x1, #0x97a
  414be0:	ldr	x2, [x9]
  414be4:	ldr	x3, [x9, x8, lsl #3]
  414be8:	bl	401960 <fprintf@plt>
  414bec:	b	414a5c <sqrt@plt+0x12d2c>
  414bf0:	cbnz	w9, 414cf4 <sqrt@plt+0x12fc4>
  414bf4:	ldr	x21, [x19, #32]
  414bf8:	mov	x0, x21
  414bfc:	bl	401950 <strlen@plt>
  414c00:	add	x8, x21, x0
  414c04:	str	x8, [x19, #32]
  414c08:	b	4148b0 <sqrt@plt+0x12b80>
  414c0c:	ldr	x10, [sp, #8]
  414c10:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  414c14:	ldr	x0, [x9, #2488]
  414c18:	ldr	x2, [x26]
  414c1c:	ldrb	w8, [x10, #1]
  414c20:	cmp	w8, #0x2d
  414c24:	b.ne	414c78 <sqrt@plt+0x12f48>  // b.any
  414c28:	ldr	x3, [x23]
  414c2c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414c30:	add	x1, x1, #0x85f
  414c34:	bl	401960 <fprintf@plt>
  414c38:	b	4148cc <sqrt@plt+0x12b9c>
  414c3c:	ldr	x8, [sp, #8]
  414c40:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414c44:	add	x1, x1, #0x8ff
  414c48:	mov	x4, x20
  414c4c:	ldrb	w3, [x8]
  414c50:	bl	401960 <fprintf@plt>
  414c54:	b	414810 <sqrt@plt+0x12ae0>
  414c58:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414c5c:	ldr	x0, [x8, #2488]
  414c60:	ldr	x2, [x26]
  414c64:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414c68:	add	x1, x1, #0x953
  414c6c:	mov	w3, w25
  414c70:	bl	401960 <fprintf@plt>
  414c74:	b	4148ac <sqrt@plt+0x12b7c>
  414c78:	ldrb	w3, [x10]
  414c7c:	ldr	x4, [x23]
  414c80:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414c84:	add	x1, x1, #0x88c
  414c88:	bl	401960 <fprintf@plt>
  414c8c:	b	4148cc <sqrt@plt+0x12b9c>
  414c90:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414c94:	ldr	x0, [x8, #2488]
  414c98:	ldr	x2, [x26]
  414c9c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414ca0:	add	x1, x1, #0x953
  414ca4:	mov	w3, w25
  414ca8:	bl	401960 <fprintf@plt>
  414cac:	b	414910 <sqrt@plt+0x12be0>
  414cb0:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414cb4:	ldr	x0, [x8, #2488]
  414cb8:	ldr	x2, [x26]
  414cbc:	ldr	x3, [sp, #8]
  414cc0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414cc4:	add	x1, x1, #0x8b9
  414cc8:	bl	401960 <fprintf@plt>
  414ccc:	b	414ae0 <sqrt@plt+0x12db0>
  414cd0:	ldur	x9, [x29, #-32]
  414cd4:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414cd8:	ldr	x0, [x8, #2488]
  414cdc:	ldr	x3, [x25]
  414ce0:	ldr	x2, [x9]
  414ce4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414ce8:	add	x1, x1, #0x99b
  414cec:	bl	401960 <fprintf@plt>
  414cf0:	b	414b88 <sqrt@plt+0x12e58>
  414cf4:	adrp	x9, 430000 <_Znam@GLIBCXX_3.4>
  414cf8:	sub	w8, w8, #0x1
  414cfc:	ldr	x2, [x10]
  414d00:	ldr	x0, [x9, #2488]
  414d04:	ldr	x3, [x10, w8, sxtw #3]
  414d08:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  414d0c:	add	x1, x1, #0x8b9
  414d10:	bl	401960 <fprintf@plt>
  414d14:	b	414bf4 <sqrt@plt+0x12ec4>
  414d18:	stp	x29, x30, [sp, #-32]!
  414d1c:	stp	x20, x19, [sp, #16]
  414d20:	ldr	w8, [x2]
  414d24:	mov	x20, x2
  414d28:	mov	x19, x0
  414d2c:	mov	x29, sp
  414d30:	stp	w8, w8, [x2, #48]
  414d34:	str	xzr, [x2, #32]
  414d38:	cbz	w1, 414d44 <sqrt@plt+0x13014>
  414d3c:	mov	w8, #0x1                   	// #1
  414d40:	b	414d58 <sqrt@plt+0x13028>
  414d44:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  414d48:	add	x0, x0, #0x9c9
  414d4c:	bl	401c60 <getenv@plt>
  414d50:	cmp	x0, #0x0
  414d54:	cset	w8, ne  // ne = any
  414d58:	str	w8, [x20, #44]
  414d5c:	ldrb	w9, [x19]
  414d60:	cmp	w9, #0x2b
  414d64:	b.eq	414d80 <sqrt@plt+0x13050>  // b.none
  414d68:	cmp	w9, #0x2d
  414d6c:	b.ne	414d8c <sqrt@plt+0x1305c>  // b.any
  414d70:	mov	w8, #0x2                   	// #2
  414d74:	str	w8, [x20, #40]
  414d78:	add	x19, x19, #0x1
  414d7c:	b	414da0 <sqrt@plt+0x13070>
  414d80:	str	wzr, [x20, #40]
  414d84:	add	x19, x19, #0x1
  414d88:	b	414da0 <sqrt@plt+0x13070>
  414d8c:	cbz	w8, 414d98 <sqrt@plt+0x13068>
  414d90:	str	wzr, [x20, #40]
  414d94:	b	414da0 <sqrt@plt+0x13070>
  414d98:	mov	w8, #0x1                   	// #1
  414d9c:	str	w8, [x20, #40]
  414da0:	mov	x0, x19
  414da4:	ldp	x20, x19, [sp, #16]
  414da8:	ldp	x29, x30, [sp], #32
  414dac:	ret
  414db0:	ldp	w9, w11, [x1, #48]
  414db4:	ldr	w8, [x1]
  414db8:	sxtw	x10, w11
  414dbc:	cmp	w8, w11
  414dc0:	b.le	414e68 <sqrt@plt+0x13138>
  414dc4:	cmp	w9, w11
  414dc8:	b.ge	414e68 <sqrt@plt+0x13138>  // b.tcont
  414dcc:	add	x11, x0, x10, lsl #3
  414dd0:	mov	w12, w9
  414dd4:	mov	w13, w8
  414dd8:	sub	w15, w13, w10
  414ddc:	sub	w14, w10, w12
  414de0:	cmp	w15, w14
  414de4:	b.le	414e28 <sqrt@plt+0x130f8>
  414de8:	cmp	w14, #0x1
  414dec:	b.lt	414e18 <sqrt@plt+0x130e8>  // b.tstop
  414df0:	sub	w16, w13, w14
  414df4:	sub	w15, w10, w12
  414df8:	add	x16, x0, w16, sxtw #3
  414dfc:	add	x17, x0, w12, sxtw #3
  414e00:	ldr	x18, [x16]
  414e04:	ldr	x2, [x17]
  414e08:	subs	x15, x15, #0x1
  414e0c:	str	x18, [x17], #8
  414e10:	str	x2, [x16], #8
  414e14:	b.ne	414e00 <sqrt@plt+0x130d0>  // b.any
  414e18:	sub	w13, w13, w14
  414e1c:	cmp	w13, w10
  414e20:	b.gt	414e60 <sqrt@plt+0x13130>
  414e24:	b	414e68 <sqrt@plt+0x13138>
  414e28:	cmp	w15, #0x1
  414e2c:	b.lt	414e54 <sqrt@plt+0x13124>  // b.tstop
  414e30:	sub	w14, w13, w10
  414e34:	add	x16, x0, w12, sxtw #3
  414e38:	mov	x17, x11
  414e3c:	ldr	x18, [x17]
  414e40:	ldr	x2, [x16]
  414e44:	subs	x14, x14, #0x1
  414e48:	str	x18, [x16], #8
  414e4c:	str	x2, [x17], #8
  414e50:	b.ne	414e3c <sqrt@plt+0x1310c>  // b.any
  414e54:	add	w12, w12, w15
  414e58:	cmp	w13, w10
  414e5c:	b.le	414e68 <sqrt@plt+0x13138>
  414e60:	cmp	w10, w12
  414e64:	b.gt	414dd8 <sqrt@plt+0x130a8>
  414e68:	sub	w9, w9, w10
  414e6c:	add	w9, w9, w8
  414e70:	stp	w9, w8, [x1, #48]
  414e74:	ret
  414e78:	stp	x29, x30, [sp, #-32]!
  414e7c:	stp	x20, x19, [sp, #16]
  414e80:	adrp	x20, 430000 <_Znam@GLIBCXX_3.4>
  414e84:	adrp	x8, 430000 <_Znam@GLIBCXX_3.4>
  414e88:	ldr	w9, [x20, #2176]
  414e8c:	ldr	w8, [x8, #2180]
  414e90:	adrp	x19, 433000 <stderr@@GLIBC_2.17+0x2648>
  414e94:	add	x19, x19, #0xa78
  414e98:	mov	x7, x19
  414e9c:	mov	x29, sp
  414ea0:	stp	w9, w8, [x19]
  414ea4:	bl	4142d0 <sqrt@plt+0x125a0>
  414ea8:	ldr	w8, [x19]
  414eac:	ldr	x9, [x19, #16]
  414eb0:	ldr	w11, [x19, #8]
  414eb4:	adrp	x10, 433000 <stderr@@GLIBC_2.17+0x2648>
  414eb8:	str	w8, [x20, #2176]
  414ebc:	ldp	x20, x19, [sp, #16]
  414ec0:	adrp	x12, 430000 <_Znam@GLIBCXX_3.4>
  414ec4:	str	x9, [x10, #2808]
  414ec8:	str	w11, [x12, #2184]
  414ecc:	ldp	x29, x30, [sp], #32
  414ed0:	ret
  414ed4:	stp	x29, x30, [sp, #-16]!
  414ed8:	mov	w6, #0x1                   	// #1
  414edc:	mov	x3, xzr
  414ee0:	mov	x4, xzr
  414ee4:	mov	w5, wzr
  414ee8:	mov	x29, sp
  414eec:	bl	414e78 <sqrt@plt+0x13148>
  414ef0:	ldp	x29, x30, [sp], #16
  414ef4:	ret
  414ef8:	stp	x29, x30, [sp, #-16]!
  414efc:	mov	w5, wzr
  414f00:	mov	w6, wzr
  414f04:	mov	x29, sp
  414f08:	bl	414e78 <sqrt@plt+0x13148>
  414f0c:	ldp	x29, x30, [sp], #16
  414f10:	ret
  414f14:	stp	x29, x30, [sp, #-16]!
  414f18:	mov	x7, x5
  414f1c:	mov	w5, wzr
  414f20:	mov	w6, wzr
  414f24:	mov	x29, sp
  414f28:	bl	4142d0 <sqrt@plt+0x125a0>
  414f2c:	ldp	x29, x30, [sp], #16
  414f30:	ret
  414f34:	stp	x29, x30, [sp, #-16]!
  414f38:	mov	w5, #0x1                   	// #1
  414f3c:	mov	w6, wzr
  414f40:	mov	x29, sp
  414f44:	bl	414e78 <sqrt@plt+0x13148>
  414f48:	ldp	x29, x30, [sp], #16
  414f4c:	ret
  414f50:	stp	x29, x30, [sp, #-16]!
  414f54:	mov	x7, x5
  414f58:	mov	w5, #0x1                   	// #1
  414f5c:	mov	w6, wzr
  414f60:	mov	x29, sp
  414f64:	bl	4142d0 <sqrt@plt+0x125a0>
  414f68:	ldp	x29, x30, [sp], #16
  414f6c:	ret
  414f70:	stp	x29, x30, [sp, #-16]!
  414f74:	mov	x29, sp
  414f78:	bl	401900 <hypot@plt>
  414f7c:	ldp	x29, x30, [sp], #16
  414f80:	ret
  414f84:	mov	w8, w0
  414f88:	tbnz	w0, #31, 414fd0 <sqrt@plt+0x132a0>
  414f8c:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2648>
  414f90:	mov	w9, #0x6667                	// #26215
  414f94:	add	x0, x0, #0xac4
  414f98:	movk	w9, #0x6666, lsl #16
  414f9c:	mov	w10, #0xa                   	// #10
  414fa0:	smull	x11, w8, w9
  414fa4:	lsr	x13, x11, #63
  414fa8:	asr	x11, x11, #34
  414fac:	add	w11, w11, w13
  414fb0:	add	w12, w8, #0x9
  414fb4:	msub	w8, w11, w10, w8
  414fb8:	add	w8, w8, #0x30
  414fbc:	cmp	w12, #0x12
  414fc0:	strb	w8, [x0, #-1]!
  414fc4:	mov	w8, w11
  414fc8:	b.hi	414fa0 <sqrt@plt+0x13270>  // b.pmore
  414fcc:	ret
  414fd0:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2648>
  414fd4:	mov	w9, #0x6667                	// #26215
  414fd8:	add	x0, x0, #0xac3
  414fdc:	movk	w9, #0x6666, lsl #16
  414fe0:	mov	w10, #0xa                   	// #10
  414fe4:	smull	x11, w8, w9
  414fe8:	lsr	x13, x11, #63
  414fec:	asr	x11, x11, #34
  414ff0:	neg	w12, w8
  414ff4:	add	w11, w11, w13
  414ff8:	madd	w12, w11, w10, w12
  414ffc:	add	w8, w8, #0x9
  415000:	add	w12, w12, #0x30
  415004:	cmp	w8, #0x12
  415008:	strb	w12, [x0], #-1
  41500c:	mov	w8, w11
  415010:	b.hi	414fe4 <sqrt@plt+0x132b4>  // b.pmore
  415014:	mov	w8, #0x2d                  	// #45
  415018:	strb	w8, [x0]
  41501c:	ret
  415020:	mov	w8, w0
  415024:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2648>
  415028:	mov	w9, #0xcccd                	// #52429
  41502c:	add	x0, x0, #0xad9
  415030:	movk	w9, #0xcccc, lsl #16
  415034:	mov	w10, #0xa                   	// #10
  415038:	umull	x11, w8, w9
  41503c:	lsr	x11, x11, #35
  415040:	msub	w12, w11, w10, w8
  415044:	orr	w12, w12, #0x30
  415048:	cmp	w8, #0x9
  41504c:	strb	w12, [x0, #-1]!
  415050:	mov	w8, w11
  415054:	b.hi	415038 <sqrt@plt+0x13308>  // b.pmore
  415058:	ret
  41505c:	sub	sp, sp, #0x40
  415060:	stp	x29, x30, [sp, #16]
  415064:	stp	x22, x21, [sp, #32]
  415068:	stp	x20, x19, [sp, #48]
  41506c:	add	x29, sp, #0x10
  415070:	sub	x20, x0, #0x1
  415074:	ldrb	w1, [x20, #1]!
  415078:	cmp	w1, #0x20
  41507c:	b.eq	415074 <sqrt@plt+0x13344>  // b.none
  415080:	adrp	x0, 433000 <stderr@@GLIBC_2.17+0x2648>
  415084:	add	x0, x0, #0x254
  415088:	bl	408ffc <sqrt@plt+0x72cc>
  41508c:	cbz	w0, 415118 <sqrt@plt+0x133e8>
  415090:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2648>
  415094:	mov	w19, wzr
  415098:	mov	w22, #0xa                   	// #10
  41509c:	add	x21, x21, #0x254
  4150a0:	mov	x8, x20
  4150a4:	ldrb	w1, [x20, #1]!
  4150a8:	ldrb	w8, [x8]
  4150ac:	mov	x0, x21
  4150b0:	madd	w8, w19, w22, w8
  4150b4:	sub	w19, w8, #0x30
  4150b8:	bl	408ffc <sqrt@plt+0x72cc>
  4150bc:	cbnz	w0, 4150a0 <sqrt@plt+0x13370>
  4150c0:	ldrb	w8, [x20]
  4150c4:	mov	w21, wzr
  4150c8:	cmp	w8, #0x20
  4150cc:	b.hi	4151bc <sqrt@plt+0x1348c>  // b.pmore
  4150d0:	mov	w9, #0x1                   	// #1
  4150d4:	lsl	x8, x9, x8
  4150d8:	mov	x9, #0x401                 	// #1025
  4150dc:	movk	x9, #0x1, lsl #32
  4150e0:	tst	x8, x9
  4150e4:	b.ne	4150f0 <sqrt@plt+0x133c0>  // b.any
  4150e8:	b	4151bc <sqrt@plt+0x1348c>
  4150ec:	add	x20, x20, #0x1
  4150f0:	ldrb	w8, [x20]
  4150f4:	cmp	w8, #0x20
  4150f8:	b.eq	4150ec <sqrt@plt+0x133bc>  // b.none
  4150fc:	cbz	w8, 415108 <sqrt@plt+0x133d8>
  415100:	cmp	w8, #0xa
  415104:	b.ne	415120 <sqrt@plt+0x133f0>  // b.any
  415108:	mov	w0, w19
  41510c:	bl	415ef4 <_ZdlPvm@@Base+0xc6c>
  415110:	mov	w21, #0x1                   	// #1
  415114:	b	4151bc <sqrt@plt+0x1348c>
  415118:	mov	w21, wzr
  41511c:	b	4151bc <sqrt@plt+0x1348c>
  415120:	mov	x9, #0x401                 	// #1025
  415124:	mov	w8, #0x1                   	// #1
  415128:	movk	x9, #0x1, lsl #32
  41512c:	mov	x21, x20
  415130:	ldrb	w10, [x21]
  415134:	cmp	w10, #0x20
  415138:	b.hi	415148 <sqrt@plt+0x13418>  // b.pmore
  41513c:	lsl	x11, x8, x10
  415140:	tst	x11, x9
  415144:	b.ne	415158 <sqrt@plt+0x13428>  // b.any
  415148:	cmp	w10, #0x5c
  41514c:	b.eq	415158 <sqrt@plt+0x13428>  // b.none
  415150:	add	x21, x21, #0x1
  415154:	b	415130 <sqrt@plt+0x13400>
  415158:	sub	w2, w21, w20
  41515c:	mov	x0, sp
  415160:	mov	x1, x20
  415164:	bl	415390 <_ZdlPvm@@Base+0x108>
  415168:	ldrb	w8, [x21]
  41516c:	cmp	w8, #0x20
  415170:	b.ne	41517c <sqrt@plt+0x1344c>  // b.any
  415174:	add	x21, x21, #0x1
  415178:	b	415168 <sqrt@plt+0x13438>
  41517c:	cbz	w8, 415188 <sqrt@plt+0x13458>
  415180:	cmp	w8, #0xa
  415184:	b.ne	4151b0 <sqrt@plt+0x13480>  // b.any
  415188:	mov	x0, sp
  41518c:	mov	w1, wzr
  415190:	bl	405070 <sqrt@plt+0x3340>
  415194:	mov	x0, sp
  415198:	bl	4050bc <sqrt@plt+0x338c>
  41519c:	bl	415eb0 <_ZdlPvm@@Base+0xc28>
  4151a0:	mov	w0, w19
  4151a4:	bl	415ef4 <_ZdlPvm@@Base+0xc6c>
  4151a8:	mov	w21, #0x1                   	// #1
  4151ac:	b	4151b4 <sqrt@plt+0x13484>
  4151b0:	mov	w21, wzr
  4151b4:	mov	x0, sp
  4151b8:	bl	415500 <_ZdlPvm@@Base+0x278>
  4151bc:	mov	w0, w21
  4151c0:	ldp	x20, x19, [sp, #48]
  4151c4:	ldp	x22, x21, [sp, #32]
  4151c8:	ldp	x29, x30, [sp, #16]
  4151cc:	add	sp, sp, #0x40
  4151d0:	ret
  4151d4:	mov	x19, x0
  4151d8:	mov	x0, sp
  4151dc:	bl	415500 <_ZdlPvm@@Base+0x278>
  4151e0:	mov	x0, x19
  4151e4:	bl	401cb0 <_Unwind_Resume@plt>
  4151e8:	ret

00000000004151ec <_Znwm@@Base>:
  4151ec:	stp	x29, x30, [sp, #-16]!
  4151f0:	mov	x29, sp
  4151f4:	and	x8, x0, #0xffffffff
  4151f8:	cmp	x0, #0x0
  4151fc:	csinc	x0, x8, xzr, ne  // ne = any
  415200:	bl	401c20 <malloc@plt>
  415204:	cbz	x0, 415210 <_Znwm@@Base+0x24>
  415208:	ldp	x29, x30, [sp], #16
  41520c:	ret
  415210:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  415214:	ldr	x0, [x8, #2784]
  415218:	cbz	x0, 41522c <_Znwm@@Base+0x40>
  41521c:	bl	415240 <_Znwm@@Base+0x54>
  415220:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  415224:	add	x0, x0, #0x79c
  415228:	bl	415240 <_Znwm@@Base+0x54>
  41522c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x6d78>
  415230:	add	x0, x0, #0x9d9
  415234:	bl	415240 <_Znwm@@Base+0x54>
  415238:	mov	w0, #0xffffffff            	// #-1
  41523c:	bl	401a30 <_exit@plt>
  415240:	stp	x29, x30, [sp, #-32]!
  415244:	str	x19, [sp, #16]
  415248:	mov	x29, sp
  41524c:	mov	x19, x0
  415250:	bl	401950 <strlen@plt>
  415254:	mov	x2, x0
  415258:	mov	w0, #0x2                   	// #2
  41525c:	mov	x1, x19
  415260:	bl	401c10 <write@plt>
  415264:	ldr	x19, [sp, #16]
  415268:	ldp	x29, x30, [sp], #32
  41526c:	ret

0000000000415270 <_ZdlPv@@Base>:
  415270:	cbz	x0, 415284 <_ZdlPv@@Base+0x14>
  415274:	stp	x29, x30, [sp, #-16]!
  415278:	mov	x29, sp
  41527c:	bl	4019d0 <free@plt>
  415280:	ldp	x29, x30, [sp], #16
  415284:	ret

0000000000415288 <_ZdlPvm@@Base>:
  415288:	cbz	x0, 41529c <_ZdlPvm@@Base+0x14>
  41528c:	stp	x29, x30, [sp, #-16]!
  415290:	mov	x29, sp
  415294:	bl	4019d0 <free@plt>
  415298:	ldp	x29, x30, [sp], #16
  41529c:	ret
  4152a0:	stp	x29, x30, [sp, #-32]!
  4152a4:	str	x19, [sp, #16]
  4152a8:	mov	x29, sp
  4152ac:	cmp	x0, #0x0
  4152b0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  4152b4:	mov	x19, x0
  4152b8:	cset	w0, ne  // ne = any
  4152bc:	add	x2, x2, #0x9e8
  4152c0:	mov	w1, #0x1b                  	// #27
  4152c4:	bl	40504c <sqrt@plt+0x331c>
  4152c8:	ldrb	w9, [x19]
  4152cc:	cbz	w9, 415300 <_ZdlPvm@@Base+0x78>
  4152d0:	mov	x0, xzr
  4152d4:	add	x8, x19, #0x1
  4152d8:	lsl	x10, x0, #4
  4152dc:	add	x10, x10, w9, uxtb
  4152e0:	ldrb	w9, [x8], #1
  4152e4:	and	x11, x10, #0xf0000000
  4152e8:	and	x12, x10, #0xffffffff0fffffff
  4152ec:	eor	x11, x12, x11, lsr #24
  4152f0:	tst	x10, #0xf0000000
  4152f4:	csel	x0, x10, x11, eq  // eq = none
  4152f8:	cbnz	w9, 4152d8 <_ZdlPvm@@Base+0x50>
  4152fc:	b	415304 <_ZdlPvm@@Base+0x7c>
  415300:	mov	x0, xzr
  415304:	ldr	x19, [sp, #16]
  415308:	ldp	x29, x30, [sp], #32
  41530c:	ret
  415310:	stp	x29, x30, [sp, #-48]!
  415314:	stp	x22, x21, [sp, #16]
  415318:	stp	x20, x19, [sp, #32]
  41531c:	mov	x29, sp
  415320:	cmp	w0, #0x65
  415324:	b.cs	41533c <_ZdlPvm@@Base+0xb4>  // b.hs, b.nlast
  415328:	mov	w0, #0x65                  	// #101
  41532c:	ldp	x20, x19, [sp, #32]
  415330:	ldp	x22, x21, [sp, #16]
  415334:	ldp	x29, x30, [sp], #48
  415338:	ret
  41533c:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x6d78>
  415340:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x6d78>
  415344:	adrp	x21, 433000 <stderr@@GLIBC_2.17+0x2648>
  415348:	mov	w19, w0
  41534c:	mov	w0, #0x65                  	// #101
  415350:	add	x22, x22, #0xa20
  415354:	add	x20, x20, #0xa05
  415358:	add	x21, x21, #0xa58
  41535c:	b	41536c <_ZdlPvm@@Base+0xe4>
  415360:	ldr	w0, [x22], #4
  415364:	cmp	w0, w19
  415368:	b.hi	41532c <_ZdlPvm@@Base+0xa4>  // b.pmore
  41536c:	cbnz	w0, 415360 <_ZdlPvm@@Base+0xd8>
  415370:	mov	x0, x20
  415374:	mov	x1, x21
  415378:	mov	x2, x21
  41537c:	mov	x3, x21
  415380:	bl	414098 <sqrt@plt+0x12368>
  415384:	b	415360 <_ZdlPvm@@Base+0xd8>
  415388:	stp	xzr, xzr, [x0]
  41538c:	ret
  415390:	stp	x29, x30, [sp, #-48]!
  415394:	str	x21, [sp, #16]
  415398:	stp	x20, x19, [sp, #32]
  41539c:	mov	x29, sp
  4153a0:	mov	w20, w2
  4153a4:	str	w2, [x0, #8]
  4153a8:	mvn	w8, w2
  4153ac:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  4153b0:	mov	x19, x1
  4153b4:	mov	x21, x0
  4153b8:	lsr	w0, w8, #31
  4153bc:	add	x2, x2, #0xa74
  4153c0:	mov	w1, #0x57                  	// #87
  4153c4:	bl	40504c <sqrt@plt+0x331c>
  4153c8:	add	x1, x21, #0xc
  4153cc:	mov	w0, w20
  4153d0:	bl	4153f8 <_ZdlPvm@@Base+0x170>
  4153d4:	str	x0, [x21]
  4153d8:	cbz	w20, 4153e8 <_ZdlPvm@@Base+0x160>
  4153dc:	sxtw	x2, w20
  4153e0:	mov	x1, x19
  4153e4:	bl	4018f0 <memcpy@plt>
  4153e8:	ldp	x20, x19, [sp, #32]
  4153ec:	ldr	x21, [sp, #16]
  4153f0:	ldp	x29, x30, [sp], #48
  4153f4:	ret
  4153f8:	stp	x29, x30, [sp, #-16]!
  4153fc:	mov	x29, sp
  415400:	cbz	w0, 41541c <_ZdlPvm@@Base+0x194>
  415404:	lsl	w8, w0, #1
  415408:	sxtw	x0, w8
  41540c:	str	w8, [x1]
  415410:	bl	4018d0 <_Znam@plt>
  415414:	ldp	x29, x30, [sp], #16
  415418:	ret
  41541c:	mov	x0, xzr
  415420:	str	wzr, [x1]
  415424:	ldp	x29, x30, [sp], #16
  415428:	ret
  41542c:	stp	x29, x30, [sp, #-32]!
  415430:	stp	x20, x19, [sp, #16]
  415434:	mov	x29, sp
  415438:	mov	x20, x0
  41543c:	cbz	x1, 415470 <_ZdlPvm@@Base+0x1e8>
  415440:	mov	x0, x1
  415444:	mov	x19, x1
  415448:	bl	401950 <strlen@plt>
  41544c:	add	x1, x20, #0xc
  415450:	str	w0, [x20, #8]
  415454:	bl	4153f8 <_ZdlPvm@@Base+0x170>
  415458:	ldrsw	x2, [x20, #8]
  41545c:	str	x0, [x20]
  415460:	cbz	w2, 415474 <_ZdlPvm@@Base+0x1ec>
  415464:	mov	x1, x19
  415468:	bl	4018f0 <memcpy@plt>
  41546c:	b	415474 <_ZdlPvm@@Base+0x1ec>
  415470:	stp	xzr, xzr, [x20]
  415474:	ldp	x20, x19, [sp, #16]
  415478:	ldp	x29, x30, [sp], #32
  41547c:	ret
  415480:	stp	x29, x30, [sp, #-32]!
  415484:	stp	x20, x19, [sp, #16]
  415488:	mov	x29, sp
  41548c:	mov	w8, #0x1                   	// #1
  415490:	mov	w19, w1
  415494:	mov	x20, x0
  415498:	str	w8, [x0, #8]
  41549c:	add	x1, x0, #0xc
  4154a0:	mov	w0, #0x1                   	// #1
  4154a4:	bl	4153f8 <_ZdlPvm@@Base+0x170>
  4154a8:	str	x0, [x20]
  4154ac:	strb	w19, [x0]
  4154b0:	ldp	x20, x19, [sp, #16]
  4154b4:	ldp	x29, x30, [sp], #32
  4154b8:	ret
  4154bc:	stp	x29, x30, [sp, #-32]!
  4154c0:	stp	x20, x19, [sp, #16]
  4154c4:	mov	x29, sp
  4154c8:	mov	x20, x0
  4154cc:	ldr	w0, [x1, #8]
  4154d0:	mov	x19, x1
  4154d4:	add	x1, x20, #0xc
  4154d8:	str	w0, [x20, #8]
  4154dc:	bl	4153f8 <_ZdlPvm@@Base+0x170>
  4154e0:	ldrsw	x2, [x20, #8]
  4154e4:	str	x0, [x20]
  4154e8:	cbz	w2, 4154f4 <_ZdlPvm@@Base+0x26c>
  4154ec:	ldr	x1, [x19]
  4154f0:	bl	4018f0 <memcpy@plt>
  4154f4:	ldp	x20, x19, [sp, #16]
  4154f8:	ldp	x29, x30, [sp], #32
  4154fc:	ret
  415500:	stp	x29, x30, [sp, #-16]!
  415504:	mov	x29, sp
  415508:	ldr	x0, [x0]
  41550c:	bl	415518 <_ZdlPvm@@Base+0x290>
  415510:	ldp	x29, x30, [sp], #16
  415514:	ret
  415518:	cbz	x0, 41552c <_ZdlPvm@@Base+0x2a4>
  41551c:	stp	x29, x30, [sp, #-16]!
  415520:	mov	x29, sp
  415524:	bl	401ba0 <_ZdaPv@plt>
  415528:	ldp	x29, x30, [sp], #16
  41552c:	ret
  415530:	stp	x29, x30, [sp, #-32]!
  415534:	stp	x20, x19, [sp, #16]
  415538:	mov	x29, sp
  41553c:	mov	x19, x0
  415540:	mov	x20, x1
  415544:	mov	x3, x19
  415548:	ldr	x0, [x0]
  41554c:	ldr	w1, [x3, #12]!
  415550:	ldr	w2, [x20, #8]
  415554:	bl	415580 <_ZdlPvm@@Base+0x2f8>
  415558:	str	x0, [x19]
  41555c:	ldrsw	x2, [x20, #8]
  415560:	str	w2, [x19, #8]
  415564:	cbz	w2, 415570 <_ZdlPvm@@Base+0x2e8>
  415568:	ldr	x1, [x20]
  41556c:	bl	4018f0 <memcpy@plt>
  415570:	mov	x0, x19
  415574:	ldp	x20, x19, [sp, #16]
  415578:	ldp	x29, x30, [sp], #32
  41557c:	ret
  415580:	stp	x29, x30, [sp, #-32]!
  415584:	stp	x20, x19, [sp, #16]
  415588:	mov	x29, sp
  41558c:	mov	x19, x3
  415590:	cmp	w1, w2
  415594:	b.ge	4155bc <_ZdlPvm@@Base+0x334>  // b.tcont
  415598:	mov	w20, w2
  41559c:	cbz	x0, 4155a4 <_ZdlPvm@@Base+0x31c>
  4155a0:	bl	401ba0 <_ZdaPv@plt>
  4155a4:	cbz	w20, 4155c4 <_ZdlPvm@@Base+0x33c>
  4155a8:	lsl	w8, w20, #1
  4155ac:	sxtw	x0, w8
  4155b0:	str	w8, [x19]
  4155b4:	bl	4018d0 <_Znam@plt>
  4155b8:	b	4155cc <_ZdlPvm@@Base+0x344>
  4155bc:	str	w1, [x19]
  4155c0:	b	4155cc <_ZdlPvm@@Base+0x344>
  4155c4:	mov	x0, xzr
  4155c8:	str	wzr, [x19]
  4155cc:	ldp	x20, x19, [sp, #16]
  4155d0:	ldp	x29, x30, [sp], #32
  4155d4:	ret
  4155d8:	stp	x29, x30, [sp, #-48]!
  4155dc:	str	x21, [sp, #16]
  4155e0:	stp	x20, x19, [sp, #32]
  4155e4:	mov	x29, sp
  4155e8:	mov	x19, x0
  4155ec:	cbz	x1, 415634 <_ZdlPvm@@Base+0x3ac>
  4155f0:	mov	x0, x1
  4155f4:	mov	x20, x1
  4155f8:	bl	401950 <strlen@plt>
  4155fc:	ldr	x8, [x19]
  415600:	mov	x3, x19
  415604:	ldr	w1, [x3, #12]!
  415608:	mov	x21, x0
  41560c:	mov	x0, x8
  415610:	mov	w2, w21
  415614:	bl	415580 <_ZdlPvm@@Base+0x2f8>
  415618:	str	x0, [x19]
  41561c:	str	w21, [x19, #8]
  415620:	cbz	w21, 415640 <_ZdlPvm@@Base+0x3b8>
  415624:	sxtw	x2, w21
  415628:	mov	x1, x20
  41562c:	bl	4018f0 <memcpy@plt>
  415630:	b	415640 <_ZdlPvm@@Base+0x3b8>
  415634:	ldr	x0, [x19]
  415638:	bl	415518 <_ZdlPvm@@Base+0x290>
  41563c:	stp	xzr, xzr, [x19]
  415640:	mov	x0, x19
  415644:	ldp	x20, x19, [sp, #32]
  415648:	ldr	x21, [sp, #16]
  41564c:	ldp	x29, x30, [sp], #48
  415650:	ret
  415654:	stp	x29, x30, [sp, #-48]!
  415658:	str	x21, [sp, #16]
  41565c:	stp	x20, x19, [sp, #32]
  415660:	mov	x29, sp
  415664:	mov	x19, x0
  415668:	mov	x3, x19
  41566c:	ldr	x0, [x0]
  415670:	ldr	w8, [x3, #12]!
  415674:	mov	w20, w1
  415678:	mov	w2, #0x1                   	// #1
  41567c:	mov	w21, #0x1                   	// #1
  415680:	mov	w1, w8
  415684:	bl	415580 <_ZdlPvm@@Base+0x2f8>
  415688:	str	x0, [x19]
  41568c:	str	w21, [x19, #8]
  415690:	strb	w20, [x0]
  415694:	mov	x0, x19
  415698:	ldp	x20, x19, [sp, #32]
  41569c:	ldr	x21, [sp, #16]
  4156a0:	ldp	x29, x30, [sp], #48
  4156a4:	ret
  4156a8:	stp	x29, x30, [sp, #-32]!
  4156ac:	stp	x20, x19, [sp, #16]
  4156b0:	mov	x19, x0
  4156b4:	ldr	x0, [x0]
  4156b8:	mov	x29, sp
  4156bc:	mov	x20, x1
  4156c0:	bl	415518 <_ZdlPvm@@Base+0x290>
  4156c4:	ldr	x8, [x20]
  4156c8:	str	x8, [x19]
  4156cc:	ldr	w8, [x20, #8]
  4156d0:	str	w8, [x19, #8]
  4156d4:	ldr	w8, [x20, #12]
  4156d8:	str	w8, [x19, #12]
  4156dc:	stp	xzr, xzr, [x20]
  4156e0:	ldp	x20, x19, [sp, #16]
  4156e4:	ldp	x29, x30, [sp], #32
  4156e8:	ret
  4156ec:	stp	x29, x30, [sp, #-32]!
  4156f0:	str	x19, [sp, #16]
  4156f4:	mov	x29, sp
  4156f8:	mov	x19, x0
  4156fc:	mov	x4, x19
  415700:	ldr	x0, [x0]
  415704:	ldr	w1, [x4, #12]!
  415708:	ldr	w2, [x19, #8]
  41570c:	add	w3, w2, #0x1
  415710:	bl	415724 <_ZdlPvm@@Base+0x49c>
  415714:	str	x0, [x19]
  415718:	ldr	x19, [sp, #16]
  41571c:	ldp	x29, x30, [sp], #32
  415720:	ret
  415724:	stp	x29, x30, [sp, #-48]!
  415728:	stp	x22, x21, [sp, #16]
  41572c:	stp	x20, x19, [sp, #32]
  415730:	mov	x29, sp
  415734:	mov	x21, x4
  415738:	cmp	w1, w3
  41573c:	mov	x19, x0
  415740:	b.ge	415794 <_ZdlPvm@@Base+0x50c>  // b.tcont
  415744:	mov	w22, w3
  415748:	cbz	w3, 41579c <_ZdlPvm@@Base+0x514>
  41574c:	lsl	w8, w22, #1
  415750:	sxtw	x0, w8
  415754:	mov	w20, w2
  415758:	str	w8, [x21]
  41575c:	bl	4018d0 <_Znam@plt>
  415760:	mov	x21, x0
  415764:	cbz	w20, 415780 <_ZdlPvm@@Base+0x4f8>
  415768:	cmp	w20, w22
  41576c:	b.ge	415780 <_ZdlPvm@@Base+0x4f8>  // b.tcont
  415770:	sxtw	x2, w20
  415774:	mov	x0, x21
  415778:	mov	x1, x19
  41577c:	bl	4018f0 <memcpy@plt>
  415780:	cbz	x19, 41578c <_ZdlPvm@@Base+0x504>
  415784:	mov	x0, x19
  415788:	bl	401ba0 <_ZdaPv@plt>
  41578c:	mov	x19, x21
  415790:	b	4157b0 <_ZdlPvm@@Base+0x528>
  415794:	str	w1, [x21]
  415798:	b	4157b0 <_ZdlPvm@@Base+0x528>
  41579c:	cbz	x19, 4157a8 <_ZdlPvm@@Base+0x520>
  4157a0:	mov	x0, x19
  4157a4:	bl	401ba0 <_ZdaPv@plt>
  4157a8:	mov	x19, xzr
  4157ac:	str	wzr, [x21]
  4157b0:	mov	x0, x19
  4157b4:	ldp	x20, x19, [sp, #32]
  4157b8:	ldp	x22, x21, [sp, #16]
  4157bc:	ldp	x29, x30, [sp], #48
  4157c0:	ret
  4157c4:	stp	x29, x30, [sp, #-48]!
  4157c8:	stp	x22, x21, [sp, #16]
  4157cc:	stp	x20, x19, [sp, #32]
  4157d0:	mov	x29, sp
  4157d4:	mov	x19, x0
  4157d8:	cbz	x1, 415830 <_ZdlPvm@@Base+0x5a8>
  4157dc:	mov	x0, x1
  4157e0:	mov	x20, x1
  4157e4:	bl	401950 <strlen@plt>
  4157e8:	mov	x4, x19
  4157ec:	ldr	w1, [x4, #12]!
  4157f0:	mov	x22, x0
  4157f4:	ldur	w2, [x4, #-4]
  4157f8:	add	w21, w2, w22
  4157fc:	cmp	w21, w1
  415800:	b.le	415814 <_ZdlPvm@@Base+0x58c>
  415804:	ldr	x0, [x19]
  415808:	mov	w3, w21
  41580c:	bl	415724 <_ZdlPvm@@Base+0x49c>
  415810:	str	x0, [x19]
  415814:	ldr	x8, [x19]
  415818:	ldrsw	x9, [x19, #8]
  41581c:	sxtw	x2, w22
  415820:	mov	x1, x20
  415824:	add	x0, x8, x9
  415828:	bl	4018f0 <memcpy@plt>
  41582c:	str	w21, [x19, #8]
  415830:	mov	x0, x19
  415834:	ldp	x20, x19, [sp, #32]
  415838:	ldp	x22, x21, [sp, #16]
  41583c:	ldp	x29, x30, [sp], #48
  415840:	ret
  415844:	stp	x29, x30, [sp, #-48]!
  415848:	str	x21, [sp, #16]
  41584c:	stp	x20, x19, [sp, #32]
  415850:	mov	x29, sp
  415854:	ldr	w8, [x1, #8]
  415858:	mov	x19, x0
  41585c:	cbz	w8, 4158a8 <_ZdlPvm@@Base+0x620>
  415860:	mov	x4, x19
  415864:	mov	x20, x1
  415868:	ldr	w1, [x4, #12]!
  41586c:	ldur	w2, [x4, #-4]
  415870:	add	w21, w2, w8
  415874:	cmp	w21, w1
  415878:	b.le	41588c <_ZdlPvm@@Base+0x604>
  41587c:	ldr	x0, [x19]
  415880:	mov	w3, w21
  415884:	bl	415724 <_ZdlPvm@@Base+0x49c>
  415888:	str	x0, [x19]
  41588c:	ldr	x8, [x19]
  415890:	ldrsw	x9, [x19, #8]
  415894:	ldr	x1, [x20]
  415898:	ldrsw	x2, [x20, #8]
  41589c:	add	x0, x8, x9
  4158a0:	bl	4018f0 <memcpy@plt>
  4158a4:	str	w21, [x19, #8]
  4158a8:	mov	x0, x19
  4158ac:	ldp	x20, x19, [sp, #32]
  4158b0:	ldr	x21, [sp, #16]
  4158b4:	ldp	x29, x30, [sp], #48
  4158b8:	ret
  4158bc:	cmp	w2, #0x1
  4158c0:	b.lt	415930 <_ZdlPvm@@Base+0x6a8>  // b.tstop
  4158c4:	stp	x29, x30, [sp, #-48]!
  4158c8:	stp	x22, x21, [sp, #16]
  4158cc:	stp	x20, x19, [sp, #32]
  4158d0:	mov	x29, sp
  4158d4:	mov	x4, x0
  4158d8:	mov	x20, x1
  4158dc:	ldr	w1, [x4, #12]!
  4158e0:	mov	w21, w2
  4158e4:	mov	x19, x0
  4158e8:	ldur	w2, [x4, #-4]
  4158ec:	add	w22, w2, w21
  4158f0:	cmp	w22, w1
  4158f4:	b.le	415908 <_ZdlPvm@@Base+0x680>
  4158f8:	ldr	x0, [x19]
  4158fc:	mov	w3, w22
  415900:	bl	415724 <_ZdlPvm@@Base+0x49c>
  415904:	str	x0, [x19]
  415908:	ldr	x8, [x19]
  41590c:	ldrsw	x9, [x19, #8]
  415910:	sxtw	x2, w21
  415914:	mov	x1, x20
  415918:	add	x0, x8, x9
  41591c:	bl	4018f0 <memcpy@plt>
  415920:	str	w22, [x19, #8]
  415924:	ldp	x20, x19, [sp, #32]
  415928:	ldp	x22, x21, [sp, #16]
  41592c:	ldp	x29, x30, [sp], #48
  415930:	ret
  415934:	stp	x29, x30, [sp, #-64]!
  415938:	stp	x24, x23, [sp, #16]
  41593c:	stp	x22, x21, [sp, #32]
  415940:	stp	x20, x19, [sp, #48]
  415944:	mov	x29, sp
  415948:	orr	w8, w4, w2
  41594c:	mov	w22, w2
  415950:	mvn	w8, w8
  415954:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  415958:	mov	x21, x1
  41595c:	mov	x23, x0
  415960:	lsr	w0, w8, #31
  415964:	add	x2, x2, #0xa74
  415968:	mov	w1, #0xd7                  	// #215
  41596c:	mov	w20, w4
  415970:	mov	x19, x3
  415974:	bl	40504c <sqrt@plt+0x331c>
  415978:	adds	w0, w20, w22
  41597c:	str	w0, [x23, #8]
  415980:	b.eq	4159bc <_ZdlPvm@@Base+0x734>  // b.none
  415984:	add	x1, x23, #0xc
  415988:	bl	4153f8 <_ZdlPvm@@Base+0x170>
  41598c:	mov	x24, x0
  415990:	str	x0, [x23]
  415994:	cbz	w22, 4159c8 <_ZdlPvm@@Base+0x740>
  415998:	sxtw	x22, w22
  41599c:	mov	x0, x24
  4159a0:	mov	x1, x21
  4159a4:	mov	x2, x22
  4159a8:	bl	4018f0 <memcpy@plt>
  4159ac:	cbz	w20, 4159d8 <_ZdlPvm@@Base+0x750>
  4159b0:	add	x0, x24, x22
  4159b4:	sxtw	x2, w20
  4159b8:	b	4159d0 <_ZdlPvm@@Base+0x748>
  4159bc:	str	wzr, [x23, #12]
  4159c0:	str	xzr, [x23]
  4159c4:	b	4159d8 <_ZdlPvm@@Base+0x750>
  4159c8:	sxtw	x2, w20
  4159cc:	mov	x0, x24
  4159d0:	mov	x1, x19
  4159d4:	bl	4018f0 <memcpy@plt>
  4159d8:	ldp	x20, x19, [sp, #48]
  4159dc:	ldp	x22, x21, [sp, #32]
  4159e0:	ldp	x24, x23, [sp, #16]
  4159e4:	ldp	x29, x30, [sp], #64
  4159e8:	ret
  4159ec:	stp	x29, x30, [sp, #-16]!
  4159f0:	ldrsw	x2, [x0, #8]
  4159f4:	ldrsw	x8, [x1, #8]
  4159f8:	mov	x29, sp
  4159fc:	cmp	w2, w8
  415a00:	b.le	415a24 <_ZdlPvm@@Base+0x79c>
  415a04:	cbz	w8, 415a44 <_ZdlPvm@@Base+0x7bc>
  415a08:	ldr	x0, [x0]
  415a0c:	ldr	x1, [x1]
  415a10:	mov	x2, x8
  415a14:	bl	4019b0 <memcmp@plt>
  415a18:	lsr	w0, w0, #31
  415a1c:	ldp	x29, x30, [sp], #16
  415a20:	ret
  415a24:	cbz	w2, 415a50 <_ZdlPvm@@Base+0x7c8>
  415a28:	ldr	x0, [x0]
  415a2c:	ldr	x1, [x1]
  415a30:	bl	4019b0 <memcmp@plt>
  415a34:	cmp	w0, #0x1
  415a38:	cset	w0, lt  // lt = tstop
  415a3c:	ldp	x29, x30, [sp], #16
  415a40:	ret
  415a44:	mov	w0, wzr
  415a48:	ldp	x29, x30, [sp], #16
  415a4c:	ret
  415a50:	mov	w0, #0x1                   	// #1
  415a54:	ldp	x29, x30, [sp], #16
  415a58:	ret
  415a5c:	stp	x29, x30, [sp, #-16]!
  415a60:	ldrsw	x2, [x0, #8]
  415a64:	ldrsw	x8, [x1, #8]
  415a68:	mov	x29, sp
  415a6c:	cmp	w2, w8
  415a70:	b.ge	415a94 <_ZdlPvm@@Base+0x80c>  // b.tcont
  415a74:	cbz	w2, 415ab4 <_ZdlPvm@@Base+0x82c>
  415a78:	ldr	x0, [x0]
  415a7c:	ldr	x1, [x1]
  415a80:	bl	4019b0 <memcmp@plt>
  415a84:	cmp	w0, #0x1
  415a88:	cset	w0, lt  // lt = tstop
  415a8c:	ldp	x29, x30, [sp], #16
  415a90:	ret
  415a94:	cbz	w8, 415ac0 <_ZdlPvm@@Base+0x838>
  415a98:	ldr	x0, [x0]
  415a9c:	ldr	x1, [x1]
  415aa0:	mov	x2, x8
  415aa4:	bl	4019b0 <memcmp@plt>
  415aa8:	lsr	w0, w0, #31
  415aac:	ldp	x29, x30, [sp], #16
  415ab0:	ret
  415ab4:	mov	w0, #0x1                   	// #1
  415ab8:	ldp	x29, x30, [sp], #16
  415abc:	ret
  415ac0:	mov	w0, wzr
  415ac4:	ldp	x29, x30, [sp], #16
  415ac8:	ret
  415acc:	stp	x29, x30, [sp, #-16]!
  415ad0:	ldrsw	x2, [x0, #8]
  415ad4:	ldrsw	x8, [x1, #8]
  415ad8:	mov	x29, sp
  415adc:	cmp	w2, w8
  415ae0:	b.ge	415b04 <_ZdlPvm@@Base+0x87c>  // b.tcont
  415ae4:	cbz	w2, 415b28 <_ZdlPvm@@Base+0x8a0>
  415ae8:	ldr	x0, [x0]
  415aec:	ldr	x1, [x1]
  415af0:	bl	4019b0 <memcmp@plt>
  415af4:	cmp	w0, #0x0
  415af8:	cset	w0, gt
  415afc:	ldp	x29, x30, [sp], #16
  415b00:	ret
  415b04:	cbz	w8, 415b34 <_ZdlPvm@@Base+0x8ac>
  415b08:	ldr	x0, [x0]
  415b0c:	ldr	x1, [x1]
  415b10:	mov	x2, x8
  415b14:	bl	4019b0 <memcmp@plt>
  415b18:	mvn	w8, w0
  415b1c:	lsr	w0, w8, #31
  415b20:	ldp	x29, x30, [sp], #16
  415b24:	ret
  415b28:	mov	w0, wzr
  415b2c:	ldp	x29, x30, [sp], #16
  415b30:	ret
  415b34:	mov	w0, #0x1                   	// #1
  415b38:	ldp	x29, x30, [sp], #16
  415b3c:	ret
  415b40:	stp	x29, x30, [sp, #-16]!
  415b44:	ldrsw	x2, [x0, #8]
  415b48:	ldrsw	x8, [x1, #8]
  415b4c:	mov	x29, sp
  415b50:	cmp	w2, w8
  415b54:	b.le	415b7c <_ZdlPvm@@Base+0x8f4>
  415b58:	cbz	w8, 415b9c <_ZdlPvm@@Base+0x914>
  415b5c:	ldr	x0, [x0]
  415b60:	ldr	x1, [x1]
  415b64:	mov	x2, x8
  415b68:	bl	4019b0 <memcmp@plt>
  415b6c:	mvn	w8, w0
  415b70:	lsr	w0, w8, #31
  415b74:	ldp	x29, x30, [sp], #16
  415b78:	ret
  415b7c:	cbz	w2, 415ba8 <_ZdlPvm@@Base+0x920>
  415b80:	ldr	x0, [x0]
  415b84:	ldr	x1, [x1]
  415b88:	bl	4019b0 <memcmp@plt>
  415b8c:	cmp	w0, #0x0
  415b90:	cset	w0, gt
  415b94:	ldp	x29, x30, [sp], #16
  415b98:	ret
  415b9c:	mov	w0, #0x1                   	// #1
  415ba0:	ldp	x29, x30, [sp], #16
  415ba4:	ret
  415ba8:	mov	w0, wzr
  415bac:	ldp	x29, x30, [sp], #16
  415bb0:	ret
  415bb4:	stp	x29, x30, [sp, #-32]!
  415bb8:	stp	x20, x19, [sp, #16]
  415bbc:	mov	x29, sp
  415bc0:	mvn	w8, w1
  415bc4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x6d78>
  415bc8:	mov	w19, w1
  415bcc:	mov	x20, x0
  415bd0:	lsr	w0, w8, #31
  415bd4:	add	x2, x2, #0xa74
  415bd8:	mov	w1, #0x107                 	// #263
  415bdc:	bl	40504c <sqrt@plt+0x331c>
  415be0:	mov	x4, x20
  415be4:	ldr	w1, [x4, #12]!
  415be8:	cmp	w1, w19
  415bec:	b.ge	415c04 <_ZdlPvm@@Base+0x97c>  // b.tcont
  415bf0:	ldr	x0, [x20]
  415bf4:	ldr	w2, [x20, #8]
  415bf8:	mov	w3, w19
  415bfc:	bl	415724 <_ZdlPvm@@Base+0x49c>
  415c00:	str	x0, [x20]
  415c04:	str	w19, [x20, #8]
  415c08:	ldp	x20, x19, [sp, #16]
  415c0c:	ldp	x29, x30, [sp], #32
  415c10:	ret
  415c14:	str	wzr, [x0, #8]
  415c18:	ret
  415c1c:	stp	x29, x30, [sp, #-32]!
  415c20:	str	x19, [sp, #16]
  415c24:	mov	x19, x0
  415c28:	ldr	x0, [x0]
  415c2c:	mov	x29, sp
  415c30:	cbz	x0, 415c40 <_ZdlPvm@@Base+0x9b8>
  415c34:	ldrsw	x2, [x19, #8]
  415c38:	and	w1, w1, #0xff
  415c3c:	bl	401ad0 <memchr@plt>
  415c40:	cbz	x0, 415c50 <_ZdlPvm@@Base+0x9c8>
  415c44:	ldr	w8, [x19]
  415c48:	sub	w0, w0, w8
  415c4c:	b	415c54 <_ZdlPvm@@Base+0x9cc>
  415c50:	mov	w0, #0xffffffff            	// #-1
  415c54:	ldr	x19, [sp, #16]
  415c58:	ldp	x29, x30, [sp], #32
  415c5c:	ret
  415c60:	stp	x29, x30, [sp, #-32]!
  415c64:	stp	x20, x19, [sp, #16]
  415c68:	ldr	w19, [x0, #8]
  415c6c:	ldr	x20, [x0]
  415c70:	mov	x29, sp
  415c74:	cmp	w19, #0x1
  415c78:	b.lt	415ca0 <_ZdlPvm@@Base+0xa18>  // b.tstop
  415c7c:	mov	w8, wzr
  415c80:	mov	x9, x19
  415c84:	mov	x10, x20
  415c88:	ldrb	w11, [x10], #1
  415c8c:	cmp	w11, #0x0
  415c90:	cinc	w8, w8, eq  // eq = none
  415c94:	subs	x9, x9, #0x1
  415c98:	b.ne	415c88 <_ZdlPvm@@Base+0xa00>  // b.any
  415c9c:	b	415ca4 <_ZdlPvm@@Base+0xa1c>
  415ca0:	mov	w8, wzr
  415ca4:	sub	w8, w19, w8
  415ca8:	add	w8, w8, #0x1
  415cac:	sxtw	x0, w8
  415cb0:	bl	401c20 <malloc@plt>
  415cb4:	cmp	w19, #0x1
  415cb8:	mov	x8, x0
  415cbc:	b.lt	415ce4 <_ZdlPvm@@Base+0xa5c>  // b.tstop
  415cc0:	mov	x8, x0
  415cc4:	b	415cd4 <_ZdlPvm@@Base+0xa4c>
  415cc8:	subs	x19, x19, #0x1
  415ccc:	add	x20, x20, #0x1
  415cd0:	b.eq	415ce4 <_ZdlPvm@@Base+0xa5c>  // b.none
  415cd4:	ldrb	w9, [x20]
  415cd8:	cbz	w9, 415cc8 <_ZdlPvm@@Base+0xa40>
  415cdc:	strb	w9, [x8], #1
  415ce0:	b	415cc8 <_ZdlPvm@@Base+0xa40>
  415ce4:	ldp	x20, x19, [sp, #16]
  415ce8:	strb	wzr, [x8]
  415cec:	ldp	x29, x30, [sp], #32
  415cf0:	ret
  415cf4:	stp	x29, x30, [sp, #-64]!
  415cf8:	str	x23, [sp, #16]
  415cfc:	stp	x22, x21, [sp, #32]
  415d00:	stp	x20, x19, [sp, #48]
  415d04:	mov	x29, sp
  415d08:	ldrsw	x8, [x0, #8]
  415d0c:	mov	x19, x0
  415d10:	mov	x10, x8
  415d14:	mov	x9, x10
  415d18:	subs	x10, x10, #0x1
  415d1c:	b.lt	415d34 <_ZdlPvm@@Base+0xaac>  // b.tstop
  415d20:	ldr	x11, [x19]
  415d24:	add	x11, x11, x9
  415d28:	ldurb	w11, [x11, #-1]
  415d2c:	cmp	w11, #0x20
  415d30:	b.eq	415d14 <_ZdlPvm@@Base+0xa8c>  // b.none
  415d34:	ldr	x20, [x19]
  415d38:	cmp	w9, #0x2
  415d3c:	sub	w9, w9, #0x1
  415d40:	b.lt	415d68 <_ZdlPvm@@Base+0xae0>  // b.tstop
  415d44:	ldrb	w10, [x20]
  415d48:	mov	x21, x20
  415d4c:	cmp	w10, #0x20
  415d50:	b.ne	415d6c <_ZdlPvm@@Base+0xae4>  // b.any
  415d54:	ldrb	w10, [x21, #1]!
  415d58:	sub	w9, w9, #0x1
  415d5c:	cmp	w10, #0x20
  415d60:	b.eq	415d54 <_ZdlPvm@@Base+0xacc>  // b.none
  415d64:	b	415d6c <_ZdlPvm@@Base+0xae4>
  415d68:	mov	x21, x20
  415d6c:	sub	w8, w8, #0x1
  415d70:	cmp	w8, w9
  415d74:	b.eq	415dc8 <_ZdlPvm@@Base+0xb40>  // b.none
  415d78:	tbnz	w9, #31, 415db0 <_ZdlPvm@@Base+0xb28>
  415d7c:	ldrsw	x0, [x19, #12]
  415d80:	add	w23, w9, #0x1
  415d84:	str	w23, [x19, #8]
  415d88:	bl	4018d0 <_Znam@plt>
  415d8c:	sxtw	x2, w23
  415d90:	mov	x1, x21
  415d94:	mov	x22, x0
  415d98:	bl	4018f0 <memcpy@plt>
  415d9c:	cbz	x20, 415da8 <_ZdlPvm@@Base+0xb20>
  415da0:	mov	x0, x20
  415da4:	bl	401ba0 <_ZdaPv@plt>
  415da8:	str	x22, [x19]
  415dac:	b	415dc8 <_ZdlPvm@@Base+0xb40>
  415db0:	str	wzr, [x19, #8]
  415db4:	cbz	x20, 415dc8 <_ZdlPvm@@Base+0xb40>
  415db8:	mov	x0, x20
  415dbc:	bl	401ba0 <_ZdaPv@plt>
  415dc0:	str	xzr, [x19]
  415dc4:	str	wzr, [x19, #12]
  415dc8:	ldp	x20, x19, [sp, #48]
  415dcc:	ldp	x22, x21, [sp, #32]
  415dd0:	ldr	x23, [sp, #16]
  415dd4:	ldp	x29, x30, [sp], #64
  415dd8:	ret
  415ddc:	stp	x29, x30, [sp, #-48]!
  415de0:	str	x21, [sp, #16]
  415de4:	stp	x20, x19, [sp, #32]
  415de8:	mov	x29, sp
  415dec:	mov	x19, x1
  415df0:	mov	x20, x0
  415df4:	bl	408fa4 <sqrt@plt+0x7274>
  415df8:	mov	w21, w0
  415dfc:	mov	x0, x20
  415e00:	bl	4050bc <sqrt@plt+0x338c>
  415e04:	cmp	w21, #0x1
  415e08:	b.lt	415e28 <_ZdlPvm@@Base+0xba0>  // b.tstop
  415e0c:	mov	x20, x0
  415e10:	mov	w21, w21
  415e14:	ldrb	w0, [x20], #1
  415e18:	mov	x1, x19
  415e1c:	bl	401970 <putc@plt>
  415e20:	subs	x21, x21, #0x1
  415e24:	b.ne	415e14 <_ZdlPvm@@Base+0xb8c>  // b.any
  415e28:	ldp	x20, x19, [sp, #32]
  415e2c:	ldr	x21, [sp, #16]
  415e30:	ldp	x29, x30, [sp], #48
  415e34:	ret
  415e38:	stp	x29, x30, [sp, #-32]!
  415e3c:	stp	x20, x19, [sp, #16]
  415e40:	mov	x29, sp
  415e44:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  415e48:	add	x20, x20, #0xae8
  415e4c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x6d78>
  415e50:	mov	w2, w0
  415e54:	add	x1, x1, #0xa91
  415e58:	mov	x0, x20
  415e5c:	mov	x19, x8
  415e60:	bl	401a70 <sprintf@plt>
  415e64:	mov	x0, x19
  415e68:	mov	x1, x20
  415e6c:	bl	41542c <_ZdlPvm@@Base+0x1a4>
  415e70:	ldp	x20, x19, [sp, #16]
  415e74:	ldp	x29, x30, [sp], #32
  415e78:	ret
  415e7c:	cbz	x0, 415eac <_ZdlPvm@@Base+0xc24>
  415e80:	stp	x29, x30, [sp, #-32]!
  415e84:	str	x19, [sp, #16]
  415e88:	mov	x29, sp
  415e8c:	mov	x19, x0
  415e90:	bl	401950 <strlen@plt>
  415e94:	add	x0, x0, #0x1
  415e98:	bl	401c20 <malloc@plt>
  415e9c:	mov	x1, x19
  415ea0:	bl	401a60 <strcpy@plt>
  415ea4:	ldr	x19, [sp, #16]
  415ea8:	ldp	x29, x30, [sp], #32
  415eac:	ret
  415eb0:	stp	x29, x30, [sp, #-32]!
  415eb4:	stp	x20, x19, [sp, #16]
  415eb8:	mov	x29, sp
  415ebc:	adrp	x20, 433000 <stderr@@GLIBC_2.17+0x2648>
  415ec0:	ldr	x8, [x20, #2664]
  415ec4:	mov	x19, x0
  415ec8:	cbz	x8, 415edc <_ZdlPvm@@Base+0xc54>
  415ecc:	mov	x0, x8
  415ed0:	mov	x1, x19
  415ed4:	bl	401bf0 <strcmp@plt>
  415ed8:	cbz	w0, 415ee8 <_ZdlPvm@@Base+0xc60>
  415edc:	mov	x0, x19
  415ee0:	bl	415e7c <_ZdlPvm@@Base+0xbf4>
  415ee4:	str	x0, [x20, #2664]
  415ee8:	ldp	x20, x19, [sp, #16]
  415eec:	ldp	x29, x30, [sp], #32
  415ef0:	ret
  415ef4:	adrp	x8, 433000 <stderr@@GLIBC_2.17+0x2648>
  415ef8:	str	w0, [x8, #2780]
  415efc:	ret
  415f00:	stp	x29, x30, [sp, #-64]!
  415f04:	mov	x29, sp
  415f08:	stp	x19, x20, [sp, #16]
  415f0c:	adrp	x20, 42f000 <_ZdlPvm@@Base+0x19d78>
  415f10:	add	x20, x20, #0xd10
  415f14:	stp	x21, x22, [sp, #32]
  415f18:	adrp	x21, 42f000 <_ZdlPvm@@Base+0x19d78>
  415f1c:	add	x21, x21, #0xcc0
  415f20:	sub	x20, x20, x21
  415f24:	mov	w22, w0
  415f28:	stp	x23, x24, [sp, #48]
  415f2c:	mov	x23, x1
  415f30:	mov	x24, x2
  415f34:	bl	401890 <_Znam@plt-0x40>
  415f38:	cmp	xzr, x20, asr #3
  415f3c:	b.eq	415f68 <_ZdlPvm@@Base+0xce0>  // b.none
  415f40:	asr	x20, x20, #3
  415f44:	mov	x19, #0x0                   	// #0
  415f48:	ldr	x3, [x21, x19, lsl #3]
  415f4c:	mov	x2, x24
  415f50:	add	x19, x19, #0x1
  415f54:	mov	x1, x23
  415f58:	mov	w0, w22
  415f5c:	blr	x3
  415f60:	cmp	x20, x19
  415f64:	b.ne	415f48 <_ZdlPvm@@Base+0xcc0>  // b.any
  415f68:	ldp	x19, x20, [sp, #16]
  415f6c:	ldp	x21, x22, [sp, #32]
  415f70:	ldp	x23, x24, [sp, #48]
  415f74:	ldp	x29, x30, [sp], #64
  415f78:	ret
  415f7c:	nop
  415f80:	ret

Disassembly of section .fini:

0000000000415f84 <.fini>:
  415f84:	stp	x29, x30, [sp, #-16]!
  415f88:	mov	x29, sp
  415f8c:	ldp	x29, x30, [sp], #16
  415f90:	ret
