{
  "design": {
    "design_info": {
      "boundary_crc": "0x839102F4839102F4",
      "device": "xc7a100tcsg324-1",
      "name": "fullAdder1B",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_and2_2": "",
      "xup_xor2_0": "",
      "xup_xor2_1": "",
      "xup_or3_0": ""
    },
    "ports": {
      "a": {
        "direction": "I"
      },
      "b": {
        "direction": "I"
      },
      "cin": {
        "direction": "I"
      },
      "s": {
        "direction": "O"
      },
      "cout": {
        "direction": "O"
      }
    },
    "components": {
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "fullAdder1B_xup_and2_0_2"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "fullAdder1B_xup_and2_1_2"
      },
      "xup_and2_2": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "fullAdder1B_xup_and2_2_2"
      },
      "xup_xor2_0": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "fullAdder1B_xup_xor2_0_2"
      },
      "xup_xor2_1": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "fullAdder1B_xup_xor2_1_2"
      },
      "xup_or3_0": {
        "vlnv": "xilinx.com:xup:xup_or3:1.0",
        "xci_name": "fullAdder1B_xup_or3_0_2"
      }
    },
    "nets": {
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "xup_xor2_1/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or3_0/a"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or3_0/b"
        ]
      },
      "xup_and2_2_y": {
        "ports": [
          "xup_and2_2/y",
          "xup_or3_0/c"
        ]
      },
      "a_1": {
        "ports": [
          "a",
          "xup_and2_2/a",
          "xup_xor2_0/a",
          "xup_and2_1/a"
        ]
      },
      "b_1": {
        "ports": [
          "b",
          "xup_and2_2/b",
          "xup_xor2_0/b",
          "xup_and2_0/a"
        ]
      },
      "cin_1": {
        "ports": [
          "cin",
          "xup_and2_0/b",
          "xup_xor2_1/b",
          "xup_and2_1/b"
        ]
      },
      "xup_xor2_1_y": {
        "ports": [
          "xup_xor2_1/y",
          "s"
        ]
      },
      "xup_or3_0_y": {
        "ports": [
          "xup_or3_0/y",
          "cout"
        ]
      }
    }
  }
}