

================================================================
== Vitis HLS Report for 'clusterOp_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Wed Mar 22 02:29:33 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      362|      362|  3.620 us|  3.620 us|  362|  362|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |      360|      360|         1|          1|          1|   360|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %in_distance_V_dest_V, i5 %in_distance_V_id_V, i1 %in_distance_V_last_V, i2 %in_distance_V_user_V, i4 %in_distance_V_strb_V, i4 %in_distance_V_keep_V, i32 %in_distance_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %in_angle_V_dest_V, i5 %in_angle_V_id_V, i1 %in_angle_V_last_V, i2 %in_angle_V_user_V, i4 %in_angle_V_strb_V, i4 %in_angle_V_keep_V, i32 %in_angle_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [cluster/cluster.cpp:30]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp_eq  i9 %i_1, i9 360" [cluster/cluster.cpp:30]   --->   Operation 11 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%add_ln30 = add i9 %i_1, i9 1" [cluster/cluster.cpp:30]   --->   Operation 13 'add' 'add_ln30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc.split, void %VITIS_LOOP_38_2.exitStub" [cluster/cluster.cpp:30]   --->   Operation 14 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i_1" [cluster/cluster.cpp:30]   --->   Operation 15 'zext' 'i_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [cluster/cluster.cpp:31]   --->   Operation 16 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_44 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_angle_V_data_V, i4 %in_angle_V_keep_V, i4 %in_angle_V_strb_V, i2 %in_angle_V_user_V, i1 %in_angle_V_last_V, i5 %in_angle_V_id_V, i6 %in_angle_V_dest_V"   --->   Operation 17 'read' 'empty_44' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i54 %empty_44"   --->   Operation 18 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_45 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_distance_V_data_V, i4 %in_distance_V_keep_V, i4 %in_distance_V_strb_V, i2 %in_distance_V_user_V, i1 %in_distance_V_last_V, i5 %in_distance_V_id_V, i6 %in_distance_V_dest_V"   --->   Operation 19 'read' 'empty_45' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_45"   --->   Operation 20 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%angle_addr = getelementptr i32 %angle, i64 0, i64 %i_cast" [cluster/cluster.cpp:33]   --->   Operation 21 'getelementptr' 'angle_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %tmp_data_V, i9 %angle_addr" [cluster/cluster.cpp:33]   --->   Operation 22 'store' 'store_ln33' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%distance_addr = getelementptr i32 %distance, i64 0, i64 %i_cast" [cluster/cluster.cpp:34]   --->   Operation 23 'getelementptr' 'distance_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %tmp_data_V_1, i9 %distance_addr" [cluster/cluster.cpp:34]   --->   Operation 24 'store' 'store_ln34' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln30 = store i9 %add_ln30, i9 %i" [cluster/cluster.cpp:30]   --->   Operation 25 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc" [cluster/cluster.cpp:30]   --->   Operation 26 'br' 'br_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.91ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', cluster/cluster.cpp:30) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln30', cluster/cluster.cpp:30) [27]  (1.82 ns)
	'store' operation ('store_ln30', cluster/cluster.cpp:30) of variable 'add_ln30', cluster/cluster.cpp:30 on local variable 'i' [40]  (1.59 ns)
	blocking operation 1.5 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
