# compile verilog/system verilog design source files
verilog xil_defaultlib  "Main_tb_time_synth.v"
verilog xil_defaultlib  "../../../../EleClock_update.srcs/sim_1/new/Main_tb.v"

# Do not sort compile order
nosort
