// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/29/2018 22:30:52"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica4_2 (
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2);
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica4_2_v_fast.sdo");
// synopsys translate_on

wire \Projetar|stateDest[2]~6_combout ;
wire \Projetar|data[2]~2_combout ;
wire \Projetar|data[2]~3_combout ;
wire \Projetar|cacheP1[0]~14_combout ;
wire \Projetar|cacheP2[1]~feeder_combout ;
wire \Projetar|cacheP1[8]~8_combout ;
wire \Projetar|cacheP1[8]~4_combout ;
wire \Projetar|cacheP1~6_combout ;
wire \Projetar|Equal0~0_combout ;
wire \Projetar|Equal0~1_combout ;
wire \Projetar|Equal0~2_combout ;
wire \Projetar|Mux0~0_combout ;
wire \Projetar|cacheP1~5_combout ;
wire \Projetar|cacheP1~7_combout ;
wire \Projetar|data~0_combout ;
wire \Projetar|Equal1~0_combout ;
wire \Projetar|always0~7_combout ;
wire \Projetar|cacheP2~0_combout ;
wire \Projetar|cacheP2[8]~1_combout ;
wire \Projetar|always0~6_combout ;
wire \Projetar|achei~0_combout ;
wire \Projetar|Equal9~1_combout ;
wire \Projetar|cacheP1[8]~16_combout ;
wire \Projetar|cacheP1[8]~17_combout ;
wire \Projetar|cacheP1~12_combout ;
wire \Projetar|cacheP1[8]~15_combout ;
wire \Projetar|cacheP1[8]~9_combout ;
wire \Projetar|cacheP1[8]~11_combout ;
wire \Projetar|always0~4_combout ;
wire \Projetar|data~1_combout ;
wire \Projetar|cacheP1~10_combout ;
wire \Projetar|always0~5_combout ;
wire \Projetar|cacheP1~13_combout ;
wire \Projetar|Equal9~0_combout ;
wire \Projetar|stateDest~5_combout ;
wire \Projetar|stateDest[2]~3_combout ;
wire \Projetar|stateDest[2]~9_combout ;
wire \Projetar|stateDest[2]~4_combout ;
wire \Projetar|stateDest[2]~7_combout ;
wire \Projetar|stateDest~8_combout ;
wire \Projetar|stateDest~2_combout ;
wire \Exibe1|SaidaDisplay[6]~0_combout ;
wire \Exibe1|SaidaDisplay[5]~1_combout ;
wire \Exibe1|Decoder0~0_combout ;
wire \Exibe1|WideOr3~0_combout ;
wire \Exibe1|WideOr2~0_combout ;
wire \Exibe1|WideOr1~0_combout ;
wire \Exibe1|WideOr0~0_combout ;
wire \Projetar|data[2]~5_combout ;
wire \Projetar|cacheP2~2_combout ;
wire \Projetar|data[2]~6_combout ;
wire \Projetar|data[2]~4_combout ;
wire \Projetar|data[2]~7_combout ;
wire \Projetar|achei~1_combout ;
wire \Projetar|data~8_combout ;
wire \Projetar|cacheP2[0]~3_combout ;
wire \Projetar|data~9_combout ;
wire \Projetar|data[2]~10_combout ;
wire \Projetar|data[2]~11_combout ;
wire \Projetar|data~14_combout ;
wire \Projetar|Mux3~1_combout ;
wire \Projetar|Mux3~0_combout ;
wire \Projetar|data~12_combout ;
wire \Projetar|data~13_combout ;
wire \Projetar|data~15_combout ;
wire \Projetar|data~16_combout ;
wire \Projetar|data[0]~feeder_combout ;
wire \Exibe2|SaidaDisplay[6]~0_combout ;
wire \Exibe2|SaidaDisplay[5]~1_combout ;
wire \Exibe2|Decoder0~0_combout ;
wire \Exibe2|WideOr3~0_combout ;
wire \Exibe2|WideOr2~0_combout ;
wire \Exibe2|WideOr1~0_combout ;
wire \Exibe2|WideOr0~0_combout ;
wire [17:0] \SW~combout ;
wire [2:0] \Projetar|stateDest ;
wire [8:0] \Projetar|cacheP1 ;
wire [8:0] \Projetar|cacheP2 ;
wire [3:0] \Projetar|data ;


// Location: LCCOMB_X47_Y5_N24
cycloneii_lcell_comb \Projetar|stateDest[2]~6 (
// Equation(s):
// \Projetar|stateDest[2]~6_combout  = (\SW~combout [8] & (!\Projetar|Equal1~0_combout )) # (!\SW~combout [8] & ((\Projetar|Equal0~1_combout )))

	.dataa(\Projetar|Equal1~0_combout ),
	.datab(\SW~combout [8]),
	.datac(vcc),
	.datad(\Projetar|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest[2]~6 .lut_mask = 16'h7744;
defparam \Projetar|stateDest[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N10
cycloneii_lcell_comb \Projetar|data[2]~2 (
// Equation(s):
// \Projetar|data[2]~2_combout  = ((!\SW~combout [4] & (!\SW~combout [5] & !\SW~combout [6]))) # (!\SW~combout [8])

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [5]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Projetar|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~2 .lut_mask = 16'h5557;
defparam \Projetar|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N10
cycloneii_lcell_comb \Projetar|data[2]~3 (
// Equation(s):
// \Projetar|data[2]~3_combout  = (\Projetar|Equal0~1_combout  & (((\Projetar|data[2]~2_combout )) # (!\Projetar|always0~4_combout ))) # (!\Projetar|Equal0~1_combout  & (((\Projetar|always0~6_combout ))))

	.dataa(\Projetar|always0~4_combout ),
	.datab(\Projetar|Equal0~1_combout ),
	.datac(\Projetar|data[2]~2_combout ),
	.datad(\Projetar|always0~6_combout ),
	.cin(gnd),
	.combout(\Projetar|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~3 .lut_mask = 16'hF7C4;
defparam \Projetar|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N13
cycloneii_lcell_ff \Projetar|cacheP1[0] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP1[0]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP1 [0]));

// Location: LCFF_X48_Y8_N27
cycloneii_lcell_ff \Projetar|cacheP2[1] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|cacheP2[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP2 [1]));

// Location: LCCOMB_X46_Y5_N12
cycloneii_lcell_comb \Projetar|cacheP1[0]~14 (
// Equation(s):
// \Projetar|cacheP1[0]~14_combout  = (\Projetar|cacheP1[8]~4_combout  & ((\Projetar|achei~1_combout  & ((\Projetar|cacheP1 [0]))) # (!\Projetar|achei~1_combout  & (!\SW~combout [4])))) # (!\Projetar|cacheP1[8]~4_combout  & (((\Projetar|cacheP1 [0]))))

	.dataa(\Projetar|cacheP1[8]~4_combout ),
	.datab(\SW~combout [4]),
	.datac(\Projetar|cacheP1 [0]),
	.datad(\Projetar|achei~1_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[0]~14 .lut_mask = 16'hF072;
defparam \Projetar|cacheP1[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N26
cycloneii_lcell_comb \Projetar|cacheP2[1]~feeder (
// Equation(s):
// \Projetar|cacheP2[1]~feeder_combout  = \SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Projetar|cacheP2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP2[1]~feeder .lut_mask = 16'hFF00;
defparam \Projetar|cacheP2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N4
cycloneii_lcell_comb \Projetar|cacheP1[8]~8 (
// Equation(s):
// \Projetar|cacheP1[8]~8_combout  = (!\SW~combout [7] & ((\SW~combout [5]) # ((\SW~combout [4]) # (\SW~combout [6]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~8 .lut_mask = 16'h0F0E;
defparam \Projetar|cacheP1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N18
cycloneii_lcell_comb \Projetar|cacheP1[8]~4 (
// Equation(s):
// \Projetar|cacheP1[8]~4_combout  = (!\SW~combout [7] & \SW~combout [8])

	.dataa(vcc),
	.datab(\SW~combout [7]),
	.datac(\SW~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~4 .lut_mask = 16'h3030;
defparam \Projetar|cacheP1[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N12
cycloneii_lcell_comb \Projetar|cacheP1~6 (
// Equation(s):
// \Projetar|cacheP1~6_combout  = (\Projetar|cacheP1~5_combout  & (((\Projetar|cacheP1 [5])))) # (!\Projetar|cacheP1~5_combout  & ((\Projetar|always0~5_combout  & ((\Projetar|cacheP1 [5]))) # (!\Projetar|always0~5_combout  & (\SW~combout [5]))))

	.dataa(\SW~combout [5]),
	.datab(\Projetar|cacheP1 [5]),
	.datac(\Projetar|cacheP1~5_combout ),
	.datad(\Projetar|always0~5_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1~6 .lut_mask = 16'hCCCA;
defparam \Projetar|cacheP1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y5_N29
cycloneii_lcell_ff \Projetar|cacheP1[5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\Projetar|cacheP1~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP1 [5]));

// Location: LCCOMB_X49_Y5_N0
cycloneii_lcell_comb \Projetar|Equal0~0 (
// Equation(s):
// \Projetar|Equal0~0_combout  = (\SW~combout [4] & (\Projetar|cacheP1 [4] & (\Projetar|cacheP1 [5] $ (!\SW~combout [5])))) # (!\SW~combout [4] & (!\Projetar|cacheP1 [4] & (\Projetar|cacheP1 [5] $ (!\SW~combout [5]))))

	.dataa(\SW~combout [4]),
	.datab(\Projetar|cacheP1 [5]),
	.datac(\SW~combout [5]),
	.datad(\Projetar|cacheP1 [4]),
	.cin(gnd),
	.combout(\Projetar|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Equal0~0 .lut_mask = 16'h8241;
defparam \Projetar|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N26
cycloneii_lcell_comb \Projetar|Equal0~1 (
// Equation(s):
// \Projetar|Equal0~1_combout  = (\Projetar|Equal0~0_combout  & (\SW~combout [6] $ (!\Projetar|cacheP1 [6])))

	.dataa(vcc),
	.datab(\SW~combout [6]),
	.datac(\Projetar|cacheP1 [6]),
	.datad(\Projetar|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Equal0~1 .lut_mask = 16'hC300;
defparam \Projetar|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N28
cycloneii_lcell_comb \Projetar|Equal0~2 (
// Equation(s):
// \Projetar|Equal0~2_combout  = \SW~combout [6] $ (\Projetar|cacheP1 [6])

	.dataa(vcc),
	.datab(\SW~combout [6]),
	.datac(vcc),
	.datad(\Projetar|cacheP1 [6]),
	.cin(gnd),
	.combout(\Projetar|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Equal0~2 .lut_mask = 16'h33CC;
defparam \Projetar|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N22
cycloneii_lcell_comb \Projetar|Mux0~0 (
// Equation(s):
// \Projetar|Mux0~0_combout  = (\SW~combout [8] & (!\Projetar|Equal1~0_combout )) # (!\SW~combout [8] & (((!\Projetar|Equal0~2_combout  & \Projetar|Equal0~0_combout ))))

	.dataa(\Projetar|Equal1~0_combout ),
	.datab(\SW~combout [8]),
	.datac(\Projetar|Equal0~2_combout ),
	.datad(\Projetar|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Mux0~0 .lut_mask = 16'h4744;
defparam \Projetar|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N20
cycloneii_lcell_comb \Projetar|cacheP1~5 (
// Equation(s):
// \Projetar|cacheP1~5_combout  = ((\Projetar|Mux0~0_combout ) # ((\Projetar|always0~4_combout  & \Projetar|Equal0~1_combout ))) # (!\Projetar|cacheP1[8]~4_combout )

	.dataa(\Projetar|always0~4_combout ),
	.datab(\Projetar|cacheP1[8]~4_combout ),
	.datac(\Projetar|Equal0~1_combout ),
	.datad(\Projetar|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1~5 .lut_mask = 16'hFFB3;
defparam \Projetar|cacheP1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N14
cycloneii_lcell_comb \Projetar|cacheP1~7 (
// Equation(s):
// \Projetar|cacheP1~7_combout  = (\Projetar|cacheP1~5_combout  & (((\Projetar|cacheP1 [6])))) # (!\Projetar|cacheP1~5_combout  & ((\Projetar|always0~5_combout  & ((\Projetar|cacheP1 [6]))) # (!\Projetar|always0~5_combout  & (\SW~combout [6]))))

	.dataa(\SW~combout [6]),
	.datab(\Projetar|cacheP1 [6]),
	.datac(\Projetar|cacheP1~5_combout ),
	.datad(\Projetar|always0~5_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1~7 .lut_mask = 16'hCCCA;
defparam \Projetar|cacheP1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y5_N27
cycloneii_lcell_ff \Projetar|cacheP1[6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\Projetar|cacheP1~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP1 [6]));

// Location: LCCOMB_X49_Y5_N24
cycloneii_lcell_comb \Projetar|data~0 (
// Equation(s):
// \Projetar|data~0_combout  = (\SW~combout [8] & (\SW~combout [6] $ (!\Projetar|cacheP1 [6])))

	.dataa(vcc),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [6]),
	.datad(\Projetar|cacheP1 [6]),
	.cin(gnd),
	.combout(\Projetar|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~0 .lut_mask = 16'hC00C;
defparam \Projetar|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N22
cycloneii_lcell_comb \Projetar|Equal1~0 (
// Equation(s):
// \Projetar|Equal1~0_combout  = (\SW~combout [5]) # ((\SW~combout [4]) # (\SW~combout [6]))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(vcc),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Projetar|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Equal1~0 .lut_mask = 16'hFFEE;
defparam \Projetar|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N8
cycloneii_lcell_comb \Projetar|always0~7 (
// Equation(s):
// \Projetar|always0~7_combout  = ((\Projetar|cacheP1 [6] $ (\SW~combout [6])) # (!\Projetar|always0~4_combout )) # (!\Projetar|Equal0~0_combout )

	.dataa(\Projetar|cacheP1 [6]),
	.datab(\Projetar|Equal0~0_combout ),
	.datac(\Projetar|always0~4_combout ),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Projetar|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|always0~7 .lut_mask = 16'h7FBF;
defparam \Projetar|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N26
cycloneii_lcell_comb \Projetar|cacheP2~0 (
// Equation(s):
// \Projetar|cacheP2~0_combout  = (!\SW~combout [7] & ((\Projetar|Mux0~0_combout ) # ((\Projetar|cacheP2 [7]) # (!\Projetar|always0~6_combout ))))

	.dataa(\SW~combout [7]),
	.datab(\Projetar|Mux0~0_combout ),
	.datac(\Projetar|cacheP2 [7]),
	.datad(\Projetar|always0~6_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP2~0 .lut_mask = 16'h5455;
defparam \Projetar|cacheP2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N2
cycloneii_lcell_comb \Projetar|cacheP2[8]~1 (
// Equation(s):
// \Projetar|cacheP2[8]~1_combout  = ((!\Projetar|Equal1~0_combout  & \SW~combout [8])) # (!\SW~combout [7])

	.dataa(\SW~combout [7]),
	.datab(vcc),
	.datac(\Projetar|Equal1~0_combout ),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\Projetar|cacheP2[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP2[8]~1 .lut_mask = 16'h5F55;
defparam \Projetar|cacheP2[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N27
cycloneii_lcell_ff \Projetar|cacheP2[7] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|cacheP2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP2 [7]));

// Location: LCCOMB_X48_Y5_N4
cycloneii_lcell_comb \Projetar|always0~6 (
// Equation(s):
// \Projetar|always0~6_combout  = ((\Projetar|cacheP2 [7]) # ((\Projetar|Equal1~0_combout ) # (\Projetar|Mux0~0_combout ))) # (!\Projetar|cacheP2 [8])

	.dataa(\Projetar|cacheP2 [8]),
	.datab(\Projetar|cacheP2 [7]),
	.datac(\Projetar|Equal1~0_combout ),
	.datad(\Projetar|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|always0~6 .lut_mask = 16'hFFFD;
defparam \Projetar|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N24
cycloneii_lcell_comb \Projetar|achei~0 (
// Equation(s):
// \Projetar|achei~0_combout  = (\Projetar|Mux0~0_combout ) # ((\SW~combout [8] & (!\Projetar|always0~7_combout )) # (!\SW~combout [8] & ((!\Projetar|always0~6_combout ))))

	.dataa(\SW~combout [8]),
	.datab(\Projetar|always0~7_combout ),
	.datac(\Projetar|always0~6_combout ),
	.datad(\Projetar|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|achei~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|achei~0 .lut_mask = 16'hFF27;
defparam \Projetar|achei~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N4
cycloneii_lcell_comb \Projetar|Equal9~1 (
// Equation(s):
// \Projetar|Equal9~1_combout  = (\SW~combout [6] & ((\SW~combout [5] $ (\Projetar|cacheP1~6_combout )) # (!\Projetar|cacheP1~7_combout ))) # (!\SW~combout [6] & ((\Projetar|cacheP1~7_combout ) # (\SW~combout [5] $ (\Projetar|cacheP1~6_combout ))))

	.dataa(\SW~combout [6]),
	.datab(\SW~combout [5]),
	.datac(\Projetar|cacheP1~7_combout ),
	.datad(\Projetar|cacheP1~6_combout ),
	.cin(gnd),
	.combout(\Projetar|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Equal9~1 .lut_mask = 16'h7BDE;
defparam \Projetar|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N28
cycloneii_lcell_comb \Projetar|cacheP1[8]~16 (
// Equation(s):
// \Projetar|cacheP1[8]~16_combout  = (\Projetar|always0~5_combout  & (((\Projetar|Equal9~0_combout ) # (\Projetar|Equal9~1_combout )))) # (!\Projetar|always0~5_combout  & (\Projetar|achei~0_combout  & ((\Projetar|Equal9~0_combout ) # 
// (\Projetar|Equal9~1_combout ))))

	.dataa(\Projetar|always0~5_combout ),
	.datab(\Projetar|achei~0_combout ),
	.datac(\Projetar|Equal9~0_combout ),
	.datad(\Projetar|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~16 .lut_mask = 16'hEEE0;
defparam \Projetar|cacheP1[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N2
cycloneii_lcell_comb \Projetar|cacheP1[8]~17 (
// Equation(s):
// \Projetar|cacheP1[8]~17_combout  = (!\SW~combout [7] & ((\SW~combout [8] & ((\Projetar|cacheP1[8]~16_combout ))) # (!\SW~combout [8] & (\Projetar|Equal1~0_combout ))))

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [8]),
	.datac(\Projetar|Equal1~0_combout ),
	.datad(\Projetar|cacheP1[8]~16_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~17 .lut_mask = 16'h5410;
defparam \Projetar|cacheP1[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N16
cycloneii_lcell_comb \Projetar|cacheP1~12 (
// Equation(s):
// \Projetar|cacheP1~12_combout  = (\Projetar|cacheP1[8]~17_combout  & (\Projetar|data~1_combout  $ (\Projetar|cacheP1 [7])))

	.dataa(\Projetar|data~1_combout ),
	.datab(vcc),
	.datac(\Projetar|cacheP1 [7]),
	.datad(\Projetar|cacheP1[8]~17_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1~12 .lut_mask = 16'h5A00;
defparam \Projetar|cacheP1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N30
cycloneii_lcell_comb \Projetar|cacheP1[8]~15 (
// Equation(s):
// \Projetar|cacheP1[8]~15_combout  = (!\SW~combout [8] & ((\SW~combout [6] $ (\Projetar|cacheP1 [6])) # (!\Projetar|Equal0~0_combout )))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [6]),
	.datac(\Projetar|cacheP1 [6]),
	.datad(\Projetar|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~15 .lut_mask = 16'h1455;
defparam \Projetar|cacheP1[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N6
cycloneii_lcell_comb \Projetar|cacheP1[8]~9 (
// Equation(s):
// \Projetar|cacheP1[8]~9_combout  = (\SW~combout [7] & (\SW~combout [8] & ((\Projetar|Equal9~0_combout ) # (\Projetar|Equal9~1_combout ))))

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [8]),
	.datac(\Projetar|Equal9~0_combout ),
	.datad(\Projetar|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~9 .lut_mask = 16'h8880;
defparam \Projetar|cacheP1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N22
cycloneii_lcell_comb \Projetar|cacheP1[8]~11 (
// Equation(s):
// \Projetar|cacheP1[8]~11_combout  = (\Projetar|Equal1~0_combout  & (((!\Projetar|cacheP1[8]~15_combout )) # (!\SW~combout [7]))) # (!\Projetar|Equal1~0_combout  & (((!\Projetar|cacheP1[8]~9_combout ))))

	.dataa(\SW~combout [7]),
	.datab(\Projetar|cacheP1[8]~15_combout ),
	.datac(\Projetar|Equal1~0_combout ),
	.datad(\Projetar|cacheP1[8]~9_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1[8]~11 .lut_mask = 16'h707F;
defparam \Projetar|cacheP1[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N17
cycloneii_lcell_ff \Projetar|cacheP1[7] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP1~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|cacheP1[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP1 [7]));

// Location: LCCOMB_X48_Y5_N14
cycloneii_lcell_comb \Projetar|always0~4 (
// Equation(s):
// \Projetar|always0~4_combout  = (!\Projetar|cacheP1 [7] & \Projetar|cacheP1 [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Projetar|cacheP1 [7]),
	.datad(\Projetar|cacheP1 [8]),
	.cin(gnd),
	.combout(\Projetar|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|always0~4 .lut_mask = 16'h0F00;
defparam \Projetar|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N0
cycloneii_lcell_comb \Projetar|data~1 (
// Equation(s):
// \Projetar|data~1_combout  = (\Projetar|Equal1~0_combout  & (\Projetar|data~0_combout  & (\Projetar|Equal0~0_combout  & \Projetar|always0~4_combout )))

	.dataa(\Projetar|Equal1~0_combout ),
	.datab(\Projetar|data~0_combout ),
	.datac(\Projetar|Equal0~0_combout ),
	.datad(\Projetar|always0~4_combout ),
	.cin(gnd),
	.combout(\Projetar|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~1 .lut_mask = 16'h8000;
defparam \Projetar|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N26
cycloneii_lcell_comb \Projetar|cacheP1~10 (
// Equation(s):
// \Projetar|cacheP1~10_combout  = (\Projetar|cacheP1[8]~9_combout ) # ((\Projetar|cacheP1[8]~17_combout  & (\Projetar|data~1_combout  $ (\Projetar|cacheP1 [8]))))

	.dataa(\Projetar|cacheP1[8]~9_combout ),
	.datab(\Projetar|data~1_combout ),
	.datac(\Projetar|cacheP1 [8]),
	.datad(\Projetar|cacheP1[8]~17_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1~10 .lut_mask = 16'hBEAA;
defparam \Projetar|cacheP1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N27
cycloneii_lcell_ff \Projetar|cacheP1[8] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|cacheP1[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP1 [8]));

// Location: LCCOMB_X48_Y5_N10
cycloneii_lcell_comb \Projetar|always0~5 (
// Equation(s):
// \Projetar|always0~5_combout  = (\Projetar|Equal0~1_combout  & ((\Projetar|cacheP1 [7] & (!\Projetar|cacheP1 [8] & \Projetar|data~1_combout )) # (!\Projetar|cacheP1 [7] & (\Projetar|cacheP1 [8] & !\Projetar|data~1_combout ))))

	.dataa(\Projetar|cacheP1 [7]),
	.datab(\Projetar|cacheP1 [8]),
	.datac(\Projetar|Equal0~1_combout ),
	.datad(\Projetar|data~1_combout ),
	.cin(gnd),
	.combout(\Projetar|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|always0~5 .lut_mask = 16'h2040;
defparam \Projetar|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N2
cycloneii_lcell_comb \Projetar|cacheP1~13 (
// Equation(s):
// \Projetar|cacheP1~13_combout  = (\Projetar|cacheP1~5_combout  & (((\Projetar|cacheP1 [4])))) # (!\Projetar|cacheP1~5_combout  & ((\Projetar|always0~5_combout  & ((\Projetar|cacheP1 [4]))) # (!\Projetar|always0~5_combout  & (\SW~combout [4]))))

	.dataa(\Projetar|cacheP1~5_combout ),
	.datab(\SW~combout [4]),
	.datac(\Projetar|cacheP1 [4]),
	.datad(\Projetar|always0~5_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP1~13 .lut_mask = 16'hF0E4;
defparam \Projetar|cacheP1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y5_N3
cycloneii_lcell_ff \Projetar|cacheP1[4] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP1~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP1 [4]));

// Location: LCCOMB_X49_Y5_N10
cycloneii_lcell_comb \Projetar|Equal9~0 (
// Equation(s):
// \Projetar|Equal9~0_combout  = (\Projetar|cacheP1~5_combout  & (\SW~combout [4] $ ((\Projetar|cacheP1 [4])))) # (!\Projetar|cacheP1~5_combout  & (\Projetar|always0~5_combout  & (\SW~combout [4] $ (\Projetar|cacheP1 [4]))))

	.dataa(\SW~combout [4]),
	.datab(\Projetar|cacheP1 [4]),
	.datac(\Projetar|cacheP1~5_combout ),
	.datad(\Projetar|always0~5_combout ),
	.cin(gnd),
	.combout(\Projetar|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Equal9~0 .lut_mask = 16'h6660;
defparam \Projetar|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N18
cycloneii_lcell_comb \Projetar|stateDest~5 (
// Equation(s):
// \Projetar|stateDest~5_combout  = (\Projetar|cacheP1[8]~8_combout  & (((\Projetar|Equal9~0_combout ) # (\Projetar|Equal9~1_combout )) # (!\SW~combout [8])))

	.dataa(\SW~combout [8]),
	.datab(\Projetar|cacheP1[8]~8_combout ),
	.datac(\Projetar|Equal9~0_combout ),
	.datad(\Projetar|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest~5_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest~5 .lut_mask = 16'hCCC4;
defparam \Projetar|stateDest~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N12
cycloneii_lcell_comb \Projetar|stateDest[2]~3 (
// Equation(s):
// \Projetar|stateDest[2]~3_combout  = (\SW~combout [8] & (!\SW~combout [7] & ((!\Projetar|Equal0~1_combout ) # (!\Projetar|always0~4_combout )))) # (!\SW~combout [8] & (((!\Projetar|Equal0~1_combout ))))

	.dataa(\SW~combout [8]),
	.datab(\Projetar|always0~4_combout ),
	.datac(\SW~combout [7]),
	.datad(\Projetar|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest[2]~3 .lut_mask = 16'h025F;
defparam \Projetar|stateDest[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N30
cycloneii_lcell_comb \Projetar|stateDest[2]~9 (
// Equation(s):
// \Projetar|stateDest[2]~9_combout  = (\Projetar|stateDest[2]~3_combout  & ((\SW~combout [6]) # ((\SW~combout [4]) # (\SW~combout [5]))))

	.dataa(\SW~combout [6]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [5]),
	.datad(\Projetar|stateDest[2]~3_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest[2]~9 .lut_mask = 16'hFE00;
defparam \Projetar|stateDest[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N6
cycloneii_lcell_comb \Projetar|stateDest[2]~4 (
// Equation(s):
// \Projetar|stateDest[2]~4_combout  = ((!\Projetar|Equal9~0_combout  & (\SW~combout [8] & !\Projetar|Equal9~1_combout ))) # (!\Projetar|stateDest[2]~9_combout )

	.dataa(\Projetar|Equal9~0_combout ),
	.datab(\SW~combout [8]),
	.datac(\Projetar|Equal9~1_combout ),
	.datad(\Projetar|stateDest[2]~9_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest[2]~4 .lut_mask = 16'h04FF;
defparam \Projetar|stateDest[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N19
cycloneii_lcell_ff \Projetar|stateDest[0] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|stateDest~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|stateDest[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|stateDest [0]));

// Location: LCCOMB_X47_Y5_N30
cycloneii_lcell_comb \Projetar|stateDest[2]~7 (
// Equation(s):
// \Projetar|stateDest[2]~7_combout  = (\Projetar|stateDest[2]~6_combout ) # ((!\Projetar|always0~5_combout  & (!\Projetar|data~1_combout  & \Projetar|always0~6_combout )))

	.dataa(\Projetar|stateDest[2]~6_combout ),
	.datab(\Projetar|always0~5_combout ),
	.datac(\Projetar|data~1_combout ),
	.datad(\Projetar|always0~6_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest[2]~7 .lut_mask = 16'hABAA;
defparam \Projetar|stateDest[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N20
cycloneii_lcell_comb \Projetar|stateDest~8 (
// Equation(s):
// \Projetar|stateDest~8_combout  = (\Projetar|Equal1~0_combout  & ((\Projetar|cacheP1[8]~9_combout ) # ((\Projetar|stateDest[2]~7_combout  & \Projetar|stateDest~5_combout )))) # (!\Projetar|Equal1~0_combout  & (((\Projetar|stateDest[2]~7_combout  & 
// \Projetar|stateDest~5_combout ))))

	.dataa(\Projetar|Equal1~0_combout ),
	.datab(\Projetar|cacheP1[8]~9_combout ),
	.datac(\Projetar|stateDest[2]~7_combout ),
	.datad(\Projetar|stateDest~5_combout ),
	.cin(gnd),
	.combout(\Projetar|stateDest~8_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest~8 .lut_mask = 16'hF888;
defparam \Projetar|stateDest~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N21
cycloneii_lcell_ff \Projetar|stateDest[1] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|stateDest~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|stateDest[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|stateDest [1]));

// Location: LCCOMB_X48_Y5_N12
cycloneii_lcell_comb \Projetar|stateDest~2 (
// Equation(s):
// \Projetar|stateDest~2_combout  = (\SW~combout [7] & (\Projetar|Equal1~0_combout  & !\SW~combout [8]))

	.dataa(\SW~combout [7]),
	.datab(vcc),
	.datac(\Projetar|Equal1~0_combout ),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\Projetar|stateDest~2_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|stateDest~2 .lut_mask = 16'h00A0;
defparam \Projetar|stateDest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N13
cycloneii_lcell_ff \Projetar|stateDest[2] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|stateDest~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|stateDest[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|stateDest [2]));

// Location: LCCOMB_X64_Y5_N4
cycloneii_lcell_comb \Exibe1|SaidaDisplay[6]~0 (
// Equation(s):
// \Exibe1|SaidaDisplay[6]~0_combout  = (!\Projetar|stateDest [1] & (\Projetar|stateDest [0] $ (\Projetar|stateDest [2])))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|SaidaDisplay[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|SaidaDisplay[6]~0 .lut_mask = 16'h030C;
defparam \Exibe1|SaidaDisplay[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N6
cycloneii_lcell_comb \Exibe1|SaidaDisplay[5]~1 (
// Equation(s):
// \Exibe1|SaidaDisplay[5]~1_combout  = (\Projetar|stateDest [2] & (\Projetar|stateDest [0] $ (\Projetar|stateDest [1])))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|SaidaDisplay[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|SaidaDisplay[5]~1 .lut_mask = 16'h3C00;
defparam \Exibe1|SaidaDisplay[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N16
cycloneii_lcell_comb \Exibe1|Decoder0~0 (
// Equation(s):
// \Exibe1|Decoder0~0_combout  = (!\Projetar|stateDest [0] & (\Projetar|stateDest [1] & !\Projetar|stateDest [2]))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|Decoder0~0 .lut_mask = 16'h0030;
defparam \Exibe1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N26
cycloneii_lcell_comb \Exibe1|WideOr3~0 (
// Equation(s):
// \Exibe1|WideOr3~0_combout  = (\Projetar|stateDest [0] & (\Projetar|stateDest [1] $ (!\Projetar|stateDest [2]))) # (!\Projetar|stateDest [0] & (!\Projetar|stateDest [1] & \Projetar|stateDest [2]))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|WideOr3~0 .lut_mask = 16'hC30C;
defparam \Exibe1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N12
cycloneii_lcell_comb \Exibe1|WideOr2~0 (
// Equation(s):
// \Exibe1|WideOr2~0_combout  = (\Projetar|stateDest [0]) # ((!\Projetar|stateDest [1] & \Projetar|stateDest [2]))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|WideOr2~0 .lut_mask = 16'hCFCC;
defparam \Exibe1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N30
cycloneii_lcell_comb \Exibe1|WideOr1~0 (
// Equation(s):
// \Exibe1|WideOr1~0_combout  = (\Projetar|stateDest [0] & ((\Projetar|stateDest [1]) # (!\Projetar|stateDest [2]))) # (!\Projetar|stateDest [0] & (\Projetar|stateDest [1] & !\Projetar|stateDest [2]))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|WideOr1~0 .lut_mask = 16'hC0FC;
defparam \Exibe1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N0
cycloneii_lcell_comb \Exibe1|WideOr0~0 (
// Equation(s):
// \Exibe1|WideOr0~0_combout  = (\Projetar|stateDest [1] & (\Projetar|stateDest [0] & \Projetar|stateDest [2])) # (!\Projetar|stateDest [1] & ((!\Projetar|stateDest [2])))

	.dataa(vcc),
	.datab(\Projetar|stateDest [0]),
	.datac(\Projetar|stateDest [1]),
	.datad(\Projetar|stateDest [2]),
	.cin(gnd),
	.combout(\Exibe1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe1|WideOr0~0 .lut_mask = 16'hC00F;
defparam \Exibe1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N22
cycloneii_lcell_comb \Projetar|data[2]~5 (
// Equation(s):
// \Projetar|data[2]~5_combout  = (\Projetar|Equal1~0_combout  & (\Projetar|always0~7_combout  & \SW~combout [8]))

	.dataa(\Projetar|Equal1~0_combout ),
	.datab(vcc),
	.datac(\Projetar|always0~7_combout ),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\Projetar|data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~5 .lut_mask = 16'hA000;
defparam \Projetar|data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N8
cycloneii_lcell_comb \Projetar|cacheP2~2 (
// Equation(s):
// \Projetar|cacheP2~2_combout  = (!\SW~combout [7] & (\Projetar|always0~6_combout  & ((\Projetar|Mux0~0_combout ) # (\Projetar|cacheP2 [8]))))

	.dataa(\SW~combout [7]),
	.datab(\Projetar|Mux0~0_combout ),
	.datac(\Projetar|cacheP2 [8]),
	.datad(\Projetar|always0~6_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP2~2 .lut_mask = 16'h5400;
defparam \Projetar|cacheP2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N9
cycloneii_lcell_ff \Projetar|cacheP2[8] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|cacheP2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|cacheP2[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP2 [8]));

// Location: LCCOMB_X47_Y5_N16
cycloneii_lcell_comb \Projetar|data[2]~6 (
// Equation(s):
// \Projetar|data[2]~6_combout  = (\Projetar|cacheP1[8]~15_combout  & ((\Projetar|Equal1~0_combout ) # ((\Projetar|cacheP2 [7]) # (!\Projetar|cacheP2 [8]))))

	.dataa(\Projetar|Equal1~0_combout ),
	.datab(\Projetar|cacheP2 [7]),
	.datac(\Projetar|cacheP2 [8]),
	.datad(\Projetar|cacheP1[8]~15_combout ),
	.cin(gnd),
	.combout(\Projetar|data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~6 .lut_mask = 16'hEF00;
defparam \Projetar|data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N28
cycloneii_lcell_comb \Projetar|data[2]~4 (
// Equation(s):
// \Projetar|data[2]~4_combout  = ((\Projetar|Mux0~0_combout ) # ((\Projetar|always0~4_combout  & \Projetar|Equal0~1_combout ))) # (!\SW~combout [8])

	.dataa(\Projetar|always0~4_combout ),
	.datab(\SW~combout [8]),
	.datac(\Projetar|Mux0~0_combout ),
	.datad(\Projetar|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Projetar|data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~4 .lut_mask = 16'hFBF3;
defparam \Projetar|data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N18
cycloneii_lcell_comb \Projetar|data[2]~7 (
// Equation(s):
// \Projetar|data[2]~7_combout  = (\SW~combout [7]) # ((\Projetar|data[2]~4_combout  & ((\Projetar|data[2]~5_combout ) # (\Projetar|data[2]~6_combout ))))

	.dataa(\SW~combout [7]),
	.datab(\Projetar|data[2]~5_combout ),
	.datac(\Projetar|data[2]~6_combout ),
	.datad(\Projetar|data[2]~4_combout ),
	.cin(gnd),
	.combout(\Projetar|data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~7 .lut_mask = 16'hFEAA;
defparam \Projetar|data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N20
cycloneii_lcell_comb \Projetar|achei~1 (
// Equation(s):
// \Projetar|achei~1_combout  = (\Projetar|always0~5_combout ) # (\Projetar|achei~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Projetar|always0~5_combout ),
	.datad(\Projetar|achei~0_combout ),
	.cin(gnd),
	.combout(\Projetar|achei~1_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|achei~1 .lut_mask = 16'hFFF0;
defparam \Projetar|achei~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N4
cycloneii_lcell_comb \Projetar|data~8 (
// Equation(s):
// \Projetar|data~8_combout  = (!\Projetar|data[2]~7_combout  & ((\Projetar|data[2]~3_combout  & (\SW~combout [8] & \Projetar|achei~1_combout )) # (!\Projetar|data[2]~3_combout  & (!\SW~combout [8]))))

	.dataa(\Projetar|data[2]~3_combout ),
	.datab(\SW~combout [8]),
	.datac(\Projetar|achei~1_combout ),
	.datad(\Projetar|data[2]~7_combout ),
	.cin(gnd),
	.combout(\Projetar|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~8 .lut_mask = 16'h0091;
defparam \Projetar|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N28
cycloneii_lcell_comb \Projetar|cacheP2[0]~3 (
// Equation(s):
// \Projetar|cacheP2[0]~3_combout  = (\SW~combout [7] & \Projetar|Mux0~0_combout )

	.dataa(\SW~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Projetar|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|cacheP2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|cacheP2[0]~3 .lut_mask = 16'hAA00;
defparam \Projetar|cacheP2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N29
cycloneii_lcell_ff \Projetar|cacheP2[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Projetar|cacheP2[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP2 [2]));

// Location: LCCOMB_X47_Y5_N0
cycloneii_lcell_comb \Projetar|data~9 (
// Equation(s):
// \Projetar|data~9_combout  = (\SW~combout [2] & ((\Projetar|data[2]~7_combout ) # ((\Projetar|data~8_combout  & \Projetar|cacheP2 [2])))) # (!\SW~combout [2] & (((\Projetar|data~8_combout  & \Projetar|cacheP2 [2]))))

	.dataa(\SW~combout [2]),
	.datab(\Projetar|data[2]~7_combout ),
	.datac(\Projetar|data~8_combout ),
	.datad(\Projetar|cacheP2 [2]),
	.cin(gnd),
	.combout(\Projetar|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~9 .lut_mask = 16'hF888;
defparam \Projetar|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N14
cycloneii_lcell_comb \Projetar|data[2]~10 (
// Equation(s):
// \Projetar|data[2]~10_combout  = (\Projetar|cacheP1[8]~15_combout  & \Projetar|always0~6_combout )

	.dataa(vcc),
	.datab(\Projetar|cacheP1[8]~15_combout ),
	.datac(vcc),
	.datad(\Projetar|always0~6_combout ),
	.cin(gnd),
	.combout(\Projetar|data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~10 .lut_mask = 16'hCC00;
defparam \Projetar|data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N12
cycloneii_lcell_comb \Projetar|data[2]~11 (
// Equation(s):
// \Projetar|data[2]~11_combout  = (\SW~combout [7]) # (((!\Projetar|data[2]~10_combout  & !\Projetar|data[2]~5_combout )) # (!\Projetar|data[2]~4_combout ))

	.dataa(\SW~combout [7]),
	.datab(\Projetar|data[2]~4_combout ),
	.datac(\Projetar|data[2]~10_combout ),
	.datad(\Projetar|data[2]~5_combout ),
	.cin(gnd),
	.combout(\Projetar|data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[2]~11 .lut_mask = 16'hBBBF;
defparam \Projetar|data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N1
cycloneii_lcell_ff \Projetar|data[2] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|data~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|data[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|data [2]));

// Location: LCCOMB_X47_Y5_N6
cycloneii_lcell_comb \Projetar|data~14 (
// Equation(s):
// \Projetar|data~14_combout  = (\Projetar|cacheP2 [1] & ((\Projetar|data~8_combout ) # ((\Projetar|data[2]~7_combout  & \SW~combout [1])))) # (!\Projetar|cacheP2 [1] & (\Projetar|data[2]~7_combout  & ((\SW~combout [1]))))

	.dataa(\Projetar|cacheP2 [1]),
	.datab(\Projetar|data[2]~7_combout ),
	.datac(\Projetar|data~8_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Projetar|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~14 .lut_mask = 16'hECA0;
defparam \Projetar|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N7
cycloneii_lcell_ff \Projetar|data[1] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|data~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Projetar|data[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|data [1]));

// Location: LCFF_X49_Y5_N9
cycloneii_lcell_ff \Projetar|cacheP2[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Projetar|cacheP2[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|cacheP2 [0]));

// Location: LCCOMB_X49_Y5_N8
cycloneii_lcell_comb \Projetar|Mux3~1 (
// Equation(s):
// \Projetar|Mux3~1_combout  = (\Projetar|Mux0~0_combout  & ((\SW~combout [8] & ((\Projetar|cacheP2 [0]))) # (!\SW~combout [8] & (\Projetar|cacheP1 [0]))))

	.dataa(\Projetar|cacheP1 [0]),
	.datab(\SW~combout [8]),
	.datac(\Projetar|cacheP2 [0]),
	.datad(\Projetar|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Mux3~1 .lut_mask = 16'hE200;
defparam \Projetar|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N24
cycloneii_lcell_comb \Projetar|Mux3~0 (
// Equation(s):
// \Projetar|Mux3~0_combout  = (!\Projetar|Mux0~0_combout  & ((\SW~combout [7] & (\SW~combout [0])) # (!\SW~combout [7] & ((\Projetar|data [0])))))

	.dataa(\SW~combout [0]),
	.datab(\Projetar|data [0]),
	.datac(\SW~combout [7]),
	.datad(\Projetar|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Projetar|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|Mux3~0 .lut_mask = 16'h00AC;
defparam \Projetar|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N30
cycloneii_lcell_comb \Projetar|data~12 (
// Equation(s):
// \Projetar|data~12_combout  = (\Projetar|data~1_combout  & (\Projetar|cacheP1 [0])) # (!\Projetar|data~1_combout  & (((\Projetar|Mux3~1_combout ) # (\Projetar|Mux3~0_combout ))))

	.dataa(\Projetar|cacheP1 [0]),
	.datab(\Projetar|Mux3~1_combout ),
	.datac(\Projetar|data~1_combout ),
	.datad(\Projetar|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Projetar|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~12 .lut_mask = 16'hAFAC;
defparam \Projetar|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N16
cycloneii_lcell_comb \Projetar|data~13 (
// Equation(s):
// \Projetar|data~13_combout  = (\Projetar|always0~6_combout  & (((\Projetar|data~12_combout )))) # (!\Projetar|always0~6_combout  & ((\Projetar|cacheP1[8]~15_combout  & (\Projetar|cacheP2 [0])) # (!\Projetar|cacheP1[8]~15_combout  & 
// ((\Projetar|data~12_combout )))))

	.dataa(\Projetar|cacheP2 [0]),
	.datab(\Projetar|always0~6_combout ),
	.datac(\Projetar|cacheP1[8]~15_combout ),
	.datad(\Projetar|data~12_combout ),
	.cin(gnd),
	.combout(\Projetar|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~13 .lut_mask = 16'hEF20;
defparam \Projetar|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N18
cycloneii_lcell_comb \Projetar|data~15 (
// Equation(s):
// \Projetar|data~15_combout  = (\SW~combout [8] & ((\Projetar|achei~0_combout  & ((\Projetar|data~13_combout ))) # (!\Projetar|achei~0_combout  & (!\SW~combout [4])))) # (!\SW~combout [8] & (((\Projetar|data~13_combout ))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [4]),
	.datac(\Projetar|data~13_combout ),
	.datad(\Projetar|achei~0_combout ),
	.cin(gnd),
	.combout(\Projetar|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~15 .lut_mask = 16'hF072;
defparam \Projetar|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N28
cycloneii_lcell_comb \Projetar|data~16 (
// Equation(s):
// \Projetar|data~16_combout  = (\Projetar|always0~5_combout  & ((\Projetar|achei~0_combout  & ((\Projetar|data~15_combout ))) # (!\Projetar|achei~0_combout  & (\Projetar|cacheP2 [0])))) # (!\Projetar|always0~5_combout  & (((\Projetar|data~15_combout ))))

	.dataa(\Projetar|cacheP2 [0]),
	.datab(\Projetar|always0~5_combout ),
	.datac(\Projetar|achei~0_combout ),
	.datad(\Projetar|data~15_combout ),
	.cin(gnd),
	.combout(\Projetar|data~16_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data~16 .lut_mask = 16'hFB08;
defparam \Projetar|data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N0
cycloneii_lcell_comb \Projetar|data[0]~feeder (
// Equation(s):
// \Projetar|data[0]~feeder_combout  = \Projetar|data~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Projetar|data~16_combout ),
	.cin(gnd),
	.combout(\Projetar|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Projetar|data[0]~feeder .lut_mask = 16'hFF00;
defparam \Projetar|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y5_N1
cycloneii_lcell_ff \Projetar|data[0] (
	.clk(\SW~combout [17]),
	.datain(\Projetar|data[0]~feeder_combout ),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [7]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Projetar|data [0]));

// Location: LCCOMB_X64_Y6_N16
cycloneii_lcell_comb \Exibe2|SaidaDisplay[6]~0 (
// Equation(s):
// \Exibe2|SaidaDisplay[6]~0_combout  = (!\Projetar|data [1] & (\Projetar|data [2] $ (\Projetar|data [0])))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|SaidaDisplay[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|SaidaDisplay[6]~0 .lut_mask = 16'h030C;
defparam \Exibe2|SaidaDisplay[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N30
cycloneii_lcell_comb \Exibe2|SaidaDisplay[5]~1 (
// Equation(s):
// \Exibe2|SaidaDisplay[5]~1_combout  = (\Projetar|data [2] & (\Projetar|data [1] $ (\Projetar|data [0])))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|SaidaDisplay[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|SaidaDisplay[5]~1 .lut_mask = 16'h0CC0;
defparam \Exibe2|SaidaDisplay[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N20
cycloneii_lcell_comb \Exibe2|Decoder0~0 (
// Equation(s):
// \Exibe2|Decoder0~0_combout  = (!\Projetar|data [2] & (\Projetar|data [1] & !\Projetar|data [0]))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|Decoder0~0 .lut_mask = 16'h0030;
defparam \Exibe2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N14
cycloneii_lcell_comb \Exibe2|WideOr3~0 (
// Equation(s):
// \Exibe2|WideOr3~0_combout  = (\Projetar|data [2] & (\Projetar|data [1] $ (!\Projetar|data [0]))) # (!\Projetar|data [2] & (!\Projetar|data [1] & \Projetar|data [0]))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|WideOr3~0 .lut_mask = 16'hC30C;
defparam \Exibe2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N12
cycloneii_lcell_comb \Exibe2|WideOr2~0 (
// Equation(s):
// \Exibe2|WideOr2~0_combout  = (\Projetar|data [0]) # ((\Projetar|data [2] & !\Projetar|data [1]))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|WideOr2~0 .lut_mask = 16'hFF0C;
defparam \Exibe2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N10
cycloneii_lcell_comb \Exibe2|WideOr1~0 (
// Equation(s):
// \Exibe2|WideOr1~0_combout  = (\Projetar|data [2] & (\Projetar|data [1] & \Projetar|data [0])) # (!\Projetar|data [2] & ((\Projetar|data [1]) # (\Projetar|data [0])))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|WideOr1~0 .lut_mask = 16'hF330;
defparam \Exibe2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N0
cycloneii_lcell_comb \Exibe2|WideOr0~0 (
// Equation(s):
// \Exibe2|WideOr0~0_combout  = (\Projetar|data [2] & (\Projetar|data [1] & \Projetar|data [0])) # (!\Projetar|data [2] & (!\Projetar|data [1]))

	.dataa(vcc),
	.datab(\Projetar|data [2]),
	.datac(\Projetar|data [1]),
	.datad(\Projetar|data [0]),
	.cin(gnd),
	.combout(\Exibe2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Exibe2|WideOr0~0 .lut_mask = 16'hC303;
defparam \Exibe2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[0]~I (
	.datain(\SW~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[1]~I (
	.datain(\SW~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[2]~I (
	.datain(\SW~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[3]~I (
	.datain(\SW~combout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[4]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[5]~I (
	.datain(\SW~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[6]~I (
	.datain(\SW~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[7]~I (
	.datain(\SW~combout [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[8]~I (
	.datain(\SW~combout [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[9]~I (
	.datain(\SW~combout [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[10]~I (
	.datain(\SW~combout [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[11]~I (
	.datain(\SW~combout [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[12]~I (
	.datain(\SW~combout [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[13]~I (
	.datain(\SW~combout [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[14]~I (
	.datain(\SW~combout [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[15]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[16]~I (
	.datain(\SW~combout [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[17]~I (
	.datain(\SW~combout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[0]~I (
	.datain(\Exibe1|SaidaDisplay[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[1]~I (
	.datain(\Exibe1|SaidaDisplay[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[2]~I (
	.datain(\Exibe1|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[3]~I (
	.datain(\Exibe1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[4]~I (
	.datain(\Exibe1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[5]~I (
	.datain(\Exibe1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[6]~I (
	.datain(\Exibe1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[0]~I (
	.datain(\Exibe2|SaidaDisplay[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[1]~I (
	.datain(\Exibe2|SaidaDisplay[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[2]~I (
	.datain(\Exibe2|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[3]~I (
	.datain(\Exibe2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[4]~I (
	.datain(\Exibe2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[5]~I (
	.datain(\Exibe2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[6]~I (
	.datain(\Exibe2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
