ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB68:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** static void MX_TIM2_Init(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   MX_TIM2_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 3


  91:Core/Src/main.c **** HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 101:Core/Src/main.c **** 		for(int i = 0; i<100;i++)
 102:Core/Src/main.c **** 		{
 103:Core/Src/main.c **** 			__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,i);
 104:Core/Src/main.c **** 			HAL_Delay(50);
 105:Core/Src/main.c **** 		}
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c ****   /* USER CODE END 3 */
 108:Core/Src/main.c **** }
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /**
 111:Core/Src/main.c ****   * @brief System Clock Configuration
 112:Core/Src/main.c ****   * @retval None
 113:Core/Src/main.c ****   */
 114:Core/Src/main.c **** void SystemClock_Config(void)
 115:Core/Src/main.c **** {
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 120:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 128:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 129:Core/Src/main.c ****   {
 130:Core/Src/main.c ****     Error_Handler();
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 135:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c **** }
 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** /**
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 4


 148:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 149:Core/Src/main.c ****   * @param None
 150:Core/Src/main.c ****   * @retval None
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c **** static void MX_TIM2_Init(void)
 153:Core/Src/main.c **** {
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 160:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 161:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 166:Core/Src/main.c ****   htim2.Instance = TIM2;
 167:Core/Src/main.c ****   htim2.Init.Prescaler = 35;
 168:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 169:Core/Src/main.c ****   htim2.Init.Period = 99;
 170:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 171:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 172:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     Error_Handler();
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 177:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 186:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 187:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 192:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 193:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 194:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 195:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 202:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** }
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief GPIO Initialization Function
 208:Core/Src/main.c ****   * @param None
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** static void MX_GPIO_Init(void)
 212:Core/Src/main.c **** {
  26              		.loc 1 212 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 215:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  34              		.loc 1 215 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 215 3 view .LVU2
  37              		.loc 1 215 3 view .LVU3
  38 0002 064B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00402 		orr	r2, r2, #4
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 215 3 view .LVU4
  43 000c 9B69     		ldr	r3, [r3, #24]
  44 000e 03F00403 		and	r3, r3, #4
  45 0012 0193     		str	r3, [sp, #4]
  46              		.loc 1 215 3 view .LVU5
  47 0014 019B     		ldr	r3, [sp, #4]
  48              	.LBE4:
  49              		.loc 1 215 3 view .LVU6
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** }
  50              		.loc 1 217 1 is_stmt 0 view .LVU7
  51 0016 02B0     		add	sp, sp, #8
  52              	.LCFI1:
  53              		.cfi_def_cfa_offset 0
  54              		@ sp needed
  55 0018 7047     		bx	lr
  56              	.L4:
  57 001a 00BF     		.align	2
  58              	.L3:
  59 001c 00100240 		.word	1073876992
  60              		.cfi_endproc
  61              	.LFE68:
  63              		.section	.text.Error_Handler,"ax",%progbits
  64              		.align	1
  65              		.global	Error_Handler
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  70              	Error_Handler:
  71              	.LFB69:
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 6


 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE END 4 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** void Error_Handler(void)
 228:Core/Src/main.c **** {
  72              		.loc 1 228 1 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ Volatile: function does not return.
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 229:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 230:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 231:Core/Src/main.c ****   __disable_irq();
  78              		.loc 1 231 3 view .LVU9
  79              	.LBB5:
  80              	.LBI5:
  81              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 7


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 8


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  82              		.loc 2 140 27 view .LVU10
  83              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  84              		.loc 2 142 3 view .LVU11
  85              		.syntax unified
  86              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 9


  87 0000 72B6     		cpsid i
  88              	@ 0 "" 2
  89              		.thumb
  90              		.syntax unified
  91              	.L6:
  92              	.LBE6:
  93              	.LBE5:
 232:Core/Src/main.c ****   while (1)
  94              		.loc 1 232 3 discriminator 1 view .LVU12
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****   }
  95              		.loc 1 234 3 discriminator 1 view .LVU13
 232:Core/Src/main.c ****   while (1)
  96              		.loc 1 232 9 discriminator 1 view .LVU14
  97 0002 FEE7     		b	.L6
  98              		.cfi_endproc
  99              	.LFE69:
 101              		.section	.text.MX_TIM2_Init,"ax",%progbits
 102              		.align	1
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	MX_TIM2_Init:
 108              	.LFB67:
 153:Core/Src/main.c **** 
 109              		.loc 1 153 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 56
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113 0000 00B5     		push	{lr}
 114              	.LCFI2:
 115              		.cfi_def_cfa_offset 4
 116              		.cfi_offset 14, -4
 117 0002 8FB0     		sub	sp, sp, #60
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 64
 159:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 120              		.loc 1 159 3 view .LVU16
 159:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 121              		.loc 1 159 26 is_stmt 0 view .LVU17
 122 0004 0023     		movs	r3, #0
 123 0006 0A93     		str	r3, [sp, #40]
 124 0008 0B93     		str	r3, [sp, #44]
 125 000a 0C93     		str	r3, [sp, #48]
 126 000c 0D93     		str	r3, [sp, #52]
 160:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 127              		.loc 1 160 3 is_stmt 1 view .LVU18
 160:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 128              		.loc 1 160 27 is_stmt 0 view .LVU19
 129 000e 0893     		str	r3, [sp, #32]
 130 0010 0993     		str	r3, [sp, #36]
 161:Core/Src/main.c **** 
 131              		.loc 1 161 3 is_stmt 1 view .LVU20
 161:Core/Src/main.c **** 
 132              		.loc 1 161 22 is_stmt 0 view .LVU21
 133 0012 0193     		str	r3, [sp, #4]
 134 0014 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 10


 135 0016 0393     		str	r3, [sp, #12]
 136 0018 0493     		str	r3, [sp, #16]
 137 001a 0593     		str	r3, [sp, #20]
 138 001c 0693     		str	r3, [sp, #24]
 139 001e 0793     		str	r3, [sp, #28]
 166:Core/Src/main.c ****   htim2.Init.Prescaler = 35;
 140              		.loc 1 166 3 is_stmt 1 view .LVU22
 166:Core/Src/main.c ****   htim2.Init.Prescaler = 35;
 141              		.loc 1 166 18 is_stmt 0 view .LVU23
 142 0020 1F48     		ldr	r0, .L19
 143 0022 4FF08042 		mov	r2, #1073741824
 144 0026 0260     		str	r2, [r0]
 167:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 145              		.loc 1 167 3 is_stmt 1 view .LVU24
 167:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 146              		.loc 1 167 24 is_stmt 0 view .LVU25
 147 0028 2322     		movs	r2, #35
 148 002a 4260     		str	r2, [r0, #4]
 168:Core/Src/main.c ****   htim2.Init.Period = 99;
 149              		.loc 1 168 3 is_stmt 1 view .LVU26
 168:Core/Src/main.c ****   htim2.Init.Period = 99;
 150              		.loc 1 168 26 is_stmt 0 view .LVU27
 151 002c 8360     		str	r3, [r0, #8]
 169:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 152              		.loc 1 169 3 is_stmt 1 view .LVU28
 169:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 153              		.loc 1 169 21 is_stmt 0 view .LVU29
 154 002e 6322     		movs	r2, #99
 155 0030 C260     		str	r2, [r0, #12]
 170:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 156              		.loc 1 170 3 is_stmt 1 view .LVU30
 170:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 157              		.loc 1 170 28 is_stmt 0 view .LVU31
 158 0032 0361     		str	r3, [r0, #16]
 171:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 159              		.loc 1 171 3 is_stmt 1 view .LVU32
 171:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 160              		.loc 1 171 32 is_stmt 0 view .LVU33
 161 0034 8361     		str	r3, [r0, #24]
 172:Core/Src/main.c ****   {
 162              		.loc 1 172 3 is_stmt 1 view .LVU34
 172:Core/Src/main.c ****   {
 163              		.loc 1 172 7 is_stmt 0 view .LVU35
 164 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 165              	.LVL0:
 172:Core/Src/main.c ****   {
 166              		.loc 1 172 6 view .LVU36
 167 003a 30BB     		cbnz	r0, .L14
 176:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 168              		.loc 1 176 3 is_stmt 1 view .LVU37
 176:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 169              		.loc 1 176 34 is_stmt 0 view .LVU38
 170 003c 4FF48053 		mov	r3, #4096
 171 0040 0A93     		str	r3, [sp, #40]
 177:Core/Src/main.c ****   {
 172              		.loc 1 177 3 is_stmt 1 view .LVU39
 177:Core/Src/main.c ****   {
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 11


 173              		.loc 1 177 7 is_stmt 0 view .LVU40
 174 0042 0AA9     		add	r1, sp, #40
 175 0044 1648     		ldr	r0, .L19
 176 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 177              	.LVL1:
 177:Core/Src/main.c ****   {
 178              		.loc 1 177 6 view .LVU41
 179 004a 00BB     		cbnz	r0, .L15
 181:Core/Src/main.c ****   {
 180              		.loc 1 181 3 is_stmt 1 view .LVU42
 181:Core/Src/main.c ****   {
 181              		.loc 1 181 7 is_stmt 0 view .LVU43
 182 004c 1448     		ldr	r0, .L19
 183 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 184              	.LVL2:
 181:Core/Src/main.c ****   {
 185              		.loc 1 181 6 view .LVU44
 186 0052 F0B9     		cbnz	r0, .L16
 185:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 187              		.loc 1 185 3 is_stmt 1 view .LVU45
 185:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 188              		.loc 1 185 37 is_stmt 0 view .LVU46
 189 0054 0023     		movs	r3, #0
 190 0056 0893     		str	r3, [sp, #32]
 186:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 191              		.loc 1 186 3 is_stmt 1 view .LVU47
 186:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 192              		.loc 1 186 33 is_stmt 0 view .LVU48
 193 0058 0993     		str	r3, [sp, #36]
 187:Core/Src/main.c ****   {
 194              		.loc 1 187 3 is_stmt 1 view .LVU49
 187:Core/Src/main.c ****   {
 195              		.loc 1 187 7 is_stmt 0 view .LVU50
 196 005a 08A9     		add	r1, sp, #32
 197 005c 1048     		ldr	r0, .L19
 198 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 199              	.LVL3:
 187:Core/Src/main.c ****   {
 200              		.loc 1 187 6 view .LVU51
 201 0062 C0B9     		cbnz	r0, .L17
 191:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 202              		.loc 1 191 3 is_stmt 1 view .LVU52
 191:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 203              		.loc 1 191 20 is_stmt 0 view .LVU53
 204 0064 6023     		movs	r3, #96
 205 0066 0193     		str	r3, [sp, #4]
 192:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 206              		.loc 1 192 3 is_stmt 1 view .LVU54
 192:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 207              		.loc 1 192 19 is_stmt 0 view .LVU55
 208 0068 0023     		movs	r3, #0
 209 006a 0293     		str	r3, [sp, #8]
 193:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 210              		.loc 1 193 3 is_stmt 1 view .LVU56
 193:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 211              		.loc 1 193 24 is_stmt 0 view .LVU57
 212 006c 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 12


 194:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 213              		.loc 1 194 3 is_stmt 1 view .LVU58
 194:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 214              		.loc 1 194 24 is_stmt 0 view .LVU59
 215 006e 0593     		str	r3, [sp, #20]
 195:Core/Src/main.c ****   {
 216              		.loc 1 195 3 is_stmt 1 view .LVU60
 195:Core/Src/main.c ****   {
 217              		.loc 1 195 7 is_stmt 0 view .LVU61
 218 0070 0422     		movs	r2, #4
 219 0072 0DEB0201 		add	r1, sp, r2
 220 0076 0A48     		ldr	r0, .L19
 221 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 222              	.LVL4:
 195:Core/Src/main.c ****   {
 223              		.loc 1 195 6 view .LVU62
 224 007c 68B9     		cbnz	r0, .L18
 202:Core/Src/main.c **** 
 225              		.loc 1 202 3 is_stmt 1 view .LVU63
 226 007e 0848     		ldr	r0, .L19
 227 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 228              	.LVL5:
 204:Core/Src/main.c **** 
 229              		.loc 1 204 1 is_stmt 0 view .LVU64
 230 0084 0FB0     		add	sp, sp, #60
 231              	.LCFI4:
 232              		.cfi_remember_state
 233              		.cfi_def_cfa_offset 4
 234              		@ sp needed
 235 0086 5DF804FB 		ldr	pc, [sp], #4
 236              	.L14:
 237              	.LCFI5:
 238              		.cfi_restore_state
 174:Core/Src/main.c ****   }
 239              		.loc 1 174 5 is_stmt 1 view .LVU65
 240 008a FFF7FEFF 		bl	Error_Handler
 241              	.LVL6:
 242              	.L15:
 179:Core/Src/main.c ****   }
 243              		.loc 1 179 5 view .LVU66
 244 008e FFF7FEFF 		bl	Error_Handler
 245              	.LVL7:
 246              	.L16:
 183:Core/Src/main.c ****   }
 247              		.loc 1 183 5 view .LVU67
 248 0092 FFF7FEFF 		bl	Error_Handler
 249              	.LVL8:
 250              	.L17:
 189:Core/Src/main.c ****   }
 251              		.loc 1 189 5 view .LVU68
 252 0096 FFF7FEFF 		bl	Error_Handler
 253              	.LVL9:
 254              	.L18:
 197:Core/Src/main.c ****   }
 255              		.loc 1 197 5 view .LVU69
 256 009a FFF7FEFF 		bl	Error_Handler
 257              	.LVL10:
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 13


 258              	.L20:
 259 009e 00BF     		.align	2
 260              	.L19:
 261 00a0 00000000 		.word	.LANCHOR0
 262              		.cfi_endproc
 263              	.LFE67:
 265              		.section	.text.SystemClock_Config,"ax",%progbits
 266              		.align	1
 267              		.global	SystemClock_Config
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	SystemClock_Config:
 273              	.LFB66:
 115:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 274              		.loc 1 115 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 64
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 00B5     		push	{lr}
 279              	.LCFI6:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 14, -4
 282 0002 91B0     		sub	sp, sp, #68
 283              	.LCFI7:
 284              		.cfi_def_cfa_offset 72
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 285              		.loc 1 116 3 view .LVU71
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 286              		.loc 1 116 22 is_stmt 0 view .LVU72
 287 0004 2822     		movs	r2, #40
 288 0006 0021     		movs	r1, #0
 289 0008 06A8     		add	r0, sp, #24
 290 000a FFF7FEFF 		bl	memset
 291              	.LVL11:
 117:Core/Src/main.c **** 
 292              		.loc 1 117 3 is_stmt 1 view .LVU73
 117:Core/Src/main.c **** 
 293              		.loc 1 117 22 is_stmt 0 view .LVU74
 294 000e 0023     		movs	r3, #0
 295 0010 0193     		str	r3, [sp, #4]
 296 0012 0293     		str	r3, [sp, #8]
 297 0014 0393     		str	r3, [sp, #12]
 298 0016 0493     		str	r3, [sp, #16]
 299 0018 0593     		str	r3, [sp, #20]
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 300              		.loc 1 122 3 is_stmt 1 view .LVU75
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 301              		.loc 1 122 36 is_stmt 0 view .LVU76
 302 001a 0223     		movs	r3, #2
 303 001c 0693     		str	r3, [sp, #24]
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 304              		.loc 1 123 3 is_stmt 1 view .LVU77
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 305              		.loc 1 123 30 is_stmt 0 view .LVU78
 306 001e 0122     		movs	r2, #1
 307 0020 0A92     		str	r2, [sp, #40]
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 14


 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 308              		.loc 1 124 3 is_stmt 1 view .LVU79
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 309              		.loc 1 124 41 is_stmt 0 view .LVU80
 310 0022 1022     		movs	r2, #16
 311 0024 0B92     		str	r2, [sp, #44]
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 312              		.loc 1 125 3 is_stmt 1 view .LVU81
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 313              		.loc 1 125 34 is_stmt 0 view .LVU82
 314 0026 0D93     		str	r3, [sp, #52]
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 315              		.loc 1 126 3 is_stmt 1 view .LVU83
 127:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 316              		.loc 1 127 3 view .LVU84
 127:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 317              		.loc 1 127 32 is_stmt 0 view .LVU85
 318 0028 4FF4E013 		mov	r3, #1835008
 319 002c 0F93     		str	r3, [sp, #60]
 128:Core/Src/main.c ****   {
 320              		.loc 1 128 3 is_stmt 1 view .LVU86
 128:Core/Src/main.c ****   {
 321              		.loc 1 128 7 is_stmt 0 view .LVU87
 322 002e 06A8     		add	r0, sp, #24
 323 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 324              	.LVL12:
 128:Core/Src/main.c ****   {
 325              		.loc 1 128 6 view .LVU88
 326 0034 88B9     		cbnz	r0, .L25
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 327              		.loc 1 134 3 is_stmt 1 view .LVU89
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 328              		.loc 1 134 31 is_stmt 0 view .LVU90
 329 0036 0F23     		movs	r3, #15
 330 0038 0193     		str	r3, [sp, #4]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 331              		.loc 1 136 3 is_stmt 1 view .LVU91
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 332              		.loc 1 136 34 is_stmt 0 view .LVU92
 333 003a 0223     		movs	r3, #2
 334 003c 0293     		str	r3, [sp, #8]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 335              		.loc 1 137 3 is_stmt 1 view .LVU93
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 336              		.loc 1 137 35 is_stmt 0 view .LVU94
 337 003e 0023     		movs	r3, #0
 338 0040 0393     		str	r3, [sp, #12]
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 339              		.loc 1 138 3 is_stmt 1 view .LVU95
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 340              		.loc 1 138 36 is_stmt 0 view .LVU96
 341 0042 4FF48062 		mov	r2, #1024
 342 0046 0492     		str	r2, [sp, #16]
 139:Core/Src/main.c **** 
 343              		.loc 1 139 3 is_stmt 1 view .LVU97
 139:Core/Src/main.c **** 
 344              		.loc 1 139 36 is_stmt 0 view .LVU98
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 15


 345 0048 0593     		str	r3, [sp, #20]
 141:Core/Src/main.c ****   {
 346              		.loc 1 141 3 is_stmt 1 view .LVU99
 141:Core/Src/main.c ****   {
 347              		.loc 1 141 7 is_stmt 0 view .LVU100
 348 004a 0121     		movs	r1, #1
 349 004c 01A8     		add	r0, sp, #4
 350 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 351              	.LVL13:
 141:Core/Src/main.c ****   {
 352              		.loc 1 141 6 view .LVU101
 353 0052 20B9     		cbnz	r0, .L26
 145:Core/Src/main.c **** 
 354              		.loc 1 145 1 view .LVU102
 355 0054 11B0     		add	sp, sp, #68
 356              	.LCFI8:
 357              		.cfi_remember_state
 358              		.cfi_def_cfa_offset 4
 359              		@ sp needed
 360 0056 5DF804FB 		ldr	pc, [sp], #4
 361              	.L25:
 362              	.LCFI9:
 363              		.cfi_restore_state
 130:Core/Src/main.c ****   }
 364              		.loc 1 130 5 is_stmt 1 view .LVU103
 365 005a FFF7FEFF 		bl	Error_Handler
 366              	.LVL14:
 367              	.L26:
 143:Core/Src/main.c ****   }
 368              		.loc 1 143 5 view .LVU104
 369 005e FFF7FEFF 		bl	Error_Handler
 370              	.LVL15:
 371              		.cfi_endproc
 372              	.LFE66:
 374              		.section	.text.main,"ax",%progbits
 375              		.align	1
 376              		.global	main
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 381              	main:
 382              	.LFB65:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 383              		.loc 1 66 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 10B5     		push	{r4, lr}
 388              	.LCFI10:
 389              		.cfi_def_cfa_offset 8
 390              		.cfi_offset 4, -8
 391              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 392              		.loc 1 74 3 view .LVU106
 393 0002 FFF7FEFF 		bl	HAL_Init
 394              	.LVL16:
  81:Core/Src/main.c **** 
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 16


 395              		.loc 1 81 3 view .LVU107
 396 0006 FFF7FEFF 		bl	SystemClock_Config
 397              	.LVL17:
  88:Core/Src/main.c ****   MX_TIM2_Init();
 398              		.loc 1 88 3 view .LVU108
 399 000a FFF7FEFF 		bl	MX_GPIO_Init
 400              	.LVL18:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 401              		.loc 1 89 3 view .LVU109
 402 000e FFF7FEFF 		bl	MX_TIM2_Init
 403              	.LVL19:
  91:Core/Src/main.c ****   /* USER CODE END 2 */
 404              		.loc 1 91 1 view .LVU110
 405 0012 0421     		movs	r1, #4
 406 0014 0748     		ldr	r0, .L32
 407 0016 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 408              	.LVL20:
 409 001a 08E0     		b	.L30
 410              	.LVL21:
 411              	.L29:
 412              	.LBB7:
 103:Core/Src/main.c **** 			HAL_Delay(50);
 413              		.loc 1 103 4 discriminator 3 view .LVU111
 414 001c 054B     		ldr	r3, .L32
 415 001e 1B68     		ldr	r3, [r3]
 416 0020 9C63     		str	r4, [r3, #56]
 104:Core/Src/main.c **** 		}
 417              		.loc 1 104 4 discriminator 3 view .LVU112
 418 0022 3220     		movs	r0, #50
 419 0024 FFF7FEFF 		bl	HAL_Delay
 420              	.LVL22:
 101:Core/Src/main.c **** 		{
 421              		.loc 1 101 24 discriminator 3 view .LVU113
 101:Core/Src/main.c **** 		{
 422              		.loc 1 101 25 is_stmt 0 discriminator 3 view .LVU114
 423 0028 0134     		adds	r4, r4, #1
 424              	.LVL23:
 425              	.L28:
 101:Core/Src/main.c **** 		{
 426              		.loc 1 101 18 is_stmt 1 discriminator 1 view .LVU115
 101:Core/Src/main.c **** 		{
 427              		.loc 1 101 3 is_stmt 0 discriminator 1 view .LVU116
 428 002a 632C     		cmp	r4, #99
 429 002c F6DD     		ble	.L29
 430              	.LVL24:
 431              	.L30:
 101:Core/Src/main.c **** 		{
 432              		.loc 1 101 3 discriminator 1 view .LVU117
 433              	.LBE7:
  96:Core/Src/main.c ****   {
 434              		.loc 1 96 3 is_stmt 1 view .LVU118
 101:Core/Src/main.c **** 		{
 435              		.loc 1 101 3 view .LVU119
 436              	.LBB8:
 101:Core/Src/main.c **** 		{
 437              		.loc 1 101 7 view .LVU120
 101:Core/Src/main.c **** 		{
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 17


 438              		.loc 1 101 11 is_stmt 0 view .LVU121
 439 002e 0024     		movs	r4, #0
 101:Core/Src/main.c **** 		{
 440              		.loc 1 101 3 view .LVU122
 441 0030 FBE7     		b	.L28
 442              	.L33:
 443 0032 00BF     		.align	2
 444              	.L32:
 445 0034 00000000 		.word	.LANCHOR0
 446              	.LBE8:
 447              		.cfi_endproc
 448              	.LFE65:
 450              		.global	htim2
 451              		.section	.bss.htim2,"aw",%nobits
 452              		.align	2
 453              		.set	.LANCHOR0,. + 0
 456              	htim2:
 457 0000 00000000 		.space	72
 457      00000000 
 457      00000000 
 457      00000000 
 457      00000000 
 458              		.text
 459              	.Letext0:
 460              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 461              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 462              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 463              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 464              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 465              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 466              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 467              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 468              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 469              		.file 12 "Core/Inc/main.h"
 470              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 471              		.file 14 "<built-in>"
ARM GAS  C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:59     .text.MX_GPIO_Init:0000001c $d
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:64     .text.Error_Handler:00000000 $t
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:70     .text.Error_Handler:00000000 Error_Handler
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:102    .text.MX_TIM2_Init:00000000 $t
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:107    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:261    .text.MX_TIM2_Init:000000a0 $d
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:266    .text.SystemClock_Config:00000000 $t
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:272    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:375    .text.main:00000000 $t
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:381    .text.main:00000000 main
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:445    .text.main:00000034 $d
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:456    .bss.htim2:00000000 htim2
C:\Users\tungc\AppData\Local\Temp\ccn0UO4U.s:452    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_Delay
