
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.058755                       # Number of seconds simulated
sim_ticks                                 58754942400                       # Number of ticks simulated
final_tick                                58754942400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195199                       # Simulator instruction rate (inst/s)
host_op_rate                                   316032                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45348637                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757260                       # Number of bytes of host memory used
host_seconds                                  1295.63                       # Real time elapsed on the host
sim_insts                                   252905491                       # Number of instructions simulated
sim_ops                                     409459606                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           56192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          111872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             168064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2626                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             956379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1904044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2860423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        956379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           956379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            956379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1904044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2860423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 168064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  168064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   58754832800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.165899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.537316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.136945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          154     35.48%     35.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           91     20.97%     56.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      8.53%     64.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      5.53%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.30%     72.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.61%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      2.53%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.38%     78.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           94     21.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          434                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     83768150                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               133005650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13130000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31899.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50649.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   22374269.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2092020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1096755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12102300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         151201440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             50671860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9610560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       311526660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       225846240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13802633145                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            14566820460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            247.925023                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          58618619300                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     19497200                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      64398000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  57347387300                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    588137500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52316650                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    683205750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1078140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   550275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6647340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             17367330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2212800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        77131260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        46623360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14029211100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            14215241445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.941203                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          58711061650                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4281000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14650000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  58420531200                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    121415400                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      24901600                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    169163200                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                54766312                       # Number of BP lookups
system.cpu.branchPred.condPredicted          54766312                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            417773                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50645317                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  402323                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              21386                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        50645317                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           48843645                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1801672                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        59429                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        146887357                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2670023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      262905607                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    54766312                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           49245968                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     143697619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  837089                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  954                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           951                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2588549                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22993                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          146788125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.901352                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.316694                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3861851      2.63%      2.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 35198217     23.98%     26.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6430792      4.38%     30.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 27364881     18.64%     49.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 73932384     50.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            146788125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.372846                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.789845                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1236882                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1452545                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 142984047                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                696107                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 418544                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              420756041                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 418544                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1714129                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  967516                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5644                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 143060660                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                621632                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              419522042                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 18627                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  89140                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  57098                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 269109                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           599522395                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1078415643                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        615741909                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4830243                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             585254126                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14268269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                248                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            250                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    733266                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30556043                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13934392                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            279939                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           103189                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  417115561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1706                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 415494536                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             23516                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7657661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7879451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            962                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     146788125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.830573                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.132712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4842253      3.30%      3.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7549651      5.14%      8.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            48577657     33.09%     41.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39532338     26.93%     68.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            40619771     27.67%     96.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4285257      2.92%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1381198      0.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       146788125                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16149      7.67%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12319      5.85%     13.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                179068     85.01%     98.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3061      1.45%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            363891      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             368198226     88.62%     88.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                31233      0.01%     88.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2835      0.00%     88.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2406558      0.58%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                110      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29948964      7.21%     96.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13523769      3.25%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          692293      0.17%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         326657      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              415494536                       # Type of FU issued
system.cpu.iq.rate                           2.828661                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      210640                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000507                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          969815572                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         420659712                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    410152395                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8195781                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4116035                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4009904                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              411233809                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4107476                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           727036                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       582937                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1750                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          827                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       225621                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        65263                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         92233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 418544                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  860637                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15821                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           417117267                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            307520                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30556043                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13934392                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                732                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4925                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7299                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            827                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         257842                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       187583                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               445425                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             414542743                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30604120                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            951793                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     44439223                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 53253461                       # Number of branches executed
system.cpu.iew.exec_stores                   13835103                       # Number of stores executed
system.cpu.iew.exec_rate                     2.822181                       # Inst execution rate
system.cpu.iew.wb_sent                      414187848                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     414162299                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 309720881                       # num instructions producing a value
system.cpu.iew.wb_consumers                 420019896                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.819591                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.737396                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7657677                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            417835                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    145581974                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.812571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.658409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5973786      4.10%      4.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2547681      1.75%      5.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4269596      2.93%      8.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    132790911     91.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    145581974                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            252905491                       # Number of instructions committed
system.cpu.commit.committedOps              409459606                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       43681877                       # Number of memory references committed
system.cpu.commit.loads                      29973106                       # Number of loads committed
system.cpu.commit.membars                         340                       # Number of memory barriers committed
system.cpu.commit.branches                   52841964                       # Number of branches committed
system.cpu.commit.fp_insts                    3958395                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 406109121                       # Number of committed integer instructions.
system.cpu.commit.function_calls               335870                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       294370      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        363078415     88.67%     88.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           31165      0.01%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2828      0.00%     88.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2370841      0.58%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           110      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        29359880      7.17%     96.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13388484      3.27%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       613226      0.15%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       320287      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         409459606                       # Class of committed instruction
system.cpu.commit.bw_lim_events             132790911                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    429908346                       # The number of ROB reads
system.cpu.rob.rob_writes                   835441950                       # The number of ROB writes
system.cpu.timesIdled                             580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           99232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   252905491                       # Number of Instructions Simulated
system.cpu.committedOps                     409459606                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.580799                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.580799                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.721765                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.721765                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                607317104                       # number of integer regfile reads
system.cpu.int_regfile_writes               343120831                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4772143                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3575807                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 301381425                       # number of cc regfile reads
system.cpu.cc_regfile_writes                244825861                       # number of cc regfile writes
system.cpu.misc_regfile_reads               151111218                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    443                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1277589                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.711467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38726219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1278101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.299811                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          70974400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.711467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         348749221                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        348749221                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25089068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25089068                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     13637150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13637150                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      38726218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38726218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     38726218                       # number of overall hits
system.cpu.dcache.overall_hits::total        38726218                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4636050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4636050                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        71622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71622                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4707672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4707672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4707672                       # number of overall misses
system.cpu.dcache.overall_misses::total       4707672                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  39112969600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39112969600                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    859632630                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    859632630                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  39972602230                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39972602230                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  39972602230                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39972602230                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     29725118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29725118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     13708772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13708772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     43433890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43433890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     43433890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43433890                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.155964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.155964                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005225                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.108387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.108387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108387                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  8436.701416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8436.701416                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 12002.354444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12002.354444                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  8490.948866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8490.948866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  8490.948866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8490.948866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        85997                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17941                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.793323                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1276997                       # number of writebacks
system.cpu.dcache.writebacks::total           1276997                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3427792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3427792                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1778                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3429570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3429570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3429570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3429570                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1208258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1208258                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69844                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1278102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1278102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1278102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1278102                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11655864000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11655864000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    791163844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    791163844                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12447027844                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12447027844                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12447027844                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12447027844                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040648                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029426                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9646.833706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9646.833706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11327.584961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11327.584961                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9738.681141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9738.681141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9738.681141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9738.681141                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               469                       # number of replacements
system.cpu.icache.tags.tagsinuse           483.455042                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2587303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2640.105102                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   483.455042                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.944248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20709365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20709365                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2587303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2587303                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2587303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2587303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2587303                       # number of overall hits
system.cpu.icache.overall_hits::total         2587303                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1245                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1245                       # number of overall misses
system.cpu.icache.overall_misses::total          1245                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    144309600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144309600                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    144309600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144309600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    144309600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144309600                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2588548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2588548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2588548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2588548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2588548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2588548                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000481                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000481                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 115911.325301                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 115911.325301                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 115911.325301                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 115911.325301                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 115911.325301                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 115911.325301                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1350                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets         1350                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          469                       # number of writebacks
system.cpu.icache.writebacks::total               469                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          982                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          982                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          982                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    113675200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113675200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    113675200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113675200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    113675200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113675200                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000379                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000379                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 115758.859470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115758.859470                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 115758.859470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115758.859470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 115758.859470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115758.859470                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1879.718123                       # Cycle average of tags in use
system.l2.tags.total_refs                     2554510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    972.776085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        618.230585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1261.487538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.037734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.076995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.114729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1854                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.160278                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20459722                       # Number of tag accesses
system.l2.tags.data_accesses                 20459722                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1276997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1276997                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          469                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              469                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              68848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68848                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1207505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1207505                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   102                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1276353                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1276455                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  102                       # number of overall hits
system.l2.overall_hits::cpu.data              1276353                       # number of overall hits
system.l2.overall_hits::total                 1276455                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1627                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              879                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             121                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 879                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1748                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2627                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                879                       # number of overall misses
system.l2.overall_misses::cpu.data               1748                       # number of overall misses
system.l2.overall_misses::total                  2627                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    128656400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     128656400                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    111606800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111606800                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     17440400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17440400                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     111606800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     146096800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        257703600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    111606800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    146096800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       257703600                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1276997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1276997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          469                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          469                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1207626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1207626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1278101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1279082                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1278101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1279082                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.023086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.023086                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.896024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896024                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000100                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.896024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001368                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002054                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.896024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001368                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002054                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79075.845114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79075.845114                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 126970.193402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 126970.193402                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 144135.537190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 144135.537190                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 126970.193402                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83579.405034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98098.058622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 126970.193402                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83579.405034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98098.058622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         1627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1627                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          879                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          121                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2627                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    115372400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    115372400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    104483200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104483200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     16460400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16460400                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    104483200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    131832800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    236316000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    104483200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    131832800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    236316000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.023086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.023086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.896024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.000100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.896024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002054                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.896024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002054                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70911.124770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70911.124770                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 118865.984073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118865.984073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 136036.363636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 136036.363636                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 118865.984073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75419.221968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89956.604492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 118865.984073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75419.221968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89956.604492                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                999                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1627                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           999                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2626                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4200800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13909800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2557142                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1278060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58754942400                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1208607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1276997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           982                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1207626                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3833793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3836224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        92736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    163526272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              163619008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1279084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002339                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1279077    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1279084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2044829600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1178796                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1533721600                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
