--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: 'C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array', 
                   Line: 186, Column: 0 }
Function:        _ZNSt5arrayIbLm3EEixEm
Args:            
  - String:          'Inlining function '''
  - Callee:          'std::__array_traits<bool, 3ul>::_S_ref(bool const (&) [3], unsigned long)'
    DebugLoc:        { File: 'C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array', 
                       Line: 56, Column: 0 }
  - String:          ''' into '''
  - Caller:          'std::array<bool, 3ul>::operator[](unsigned long)'
    DebugLoc:        { File: 'C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array', 
                       Line: 186, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
Function:        _Z18ripple_carry_adderRSt5arrayIbLm3EES1_bS1_Rb
Args:            
  - String:          'Inlining function '''
  - Callee:          'std::array<bool, 3ul>::operator[](unsigned long)'
    DebugLoc:        { File: 'C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array', 
                       Line: 186, Column: 0 }
  - String:          ''' into '''
  - Caller:          'ripple_carry_adder(std::array<bool, 3ul>&, std::array<bool, 3ul>&, bool, std::array<bool, 3ul>&, bool&)'
    DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-inliner
Name:            Inline
DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
Function:        _Z18ripple_carry_adderRSt5arrayIbLm3EES1_bS1_Rb
Args:            
  - String:          'Inlining function '''
  - Callee:          'full_adder(bool, bool, bool, bool&, bool&)'
    DebugLoc:        { File: full_adder.cpp, Line: 4, Column: 0 }
  - String:          ''' into '''
  - Caller:          'ripple_carry_adder(std::array<bool, 3ul>&, std::array<bool, 3ul>&, bool, std::array<bool, 3ul>&, bool&)'
    DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
Function:        _Z18ripple_carry_adderRSt5arrayIbLm3EES1_bS1_Rb
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            sum
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '3'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
Function:        _Z18ripple_carry_adderRSt5arrayIbLm3EES1_bS1_Rb
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            b
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '3'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: ripple_carry_adder.cpp, Line: 4, Column: 0 }
Function:        _Z18ripple_carry_adderRSt5arrayIbLm3EES1_bS1_Rb
Args:            
  - String:          'Aggregating '
  - HwTyName:        scalar
  - String:          ' variable '''
  - Name:            a
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '3'
  - String:          '-bits'
...
--- !HLSReportInfo
Pass:            auto-loop-pipeline
Name:            AutoLoopPipeline
Args:            
  - String:          'automatically set the pipeline for Loop< '
  - LoopName:        VITIS_LOOP_7_1
  - String:          '> at '
  - LoopLoc:         'ripple_carry_adder.cpp:7:21'
  - String:          ' '
...
