{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671531640278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671531640283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 13:20:40 2022 " "Processing started: Tue Dec 20 13:20:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671531640283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531640283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_nios_vga -c simple_nios_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_nios_vga -c simple_nios_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531640283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671531641067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671531641067 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkinter.qsys " "Elaborating Platform Designer system entity \"clkinter.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531649105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:52 Progress: Loading lecture_3/clkinter.qsys " "2022.12.20.14:20:52 Progress: Loading lecture_3/clkinter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531652295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:52 Progress: Reading input file " "2022.12.20.14:20:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531652768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:52 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2022.12.20.14:20:52 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531652815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531653137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:53 Progress: Parameterizing module altclkctrl_0 " "2022.12.20.14:20:53 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531653137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:53 Progress: Building connections " "2022.12.20.14:20:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531653139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:53 Progress: Parameterizing connections " "2022.12.20.14:20:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531653139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:53 Progress: Validating " "2022.12.20.14:20:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531653158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:53 Progress: Done reading input file " "2022.12.20.14:20:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531653690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:54 : clkinter.altclkctrl_0: Targeting device family: Cyclone IV E. " "2022.12.20.14:20:54 : clkinter.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531654009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:54 : clkinter.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2022.12.20.14:20:54 : clkinter.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531654009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkinter: Generating clkinter \"clkinter\" for QUARTUS_SYNTH " "Clkinter: Generating clkinter \"clkinter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531654349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkinter_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkinter_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531654963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkinter\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkinter\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531655184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkinter: Done \"clkinter\" with 2 modules, 2 files " "Clkinter: Done \"clkinter\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531655185 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkinter.qsys " "Finished elaborating Platform Designer system entity \"clkinter.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531655907 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkdriver.qsys " "Elaborating Platform Designer system entity \"clkdriver.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531655914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:58 Progress: Loading lecture_3/clkdriver.qsys " "2022.12.20.14:20:58 Progress: Loading lecture_3/clkdriver.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531658997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:59 Progress: Reading input file " "2022.12.20.14:20:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:59 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2022.12.20.14:20:59 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659494 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:59 Progress: Parameterizing module altclkctrl_0 " "2022.12.20.14:20:59 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:59 Progress: Building connections " "2022.12.20.14:20:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:59 Progress: Parameterizing connections " "2022.12.20.14:20:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:20:59 Progress: Validating " "2022.12.20.14:20:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531659637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:00 Progress: Done reading input file " "2022.12.20.14:21:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531660188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:00 : clkdriver.altclkctrl_0: Targeting device family: Cyclone IV E. " "2022.12.20.14:21:00 : clkdriver.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531660506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:00 : clkdriver.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted. " "2022.12.20.14:21:00 : clkdriver.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531660506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkdriver: Generating clkdriver \"clkdriver\" for QUARTUS_SYNTH " "Clkdriver: Generating clkdriver \"clkdriver\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531660833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkdriver_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkdriver_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531661435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkdriver\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkdriver\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531661523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkdriver: Done \"clkdriver\" with 2 modules, 2 files " "Clkdriver: Done \"clkdriver\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531661523 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkdriver.qsys " "Finished elaborating Platform Designer system entity \"clkdriver.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531662230 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system_t3.qsys " "Elaborating Platform Designer system entity \"system_t3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531662258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:05 Progress: Loading lecture_3/system_t3.qsys " "2022.12.20.14:21:05 Progress: Loading lecture_3/system_t3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531665252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:05 Progress: Reading input file " "2022.12.20.14:21:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531665716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:05 Progress: Adding clk_0 \[clock_source 18.0\] " "2022.12.20.14:21:05 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531665787 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 18.0) " "Clk_0: Used clock_source 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module clk_0 " "2022.12.20.14:21:06 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding master_0 \[altera_jtag_avalon_master 18.0\] " "2022.12.20.14:21:06 Progress: Adding master_0 \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666381 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Master_0: Used altera_jtag_avalon_master 18.1 (instead of 18.0) " "Master_0: Used altera_jtag_avalon_master 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module master_0 " "2022.12.20.14:21:06 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2022.12.20.14:21:06 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666431 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module nios2_gen2_0 " "2022.12.20.14:21:06 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2022.12.20.14:21:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666589 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module onchip_memory2_0 " "2022.12.20.14:21:06 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 18.0\] " "2022.12.20.14:21:06 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module parallel_port_0 " "2022.12.20.14:21:06 Progress: Parameterizing module parallel_port_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\] " "2022.12.20.14:21:06 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666911 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram_controller_0: Used altera_avalon_new_sdram_controller 18.1 (instead of 18.0) " "Sdram_controller_0: Used altera_avalon_new_sdram_controller 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module sdram_controller_0 " "2022.12.20.14:21:06 Progress: Parameterizing module sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding sgdma_0 \[altera_avalon_sgdma 18.0\] " "2022.12.20.14:21:06 Progress: Adding sgdma_0 \[altera_avalon_sgdma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666932 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sgdma_0: Used altera_avalon_sgdma 18.1 (instead of 18.0) " "Sgdma_0: Used altera_avalon_sgdma 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Parameterizing module sgdma_0 " "2022.12.20.14:21:06 Progress: Parameterizing module sgdma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:06 Progress: Adding st2vga_0 \[st2vga 1.0\] " "2022.12.20.14:21:06 Progress: Adding st2vga_0 \[st2vga 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531666948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:07 Progress: Parameterizing module st2vga_0 " "2022.12.20.14:21:07 Progress: Parameterizing module st2vga_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531667226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:07 Progress: Building connections " "2022.12.20.14:21:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531667226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:07 Progress: Parameterizing connections " "2022.12.20.14:21:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531667257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:07 Progress: Validating " "2022.12.20.14:21:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531667260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.14:21:08 Progress: Done reading input file " "2022.12.20.14:21:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531668620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "System_t3.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531669571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System_t3.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531669571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System_t3.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531669572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3: Generating system_t3 \"system_t3\" for QUARTUS_SYNTH " "System_t3: Generating system_t3 \"system_t3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531670059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"system_t3\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"system_t3\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531675381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system_t3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system_t3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531675905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system_t3_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system_t3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531675914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t3_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0002_onchip_memory2_0_gen//system_t3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t3_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0002_onchip_memory2_0_gen//system_t3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531675914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system_t3_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system_t3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system_t3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system_t3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: Starting Generation of Parallel Port " "Parallel_port_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: \"system_t3\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\" " "Parallel_port_0: \"system_t3\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Starting RTL generation for module 'system_t3_sdram_controller_0' " "Sdram_controller_0: Starting RTL generation for module 'system_t3_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_t3_sdram_controller_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0004_sdram_controller_0_gen//system_t3_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_t3_sdram_controller_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0004_sdram_controller_0_gen//system_t3_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Done RTL generation for module 'system_t3_sdram_controller_0' " "Sdram_controller_0: Done RTL generation for module 'system_t3_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: \"system_t3\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\" " "Sdram_controller_0: \"system_t3\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Starting RTL generation for module 'system_t3_sgdma_0' " "Sgdma_0: Starting RTL generation for module 'system_t3_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t3_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0005_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0005_sgdma_0_gen//system_t3_sgdma_0_component_configuration.pl  --do_build_sim=0  \] " "Sgdma_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t3_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0005_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0005_sgdma_0_gen//system_t3_sgdma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531676729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Done RTL generation for module 'system_t3_sgdma_0' " "Sgdma_0: Done RTL generation for module 'system_t3_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531677279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: \"system_t3\" instantiated altera_avalon_sgdma \"sgdma_0\" " "Sgdma_0: \"system_t3\" instantiated altera_avalon_sgdma \"sgdma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531677288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St2vga_0: \"system_t3\" instantiated st2vga \"st2vga_0\" " "St2vga_0: \"system_t3\" instantiated st2vga \"st2vga_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531677290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531681080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531681359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531681632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531681915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531682188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system_t3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system_t3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531683982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system_t3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system_t3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531683991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system_t3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system_t3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_t3_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system_t3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t3_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0017_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0017_cpu_gen//system_t3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t3_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0017_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_5325013727501834949.dir/0017_cpu_gen//system_t3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531684120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:24 (*) Starting Nios II generation " "Cpu: # 2022.12.20 13:21:24 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:24 (*)   Checking for plaintext license. " "Cpu: # 2022.12.20 13:21:24 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.20 13:21:25 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.20 13:21:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.20 13:21:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Plaintext license not found. " "Cpu: # 2022.12.20 13:21:25 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.12.20 13:21:25 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.20 13:21:25 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.20 13:21:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.20 13:21:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.12.20 13:21:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.12.20 13:21:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)   Creating all objects for CPU " "Cpu: # 2022.12.20 13:21:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)     Testbench " "Cpu: # 2022.12.20 13:21:25 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)     Instruction decoding " "Cpu: # 2022.12.20 13:21:25 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)       Instruction fields " "Cpu: # 2022.12.20 13:21:25 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:25 (*)       Instruction decodes " "Cpu: # 2022.12.20 13:21:25 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:26 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.12.20 13:21:26 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:26 (*)       Instruction controls " "Cpu: # 2022.12.20 13:21:26 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:26 (*)     Pipeline frontend " "Cpu: # 2022.12.20 13:21:26 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:26 (*)     Pipeline backend " "Cpu: # 2022.12.20 13:21:26 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:27 (*)   Generating RTL from CPU objects " "Cpu: # 2022.12.20 13:21:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:28 (*)   Creating encrypted RTL " "Cpu: # 2022.12.20 13:21:28 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 13:21:29 (*) Done Nios II generation " "Cpu: # 2022.12.20 13:21:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_t3_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system_t3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_0_avalon_parallel_port_slave_translator\" " "Parallel_port_0_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_0_avalon_parallel_port_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_0_avalon_parallel_port_slave_agent\" " "Parallel_port_0_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_0_avalon_parallel_port_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\" " "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\" " "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\" " "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\" " "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531689848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531690523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531691095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531691104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531691108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3: Done \"system_t3\" with 56 modules, 91 files " "System_t3: Done \"system_t3\" with 56 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531691108 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system_t3.qsys " "Finished elaborating Platform Designer system entity \"system_t3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531692071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2vga.v 1 1 " "Found 1 design units, including 1 entities, in source file st2vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 st2vga " "Found entity 1: st2vga" {  } { { "st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/st2vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_vga " "Found entity 1: simple_nios_vga" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vga_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_vga_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_vga_scan " "Found entity 1: simple_vga_scan" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkinter/clkinter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkinter/clkinter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkinter " "Found entity 1: clkinter" {  } { { "db/ip/clkinter/clkinter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/clkinter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkinter_altclkctrl_0_sub " "Found entity 1: clkinter_altclkctrl_0_sub" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692445 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkinter_altclkctrl_0 " "Found entity 2: clkinter_altclkctrl_0" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkdriver/clkdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkdriver/clkdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdriver " "Found entity 1: clkdriver" {  } { { "db/ip/clkdriver/clkdriver.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkdriver/clkdriver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdriver_altclkctrl_0_sub " "Found entity 1: clkdriver_altclkctrl_0_sub" {  } { { "db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692474 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdriver_altclkctrl_0 " "Found entity 2: clkdriver_altclkctrl_0" {  } { { "db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system_t3/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system_t3/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692513 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692513 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692526 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692536 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692536 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692536 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692536 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system_t3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system_t3/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692557 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system_t3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/st2vga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/st2vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 st2vga " "Found entity 1: st2vga" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_irq_mapper " "Found entity 1: system_t3_irq_mapper" {  } { { "db/ip/system_t3/submodules/system_t3_irq_mapper.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0 " "Found entity 1: system_t3_master_0" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0_b2p_adapter " "Found entity 1: system_t3_master_0_b2p_adapter" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0_p2b_adapter " "Found entity 1: system_t3_master_0_p2b_adapter" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0_timing_adt " "Found entity 1: system_t3_master_0_timing_adt" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0 " "Found entity 1: system_t3_mm_interconnect_0" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_003 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_005 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_005" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux_003 " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux_004 " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692659 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router " "Found entity 2: system_t3_mm_interconnect_0_router" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692664 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_001 " "Found entity 2: system_t3_mm_interconnect_0_router_001" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692669 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_002 " "Found entity 2: system_t3_mm_interconnect_0_router_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692674 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_003 " "Found entity 2: system_t3_mm_interconnect_0_router_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692679 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_005 " "Found entity 2: system_t3_mm_interconnect_0_router_005" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692684 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_006 " "Found entity 2: system_t3_mm_interconnect_0_router_006" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_008_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692689 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_008 " "Found entity 2: system_t3_mm_interconnect_0_router_008" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_009_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692694 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_009 " "Found entity 2: system_t3_mm_interconnect_0_router_009" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671531692696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_010_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692699 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_010 " "Found entity 2: system_t3_mm_interconnect_0_router_010" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_t3_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_demux_004 " "Found entity 1: system_t3_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_003 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_005 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_005" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0 " "Found entity 1: system_t3_nios2_gen2_0" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531692727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531692727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: system_t3_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: system_t3_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_t3_nios2_gen2_0_cpu_bht_module " "Found entity 3: system_t3_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_t3_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: system_t3_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t3_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: system_t3_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t3_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 6: system_t3_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t3_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 7: system_t3_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 8: system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 9: system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t3_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 10: system_t3_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 11: system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 12: system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_t3_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 16: system_t3_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_t3_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 17: system_t3_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_t3_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 18: system_t3_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_t3_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 19: system_t3_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_t3_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 20: system_t3_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 21: system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_t3_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 22: system_t3_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_t3_nios2_gen2_0_cpu_nios2_oci " "Found entity 23: system_t3_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_t3_nios2_gen2_0_cpu " "Found entity 24: system_t3_nios2_gen2_0_cpu" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system_t3_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system_t3_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system_t3_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_mult_cell " "Found entity 1: system_t3_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_test_bench " "Found entity 1: system_t3_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_onchip_memory2_0 " "Found entity 1: system_t3_onchip_memory2_0" {  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_parallel_port_0 " "Found entity 1: system_t3_parallel_port_0" {  } { { "db/ip/system_t3/submodules/system_t3_parallel_port_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_parallel_port_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_sdram_controller_0_input_efifo_module " "Found entity 1: system_t3_sdram_controller_0_input_efifo_module" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693306 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_sdram_controller_0 " "Found entity 2: system_t3_sdram_controller_0" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_sgdma_0.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/system_t3/submodules/system_t3_sgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_system_t3_sgdma_0 " "Found entity 1: control_status_slave_which_resides_within_system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_system_t3_sgdma_0 " "Found entity 3: descriptor_read_which_resides_within_system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_system_t3_sgdma_0 " "Found entity 4: descriptor_write_which_resides_within_system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t3_sgdma_0_chain " "Found entity 5: system_t3_sgdma_0_chain" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t3_sgdma_0_command_grabber " "Found entity 6: system_t3_sgdma_0_command_grabber" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t3_sgdma_0_m_read " "Found entity 7: system_t3_sgdma_0_m_read" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t3_sgdma_0_m_readfifo_m_readfifo " "Found entity 8: system_t3_sgdma_0_m_readfifo_m_readfifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t3_sgdma_0_m_readfifo " "Found entity 9: system_t3_sgdma_0_m_readfifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t3_sgdma_0_command_fifo " "Found entity 10: system_t3_sgdma_0_command_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t3_sgdma_0_desc_address_fifo " "Found entity 11: system_t3_sgdma_0_desc_address_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t3_sgdma_0_status_token_fifo " "Found entity 12: system_t3_sgdma_0_status_token_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t3_sgdma_0 " "Found entity 13: system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/system_t3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/system_t3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3 " "Found entity 1: system_t3" {  } { { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531693340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531693340 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671531693410 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671531693410 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671531693411 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671531693412 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sgdma_0.v(1460) " "Verilog HDL or VHDL warning at system_t3_sgdma_0.v(1460): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1460 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671531693414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_nios_vga " "Elaborating entity \"simple_nios_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671531693815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll1_i " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll1_i\"" {  } { { "simple_nios_vga.sv" "pll1_i" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531693837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll1_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll1_i\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll1_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll1_i\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll1_i\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll1_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1250 " "Parameter \"clk1_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694169 ""}  } { { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531694169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531694230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531694230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkinter clkinter:clkinter1 " "Elaborating entity \"clkinter\" for hierarchy \"clkinter:clkinter1\"" {  } { { "simple_nios_vga.sv" "clkinter1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkinter_altclkctrl_0 clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkinter_altclkctrl_0\" for hierarchy \"clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/clkinter/clkinter.v" "altclkctrl_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/clkinter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkinter_altclkctrl_0_sub clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component " "Elaborating entity \"clkinter_altclkctrl_0_sub\" for hierarchy \"clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\"" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "clkinter_altclkctrl_0_sub_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3 system_t3:u0 " "Elaborating entity \"system_t3\" for hierarchy \"system_t3:u0\"" {  } { { "simple_nios_vga.sv" "u0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0 system_t3:u0\|system_t3_master_0:master_0 " "Elaborating entity \"system_t3_master_0\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\"" {  } { { "db/ip/system_t3/system_t3.v" "master_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531694374 ""}  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531694374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531694387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531695221 ""}  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531695221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531695289 ""}  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531695289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0_timing_adt system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_timing_adt:timing_adt " "Elaborating entity \"system_t3_master_0_timing_adt\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "timing_adt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready system_t3_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at system_t3_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531695381 "|simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|system_t3_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "b2p" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "p2b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "transacto" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0_b2p_adapter system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"system_t3_master_0_b2p_adapter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "b2p_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_t3_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_t3_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531695478 "|simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|system_t3_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_t3_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_t3_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671531695479 "|simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|system_t3_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0_p2b_adapter system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"system_t3_master_0_p2b_adapter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "p2b_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system_t3_nios2_gen2_0\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system_t3/system_t3.v" "nios2_gen2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system_t3_nios2_gen2_0_cpu\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" "cpu" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_test_bench system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_test_bench:the_system_t3_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_test_bench:the_system_t3_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 5510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_ic_data_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 6512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531695920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ed1 " "Found entity 1: altsyncram_0ed1" {  } { { "db/altsyncram_0ed1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_0ed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531696179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531696179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ed1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_0ed1:auto_generated " "Elaborating entity \"altsyncram_0ed1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_0ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_ic_tag_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 6578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6d1 " "Found entity 1: altsyncram_r6d1" {  } { { "db/altsyncram_r6d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_r6d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531696333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531696333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6d1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r6d1:auto_generated " "Elaborating entity \"altsyncram_r6d1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r6d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_bht_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_bht_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_bht" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 6776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531696467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531696467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_register_bank_a_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531696603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531696603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_register_bank_b_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_mult_cell system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 8388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_udu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_udu2 " "Found entity 1: altera_mult_add_udu2" {  } { { "db/altera_mult_add_udu2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_udu2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531696838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531696838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_udu2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated " "Elaborating entity \"altera_mult_add_udu2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_udu2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_udu2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531696981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531697997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_eou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_eou2 " "Found entity 1: altera_mult_add_eou2" {  } { { "db/altera_mult_add_eou2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_eou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531698216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531698216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_eou2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated " "Elaborating entity \"altera_mult_add_eou2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_eou2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_eou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531698737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_dou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_dou2 " "Found entity 1: altera_mult_add_dou2" {  } { { "db/altera_mult_add_dou2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_dou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531699451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531699451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_dou2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated " "Elaborating entity \"altera_mult_add_dou2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_dou2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_dou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531699940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531700322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531700599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2v2 " "Found entity 1: altera_mult_add_t2v2" {  } { { "db/altera_mult_add_t2v2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_t2v2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531700656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531700656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2v2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated " "Elaborating entity \"altera_mult_add_t2v2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531700662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2v2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_t2v2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531700685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 8718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_debug system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_break system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531701969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_itrace system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_fifo system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_pib system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t3_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t3_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_im system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_im:the_system_t3_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_im:the_system_t3_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_avalon_reg system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_ocimem system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531702541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531702541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_debug_slave_wrapper system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_debug_slave_tck system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t3_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_debug_slave_sysclk system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system_t3_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_onchip_memory2_0 system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_t3_onchip_memory2_0\" for hierarchy \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/system_t3/system_t3.v" "onchip_memory2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_t3_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_t3_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531702767 ""}  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531702767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bbh1 " "Found entity 1: altsyncram_bbh1" {  } { { "db/altsyncram_bbh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_bbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531702822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531702822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bbh1 system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bbh1:auto_generated " "Elaborating entity \"altsyncram_bbh1\" for hierarchy \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531702827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_parallel_port_0 system_t3:u0\|system_t3_parallel_port_0:parallel_port_0 " "Elaborating entity \"system_t3_parallel_port_0\" for hierarchy \"system_t3:u0\|system_t3_parallel_port_0:parallel_port_0\"" {  } { { "db/ip/system_t3/system_t3.v" "parallel_port_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data system_t3_parallel_port_0.v(91) " "Verilog HDL or VHDL warning at system_t3_parallel_port_0.v(91): object \"data\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/system_t3_parallel_port_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_parallel_port_0.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531703081 "|simple_nios_vga|system_t3:u0|system_t3_parallel_port_0:parallel_port_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sdram_controller_0 system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"system_t3_sdram_controller_0\" for hierarchy \"system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\"" {  } { { "db/ip/system_t3/system_t3.v" "sdram_controller_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sdram_controller_0_input_efifo_module system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module " "Elaborating entity \"system_t3_sdram_controller_0_input_efifo_module\" for hierarchy \"system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "the_system_t3_sdram_controller_0_input_efifo_module" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0 " "Elaborating entity \"system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\"" {  } { { "db/ip/system_t3/system_t3.v" "sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_chain system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain " "Elaborating entity \"system_t3_sgdma_0_chain\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_chain" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0 " "Elaborating entity \"control_status_slave_which_resides_within_system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_control_status_slave_which_resides_within_system_t3_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0 " "Elaborating entity \"descriptor_read_which_resides_within_system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_descriptor_read_which_resides_within_system_t3_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531703495 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531703495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/mux_drc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531703775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531703775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_0bf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531703965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Elaborating entity \"cntr_0bf\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531703973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704050 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cmpr_6fg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Elaborating entity \"cmpr_6fg\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0 " "Elaborating entity \"descriptor_write_which_resides_within_system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_descriptor_write_which_resides_within_system_t3_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_command_grabber system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber " "Elaborating entity \"system_t3_sgdma_0_command_grabber\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_command_grabber" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_m_read system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read " "Elaborating entity \"system_t3_sgdma_0_m_read\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_m_read" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704307 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "system_t3_sgdma_0.v(1461) " "Verilog HDL Case Statement information at system_t3_sgdma_0.v(1461): all case item expressions in this case statement are onehot" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1461 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1671531704310 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_m_readfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo " "Elaborating entity \"system_t3_sgdma_0_m_readfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_m_readfifo_m_readfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo " "Elaborating entity \"system_t3_sgdma_0_m_readfifo_m_readfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_m_readfifo_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531704480 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531704480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q041 " "Found entity 1: scfifo_q041" {  } { { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_q041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q041 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated " "Elaborating entity \"scfifo_q041\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1741 " "Found entity 1: a_dpfifo_1741" {  } { { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1741 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo " "Elaborating entity \"a_dpfifo_1741\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\"" {  } { { "db/scfifo_q041.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_q041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdh1 " "Found entity 1: altsyncram_pdh1" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_pdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdh1 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram " "Elaborating entity \"altsyncram_pdh1\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\"" {  } { { "db/a_dpfifo_1741.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1741.tdf" "almost_full_comparer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:two_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_1741.tdf" "two_comparison" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1741.tdf" "rd_ptr_msb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_1741.tdf" "usedw_counter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531704891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531704891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_1741.tdf" "wr_ptr" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_command_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo " "Elaborating entity \"system_t3_sgdma_0_command_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_command_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531704922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_command_fifo_command_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705050 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531705050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Elaborating entity \"scfifo_kc31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9h1 " "Found entity 1: altsyncram_t9h1" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9h1 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram " "Elaborating entity \"altsyncram_t9h1\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_desc_address_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo " "Elaborating entity \"system_t3_sgdma_0_desc_address_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_desc_address_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_desc_address_fifo_desc_address_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705576 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531705576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531705708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531705708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_status_token_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo " "Elaborating entity \"system_t3_sgdma_0_status_token_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_status_token_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_status_token_fifo_status_token_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1954 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531705997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531705997 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1954 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531705997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531706050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531706050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ch31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531706084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531706084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6h1 " "Found entity 1: altsyncram_v6h1" {  } { { "db/altsyncram_v6h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_v6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531706146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531706146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6h1 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram " "Elaborating entity \"altsyncram_v6h1\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st2vga system_t3:u0\|st2vga:st2vga_0 " "Elaborating entity \"st2vga\" for hierarchy \"system_t3:u0\|st2vga:st2vga_0\"" {  } { { "db/ip/system_t3/system_t3.v" "st2vga_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket_shifted st2vga.v(24) " "Verilog HDL or VHDL warning at st2vga.v(24): object \"startofpacket_shifted\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531706219 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 st2vga.v(28) " "Verilog HDL assignment warning at st2vga.v(28): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671531706219 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 st2vga.v(42) " "Verilog HDL assignment warning at st2vga.v(42): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671531706220 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_vga_scan system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst " "Elaborating entity \"simple_vga_scan\" for hierarchy \"system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\"" {  } { { "db/ip/system_t3/submodules/st2vga.v" "simple_vga_inst" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_scan.v(38) " "Verilog HDL assignment warning at simple_vga_scan.v(38): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671531706228 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_scan.v(40) " "Verilog HDL assignment warning at simple_vga_scan.v(40): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671531706228 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_t3_mm_interconnect_0\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system_t3/system_t3.v" "mm_interconnect_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_m_read_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_read_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_write_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_csr_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_m_read_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_read_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_write_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router " "Elaborating entity \"system_t3_mm_interconnect_0_router\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router\|system_t3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router\|system_t3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_001 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_t3_mm_interconnect_0_router_001\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_001_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001\|system_t3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001\|system_t3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_t3_mm_interconnect_0_router_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531706998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_002_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002\|system_t3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002\|system_t3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_t3_mm_interconnect_0_router_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_003_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003\|system_t3_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003\|system_t3_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_005 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_t3_mm_interconnect_0_router_005\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_005" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_005_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005\|system_t3_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005\|system_t3_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_006 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_t3_mm_interconnect_0_router_006\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_006" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_006_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006\|system_t3_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006\|system_t3_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_008 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"system_t3_mm_interconnect_0_router_008\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_008" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_008_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008\|system_t3_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_008_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008\|system_t3_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_009 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"system_t3_mm_interconnect_0_router_009\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_009" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_009_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009\|system_t3_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_009_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009\|system_t3_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_010 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"system_t3_mm_interconnect_0_router_010\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_010" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_010_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010\|system_t3_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_010_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010\|system_t3_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_001 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_005 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_005\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_005" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux_004 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux_004\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_demux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_demux_004 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_demux_004\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_001 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_005 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_005\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_005" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531707660 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531707714 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531707715 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671531707715 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter_004 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_irq_mapper system_t3:u0\|system_t3_irq_mapper:irq_mapper " "Elaborating entity \"system_t3_irq_mapper\" for hierarchy \"system_t3:u0\|system_t3_irq_mapper:irq_mapper\"" {  } { { "db/ip/system_t3/system_t3.v" "irq_mapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t3:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t3/system_t3.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t3:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t3:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system_t3/system_t3.v" "rst_controller_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531707866 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1671531709094 "|simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671531709844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.20.14:21:53 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl " "2022.12.20.14:21:53 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531713111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531715375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531715513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531717793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531717875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531717962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531718060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531718068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531718069 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671531718757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531718951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531718951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531719033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531719033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531719044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531719044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531719102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531719102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531719181 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531719181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531719181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531719247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531719247 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1063 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1095 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1127 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1159 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1191 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1223 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1255 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1287 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1319 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1351 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1383 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1415 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1447 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1479 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1511 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1543 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1575 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1607 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1639 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1671 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1703 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1735 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1767 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1799 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1831 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1863 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1895 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1927 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1959 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1991 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2023 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2055 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2599 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2631 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2663 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2695 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2727 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2759 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2791 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2823 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2855 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2887 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2919 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2951 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2983 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3015 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3047 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3079 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3207 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3239 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3271 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3303 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3335 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[8\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_pdh1.tdf" 295 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531720706 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671531720706 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671531720706 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3111 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531721409 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671531721409 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671531721409 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1671531723044 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1671531723044 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1031 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 999 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 967 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 935 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 903 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 871 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 839 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 807 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 775 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725342 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671531725342 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671531725342 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671531725698 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725698 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671531725698 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725700 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725700 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725700 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531725700 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671531725700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531725743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531725743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_0qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531725812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531725812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531725970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531725970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531725970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531726027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531726027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531726089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531726089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531726154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531726154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531726213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531726213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531726297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726297 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531726297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s5n " "Found entity 1: shift_taps_s5n" {  } { { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_s5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531726350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531726350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531726506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726507 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531726507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671531726566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531726566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531726618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726618 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531726618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531726663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726663 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531726663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531726709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671531726709 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671531726709 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_s1b1.tdf" 279 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671531726906 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671531726906 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671531726906 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1671531727480 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1671531727480 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1671531727531 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1671531727531 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1671531727531 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1671531727531 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1671531727531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671531727553 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 442 -1 0 } } { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 356 -1 0 } } { "db/ip/system_t3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 306 -1 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1460 -1 0 } } { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" 204 -1 0 } } { "db/ip/system_t3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7181 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2415 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3718 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7190 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 5435 -1 0 } } { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_s5n.tdf" 39 2 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 5388 -1 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_e4n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671531727749 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671531727749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "video_r\[0\] GND " "Pin \"video_r\[0\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_r\[1\] GND " "Pin \"video_r\[1\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_g\[0\] GND " "Pin \"video_g\[0\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_g\[1\] GND " "Pin \"video_g\[1\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_g\[2\] GND " "Pin \"video_g\[2\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_b\[0\] GND " "Pin \"video_b\[0\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_b\[1\] GND " "Pin \"video_b\[1\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "video_b\[4\] GND " "Pin \"video_b\[4\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|video_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671531729749 "|simple_nios_vga|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671531729749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531730067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "550 " "550 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671531732929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531733216 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkdriver 16 " "Ignored 16 assignments for entity \"clkdriver\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1671531733502 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkdriver_altclkctrl_0 14 " "Ignored 14 assignments for entity \"clkdriver_altclkctrl_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1671531733502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.map.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531734142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671531736679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671531736679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7053 " "Implemented 7053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671531737504 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671531737504 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1671531737504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6677 " "Implemented 6677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671531737504 ""} { "Info" "ICUT_CUT_TM_RAMS" "298 " "Implemented 298 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671531737504 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1671531737504 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1671531737504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671531737504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5093 " "Peak virtual memory: 5093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671531737596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 13:22:17 2022 " "Processing ended: Tue Dec 20 13:22:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671531737596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671531737596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671531737596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671531737596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671531739338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671531739342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 13:22:18 2022 " "Processing started: Tue Dec 20 13:22:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671531739342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671531739342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_nios_vga -c simple_nios_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_nios_vga -c simple_nios_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671531739342 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671531739676 ""}
{ "Info" "0" "" "Project  = simple_nios_vga" {  } {  } 0 0 "Project  = simple_nios_vga" 0 0 "Fitter" 0 0 1671531739676 ""}
{ "Info" "0" "" "Revision = simple_nios_vga" {  } {  } 0 0 "Revision = simple_nios_vga" 0 0 "Fitter" 0 0 1671531739677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671531739864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671531739865 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_nios_vga EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"simple_nios_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671531739908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671531739945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671531739945 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[5\] " "Input \"sdram_dq\[5\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[13\] " "Input \"sdram_dq\[13\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[6\] " "Input \"sdram_dq\[6\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[14\] " "Input \"sdram_dq\[14\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[7\] " "Input \"sdram_dq\[7\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[15\] " "Input \"sdram_dq\[15\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[2\] " "Input \"sdram_dq\[2\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[10\] " "Input \"sdram_dq\[10\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[3\] " "Input \"sdram_dq\[3\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[11\] " "Input \"sdram_dq\[11\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[4\] " "Input \"sdram_dq\[4\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[12\] " "Input \"sdram_dq\[12\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[0\] " "Input \"sdram_dq\[0\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[8\] " "Input \"sdram_dq\[8\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[1\] " "Input \"sdram_dq\[1\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 sdram_dq\[9\] " "Input \"sdram_dq\[9\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[0\] " "Input \"keys_input\[0\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[1\] " "Input \"keys_input\[1\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[3\] " "Input \"keys_input\[3\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 keys_input\[2\] " "Input \"keys_input\[2\]\" that is fed by the compensated output clock of PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1671531739981 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1671531739981 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1671531740017 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -45 -1250 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1671531740017 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1671531740017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671531740221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671531740232 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671531740776 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671531740776 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671531740776 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671531740776 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671531740797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671531740797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671531740797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671531740797 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671531740797 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671531740804 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671531740904 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531741897 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1671531741897 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671531741952 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671531741957 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671531741969 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50Mhz " "Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[5\] clk_50Mhz " "Register system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[5\] is being clocked by clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531742032 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1671531742032 "|simple_nios_vga|clk_50Mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Node: system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[8\] system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[8\] is being clocked by system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531742032 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1671531742032 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|div_cnt[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531742077 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531742077 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1671531742077 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531742079 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531742079 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1671531742079 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1671531742079 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671531742079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671531742079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671531742079 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1671531742079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkinter:clkinter0\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted clkinter:clkinter0\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742488 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Promoted node pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G4 " "Automatically promoted clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742488 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742488 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 15999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671531742488 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|st2vga:st2vga_0\|Equal1  " "Automatically promoted node system_t3:u0\|st2vga:st2vga_0\|Equal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|m_readfifo_rdreq~0 " "Destination node system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|m_readfifo_rdreq~0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1677 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|valid_rreq~0 " "Destination node system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|valid_rreq~0" {  } { { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671531742489 ""}  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742489 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 16105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671531742490 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|reset_n  " "Automatically promoted node system_t3:u0\|system_t3_sgdma_0:sgdma_0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742490 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2076 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 2654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node system_t3:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[1\] " "Destination node system_t3:u0\|st2vga:st2vga_0\|div_cnt\[1\]" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 1513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[4\]~22 " "Destination node system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[4\]~22" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sx\[9\]~10 " "Destination node system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sx\[9\]~10" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node system_t3:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_rnw~3 " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_rnw~3" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_cs_n~1 " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|active_cs_n~1" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 7980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|st2vga:st2vga_0\|div_cnt~0 " "Destination node system_t3:u0\|st2vga:st2vga_0\|div_cnt~0" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 8294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[0\] " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[0\]" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 2831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[2\] " "Destination node system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|i_refs\[2\]" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 2829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1671531742490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671531742490 ""}  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671531742490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671531742490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671531742490 ""}  } { { "db/ip/system_t3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 5721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671531742490 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671531743165 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671531743174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671531743175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671531743187 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671531743212 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1671531743212 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1671531743212 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671531743213 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671531743231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671531743886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671531743895 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671531743895 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier output " "Packed 128 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671531743895 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671531743895 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671531743895 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1671531743895 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671531743895 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1671531743994 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671531744115 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1671531744128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671531744900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671531745980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671531746046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671531748056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671531748056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671531748954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671531750459 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671531750459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671531751051 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1671531751051 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671531751051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671531751054 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.57 " "Total time spent on timing analysis during the Fitter is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671531751279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671531751321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671531751769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671531751772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671531752405 ""}
{ "Warning" "WFSAC_FSAC_PLL_SOURCE_SYNC_COMPENSATED_INPUTS_ON_DIFFERENT_SIDES" "pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 " "Input pins that are compensated by the source-synchronous PLL \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" are spread across multiple edges" { { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[5\] left " "Input pin \"sdram_dq\[5\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[13\] bottom " "Input pin \"sdram_dq\[13\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[6\] bottom " "Input pin \"sdram_dq\[6\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[14\] bottom " "Input pin \"sdram_dq\[14\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[7\] bottom " "Input pin \"sdram_dq\[7\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[15\] bottom " "Input pin \"sdram_dq\[15\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[2\] left " "Input pin \"sdram_dq\[2\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[10\] bottom " "Input pin \"sdram_dq\[10\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[3\] left " "Input pin \"sdram_dq\[3\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[11\] bottom " "Input pin \"sdram_dq\[11\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[4\] left " "Input pin \"sdram_dq\[4\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[12\] bottom " "Input pin \"sdram_dq\[12\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[0\] left " "Input pin \"sdram_dq\[0\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[8\] bottom " "Input pin \"sdram_dq\[8\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[1\] left " "Input pin \"sdram_dq\[1\]\" is on the left edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""} { "Info" "IFSAC_FSAC_INPUT_PIN_SIDE_LOCATION" "sdram_dq\[9\] bottom " "Input pin \"sdram_dq\[9\]\" is on the bottom edge" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } }  } 0 176679 "Input pin \"%1!s!\" is on the %2!s! edge" 0 0 "Design Software" 0 -1 1671531753519 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } { 0 "sdram_dq\[13\]" } { 0 "sdram_dq\[6\]" } { 0 "sdram_dq\[14\]" } { 0 "sdram_dq\[7\]" } { 0 "sdram_dq\[15\]" } { 0 "sdram_dq\[2\]" } { 0 "sdram_dq\[10\]" } { 0 "sdram_dq\[3\]" } { 0 "sdram_dq\[11\]" } { 0 "sdram_dq\[4\]" } { 0 "sdram_dq\[12\]" } { 0 "sdram_dq\[0\]" } { 0 "sdram_dq\[8\]" } { 0 "sdram_dq\[1\]" } { 0 "sdram_dq\[9\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } }  } 0 176678 "Input pins that are compensated by the source-synchronous PLL \"%1!s!\" are spread across multiple edges" 0 0 "Fitter" 0 -1 1671531753519 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671531753523 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671531753845 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVCMOS 30 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVCMOS 28 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVCMOS 32 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVCMOS 31 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVCMOS 33 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVCMOS 34 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVCMOS 38 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVCMOS 39 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVCMOS 58 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVCMOS 55 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVCMOS 54 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVCMOS 53 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVCMOS 52 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVCMOS 51 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVCMOS 50 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVCMOS 49 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50Mhz 3.3-V LVCMOS 24 " "Pin clk_50Mhz uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50Mhz } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[0\] 3.3-V LVCMOS 90 " "Pin keys_input\[0\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[0] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[0\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[1\] 3.3-V LVCMOS 91 " "Pin keys_input\[1\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[1] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[1\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[3\] 3.3-V LVCMOS 89 " "Pin keys_input\[3\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[3] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[3\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys_input\[2\] 3.3-V LVCMOS 88 " "Pin keys_input\[2\] uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { keys_input[2] } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keys_input\[2\]" } } } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671531753873 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1671531753873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.fit.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671531754225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6589 " "Peak virtual memory: 6589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671531755717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 13:22:35 2022 " "Processing ended: Tue Dec 20 13:22:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671531755717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671531755717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671531755717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671531755717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671531756780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671531756785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 13:22:36 2022 " "Processing started: Tue Dec 20 13:22:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671531756785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671531756785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_nios_vga -c simple_nios_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_nios_vga -c simple_nios_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671531756785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1671531757203 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671531757955 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671531757971 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1671531758019 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1671531758106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671531758175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 13:22:38 2022 " "Processing ended: Tue Dec 20 13:22:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671531758175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671531758175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671531758175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671531758175 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671531758841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671531759417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671531759422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 13:22:39 2022 " "Processing started: Tue Dec 20 13:22:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671531759422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1671531759422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_nios_vga -c simple_nios_vga " "Command: quartus_sta simple_nios_vga -c simple_nios_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1671531759422 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1671531759531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1671531759911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1671531759911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531759946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531759946 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671531760331 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1671531760331 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671531760404 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671531760410 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671531760423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Node: system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[5\] system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[5\] is being clocked by system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531760464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671531760464 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|div_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50Mhz " "Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] clk_50Mhz " "Register system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] is being clocked by clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531760464 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671531760464 "|simple_nios_vga|clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531760487 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531760487 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671531760487 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531760487 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531760487 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1671531760487 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1671531760488 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1671531760508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.479 " "Worst-case setup slack is 42.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.479               0.000 altera_reserved_tck  " "   42.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531760528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531760532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.972 " "Worst-case recovery slack is 95.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.972               0.000 altera_reserved_tck  " "   95.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531760534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.186 " "Worst-case removal slack is 1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 altera_reserved_tck  " "    1.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531760536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.519 " "Worst-case minimum pulse width slack is 49.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.519               0.000 altera_reserved_tck  " "   49.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531760537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531760537 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.771 ns " "Worst Case Available Settling Time: 196.771 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531760586 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671531760586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671531760590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671531760623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671531761303 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Node: system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[5\] system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[5\] is being clocked by system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531761598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671531761598 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|div_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50Mhz " "Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] clk_50Mhz " "Register system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] is being clocked by clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531761598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671531761598 "|simple_nios_vga|clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531761604 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531761604 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671531761604 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531761604 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531761604 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1671531761604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.025 " "Worst-case setup slack is 43.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.025               0.000 altera_reserved_tck  " "   43.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.221 " "Worst-case recovery slack is 96.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.221               0.000 altera_reserved_tck  " "   96.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.094 " "Worst-case removal slack is 1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094               0.000 altera_reserved_tck  " "    1.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.397 " "Worst-case minimum pulse width slack is 49.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.397               0.000 altera_reserved_tck  " "   49.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.034 ns " "Worst Case Available Settling Time: 197.034 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761672 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671531761672 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671531761676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Node: system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[5\] system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] " "Register system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\|sy\[5\] is being clocked by system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531761887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671531761887 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|div_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50Mhz " "Node: clk_50Mhz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] clk_50Mhz " "Register system_t3:u0\|st2vga:st2vga_0\|div_cnt\[0\] is being clocked by clk_50Mhz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671531761887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671531761887 "|simple_nios_vga|clk_50Mhz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531761894 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll1_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671531761894 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671531761894 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531761894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671531761894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1671531761894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.770 " "Worst-case setup slack is 46.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.770               0.000 altera_reserved_tck  " "   46.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.108 " "Worst-case recovery slack is 98.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.108               0.000 altera_reserved_tck  " "   98.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.503 " "Worst-case removal slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 altera_reserved_tck  " "    0.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.470 " "Worst-case minimum pulse width slack is 49.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470               0.000 altera_reserved_tck  " "   49.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671531761914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671531761914 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.633 ns " "Worst Case Available Settling Time: 198.633 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671531761960 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671531761960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671531762261 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671531762262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671531762354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 13:22:42 2022 " "Processing ended: Tue Dec 20 13:22:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671531762354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671531762354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671531762354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671531762354 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus Prime Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671531763068 ""}
