// Seed: 2175414022
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri1 id_3
);
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
);
  wire id_3;
  ;
  or primCall (id_0, id_1, id_3);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign id_3 = id_0++;
endmodule
macromodule module_2 (
    output uwire id_0,
    output supply0 id_1,
    output logic id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    output uwire id_6,
    input tri id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri id_11,
    output wand id_12,
    output tri0 id_13,
    output tri id_14,
    output wand id_15,
    input supply0 id_16,
    input tri id_17
);
  always @(negedge -1) begin : LABEL_0
    id_2 <= id_10;
  end
  parameter id_19 = 1;
  wand id_20 = 1;
  wire id_21;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_14,
      id_9
  );
  wire [1 : 1] id_22;
endmodule
