// Seed: 1277656171
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3
);
  wand id_5 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_3 = 32'd59
) (
    input  wire  _id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  uwire _id_3,
    output logic id_4,
    input  wand  id_5,
    input  wand  id_6
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  logic [7:0][id_3 : 1 'b0] id_8;
  assign id_4 = id_0;
  for (id_9 = id_6; id_3; id_4 = (id_6)) begin : LABEL_0
    assign id_8[id_0] = id_2;
    assign id_4 = 1;
  end
endmodule
