{
  "id": "02-03-tipos-datos",
  "topic": "Tipos de Datos",
  "type": "learning_module",
  "status": "published",
  "last_updated": "2026-01-03",
  "human_purpose": "Manejar los tipos de datos en VHDL: std_logic, vectores y tipos definidos por el usuario.",
  "resource_map": {
    "entry_point": "VHDL-03-Intro.md",
    "directives": "VHDL-03-directives.md",
    "main_theory": "theory/VHDL-03-Teoria-TiposDatos.md",
    "cheat_sheet": "VHDL-03-Resumen-Formulas.md",
    "methods": [
      "methods/VHDL-03-Metodos-TiposDatos.md"
    ],
    "problems": "problems/VHDL-03-Problemas.md",
    "answers": "solutions/VHDL-03-Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ],
    "applications": [
      "applications/APP-VHDL-03-contador-bcd.md"
    ]
  },
  "ai_contract": {
    "strict_mode": true,
    "directives_file": "VHDL-03-directives.md"
  },
  "prerequisites": [
    "02-02-entidades-arquitecturas"
  ],
  "learning_objectives": [
    "Utilizar tipos std_logic y std_logic_vector",
    "Manejar conversiones entre tipos",
    "Crear tipos personalizados",
    "Utilizar operadores aritméticos y lógicos",
    "Entender atributos de tipos"
  ],
  "estimated_time": "5-6 horas",
  "difficulty": "intermedio",
  "subtopics": [
    "Tipos escalares: bit, boolean, integer",
    "std_logic y sus valores (0, 1, Z, X, U, etc.)",
    "std_logic_vector",
    "signed y unsigned (numeric_std)",
    "Tipos enumerados",
    "Arrays y records",
    "Conversiones de tipo",
    "Operadores lógicos y aritméticos",
    "Atributos: 'range, 'length, 'left, 'right"
  ],
  "tags": [
    "std_logic",
    "tipos",
    "vectores",
    "integer",
    "std_logic_vector"
  ],
  "contains_code_examples": true,
  "title": "Tipos de Datos",
  "slug": "tipos-datos",
  "area": "vhdl",
  "topics": [
    "std_logic",
    "tipos",
    "vectores",
    "integer",
    "std_logic_vector"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-03-Intro.md",
    "VHDL-03-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 5-6: Composite, Access Types"],
      "pages": "131-200"
    },
    {
      "id": "VHDL-REF-04",
      "chapters": ["Sec. 5: Types"],
      "pages": "N/A"
    }
  ],
  "validation_status": {
    "status": "validated",
    "validated_by": "Claude AI",
    "validation_date": "2026-01-03",
    "notes": "Estructura completa, contenido verificado contra template"
  },
  "updated_at": "2026-01-03"
}
