#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 23 10:30:25 2021
# Process ID: 7160
# Current directory: D:/ProgrammingMonkey/diglogic/memory_w_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11948 D:\ProgrammingMonkey\diglogic\memory_w_r\memory_w_r.xpr
# Log file: D:/ProgrammingMonkey/diglogic/memory_w_r/vivado.log
# Journal file: D:/ProgrammingMonkey/diglogic/memory_w_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018_3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 689.652 ; gain = 66.219
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 10:31:42 2021] Launched synth_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 10:32:22 2021] Launched synth_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 10:32:36 2021] Launched synth_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 23 10:33:16 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 23 10:34:40 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0001
set_property PROGRAM.FILE {D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.680 ; gain = 18.867
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 10:37:13 2021] Launched synth_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 23 10:37:54 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 23 10:39:16 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 10:41:13 2021] Launched synth_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 23 10:41:55 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 23 10:44:25 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1779.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 10:48:54 2021] Launched synth_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 23 10:49:53 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 23 10:51:26 2021] Launched impl_1...
Run output will be captured here: D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ProgrammingMonkey/diglogic/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1781.539 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 10:53:22 2021...
