<h1 class="text-h2-lightblue">Schematic Design Of Transistor Level Inverter.</h1>
<p>(a) To design transistor level schematic of an Inverter using<br /><br /> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Complementary CMOS logic<br /> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Pseudo NMOS logic</p>
<p></p>
<p>(b) To find the effect of load capacitance on the rise time and fall time and hence delay of output waveform.</p>
<p></p>
<p>(c) To find the effect of W/L of transistors on the output waveform.</p>