Bubble Sort: 
0, 0, -1300977018, 32764, 4211472, 

E:\USN_Education\VitisCode\BubbleSort\BubbleSort\solution1\sim\verilog>set PATH= 

E:\USN_Education\VitisCode\BubbleSort\BubbleSort\solution1\sim\verilog>call D:/Software/Embeded/xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_group3_top glbl -Oenable_linking_all_libraries  -prj group3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s group3 -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Embeded/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_group3_top glbl -Oenable_linking_all_libraries -prj group3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s group3 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/group3.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_group3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/group3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/group3_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module group3_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.group3_control_s_axi
Compiling module xil_defaultlib.group3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_group3_top
Compiling module work.glbl
Built simulation snapshot group3

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/group3/xsim_script.tcl
# xsim {group3} -view {{group3_dataflow_ana.wcfg}} -tclbatch {group3.tcl} -protoinst {group3.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file group3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_group3_top/AESL_inst_group3//AESL_inst_group3_activity
Time resolution is 1 ps
open_wave_config group3_dataflow_ana.wcfg
source group3.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/interrupt -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BRESP -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_BVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RRESP -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RDATA -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_RVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_ARADDR -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WSTRB -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WDATA -into $array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_WVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWREADY -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWVALID -into $array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/AESL_inst_group3/s_axi_control_AWADDR -into $array_r__array_size__output_r__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_done -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_idle -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_ready -into $blocksiggroup
## add_wave /apatb_group3_top/AESL_inst_group3/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_group3_top/AESL_inst_group3/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_group3_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_group3_top/LENGTH_array_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_group3_top/LENGTH_array_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_group3_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_array_r__array_size__output_r__return_group [add_wave_group array_r__array_size__output_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_group3_top/control_INTERRUPT -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_BRESP -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_BREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_BVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_RRESP -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_RDATA -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_RREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_RVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_ARADDR -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WSTRB -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WDATA -into $tb_array_r__array_size__output_r__return_group -radix hex
## add_wave /apatb_group3_top/control_WREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_WVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWREADY -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWVALID -into $tb_array_r__array_size__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_group3_top/control_AWADDR -into $tb_array_r__array_size__output_r__return_group -radix hex
## save_wave_config group3.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "735000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 795 ns : File "E:/USN_Education/VitisCode/BubbleSort/BubbleSort/solution1/sim/verilog/group3.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec  9 23:06:04 2022...
