// Seed: 2448477348
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5
);
  always @(posedge 1)
    #1 begin
      #1;
    end
  wire id_7;
  wire id_8;
  id_9(
      1, id_1, id_2
  );
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri1 id_3
);
  always
  fork
    id_0 <= 1;
    id_1 = id_3;
    #1;
  join
  module_0(
      id_2, id_2, id_1, id_2, id_2, id_1
  );
endmodule
