{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652947210239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652947210255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 17:00:10 2022 " "Processing started: Thu May 19 17:00:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652947210255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947210255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai5 -c kadai5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai5 -c kadai5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947210255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652947210848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652947210848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "../../hw2019/verilog-src/public/syncro.v" "" { Text "Z:/hw2019/verilog-src/public/syncro.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/keyenc.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/keyenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyenc " "Found entity 1: keyenc" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "Z:/hw2019/verilog-src/templates/keyenc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223829 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuf.v(28) " "Verilog HDL information at keybuf.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "Z:/hw2019/verilog-src/templates/keybuf.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652947223861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/keybuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/keybuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 keybuf " "Found entity 1: keybuf" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "Z:/hw2019/verilog-src/templates/keybuf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/calc.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "Z:/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/kadai5.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/kadai5.v" { { "Info" "ISGN_ENTITY_NAME" "1 kadai5 " "Found entity 1: kadai5" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "" { Text "Z:/hw2019/verilog-src/public/kadai5.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652947223923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947223923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai5 " "Elaborating entity \"kadai5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652947223986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "led_driver_inst" { Text "Z:/hw2019/verilog-src/public/kadai5.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652947224001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_a0 " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_a0\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "syncro_a0" { Text "Z:/hw2019/verilog-src/public/kadai5.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652947224017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:calc_inst " "Elaborating entity \"calc\" for hierarchy \"calc:calc_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "calc_inst" { Text "Z:/hw2019/verilog-src/public/kadai5.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "equal_reg calc.v(52) " "Verilog HDL or VHDL warning at calc.v(52): object \"equal_reg\" assigned a value but never read" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 "|kadai5|calc:calc_inst"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "tf tf calc.v(37) " "Verilog HDL warning at calc.v(37): variable tf in static task or function tf may have unintended latch behavior" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 37 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 "|kadai5|calc:calc_inst"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "tf calc.v(37) " "Verilog HDL Function Declaration warning at calc.v(37): function \"tf\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 37 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 "|kadai5|calc:calc_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "calc.v(57) " "Verilog HDL warning at calc.v(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 57 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 "|kadai5|calc:calc_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tf 0 calc.v(37) " "Net \"tf\" at calc.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 "|kadai5|calc:calc_inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[0\] calc.v(60) " "Can't infer register for \"ibuf\[0\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[1\] calc.v(60) " "Can't infer register for \"ibuf\[1\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[2\] calc.v(60) " "Can't infer register for \"ibuf\[2\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[3\] calc.v(60) " "Can't infer register for \"ibuf\[3\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[4\] calc.v(60) " "Can't infer register for \"ibuf\[4\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[5\] calc.v(60) " "Can't infer register for \"ibuf\[5\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[6\] calc.v(60) " "Can't infer register for \"ibuf\[6\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[7\] calc.v(60) " "Can't infer register for \"ibuf\[7\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[8\] calc.v(60) " "Can't infer register for \"ibuf\[8\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[9\] calc.v(60) " "Can't infer register for \"ibuf\[9\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[10\] calc.v(60) " "Can't infer register for \"ibuf\[10\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[11\] calc.v(60) " "Can't infer register for \"ibuf\[11\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[12\] calc.v(60) " "Can't infer register for \"ibuf\[12\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[13\] calc.v(60) " "Can't infer register for \"ibuf\[13\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[14\] calc.v(60) " "Can't infer register for \"ibuf\[14\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[15\] calc.v(60) " "Can't infer register for \"ibuf\[15\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[16\] calc.v(60) " "Can't infer register for \"ibuf\[16\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[17\] calc.v(60) " "Can't infer register for \"ibuf\[17\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ibuf\[18\] calc.v(60) " "Can't infer register for \"ibuf\[18\]\" at calc.v(60) because it does not hold its value outside the clock edge" {  } { { "../../hw2019/verilog-src/templates/calc.v" "" { Text "Z:/hw2019/verilog-src/templates/calc.v" 60 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652947224111 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "calc:calc_inst " "Can't elaborate user hierarchy \"calc:calc_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai5.v" "calc_inst" { Text "Z:/hw2019/verilog-src/public/kadai5.v" 173 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652947224126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/schoolpc/Hardware5/output_files/kadai5.map.smsg " "Generated suppressed messages file Z:/schoolpc/Hardware5/output_files/kadai5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947224173 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652947224314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 19 17:00:24 2022 " "Processing ended: Thu May 19 17:00:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652947224314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652947224314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652947224314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652947224314 ""}
