# Hive-Reflex 2.0 RTL å¿«é€Ÿå¼€å§‹æŒ‡å—

## ğŸš€ å¼€å§‹ FPGA éªŒè¯

### 1. å‡†å¤‡å¼€å‘æ¿

**æ¨èé…ç½®ï¼š**
- FPGA: Xilinx ZCU102 æˆ– Intel DE10-Nano
- è°ƒè¯•å™¨: JTAG
- ä¸²å£: USB-UART

### 2. å®‰è£…å·¥å…·

```bash
# Xilinx Vivado
wget https://www.xilinx.com/support/download.html

# æˆ– Intel Quartus
wget https://www.intel.com/programmable/downloads

# RISC-V å·¥å…·é“¾
sudo apt-get install gcc-riscv64-unknown-elf
```

### 3. ç¼–è¯‘ RTL

```tcl
# Vivado è„šæœ¬
create_project hive_reflex ./build -part xczu9eg-ffvb1156-2-e

# æ·»åŠ æºæ–‡ä»¶
add_files rtl/cim_mac_array.v
# ... å…¶ä»–æ–‡ä»¶

# ç»¼åˆ
synth_design -top hive_reflex_top

# å®ç°
opt_design
place_design
route_design

# ç”Ÿæˆæ¯”ç‰¹æµ
write_bitstream hive_reflex.bit
```

### 4. ä¸‹è½½åˆ° FPGA

```bash
# ä½¿ç”¨ Vivado Hardware Manager
# æˆ–å‘½ä»¤è¡Œ
vivado -mode batch -source program_fpga.tcl
```

### 5. æµ‹è¯•éªŒè¯

```c
// ç¼–è¯‘æµ‹è¯•å›ºä»¶
make APP_SRCS=tests/test_cim.c

// é€šè¿‡ JTAG åŠ è½½
openocd -f imc22.cfg
```

## ğŸ“Š é¢„æœŸç»“æœ

- ç³»ç»Ÿé¢‘ç‡: 100 MHz âœ“
- æ¨ç†å»¶è¿Ÿ: <25 Î¼s
- èµ„æºåˆ©ç”¨: <70%

---

è¯¦ç»†è®¡åˆ’è§ [hardware_validation_plan.md](file:///C:/Users/%E8%8D%A3%E8%80%80/.gemini/antigravity/brain/fcf659df-124f-41ad-9fe7-b48e2742b793/hardware_validation_plan.md)
