============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 19 2024  02:56:45 pm
  Module:                 vedic8bit
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               
   Gate    Instances    Area    Library  
-----------------------------------------
ADDFX1            44  3073.594    tsmc18 
ADDFX2             1    69.854    tsmc18 
ADDHXL            23   841.579    tsmc18 
AND2X2            65   864.864    tsmc18 
AOI2BB1XL          1    16.632    tsmc18 
DFFHQX2           15   997.920    tsmc18 
DFFX2              1    69.854    tsmc18 
OAI21XL            1    13.306    tsmc18 
OAI2BB1X1          1    16.632    tsmc18 
XOR2X1             4   106.445    tsmc18 
-----------------------------------------
total            156  6070.680           


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            16 1067.774   17.6 
logic                140 5002.906   82.4 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                156 6070.680  100.0 

