verilog work "../ipcore_dir/system_clk_gen.v"
verilog work "../ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_of_pre_fifo.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_if_post_fifo.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_group_io.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_byte_lane.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_round_robin_arb.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_4lanes.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_state.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_queue.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_compare.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_select.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_row_col.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_latch_or.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_and.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_prbs_gen.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_wrlvl.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_wrcal.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_tempmon.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_rdlvl.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_prbs_rdlvl.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_oclkdelay_cal.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_init.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_dqs_found_cal.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_ck_addr_cmd_delay.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_common.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_cntrl.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_common.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_cntrl.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_arb_mux.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_comparator_sel_static.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_comparator_sel.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_comparator.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_command_fifo.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_or.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_carry_latch_and.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_axic_register_slice.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_wrap_cmd.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_incr_cmd.v"
verilog work "../SmithWatermanPE.v"
verilog work "../one_hot_mux.v"
verilog work "source/Reorder.v"
verilog work "source/fifo_512x128.v"
verilog work "source/coregen_fifo_32x128.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_mc_phy_wrapper.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_calib_top.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_merge_enc.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_gen.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_dec_fix.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ecc/mig_7series_v1_8_ecc_buf.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_rank_mach.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_col_mach.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_bank_mach.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_w_upsizer.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_r_upsizer.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_a_upsizer.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_axi_register_slice.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_wr_cmd_fsm.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_simple_fifo.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_cmd_translator.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_cmd_fsm.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_reg.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_addr_decode.v"
verilog work "../ipcore_dir/stream_data_sync_buffer.v"
verilog work "../ipcore_dir/ref_seq_block_buffer.v"
verilog work "../ipcore_dir/query_seq_bram.v"
verilog work "../ipcore_dir/inter_ref_block_fifo.v"
verilog work "../ipcore_dir/cellscorefilter_fifo.v"
verilog work "../StreamInputHandler.v"
verilog work "../SmithWatermanArray.v"
verilog work "../ReferenceReader.v"
verilog work "source/PIO_128_TX_ENGINE.v"
verilog work "source/PIO_128_RX_ENGINE.v"
verilog work "source/PicoStreamOut.v"
verilog work "source/PicoStreamIn.v"
verilog work "source/PCIeHdrAlignSplit.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_wr_data.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_rd_data.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_cmd.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/phy/mig_7series_v1_8_ddr_phy_top.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/controller/mig_7series_v1_8_mc.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_ddr_axi_upsizer.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_w_channel.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_r_channel.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_cmd_arbiter.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_b_channel.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_aw_channel.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc_ar_channel.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_write.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_reg_bank.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_read.v"
verilog work "source/AXIBuffer.v"
verilog work "source/asyncFifoBRAM.v"
verilog work "../Engine_Ctrl.v"
verilog work "../CellScoreFilter.v"
verilog work "source/TestCounter32.v"
verilog work "source/StreamAXICtrl.v"
verilog work "source/Stream2PicoBus.v"
verilog work "source/PIO_EP.v"
verilog work "source/PicoAXIUpsizer.v"
verilog work "source/PicoAXIFifo.v"
verilog work "source/PicoAXIDownsizer.v"
verilog work "source/PicoAXIDemux.v"
verilog work "source/PicoAXIArbiter.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ui/mig_7series_v1_8_ui_top.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ip_top/mig_7series_v1_8_mem_intfc.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_mc.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/axi/mig_7series_v1_8_axi_ctrl_top.v"
verilog work "source/CardInfo32.v"
verilog work "../Engine.v"
verilog work "../AXIArbiter3.v"
verilog work "../SmithWatermanAccelerator.v"
verilog work "source/StreamWidthConversion.v"
verilog work "source/PicoStreamToAXI.v"
verilog work "source/PicoAXIInterconnect.v"
verilog work "source/pcie_app_v6.v"
verilog work "source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/ip_top/mig_7series_v1_8_memc_ui_top_axi.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_tempmon.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_iodelay_ctrl.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_infrastructure.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/clocking/mig_7series_v1_8_clk_ibuf.v"
verilog work "source/UserWrapper.v"
verilog work "source/PicoFramework.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/sim/wiredly.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/sim/ddr3_model.v"
verilog work "source/coregen-LX325T/mig_M505_DDR3/rtl/mig_DDR3.v"
verilog work "source/sim_tb_top.v"
verilog work "source/PIO_128_TX_ENGINE_SIM.v"
verilog work "source/PIO_128_RX_ENGINE_SIM.v"
verilog work "source/Pico_Toplevel.v"
verilog work "source/PICO_128_SIM.v"
verilog work "../PicoTestbench.v"
verilog work "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v"
