<!DOCTYPE html>
<html lang="th">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>‡∏™‡∏£‡∏∏‡∏õ Memory Management (‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥)</title>
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Sarabun', -apple-system, BlinkMacSystemFont, 'Segoe UI', Arial, sans-serif;
            line-height: 1.8;
            color: #333;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            min-height: 100vh;
            padding: 20px;
        }

        .container {
            max-width: 1200px;
            margin: 0 auto;
            background: white;
            border-radius: 20px;
            box-shadow: 0 20px 60px rgba(0,0,0,0.3);
            overflow: hidden;
        }

        header {
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
            padding: 40px 30px;
            text-align: center;
        }

        header h1 {
            font-size: clamp(1.5rem, 5vw, 2.5rem);
            margin-bottom: 10px;
            text-shadow: 2px 2px 4px rgba(0,0,0,0.2);
        }

        .course-code {
            font-size: 1.2rem;
            opacity: 0.95;
        }

        .content {
            padding: 30px;
        }

        .toc {
            background: #f8f9fa;
            border-radius: 15px;
            padding: 25px;
            margin-bottom: 40px;
            border-left: 5px solid #667eea;
        }

        .toc h2 {
            color: #667eea;
            margin-bottom: 15px;
            font-size: 1.5rem;
        }

        .toc ul {
            list-style: none;
            padding-left: 0;
        }

        .toc li {
            padding: 8px 15px;
            margin: 5px 0;
            background: white;
            border-radius: 8px;
            transition: all 0.3s ease;
        }

        .toc li:hover {
            background: #667eea;
            color: white;
            transform: translateX(10px);
        }

        .chapter {
            margin-bottom: 50px;
            animation: fadeInUp 0.6s ease-out;
        }

        @keyframes fadeInUp {
            from {
                opacity: 0;
                transform: translateY(20px);
            }
            to {
                opacity: 1;
                transform: translateY(0);
            }
        }

        h2 {
            color: #764ba2;
            font-size: clamp(1.5rem, 4vw, 2rem);
            margin: 30px 0 20px;
            padding-bottom: 10px;
            border-bottom: 3px solid #667eea;
            position: relative;
        }

        h3 {
            color: #667eea;
            font-size: clamp(1.2rem, 3vw, 1.5rem);
            margin: 25px 0 15px;
            padding-left: 15px;
            border-left: 4px solid #764ba2;
        }

        h4 {
            color: #555;
            font-size: 1.2rem;
            margin: 20px 0 10px;
            font-weight: 600;
        }

        .page-ref {
            display: inline-block;
            background: #e3f2fd;
            color: #1976d2;
            padding: 2px 8px;
            border-radius: 15px;
            font-size: 0.85rem;
            font-weight: 600;
            margin-left: 5px;
        }

        code {
            background: #f5f5f5;
            padding: 2px 6px;
            border-radius: 4px;
            font-family: 'Courier New', monospace;
            font-size: 0.95em;
            color: #d73a49;
        }

        pre {
            background: #282c34;
            color: #abb2bf;
            padding: 20px;
            border-radius: 10px;
            overflow-x: auto;
            margin: 15px 0;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
        }

        pre code {
            background: none;
            color: inherit;
            padding: 0;
            font-size: 0.9rem;
        }

        ul, ol {
            margin: 15px 0;
            padding-left: 30px;
        }

        li {
            margin: 8px 0;
        }

        table {
            width: 100%;
            border-collapse: collapse;
            margin: 20px 0;
            box-shadow: 0 2px 4px rgba(0,0,0,0.1);
            overflow: hidden;
            border-radius: 10px;
        }

        th {
            background: #667eea;
            color: white;
            padding: 12px;
            text-align: left;
            font-weight: 600;
        }

        td {
            padding: 12px;
            border-bottom: 1px solid #e0e0e0;
        }

        tr:nth-child(even) {
            background: #f8f9fa;
        }

        tr:hover {
            background: #e3f2fd;
        }

        .highlight-box {
            background: linear-gradient(135deg, #f093fb 0%, #f5576c 100%);
            color: white;
            padding: 20px;
            border-radius: 10px;
            margin: 20px 0;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
        }

        .example-box {
            background: #151516;
            border-left: 4px solid #2196f3;
            padding: 15px 20px;
            margin: 15px 0;
            border-radius: 0 8px 8px 0;
        }

        .example-box h4 {
            color: #2196f3;
            margin-top: 0;
        }

        .summary-box {
            background: linear-gradient(135deg, #fa709a 0%, #fee140 100%);
            color: white;
            padding: 25px;
            border-radius: 15px;
            margin: 30px 0;
            box-shadow: 0 10px 30px rgba(0,0,0,0.2);
        }

        .summary-box h2 {
            color: white;
            border-bottom: 2px solid rgba(255,255,255,0.5);
        }
        
        /* Custom styles for summary box content */
        .summary-box h3 {
            color: white;
            text-shadow: 1px 1px 2px rgba(0,0,0,0.2);
            border-left: 4px solid white;
            margin-top: 30px;
        }
        
        .summary-box h4 {
            color: #f8f8f8;
            font-weight: bold;
            margin-top: 20px;
        }

        .summary-box ul, .summary-box ol {
            color: #f8f8f8;
        }

        .summary-box p {
            color: white;
        }

        hr {
            border: none;
            height: 2px;
            background: linear-gradient(90deg, transparent, #667eea, transparent);
            margin: 30px 0;
        }

        /* Responsive Design */
        @media (max-width: 768px) {
            body {
                padding: 10px;
            }

            .content {
                padding: 20px;
            }

            header {
                padding: 30px 20px;
            }

            h2 {
                font-size: 1.5rem;
            }

            h3 {
                font-size: 1.2rem;
            }

            pre {
                padding: 15px;
                font-size: 0.85rem;
            }

            table {
                font-size: 0.9rem;
            }

            th, td {
                padding: 8px;
            }

            .toc {
                padding: 15px;
            }
        }

        @media (max-width: 480px) {
            .content {
                padding: 15px;
            }

            header h1 {
                font-size: 1.5rem;
            }

            .course-code {
                font-size: 1rem;
            }

            pre {
                padding: 10px;
                font-size: 0.75rem;
            }

            table {
                font-size: 0.8rem;
            }

            .page-ref {
                display: block;
                margin: 5px 0;
            }
        }

        /* Dark mode support */
        @media (prefers-color-scheme: dark) {
            body {
                background: linear-gradient(135deg, #434343 0%, #000000 100%);
            }

            .container {
                background: #1e1e1e;
                color: #e0e0e0;
            }

            h2, h3, h4 {
                color: #9c88ff;
            }
            
            h4 {
                 color: #bbb;
            }

            .toc {
                background: #2d2d2d;
            }

            .toc li {
                background: #3d3d3d;
            }

            code {
                background: #2d2d2d;
                color: #ff6b6b;
            }

            table tr:nth-child(even) {
                background: #2d2d2d;
            }

            td {
                border-color: #444;
            }

            .summary-box h2, .summary-box h3, .summary-box h4, .summary-box p, .summary-box ul, .summary-box ol {
                color: #1e1e1e;
            }
            .summary-box h2 {
                border-bottom: 2px solid rgba(0,0,0,0.3);
            }
            .summary-box h3 {
                border-left: 4px solid #1e1e1e;
            }
        }
    </style>
</head>
<body>
    <div class="container">
        <header>
            <h1>üìö Memory Management (‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥)</h1>
            <div class="course-code">‡∏ö‡∏ó‡∏™‡∏£‡∏∏‡∏õ‡πÄ‡∏ä‡∏¥‡∏á‡∏•‡∏∂‡∏Å</div>
        </header>

        <div class="content">
            <div class="toc">
                <h2>üìã ‡∏™‡∏≤‡∏£‡∏ö‡∏±‡∏ç</h2>
                <ul>
                    <li>üîπ 1. ‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ (Background)</li>
                    <li>üîπ 2. Contiguous Memory Allocation</li>
                    <li>üîπ 3. Paging</li>
                    <li>üîπ 4. Structure of the Page Table</li>
                    <li>üîπ 5. Swapping</li>
                    <li>üîπ ‡∏™‡∏£‡∏∏‡∏õ‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç</li>
                </ul>
            </div>

            <div class="chapter">
                <p>‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£‡∏ô‡∏µ‡πâ‡∏ô‡∏≥‡πÄ‡∏™‡∏ô‡∏≠‡πÄ‡∏ô‡∏∑‡πâ‡∏≠‡∏´‡∏≤‡πÄ‡∏Å‡∏µ‡πà‡∏¢‡∏ß‡∏Å‡∏±‡∏ö‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ (Memory Management) ‡πÉ‡∏ô‡∏£‡∏∞‡∏ö‡∏ö‡∏õ‡∏è‡∏¥‡∏ö‡∏±‡∏ï‡∏¥‡∏Å‡∏≤‡∏£ ‡πÇ‡∏î‡∏¢‡πÄ‡∏ô‡πâ‡∏ô‡∏Å‡∏≤‡∏£‡∏ö‡∏£‡∏£‡∏¢‡∏≤‡∏¢‡∏û‡∏±‡∏í‡∏ô‡∏≤‡∏Å‡∏≤‡∏£‡∏ó‡∏≤‡∏á‡∏õ‡∏£‡∏∞‡∏ß‡∏±‡∏ï‡∏¥‡∏®‡∏≤‡∏™‡∏ï‡∏£‡πå‡∏Ç‡∏≠‡∏á‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏ï‡πà‡∏≤‡∏á‡πÜ ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏´‡πâ‡πÄ‡∏´‡πá‡∏ô‡∏ß‡πà‡∏≤‡πÄ‡∏´‡∏ï‡∏∏‡πÉ‡∏î‡∏£‡∏∞‡∏ö‡∏ö‡∏õ‡∏è‡∏¥‡∏ö‡∏±‡∏ï‡∏¥‡∏Å‡∏≤‡∏£‡∏™‡∏°‡∏±‡∏¢‡πÉ‡∏´‡∏°‡πà‡∏à‡∏∂‡∏á‡πÉ‡∏ä‡πâ‡∏ß‡∏¥‡∏ò‡∏µ‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡πÉ‡∏ô‡∏£‡∏π‡∏õ‡πÅ‡∏ö‡∏ö‡∏õ‡∏±‡∏à‡∏à‡∏∏‡∏ö‡∏±‡∏ô <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 1</span></p>

                <h2>1. ‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ (Background)</h2>

                <h3>1.1 ‡∏Ñ‡∏ß‡∏≤‡∏°‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç‡∏Ç‡∏≠‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥</h3>
                <p>‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡πÄ‡∏õ‡πá‡∏ô‡∏®‡∏π‡∏ô‡∏¢‡πå‡∏Å‡∏•‡∏≤‡∏á‡∏Ç‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏Ç‡∏≠‡∏á‡∏£‡∏∞‡∏ö‡∏ö‡∏Ñ‡∏≠‡∏°‡∏û‡∏¥‡∏ß‡πÄ‡∏ï‡∏≠‡∏£‡πå‡∏™‡∏°‡∏±‡∏¢‡πÉ‡∏´‡∏°‡πà ‡∏õ‡∏£‡∏∞‡∏Å‡∏≠‡∏ö‡∏î‡πâ‡∏ß‡∏¢‡∏≠‡∏≤‡∏£‡πå‡πÄ‡∏£‡∏¢‡πå‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà‡∏Ç‡∏≠‡∏á‡πÑ‡∏ö‡∏ï‡πå‡∏ó‡∏µ‡πà‡∏°‡∏µ‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡πÄ‡∏õ‡πá‡∏ô‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏≠‡∏á CPU ‡∏î‡∏∂‡∏á‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏à‡∏≤‡∏Å‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏ï‡∏≤‡∏°‡∏Ñ‡πà‡∏≤‡∏Ç‡∏≠‡∏á program counter ‡πÅ‡∏•‡∏∞‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡πÄ‡∏´‡∏•‡πà‡∏≤‡∏ô‡∏µ‡πâ‡∏≠‡∏≤‡∏à‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡∏¥‡∏î‡∏Å‡∏≤‡∏£‡πÇ‡∏´‡∏•‡∏î‡∏´‡∏£‡∏∑‡∏≠‡πÄ‡∏Å‡πá‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏à‡∏≤‡∏Å/‡πÑ‡∏õ‡∏¢‡∏±‡∏á‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡πÉ‡∏ô‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 349-350</span></p>

                <h4>‡∏ß‡∏á‡∏à‡∏£‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏Ç‡∏≠‡∏á‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ (instruction-execution cycle):</h4>
                <ol>
                    <li>‡∏î‡∏∂‡∏á‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏à‡∏≤‡∏Å‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥</li>
                    <li>‡∏ñ‡∏≠‡∏î‡∏£‡∏´‡∏±‡∏™‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á ‡∏ã‡∏∂‡πà‡∏á‡∏≠‡∏≤‡∏à‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏ï‡πâ‡∏≠‡∏á‡∏î‡∏∂‡∏á operands ‡∏à‡∏≤‡∏Å‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥</li>
                    <li>‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏•‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏î‡πâ‡∏ß‡∏¢ operands</li>
                    <li>‡πÄ‡∏Å‡πá‡∏ö‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå‡∏Å‡∏•‡∏±‡∏ö‡πÑ‡∏õ‡∏¢‡∏±‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 350</span></li>
                </ol>

                <h3>1.2 ‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô (Basic Hardware)</h3>
                <h4>‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡πÉ‡∏ô‡∏Å‡∏≤‡∏£‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á:</h4>
                <ul>
                    <li><strong>Registers:</strong> ‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á‡πÑ‡∏î‡πâ‡∏†‡∏≤‡∏¢‡πÉ‡∏ô 1 clock cycle</li>
                    <li><strong>Main Memory (DRAM):</strong> ‡∏≠‡∏≤‡∏à‡πÉ‡∏ä‡πâ‡∏´‡∏•‡∏≤‡∏¢ clock cycles ‡∏ó‡∏≥‡πÉ‡∏´‡πâ CPU ‡∏ï‡πâ‡∏≠‡∏á stall</li>
                    <li><strong>Cache:</strong> ‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡πÄ‡∏£‡πá‡∏ß‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á CPU ‡πÅ‡∏•‡∏∞ main memory ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÅ‡∏Å‡πâ‡∏õ‡∏±‡∏ç‡∏´‡∏≤‡∏Ñ‡∏ß‡∏≤‡∏°‡∏•‡πà‡∏≤‡∏ä‡πâ‡∏≤ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 350</span></li>
                </ul>

                <h4>‡∏Å‡∏≤‡∏£‡∏õ‡πâ‡∏≠‡∏á‡∏Å‡∏±‡∏ô‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ (Memory Protection):</h4>
                <p>‡∏£‡∏∞‡∏ö‡∏ö‡πÉ‡∏ä‡πâ Base Register ‡πÅ‡∏•‡∏∞ Limit Register ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÅ‡∏¢‡∏Å‡∏û‡∏∑‡πâ‡∏ô‡∏ó‡∏µ‡πà‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏Ç‡∏≠‡∏á‡πÅ‡∏ï‡πà‡∏•‡∏∞ process:</p>
                <ul>
                    <li><strong>Base Register:</strong> ‡πÄ‡∏Å‡πá‡∏ö‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡∏ü‡∏¥‡∏™‡∏¥‡∏Ñ‡∏±‡∏•‡∏ó‡∏µ‡πà‡πÄ‡∏•‡πá‡∏Å‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î‡∏ó‡∏µ‡πà‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á</li>
                    <li><strong>Limit Register:</strong> ‡∏£‡∏∞‡∏ö‡∏∏‡∏Ç‡∏ô‡∏≤‡∏î‡∏Ç‡∏≠‡∏á‡∏ä‡πà‡∏ß‡∏á‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡∏ó‡∏µ‡πà process ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á‡πÑ‡∏î‡πâ</li>
                </ul>
                <p>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: ‡∏ñ‡πâ‡∏≤ base = 300040 ‡πÅ‡∏•‡∏∞ limit = 120900 ‡πÅ‡∏•‡πâ‡∏ß process ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™ 300040-420939 ‡πÑ‡∏î‡πâ‡πÄ‡∏ó‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 351</span></p>
                <p>‡∏Å‡∏•‡πÑ‡∏Å‡∏Å‡∏≤‡∏£‡∏õ‡πâ‡∏≠‡∏á‡∏Å‡∏±‡∏ô: CPU ‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡πÄ‡∏õ‡∏£‡∏µ‡∏¢‡∏ö‡πÄ‡∏ó‡∏µ‡∏¢‡∏ö‡∏ó‡∏∏‡∏Å‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡∏ó‡∏µ‡πà‡∏™‡∏£‡πâ‡∏≤‡∏á‡πÉ‡∏ô user mode ‡∏Å‡∏±‡∏ö registers ‡πÄ‡∏´‡∏•‡πà‡∏≤‡∏ô‡∏µ‡πâ ‡∏Å‡∏≤‡∏£‡∏û‡∏¢‡∏≤‡∏¢‡∏≤‡∏°‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á‡∏ô‡∏≠‡∏Å‡∏Ç‡∏≠‡∏ö‡πÄ‡∏Ç‡∏ï‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡∏¥‡∏î trap ‡πÑ‡∏õ‡∏¢‡∏±‡∏á operating system <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 351, Figure 9.2 ‡∏´‡∏ô‡πâ‡∏≤ 352</span></p>

                <h3>1.3 Address Binding</h3>
                <p>‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡∏ú‡πà‡∏≤‡∏ô‡∏´‡∏•‡∏≤‡∏¢‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏Å‡πà‡∏≠‡∏ô‡∏ñ‡∏π‡∏Å‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏• ‡πÅ‡∏•‡∏∞‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡∏≠‡∏≤‡∏à‡∏ñ‡∏π‡∏Å‡πÅ‡∏ó‡∏ô‡∏Ñ‡πà‡∏≤‡πÉ‡∏ô‡∏´‡∏•‡∏≤‡∏¢‡∏£‡∏π‡∏õ‡πÅ‡∏ö‡∏ö:</p>
                <ul>
                    <li><strong>‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡πÉ‡∏ô source code:</strong> ‡πÄ‡∏õ‡πá‡∏ô‡πÅ‡∏ö‡∏ö symbolic (‡πÄ‡∏ä‡πà‡∏ô ‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£ count)</li>
                    <li><strong>Compiler binding:</strong> ‡πÅ‡∏õ‡∏•‡∏á‡πÄ‡∏õ‡πá‡∏ô relocatable addresses (‡πÄ‡∏ä‡πà‡∏ô "14 bytes from the beginning of this module")</li>
                    <li><strong>Linker/Loader binding:</strong> ‡πÅ‡∏õ‡∏•‡∏á‡πÄ‡∏õ‡πá‡∏ô absolute addresses (‡πÄ‡∏ä‡πà‡∏ô 74014) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 352</span></li>
                </ul>

                <h4>‡∏õ‡∏£‡∏∞‡πÄ‡∏†‡∏ó‡∏Ç‡∏≠‡∏á Address Binding:</h4>
                
                <h4>Compile Time Binding</h4>
                <ul>
                    <li>‡∏ñ‡πâ‡∏≤‡∏£‡∏π‡πâ‡∏ó‡∏µ‡πà‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏Ç‡∏≠‡∏á process ‡πÉ‡∏ô‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏ï‡∏≠‡∏ô compile time</li>
                    <li>‡∏™‡∏£‡πâ‡∏≤‡∏á absolute code ‡πÑ‡∏î‡πâ‡πÄ‡∏•‡∏¢</li>
                    <li>‡∏Ç‡πâ‡∏≠‡πÄ‡∏™‡∏µ‡∏¢: ‡∏ñ‡πâ‡∏≤‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡∏ï‡πâ‡∏≠‡∏á recompile <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 352</span></li>
                </ul>

                <h4>Load Time Binding</h4>
                <ul>
                    <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡∏£‡∏π‡πâ‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏ï‡∏≠‡∏ô compile time</li>
                    <li>Compiler ‡∏™‡∏£‡πâ‡∏≤‡∏á relocatable code</li>
                    <li>Binding ‡∏£‡∏≠‡∏à‡∏ô‡∏ñ‡∏∂‡∏á load time</li>
                    <li>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ: ‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡πÑ‡∏î‡πâ‡πÇ‡∏î‡∏¢ reload ‡πÄ‡∏ó‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 353</span></li>
                </ul>

                <h4>Execution Time Binding</h4>
                <ul>
                    <li>‡∏ñ‡πâ‡∏≤ process ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÄ‡∏Ñ‡∏•‡∏∑‡πà‡∏≠‡∏ô‡∏¢‡πâ‡∏≤‡∏¢‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÑ‡∏î‡πâ</li>
                    <li>Binding ‡πÄ‡∏Å‡∏¥‡∏î‡∏ï‡∏≠‡∏ô run time</li>
                    <li>‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏û‡∏¥‡πÄ‡∏®‡∏© (MMU)</li>
                    <li>‡∏£‡∏∞‡∏ö‡∏ö‡∏õ‡∏è‡∏¥‡∏ö‡∏±‡∏ï‡∏¥‡∏Å‡∏≤‡∏£‡∏™‡πà‡∏ß‡∏ô‡πÉ‡∏´‡∏ç‡πà‡πÉ‡∏ä‡πâ‡∏ß‡∏¥‡∏ò‡∏µ‡∏ô‡∏µ‡πâ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 353</span></li>
                </ul>

                <h3>1.4 Logical vs. Physical Address Space</h3>
                <h4>‡∏Ñ‡∏≥‡∏à‡∏≥‡∏Å‡∏±‡∏î‡∏Ñ‡∏ß‡∏≤‡∏°:</h4>
                <ul>
                    <li><strong>Logical Address (Virtual Address):</strong> ‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡∏ó‡∏µ‡πà CPU ‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏Ç‡∏∂‡πâ‡∏ô</li>
                    <li><strong>Physical Address:</strong> ‡πÅ‡∏≠‡∏î‡πÄ‡∏î‡∏£‡∏™‡∏à‡∏£‡∏¥‡∏á‡πÉ‡∏ô‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 353-354</span></li>
                </ul>

                <h4>Memory Management Unit (MMU):</h4>
                <p>‡∏≠‡∏∏‡∏õ‡∏Å‡∏£‡∏ì‡πå‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏ó‡∏µ‡πà‡πÅ‡∏õ‡∏•‡∏á virtual address ‡πÄ‡∏õ‡πá‡∏ô physical address ‡∏ï‡∏≠‡∏ô run-time</p>
                
                <h4>‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô (‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÅ‡∏ö‡∏ö‡∏á‡πà‡∏≤‡∏¢):</h4>
                <ul>
                    <li>‡πÉ‡∏ä‡πâ Relocation Register (‡πÄ‡∏î‡∏¥‡∏°‡∏Ñ‡∏∑‡∏≠ Base Register)</li>
                    <li>‡∏ö‡∏ß‡∏Å‡∏Ñ‡πà‡∏≤‡πÉ‡∏ô relocation register ‡∏Å‡∏±‡∏ö‡∏ó‡∏∏‡∏Å logical address ‡∏ó‡∏µ‡πà process ‡∏™‡∏£‡πâ‡∏≤‡∏á</li>
                    <li>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: ‡∏ñ‡πâ‡∏≤ base = 14000, logical address 0 ‚Üí physical address 14000 <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 354, Figure 9.5</span></li>
                </ul>

                <h4>‡∏õ‡∏£‡∏∞‡πÇ‡∏¢‡∏ä‡∏ô‡πå:</h4>
                <ul>
                    <li>User program ‡πÑ‡∏°‡πà‡πÄ‡∏Ñ‡∏¢‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á physical addresses ‡πÇ‡∏î‡∏¢‡∏ï‡∏£‡∏á</li>
                    <li>Logical address space ‡πÅ‡∏¢‡∏Å‡∏à‡∏≤‡∏Å physical address space ‡πÇ‡∏î‡∏¢‡∏™‡∏¥‡πâ‡∏ô‡πÄ‡∏ä‡∏¥‡∏á</li>
                    <li>Process ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏°‡∏µ logical 64-bit address space ‡πÅ‡∏°‡πâ‡∏£‡∏∞‡∏ö‡∏ö‡∏°‡∏µ physical memory ‡∏ô‡πâ‡∏≠‡∏¢‡∏Å‡∏ß‡πà‡∏≤ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 354, 360</span></li>
                </ul>

                <h3>1.5 Dynamic Loading</h3>
                <p>‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏Å‡∏≤‡∏£‡πÇ‡∏´‡∏•‡∏î routine ‡πÄ‡∏â‡∏û‡∏≤‡∏∞‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏ñ‡∏π‡∏Å‡πÄ‡∏£‡∏µ‡∏¢‡∏Å‡πÉ‡∏ä‡πâ:</p>
                <ul>
                    <li><strong>‡∏´‡∏•‡∏±‡∏Å‡∏Å‡∏≤‡∏£:</strong> routine ‡∏ó‡∏±‡πâ‡∏á‡∏´‡∏°‡∏î‡πÄ‡∏Å‡πá‡∏ö‡∏ö‡∏ô disk ‡πÉ‡∏ô‡∏£‡∏π‡∏õ‡πÅ‡∏ö‡∏ö relocatable</li>
                    <li>Main program ‡πÇ‡∏´‡∏•‡∏î‡πÄ‡∏Ç‡πâ‡∏≤‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡πÅ‡∏•‡∏∞‡∏ó‡∏≥‡∏á‡∏≤‡∏ô</li>
                    <li>‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡πÄ‡∏£‡∏µ‡∏¢‡∏Å routine ‡∏≠‡∏∑‡πà‡∏ô ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏ß‡πà‡∏≤‡πÇ‡∏´‡∏•‡∏î‡πÅ‡∏•‡πâ‡∏ß‡∏´‡∏£‡∏∑‡∏≠‡∏¢‡∏±‡∏á</li>
                    <li>‡∏ñ‡πâ‡∏≤‡∏¢‡∏±‡∏á‡πÑ‡∏°‡πà‡πÇ‡∏´‡∏•‡∏î ‡πÄ‡∏£‡∏µ‡∏¢‡∏Å relocatable linking loader ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÇ‡∏´‡∏•‡∏î routine ‡∏ô‡∏±‡πâ‡∏ô <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 355</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:</h4>
                <ul>
                    <li>‡πÇ‡∏´‡∏•‡∏î‡πÄ‡∏â‡∏û‡∏≤‡∏∞ code ‡∏ó‡∏µ‡πà‡∏à‡∏≥‡πÄ‡∏õ‡πá‡∏ô‡πÉ‡∏ä‡πâ‡∏à‡∏£‡∏¥‡∏á</li>
                    <li>‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏Å‡∏±‡∏ö‡∏Å‡∏£‡∏ì‡∏µ‡∏ó‡∏µ‡πà‡∏°‡∏µ code ‡∏à‡∏≥‡∏ô‡∏ß‡∏ô‡∏°‡∏≤‡∏Å‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£ error cases ‡∏ó‡∏µ‡πà‡πÄ‡∏Å‡∏¥‡∏î‡πÑ‡∏°‡πà‡∏ö‡πà‡∏≠‡∏¢</li>
                    <li>‡πÑ‡∏°‡πà‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ support ‡∏û‡∏¥‡πÄ‡∏®‡∏©‡∏à‡∏≤‡∏Å OS <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 355</span></li>
                </ul>

                <h3>1.6 Dynamic Linking ‡πÅ‡∏•‡∏∞ Shared Libraries</h3>
                <p><strong>Dynamic Linking:</strong> ‡πÅ‡∏ï‡∏Å‡∏ï‡πà‡∏≤‡∏á‡∏à‡∏≤‡∏Å static linking ‡πÇ‡∏î‡∏¢ linking ‡πÄ‡∏Å‡∏¥‡∏î‡∏Ç‡∏∂‡πâ‡∏ô‡∏ï‡∏≠‡∏ô run time ‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà‡∏à‡∏∞‡πÄ‡∏õ‡πá‡∏ô load time <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 355-356</span></p>
                <p><strong>Static Linking:</strong></p>
                <ul>
                    <li>System libraries ‡∏£‡∏ß‡∏°‡πÄ‡∏Ç‡πâ‡∏≤‡πÑ‡∏õ‡πÉ‡∏ô binary program image</li>
                    <li>‡πÅ‡∏ï‡πà‡∏•‡∏∞ program ‡∏°‡∏µ‡∏™‡∏≥‡πÄ‡∏ô‡∏≤‡∏Ç‡∏≠‡∏á library</li>
                    <li>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: 40 processes ‡πÉ‡∏ä‡πâ libc (2 MB) = ‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ 80 MB</li>
                </ul>
                <p><strong>Dynamic Linking (DLLs/Shared Libraries):</strong></p>
                <ul>
                    <li>Libraries ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏ï‡∏≠‡∏ô run time</li>
                    <li>‡∏°‡∏µ‡πÄ‡∏û‡∏µ‡∏¢‡∏á 1 ‡∏™‡∏≥‡πÄ‡∏ô‡∏≤‡∏Ç‡∏≠‡∏á library ‡πÉ‡∏ô main memory</li>
                    <li>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô: ‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ‡πÅ‡∏Ñ‡πà 2 MB ‡πÅ‡∏ó‡∏ô 80 MB <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 356</span></li>
                </ul>

                <h4>‡∏Å‡∏•‡πÑ‡∏Å‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô:</h4>
                <ul>
                    <li>‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡∏≠‡πâ‡∏≤‡∏á‡∏ñ‡∏∂‡∏á routine ‡πÉ‡∏ô dynamic library</li>
                    <li>Loader ‡∏´‡∏≤ DLL ‡πÅ‡∏•‡∏∞‡πÇ‡∏´‡∏•‡∏î‡πÄ‡∏Ç‡πâ‡∏≤ memory (‡∏ñ‡πâ‡∏≤‡∏à‡∏≥‡πÄ‡∏õ‡πá‡∏ô)</li>
                    <li>‡∏õ‡∏£‡∏±‡∏ö addresses ‡∏Ç‡∏≠‡∏á functions ‡πÉ‡∏ô DLL ‡πÉ‡∏´‡πâ‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ö‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡πÉ‡∏ô memory <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 356</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ‡πÄ‡∏û‡∏¥‡πà‡∏°‡πÄ‡∏ï‡∏¥‡∏°:</h4>
                <ul>
                    <li>‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ update libraries ‡πÑ‡∏î‡πâ (‡πÄ‡∏ä‡πà‡∏ô ‡πÅ‡∏Å‡πâ bug)</li>
                    <li>‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡∏à‡∏∞‡πÉ‡∏ä‡πâ‡πÄ‡∏ß‡∏≠‡∏£‡πå‡∏ä‡∏±‡∏ô‡πÉ‡∏´‡∏°‡πà‡πÇ‡∏î‡∏¢‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥</li>
                    <li>Version information ‡∏õ‡πâ‡∏≠‡∏á‡∏Å‡∏±‡∏ô‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡πÄ‡∏ß‡∏≠‡∏£‡πå‡∏ä‡∏±‡∏ô‡∏ó‡∏µ‡πà‡πÄ‡∏Ç‡πâ‡∏≤‡∏Å‡∏±‡∏ô‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ</li>
                    <li>‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ä‡πà‡∏ß‡∏¢‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏à‡∏≤‡∏Å OS ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏´‡πâ processes ‡∏´‡∏•‡∏≤‡∏¢‡∏ï‡∏±‡∏ß‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á memory addresses ‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô‡πÑ‡∏î‡πâ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 356</span></li>
                </ul>
            </div>

            <hr>

            <div class="chapter">
                <h2>2. Contiguous Memory Allocation</h2>
                
                <h3>2.1 ‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô</h3>
                <p>‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡πÅ‡∏ö‡πà‡∏á‡πÄ‡∏õ‡πá‡∏ô 2 partitions:</p>
                <ul>
                    <li><strong>OS Partition:</strong> ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏£‡∏∞‡∏ö‡∏ö‡∏õ‡∏è‡∏¥‡∏ö‡∏±‡∏ï‡∏¥‡∏Å‡∏≤‡∏£ (‡πÇ‡∏î‡∏¢‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ‡∏≠‡∏¢‡∏π‡πà‡∏ó‡∏µ‡πà high memory)</li>
                    <li><strong>User Partition:</strong> ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö user processes <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 356</span></li>
                </ul>
                <p>‡πÉ‡∏ô‡∏£‡∏∞‡∏ö‡∏ö‡∏ô‡∏µ‡πâ ‡πÅ‡∏ï‡πà‡∏•‡∏∞ process ‡∏≠‡∏¢‡∏π‡πà‡πÉ‡∏ô‡∏™‡πà‡∏ß‡∏ô‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Ç‡∏≠‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏ó‡∏µ‡πà‡∏ï‡πà‡∏≠‡πÄ‡∏ô‡∏∑‡πà‡∏≠‡∏á‡∏Å‡∏±‡∏ô (contiguous) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 357</span></p>

                <h3>2.2 Memory Allocation Strategies</h3>
                <h4>Variable-Partition Scheme:</h4>
                <ul>
                    <li>OS ‡πÄ‡∏Å‡πá‡∏ö table ‡∏£‡∏∞‡∏ö‡∏∏‡∏™‡πà‡∏ß‡∏ô‡πÑ‡∏´‡∏ô‡∏Ç‡∏≠‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏ß‡πà‡∏≤‡∏á‡πÅ‡∏•‡∏∞‡∏™‡πà‡∏ß‡∏ô‡πÑ‡∏´‡∏ô‡∏ñ‡∏π‡∏Å‡πÉ‡∏ä‡πâ</li>
                    <li>‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô: ‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏ó‡∏±‡πâ‡∏á‡∏´‡∏°‡∏î‡πÄ‡∏õ‡πá‡∏ô hole (‡∏ä‡πà‡∏≠‡∏á‡∏ß‡πà‡∏≤‡∏á) ‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà</li>
                    <li>‡πÄ‡∏°‡∏∑‡πà‡∏≠ process ‡∏°‡∏≤: ‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ memory ‡∏à‡∏≤‡∏Å hole ‡∏ó‡∏µ‡πà‡∏°‡∏µ</li>
                    <li>‡πÄ‡∏°‡∏∑‡πà‡∏≠ process ‡∏à‡∏ö: ‡∏Ñ‡∏∑‡∏ô memory ‡∏Å‡∏•‡∏±‡∏ö‡πÄ‡∏õ‡πá‡∏ô hole <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 358, Figure 9.7</span></li>
                </ul>

                <h4>Dynamic Storage-Allocation Problem:</h4>
                <p>‡∏´‡∏≤‡∏ß‡∏¥‡∏ò‡∏µ‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ memory ‡∏Ç‡∏ô‡∏≤‡∏î n ‡∏à‡∏≤‡∏Å list ‡∏Ç‡∏≠‡∏á free holes ‡∏°‡∏µ 3 ‡∏Å‡∏•‡∏¢‡∏∏‡∏ó‡∏ò‡πå‡∏´‡∏•‡∏±‡∏Å:</p>

                <h4>First Fit</h4>
                <ul>
                    <li>‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ hole ‡πÅ‡∏£‡∏Å‡∏ó‡∏µ‡πà‡πÉ‡∏´‡∏ç‡πà‡∏û‡∏≠</li>
                    <li>‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤‡∏à‡∏≤‡∏Å‡∏ï‡πâ‡∏ô‡∏´‡∏£‡∏∑‡∏≠‡∏à‡∏≤‡∏Å‡∏à‡∏∏‡∏î‡∏ó‡∏µ‡πà first-fit ‡∏Ñ‡∏£‡∏±‡πâ‡∏á‡∏Å‡πà‡∏≠‡∏ô‡∏à‡∏ö</li>
                    <li>‡∏´‡∏¢‡∏∏‡∏î‡∏ó‡∏±‡∏ô‡∏ó‡∏µ‡∏ó‡∏µ‡πà‡πÄ‡∏à‡∏≠ hole ‡∏ó‡∏µ‡πà‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏°</li>
                    <li>‡πÇ‡∏î‡∏¢‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏ß‡πà‡∏≤ best fit <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>

                <h4>Best Fit</h4>
                <ul>
                    <li>‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ hole ‡∏ó‡∏µ‡πà‡πÄ‡∏•‡πá‡∏Å‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î‡∏ó‡∏µ‡πà‡πÉ‡∏´‡∏ç‡πà‡∏û‡∏≠</li>
                    <li>‡∏ï‡πâ‡∏≠‡∏á‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤‡∏ó‡∏±‡πâ‡∏á list (‡πÄ‡∏ß‡πâ‡∏ô‡πÅ‡∏ï‡πà‡∏à‡∏∞ sort ‡∏ï‡∏≤‡∏°‡∏Ç‡∏ô‡∏≤‡∏î)</li>
                    <li>‡∏™‡∏£‡πâ‡∏≤‡∏á leftover hole ‡∏ó‡∏µ‡πà‡πÄ‡∏•‡πá‡∏Å‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>

                <h4>Worst Fit</h4>
                <ul>
                    <li>‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ hole ‡∏ó‡∏µ‡πà‡πÉ‡∏´‡∏ç‡πà‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î</li>
                    <li>‡∏ï‡πâ‡∏≠‡∏á‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤‡∏ó‡∏±‡πâ‡∏á list (‡πÄ‡∏ß‡πâ‡∏ô‡πÅ‡∏ï‡πà‡∏à‡∏∞ sort ‡∏ï‡∏≤‡∏°‡∏Ç‡∏ô‡∏≤‡∏î)</li>
                    <li>‡∏™‡∏£‡πâ‡∏≤‡∏á leftover hole ‡∏ó‡∏µ‡πà‡πÉ‡∏´‡∏ç‡πà‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î ‡∏ã‡∏∂‡πà‡∏á‡∏≠‡∏≤‡∏à‡∏°‡∏µ‡∏õ‡∏£‡∏∞‡πÇ‡∏¢‡∏ä‡∏ô‡πå‡∏°‡∏≤‡∏Å‡∏Å‡∏ß‡πà‡∏≤ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>

                <h4>‡∏ú‡∏•‡∏Å‡∏≤‡∏£‡∏®‡∏∂‡∏Å‡∏©‡∏≤‡∏à‡∏≤‡∏Å Simulations:</h4>
                <ul>
                    <li>First fit ‡πÅ‡∏•‡∏∞ best fit ‡∏î‡∏µ‡∏Å‡∏ß‡πà‡∏≤ worst fit ‡πÉ‡∏ô‡πÅ‡∏á‡πà‡πÄ‡∏ß‡∏•‡∏≤‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ storage</li>
                    <li>First fit ‡∏Å‡∏±‡∏ö best fit ‡πÑ‡∏°‡πà‡∏°‡∏µ‡πÉ‡∏Ñ‡∏£‡∏î‡∏µ‡∏Å‡∏ß‡πà‡∏≤‡πÉ‡∏Ñ‡∏£‡∏ä‡∏±‡∏î‡πÄ‡∏à‡∏ô‡πÉ‡∏ô‡πÅ‡∏á‡πà storage utilization</li>
                    <li>‡πÅ‡∏ï‡πà first fit ‡πÇ‡∏î‡∏¢‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏ß‡πà‡∏≤ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>

                <h3>2.3 Fragmentation</h3>
                <h4>External Fragmentation:</h4>
                <ul>
                    <li>‡πÄ‡∏Å‡∏¥‡∏î‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏°‡∏µ memory ‡∏ß‡πà‡∏≤‡∏á‡∏£‡∏ß‡∏°‡∏Å‡∏±‡∏ô‡∏û‡∏≠ ‡πÅ‡∏ï‡πà‡πÑ‡∏°‡πà‡∏ï‡πà‡∏≠‡πÄ‡∏ô‡∏∑‡πà‡∏≠‡∏á‡∏Å‡∏±‡∏ô</li>
                    <li>Free memory ‡πÅ‡∏ï‡∏Å‡πÄ‡∏õ‡πá‡∏ô‡∏ä‡∏¥‡πâ‡∏ô‡πÄ‡∏•‡πá‡∏Å‡πÜ</li>
                    <li>‡πÉ‡∏ô‡∏Å‡∏£‡∏ì‡∏µ‡πÅ‡∏¢‡πà‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î: ‡∏≠‡∏≤‡∏à‡∏°‡∏µ block ‡∏Ç‡∏≠‡∏á free memory ‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á‡∏ó‡∏∏‡∏Å‡πÜ 2 processes <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>
                
                <h4>50-Percent Rule:</h4>
                <ul>
                    <li>‡∏Å‡∏≤‡∏£‡∏ß‡∏¥‡πÄ‡∏Ñ‡∏£‡∏≤‡∏∞‡∏´‡πå‡∏ó‡∏≤‡∏á‡∏™‡∏ñ‡∏¥‡∏ï‡∏¥‡∏Ç‡∏≠‡∏á first fit ‡∏û‡∏ö‡∏ß‡πà‡∏≤ ‡∏ñ‡πâ‡∏≤‡∏°‡∏µ N allocated blocks ‡∏à‡∏∞‡∏™‡∏π‡∏ç‡πÄ‡∏™‡∏µ‡∏¢ 0.5N blocks ‡∏à‡∏≤‡∏Å fragmentation</li>
                    <li>‡∏´‡∏°‡∏≤‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ß‡πà‡∏≤ 1/3 ‡∏Ç‡∏≠‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏≠‡∏≤‡∏à‡πÉ‡∏ä‡πâ‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ! <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>

                <h4>Internal Fragmentation:</h4>
                <ul>
                    <li>‡πÄ‡∏Å‡∏¥‡∏î‡∏à‡∏≤‡∏Å‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ memory ‡πÄ‡∏õ‡πá‡∏ô fixed-size blocks</li>
                    <li>Memory ‡∏ó‡∏µ‡πà‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£‡πÉ‡∏´‡πâ process ‡∏≠‡∏≤‡∏à‡∏°‡∏≤‡∏Å‡∏Å‡∏ß‡πà‡∏≤‡∏ó‡∏µ‡πà‡∏Ç‡∏≠‡πÄ‡∏•‡πá‡∏Å‡∏ô‡πâ‡∏≠‡∏¢</li>
                    <li>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: hole ‡∏Ç‡∏ô‡∏≤‡∏î 18,464 bytes, process ‡∏Ç‡∏≠ 18,462 bytes ‚Üí ‡πÄ‡∏´‡∏•‡∏∑‡∏≠ 2 bytes ‡∏ã‡∏∂‡πà‡∏á overhead ‡πÉ‡∏ô‡∏Å‡∏≤‡∏£ track ‡∏à‡∏∞‡∏°‡∏≤‡∏Å‡∏Å‡∏ß‡πà‡∏≤‡∏ï‡∏±‡∏ß hole ‡πÄ‡∏≠‡∏á <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                </ul>

                <h4>‡∏ß‡∏¥‡∏ò‡∏µ‡πÅ‡∏Å‡πâ External Fragmentation:</h4>
                <ul>
                    <li><strong>Compaction</strong>
                        <ul>
                            <li>‡∏™‡∏±‡∏ö‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÄ‡∏ô‡∏∑‡πâ‡∏≠‡∏´‡∏≤‡∏Ç‡∏≠‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏£‡∏ß‡∏° free memory ‡πÉ‡∏´‡πâ‡πÄ‡∏õ‡πá‡∏ô block ‡πÉ‡∏´‡∏ç‡πà‡πÄ‡∏î‡∏µ‡∏¢‡∏ß</li>
                            <li>‡∏Ç‡πâ‡∏≠‡∏à‡∏≥‡∏Å‡∏±‡∏î: ‡πÄ‡∏õ‡πá‡∏ô‡πÑ‡∏õ‡πÑ‡∏î‡πâ‡πÄ‡∏â‡∏û‡∏≤‡∏∞‡∏ñ‡πâ‡∏≤ relocation ‡πÄ‡∏õ‡πá‡∏ô‡πÅ‡∏ö‡∏ö dynamic (execution time)</li>
                            <li>‡∏Ç‡πâ‡∏≠‡πÄ‡∏™‡∏µ‡∏¢: ‡∏°‡∏µ‡∏Ñ‡πà‡∏≤‡πÉ‡∏ä‡πâ‡∏à‡πà‡∏≤‡∏¢‡∏™‡∏π‡∏á <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 360</span></li>
                        </ul>
                    </li>
                    <li><strong>Non-contiguous Memory Allocation</strong>
                        <ul>
                            <li>‡∏≠‡∏ô‡∏∏‡∏ç‡∏≤‡∏ï‡πÉ‡∏´‡πâ logical address space ‡∏Ç‡∏≠‡∏á process ‡πÑ‡∏°‡πà‡∏ï‡πà‡∏≠‡πÄ‡∏ô‡∏∑‡πà‡∏≠‡∏á‡∏Å‡∏±‡∏ô</li>
                            <li>Process ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÑ‡∏î‡πâ‡∏£‡∏±‡∏ö physical memory ‡∏à‡∏≤‡∏Å‡∏ó‡∏µ‡πà‡πÉ‡∏î‡∏Å‡πá‡πÑ‡∏î‡πâ‡∏ó‡∏µ‡πà‡∏°‡∏µ</li>
                            <li>‡∏ô‡∏≥‡πÑ‡∏õ‡∏™‡∏π‡πà‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ <strong>Paging</strong> <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 360</span></li>
                        </ul>
                    </li>
                </ul>
            </div>

            <hr>

            <div class="chapter">
                <h2>3. Paging</h2>
                <p>Paging ‡πÄ‡∏õ‡πá‡∏ô‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥‡∏ó‡∏µ‡πà‡∏≠‡∏ô‡∏∏‡∏ç‡∏≤‡∏ï‡πÉ‡∏´‡πâ physical address space ‡∏Ç‡∏≠‡∏á process ‡πÑ‡∏°‡πà‡∏ï‡πà‡∏≠‡πÄ‡∏ô‡∏∑‡πà‡∏≠‡∏á‡∏Å‡∏±‡∏ô ‡∏ä‡πà‡∏ß‡∏¢‡∏´‡∏•‡∏µ‡∏Å‡πÄ‡∏•‡∏µ‡πà‡∏¢‡∏á external fragmentation ‡πÅ‡∏•‡∏∞‡∏õ‡∏±‡∏ç‡∏´‡∏≤ compaction <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 360</span></p>

                <h3>3.1 Basic Method</h3>
                <h4>‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î‡∏´‡∏•‡∏±‡∏Å:</h4>
                <ul>
                    <li>‡πÅ‡∏ö‡πà‡∏á <strong>physical memory</strong> ‡πÄ‡∏õ‡πá‡∏ô fixed-sized blocks ‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏µ‡∏¢‡∏Å‡∏ß‡πà‡∏≤ <strong>frames</strong></li>
                    <li>‡πÅ‡∏ö‡πà‡∏á <strong>logical memory</strong> ‡πÄ‡∏õ‡πá‡∏ô blocks ‡∏Ç‡∏ô‡∏≤‡∏î‡πÄ‡∏ó‡πà‡∏≤‡∏Å‡∏±‡∏ô‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏µ‡∏¢‡∏Å‡∏ß‡πà‡∏≤ <strong>pages</strong></li>
                    <li>Page size = Frame size (‡πÇ‡∏î‡∏¢‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ 4 KB ‡∏´‡∏£‡∏∑‡∏≠ 8 KB)</li>
                    <li>‡πÄ‡∏°‡∏∑‡πà‡∏≠ process ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô pages ‡∏Ç‡∏≠‡∏á‡∏°‡∏±‡∏ô‡∏ñ‡∏π‡∏Å‡πÇ‡∏´‡∏•‡∏î‡πÄ‡∏Ç‡πâ‡∏≤ frames ‡∏ó‡∏µ‡πà‡∏ß‡πà‡∏≤‡∏á‡πÉ‡∏î‡πÜ ‡∏à‡∏≤‡∏Å backing store <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 360</span></li>
                </ul>

                <h4>‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á Logical Address:</h4>
                <p>Logical address ‡πÅ‡∏ö‡πà‡∏á‡πÄ‡∏õ‡πá‡∏ô 2 ‡∏™‡πà‡∏ß‡∏ô:</p>
                <ul>
                    <li><strong>Page Number (p):</strong> ‡πÉ‡∏ä‡πâ‡πÄ‡∏õ‡πá‡∏ô index ‡πÄ‡∏Ç‡πâ‡∏≤ page table</li>
                    <li><strong>Page Offset (d):</strong> ‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏†‡∏≤‡∏¢‡πÉ‡∏ô page/frame</li>
                </ul>
                <p>‡∏ñ‡πâ‡∏≤ logical address space = 2^m ‡πÅ‡∏•‡∏∞ page size = 2^n:</p>
                <ul>
                    <li>p = m - n bits (high-order bits)</li>
                    <li>d = n bits (low-order bits) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 360-361</span></li>
                </ul>

                <h4>‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏Å‡∏≤‡∏£‡πÅ‡∏õ‡∏• Address (MMU):</h4>
                <ol>
                    <li>‡πÅ‡∏¢‡∏Å page number p ‡πÅ‡∏•‡∏∞‡πÉ‡∏ä‡πâ‡πÄ‡∏õ‡πá‡∏ô index ‡πÄ‡∏Ç‡πâ‡∏≤ page table</li>
                    <li>‡∏î‡∏∂‡∏á frame number f ‡∏à‡∏≤‡∏Å page table</li>
                    <li>‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà page number p ‡∏î‡πâ‡∏ß‡∏¢ frame number f</li>
                    <li>Page offset d ‡∏Ñ‡∏á‡πÄ‡∏î‡∏¥‡∏°</li>
                    <li>Frame number ‡πÅ‡∏•‡∏∞ offset ‡∏£‡∏ß‡∏°‡∏Å‡∏±‡∏ô‡πÄ‡∏õ‡πá‡∏ô physical address <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 361, Figure 9.8</span></li>
                </ol>

                <h4>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÄ‡∏â‡∏û‡∏≤‡∏∞:</h4>
                <ul>
                    <li>Logical address space: 14 bits (m=4), Page size: 4 bytes (n=2)</li>
                    <li>‡∏°‡∏µ memory 32 bytes (8 pages)</li>
                    <li>Logical address 0 (page 0, offset 0) ‚Üí page table ‡∏ö‡∏≠‡∏Å‡∏ß‡πà‡∏≤ page 0 ‡∏≠‡∏¢‡∏π‡πà frame 5 ‚Üí physical address 20 [= (5√ó4) + 0]</li>
                    <li>Logical address 13 ‚Üí physical address 9 <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 362, Figure 9.10</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ‡∏Ç‡∏≠‡∏á Paging:</h4>
                <ul>
                    <li>‡πÑ‡∏°‡πà‡∏°‡∏µ external fragmentation: frame ‡∏ß‡πà‡∏≤‡∏á‡πÉ‡∏î‡∏Å‡πá‡∏ï‡∏≤‡∏°‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£‡πÉ‡∏´‡πâ process ‡πÑ‡∏î‡πâ</li>
                    <li>Separation ‡∏ä‡∏±‡∏î‡πÄ‡∏à‡∏ô: programmer's view of memory ‡πÅ‡∏¢‡∏Å‡∏à‡∏≤‡∏Å actual physical memory</li>
                    <li>Process ‡πÑ‡∏°‡πà‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á memory ‡∏ó‡∏µ‡πà‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ‡πÄ‡∏õ‡πá‡∏ô‡πÄ‡∏à‡πâ‡∏≤‡∏Ç‡∏≠‡∏á ‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏ó‡∏≤‡∏á‡∏≠‡πâ‡∏≤‡∏á‡∏ñ‡∏∂‡∏á memory ‡∏ô‡∏≠‡∏Å page table ‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏≠‡∏á <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 362, 365</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡πÄ‡∏™‡∏µ‡∏¢‡∏Ç‡∏≠‡∏á Paging:</h4>
                <ul>
                    <li><strong>Internal Fragmentation:</strong> page ‡∏™‡∏∏‡∏î‡∏ó‡πâ‡∏≤‡∏¢‡∏Ç‡∏≠‡∏á process ‡∏≠‡∏≤‡∏à‡πÑ‡∏°‡πà‡πÄ‡∏ï‡πá‡∏°
                        <ul>
                            <li>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á: page size 2,048 bytes, process 72,766 bytes ‚Üí ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ 36 frames ‚Üí internal fragmentation 962 bytes</li>
                        </ul>
                    </li>
                    <li><strong>‡∏Å‡∏£‡∏ì‡∏µ‡πÅ‡∏¢‡πà‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î:</strong> process ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ n pages + 1 byte ‚Üí ‡∏à‡∏±‡∏î‡∏™‡∏£‡∏£ n+1 frames ‚Üí internal fragmentation ‡πÄ‡∏Å‡∏∑‡∏≠‡∏ö 1 frame <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 362-363</span></li>
                </ul>

                <h4>‡∏Ç‡∏ô‡∏≤‡∏î Page:</h4>
                <ul>
                    <li><strong>Trade-off:</strong> page ‡πÄ‡∏•‡πá‡∏Å ‚Üí internal fragmentation ‡∏ô‡πâ‡∏≠‡∏¢‡∏•‡∏á ‡πÅ‡∏ï‡πà overhead ‡∏Ç‡∏≠‡∏á page-table entry ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ç‡∏∂‡πâ‡∏ô</li>
                    <li><strong>‡∏õ‡∏±‡∏à‡∏à‡∏∏‡∏ö‡∏±‡∏ô:</strong> page ‡∏°‡∏±‡∏Å‡πÄ‡∏õ‡πá‡∏ô 4 KB ‡∏´‡∏£‡∏∑‡∏≠ 8 KB</li>
                    <li><strong>‡∏ö‡∏≤‡∏á systems</strong> ‡∏£‡∏≠‡∏á‡∏£‡∏±‡∏ö‡∏´‡∏•‡∏≤‡∏¢‡∏Ç‡∏ô‡∏≤‡∏î ‡πÄ‡∏ä‡πà‡∏ô Windows 10 ‡∏ö‡∏ô x86-64: 4 KB ‡πÅ‡∏•‡∏∞ 2 MB <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 363</span></li>
                </ul>

                <h3>3.2 Hardware Support</h3>
                <h4>Page Table Storage:</h4>
                <ul>
                    <li><strong>‡πÉ‡∏ô‡∏£‡∏∞‡∏ö‡∏ö‡∏ó‡∏µ‡πà‡∏á‡πà‡∏≤‡∏¢‡∏ó‡∏µ‡πà‡∏™‡∏∏‡∏î</strong> page table ‡∏≠‡∏≤‡∏à‡πÄ‡∏õ‡πá‡∏ô dedicated hardware registers ‡πÅ‡∏ï‡πà‡∏ß‡∏¥‡∏ò‡∏µ‡∏ô‡∏µ‡πâ:
                        <ul>
                            <li>‡πÉ‡∏ä‡πâ‡πÑ‡∏î‡πâ‡∏Å‡∏±‡∏ö page table ‡∏ó‡∏µ‡πà‡πÄ‡∏•‡πá‡∏Å (‡πÄ‡∏ä‡πà‡∏ô 256 entries)</li>
                            <li>Context-switch time ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ç‡∏∂‡πâ‡∏ô‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô registers ‡∏ó‡∏±‡πâ‡∏á‡∏´‡∏°‡∏î <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 365</span></li>
                        </ul>
                    </li>
                    <li><strong>‡πÉ‡∏ô‡∏£‡∏∞‡∏ö‡∏ö‡∏™‡∏°‡∏±‡∏¢‡πÉ‡∏´‡∏°‡πà:</strong>
                        <ul>
                            <li>Page table ‡πÄ‡∏Å‡πá‡∏ö‡πÉ‡∏ô <strong>main memory</strong></li>
                            <li><strong>Page-Table Base Register (PTBR)</strong> ‡∏ä‡∏µ‡πâ‡πÑ‡∏õ‡∏ó‡∏µ‡πà page table</li>
                            <li>‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô page table ‡πÑ‡∏î‡πâ‡πÇ‡∏î‡∏¢‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÅ‡∏Ñ‡πà PTBR ‚Üí context-switch ‡πÄ‡∏£‡πá‡∏ß‡∏Ç‡∏∂‡πâ‡∏ô</li>
                            <li>‡πÅ‡∏ï‡πà memory access ‡∏ä‡πâ‡∏≤‡∏•‡∏á (‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á memory 2 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á: 1 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö page table, 1 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 365-366</span></li>
                        </ul>
                    </li>
                </ul>

                <h4>Translation Look-Aside Buffer (TLB):</h4>
                <ul>
                    <li><strong>‡∏Ñ‡∏≥‡∏à‡∏≥‡∏Å‡∏±‡∏î‡∏Ñ‡∏ß‡∏≤‡∏°:</strong> TLB ‡πÄ‡∏õ‡πá‡∏ô associative, high-speed memory cache ‡πÄ‡∏•‡πá‡∏Å‡πÜ ‡πÄ‡∏£‡πá‡∏ß‡πÜ ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡πÄ‡∏Å‡πá‡∏ö page-table entries ‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ‡∏ö‡πà‡∏≠‡∏¢ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 366</span></li>
                    <li><strong>‡∏Ñ‡∏∏‡∏ì‡∏™‡∏°‡∏ö‡∏±‡∏ï‡∏¥:</strong>
                        <ul>
                            <li>‡∏Ç‡∏ô‡∏≤‡∏î: ‡πÇ‡∏î‡∏¢‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ 32-1,024 entries</li>
                            <li>‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß: TLB lookup ‡πÄ‡∏õ‡πá‡∏ô‡∏™‡πà‡∏ß‡∏ô‡∏´‡∏ô‡∏∂‡πà‡∏á‡∏Ç‡∏≠‡∏á instruction pipeline ‚Üí ‡πÑ‡∏°‡πà‡∏°‡∏µ performance penalty</li>
                            <li>‡∏ö‡∏≤‡∏á CPUs ‡∏°‡∏µ separate instruction TLB ‡πÅ‡∏•‡∏∞ data TLB <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 366</span></li>
                        </ul>
                    </li>
                    <li><strong>‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏Ç‡∏≠‡∏á TLB:</strong>
                        <ol>
                            <li>CPU ‡∏™‡∏£‡πâ‡∏≤‡∏á logical address</li>
                            <li>MMU ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö TLB ‡∏Å‡πà‡∏≠‡∏ô‡∏ß‡πà‡∏≤‡∏°‡∏µ page number ‡∏ô‡∏µ‡πâ‡∏´‡∏£‡∏∑‡∏≠‡πÑ‡∏°‡πà</li>
                            <li>‡∏ñ‡πâ‡∏≤‡πÄ‡∏à‡∏≠ (TLB hit): ‡πÉ‡∏ä‡πâ frame number ‡∏à‡∏≤‡∏Å TLB ‡∏ó‡∏±‡∏ô‡∏ó‡∏µ</li>
                            <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡πÄ‡∏à‡∏≠ (TLB miss): ‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á page table ‡πÉ‡∏ô memory, ‡πÅ‡∏•‡πâ‡∏ß add entry ‡πÉ‡∏´‡∏°‡πà‡πÄ‡∏Ç‡πâ‡∏≤ TLB <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 366, Figure 9.12</span></li>
                        </ol>
                    </li>
                    <li><strong>Replacement Policy:</strong>
                        <ul>
                            <li>‡πÄ‡∏°‡∏∑‡πà‡∏≠ TLB ‡πÄ‡∏ï‡πá‡∏° ‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏•‡∏∑‡∏≠‡∏Å entry ‡πÄ‡∏Å‡πà‡∏≤‡∏≠‡∏≠‡∏Å</li>
                            <li>‡∏ß‡∏¥‡∏ò‡∏µ‡∏Å‡∏≤‡∏£: LRU, round-robin, random</li>
                            <li>‡∏ö‡∏≤‡∏á entries ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ <strong>wired down</strong> (‡πÑ‡∏°‡πà‡πÉ‡∏´‡πâ‡∏•‡∏ö‡∏≠‡∏≠‡∏Å) ‡πÄ‡∏ä‡πà‡∏ô entry ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö kernel code <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 366</span></li>
                        </ul>
                    </li>
                    <li><strong>Address-Space Identifiers (ASIDs):</strong>
                        <ul>
                            <li>ASID ‡∏£‡∏∞‡∏ö‡∏∏ process ‡πÅ‡∏ï‡πà‡∏•‡∏∞‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÑ‡∏°‡πà‡∏ã‡πâ‡∏≥‡∏Å‡∏±‡∏ô</li>
                            <li>‡πÄ‡∏Å‡πá‡∏ö‡πÉ‡∏ô TLB entry ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏´‡πâ address-space protection</li>
                            <li>‡∏õ‡∏£‡∏∞‡πÇ‡∏¢‡∏ä‡∏ô‡πå: TLB ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÄ‡∏Å‡πá‡∏ö entries ‡∏Ç‡∏≠‡∏á‡∏´‡∏•‡∏≤‡∏¢ processes ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô‡πÑ‡∏î‡πâ</li>
                            <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡∏°‡∏µ ASID: ‡∏ï‡πâ‡∏≠‡∏á flush TLB ‡∏ó‡∏∏‡∏Å‡∏Ñ‡∏£‡∏±‡πâ‡∏á‡∏ó‡∏µ‡πà context switch <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 366-367</span></li>
                        </ul>
                    </li>
                    <li><strong>Hit Ratio ‡πÅ‡∏•‡∏∞ Effective Access Time:</strong>
                        <ul>
                            <li>Hit Ratio: ‡πÄ‡∏õ‡∏≠‡∏£‡πå‡πÄ‡∏ã‡πá‡∏ô‡∏ï‡πå‡∏ó‡∏µ‡πà‡∏´‡∏≤ page number ‡πÉ‡∏ô TLB ‡πÄ‡∏à‡∏≠</li>
                            <li>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏Å‡∏≤‡∏£‡∏Ñ‡∏≥‡∏ô‡∏ß‡∏ì (‡∏™‡∏°‡∏°‡∏ï‡∏¥ memory access = 10 nanoseconds):
                                <ul>
                                    <li>80% hit ratio: Effective access time = 0.80 √ó 10 + 0.20 √ó 20 = 12 nanoseconds (Slowdown 20%) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 367</span></li>
                                    <li>99% hit ratio: Effective access time = 0.99 √ó 10 + 0.01 √ó 20 = 10.1 nanoseconds (Slowdown ‡πÄ‡∏û‡∏µ‡∏¢‡∏á 1%) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 367</span></li>
                                </ul>
                            </li>
                        </ul>
                    </li>
                    <li><strong>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á Intel Core i7:</strong>
                        <ul>
                            <li>L1 instruction TLB: 128 entries</li>
                            <li>L1 data TLB: 64 entries</li>
                            <li>L2 TLB: 512 entries (miss ‡∏ó‡∏µ‡πà L1 ‡πÉ‡∏ä‡πâ 6 cycles)</li>
                            <li>Miss ‡∏ó‡∏µ‡πà L2: ‡∏ï‡πâ‡∏≠‡∏á walk through page-table entries ‡∏´‡∏£‡∏∑‡∏≠ interrupt OS (‡πÉ‡∏ä‡πâ‡∏´‡∏•‡∏≤‡∏¢‡∏£‡πâ‡∏≠‡∏¢ cycles) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 368</span></li>
                        </ul>
                    </li>
                </ul>

                <h3>3.3 Protection</h3>
                <h4>Protection Bits:</h4>
                <p>‡πÉ‡∏ô‡πÅ‡∏ï‡πà‡∏•‡∏∞ page-table entry ‡∏°‡∏µ protection bits ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏Ñ‡∏ß‡∏ö‡∏Ñ‡∏∏‡∏°‡∏Å‡∏≤‡∏£‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á:</p>
                <ul>
                    <li>Read-only</li>
                    <li>Read-write</li>
                    <li>Execute-only</li>
                    <li>‡∏´‡∏£‡∏∑‡∏≠ combination ‡πÉ‡∏î‡πÜ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 368</span></li>
                </ul>
                <p>‡∏Å‡∏≤‡∏£‡∏û‡∏¢‡∏≤‡∏¢‡∏≤‡∏°‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á‡∏ú‡∏¥‡∏î‡∏õ‡∏£‡∏∞‡πÄ‡∏†‡∏ó (‡πÄ‡∏ä‡πà‡∏ô write ‡πÑ‡∏õ‡∏¢‡∏±‡∏á read-only page) ‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡∏¥‡∏î hardware trap ‡πÑ‡∏õ‡∏¢‡∏±‡∏á OS <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 368</span></p>

                <h4>Valid-Invalid Bit:</h4>
                <p>‡πÅ‡∏ï‡πà‡∏•‡∏∞ page-table entry ‡∏°‡∏µ valid-invalid bit:</p>
                <ul>
                    <li><strong>Valid (v):</strong> page ‡∏≠‡∏¢‡∏π‡πà‡πÉ‡∏ô logical address space ‡∏Ç‡∏≠‡∏á process (‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á)</li>
                    <li><strong>Invalid (i):</strong> page ‡πÑ‡∏°‡πà‡∏≠‡∏¢‡∏π‡πà‡πÉ‡∏ô logical address space (‡∏ú‡∏¥‡∏î‡∏Å‡∏é‡∏´‡∏°‡∏≤‡∏¢) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 368</span></li>
                </ul>
                
                <h4>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á (Figure 9.13, <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 369</span>):</h4>
                <ul>
                    <li>Address space: 14-bit (0-16383)</li>
                    <li>Program ‡πÉ‡∏ä‡πâ‡πÅ‡∏Ñ‡πà addresses 0-10468</li>
                    <li>Page size: 2 KB</li>
                    <li>Pages 0-5: valid (v)</li>
                    <li>Pages 6-7: invalid (i)</li>
                    <li>‡πÅ‡∏ï‡πà‡∏°‡∏µ‡∏õ‡∏±‡∏ç‡∏´‡∏≤: addresses ‡∏ñ‡∏∂‡∏á 12287 ‡∏Å‡πá‡∏¢‡∏±‡∏á valid ‡πÅ‡∏°‡πâ‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡πÉ‡∏ä‡πâ‡∏ñ‡∏∂‡∏á 10468 ‡πÄ‡∏ó‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô ‚Üí internal fragmentation</li>
                </ul>

                <h4>Page-Table Length Register (PTLR):</h4>
                <p>‡∏ö‡∏≤‡∏á‡∏£‡∏∞‡∏ö‡∏ö‡πÉ‡∏ä‡πâ PTLR ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏£‡∏∞‡∏ö‡∏∏‡∏Ç‡∏ô‡∏≤‡∏î‡∏Ç‡∏≠‡∏á page table ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏ó‡∏∏‡∏Å logical address ‡∏ß‡πà‡∏≤‡∏≠‡∏¢‡∏π‡πà‡πÉ‡∏ô valid range ‡∏´‡∏£‡∏∑‡∏≠‡πÑ‡∏°‡πà <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 369</span></p>

                <h3>3.4 Shared Pages</h3>
                <h4>‡∏´‡∏•‡∏±‡∏Å‡∏Å‡∏≤‡∏£:</h4>
                <p>‡∏ñ‡πâ‡∏≤ code ‡πÄ‡∏õ‡πá‡∏ô <strong>reentrant code</strong> (non-self-modifying code) ‡∏´‡∏•‡∏≤‡∏¢ processes ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ execute code ‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô‡πÑ‡∏î‡πâ ‡πÅ‡∏ï‡πà‡∏•‡∏∞ process ‡∏°‡∏µ registers ‡πÅ‡∏•‡∏∞ data storage ‡πÄ‡∏õ‡πá‡∏ô‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏≠‡∏á <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 369-370</span></p>

                <h4>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á Standard C Library (libc):</h4>
                <ul>
                    <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà share: 40 processes √ó 2 MB = 80 MB</li>
                    <li>‡∏ñ‡πâ‡∏≤ share: ‡πÄ‡∏û‡∏µ‡∏¢‡∏á 1 copy = 2 MB</li>
                    <li>‡πÅ‡∏ï‡πà‡∏•‡∏∞ process ‡∏°‡∏µ page table ‡∏ó‡∏µ‡πà map ‡πÑ‡∏õ‡∏¢‡∏±‡∏á physical copy ‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô‡∏Ç‡∏≠‡∏á libc <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 370, Figure 9.14</span></li>
                </ul>

                <h4>‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô:</h4>
                <ul>
                    <li>Shared libraries (Section 9.1.5) ‡∏°‡∏±‡∏Å‡πÉ‡∏ä‡πâ shared pages</li>
                    <li>Code ‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏õ‡πá‡∏ô reentrant ‡πÅ‡∏•‡∏∞ read-only</li>
                    <li>OS ‡∏ï‡πâ‡∏≠‡∏á enforce read-only property <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 370</span></li>
                </ul>
            </div>

            <hr>

            <div class="chapter">
                <h2>4. Structure of the Page Table</h2>
                <p>‡πÄ‡∏ô‡∏∑‡πà‡∏≠‡∏á‡∏à‡∏≤‡∏Å logical address space ‡πÉ‡∏´‡∏ç‡πà‡∏°‡∏≤‡∏Å (232 ‡∏ñ‡∏∂‡∏á 264) page table ‡πÄ‡∏≠‡∏á‡∏à‡∏∂‡∏á‡πÉ‡∏´‡∏ç‡πà‡πÄ‡∏Å‡∏¥‡∏ô‡πÑ‡∏õ ‡∏à‡∏∂‡∏á‡∏ï‡πâ‡∏≠‡∏á‡∏°‡∏µ‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡πÉ‡∏ô‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á page table <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 371</span></p>

                <h3>4.1 Hierarchical Paging</h3>
                <h4>‡∏õ‡∏±‡∏ç‡∏´‡∏≤:</h4>
                <p>‡πÉ‡∏ô 32-bit system, page size 4 KB:</p>
                <ul>
                    <li>Page table ‡∏≠‡∏≤‡∏à‡∏°‡∏µ > 1 million entries (220 = 232/212)</li>
                    <li>‡∏ñ‡πâ‡∏≤ entry ‡∏•‡∏∞ 4 bytes ‚Üí ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ 4 MB ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö page table ‡∏Ç‡∏≠‡∏á‡πÅ‡∏ï‡πà‡∏•‡∏∞ process! <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 371</span></li>
                </ul>

                <h4>‡∏ß‡∏¥‡∏ò‡∏µ‡πÅ‡∏Å‡πâ: Two-Level Paging</h4>
                <p>‡πÅ‡∏ö‡πà‡∏á page number ‡πÄ‡∏õ‡πá‡∏ô 2 ‡∏£‡∏∞‡∏î‡∏±‡∏ö:</p>
                <ul>
                    <li><strong>p1:</strong> index ‡πÄ‡∏Ç‡πâ‡∏≤ outer page table (10 bits)</li>
                    <li><strong>p2:</strong> displacement ‡πÉ‡∏ô page ‡∏Ç‡∏≠‡∏á inner page table (10 bits)</li>
                    <li><strong>d:</strong> page offset (12 bits) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 371, Figure 9.15-9.16</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:</h4>
                <ul>
                    <li>Outer page table ‡∏°‡∏µ 210 = 1K entries</li>
                    <li>Each inner page table ‡∏°‡∏µ 210 = 1K entries</li>
                    <li>Process ‡πÉ‡∏´‡∏°‡πà‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ 210 + 210 = 2K entries ‡πÅ‡∏ó‡∏ô 1M entries <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 371, Figure 9.15 ‡∏à‡∏≤‡∏Å slides</span></li>
                </ul>

                <h4>Forward-Mapped Page Table:</h4>
                <p>Address translation ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏à‡∏≤‡∏Å outer page table ‡πÄ‡∏Ç‡πâ‡∏≤‡πÑ‡∏õ‡∏î‡πâ‡∏≤‡∏ô‡πÉ‡∏ô ‡∏à‡∏∂‡∏á‡πÄ‡∏£‡∏µ‡∏¢‡∏Å‡∏ß‡πà‡∏≤ forward-mapped <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 371</span></p>

                <h4>‡∏õ‡∏±‡∏ç‡∏´‡∏≤‡∏Å‡∏±‡∏ö 64-bit Systems:</h4>
                <p>‡πÉ‡∏ô 64-bit system:</p>
                <ul>
                    <li>Page table ‡∏≠‡∏≤‡∏à‡∏°‡∏µ 252 entries</li>
                    <li>Two-level paging: outer page table ‡∏¢‡∏±‡∏á‡πÉ‡∏´‡∏ç‡πà 244 bytes!</li>
                    <li>Three-level paging: outer page table ‡∏¢‡∏±‡∏á‡πÉ‡∏´‡∏ç‡πà 234 bytes (16 GB)!</li>
                    <li>64-bit UltraSPARC ‡∏à‡∏∞‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ 7 levels ‚Üí ‡∏à‡∏≥‡∏ô‡∏ß‡∏ô memory accesses ‡∏°‡∏≤‡∏Å‡πÄ‡∏Å‡∏¥‡∏ô‡πÑ‡∏õ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 371-373</span></li>
                </ul>

                <h4>‡∏™‡∏£‡∏∏‡∏õ:</h4>
                <p>Hierarchical page tables ‡πÑ‡∏°‡πà‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏Å‡∏±‡∏ö 64-bit architectures <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 373</span></p>

                <h3>4.2 Hashed Page Tables</h3>
                <h4>‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î:</h4>
                <p>‡πÉ‡∏ä‡πâ hash table ‡πÇ‡∏î‡∏¢ hash value ‡∏Ñ‡∏∑‡∏≠ virtual page number ‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö address spaces > 32 bits <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 373</span></p>
                
                <h4>‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á:</h4>
                <p>‡πÅ‡∏ï‡πà‡∏•‡∏∞ entry ‡πÉ‡∏ô hash table ‡∏°‡∏µ linked list ‡∏Ç‡∏≠‡∏á elements ‡∏ó‡∏µ‡πà hash ‡πÑ‡∏õ‡∏¢‡∏±‡∏á location ‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô ‡πÅ‡∏ï‡πà‡∏•‡∏∞ element ‡∏õ‡∏£‡∏∞‡∏Å‡∏≠‡∏ö‡∏î‡πâ‡∏ß‡∏¢:</p>
                <ul>
                    <li>Virtual page number</li>
                    <li>Mapped page frame</li>
                    <li>Pointer ‡πÑ‡∏õ element ‡∏ñ‡∏±‡∏î‡πÑ‡∏õ‡πÉ‡∏ô linked list <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 373</span></li>
                </ul>

                <h4>‡∏≠‡∏±‡∏•‡∏Å‡∏≠‡∏£‡∏¥‡∏ó‡∏∂‡∏°:</h4>
                <ol>
                    <li>Hash virtual page number ‡πÄ‡∏Ç‡πâ‡∏≤ hash table</li>
                    <li>‡πÄ‡∏õ‡∏£‡∏µ‡∏¢‡∏ö‡πÄ‡∏ó‡∏µ‡∏¢‡∏ö virtual page number ‡∏Å‡∏±‡∏ö field 1 ‡∏Ç‡∏≠‡∏á element ‡πÅ‡∏£‡∏Å‡πÉ‡∏ô linked list</li>
                    <li>‡∏ñ‡πâ‡∏≤‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô: ‡πÉ‡∏ä‡πâ page frame (field 2) ‡∏™‡∏£‡πâ‡∏≤‡∏á physical address</li>
                    <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡∏ï‡∏£‡∏á: ‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤ entries ‡∏ñ‡∏±‡∏î‡πÑ‡∏õ‡πÉ‡∏ô linked list <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 373, Figure 9.17</span></li>
                </ol>

                <h4>Clustered Page Tables:</h4>
                <p>Variation ‡∏ó‡∏µ‡πà‡∏°‡∏µ‡∏õ‡∏£‡∏∞‡πÇ‡∏¢‡∏ä‡∏ô‡πå‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö 64-bit address spaces:</p>
                <ul>
                    <li>‡πÅ‡∏ï‡πà‡∏•‡∏∞ entry ‡πÉ‡∏ô hash table ‡∏≠‡πâ‡∏≤‡∏á‡∏ñ‡∏∂‡∏á‡∏´‡∏•‡∏≤‡∏¢ pages (‡πÄ‡∏ä‡πà‡∏ô 16 pages) ‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà‡∏à‡∏∞‡πÄ‡∏õ‡πá‡∏ô single page</li>
                    <li>Entry ‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡πÄ‡∏Å‡πá‡∏ö mappings ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏´‡∏•‡∏≤‡∏¢ physical-page frames</li>
                    <li>‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏Å‡∏±‡∏ö <strong>sparse address spaces</strong> (memory references ‡∏Å‡∏£‡∏∞‡∏à‡∏±‡∏î‡∏Å‡∏£‡∏∞‡∏à‡∏≤‡∏¢‡πÉ‡∏ô address space) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 374</span></li>
                </ul>

                <h4>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏Å‡∏≤‡∏£‡∏Ñ‡∏≥‡∏ô‡∏ß‡∏ì (‡∏à‡∏≤‡∏Å slides <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 372</span>):</h4>
                <ul>
                    <li>‡∏™‡∏°‡∏°‡∏ï‡∏¥ hash table ‡∏Ç‡∏ô‡∏≤‡∏î 220 = 1 million entries</li>
                    <li>‡∏à‡∏≥‡∏ô‡∏ß‡∏ô pages = 223 (8 million pages)</li>
                    <li>Linked list ‡∏¢‡∏≤‡∏ß‡πÄ‡∏â‡∏•‡∏µ‡πà‡∏¢ = 223 / 220 = 8</li>
                    <li>‡∏ß‡∏¥‡∏ò‡∏µ‡∏ô‡∏µ‡πâ‡πÉ‡∏ä‡πâ‡πÑ‡∏î‡πâ‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡πÑ‡∏°‡πà‡∏°‡∏µ‡πÉ‡∏Ñ‡∏£‡πÉ‡∏ä‡πâ memory space ‡∏ñ‡∏∂‡∏á 264 ‡∏à‡∏£‡∏¥‡∏á‡πÜ</li>
                </ul>

                <h3>4.3 Inverted Page Tables</h3>
                <h4>‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î:</h4>
                <p>‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà‡∏à‡∏∞‡∏°‡∏µ page table per process ‡∏°‡∏µ page table ‡πÄ‡∏û‡∏µ‡∏¢‡∏á‡∏ï‡∏≤‡∏£‡∏≤‡∏á‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ó‡∏±‡πâ‡∏á‡∏£‡∏∞‡∏ö‡∏ö ‡πÇ‡∏î‡∏¢‡∏°‡∏µ entry ‡∏´‡∏ô‡∏∂‡πà‡∏á‡∏ï‡πà‡∏≠‡πÅ‡∏ï‡πà‡∏•‡∏∞ <strong>frame</strong> ‡∏Ç‡∏≠‡∏á physical memory <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 374</span></p>

                <h4>‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á Entry:</h4>
                <ul>
                    <li>Virtual address ‡∏Ç‡∏≠‡∏á page ‡∏ó‡∏µ‡πà‡πÄ‡∏Å‡πá‡∏ö‡πÉ‡∏ô frame ‡∏ô‡∏±‡πâ‡∏ô</li>
                    <li>‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÄ‡∏Å‡∏µ‡πà‡∏¢‡∏ß‡∏Å‡∏±‡∏ö process ‡∏ó‡∏µ‡πà‡πÄ‡∏õ‡πá‡∏ô‡πÄ‡∏à‡πâ‡∏≤‡∏Ç‡∏≠‡∏á page</li>
                    <li>‡∏°‡∏±‡∏Å‡∏°‡∏µ <strong>Address-Space Identifier (ASID)</strong> ‡πÄ‡∏û‡∏£‡∏≤‡∏∞ table ‡πÄ‡∏Å‡πá‡∏ö‡∏´‡∏•‡∏≤‡∏¢ address spaces <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 374</span></li>
                </ul>

                <h4>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á IBM RT:</h4>
                <p>Virtual address = &lt;process-id, page-number, offset&gt; Inverted page-table entry = &lt;process-id, page-number&gt;</p>

                <h4>‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô:</h4>
                <ol>
                    <li>‡∏ô‡∏≥‡πÄ‡∏™‡∏ô‡∏≠ &lt;process-id, page-number&gt; ‡πÑ‡∏õ‡∏¢‡∏±‡∏á memory subsystem</li>
                    <li>‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤ inverted page table</li>
                    <li>‡∏ñ‡πâ‡∏≤‡πÄ‡∏à‡∏≠‡∏ó‡∏µ‡πà entry i ‚Üí physical address = &lt;i, offset&gt;</li>
                    <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡πÄ‡∏à‡∏≠ ‚Üí illegal address access <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 375</span></li>
                </ol>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:</h4>
                <ul>
                    <li>‡∏•‡∏î‡∏õ‡∏£‡∏¥‡∏°‡∏≤‡∏ì memory ‡∏ó‡∏µ‡πà‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏ä‡πâ‡πÄ‡∏Å‡πá‡∏ö page table ‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏°‡∏≤‡∏Å</li>
                    <li>‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏Å‡∏±‡∏ö‡∏£‡∏∞‡∏ö‡∏ö‡∏ó‡∏µ‡πà‡∏°‡∏µ physical memory ‡πÑ‡∏°‡πà‡∏°‡∏≤‡∏Å‡πÄ‡∏°‡∏∑‡πà‡∏≠‡πÄ‡∏ó‡∏µ‡∏¢‡∏ö‡∏Å‡∏±‡∏ö logical address space</li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡πÄ‡∏™‡∏µ‡∏¢:</h4>
                <ul>
                    <li>‡πÄ‡∏ß‡∏•‡∏≤‡πÉ‡∏ô‡∏Å‡∏≤‡∏£‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ç‡∏∂‡πâ‡∏ô:
                        <ul>
                            <li>Table sort ‡∏ï‡∏≤‡∏° physical address ‡πÅ‡∏ï‡πà lookup ‡πÉ‡∏ä‡πâ virtual addresses</li>
                            <li>‡∏≠‡∏≤‡∏à‡∏ï‡πâ‡∏≠‡∏á‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤‡∏ó‡∏±‡πâ‡∏á table</li>
                        </ul>
                    </li>
                    <li>‡πÅ‡∏Å‡πâ‡πÑ‡∏Ç‡πÇ‡∏î‡∏¢‡πÉ‡∏ä‡πâ <strong>hash table</strong> (Section 9.4.2) ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏à‡∏≥‡∏Å‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤</li>
                    <li>‡πÅ‡∏ï‡πà‡πÅ‡∏ï‡πà‡∏•‡∏∞ virtual memory reference ‡∏ï‡πâ‡∏≠‡∏á access real memory ‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏ô‡πâ‡∏≠‡∏¢ 2 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á (hash table + page table)</li>
                    <li>TLB ‡∏ä‡πà‡∏ß‡∏¢‡∏õ‡∏£‡∏±‡∏ö‡∏õ‡∏£‡∏∏‡∏á performance <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 375</span></li>
                </ul>

                <h4>‡∏õ‡∏±‡∏ç‡∏´‡∏≤ Shared Memory:</h4>
                <ul>
                    <li>‡∏î‡πâ‡∏ß‡∏¢ standard paging: ‡πÅ‡∏ï‡πà‡∏•‡∏∞ process ‡∏°‡∏µ page table ‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏≠‡∏á ‚Üí multiple virtual addresses ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ map ‡πÑ‡∏õ‡∏¢‡∏±‡∏á same physical address ‡πÑ‡∏î‡πâ</li>
                    <li>‡∏î‡πâ‡∏ß‡∏¢ inverted page tables: ‡∏°‡∏µ 1 virtual page entry ‡∏ï‡πà‡∏≠ 1 physical page ‚Üí 1 physical page ‡πÑ‡∏°‡πà‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏°‡∏µ 2+ shared virtual addresses</li>
                    <li>‡πÑ‡∏î‡πâ‡πÄ‡∏û‡∏µ‡∏¢‡∏á 1 mapping ‡∏Ç‡∏≠‡∏á virtual address ‡πÑ‡∏õ‡∏¢‡∏±‡∏á shared physical address ‡πÉ‡∏ô‡πÄ‡∏ß‡∏•‡∏≤‡πÉ‡∏î‡πÄ‡∏ß‡∏•‡∏≤‡∏´‡∏ô‡∏∂‡πà‡∏á</li>
                    <li>‡∏Å‡∏≤‡∏£‡∏≠‡πâ‡∏≤‡∏á‡∏ñ‡∏∂‡∏á‡πÇ‡∏î‡∏¢ process ‡∏≠‡∏∑‡πà‡∏ô‡∏ó‡∏µ‡πà share memory ‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡∏¥‡∏î page fault ‡πÅ‡∏•‡∏∞‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà mapping ‡∏î‡πâ‡∏ß‡∏¢ virtual address ‡∏≠‡∏∑‡πà‡∏ô <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 375</span></li>
                </ul>

                <h4>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏£‡∏∞‡∏ö‡∏ö‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ:</h4>
                <p>64-bit UltraSPARC, PowerPC, IBM RT <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 375</span></p>

                <h3>4.4 Oracle SPARC Solaris</h3>
                <p>‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏£‡∏∞‡∏ö‡∏ö 64-bit ‡∏ó‡∏µ‡πà integrated ‡∏Å‡∏±‡∏ô‡πÅ‡∏ô‡πà‡∏ô‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á CPU ‡πÅ‡∏•‡∏∞ OS ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏´‡πâ virtual memory ‡∏°‡∏µ low-overhead ‡πÇ‡∏î‡∏¢‡πÉ‡∏ä‡πâ hashed page tables <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 375</span></p>

                <h4>‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á:</h4>
                <ul>
                    <li>‡∏°‡∏µ 2 hash tables: 1 ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö kernel, 1 ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö user processes</li>
                    <li>‡πÅ‡∏ï‡πà‡∏•‡∏∞ entry ‡πÅ‡∏ó‡∏ô contiguous area ‡∏Ç‡∏≠‡∏á mapped virtual memory (‡∏°‡∏µ‡∏õ‡∏£‡∏∞‡∏™‡∏¥‡∏ó‡∏ò‡∏¥‡∏†‡∏≤‡∏û‡∏°‡∏≤‡∏Å‡∏Å‡∏ß‡πà‡∏≤ entry ‡∏ï‡πà‡∏≠ page)</li>
                    <li>‡πÅ‡∏ï‡πà‡∏•‡∏∞ entry ‡∏°‡∏µ:
                        <ul>
                            <li>Base address</li>
                            <li>Span (‡∏à‡∏≥‡∏ô‡∏ß‡∏ô pages ‡∏ó‡∏µ‡πà entry ‡πÅ‡∏ó‡∏ô) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 375-376</span></li>
                        </ul>
                    </li>
                </ul>

                <h4>Translation Storage Buffer (TSB):</h4>
                <ul>
                    <li>Cache ‡∏Ç‡∏≠‡∏á Translation Table Entries (TTEs) ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö recent accessed pages</li>
                    <li>CPU ‡∏°‡∏µ TLB ‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ TTEs ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö fast hardware lookups <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 376</span></li>
                </ul>

                <h4>‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏Å‡∏≤‡∏£‡πÅ‡∏õ‡∏• Address:</h4>
                <ol>
                    <li>Hardware ‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤ TLB</li>
                    <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡πÄ‡∏à‡∏≠: hardware ‡∏ó‡∏≥ <strong>TLB walk</strong> (walk through in-memory TSB) ‡∏´‡∏≤ TTE ‡∏ó‡∏µ‡πà‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ö virtual address</li>
                    <li>‡∏ñ‡πâ‡∏≤‡πÄ‡∏à‡∏≠‡πÉ‡∏ô TSB: CPU copy TSB entry ‡πÄ‡∏Ç‡πâ‡∏≤ TLB, translation ‡πÄ‡∏™‡∏£‡πá‡∏à‡∏™‡∏°‡∏ö‡∏π‡∏£‡∏ì‡πå</li>
                    <li>‡∏ñ‡πâ‡∏≤‡πÑ‡∏°‡πà‡πÄ‡∏à‡∏≠‡πÉ‡∏ô TSB: kernel ‡∏ñ‡∏π‡∏Å interrupt ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏Ñ‡πâ‡∏ô‡∏´‡∏≤ hash table</li>
                    <li>Kernel ‡∏™‡∏£‡πâ‡∏≤‡∏á TTE ‡∏à‡∏≤‡∏Å hash table ‡πÅ‡∏•‡∏∞‡πÄ‡∏Å‡πá‡∏ö‡πÉ‡∏ô TSB</li>
                    <li>MMU complete address translation ‡πÅ‡∏•‡∏∞‡∏î‡∏∂‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏à‡∏≤‡∏Å main memory <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 376</span></li>
                </ol>
            </div>

            <hr>

            <div class="chapter">
                <h2>5. Swapping</h2>
                <p>Swapping ‡πÄ‡∏õ‡πá‡∏ô‡πÄ‡∏ó‡∏Ñ‡∏ô‡∏¥‡∏Ñ‡∏ó‡∏µ‡πà‡∏ó‡∏≥‡πÉ‡∏´‡πâ total physical address space ‡∏Ç‡∏≠‡∏á processes ‡∏ó‡∏±‡πâ‡∏á‡∏´‡∏°‡∏î‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡πÄ‡∏Å‡∏¥‡∏ô real physical memory ‡∏Ç‡∏≠‡∏á‡∏£‡∏∞‡∏ö‡∏ö ‡∏ä‡πà‡∏ß‡∏¢‡πÄ‡∏û‡∏¥‡πà‡∏° degree of multiprogramming <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 376</span></p>

                <h3>5.1 Standard Swapping</h3>
                <h4>‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î:</h4>
                <p>Process ‡∏´‡∏£‡∏∑‡∏≠‡∏™‡πà‡∏ß‡∏ô‡∏´‡∏ô‡∏∂‡πà‡∏á‡∏Ç‡∏≠‡∏á process ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏ñ‡∏π‡∏Å <strong>swap out</strong> ‡∏ä‡∏±‡πà‡∏ß‡∏Ñ‡∏£‡∏≤‡∏ß‡∏à‡∏≤‡∏Å memory ‡πÑ‡∏õ‡∏¢‡∏±‡∏á backing store ‡πÅ‡∏•‡πâ‡∏ß <strong>swap in</strong> ‡∏Å‡∏•‡∏±‡∏ö‡πÄ‡∏Ç‡πâ‡∏≤ memory ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏ï‡πà‡∏≠ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 376, Figure 9.19</span></p>

                <h4>Backing Store:</h4>
                <ul>
                    <li>‡πÇ‡∏î‡∏¢‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ‡πÄ‡∏õ‡πá‡∏ô fast secondary storage (‡πÄ‡∏ä‡πà‡∏ô SSD)</li>
                    <li>‡∏ï‡πâ‡∏≠‡∏á‡πÉ‡∏´‡∏ç‡πà‡∏û‡∏≠‡∏£‡∏≠‡∏á‡∏£‡∏±‡∏ö‡∏™‡πà‡∏ß‡∏ô‡∏Ç‡∏≠‡∏á processes ‡∏ó‡∏µ‡πà‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏Å‡πá‡∏ö‡πÅ‡∏•‡∏∞‡∏î‡∏∂‡∏á‡∏Å‡∏•‡∏±‡∏ö</li>
                    <li>‡∏ï‡πâ‡∏≠‡∏á provide direct access ‡πÑ‡∏õ‡∏¢‡∏±‡∏á memory images ‡πÄ‡∏´‡∏•‡πà‡∏≤‡∏ô‡∏µ‡πâ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ó‡∏µ‡πà‡∏ï‡πâ‡∏≠‡∏á Swap:</h4>
                <ul>
                    <li>Data structures ‡∏Ç‡∏≠‡∏á process</li>
                    <li>‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö multithreaded process: ‡∏ï‡πâ‡∏≠‡∏á swap per-thread data structures ‡∏î‡πâ‡∏ß‡∏¢</li>
                    <li>OS ‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏Å‡πá‡∏ö metadata ‡∏Ç‡∏≠‡∏á processes ‡∏ó‡∏µ‡πà swap out ‡πÄ‡∏û‡∏∑‡πà‡∏≠ restore ‡πÑ‡∏î‡πâ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:</h4>
                <ul>
                    <li>‡∏≠‡∏ô‡∏∏‡∏ç‡∏≤‡∏ï‡πÉ‡∏´‡πâ physical memory oversubscribed</li>
                    <li>‡∏£‡∏∞‡∏ö‡∏ö‡∏£‡∏≠‡∏á‡∏£‡∏±‡∏ö processes ‡∏°‡∏≤‡∏Å‡∏Å‡∏ß‡πà‡∏≤‡∏ó‡∏µ‡πà physical memory ‡∏à‡∏∞‡πÄ‡∏Å‡πá‡∏ö‡πÑ‡∏î‡πâ</li>
                    <li>Idle processes ‡πÄ‡∏õ‡πá‡∏ô‡∏ï‡∏±‡∏ß‡πÄ‡∏•‡∏∑‡∏≠‡∏Å‡∏î‡∏µ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö swapping <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡πÄ‡∏™‡∏µ‡∏¢:</h4>
                <ul>
                    <li>‡πÄ‡∏ß‡∏•‡∏≤‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ‡πÉ‡∏ô‡∏Å‡∏≤‡∏£‡∏¢‡πâ‡∏≤‡∏¢ entire processes ‡∏™‡∏π‡∏á‡∏°‡∏≤‡∏Å ‚Üí ‡∏õ‡∏±‡∏à‡∏à‡∏∏‡∏ö‡∏±‡∏ô‡πÑ‡∏°‡πà‡∏Ñ‡πà‡∏≠‡∏¢‡πÉ‡∏ä‡πâ‡πÅ‡∏•‡πâ‡∏ß</li>
                    <li>‡∏¢‡∏Å‡πÄ‡∏ß‡πâ‡∏ô Solaris ‡∏ó‡∏µ‡πà‡∏¢‡∏±‡∏á‡πÉ‡∏ä‡πâ ‡πÅ‡∏ï‡πà‡∏Å‡πá‡πÄ‡∏â‡∏û‡∏≤‡∏∞‡πÄ‡∏°‡∏∑‡πà‡∏≠ memory ‡∏ï‡πà‡∏≥‡∏°‡∏≤‡∏Å (dire circumstances) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377</span></li>
                </ul>

                <h3>5.2 Swapping with Paging</h3>
                <h4>‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î:</h4>
                <p>Swap <strong>pages</strong> ‡∏Ç‡∏≠‡∏á process ‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà‡∏à‡∏∞‡πÄ‡∏õ‡πá‡∏ô entire process ‡∏£‡∏∞‡∏ö‡∏ö‡∏™‡πà‡∏ß‡∏ô‡πÉ‡∏´‡∏ç‡πà‡∏õ‡∏±‡∏à‡∏à‡∏∏‡∏ö‡∏±‡∏ô (Linux, Windows) ‡πÉ‡∏ä‡πâ‡∏ß‡∏¥‡∏ò‡∏µ‡∏ô‡∏µ‡πâ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377</span></p>

                <h4>‡∏Ñ‡∏≥‡∏®‡∏±‡∏û‡∏ó‡πå:</h4>
                <ul>
                    <li><strong>Swapping:</strong> ‡∏°‡∏±‡∏Å‡∏´‡∏°‡∏≤‡∏¢‡∏ñ‡∏∂‡∏á standard swapping (swap entire process)</li>
                    <li><strong>Paging:</strong> ‡∏´‡∏°‡∏≤‡∏¢‡∏ñ‡∏∂‡∏á swapping with paging (swap pages)</li>
                    <li><strong>Page out:</strong> ‡∏¢‡πâ‡∏≤‡∏¢ page ‡∏à‡∏≤‡∏Å memory ‡πÑ‡∏õ backing store</li>
                    <li><strong>Page in:</strong> ‡∏¢‡πâ‡∏≤‡∏¢ page ‡∏à‡∏≤‡∏Å backing store ‡∏Å‡∏•‡∏±‡∏ö memory <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377, Figure 9.20</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:</h4>
                <ul>
                    <li>‡∏¢‡∏±‡∏á oversubscribe physical memory ‡πÑ‡∏î‡πâ</li>
                    <li>‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏Ñ‡πà‡∏≤‡πÉ‡∏ä‡πâ‡∏à‡πà‡∏≤‡∏¢‡∏™‡∏π‡∏á‡∏à‡∏≤‡∏Å‡∏Å‡∏≤‡∏£ swap entire processes</li>
                    <li>‡πÄ‡∏Å‡∏µ‡πà‡∏¢‡∏ß‡∏Ç‡πâ‡∏≠‡∏á‡πÅ‡∏Ñ‡πà pages ‡∏à‡∏≥‡∏ô‡∏ß‡∏ô‡∏ô‡πâ‡∏≠‡∏¢</li>
                    <li>‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÑ‡∏î‡πâ‡∏î‡∏µ‡∏£‡πà‡∏ß‡∏°‡∏Å‡∏±‡∏ö virtual memory (Chapter 10) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377</span></li>
                </ul>

                <h3>5.3 Swapping on Mobile Systems</h3>
                <h4>‡∏Ç‡πâ‡∏≠‡∏à‡∏≥‡∏Å‡∏±‡∏î‡∏ö‡∏ô Mobile Devices:</h4>
                <ul>
                    <li>‡πÉ‡∏ä‡πâ flash memory ‡πÅ‡∏ó‡∏ô hard disks ‚Üí ‡∏û‡∏∑‡πâ‡∏ô‡∏ó‡∏µ‡πà‡∏à‡∏≥‡∏Å‡∏±‡∏î</li>
                    <li>Flash memory ‡∏°‡∏µ‡∏à‡∏≥‡∏ô‡∏ß‡∏ô writes ‡∏à‡∏≥‡∏Å‡∏±‡∏î‡∏Å‡πà‡∏≠‡∏ô‡∏à‡∏∞‡πÑ‡∏°‡πà‡∏ô‡πà‡∏≤‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏ñ‡∏∑‡∏≠</li>
                    <li>Throughput ‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á main memory ‡πÅ‡∏•‡∏∞ flash memory ‡∏ï‡πà‡∏≥ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 377-378</span></li>
                </ul>

                <h4>‡∏Å‡∏•‡∏¢‡∏∏‡∏ó‡∏ò‡πå‡∏Ç‡∏≠‡∏á iOS (Apple):</h4>
                <ul>
                    <li>‡πÑ‡∏°‡πà‡∏°‡∏µ swapping</li>
                    <li>‡πÄ‡∏°‡∏∑‡πà‡∏≠ free memory ‡∏ï‡πà‡∏≥‡∏Å‡∏ß‡πà‡∏≤ threshold: ‡∏Ç‡∏≠‡πÉ‡∏´‡πâ applications ‡∏õ‡∏•‡πà‡∏≠‡∏¢ allocated memory ‡πÇ‡∏î‡∏¢‡∏™‡∏°‡∏±‡∏Ñ‡∏£‡πÉ‡∏à</li>
                    <li><strong>Read-only data</strong> (‡πÄ‡∏ä‡πà‡∏ô code): ‡∏•‡∏ö‡∏≠‡∏≠‡∏Å‡∏à‡∏≤‡∏Å main memory, reload ‡∏à‡∏≤‡∏Å flash ‡∏ñ‡πâ‡∏≤‡∏à‡∏≥‡πÄ‡∏õ‡πá‡∏ô</li>
                    <li><strong>Modified data</strong> (‡πÄ‡∏ä‡πà‡∏ô stack): ‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏ß‡∏±‡∏ô‡∏•‡∏ö</li>
                    <li>Applications ‡∏ó‡∏µ‡πà‡πÑ‡∏°‡πà‡∏õ‡∏•‡πà‡∏≠‡∏¢ memory ‡πÄ‡∏û‡∏µ‡∏¢‡∏á‡∏û‡∏≠‡∏≠‡∏≤‡∏à‡∏ñ‡∏π‡∏Å terminate <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 378</span></li>
                </ul>

                <h4>‡∏Å‡∏•‡∏¢‡∏∏‡∏ó‡∏ò‡πå‡∏Ç‡∏≠‡∏á Android:</h4>
                <ul>
                    <li>‡∏Ñ‡∏•‡πâ‡∏≤‡∏¢‡∏Å‡∏±‡∏ö iOS</li>
                    <li>‡∏≠‡∏≤‡∏à terminate process ‡∏ñ‡πâ‡∏≤ free memory ‡πÑ‡∏°‡πà‡∏û‡∏≠</li>
                    <li>‡∏Å‡πà‡∏≠‡∏ô terminate: <strong>‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô application state</strong> ‡πÑ‡∏õ‡∏¢‡∏±‡∏á flash memory ‡πÄ‡∏û‡∏∑‡πà‡∏≠ restart ‡πÑ‡∏î‡πâ‡πÄ‡∏£‡πá‡∏ß <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 378</span></li>
                </ul>

                <h4>‡∏Ç‡πâ‡∏≠‡∏Ñ‡∏ß‡∏£‡∏£‡∏∞‡∏ß‡∏±‡∏á‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ô‡∏±‡∏Å‡∏û‡∏±‡∏í‡∏ô‡∏≤:</h4>
                <p>‡∏ï‡πâ‡∏≠‡∏á‡∏£‡∏∞‡∏°‡∏±‡∏î‡∏£‡∏∞‡∏ß‡∏±‡∏á‡πÉ‡∏ô‡∏Å‡∏≤‡∏£ allocate ‡πÅ‡∏•‡∏∞ release memory ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÑ‡∏°‡πà‡πÉ‡∏´‡πâ application ‡πÉ‡∏ä‡πâ memory ‡∏°‡∏≤‡∏Å‡πÄ‡∏Å‡∏¥‡∏ô‡πÑ‡∏õ‡∏´‡∏£‡∏∑‡∏≠‡πÄ‡∏Å‡∏¥‡∏î memory leaks <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 378</span></p>
            </div>


            <div class="summary-box">
                <h2>üéØ ‡∏™‡∏£‡∏∏‡∏õ‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç</h2>
                
                <h3>‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î‡∏´‡∏•‡∏±‡∏Å‡∏ï‡∏•‡∏≠‡∏î‡∏ó‡∏±‡πâ‡∏á‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£</h3>
                
                <h4>‡∏û‡∏±‡∏í‡∏ô‡∏≤‡∏Å‡∏≤‡∏£‡∏ó‡∏≤‡∏á‡∏õ‡∏£‡∏∞‡∏ß‡∏±‡∏ï‡∏¥‡∏®‡∏≤‡∏™‡∏ï‡∏£‡πå:</h4>
                <ul>
                    <li>‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏à‡∏≤‡∏Å contiguous memory allocation (‡∏¢‡∏∏‡∏Ñ‡πÅ‡∏£‡∏Å)</li>
                    <li>‡∏°‡∏µ‡∏õ‡∏±‡∏ç‡∏´‡∏≤ external fragmentation ‚Üí ‡∏û‡∏±‡∏í‡∏ô‡∏≤‡πÄ‡∏õ‡πá‡∏ô paging</li>
                    <li>Paging ‡πÅ‡∏Å‡πâ‡∏õ‡∏±‡∏ç‡∏´‡∏≤ external fragmentation ‡πÅ‡∏ï‡πà‡πÄ‡∏Å‡∏¥‡∏î internal fragmentation ‡πÄ‡∏•‡πá‡∏Å‡∏ô‡πâ‡∏≠‡∏¢</li>
                </ul>

                <h4>Separation ‡πÅ‡∏•‡∏∞ Protection:</h4>
                <ul>
                    <li>‡πÉ‡∏ä‡πâ Base + Limit Registers (‡∏¢‡∏∏‡∏Ñ‡πÅ‡∏£‡∏Å)</li>
                    <li>‡∏û‡∏±‡∏í‡∏ô‡∏≤‡πÄ‡∏õ‡πá‡∏ô MMU ‡∏ó‡∏µ‡πà‡πÅ‡∏õ‡∏•‡∏á logical address ‡πÄ‡∏õ‡πá‡∏ô physical address</li>
                    <li>Logical address space ‡πÅ‡∏¢‡∏Å‡∏à‡∏≤‡∏Å physical address space ‚Üí ‡∏Ñ‡∏ß‡∏≤‡∏°‡∏¢‡∏∑‡∏î‡∏´‡∏¢‡∏∏‡πà‡∏ô‡∏™‡∏π‡∏á</li>
                </ul>

                <h4>Address Binding:</h4>
                <ul>
                    <li>Compile time ‚Üí Load time ‚Üí Execution time (modern systems)</li>
                    <li>Execution time binding ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏û‡∏¥‡πÄ‡∏®‡∏© (MMU)</li>
                </ul>

                <h4>Paging Architecture:</h4>
                <ul>
                    <li>‡πÉ‡∏ä‡πâ page table ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡πÅ‡∏õ‡∏• logical page ‚Üí physical frame</li>
                    <li>TLB ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÄ‡∏£‡πà‡∏á‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß (cache ‡∏Ç‡∏≠‡∏á page-table entries)</li>
                    <li>Page table structures ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö address spaces ‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà:
                        <ul>
                            <li>Hierarchical paging (‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏Å‡∏±‡∏ö 32-bit, ‡πÑ‡∏°‡πà‡πÄ‡∏´‡∏°‡∏≤‡∏∞ 64-bit)</li>
                            <li>Hashed page tables (‡πÄ‡∏´‡∏°‡∏≤‡∏∞‡∏Å‡∏±‡∏ö > 32 bits, sparse address spaces)</li>
                            <li>Inverted page tables (‡∏õ‡∏£‡∏∞‡∏´‡∏¢‡∏±‡∏î memory ‡πÅ‡∏ï‡πà search ‡∏ä‡πâ‡∏≤)</li>
                        </ul>
                    </li>
                </ul>

                <h4>Swapping:</h4>
                <ul>
                    <li>Standard swapping: swap entire process (‡πÑ‡∏°‡πà‡∏ô‡∏¥‡∏¢‡∏°‡πÅ‡∏•‡πâ‡∏ß)</li>
                    <li>Swapping with paging: swap pages (‡πÉ‡∏ä‡πâ‡∏Å‡∏±‡∏ô‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÅ‡∏û‡∏£‡πà‡∏´‡∏•‡∏≤‡∏¢)</li>
                    <li>Mobile systems: ‡πÑ‡∏°‡πà‡πÉ‡∏ä‡πâ swapping ‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡∏Ç‡πâ‡∏≠‡∏à‡∏≥‡∏Å‡∏±‡∏î‡∏Ç‡∏≠‡∏á flash memory</li>
                </ul>

                <h3>‡∏à‡∏∏‡∏î‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç‡πÉ‡∏ô Memory Management</h3>
                <ol>
                    <li>Memory Separation <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 2</span>: ‡πÅ‡∏ö‡πà‡∏á memory ‡πÉ‡∏´‡πâ‡πÅ‡∏ï‡πà‡∏•‡∏∞ process (‡∏¢‡∏±‡∏á‡πÄ‡∏õ‡πá‡∏ô 1D, contiguous)</li>
                    <li>Memory Protection <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 3</span>: ‡∏õ‡πâ‡∏≠‡∏á‡∏Å‡∏±‡∏ô‡πÑ‡∏°‡πà‡πÉ‡∏´‡πâ‡∏≠‡πà‡∏≤‡∏ô/‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô memory ‡πÄ‡∏Å‡∏¥‡∏ô‡∏Ç‡∏≠‡∏ö‡πÄ‡∏Ç‡∏ï (base + limit)</li>
                    <li>Logical vs Physical Address <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 4-5</span>: ‡∏Å‡∏≤‡∏£‡πÅ‡∏¢‡∏Å logical address ‡∏à‡∏≤‡∏Å physical address, MMU ‡∏ó‡∏≥‡∏´‡∏ô‡πâ‡∏≤‡∏ó‡∏µ‡πà‡πÅ‡∏õ‡∏•‡∏á</li>
                    <li>Address Binding <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 6</span>: Compile time, Load time, Execution time binding</li>
                    <li>Dynamic Loading <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 7</span>: ‡πÇ‡∏´‡∏•‡∏î functions ‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ</li>
                    <li>Dynamic Linking <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 8</span>: Shared libraries ‡∏•‡∏î memory footprint</li>
                    <li>Swapping <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 9</span>: ‡∏¢‡πâ‡∏≤‡∏¢ process ‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á main memory ‡πÅ‡∏•‡∏∞ backing store</li>
                    <li>Paging <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 13-24</span>: Non-contiguous memory allocation ‡∏ó‡∏µ‡πà‡πÅ‡∏Å‡πâ‡∏õ‡∏±‡∏ç‡∏´‡∏≤ external fragmentation</li>
                    <li>TLB <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 18</span>: Hardware cache ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÄ‡∏£‡πà‡∏á‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡∏Å‡∏≤‡∏£‡πÅ‡∏õ‡∏• address</li>
                    <li>Hierarchical/Hashed/Inverted Page Tables <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 21-24</span>: ‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏ï‡πà‡∏≤‡∏á‡πÜ ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£ page table ‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà</li>
                </ol>

                <h3>‡∏Ñ‡∏ß‡∏≤‡∏°‡∏™‡∏±‡∏°‡∏û‡∏±‡∏ô‡∏ò‡πå‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á‡πÅ‡∏ô‡∏ß‡∏Ñ‡∏¥‡∏î</h3>
                <p>
                    Contiguous Allocation (‡∏õ‡∏±‡∏ç‡∏´‡∏≤: External Fragmentation)<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    Paging (‡πÅ‡∏Å‡πâ External Fragmentation, ‡πÄ‡∏Å‡∏¥‡∏î Internal Fragmentation ‡πÄ‡∏•‡πá‡∏Å‡∏ô‡πâ‡∏≠‡∏¢)<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    Page Table (‡πÅ‡∏õ‡∏•‡∏á Logical ‚Üí Physical Address)<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    ‡∏õ‡∏±‡∏ç‡∏´‡∏≤: Memory Access ‡∏ä‡πâ‡∏≤ (‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á Memory 2 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á)<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    TLB (‡πÅ‡∏Å‡πâ‡∏õ‡∏±‡∏ç‡∏´‡∏≤‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß)<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    ‡∏õ‡∏±‡∏ç‡∏´‡∏≤: Page Table ‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà‡πÉ‡∏ô 64-bit Systems<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    Hierarchical / Hashed / Inverted Page Tables<br>
                    &nbsp; &nbsp; &nbsp; &nbsp; ‚Üì<br>
                    Swapping with Paging (‡πÄ‡∏û‡∏¥‡πà‡∏° Degree of Multiprogramming)
                </p>

                <h3>‡∏ï‡∏±‡∏ß‡πÄ‡∏•‡∏Ç‡πÅ‡∏•‡∏∞‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç</h3>
                <ul>
                    <li><strong>50-Percent Rule:</strong> First fit ‡∏à‡∏∞‡∏™‡∏π‡∏ç‡πÄ‡∏™‡∏µ‡∏¢ 0.5N blocks ‡∏à‡∏≤‡∏Å fragmentation ‚Üí 1/3 ‡∏Ç‡∏≠‡∏á memory ‡∏≠‡∏≤‡∏à‡πÉ‡∏ä‡πâ‡πÑ‡∏°‡πà‡πÑ‡∏î‡πâ <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 359</span></li>
                    <li><strong>Page Size ‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ:</strong> 4 KB ‡∏´‡∏£‡∏∑‡∏≠ 8 KB (‡∏ö‡∏≤‡∏á‡∏£‡∏∞‡∏ö‡∏ö‡∏£‡∏≠‡∏á‡∏£‡∏±‡∏ö 2 MB) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 363</span></li>
                    <li><strong>TLB Size:</strong> 32-1,024 entries <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 366</span></li>
                    <li><strong>Hit Ratio ‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ:</strong> 99% (effective access time slowdown ‡πÄ‡∏û‡∏µ‡∏¢‡∏á 1%) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 367</span></li>
                    <li><strong>Intel Core i7 TLBs:</strong> L1 instruction (128), L1 data (64), L2 (512 entries) <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 368</span></li>
                    <li><strong>Shared Library Example:</strong> 40 processes √ó 2 MB = 80 MB ‚Üí with sharing = 2 MB ‡πÄ‡∏ó‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô <span class="page-ref">‡∏´‡∏ô‡πâ‡∏≤ 370</span></li>
                </ul>

                <p>‡∏´‡∏°‡∏≤‡∏¢‡πÄ‡∏´‡∏ï‡∏∏: ‡∏ö‡∏ó‡∏™‡∏£‡∏∏‡∏õ‡∏ô‡∏µ‡πâ‡∏£‡∏ß‡∏ö‡∏£‡∏ß‡∏°‡πÄ‡∏ô‡∏∑‡πâ‡∏≠‡∏´‡∏≤‡∏à‡∏≤‡∏Å‡∏ó‡∏±‡πâ‡∏á textbook (Chapter 9, ‡∏´‡∏ô‡πâ‡∏≤ 349-378) ‡πÅ‡∏•‡∏∞ slides (‡∏´‡∏ô‡πâ‡∏≤ 1-27) ‡πÇ‡∏î‡∏¢‡πÄ‡∏ô‡πâ‡∏ô‡∏Ñ‡∏ß‡∏≤‡∏°‡∏•‡∏∂‡∏Å‡πÅ‡∏•‡∏∞‡∏Ñ‡∏ß‡∏≤‡∏°‡∏Ñ‡∏£‡∏≠‡∏ö‡∏Ñ‡∏•‡∏∏‡∏° ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏≠‡πâ‡∏≤‡∏á‡∏≠‡∏¥‡∏á‡∏´‡∏ô‡πâ‡∏≤‡∏ó‡∏µ‡πà‡πÅ‡∏°‡πà‡∏ô‡∏¢‡∏≥‡∏ï‡∏≤‡∏°‡∏ó‡∏µ‡πà‡∏£‡πâ‡∏≠‡∏á‡∏Ç‡∏≠</p>
            </div>
        </div>
    </div>
</body>
</html>