// Seed: 292863654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_latch @(1 or posedge 1'b0) $display;
  assign id_4 = 1;
  id_5(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(id_3 * "" - id_3)
  );
endmodule
module module_1;
  wire id_2;
  logic [7:0] id_3;
  module_0(
      id_2, id_2, id_2, id_2
  );
  logic [7:0] id_4 = id_3;
  assign id_4[1] = 1;
endmodule
