Execute       source -notrace -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command           ap_source done; 0.192 sec.
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.46 sec.
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.19 sec.
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.911 sec.
INFO-FLOW: Workspace C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls opened at Thu Dec 18 23:19:22 +0200 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
Execute       apply_ini hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/derivatives_hls.cpp' from hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/derivatives_hls.cpp' from hls_config.cfg(8)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/derivatives_hls.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/derivatives_hls.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/derivatives_hls.h' from hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/derivatives_hls.h' from hls_config.cfg(9)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/derivatives_hls.h 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/derivatives_hls.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/horn_schunck_hsl.cpp' from hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/horn_schunck_hsl.cpp' from hls_config.cfg(10)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/horn_schunck_hsl.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/horn_schunck_hsl.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/horn_schunck_hsl.h' from hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/horn_schunck_hsl.h' from hls_config.cfg(11)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/horn_schunck_hsl.h 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/horn_schunck_hsl.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/pyramid_hls.cpp' from hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/pyramid_hls.cpp' from hls_config.cfg(12)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramid_hls.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramid_hls.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/pyramid_hls.h' from hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/pyramid_hls.h' from hls_config.cfg(13)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramid_hls.h 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramid_hls.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/pyramidal_hs.cpp' from hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/pyramidal_hs.cpp' from hls_config.cfg(14)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramidal_hs.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramidal_hs.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../HS_hls/src/pyramidal_hs.h' from hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../HS_hls/src/pyramidal_hs.h' from hls_config.cfg(15)
Execute         add_files C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramidal_hs.h 
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/pyramidal_hs.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../HS_hls/src/main_tb.cpp' from hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../HS_hls/src/main_tb.cpp' from hls_config.cfg(16)
Execute         add_files -tb C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/main_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/HS_hls/src/main_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=pyramidal_hs' from hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=pyramidal_hs' from hls_config.cfg(7)
Execute         set_top pyramidal_hs 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7k70tfbg484-1' from hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7k70tfbg484-1' from hls_config.cfg(1)
Execute         set_part xc7k70tfbg484-1 
Execute           create_platform xc7k70tfbg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/AMDDesignTools/2025.2/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMDDesignTools/2025.2/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbg484-1'
Command           create_platform done; 2.373 sec.
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.287 sec.
Execute           ap_part_info -name xc7k70t-fbg484-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 2.701 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'clock=10ns' from hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from hls_config.cfg(17)
Execute         create_clock -period 10ns 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.setup=0' from hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying config ini 'csim.setup=0' from hls_config.cfg(18)
Execute         config_csim -setup=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 3.037 sec.
Execute       write_component -config C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/vitis-comp.json
Command     open_solution done; 4.101 sec.
Command   open_component done; 4.111 sec.
Execute   apply_ini C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     AP::msg_collection_file -open C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/be_messages.xml 
Execute     ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: run_clang pyramidal_hs.cpp.xilinx-performance-pragma-detector exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-performance-pragma-detector ../HS_hls/src/pyramidal_hs.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -target fpga64-xilinx-mingw32 --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.cpp.xilinx-performance-pragma-detector.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=1
Execute     ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: run_clang pyramid_hls.cpp.xilinx-performance-pragma-detector exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-performance-pragma-detector ../HS_hls/src/pyramid_hls.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -target fpga64-xilinx-mingw32 --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.cpp.xilinx-performance-pragma-detector.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=1
Execute     ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: run_clang horn_schunck_hsl.cpp.xilinx-performance-pragma-detector exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-performance-pragma-detector ../HS_hls/src/horn_schunck_hsl.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -target fpga64-xilinx-mingw32 --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.cpp.xilinx-performance-pragma-detector.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=1
Execute     ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: run_clang derivatives_hls.cpp.xilinx-performance-pragma-detector exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-performance-pragma-detector ../HS_hls/src/derivatives_hls.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -target fpga64-xilinx-mingw32 --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.cpp.xilinx-performance-pragma-detector.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=1
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 22.003 seconds; current allocated memory: 144.090 MB.
Execute       send_msg_by_id INFO @200-2191@%s%s C-Synthesis clang-16 
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
Execute       set_directive_top pyramidal_hs -name=pyramidal_hs 
INFO: [HLS 200-10] Analyzing design file '../HS_hls/src/pyramidal_hs.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../HS_hls/src/pyramidal_hs.cpp as C++
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang pyramidal_hs.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang ../HS_hls/src/pyramidal_hs.cpp -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -hls-directive-location -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds 
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.973 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.539 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds 
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp  -target fpga 
INFO-FLOW: run_clang loop-label exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/cmdline.tcl 
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=43
Command       clang_tidy done; 2.95 sec.
INFO-FLOW: run_clang pyramidal_hs.pp.0.cpp.xilinx-dataflow-lawyer exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-dataflow-lawyer -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang pyramidal_hs.pp.0.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -flto -fno-exceptions -Wno-error=c++11-narrowing -fno-limit-debug-info -fhls -hls-emit-hint-scope C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pre.g.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pp.0.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: converting llvm 16.0.4 bc to downstrem bc
INFO-FLOW: run_clang pyramidal_hs.bc.llvm-converter exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/llvm-converter -opaque-pointers=0 C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.pre.g.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.bc.llvm-converter.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.bc.llvm-converter.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO: [HLS 200-10] Analyzing design file '../HS_hls/src/pyramid_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../HS_hls/src/pyramid_hls.cpp as C++
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang pyramid_hls.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang ../HS_hls/src/pyramid_hls.cpp -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -hls-directive-location -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds 
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.863 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.111 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds 
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp  -target fpga 
INFO-FLOW: run_clang loop-label exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=63
Command       clang_tidy done; 3.384 sec.
INFO-FLOW: run_clang pyramid_hls.pp.0.cpp.xilinx-dataflow-lawyer exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-dataflow-lawyer -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang pyramid_hls.pp.0.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -flto -fno-exceptions -Wno-error=c++11-narrowing -fno-limit-debug-info -fhls -hls-emit-hint-scope C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pre.g.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pp.0.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: converting llvm 16.0.4 bc to downstrem bc
INFO-FLOW: run_clang pyramid_hls.bc.llvm-converter exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/llvm-converter -opaque-pointers=0 C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.pre.g.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.bc.llvm-converter.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.bc.llvm-converter.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO: [HLS 200-10] Analyzing design file '../HS_hls/src/horn_schunck_hsl.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../HS_hls/src/horn_schunck_hsl.cpp as C++
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang horn_schunck_hsl.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang ../HS_hls/src/horn_schunck_hsl.cpp -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -hls-directive-location -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds 
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.483 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.355 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds 
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp  -target fpga 
INFO-FLOW: run_clang loop-label exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=98
Command       clang_tidy done; 3.851 sec.
INFO-FLOW: run_clang horn_schunck_hsl.pp.0.cpp.xilinx-dataflow-lawyer exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-dataflow-lawyer -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang horn_schunck_hsl.pp.0.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -flto -fno-exceptions -Wno-error=c++11-narrowing -fno-limit-debug-info -fhls -hls-emit-hint-scope C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pre.g.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pp.0.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: converting llvm 16.0.4 bc to downstrem bc
INFO-FLOW: run_clang horn_schunck_hsl.bc.llvm-converter exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/llvm-converter -opaque-pointers=0 C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.pre.g.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.bc.llvm-converter.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.bc.llvm-converter.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO: [HLS 200-10] Analyzing design file '../HS_hls/src/derivatives_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../HS_hls/src/derivatives_hls.cpp as C++
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang derivatives_hls.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang ../HS_hls/src/derivatives_hls.cpp -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -hls-directive-location -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds 
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/.systemc_flag -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.591 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp  -target fpga -directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/all.directive.json -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.952 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds 
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp  -target fpga 
INFO-FLOW: run_clang loop-label exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=53
Command       clang_tidy done; 3.186 sec.
INFO-FLOW: run_clang derivatives_hls.pp.0.cpp.xilinx-dataflow-lawyer exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-dataflow-lawyer -export-fixes=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       ap_part_info -name xc7k70t-fbg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang derivatives_hls.pp.0.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -flto -fno-exceptions -Wno-error=c++11-narrowing -fno-limit-debug-info -fhls -hls-emit-hint-scope C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pre.g.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.clang.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pp.0.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: converting llvm 16.0.4 bc to downstrem bc
INFO-FLOW: run_clang derivatives_hls.bc.llvm-converter exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/llvm-converter -opaque-pointers=0 C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.pre.g.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.bc.llvm-converter.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.bc.llvm-converter.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 64.822 seconds; current allocated memory: 147.234 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc -args C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.bc C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.bc C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.bc C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.bc 
INFO-FLOW: run_clang a.g.ld.0.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.bc C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramid_hls.bc C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_hsl.bc C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/derivatives_hls.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 0.331 sec.
Execute       run_link_or_opt -opt -out C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang a.g.ld.1.lower.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Command       run_link_or_opt done; 0.217 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsm_39.bc C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang a.g.ld.2.m1.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsm_39.bc C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsmc++_39.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 2.534 sec.
Execute       run_link_or_opt -opt -out C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pyramidal_hs -reflow-float-conversion 
INFO-FLOW: run_clang a.g.ld.3.fpc.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pyramidal_hs -reflow-float-conversion -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Command       run_link_or_opt done; 1.126 sec.
Execute       run_link_or_opt -out C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang a.g.ld.4.m2.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libfloatconversion_39.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 0.125 sec.
Execute       run_link_or_opt -opt -out C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pyramidal_hs 
INFO-FLOW: run_clang a.g.ld.5.gdce.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang reflow (background poll_ms 5000) exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pyramidal_hs -mllvm -hls-db-dir -mllvm C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -reflow-enable-dse-loop-nest-extraction=false -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=kintex7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_82000.000000_LUT_41000.000000_SLICE_10250.000000_URAM_0.000000 -device-name-info=xc7k70tfbg484-1 2> C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 18,866 Compile/Link (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 18,866 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,732 Unroll/Inline (step 1) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,732 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,010 Unroll/Inline (step 2) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,010 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 899 Unroll/Inline (step 3) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 899 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 890 Unroll/Inline (step 4) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 890 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 890 Array/Struct (step 1) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 890 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 890 Array/Struct (step 2) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 890 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 920 Array/Struct (step 3) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 920 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 950 Array/Struct (step 4) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Array/Struct (step 5) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 893 Performance (step 1) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 893 Performance (step 2) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 893 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,565 Performance (step 3) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,565 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,148 Performance (step 4) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,148 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,156 HW Transforms (step 1) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,156 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
Command       send_msg_by_id done; 0.297 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,295 HW Transforms (step 2) (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'downsample2x_64_to_32(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (../HS_hls/src/pyramidal_hs.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'downsample2x_32_to_16(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (../HS_hls/src/pyramidal_hs.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'upsample2x_16_to_32(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (../HS_hls/src/pyramidal_hs.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'upsample2x_32_to_64(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (../HS_hls/src/pyramidal_hs.cpp:11:0)
INFO: [HLS 214-241] Aggregating bram variable 'v' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'u' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'img2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'img1' with compact=bit mode in 16-bits
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_121_3'. (../HS_hls/src/horn_schunck_hsl.cpp:121:23)
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_76_3'. (../HS_hls/src/horn_schunck_hsl.cpp:76:22)
INFO: [HLS 214-437] Disabling loop flattening for loop 'VITIS_LOOP_31_4'. (../HS_hls/src/horn_schunck_hsl.cpp:31:26)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:127:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:127:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:82:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:82:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:127:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:127:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:82:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32' due to pipeline pragma (../HS_hls/src/horn_schunck_hsl.cpp:82:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16' due to pipeline pragma (../HS_hls/src/derivatives_hls.cpp:72:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16' due to pipeline pragma (../HS_hls/src/derivatives_hls.cpp:72:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32' due to pipeline pragma (../HS_hls/src/derivatives_hls.cpp:48:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32' due to pipeline pragma (../HS_hls/src/derivatives_hls.cpp:48:1)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img2_32' due to pipeline pragma (../HS_hls/src/pyramid_hls.cpp:19:1)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E7img2_32': Cyclic partitioning with factor 2 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E7img1_32': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E7img1_16': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E3v32': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E3v16': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E3u32': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_E3u16': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (../HS_hls/src/pyramidal_hs.cpp:25:0)
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=87
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.46 seconds; current allocated memory: 150.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.113 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -reassociate -gvn -reassociate -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pyramidal_hs -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.0.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.345 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 157.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.1.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.298 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 161.926 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.g.1.bc to C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.1.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.767 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'compute_derivatives_32' (../HS_hls/src/derivatives_hls.cpp:46:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_derivatives_16' (../HS_hls/src/derivatives_hls.cpp:70:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_derivatives' (../HS_hls/src/derivatives_hls.cpp:12:26)...3 expression(s) balanced.
Command         transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 185.152 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.2.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_6_1'(../HS_hls/src/pyramid_hls.cpp:6:21) and 'VITIS_LOOP_7_2'(../HS_hls/src/pyramid_hls.cpp:7:25) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_6_1'(../HS_hls/src/pyramid_hls.cpp:6:21) and 'VITIS_LOOP_7_2'(../HS_hls/src/pyramid_hls.cpp:7:25) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_17_1'(../HS_hls/src/pyramid_hls.cpp:17:22) and 'VITIS_LOOP_18_2'(../HS_hls/src/pyramid_hls.cpp:18:26) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_17_1'(../HS_hls/src/pyramid_hls.cpp:17:22) and 'VITIS_LOOP_18_2'(../HS_hls/src/pyramid_hls.cpp:18:26) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_29_1'(../HS_hls/src/pyramid_hls.cpp:29:22) and 'VITIS_LOOP_30_2'(../HS_hls/src/pyramid_hls.cpp:30:26) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_29_1'(../HS_hls/src/pyramid_hls.cpp:29:22) and 'VITIS_LOOP_30_2'(../HS_hls/src/pyramid_hls.cpp:30:26) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_1'(../HS_hls/src/pyramidal_hs.cpp:41:20) and 'VITIS_LOOP_43_2'(../HS_hls/src/pyramidal_hs.cpp:43:22) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(../HS_hls/src/pyramid_hls.cpp:39:22) and 'VITIS_LOOP_40_2'(../HS_hls/src/pyramid_hls.cpp:40:26) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(../HS_hls/src/pyramid_hls.cpp:39:22) and 'VITIS_LOOP_40_2'(../HS_hls/src/pyramid_hls.cpp:40:26) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_3'(../HS_hls/src/pyramidal_hs.cpp:58:20) and 'VITIS_LOOP_60_4'(../HS_hls/src/pyramidal_hs.cpp:60:22) in function 'pyramidal_hs' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_4'(../HS_hls/src/horn_schunck_hsl.cpp:78:26) and 'VITIS_LOOP_80_5'(../HS_hls/src/horn_schunck_hsl.cpp:80:30) in function 'horn_schunck_32' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_110_1'(../HS_hls/src/horn_schunck_hsl.cpp:110:27) and 'VITIS_LOOP_112_2'(../HS_hls/src/horn_schunck_hsl.cpp:112:31) in function 'horn_schunck_16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_123_4'(../HS_hls/src/horn_schunck_hsl.cpp:123:27) and 'VITIS_LOOP_125_5'(../HS_hls/src/horn_schunck_hsl.cpp:125:31) in function 'horn_schunck_16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_46_1'(../HS_hls/src/derivatives_hls.cpp:46:22) and 'VITIS_LOOP_47_2'(../HS_hls/src/derivatives_hls.cpp:47:26) in function 'compute_derivatives_32' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_70_1'(../HS_hls/src/derivatives_hls.cpp:70:22) and 'VITIS_LOOP_71_2'(../HS_hls/src/derivatives_hls.cpp:71:26) in function 'compute_derivatives_16' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_12_1'(../HS_hls/src/derivatives_hls.cpp:12:22) and 'VITIS_LOOP_13_2'(../HS_hls/src/derivatives_hls.cpp:13:26) in function 'compute_derivatives' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (../HS_hls/src/pyramid_hls.cpp:6:21) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (../HS_hls/src/pyramid_hls.cpp:6:21) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../HS_hls/src/pyramid_hls.cpp:17:22) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (../HS_hls/src/pyramid_hls.cpp:17:22) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (../HS_hls/src/pyramid_hls.cpp:29:22) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (../HS_hls/src/pyramid_hls.cpp:29:22) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (../HS_hls/src/pyramidal_hs.cpp:41:20) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (../HS_hls/src/pyramid_hls.cpp:39:22) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (../HS_hls/src/pyramid_hls.cpp:39:22) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_3' (../HS_hls/src/pyramidal_hs.cpp:58:20) in function 'pyramidal_hs'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_4' (../HS_hls/src/horn_schunck_hsl.cpp:78:26) in function 'horn_schunck_32'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_1' (../HS_hls/src/horn_schunck_hsl.cpp:110:27) in function 'horn_schunck_16'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_4' (../HS_hls/src/horn_schunck_hsl.cpp:123:27) in function 'horn_schunck_16'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (../HS_hls/src/derivatives_hls.cpp:46:22) in function 'compute_derivatives_32'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (../HS_hls/src/derivatives_hls.cpp:70:22) in function 'compute_derivatives_16'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (../HS_hls/src/derivatives_hls.cpp:12:22) in function 'compute_derivatives'.
Execute           AP::auto_get_db
Command         transform done; 3.026 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.3.bc -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.319 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.347 seconds; current allocated memory: 358.707 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.26 sec.
Command     elaborate done; 84.598 sec.
Execute     ap_eval exec zip -j C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.308 sec.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design AP::SynTopModule=pyramidal_hs
INFO: [HLS 200-10] Synthesizing 'pyramidal_hs' ...
Execute     ap_set_top_model pyramidal_hs 
Execute     get_model_list pyramidal_hs -filter all-wo-channel -topdown 
Execute     preproc_iomode -model pyramidal_hs 
Execute     preproc_iomode -model horn_schunck_64 
Execute     preproc_iomode -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     preproc_iomode -model compute_derivatives 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     preproc_iomode -model horn_schunck_32 
Execute     preproc_iomode -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     preproc_iomode -model compute_derivatives_32 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     preproc_iomode -model horn_schunck_16 
Execute     preproc_iomode -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     preproc_iomode -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     preproc_iomode -model compute_derivatives_16 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     preproc_iomode -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     get_model_list pyramidal_hs -filter all-wo-channel 
INFO-FLOW: Model list for configure: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 compute_derivatives_16 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 horn_schunck_16 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 compute_derivatives_32 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 horn_schunck_32 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 compute_derivatives horn_schunck_64_Pipeline_VITIS_LOOP_33_5 horn_schunck_64 pyramidal_hs
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
INFO-FLOW: Configuring Module : compute_derivatives_16 ...
Execute     set_default_model compute_derivatives_16 
Execute     apply_spec_resource_limit compute_derivatives_16 
INFO-FLOW: Configuring Module : horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 ...
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     apply_spec_resource_limit horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
INFO-FLOW: Configuring Module : horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 ...
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     apply_spec_resource_limit horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
INFO-FLOW: Configuring Module : horn_schunck_16 ...
Execute     set_default_model horn_schunck_16 
Execute     apply_spec_resource_limit horn_schunck_16 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : compute_derivatives_32 ...
Execute     set_default_model compute_derivatives_32 
Execute     apply_spec_resource_limit compute_derivatives_32 
INFO-FLOW: Configuring Module : horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 ...
Execute     set_default_model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     apply_spec_resource_limit horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
INFO-FLOW: Configuring Module : horn_schunck_32 ...
Execute     set_default_model horn_schunck_32 
Execute     apply_spec_resource_limit horn_schunck_32 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
INFO-FLOW: Configuring Module : pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     apply_spec_resource_limit pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
INFO-FLOW: Configuring Module : compute_derivatives ...
Execute     set_default_model compute_derivatives 
Execute     apply_spec_resource_limit compute_derivatives 
INFO-FLOW: Configuring Module : horn_schunck_64_Pipeline_VITIS_LOOP_33_5 ...
Execute     set_default_model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     apply_spec_resource_limit horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
INFO-FLOW: Configuring Module : horn_schunck_64 ...
Execute     set_default_model horn_schunck_64 
Execute     apply_spec_resource_limit horn_schunck_64 
INFO-FLOW: Configuring Module : pyramidal_hs ...
Execute     set_default_model pyramidal_hs 
Execute     apply_spec_resource_limit pyramidal_hs 
INFO-FLOW: Model list for preprocess: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 compute_derivatives_16 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 horn_schunck_16 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 compute_derivatives_32 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 horn_schunck_32 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 compute_derivatives horn_schunck_64_Pipeline_VITIS_LOOP_33_5 horn_schunck_64 pyramidal_hs
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
INFO-FLOW: Preprocessing Module: compute_derivatives_16 ...
Execute     set_default_model compute_derivatives_16 
Execute     cdfg_preprocess -model compute_derivatives_16 
Execute     rtl_gen_preprocess compute_derivatives_16 
INFO-FLOW: Preprocessing Module: horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 ...
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     cdfg_preprocess -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     rtl_gen_preprocess horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
INFO-FLOW: Preprocessing Module: horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 ...
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     cdfg_preprocess -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     rtl_gen_preprocess horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
INFO-FLOW: Preprocessing Module: horn_schunck_16 ...
Execute     set_default_model horn_schunck_16 
Execute     cdfg_preprocess -model horn_schunck_16 
Execute     rtl_gen_preprocess horn_schunck_16 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: compute_derivatives_32 ...
Execute     set_default_model compute_derivatives_32 
Execute     cdfg_preprocess -model compute_derivatives_32 
Execute     rtl_gen_preprocess compute_derivatives_32 
INFO-FLOW: Preprocessing Module: horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 ...
Execute     set_default_model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     cdfg_preprocess -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     rtl_gen_preprocess horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
INFO-FLOW: Preprocessing Module: horn_schunck_32 ...
Execute     set_default_model horn_schunck_32 
Execute     cdfg_preprocess -model horn_schunck_32 
Execute     rtl_gen_preprocess horn_schunck_32 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
INFO-FLOW: Preprocessing Module: pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 ...
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     cdfg_preprocess -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
INFO-FLOW: Preprocessing Module: compute_derivatives ...
Execute     set_default_model compute_derivatives 
Execute     cdfg_preprocess -model compute_derivatives 
Execute     rtl_gen_preprocess compute_derivatives 
INFO-FLOW: Preprocessing Module: horn_schunck_64_Pipeline_VITIS_LOOP_33_5 ...
Execute     set_default_model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     cdfg_preprocess -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     rtl_gen_preprocess horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
INFO-FLOW: Preprocessing Module: horn_schunck_64 ...
Execute     set_default_model horn_schunck_64 
Execute     cdfg_preprocess -model horn_schunck_64 
Execute     rtl_gen_preprocess horn_schunck_64 
INFO-FLOW: Preprocessing Module: pyramidal_hs ...
Execute     set_default_model pyramidal_hs 
Execute     cdfg_preprocess -model pyramidal_hs 
Execute     rtl_gen_preprocess pyramidal_hs 
INFO-FLOW: Model list for synthesis: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 compute_derivatives_16 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 horn_schunck_16 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 compute_derivatives_32 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 horn_schunck_32 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 compute_derivatives horn_schunck_64_Pipeline_VITIS_LOOP_33_5 horn_schunck_64 pyramidal_hs
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
WARNING: [HLS 200-448] Lower bound of II is 2 due to multiple 'load' operation 16 bit ('img1_load', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28) on array 'img1', 'load' operation 16 bit ('img1_load_1', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28) on array 'img1', 'load' operation 16 bit ('img1_load_2', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:28) on array 'img1', 'load' operation 16 bit ('img1_load_3', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:28) on array 'img1' accessing core:RAM:img1
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 364.656 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 365.910 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
WARNING: [HLS 200-448] Lower bound of II is 2 due to multiple 'load' operation 16 bit ('img2_load', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) on array 'img2', 'load' operation 16 bit ('img2_load_1', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) on array 'img2', 'load' operation 16 bit ('img2_load_2', ../HS_hls/src/pyramid_hls.cpp:9->../HS_hls/src/pyramidal_hs.cpp:29) on array 'img2', 'load' operation 16 bit ('img2_load_3', ../HS_hls/src/pyramid_hls.cpp:10->../HS_hls/src/pyramidal_hs.cpp:29) on array 'img2' accessing core:RAM:img2
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 366.348 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 366.352 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 369.195 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 369.203 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 369.449 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 369.473 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_derivatives_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model compute_derivatives_16 
Execute     schedule -model compute_derivatives_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.238 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 371.824 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.sched.adb -f 
INFO-FLOW: Finish scheduling compute_derivatives_16.
Execute     set_default_model compute_derivatives_16 
Execute     bind -model compute_derivatives_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 372.094 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.bind.adb -f 
Command     db_write done; 0.103 sec.
INFO-FLOW: Finish binding compute_derivatives_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     schedule -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1_VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_110_1_VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 372.516 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     bind -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 372.613 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.bind.adb -f 
INFO-FLOW: Finish binding horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     schedule -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln133_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln132_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
INFO: [HLS 200-2199] The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Potential resource conflict between 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389', ../HS_hls/src/horn_schunck_hsl.cpp:130) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24' and 'store' operation ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_347_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24' on common resource 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24'.
INFO: [HLS 200-2198] Existing conflicting constraints include from 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389', ../HS_hls/src/horn_schunck_hsl.cpp:130) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24' to 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389', ../HS_hls/src/horn_schunck_hsl.cpp:130) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24' with distance of 1 (conflict 1 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_389', ../HS_hls/src/horn_schunck_hsl.cpp:130) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24' to 'select' operation 16 bit ('select_ln130_5', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 2 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'select' operation 16 bit ('select_ln130_5', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'sparsemux' operation 16 bit ('tmp_31', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 3 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sparsemux' operation 16 bit ('tmp_31', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'sext' operation 18 bit ('sext_ln130_3', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 4 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 18 bit ('sext_ln130_3', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 5 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 6 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'bitselect' operation 1 bit ('tmp_40', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 7 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'bitselect' operation 1 bit ('tmp_40', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) with distance of 0 (conflict 8 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'sext' operation 32 bit ('sext_ln132_3', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 9 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 32 bit ('sext_ln132_3', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 10 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 11 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'sext' operation 33 bit of DSP[245] ('sext_ln132_5', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 12 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 33 bit of DSP[245] ('sext_ln132_5', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 13 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 14 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 15 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 1 (conflict 16 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'bitconcatenate' operation 53 bit ('shl_ln', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 17 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'bitconcatenate' operation 53 bit ('shl_ln', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 18 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 56 (conflict 19 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'partselect' operation 16 bit ('P', ../HS_hls/src/horn_schunck_hsl.cpp:132) with distance of 0 (conflict 20 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'partselect' operation 16 bit ('P', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'sext' operation 26 bit ('sext_ln135', ../HS_hls/src/horn_schunck_hsl.cpp:135) with distance of 0 (conflict 21 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 26 bit ('sext_ln135', ../HS_hls/src/horn_schunck_hsl.cpp:135) to 'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) with distance of 0 (conflict 22 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) to 'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) with distance of 0 (conflict 23 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) to 'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) with distance of 0 (conflict 24 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) to 'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) with distance of 0 (conflict 25 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) to 'partselect' operation 16 bit ('trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136) with distance of 0 (conflict 26 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'partselect' operation 16 bit ('trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136) to 'store' operation ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_347_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24' with distance of 0 (conflict 27 of 27)
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) (combination delay: 7.62313 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) to 'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) (combination delay: 8.68243 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' (loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) of variable 'trunc_ln3', ../HS_hls/src/horn_schunck_hsl.cpp:136 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 10.4631 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 13.4131 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) to 'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) (combination delay: 15.1931 ns) to honor II or Latency constraint in region 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 56, Depth = 65, loop 'VITIS_LOOP_123_4_VITIS_LOOP_125_5'
WARNING: [HLS 200-871] Estimated clock period (27.938 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (2.892 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [265]  (2.840 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln136', ../HS_hls/src/horn_schunck_hsl.cpp:136) [266]  (2.950 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:129) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:129) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [200]  (1.488 ns)
	'add' operation 18 bit ('add_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln130_2', ../HS_hls/src/horn_schunck_hsl.cpp:130) [225]  (2.573 ns)
	'sub' operation 18 bit ('sub_ln130', ../HS_hls/src/horn_schunck_hsl.cpp:130) [227]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln130_1', ../HS_hls/src/horn_schunck_hsl.cpp:130) [229]  (1.488 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:130) [231]  (0.549 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [239]  (2.840 ns)
	'add' operation 33 bit of DSP[245] ('add_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [245]  (2.950 ns)
	'add' operation 33 bit of DSP[246] ('add_ln132_1', ../HS_hls/src/horn_schunck_hsl.cpp:132) [246]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln132', ../HS_hls/src/horn_schunck_hsl.cpp:132) [255]  (2.892 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 3.324 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.416 seconds; current allocated memory: 375.355 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.
Execute     set_default_model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     bind -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 375.801 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.bind.adb -f 
Command     db_write done; 0.116 sec.
INFO-FLOW: Finish binding horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_16 
Execute     schedule -model horn_schunck_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 375.965 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_16.
Execute     set_default_model horn_schunck_16 
Execute     bind -model horn_schunck_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 375.977 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.bind.adb -f 
INFO-FLOW: Finish binding horn_schunck_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.494 seconds; current allocated memory: 376.453 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 376.523 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 377.270 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 377.699 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_41_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 378.422 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 378.422 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_derivatives_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model compute_derivatives_32 
Execute     schedule -model compute_derivatives_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln55_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln55_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_46_1_VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 380.730 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.sched.adb -f 
INFO-FLOW: Finish scheduling compute_derivatives_32.
Execute     set_default_model compute_derivatives_32 
Execute     bind -model compute_derivatives_32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command     bind done; 0.984 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 381.020 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.bind.adb -f 
INFO-FLOW: Finish binding compute_derivatives_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     schedule -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
INFO: [HLS 200-2199] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Potential resource conflict between 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293', ../HS_hls/src/horn_schunck_hsl.cpp:85) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18' and 'store' operation ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_251_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18' on common resource 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18'.
INFO: [HLS 200-2198] Existing conflicting constraints include from 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293', ../HS_hls/src/horn_schunck_hsl.cpp:85) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18' to 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293', ../HS_hls/src/horn_schunck_hsl.cpp:85) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18' with distance of 1 (conflict 1 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_293', ../HS_hls/src/horn_schunck_hsl.cpp:85) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18' to 'select' operation 16 bit ('select_ln85_5', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 2 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'select' operation 16 bit ('select_ln85_5', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sparsemux' operation 16 bit ('tmp_25', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 3 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sparsemux' operation 16 bit ('tmp_25', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sext' operation 18 bit ('sext_ln85_3', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 4 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 18 bit ('sext_ln85_3', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 5 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 6 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'bitselect' operation 1 bit ('tmp_34', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 7 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'bitselect' operation 1 bit ('tmp_34', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) with distance of 0 (conflict 8 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sext' operation 32 bit ('sext_ln87_3', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 9 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 32 bit ('sext_ln87_3', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 10 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 11 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'sext' operation 33 bit of DSP[245] ('sext_ln87_5', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 12 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 33 bit of DSP[245] ('sext_ln87_5', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 13 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 14 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 15 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 1 (conflict 16 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'bitconcatenate' operation 53 bit ('shl_ln', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 17 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'bitconcatenate' operation 53 bit ('shl_ln', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 18 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 56 (conflict 19 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'partselect' operation 16 bit ('P', ../HS_hls/src/horn_schunck_hsl.cpp:87) with distance of 0 (conflict 20 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'partselect' operation 16 bit ('P', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'sext' operation 26 bit ('sext_ln90', ../HS_hls/src/horn_schunck_hsl.cpp:90) with distance of 0 (conflict 21 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sext' operation 26 bit ('sext_ln90', ../HS_hls/src/horn_schunck_hsl.cpp:90) to 'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) with distance of 0 (conflict 22 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) to 'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) with distance of 0 (conflict 23 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) to 'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) with distance of 0 (conflict 24 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) to 'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) with distance of 0 (conflict 25 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) to 'partselect' operation 16 bit ('trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91) with distance of 0 (conflict 26 of 27)
INFO: [HLS 200-2198] Existing conflicting constraints include from 'partselect' operation 16 bit ('trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91) to 'store' operation ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_251_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18' with distance of 0 (conflict 27 of 27)
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) to 'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) (combination delay: 8.68243 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' (loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) of variable 'trunc_ln2', ../HS_hls/src/horn_schunck_hsl.cpp:91 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 10.777 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 13.6694 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 16.3631 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) to 'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) (combination delay: 19.2556 ns) to honor II or Latency constraint in region 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 56, Depth = 66, loop 'VITIS_LOOP_78_4_VITIS_LOOP_80_5'
WARNING: [HLS 200-871] Estimated clock period (27.938 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)
	'mul' operation 26 bit of DSP[266] ('mul_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [265]  (2.840 ns)
	'sub' operation 26 bit of DSP[266] ('sub_ln91', ../HS_hls/src/horn_schunck_hsl.cpp:91) [266]  (2.950 ns)
	'load' operation 16 bit ('store_forwarded_load') on local variable 'store_forwarded' [27]  (0.000 ns)
	'phi' operation 16 bit ('tmp2', ../HS_hls/src/horn_schunck_hsl.cpp:84) with incoming values : ('store_forwarded_load') ('tmp', ../HS_hls/src/horn_schunck_hsl.cpp:84) [69]  (0.000 ns)
	'add' operation 17 bit ('add_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [200]  (1.488 ns)
	'add' operation 18 bit ('add_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [224]  (0.000 ns)
	'add' operation 18 bit ('add_ln85_2', ../HS_hls/src/horn_schunck_hsl.cpp:85) [225]  (2.573 ns)
	'sub' operation 18 bit ('sub_ln85', ../HS_hls/src/horn_schunck_hsl.cpp:85) [227]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln85_1', ../HS_hls/src/horn_schunck_hsl.cpp:85) [229]  (1.488 ns)
	'select' operation 16 bit ('v_avg', ../HS_hls/src/horn_schunck_hsl.cpp:85) [231]  (0.549 ns)
	'mul' operation 32 bit of DSP[245] ('mul_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [239]  (2.840 ns)
	'add' operation 33 bit of DSP[245] ('add_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [245]  (2.950 ns)
	'add' operation 33 bit of DSP[246] ('add_ln87_1', ../HS_hls/src/horn_schunck_hsl.cpp:87) [246]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln87', ../HS_hls/src/horn_schunck_hsl.cpp:87) [255]  (2.892 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 5.907 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.035 seconds; current allocated memory: 383.945 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.
Execute     set_default_model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     bind -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 384.074 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.bind.adb -f 
Command     db_write done; 0.104 sec.
INFO-FLOW: Finish binding horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_32 
Execute     schedule -model horn_schunck_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 384.242 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_32.
Execute     set_default_model horn_schunck_32 
Execute     bind -model horn_schunck_32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 384.242 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.bind.adb -f 
INFO-FLOW: Finish binding horn_schunck_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 384.371 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 384.590 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 385.090 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 385.203 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     schedule -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3_VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3_VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 1.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 385.551 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.
Execute     set_default_model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     bind -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 385.551 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_derivatives' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model compute_derivatives 
Execute     schedule -model compute_derivatives 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-448] Lower bound of II is 3 due to multiple 'load' operation 16 bit ('img1_load', ../HS_hls/src/derivatives_hls.cpp:28) on array 'img1', 'load' operation 16 bit ('img1_load_4', ../HS_hls/src/derivatives_hls.cpp:28) on array 'img1', 'load' operation 16 bit ('img1_load_5', ../HS_hls/src/derivatives_hls.cpp:29) on array 'img1', 'load' operation 16 bit ('img1_load_6', ../HS_hls/src/derivatives_hls.cpp:29) on array 'img1', 'load' operation 16 bit ('img1_load_7', ../HS_hls/src/derivatives_hls.cpp:32) on array 'img1' accessing core:RAM:img1
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 386.133 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.sched.adb -f 
INFO-FLOW: Finish scheduling compute_derivatives.
Execute     set_default_model compute_derivatives 
Execute     bind -model compute_derivatives 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 386.133 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.bind.adb -f 
INFO-FLOW: Finish binding compute_derivatives.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     schedule -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
WARNING: [HLS 200-448] Lower bound of II is 2 due to multiple 'load' operation 16 bit ('u_load_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) on array 'u', 'load' operation 16 bit ('u_load_2', ../HS_hls/src/horn_schunck_hsl.cpp:37) on array 'u', 'load' operation 16 bit ('u_load_3', ../HS_hls/src/horn_schunck_hsl.cpp:37) on array 'u', 'store' operation ('u_addr_3_write_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) of variable 'trunc_ln', ../HS_hls/src/horn_schunck_hsl.cpp:43 16 bit on array 'u' accessing core:RAM:u
WARNING: [HLS 200-448] Lower bound of II is 2 due to multiple 'load' operation 16 bit ('v_load_1', ../HS_hls/src/horn_schunck_hsl.cpp:38) on array 'v', 'load' operation 16 bit ('v_load_2', ../HS_hls/src/horn_schunck_hsl.cpp:38) on array 'v', 'load' operation 16 bit ('v_load_3', ../HS_hls/src/horn_schunck_hsl.cpp:38) on array 'v', 'store' operation ('v_addr_3_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on array 'v' accessing core:RAM:v
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 52, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'mul' operation 26 bit of DSP[124] ('mul_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) to 'sub' operation 16 bit ('sub_ln38_1', ../HS_hls/src/horn_schunck_hsl.cpp:38) (combination delay: 13.8786 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 17 bit ('add_ln38', ../HS_hls/src/horn_schunck_hsl.cpp:38) to 'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) (combination delay: 16.2911 ns) to honor II or Latency constraint in region 'VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
WARNING: [HLS 200-880] The II Violation in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('store_forwarded_write_ln44', ../HS_hls/src/horn_schunck_hsl.cpp:44) of variable 'trunc_ln1', ../HS_hls/src/horn_schunck_hsl.cpp:44 16 bit on local variable 'store_forwarded' and 'load' operation 16 bit ('store_forwarded_load', ../HS_hls/src/horn_schunck_hsl.cpp:38) on local variable 'store_forwarded'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 56, Depth = 62, loop 'VITIS_LOOP_33_5'
WARNING: [HLS 200-871] Estimated clock period (28.952 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' consists of the following:
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)
	'mul' operation 26 bit of DSP[118] ('mul_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [117]  (2.840 ns)
	'sub' operation 26 bit of DSP[118] ('sub_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) [118]  (2.950 ns)
	'store' operation ('store_forwarded3_write_ln43', ../HS_hls/src/horn_schunck_hsl.cpp:43) of variable 'trunc_ln', ../HS_hls/src/horn_schunck_hsl.cpp:43 16 bit on local variable 'store_forwarded3' [127]  (1.029 ns)
	'load' operation 16 bit ('store_forwarded3_load', ../HS_hls/src/horn_schunck_hsl.cpp:37) on local variable 'store_forwarded3' [31]  (0.000 ns)
	'add' operation 17 bit ('add_ln37_3', ../HS_hls/src/horn_schunck_hsl.cpp:37) [58]  (1.488 ns)
	'add' operation 18 bit ('add_ln37_5', ../HS_hls/src/horn_schunck_hsl.cpp:37) [65]  (2.558 ns)
	'sub' operation 18 bit ('sub_ln37', ../HS_hls/src/horn_schunck_hsl.cpp:37) [67]  (1.525 ns)
	'sub' operation 16 bit ('sub_ln37_1', ../HS_hls/src/horn_schunck_hsl.cpp:37) [69]  (1.488 ns)
	'select' operation 16 bit ('u_avg', ../HS_hls/src/horn_schunck_hsl.cpp:37) [71]  (0.549 ns)
	'mul' operation 32 bit of DSP[102] ('mul_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [92]  (2.840 ns)
	'add' operation 33 bit of DSP[102] ('add_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [102]  (2.950 ns)
	'add' operation 33 bit of DSP[103] ('add_ln40_1', ../HS_hls/src/horn_schunck_hsl.cpp:40) [103]  (2.950 ns)
	'sdiv' operation 53 bit ('sdiv_ln40', ../HS_hls/src/horn_schunck_hsl.cpp:40) [112]  (2.892 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 5.617 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.704 seconds; current allocated memory: 387.098 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_64_Pipeline_VITIS_LOOP_33_5.
Execute     set_default_model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     bind -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 387.219 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.bind.adb -f 
INFO-FLOW: Finish binding horn_schunck_64_Pipeline_VITIS_LOOP_33_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'horn_schunck_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model horn_schunck_64 
Execute     schedule -model horn_schunck_64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 387.336 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.sched.adb -f 
INFO-FLOW: Finish scheduling horn_schunck_64.
Execute     set_default_model horn_schunck_64 
Execute     bind -model horn_schunck_64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 387.336 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.bind.adb -f 
INFO-FLOW: Finish binding horn_schunck_64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pyramidal_hs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model pyramidal_hs 
Execute     schedule -model pyramidal_hs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 387.816 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.verbose.sched.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.sched.adb -f 
INFO-FLOW: Finish scheduling pyramidal_hs.
Execute     set_default_model pyramidal_hs 
Execute     bind -model pyramidal_hs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 388.199 MB.
Execute     syn_report -verbosereport -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.verbose.bind.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.bind.adb -f 
INFO-FLOW: Finish binding pyramidal_hs.
Execute     get_model_list pyramidal_hs -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     rtl_gen_preprocess compute_derivatives_16 
Execute     rtl_gen_preprocess horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     rtl_gen_preprocess horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     rtl_gen_preprocess horn_schunck_16 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     rtl_gen_preprocess compute_derivatives_32 
Execute     rtl_gen_preprocess horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     rtl_gen_preprocess horn_schunck_32 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     rtl_gen_preprocess pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     rtl_gen_preprocess compute_derivatives 
Execute     rtl_gen_preprocess horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     rtl_gen_preprocess horn_schunck_64 
Execute     rtl_gen_preprocess pyramidal_hs 
INFO-FLOW: Model list for RTL generation: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 compute_derivatives_16 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 horn_schunck_16 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 compute_derivatives_32 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 horn_schunck_32 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 compute_derivatives horn_schunck_64_Pipeline_VITIS_LOOP_33_5 horn_schunck_64 pyramidal_hs
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline 'VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_4ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
Command     create_rtl_model done; 0.242 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 391.449 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23' pipeline 'VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 394.836 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_5ns_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
Command     create_rtl_model done; 0.258 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.752 seconds; current allocated memory: 398.129 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.adb 
Command     db_write done; 0.144 sec.
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 403.488 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_derivatives_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model compute_derivatives_16 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_derivatives_16' pipeline 'VITIS_LOOP_70_1_VITIS_LOOP_71_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_16_1_1' is changed to 'sparsemux_7_2_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_derivatives_16'.
Command     create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 406.242 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl compute_derivatives_16 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_compute_derivatives_16 
Execute     gen_rtl compute_derivatives_16 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_compute_derivatives_16 
Execute     syn_report -csynth -model compute_derivatives_16 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/compute_derivatives_16_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model compute_derivatives_16 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/compute_derivatives_16_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model compute_derivatives_16 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model compute_derivatives_16 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.adb 
Command     db_write done; 0.117 sec.
Execute     db_write -model compute_derivatives_16 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info compute_derivatives_16 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_110_1_VITIS_LOOP_112_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.299 seconds; current allocated memory: 411.941 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     gen_rtl horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
Execute     syn_report -csynth -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.adb 
Execute     db_write -model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5' pipeline 'VITIS_LOOP_123_4_VITIS_LOOP_125_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_21ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_33s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_53ns_33s_53_57_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5'.
Command     create_rtl_model done; 0.349 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 415.668 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     gen_rtl horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
Execute     syn_report -csynth -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Command     syn_report done; 0.103 sec.
Execute     db_write -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.adb 
Command     db_write done; 0.135 sec.
Execute     db_write -model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_16 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.344 seconds; current allocated memory: 422.516 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_16 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_16 
Execute     gen_rtl horn_schunck_16 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_16 
Execute     syn_report -csynth -model horn_schunck_16 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_16_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_16 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_16_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_16 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model horn_schunck_16 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.adb 
Execute     db_write -model horn_schunck_16 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_16 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 423.414 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.522 seconds; current allocated memory: 426.148 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_41_1_VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 429.074 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_derivatives_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model compute_derivatives_32 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_derivatives_32' pipeline 'VITIS_LOOP_46_1_VITIS_LOOP_47_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_4ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_4ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_derivatives_32'.
Command     create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 433.328 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl compute_derivatives_32 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_compute_derivatives_32 
Execute     gen_rtl compute_derivatives_32 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_compute_derivatives_32 
Execute     syn_report -csynth -model compute_derivatives_32 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/compute_derivatives_32_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model compute_derivatives_32 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/compute_derivatives_32_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model compute_derivatives_32 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model compute_derivatives_32 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.adb 
Command     db_write done; 0.117 sec.
Execute     db_write -model compute_derivatives_32 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info compute_derivatives_32 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5' pipeline 'VITIS_LOOP_78_4_VITIS_LOOP_80_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_21ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_33s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_53ns_33s_53_57_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5'.
Command     create_rtl_model done; 0.252 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.319 seconds; current allocated memory: 440.730 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     gen_rtl horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
Execute     syn_report -csynth -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Command     syn_report done; 0.106 sec.
Execute     db_write -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.adb 
Command     db_write done; 0.151 sec.
Execute     db_write -model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_32 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 447.883 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_32 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_32 
Execute     gen_rtl horn_schunck_32 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_32 
Execute     syn_report -csynth -model horn_schunck_32 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_32_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_32 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_32_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_32 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model horn_schunck_32 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.adb 
Execute     db_write -model horn_schunck_32 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_32 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.317 seconds; current allocated memory: 449.637 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 450.918 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_58_3_VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 453.973 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     gen_rtl pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
Execute     syn_report -csynth -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.adb 
Execute     db_write -model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_derivatives' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model compute_derivatives -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_derivatives' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_13_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_derivatives'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 454.707 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl compute_derivatives -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_compute_derivatives 
Execute     gen_rtl compute_derivatives -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_compute_derivatives 
Execute     syn_report -csynth -model compute_derivatives -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/compute_derivatives_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model compute_derivatives -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/compute_derivatives_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model compute_derivatives -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model compute_derivatives -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.adb 
Execute     db_write -model compute_derivatives -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info compute_derivatives -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5' pipeline 'VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_21ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32s_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_33s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_53ns_33s_53_57_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_64_Pipeline_VITIS_LOOP_33_5'.
Command     create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.721 seconds; current allocated memory: 457.402 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     gen_rtl horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
Execute     syn_report -csynth -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_64_Pipeline_VITIS_LOOP_33_5_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_64_Pipeline_VITIS_LOOP_33_5_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.adb 
Execute     db_write -model horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_64_Pipeline_VITIS_LOOP_33_5 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'horn_schunck_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model horn_schunck_64 -top_prefix pyramidal_hs_ -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'horn_schunck_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 461.281 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl horn_schunck_64 -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs_horn_schunck_64 
Execute     gen_rtl horn_schunck_64 -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs_horn_schunck_64 
Execute     syn_report -csynth -model horn_schunck_64 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_64_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model horn_schunck_64 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/horn_schunck_64_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model horn_schunck_64 -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     db_write -model horn_schunck_64 -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.adb 
Execute     db_write -model horn_schunck_64 -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info horn_schunck_64 -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pyramidal_hs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model pyramidal_hs -top_prefix  -sub_prefix pyramidal_hs_ -mg_file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pyramidal_hs/img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pyramidal_hs/img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pyramidal_hs/u' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pyramidal_hs/v' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pyramidal_hs' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Scud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Shbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Smb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Socq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Ssc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Syd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Szec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_RAM_AUTO_1R1W' to 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SQgW' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'pyramidal_hs'.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_img2_16_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_Ix16_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_Ix32_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_It32_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pyramidal_hs_Ix64_RAM_AUTO_1R1W' using auto RAMs.
Command     create_rtl_model done; 1.891 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.286 seconds; current allocated memory: 466.078 MB.
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     gen_rtl pyramidal_hs -istop -style xilinx -f -lang vhdl -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/vhdl/pyramidal_hs 
Execute     gen_rtl pyramidal_hs -istop -style xilinx -f -lang vlog -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/verilog/pyramidal_hs 
Execute     syn_report -csynth -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_csynth.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -rtlxml -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/pyramidal_hs_csynth.xml 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -verbosereport -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.verbose.rpt 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Command     syn_report done; 0.104 sec.
Execute     db_write -model pyramidal_hs -f -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.adb 
Execute     db_write -model pyramidal_hs -bindview -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info pyramidal_hs -p C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs 
Execute     export_constraint_db -f -tool general -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.constraint.tcl 
Execute     syn_report -designview -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.design.xml 
Command     syn_report done; 0.224 sec.
Execute     syn_report -csynthDesign -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth.rpt -MHOut C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute       list_part -family xc7k70t-fbg484-1 
Execute         ap_family_info -name xc7k70t-fbg484-1 -data names 
Execute         ap_part_info -quiet -name xc7k70t-fbg484-1 -data family 
Execute     syn_report -wcfg -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_dataflow_ana.wcfg 
Execute     syn_report -protoinst -model pyramidal_hs -o C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.protoinst 
Execute     sc_get_clocks pyramidal_hs 
Execute     sc_get_portdomain pyramidal_hs 
INFO-FLOW: Model list for RTL component generation: pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 compute_derivatives_16 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 horn_schunck_16 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 compute_derivatives_32 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 horn_schunck_32 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 compute_derivatives horn_schunck_64_Pipeline_VITIS_LOOP_33_5 horn_schunck_64 pyramidal_hs
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_urem_6ns_3ns_2_10_1.
INFO-FLOW: Append model pyramidal_hs_urem_6ns_3ns_2_10_1
INFO-FLOW: Found component pyramidal_hs_mul_6ns_8ns_13_1_1.
INFO-FLOW: Append model pyramidal_hs_mul_6ns_8ns_13_1_1
INFO-FLOW: Found component pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1.
INFO-FLOW: Append model pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model pyramidal_hs_sparsemux_7_2_16_1_1
INFO-FLOW: Found component pyramidal_hs_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model pyramidal_hs_sparsemux_7_2_16_1_1
INFO-FLOW: Found component pyramidal_hs_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model pyramidal_hs_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component pyramidal_hs_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model pyramidal_hs_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component pyramidal_hs_mul_4ns_5ns_7_1_1.
INFO-FLOW: Append model pyramidal_hs_mul_4ns_5ns_7_1_1
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_derivatives_16] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_mul_64ns_66ns_129_5_1.
INFO-FLOW: Append model pyramidal_hs_mul_64ns_66ns_129_5_1
INFO-FLOW: Found component pyramidal_hs_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model pyramidal_hs_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component pyramidal_hs_sparsemux_7_2_16_1_1_x.
INFO-FLOW: Append model pyramidal_hs_sparsemux_7_2_16_1_1_x
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_urem_4ns_3ns_2_8_1.
INFO-FLOW: Append model pyramidal_hs_urem_4ns_3ns_2_8_1
INFO-FLOW: Found component pyramidal_hs_sdiv_53ns_33s_53_57_1.
INFO-FLOW: Append model pyramidal_hs_sdiv_53ns_33s_53_57_1
INFO-FLOW: Found component pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1.
INFO-FLOW: Append model pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1
INFO-FLOW: Found component pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1.
INFO-FLOW: Append model pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1
INFO-FLOW: Found component pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1.
INFO-FLOW: Append model pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1
INFO-FLOW: Found component pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1.
INFO-FLOW: Append model pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1
INFO-FLOW: Found component pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1.
INFO-FLOW: Append model pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_16] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.compgen.tcl 
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_sparsemux_7_2_15_1_1.
INFO-FLOW: Append model pyramidal_hs_sparsemux_7_2_15_1_1
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_derivatives_32] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_mul_5ns_5ns_7_1_1.
INFO-FLOW: Append model pyramidal_hs_mul_5ns_5ns_7_1_1
INFO-FLOW: Found component pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1.
INFO-FLOW: Append model pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_32] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.compgen.tcl 
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_derivatives] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_64_Pipeline_VITIS_LOOP_33_5] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [horn_schunck_64] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.compgen.tcl 
INFO-FLOW: Handling components in module [pyramidal_hs] ... 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.compgen.tcl 
INFO-FLOW: Found component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb.
INFO-FLOW: Append model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
INFO-FLOW: Found component pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W
INFO-FLOW: Found component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM.
INFO-FLOW: Append model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
INFO-FLOW: Found component pyramidal_hs_img2_16_RAM_AUTO_1R1W.
INFO-FLOW: Append model pyramidal_hs_img2_16_RAM_AUTO_1R1W
INFO-FLOW: Found component pyramidal_hs_Ix16_RAM_AUTO_1R1W.
INFO-FLOW: Append model pyramidal_hs_Ix16_RAM_AUTO_1R1W
INFO-FLOW: Found component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde.
INFO-FLOW: Append model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
INFO-FLOW: Found component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy.
INFO-FLOW: Append model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
INFO-FLOW: Found component pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa.
INFO-FLOW: Append model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
INFO-FLOW: Found component pyramidal_hs_Ix32_RAM_AUTO_1R1W.
INFO-FLOW: Append model pyramidal_hs_Ix32_RAM_AUTO_1R1W
INFO-FLOW: Found component pyramidal_hs_It32_RAM_AUTO_1R1W.
INFO-FLOW: Append model pyramidal_hs_It32_RAM_AUTO_1R1W
INFO-FLOW: Found component pyramidal_hs_Ix64_RAM_AUTO_1R1W.
INFO-FLOW: Append model pyramidal_hs_Ix64_RAM_AUTO_1R1W
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24
INFO-FLOW: Append model compute_derivatives_16
INFO-FLOW: Append model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2
INFO-FLOW: Append model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5
INFO-FLOW: Append model horn_schunck_16
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
INFO-FLOW: Append model compute_derivatives_32
INFO-FLOW: Append model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5
INFO-FLOW: Append model horn_schunck_32
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26
INFO-FLOW: Append model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4
INFO-FLOW: Append model compute_derivatives
INFO-FLOW: Append model horn_schunck_64_Pipeline_VITIS_LOOP_33_5
INFO-FLOW: Append model horn_schunck_64
INFO-FLOW: Append model pyramidal_hs
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pyramidal_hs_urem_6ns_3ns_2_10_1 pyramidal_hs_mul_6ns_8ns_13_1_1 pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1 pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_sparsemux_7_2_16_1_1 pyramidal_hs_sparsemux_7_2_16_1_1 pyramidal_hs_urem_5ns_3ns_2_9_1 pyramidal_hs_mul_5ns_7ns_11_1_1 pyramidal_hs_mul_4ns_5ns_7_1_1 pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_mul_64ns_66ns_129_5_1 pyramidal_hs_mul_4ns_6ns_9_1_1 pyramidal_hs_sparsemux_7_2_16_1_1_x pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_urem_4ns_3ns_2_8_1 pyramidal_hs_sdiv_53ns_33s_53_57_1 pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1 pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1 pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1 pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1 pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1 pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_sparsemux_7_2_15_1_1 pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_mul_5ns_5ns_7_1_1 pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1 pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_flow_control_loop_pipe_sequential_init pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM pyramidal_hs_img2_16_RAM_AUTO_1R1W pyramidal_hs_Ix16_RAM_AUTO_1R1W pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa pyramidal_hs_Ix32_RAM_AUTO_1R1W pyramidal_hs_It32_RAM_AUTO_1R1W pyramidal_hs_Ix64_RAM_AUTO_1R1W pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 compute_derivatives_16 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 horn_schunck_16 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 compute_derivatives_32 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 horn_schunck_32 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 compute_derivatives horn_schunck_64_Pipeline_VITIS_LOOP_33_5 horn_schunck_64 pyramidal_hs
INFO-FLOW: Generating C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pyramidal_hs_urem_6ns_3ns_2_10_1
INFO-FLOW: To file: write model pyramidal_hs_mul_6ns_8ns_13_1_1
INFO-FLOW: To file: write model pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model pyramidal_hs_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model pyramidal_hs_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model pyramidal_hs_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model pyramidal_hs_mul_4ns_5ns_7_1_1
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_mul_64ns_66ns_129_5_1
INFO-FLOW: To file: write model pyramidal_hs_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model pyramidal_hs_sparsemux_7_2_16_1_1_x
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_urem_4ns_3ns_2_8_1
INFO-FLOW: To file: write model pyramidal_hs_sdiv_53ns_33s_53_57_1
INFO-FLOW: To file: write model pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1
INFO-FLOW: To file: write model pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1
INFO-FLOW: To file: write model pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1
INFO-FLOW: To file: write model pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1
INFO-FLOW: To file: write model pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_sparsemux_7_2_15_1_1
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_mul_5ns_5ns_7_1_1
INFO-FLOW: To file: write model pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
INFO-FLOW: To file: write model pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
INFO-FLOW: To file: write model pyramidal_hs_img2_16_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pyramidal_hs_Ix16_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
INFO-FLOW: To file: write model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
INFO-FLOW: To file: write model pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
INFO-FLOW: To file: write model pyramidal_hs_Ix32_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pyramidal_hs_It32_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pyramidal_hs_Ix64_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24
INFO-FLOW: To file: write model compute_derivatives_16
INFO-FLOW: To file: write model horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2
INFO-FLOW: To file: write model horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5
INFO-FLOW: To file: write model horn_schunck_16
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
INFO-FLOW: To file: write model compute_derivatives_32
INFO-FLOW: To file: write model horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5
INFO-FLOW: To file: write model horn_schunck_32
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26
INFO-FLOW: To file: write model pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4
INFO-FLOW: To file: write model compute_derivatives
INFO-FLOW: To file: write model horn_schunck_64_Pipeline_VITIS_LOOP_33_5
INFO-FLOW: To file: write model horn_schunck_64
INFO-FLOW: To file: write model pyramidal_hs
INFO-FLOW: Generating C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute     AP::msg_collection_file -close 
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/vhdl' dstVlogDir='C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/vlog' tclDir='C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db' modelList='pyramidal_hs_urem_6ns_3ns_2_10_1
pyramidal_hs_mul_6ns_8ns_13_1_1
pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_sparsemux_7_2_16_1_1
pyramidal_hs_sparsemux_7_2_16_1_1
pyramidal_hs_urem_5ns_3ns_2_9_1
pyramidal_hs_mul_5ns_7ns_11_1_1
pyramidal_hs_mul_4ns_5ns_7_1_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_mul_64ns_66ns_129_5_1
pyramidal_hs_mul_4ns_6ns_9_1_1
pyramidal_hs_sparsemux_7_2_16_1_1_x
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_urem_4ns_3ns_2_8_1
pyramidal_hs_sdiv_53ns_33s_53_57_1
pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1
pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1
pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1
pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1
pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_sparsemux_7_2_15_1_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_mul_5ns_5ns_7_1_1
pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
pyramidal_hs_img2_16_RAM_AUTO_1R1W
pyramidal_hs_Ix16_RAM_AUTO_1R1W
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
pyramidal_hs_Ix32_RAM_AUTO_1R1W
pyramidal_hs_It32_RAM_AUTO_1R1W
pyramidal_hs_Ix64_RAM_AUTO_1R1W
pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2
pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23
pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2
pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24
compute_derivatives_16
horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2
horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5
horn_schunck_16
pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2
pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25
pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
compute_derivatives_32
horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5
horn_schunck_32
pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26
pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4
compute_derivatives
horn_schunck_64_Pipeline_VITIS_LOOP_33_5
horn_schunck_64
pyramidal_hs
' expOnly='0'
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7k70t-fbg484-1 -data names -quiet 
Execute     ap_part_info -name xc7k70t-fbg484-1 -data info -quiet 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.compgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.967 seconds; current allocated memory: 475.051 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pyramidal_hs_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds 
INFO-FLOW: create_csynth_xml: all_module_nodes count=21
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: create_csynth_xml: all_bind_nodes count=555
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds 
INFO-FLOW: create_csynth_xml: bind_instances counts: modules=21 instances=551
INFO-FLOW: Running: create_csynth_xml update csynth_xml_module_hier
INFO-FLOW: Done: create_csynth_xml update csynth_xml_module_hier time: 0 seconds 
INFO-FLOW: create_csynth_xml: csynth_xml_module_hier max_depth=4
INFO-FLOW: Running: create_csynth_xml gen bind_report_dict
INFO-FLOW: Done: create_csynth_xml gen bind_report_dict time: 0 seconds 
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.4 seconds 
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds 
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/report/csynth.xml
INFO-FLOW: Running: generate_json
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pyramidal_hs_urem_6ns_3ns_2_10_1
pyramidal_hs_mul_6ns_8ns_13_1_1
pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_sparsemux_7_2_16_1_1
pyramidal_hs_sparsemux_7_2_16_1_1
pyramidal_hs_urem_5ns_3ns_2_9_1
pyramidal_hs_mul_5ns_7ns_11_1_1
pyramidal_hs_mul_4ns_5ns_7_1_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_mul_64ns_66ns_129_5_1
pyramidal_hs_mul_4ns_6ns_9_1_1
pyramidal_hs_sparsemux_7_2_16_1_1_x
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_urem_4ns_3ns_2_8_1
pyramidal_hs_sdiv_53ns_33s_53_57_1
pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1
pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1
pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1
pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1
pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_sparsemux_7_2_15_1_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_mul_5ns_5ns_7_1_1
pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_flow_control_loop_pipe_sequential_init
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Sbkb
pyramidal_hs_pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_RAM_AUTO_1R1W
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SkbM
pyramidal_hs_img2_16_RAM_AUTO_1R1W
pyramidal_hs_Ix16_RAM_AUTO_1R1W
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Stde
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_Svdy
pyramidal_hs_p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_SFfa
pyramidal_hs_Ix32_RAM_AUTO_1R1W
pyramidal_hs_It32_RAM_AUTO_1R1W
pyramidal_hs_Ix64_RAM_AUTO_1R1W
pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2
pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23
pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2
pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24
compute_derivatives_16
horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2
horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5
horn_schunck_16
pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2
pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25
pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2
compute_derivatives_32
horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5
horn_schunck_32
pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26
pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4
compute_derivatives
horn_schunck_64_Pipeline_VITIS_LOOP_33_5
horn_schunck_64
pyramidal_hs
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.rtl_wrap.cfg.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.compgen.dataonly.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_16.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_16.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives_32.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_32.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/compute_derivatives.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64_Pipeline_VITIS_LOOP_33_5.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/horn_schunck_64.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.tbgen.tcl 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7k70t-fbg484-1 -data names -quiet 
Execute     ap_part_info -name xc7k70t-fbg484-1 -data info -quiet 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/pyramidal_hs.constraint.tcl 
Execute     sc_get_clocks pyramidal_hs 
Execute     source C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/fileutil.tcl 
INFO-FLOW: Done: generate_json time: 1.8 seconds 
INFO-FLOW: Running: add_csynth_report_sections
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST pyramidal_hs MODULE2INSTS {pyramidal_hs pyramidal_hs pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238 compute_derivatives grp_compute_derivatives_fu_248 compute_derivatives_16 grp_compute_derivatives_16_fu_262 compute_derivatives_32 grp_compute_derivatives_32_fu_292 horn_schunck_16 grp_horn_schunck_16_fu_324 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 grp_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414 horn_schunck_32 grp_horn_schunck_32_fu_442 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512 horn_schunck_64 grp_horn_schunck_64_fu_520 horn_schunck_64_Pipeline_VITIS_LOOP_33_5 grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94} INST2MODULE {pyramidal_hs pyramidal_hs grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188 pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238 pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 grp_compute_derivatives_fu_248 compute_derivatives grp_compute_derivatives_16_fu_262 compute_derivatives_16 grp_compute_derivatives_32_fu_292 compute_derivatives_32 grp_horn_schunck_16_fu_324 horn_schunck_16 grp_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54 horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82 horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386 pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414 pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 grp_horn_schunck_32_fu_442 horn_schunck_32 grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52 horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494 pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512 pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 grp_horn_schunck_64_fu_520 horn_schunck_64 grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94 horn_schunck_64_Pipeline_VITIS_LOOP_33_5} INSTDATA {pyramidal_hs {DEPTH 1 CHILDREN {grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164 grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188 grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198 grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238 grp_compute_derivatives_fu_248 grp_compute_derivatives_16_fu_262 grp_compute_derivatives_32_fu_292 grp_horn_schunck_16_fu_324 grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358 grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386 grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414 grp_horn_schunck_32_fu_442 grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476 grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494 grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512 grp_horn_schunck_64_fu_520}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2_fu_164 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23_fu_188 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_198 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24_fu_238 {DEPTH 2 CHILDREN {}} grp_compute_derivatives_fu_248 {DEPTH 2 CHILDREN {}} grp_compute_derivatives_16_fu_262 {DEPTH 2 CHILDREN {}} grp_compute_derivatives_32_fu_292 {DEPTH 2 CHILDREN {}} grp_horn_schunck_16_fu_324 {DEPTH 2 CHILDREN {grp_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54 grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82}} grp_horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54 {DEPTH 3 CHILDREN {}} grp_horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5_fu_82 {DEPTH 3 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_358 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25_fu_386 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_414 {DEPTH 2 CHILDREN {}} grp_horn_schunck_32_fu_442 {DEPTH 2 CHILDREN grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52} grp_horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5_fu_52 {DEPTH 3 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_476 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26_fu_494 {DEPTH 2 CHILDREN {}} grp_pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_512 {DEPTH 2 CHILDREN {}} grp_horn_schunck_64_fu_520 {DEPTH 2 CHILDREN grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94} grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94 {DEPTH 3 CHILDREN {}}} MODULEDATA {pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln6_fu_285_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE icmp_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_2_fu_291_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE add_ln6_2 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_303_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln7_fu_309_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:7 VARIABLE icmp_ln7 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln6_fu_343_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE select_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln6_1_fu_315_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE select_ln6_1 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U3 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE mul_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_4ns_5ns_7_4_1_U5 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE mul_ln6_1 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U1 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE urem_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U4 SOURCE ../HS_hls/src/pyramid_hls.cpp:7 VARIABLE mul_ln7 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_4ns_5ns_7_4_1_U5 SOURCE ../HS_hls/src/pyramid_hls.cpp:9 VARIABLE add_ln9_2 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U2 SOURCE ../HS_hls/src/pyramid_hls.cpp:7 VARIABLE urem_ln7 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_487_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:9 VARIABLE add_ln9 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln10_fu_523_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:10 VARIABLE sub_ln10 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln10_1_fu_574_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:10 VARIABLE sub_ln10_1 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_fu_579_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:10 VARIABLE select_ln10 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_359_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:7 VARIABLE add_ln7 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_23 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln6_fu_163_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE icmp_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_fu_169_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE add_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln6_1_fu_181_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE add_ln6_1 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln7_fu_187_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:7 VARIABLE icmp_ln7 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln6_fu_193_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE select_ln6 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln6_1_fu_201_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:6 VARIABLE select_ln6_1 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_294_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:9 VARIABLE add_ln9 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln10_fu_361_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:10 VARIABLE sub_ln10 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln10_1_fu_377_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:10 VARIABLE sub_ln10_1 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_fu_393_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:10 VARIABLE select_ln10 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_265_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:7 VARIABLE add_ln7 LOOP VITIS_LOOP_6_1_VITIS_LOOP_7_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_753_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE icmp_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_759_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_771_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_777_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln17_fu_783_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE select_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln17_1_fu_791_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE select_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U32 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE mul_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U28 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE urem_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U30 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE mul_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_5ns_7_1_1_U33 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE mul_ln20_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U31 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_5ns_7_1_1_U34 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE mul_ln20_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U35 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE mul_ln18_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U29 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE urem_ln18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U36 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE mul_ln20_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_5_fu_1040_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_6_fu_1059_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U22 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U23 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U24 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U38 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U22 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U23 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U24 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U39 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1167_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U37 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE mul_ln20_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_7_fu_1109_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_1115_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U25 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U26 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_9 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U27 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_s LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U40 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE tmp_10 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U25 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE tmp_11 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U26 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE tmp_12 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U27 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE tmp_13 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U41 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE tmp_14 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_1288_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE sub_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_1_fu_1303_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE sub_ln21_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_fu_1309_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE select_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_819_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_24 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_149_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE icmp_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_155_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_167_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_173_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln17_fu_179_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE select_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln17_1_fu_187_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:17 VARIABLE select_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_223_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_243_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_2_fu_284_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:20 VARIABLE add_ln20_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_336_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE sub_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_1_fu_351_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE sub_ln21_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_fu_357_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:21 VARIABLE select_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_255_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_17_1_VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_derivatives_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln70_fu_705_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE icmp_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_711_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln71_fu_723_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_fu_729_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE select_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_737_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_743_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE add_ln79_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_1_fu_749_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE select_ln70_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln70_2_fu_757_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE select_ln70_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U75 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE mul_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_fu_982_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE sub_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U72 SOURCE ../HS_hls/src/derivatives_hls.cpp:70 VARIABLE urem_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_775_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_1_fu_781_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE icmp_ln73_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U76 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_891_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE add_ln79_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_5_1_U68 SOURCE ../HS_hls/src/derivatives_hls.cpp:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_858_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U74 SOURCE ../HS_hls/src/derivatives_hls.cpp:71 VARIABLE mul_ln71_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_1104_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U73 SOURCE ../HS_hls/src/derivatives_hls.cpp:71 VARIABLE urem_ln71 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_2_fu_797_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE icmp_ln73_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_3_fu_803_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE icmp_ln73_3 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln73_fu_809_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE or_ln73 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln73_1_fu_815_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE or_ln73_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln73_2_fu_821_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:73 VARIABLE or_ln73_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_1123_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U77 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE mul_ln78 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_2_fu_1152_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE add_ln78_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_1171_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE add_ln78_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U78 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE mul_ln78_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_3_fu_1200_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE add_ln78_3 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U79 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U80 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_s LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U81 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_51 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U82 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_52 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U83 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_53 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U84 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_54 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U85 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_55 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U86 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE tmp_56 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln78_fu_1379_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE sub_ln78 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln78_1_fu_1393_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE sub_ln78_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln78_2_fu_1530_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE sub_ln78_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln78_fu_1535_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:78 VARIABLE select_ln78 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U69 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_57 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U70 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_58 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U71 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_59 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U87 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_60 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U69 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_61 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U70 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_62 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U71 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_63 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U88 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE tmp_64 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln79_fu_1465_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE sub_ln79 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln79_1_fu_1479_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE sub_ln79_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln79_2_fu_1542_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE sub_ln79_2 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_fu_1547_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:79 VARIABLE select_ln79 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U69 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE tmp_65 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U70 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE tmp_66 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U71 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE tmp_67 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U89 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE tmp_68 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_1524_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:80 VARIABLE sub_ln80 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_827_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_70_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} horn_schunck_16_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_112_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_276_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE icmp_ln110 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_282_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_294_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_300_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln110_fu_306_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE select_ln110 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln110_1_fu_314_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE select_ln110_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U106 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE mul_ln110 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U107 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:110 VARIABLE urem_ln110 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_362_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_110_1_VITIS_LOOP_112_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} horn_schunck_16_Pipeline_VITIS_LOOP_123_4_VITIS_LOOP_125_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_733_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_739_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln125_fu_751_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:125 VARIABLE icmp_ln125 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln123_fu_757_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE select_ln123 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_765_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE add_ln129_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_6_fu_771_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE add_ln129_6 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln123_1_fu_777_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE select_ln123_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln123_2_fu_785_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE select_ln123_2 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_793_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE first_iter_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U120 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE mul_ln123 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_3ns_2_8_1_U121 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE urem_ln123 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U124 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE tmp LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U125 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE tmp_s LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_913_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U122 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE mul_ln129 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U123 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:123 VARIABLE mul14 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_2_fu_858_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE add_ln129_2 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_27_fu_1121_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_27_fu_1121_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_27_fu_1121_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_2 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U126 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE tmp_27 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_3_fu_1303_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE add_ln129_3 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_3_fu_1020_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_3 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_4_fu_1027_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_4 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_5_fu_1034_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_5 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U127 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE tmp_28 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_29_fu_1173_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_6 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_29_fu_1173_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_7 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_29_fu_1173_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE select_ln129_8 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U128 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE tmp_29 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln129_fu_1339_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE sub_ln129 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln129_1_fu_1355_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE sub_ln129_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME u_avg_fu_1371_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:129 VARIABLE u_avg LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_30_fu_1208_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_30_fu_1208_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_30_fu_1208_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_2 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U129 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE tmp_30 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_1386_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln130_3_fu_1041_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_3 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln130_4_fu_1048_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_4 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln130_5_fu_1055_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_5 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U130 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE tmp_31 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_32_fu_1260_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_6 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_32_fu_1260_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_7 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_32_fu_1260_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE select_ln130_8 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U131 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE tmp_32 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_fu_1422_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE sub_ln130 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_1_fu_1438_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE sub_ln130_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_avg_fu_1454_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:130 VARIABLE v_avg LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U135 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE mul_ln132 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U136 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE mul_ln132_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U135 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE sext_ln132_4 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U136 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE sext_ln132_5 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U136 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U135 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE add_ln132_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_21ns_32_4_1_U133 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:133 VARIABLE mul_ln133 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_21ns_32_4_1_U133 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U134 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:133 VARIABLE mul_ln133_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U134 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:133 VARIABLE sext_ln133_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U134 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:133 VARIABLE add_ln133_1 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 56 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_53ns_33s_53_57_1_U132 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:132 VARIABLE sdiv_ln132 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U137 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:135 VARIABLE mul_ln135 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U137 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:135 VARIABLE sub_ln135 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U138 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:136 VARIABLE mul_ln136 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U138 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:136 VARIABLE sub_ln136 LOOP VITIS_LOOP_123_4_VITIS_LOOP_125_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} horn_schunck_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_124_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_121_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_6_fu_130_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:121 VARIABLE iter_6 LOOP VITIS_LOOP_121_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_284_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_2_fu_290_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE add_ln29_2 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_302_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln30_fu_308_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:30 VARIABLE icmp_ln30 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_fu_314_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE select_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_1_fu_322_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE select_ln29_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U176 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U177 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE urem_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U178 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE mul_ln32 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_3ns_2_8_1_U179 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE urem_ln32 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_15_fu_504_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE select_ln32 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_15_fu_504_p4 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE select_ln32_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_15_fu_504_p6 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE select_ln32_2 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U180 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE tmp_15 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_398_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_284_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_290_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_302_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln30_fu_308_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:30 VARIABLE icmp_ln30 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_fu_314_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE select_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_1_fu_322_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE select_ln29_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U193 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U194 SOURCE ../HS_hls/src/pyramid_hls.cpp:29 VARIABLE urem_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U195 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE mul_ln32 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_3ns_2_8_1_U196 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE urem_ln32 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_15_fu_504_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE select_ln32 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_15_fu_504_p4 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE select_ln32_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_15_fu_504_p6 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE select_ln32_2 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U197 SOURCE ../HS_hls/src/pyramid_hls.cpp:32 VARIABLE tmp_15 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_398_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_29_1_VITIS_LOOP_30_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_320_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_326_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_338_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_344_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_350_p3 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_358_p3 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U210 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U211 SOURCE ../HS_hls/src/pyramidal_hs.cpp:41 VARIABLE urem_ln41 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_498_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_498_p4 SOURCE ../HS_hls/src/pyramidal_hs.cpp:46 VARIABLE select_ln46_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_498_p6 SOURCE ../HS_hls/src/pyramidal_hs.cpp:46 VARIABLE select_ln46_2 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_15_1_1_U212 SOURCE ../HS_hls/src/pyramidal_hs.cpp:46 VARIABLE tmp_8 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_9_fu_577_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:47 VARIABLE select_ln47 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_9_fu_577_p4 SOURCE ../HS_hls/src/pyramidal_hs.cpp:47 VARIABLE select_ln47_1 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_9_fu_577_p6 SOURCE ../HS_hls/src/pyramidal_hs.cpp:47 VARIABLE select_ln47_2 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_15_1_1_U213 SOURCE ../HS_hls/src/pyramidal_hs.cpp:47 VARIABLE tmp_9 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_406_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_1_VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_derivatives_32 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_711_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE icmp_ln46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_717_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_729_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_fu_735_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE select_ln46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_743_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_749_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE add_ln55_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_3_fu_755_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE select_ln46_3 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln46_4_fu_763_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE select_ln46_4 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U235 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE mul_ln46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_5ns_7_1_1_U238 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE mul_ln46_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U231 SOURCE ../HS_hls/src/derivatives_hls.cpp:46 VARIABLE urem_ln46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_781_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_1_fu_787_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE icmp_ln49_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U232 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE mul_ln55 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_4ns_5ns_7_4_1_U250 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE mul_ln55_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_949_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_5_1_U227 SOURCE ../HS_hls/src/derivatives_hls.cpp:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7s_4ns_5ns_7_4_1_U251 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE mul_ln55_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_898_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U234 SOURCE ../HS_hls/src/derivatives_hls.cpp:47 VARIABLE mul_ln47_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_4ns_5ns_7_4_1_U250 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE add_ln55_3 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7s_4ns_5ns_7_4_1_U251 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE add_ln55_4 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_1070_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE add_ln56_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 9 OPTYPE urem PRAGMA {} RTLNAME urem_6ns_3ns_2_10_1_U233 SOURCE ../HS_hls/src/derivatives_hls.cpp:47 VARIABLE urem_ln47 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_2_fu_837_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE icmp_ln49_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_3_fu_843_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE icmp_ln49_3 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln49_fu_849_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE or_ln49 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln49_1_fu_855_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE or_ln49_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln49_2_fu_861_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:49 VARIABLE or_ln49_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_987_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U236 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_1103_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE add_ln54_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_1012_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U237 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE mul_ln54_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_1125_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE add_ln54_3 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U239 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U240 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_s LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U241 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_33 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U242 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_34 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U243 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_35 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U244 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_36 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U245 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_37 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U246 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE tmp_38 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_fu_1304_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE sub_ln54 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_1_fu_1430_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE sub_ln54_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_2_fu_1445_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE sub_ln54_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln54_fu_1451_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:54 VARIABLE select_ln54 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U228 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_39 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U229 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_40 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U230 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_41 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U247 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_42 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U228 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_43 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U229 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_44 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U230 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_45 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U248 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE tmp_46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_fu_1374_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE sub_ln55 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_1_fu_1458_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE sub_ln55_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_2_fu_1473_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE sub_ln55_2 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln55_fu_1479_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:55 VARIABLE select_ln55 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_fu_1398_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE select_ln56 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U228 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE tmp_47 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U229 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE tmp_48 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U230 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE tmp_49 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE tmp_50 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln56_fu_1424_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:56 VARIABLE sub_ln56 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_867_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_46_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 18 BRAM 0 URAM 0}} horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_fu_729_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE icmp_ln78 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_735_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln80_fu_747_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:80 VARIABLE icmp_ln80 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln78_fu_753_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE select_ln78 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_761_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_6_fu_767_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE add_ln84_6 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln78_1_fu_773_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE select_ln78_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln78_2_fu_781_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE select_ln78_2 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_789_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE first_iter_0 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U268 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE mul_ln78 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U269 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE urem_ln78 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U272 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE tmp LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U273 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE tmp_s LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_909_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U270 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE mul_ln84 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U271 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:78 VARIABLE mul5 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_854_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE add_ln84_2 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_21_fu_1117_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_21_fu_1117_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_21_fu_1117_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_2 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U274 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE tmp_21 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_3_fu_1299_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE add_ln84_3 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_3_fu_1016_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_3 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_4_fu_1023_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_4 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_5_fu_1030_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_5 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U275 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE tmp_22 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_1169_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_6 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_1169_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_7 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_23_fu_1169_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE select_ln84_8 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U276 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE tmp_23 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_fu_1335_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE sub_ln84 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_1_fu_1351_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE sub_ln84_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME u_avg_fu_1367_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:84 VARIABLE u_avg LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_24_fu_1204_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_24_fu_1204_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_24_fu_1204_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_2 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U277 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE tmp_24 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1382_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln85_3_fu_1037_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_3 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln85_4_fu_1044_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_4 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln85_5_fu_1051_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_5 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U278 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE tmp_25 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_26_fu_1256_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_6 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_26_fu_1256_p4 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_7 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_26_fu_1256_p6 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE select_ln85_8 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_x_U279 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE tmp_26 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_1418_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE sub_ln85 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_1_fu_1434_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE sub_ln85_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_avg_fu_1450_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:85 VARIABLE v_avg LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U283 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE mul_ln87 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U284 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE mul_ln87_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U283 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE sext_ln87_4 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U284 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE sext_ln87_5 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U284 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U283 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_21ns_32_4_1_U281 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:88 VARIABLE mul_ln88 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_21ns_32_4_1_U281 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U282 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:88 VARIABLE mul_ln88_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U282 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:88 VARIABLE sext_ln88_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U282 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 56 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_53ns_33s_53_57_1_U280 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:87 VARIABLE sdiv_ln87 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U285 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U285 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:90 VARIABLE sub_ln90 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U286 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:91 VARIABLE mul_ln91 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U286 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:91 VARIABLE sub_ln91 LOOP VITIS_LOOP_78_4_VITIS_LOOP_80_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} horn_schunck_32 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_94_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:76 VARIABLE icmp_ln76 LOOP VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_4_fu_100_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:76 VARIABLE iter_4 LOOP VITIS_LOOP_76_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_207_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE icmp_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_213_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE add_ln39_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_225_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_231_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln39_fu_237_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE select_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln39_1_fu_245_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE select_ln39_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U317 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE mul_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U318 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE urem_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_295_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_13_fu_395_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE select_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_13_fu_395_p4 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE select_ln42_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_13_fu_395_p6 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE select_ln42_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U319 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE tmp_13 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_329_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln39_fu_207_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE icmp_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_213_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_225_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE add_ln39_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_231_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln39_fu_237_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE select_ln39 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln39_1_fu_245_p3 SOURCE ../HS_hls/src/pyramid_hls.cpp:39 VARIABLE select_ln39_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U327 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE mul_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U328 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE urem_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_295_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_11_fu_395_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE select_ln42 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_11_fu_395_p4 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE select_ln42_1 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_11_fu_395_p6 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE select_ln42_2 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U329 SOURCE ../HS_hls/src/pyramid_hls.cpp:42 VARIABLE tmp_11 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_329_p2 SOURCE ../HS_hls/src/pyramid_hls.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_39_1_VITIS_LOOP_40_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln58_fu_110_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:58 VARIABLE icmp_ln58 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_116_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_128_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_134_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_fu_140_p3 SOURCE ../HS_hls/src/pyramidal_hs.cpp:58 VARIABLE select_ln58 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln58_1_fu_148_p3 SOURCE ../HS_hls/src/pyramidal_hs.cpp:58 VARIABLE select_ln58_1 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_172_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_184_p2 SOURCE ../HS_hls/src/pyramidal_hs.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_3_VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_derivatives {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_207_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_213_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_229_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln12_fu_235_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:12 VARIABLE select_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_243_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_3_fu_249_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE add_ln29_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln12_1_fu_259_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:12 VARIABLE select_ln12_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_279_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_1_fu_285_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE icmp_ln19_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_2_fu_291_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE select_ln29_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_2_fu_307_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE add_ln29_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_325_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_4_fu_340_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE add_ln29_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_5_fu_351_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE add_ln29_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_2_fu_366_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE icmp_ln19_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_3_fu_372_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE icmp_ln19_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln19_fu_378_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE or_ln19 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln19_1_fu_384_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE or_ln19_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln19_2_fu_390_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:19 VARIABLE or_ln19_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_396_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_415_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_fu_463_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:28 VARIABLE sub_ln28 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_1_fu_477_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:28 VARIABLE sub_ln28_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_2_fu_503_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:28 VARIABLE sub_ln28_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_fu_509_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:28 VARIABLE select_ln28 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_fu_525_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE sub_ln29 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_1_fu_539_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE sub_ln29_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_2_fu_565_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE sub_ln29_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_fu_571_p3 SOURCE ../HS_hls/src/derivatives_hls.cpp:29 VARIABLE select_ln29 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_579_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:32 VARIABLE sub_ln32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_434_p2 SOURCE ../HS_hls/src/derivatives_hls.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} horn_schunck_64_Pipeline_VITIS_LOOP_33_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_265_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:33 VARIABLE icmp_ln33 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_300_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE add_ln37_2 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_3_fu_360_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE add_ln37_3 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_fu_396_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE sub_ln37 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_1_fu_412_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE sub_ln37_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME u_avg_fu_428_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE u_avg LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_443_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_fu_479_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:38 VARIABLE sub_ln38 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln38_1_fu_495_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:38 VARIABLE sub_ln38_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_avg_fu_511_p3 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:38 VARIABLE v_avg LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U347 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE mul_ln40 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U348 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE mul_ln40_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U347 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE sext_ln40_4 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U348 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE sext_ln40_5 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_26s_33_1_1_U347 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_33s_33_1_1_U348 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_21ns_32_4_1_U345 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:41 VARIABLE mul_ln41 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_21ns_32_4_1_U345 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U346 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:41 VARIABLE mul_ln41_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U346 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:41 VARIABLE sext_ln41_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32s_33_4_1_U346 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 56 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_53ns_33s_53_57_1_U344 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:40 VARIABLE sdiv_ln40 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U349 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:43 VARIABLE mul_ln43 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U349 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:43 VARIABLE sub_ln43 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U350 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_26s_26_1_1_U350 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:44 VARIABLE sub_ln44 LOOP VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} horn_schunck_64 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_122_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_2_fu_128_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:29 VARIABLE iter_2 LOOP VITIS_LOOP_29_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_134_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_158_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_165_p2 SOURCE ../HS_hls/src/horn_schunck_hsl.cpp:37 VARIABLE add_ln37_1 LOOP VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} pyramidal_hs {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 121 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_U SOURCE {} VARIABLE pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 512 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_U SOURCE {} VARIABLE pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 512 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME img2_16_U SOURCE {} VARIABLE img2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Ix16_U SOURCE {} VARIABLE Ix16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Iy16_U SOURCE {} VARIABLE Iy16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME It16_U SOURCE {} VARIABLE It16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 48 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_U SOURCE {} VARIABLE p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 176 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Ix32_U SOURCE {} VARIABLE Ix32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME Iy32_U SOURCE {} VARIABLE Iy32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_t2p DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME It32_U SOURCE {} VARIABLE It32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Ix64_U SOURCE {} VARIABLE Ix64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Iy64_U SOURCE {} VARIABLE Iy64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME It64_U SOURCE {} VARIABLE It64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 4096 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 53 BRAM 42 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA: all_user_pragmas_dict locs:
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:12:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar {} options off loc ../HS_hls/src/pyramidal_hs.cpp:12:0
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:45:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar {} options {II = 1} loc ../HS_hls/src/pyramidal_hs.cpp:45:0
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:62:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar {} options {II = 1} loc ../HS_hls/src/pyramidal_hs.cpp:62:0
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:8:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction downsample2x_64_to_32 pragmaVar {} options ii=1 loc ../HS_hls/src/pyramid_hls.cpp:8:0
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:19:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction downsample2x_32_to_16 pragmaVar {} options ii=1 loc ../HS_hls/src/pyramid_hls.cpp:19:0
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:31:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction upsample2x_16_to_32 pragmaVar {} options ii=1 loc ../HS_hls/src/pyramid_hls.cpp:31:0
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:41:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction upsample2x_32_to_64 pragmaVar {} options ii=1 loc ../HS_hls/src/pyramid_hls.cpp:41:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:11:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_64 pragmaVar {} options off loc ../HS_hls/src/horn_schunck_hsl.cpp:11:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:22:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_64 pragmaVar {} options {II = 1} loc ../HS_hls/src/horn_schunck_hsl.cpp:22:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:35:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_64 pragmaVar {} options {II = 1} loc ../HS_hls/src/horn_schunck_hsl.cpp:35:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:58:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_32 pragmaVar {} options off loc ../HS_hls/src/horn_schunck_hsl.cpp:58:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:69:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_32 pragmaVar {} options {II = 1} loc ../HS_hls/src/horn_schunck_hsl.cpp:69:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:82:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_32 pragmaVar {} options {II = 1} loc ../HS_hls/src/horn_schunck_hsl.cpp:82:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:105:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_16 pragmaVar {} options off loc ../HS_hls/src/horn_schunck_hsl.cpp:105:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:114:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_16 pragmaVar {} options {II = 1} loc ../HS_hls/src/horn_schunck_hsl.cpp:114:0
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:127:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction horn_schunck_16 pragmaVar {} options {II = 1} loc ../HS_hls/src/horn_schunck_hsl.cpp:127:0
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:10:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction compute_derivatives pragmaVar {} options off loc ../HS_hls/src/derivatives_hls.cpp:10:0
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:14:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction compute_derivatives pragmaVar {} options ii=1 loc ../HS_hls/src/derivatives_hls.cpp:14:0
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:45:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction compute_derivatives_32 pragmaVar {} options off loc ../HS_hls/src/derivatives_hls.cpp:45:0
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:48:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction compute_derivatives_32 pragmaVar {} options ii=1 loc ../HS_hls/src/derivatives_hls.cpp:48:0
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:69:0: pragmaType inline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction compute_derivatives_16 pragmaVar {} options off loc ../HS_hls/src/derivatives_hls.cpp:69:0
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:72:0: pragmaType pipeline pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction compute_derivatives_16 pragmaVar {} options ii=1 loc ../HS_hls/src/derivatives_hls.cpp:72:0
INFO-FLOW: end all_user_pragmas_dict

INFO-FLOW: DBG:PRAGMA: all_user_directives_dict locs:
INFO-FLOW: end all_user_directives_dict

INFO-FLOW: DBG:PRAGMA: all_auto_pragmas_dict locs:
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:121:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:76:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:31:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:25:0 : array_partition
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:24:0 : array_partition
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:16:0 : array_partition
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:15:0 : array_partition
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:6:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:17:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:29:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:41:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/pyramid_hls.cpp:39:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/pyramidal_hs.cpp:58:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:78:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:110:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/horn_schunck_hsl.cpp:123:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:46:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:70:0 : loop_flatten
INFO-FLOW:   ../HS_hls/src/derivatives_hls.cpp:12:0 : loop_flatten
INFO-FLOW: end all_auto_pragmas_dict

INFO-FLOW: DBG:PRAGMA: Found pragma report data problems (9):
INFO-FLOW: DBG:PRAGMA: (1)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:25:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} loc ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} varLoc ../HS_hls/src/pyramidal_hs.cpp:25} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:127:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=2 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} loc ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} varLoc ../HS_hls/src/pyramidal_hs.cpp:25} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:127:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (2)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:24:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} loc ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} varLoc ../HS_hls/src/pyramidal_hs.cpp:24} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:82:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=2 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} loc ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} varLoc ../HS_hls/src/pyramidal_hs.cpp:24} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:82:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (3)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:25:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} loc ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} varLoc ../HS_hls/src/pyramidal_hs.cpp:25} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:127:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} loc ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} varLoc ../HS_hls/src/pyramidal_hs.cpp:25} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:127:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (4)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:25:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} loc ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} varLoc ../HS_hls/src/pyramidal_hs.cpp:25} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:127:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=2 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} loc ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:25:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} varLoc ../HS_hls/src/pyramidal_hs.cpp:25} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:127:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (5)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:24:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} loc ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} varLoc ../HS_hls/src/pyramidal_hs.cpp:24} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:82:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} loc ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} varLoc ../HS_hls/src/pyramidal_hs.cpp:24} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:82:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (6)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:24:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} loc ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} varLoc ../HS_hls/src/pyramidal_hs.cpp:24} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::u32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:82:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=2 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} loc ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:24:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} varLoc ../HS_hls/src/pyramidal_hs.cpp:24} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::v32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/horn_schunck_hsl.cpp:82:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (7)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:16:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} loc ../HS_hls/src/pyramidal_hs.cpp:16:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:16:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} varLoc ../HS_hls/src/pyramidal_hs.cpp:16} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/derivatives_hls.cpp:72:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} loc ../HS_hls/src/pyramidal_hs.cpp:16:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:16:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} varLoc ../HS_hls/src/pyramidal_hs.cpp:16} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_16} reason {} metrics {} srcPragmaLoc ../HS_hls/src/derivatives_hls.cpp:72:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (8)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:15:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} loc ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} varLoc ../HS_hls/src/pyramidal_hs.cpp:15} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/derivatives_hls.cpp:48:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} loc ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} varLoc ../HS_hls/src/pyramidal_hs.cpp:15} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/derivatives_hls.cpp:48:0 srcInferReason {}
INFO-FLOW: DBG:PRAGMA: (9)   Found duplicate messages from FE with location ../HS_hls/src/pyramidal_hs.cpp:15:0 and type array_partition:
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=1 type=cyclic factor=3 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} loc ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} varLoc ../HS_hls/src/pyramidal_hs.cpp:15} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img1_32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/derivatives_hls.cpp:48:0 srcInferReason {}
    pragmaType array_partition pragmaStatus {} isDirective 0 isSlxDirective 0 isCsimDirective 0 msgs {} parentFunction pyramidal_hs pragmaVar pyramidal_hs(ap_fixed<16, options {dim=2 type=cyclic factor=2 variable=pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img2_32} loc ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocId ../HS_hls/src/pyramidal_hs.cpp:15:0 pragmaLocOpt {pyramidal_hs/pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img2_32} objDict {variable {pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img2_32} varLoc ../HS_hls/src/pyramidal_hs.cpp:15} objInfo {variable pyramidal_hs(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])::img2_32} reason {} metrics {} srcPragmaLoc ../HS_hls/src/pyramid_hls.cpp:19:0 srcInferReason {}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.8 seconds 
Execute     send_msg_by_id INFO @200-2225@%s C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/inferred_directives.ini 
INFO: [HLS 200-2225] Wrote inferred directives to file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/pyramidal_hs/hls/syn/inferred_directives.ini
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO-FLOW: Done: add_csynth_report_sections time: 1.4 seconds 
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.823 seconds; current allocated memory: 489.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pyramidal_hs.
INFO: [VLOG 209-307] Generating Verilog RTL for pyramidal_hs.
Execute     syn_report -model pyramidal_hs -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.54 MHz
Execute     AP::msg_collection_file -close 
Command   csynth_design done; 149.694 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
