-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_quant is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    input_0_ce1 : OUT STD_LOGIC;
    input_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    input_1_ce0 : OUT STD_LOGIC;
    input_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    input_1_ce1 : OUT STD_LOGIC;
    input_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    input_2_ce0 : OUT STD_LOGIC;
    input_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    input_2_ce1 : OUT STD_LOGIC;
    input_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_0_ce0 : OUT STD_LOGIC;
    output_0_we0 : OUT STD_LOGIC;
    output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_0_ce1 : OUT STD_LOGIC;
    output_0_we1 : OUT STD_LOGIC;
    output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_1_ce0 : OUT STD_LOGIC;
    output_1_we0 : OUT STD_LOGIC;
    output_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_1_ce1 : OUT STD_LOGIC;
    output_1_we1 : OUT STD_LOGIC;
    output_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_2_ce0 : OUT STD_LOGIC;
    output_2_we0 : OUT STD_LOGIC;
    output_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    output_2_ce1 : OUT STD_LOGIC;
    output_2_we1 : OUT STD_LOGIC;
    output_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of activation_quant is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "activation_quant_activation_quant,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.043000,HLS_SYN_LAT=23,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3535,HLS_SYN_LUT=5632,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_42FE0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010111111100000000000000000";
    constant ap_const_lv32_3727C5AC : STD_LOGIC_VECTOR (31 downto 0) := "00110111001001111100010110101100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_reg_1952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal data_reg_1952_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_1952_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_1952_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_1952_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_1952_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_fu_504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_reg_1957 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_1963 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_1_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_1_reg_1968 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_2_reg_1973 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_reg_1973_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_reg_1973_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_reg_1973_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_reg_1973_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_reg_1973_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_1_fu_531_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln313_1_reg_1978 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln16_2_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_2_reg_1983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_3_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_3_reg_1988 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_3_reg_1993 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_reg_1993_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_reg_1993_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_reg_1993_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_reg_1993_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_reg_1993_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_2_fu_561_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln313_2_reg_1998 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln16_6_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_6_reg_2003 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_6_reg_2003_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_7_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_7_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_7_reg_2008_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_7_reg_2013 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_reg_2013_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_reg_2013_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_reg_2013_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_reg_2013_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_7_reg_2013_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_3_fu_607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_3_reg_2018 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_10_reg_2024 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_11_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_11_reg_2029 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_8_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_reg_2034_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_reg_2034_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_reg_2034_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_reg_2034_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_reg_2034_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_4_fu_618_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln313_4_reg_2039 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_12_reg_2044 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_13_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_13_reg_2049 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_9_reg_2054 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_2054_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_2054_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_2054_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_2054_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_2054_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_2054_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_5_fu_632_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln313_5_reg_2059 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_16_reg_2064 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_16_reg_2064_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_17_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_17_reg_2069 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_17_reg_2069_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_val_2_fu_656_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_2_reg_2089 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_1_fu_671_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_1_reg_2096 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_18_fu_686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_18_reg_2102 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_4_fu_701_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_4_reg_2109 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_2115 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_2115_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_2115_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_2115_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_2115_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_13_reg_2115_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_6_fu_722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_6_reg_2120 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln16_20_reg_2126 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_21_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_21_reg_2131 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_14_reg_2136 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_14_reg_2136_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_14_reg_2136_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_14_reg_2136_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_14_reg_2136_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_14_reg_2136_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_7_fu_733_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln313_7_reg_2141 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln16_22_reg_2146 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_23_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_23_reg_2151 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_15_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_15_reg_2156_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_15_reg_2156_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_15_reg_2156_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_15_reg_2156_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal data_15_reg_2156_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_8_fu_747_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln313_8_reg_2161 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln16_26_reg_2166 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_26_reg_2166_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_27_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_27_reg_2171 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_27_reg_2171_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal max_val_4_fu_812_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_4_reg_2176 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_2_fu_826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_2_reg_2183 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_19_fu_882_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_19_reg_2189 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_5_fu_896_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_5_reg_2196 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_21_fu_911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_21_reg_2202 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_7_fu_926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_7_reg_2209 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_6_fu_982_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_6_reg_2215 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_20_fu_1040_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_20_reg_2222 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_22_fu_1098_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_22_reg_2229 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_8_fu_1112_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_val_8_reg_2236 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_fu_1158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_reg_2242 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_1_fu_1206_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_1_reg_2247 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_fu_1264_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_reg_2252 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_2_fu_1312_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln25_2_reg_2259 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_reg_2264 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_reg_2264_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_1_reg_2274 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_1_reg_2274_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_1_reg_2274_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_fu_1319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_1_fu_1323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_2_fu_1327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_3_fu_1331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_2_reg_2309 : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_2_reg_2309_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_5_fu_1339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_6_fu_1343_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_7_fu_1347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dc_8_fu_1351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_18_fu_1405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_18_reg_2339 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_19_fu_1463_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_19_reg_2344 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_20_fu_1521_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_20_reg_2349 : STD_LOGIC_VECTOR (31 downto 0);
    signal clamped_val_fu_1579_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal clamped_val_reg_2354 : STD_LOGIC_VECTOR (31 downto 0);
    signal clamped_val_9_fu_1637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal clamped_val_9_reg_2359 : STD_LOGIC_VECTOR (31 downto 0);
    signal clamped_val_10_fu_1695_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal clamped_val_10_reg_2364 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_21_fu_1753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_21_reg_2369 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_22_fu_1811_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_22_reg_2374 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_23_fu_1869_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_23_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal grp_generic_round_float_s_fu_284_ap_start : STD_LOGIC;
    signal grp_generic_round_float_s_fu_284_ap_done : STD_LOGIC;
    signal grp_generic_round_float_s_fu_284_ap_idle : STD_LOGIC;
    signal grp_generic_round_float_s_fu_284_ap_ready : STD_LOGIC;
    signal grp_generic_round_float_s_fu_284_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_293_ap_start : STD_LOGIC;
    signal grp_generic_round_float_s_fu_293_ap_done : STD_LOGIC;
    signal grp_generic_round_float_s_fu_293_ap_idle : STD_LOGIC;
    signal grp_generic_round_float_s_fu_293_ap_ready : STD_LOGIC;
    signal grp_generic_round_float_s_fu_293_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_302_ap_start : STD_LOGIC;
    signal grp_generic_round_float_s_fu_302_ap_done : STD_LOGIC;
    signal grp_generic_round_float_s_fu_302_ap_idle : STD_LOGIC;
    signal grp_generic_round_float_s_fu_302_ap_ready : STD_LOGIC;
    signal grp_generic_round_float_s_fu_302_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_311_ap_start : STD_LOGIC;
    signal grp_generic_round_float_s_fu_311_ap_done : STD_LOGIC;
    signal grp_generic_round_float_s_fu_311_ap_idle : STD_LOGIC;
    signal grp_generic_round_float_s_fu_311_ap_ready : STD_LOGIC;
    signal grp_generic_round_float_s_fu_311_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_320_ap_start : STD_LOGIC;
    signal grp_generic_round_float_s_fu_320_ap_done : STD_LOGIC;
    signal grp_generic_round_float_s_fu_320_ap_idle : STD_LOGIC;
    signal grp_generic_round_float_s_fu_320_ap_ready : STD_LOGIC;
    signal grp_generic_round_float_s_fu_320_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_fmax_float_s_fu_329_ap_ready : STD_LOGIC;
    signal grp_generic_fmax_float_s_fu_329_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_fmax_float_s_fu_335_ap_ready : STD_LOGIC;
    signal grp_generic_fmax_float_s_fu_335_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_fmax_float_s_fu_341_ap_ready : STD_LOGIC;
    signal grp_generic_fmax_float_s_fu_341_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_fmax_float_s_fu_347_ap_ready : STD_LOGIC;
    signal grp_generic_fmax_float_s_fu_347_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_s_generic_fmax_float_s_fu_353_ap_ready : STD_LOGIC;
    signal x_assign_s_generic_fmax_float_s_fu_353_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal grp_generic_round_float_s_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_302_ap_start_reg : STD_LOGIC := '0';
    signal grp_fu_369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_311_ap_start_reg : STD_LOGIC := '0';
    signal grp_fu_374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_round_float_s_fu_320_ap_start_reg : STD_LOGIC := '0';
    signal grp_fu_379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln30_1_fu_1882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln30_2_fu_1897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln30_3_fu_1887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln30_5_fu_1907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln30_6_fu_1892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln30_8_fu_1917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_364_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_369_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_374_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_379_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_389_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_389_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_402_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_406_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_410_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_415_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_420_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_425_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_429_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_435_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_435_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_440_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_456_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_472_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln313_fu_488_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal t_17_fu_496_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_509_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_fu_492_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_4_fu_539_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_1_fu_535_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_8_fu_569_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_3_fu_565_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln313_3_fu_591_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal t_fu_599_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln16_5_fu_595_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln16_6_fu_622_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln16_8_fu_636_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln16_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_18_fu_664_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln16_5_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_5_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_20_fu_694_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln313_6_fu_706_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal t_22_fu_714_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln16_10_fu_710_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln16_11_fu_737_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln16_13_fu_751_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln16_fu_761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_764_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_2_fu_774_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln16_5_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_4_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_1_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_2_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_1_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_2_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_19_fu_819_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln16_2_fu_831_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_834_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_7_fu_844_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln16_15_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_14_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_6_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_7_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_6_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_7_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_21_fu_889_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln16_10_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_10_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_23_fu_919_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln16_1_fu_931_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_934_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_4_fu_944_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln16_9_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_8_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_3_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_4_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_3_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_4_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_3_fu_989_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_992_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_9_fu_1002_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln16_19_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_18_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_8_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_9_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_8_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_9_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_4_fu_1047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1050_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_12_fu_1060_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln16_25_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_24_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_11_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_12_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_11_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_12_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_24_fu_1105_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln25_fu_1117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1120_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln25_fu_1130_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_1_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln25_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln25_1_fu_1165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_1168_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln25_1_fu_1178_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_3_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_2_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln25_1_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_1_fu_1200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_5_fu_1213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_1216_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln16_14_fu_1226_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln16_29_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_28_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_13_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln16_14_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_13_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln16_14_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln25_2_fu_1271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_1274_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln25_2_fu_1284_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_5_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_4_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln25_2_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_2_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_19_fu_1355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_fu_1359_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_fu_1369_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_1397_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_20_fu_1413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_1_fu_1417_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_1_fu_1427_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_3_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_2_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_1_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_2_fu_1455_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_21_fu_1471_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_2_fu_1475_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_2_fu_1485_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_5_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_6_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_3_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_1501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_4_fu_1513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_22_fu_1529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_3_fu_1533_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_3_fu_1543_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_7_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_8_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_4_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_3_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_6_fu_1571_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_23_fu_1587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_4_fu_1591_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_4_fu_1601_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_9_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_10_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_5_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_4_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_8_fu_1629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_24_fu_1645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_5_fu_1649_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_5_fu_1659_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_11_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_12_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_6_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_5_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_10_fu_1687_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_25_fu_1703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_6_fu_1707_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_6_fu_1717_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_13_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_14_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_7_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_6_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_12_fu_1745_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_26_fu_1761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_7_fu_1765_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_7_fu_1775_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_15_fu_1779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_16_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_8_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_7_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_14_fu_1803_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_27_fu_1819_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_8_fu_1823_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_8_fu_1833_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_17_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_18_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_9_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_8_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_16_fu_1861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal grp_fu_425_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_429_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_435_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to11 : STD_LOGIC;
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_quant_generic_round_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_quant_generic_fmax_float_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_quant_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_generic_round_float_s_fu_284 : component activation_quant_generic_round_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_round_float_s_fu_284_ap_start,
        ap_done => grp_generic_round_float_s_fu_284_ap_done,
        ap_idle => grp_generic_round_float_s_fu_284_ap_idle,
        ap_ready => grp_generic_round_float_s_fu_284_ap_ready,
        ap_ce => ap_const_logic_1,
        x => grp_fu_359_p2,
        ap_return => grp_generic_round_float_s_fu_284_ap_return);

    grp_generic_round_float_s_fu_293 : component activation_quant_generic_round_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_round_float_s_fu_293_ap_start,
        ap_done => grp_generic_round_float_s_fu_293_ap_done,
        ap_idle => grp_generic_round_float_s_fu_293_ap_idle,
        ap_ready => grp_generic_round_float_s_fu_293_ap_ready,
        ap_ce => ap_const_logic_1,
        x => grp_fu_364_p2,
        ap_return => grp_generic_round_float_s_fu_293_ap_return);

    grp_generic_round_float_s_fu_302 : component activation_quant_generic_round_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_round_float_s_fu_302_ap_start,
        ap_done => grp_generic_round_float_s_fu_302_ap_done,
        ap_idle => grp_generic_round_float_s_fu_302_ap_idle,
        ap_ready => grp_generic_round_float_s_fu_302_ap_ready,
        ap_ce => ap_const_logic_1,
        x => grp_fu_369_p2,
        ap_return => grp_generic_round_float_s_fu_302_ap_return);

    grp_generic_round_float_s_fu_311 : component activation_quant_generic_round_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_round_float_s_fu_311_ap_start,
        ap_done => grp_generic_round_float_s_fu_311_ap_done,
        ap_idle => grp_generic_round_float_s_fu_311_ap_idle,
        ap_ready => grp_generic_round_float_s_fu_311_ap_ready,
        ap_ce => ap_const_logic_1,
        x => grp_fu_374_p2,
        ap_return => grp_generic_round_float_s_fu_311_ap_return);

    grp_generic_round_float_s_fu_320 : component activation_quant_generic_round_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_round_float_s_fu_320_ap_start,
        ap_done => grp_generic_round_float_s_fu_320_ap_done,
        ap_idle => grp_generic_round_float_s_fu_320_ap_idle,
        ap_ready => grp_generic_round_float_s_fu_320_ap_ready,
        ap_ce => ap_const_logic_1,
        x => grp_fu_379_p2,
        ap_return => grp_generic_round_float_s_fu_320_ap_return);

    grp_generic_fmax_float_s_fu_329 : component activation_quant_generic_fmax_float_s
    port map (
        ap_ready => grp_generic_fmax_float_s_fu_329_ap_ready,
        x => grp_generic_round_float_s_fu_284_ap_return,
        ap_return => grp_generic_fmax_float_s_fu_329_ap_return);

    grp_generic_fmax_float_s_fu_335 : component activation_quant_generic_fmax_float_s
    port map (
        ap_ready => grp_generic_fmax_float_s_fu_335_ap_ready,
        x => grp_generic_round_float_s_fu_293_ap_return,
        ap_return => grp_generic_fmax_float_s_fu_335_ap_return);

    grp_generic_fmax_float_s_fu_341 : component activation_quant_generic_fmax_float_s
    port map (
        ap_ready => grp_generic_fmax_float_s_fu_341_ap_ready,
        x => grp_generic_round_float_s_fu_302_ap_return,
        ap_return => grp_generic_fmax_float_s_fu_341_ap_return);

    grp_generic_fmax_float_s_fu_347 : component activation_quant_generic_fmax_float_s
    port map (
        ap_ready => grp_generic_fmax_float_s_fu_347_ap_ready,
        x => grp_generic_round_float_s_fu_311_ap_return,
        ap_return => grp_generic_fmax_float_s_fu_347_ap_return);

    x_assign_s_generic_fmax_float_s_fu_353 : component activation_quant_generic_fmax_float_s
    port map (
        ap_ready => x_assign_s_generic_fmax_float_s_fu_353_ap_ready,
        x => grp_generic_round_float_s_fu_320_ap_return,
        ap_return => x_assign_s_generic_fmax_float_s_fu_353_ap_return);

    fmul_32ns_32ns_32_2_max_dsp_1_U5 : component activation_quant_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_359_p0,
        din1 => grp_fu_359_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_359_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U6 : component activation_quant_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_364_p0,
        din1 => grp_fu_364_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_364_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U7 : component activation_quant_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_369_p0,
        din1 => grp_fu_369_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_369_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U8 : component activation_quant_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_374_p0,
        din1 => grp_fu_374_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_374_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U9 : component activation_quant_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_379_p0,
        din1 => scale_1_reg_2274,
        ce => ap_const_logic_1,
        dout => grp_fu_379_p2);

    fdiv_32ns_32ns_32_7_no_dsp_1_U10 : component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_42FE0000,
        din1 => grp_fu_384_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_384_p2);

    fdiv_32ns_32ns_32_7_no_dsp_1_U11 : component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_389_p0,
        din1 => grp_fu_389_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_389_p2);

    fdiv_32ns_32ns_32_7_no_dsp_1_U12 : component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_394_p0,
        din1 => grp_fu_394_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_394_p2);

    fdiv_32ns_32ns_32_7_no_dsp_1_U13 : component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_398_p0,
        din1 => grp_fu_398_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_398_p2);

    fdiv_32ns_32ns_32_7_no_dsp_1_U14 : component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_402_p0,
        din1 => grp_fu_402_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_402_p2);

    fdiv_32ns_32ns_32_7_no_dsp_1_U15 : component activation_quant_fdiv_32ns_32ns_32_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_406_p0,
        din1 => grp_fu_406_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_406_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U16 : component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_410_p0,
        din1 => grp_fu_410_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_410_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U17 : component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_415_p0,
        din1 => grp_fu_415_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_415_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U18 : component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_420_p0,
        din1 => grp_fu_420_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_420_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U19 : component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_425_p0,
        din1 => grp_fu_425_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_425_opcode,
        dout => grp_fu_425_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U20 : component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_429_p0,
        din1 => grp_fu_429_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_429_opcode,
        dout => grp_fu_429_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U21 : component activation_quant_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_435_p0,
        din1 => grp_fu_435_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_435_opcode,
        dout => grp_fu_435_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_round_float_s_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_round_float_s_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_generic_round_float_s_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_round_float_s_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_generic_round_float_s_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_round_float_s_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_round_float_s_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_generic_round_float_s_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_round_float_s_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_generic_round_float_s_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_round_float_s_fu_302_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_round_float_s_fu_302_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_generic_round_float_s_fu_302_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_round_float_s_fu_302_ap_ready = ap_const_logic_1)) then 
                    grp_generic_round_float_s_fu_302_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_round_float_s_fu_311_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_round_float_s_fu_311_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_generic_round_float_s_fu_311_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_round_float_s_fu_311_ap_ready = ap_const_logic_1)) then 
                    grp_generic_round_float_s_fu_311_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_round_float_s_fu_320_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_round_float_s_fu_320_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    grp_generic_round_float_s_fu_320_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_round_float_s_fu_320_ap_ready = ap_const_logic_1)) then 
                    grp_generic_round_float_s_fu_320_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    abs_val_1_reg_2096(30 downto 0) <= abs_val_1_fu_671_p1(30 downto 0);
                    abs_val_4_reg_2109(30 downto 0) <= abs_val_4_fu_701_p1(30 downto 0);
                    abs_val_6_reg_2120(30 downto 0) <= abs_val_6_fu_722_p1(30 downto 0);
                    abs_val_8_reg_2236(30 downto 0) <= abs_val_8_fu_1112_p1(30 downto 0);
                clamped_val_10_reg_2364 <= clamped_val_10_fu_1695_p3;
                data_13_reg_2115_pp0_iter2_reg <= data_13_reg_2115;
                data_13_reg_2115_pp0_iter3_reg <= data_13_reg_2115_pp0_iter2_reg;
                data_13_reg_2115_pp0_iter4_reg <= data_13_reg_2115_pp0_iter3_reg;
                data_13_reg_2115_pp0_iter5_reg <= data_13_reg_2115_pp0_iter4_reg;
                data_13_reg_2115_pp0_iter6_reg <= data_13_reg_2115_pp0_iter5_reg;
                data_14_reg_2136_pp0_iter2_reg <= data_14_reg_2136;
                data_14_reg_2136_pp0_iter3_reg <= data_14_reg_2136_pp0_iter2_reg;
                data_14_reg_2136_pp0_iter4_reg <= data_14_reg_2136_pp0_iter3_reg;
                data_14_reg_2136_pp0_iter5_reg <= data_14_reg_2136_pp0_iter4_reg;
                data_14_reg_2136_pp0_iter6_reg <= data_14_reg_2136_pp0_iter5_reg;
                data_15_reg_2156_pp0_iter2_reg <= data_15_reg_2156;
                data_15_reg_2156_pp0_iter3_reg <= data_15_reg_2156_pp0_iter2_reg;
                data_15_reg_2156_pp0_iter4_reg <= data_15_reg_2156_pp0_iter3_reg;
                data_15_reg_2156_pp0_iter5_reg <= data_15_reg_2156_pp0_iter4_reg;
                data_15_reg_2156_pp0_iter6_reg <= data_15_reg_2156_pp0_iter5_reg;
                icmp_ln16_21_reg_2131 <= icmp_ln16_21_fu_727_p2;
                icmp_ln16_23_reg_2151 <= icmp_ln16_23_fu_741_p2;
                icmp_ln16_26_reg_2166_pp0_iter2_reg <= icmp_ln16_26_reg_2166;
                icmp_ln16_27_reg_2171 <= icmp_ln16_27_fu_755_p2;
                icmp_ln16_27_reg_2171_pp0_iter2_reg <= icmp_ln16_27_reg_2171;
                    max_val_18_reg_2102(30 downto 0) <= max_val_18_fu_686_p3(30 downto 0);
                    max_val_20_reg_2222(30 downto 0) <= max_val_20_fu_1040_p3(30 downto 0);
                    max_val_22_reg_2229(30 downto 0) <= max_val_22_fu_1098_p3(30 downto 0);
                    max_val_2_reg_2089(30 downto 0) <= max_val_2_fu_656_p3(30 downto 0);
                    max_val_6_reg_2215(30 downto 0) <= max_val_6_fu_982_p3(30 downto 0);
                res_21_reg_2369 <= res_21_fu_1753_p3;
                res_22_reg_2374 <= res_22_fu_1811_p3;
                res_23_reg_2379 <= res_23_fu_1869_p3;
                scale_1_reg_2274_pp0_iter7_reg <= scale_1_reg_2274;
                scale_1_reg_2274_pp0_iter8_reg <= scale_1_reg_2274_pp0_iter7_reg;
                scale_reg_2264_pp0_iter7_reg <= scale_reg_2264;
                    select_ln25_2_reg_2259(30 downto 0) <= select_ln25_2_fu_1312_p3(30 downto 0);
                trunc_ln313_7_reg_2141 <= trunc_ln313_7_fu_733_p1;
                trunc_ln313_8_reg_2161 <= trunc_ln313_8_fu_747_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    abs_val_2_reg_2183(30 downto 0) <= abs_val_2_fu_826_p1(30 downto 0);
                    abs_val_3_reg_2018(30 downto 0) <= abs_val_3_fu_607_p1(30 downto 0);
                    abs_val_5_reg_2196(30 downto 0) <= abs_val_5_fu_896_p1(30 downto 0);
                    abs_val_7_reg_2209(30 downto 0) <= abs_val_7_fu_926_p1(30 downto 0);
                    abs_val_reg_1957(30 downto 0) <= abs_val_fu_504_p1(30 downto 0);
                clamped_val_9_reg_2359 <= clamped_val_9_fu_1637_p3;
                clamped_val_reg_2354 <= clamped_val_fu_1579_p3;
                data_2_reg_1973_pp0_iter1_reg <= data_2_reg_1973;
                data_2_reg_1973_pp0_iter2_reg <= data_2_reg_1973_pp0_iter1_reg;
                data_2_reg_1973_pp0_iter3_reg <= data_2_reg_1973_pp0_iter2_reg;
                data_2_reg_1973_pp0_iter4_reg <= data_2_reg_1973_pp0_iter3_reg;
                data_2_reg_1973_pp0_iter5_reg <= data_2_reg_1973_pp0_iter4_reg;
                data_3_reg_1993_pp0_iter1_reg <= data_3_reg_1993;
                data_3_reg_1993_pp0_iter2_reg <= data_3_reg_1993_pp0_iter1_reg;
                data_3_reg_1993_pp0_iter3_reg <= data_3_reg_1993_pp0_iter2_reg;
                data_3_reg_1993_pp0_iter4_reg <= data_3_reg_1993_pp0_iter3_reg;
                data_3_reg_1993_pp0_iter5_reg <= data_3_reg_1993_pp0_iter4_reg;
                data_7_reg_2013_pp0_iter1_reg <= data_7_reg_2013;
                data_7_reg_2013_pp0_iter2_reg <= data_7_reg_2013_pp0_iter1_reg;
                data_7_reg_2013_pp0_iter3_reg <= data_7_reg_2013_pp0_iter2_reg;
                data_7_reg_2013_pp0_iter4_reg <= data_7_reg_2013_pp0_iter3_reg;
                data_7_reg_2013_pp0_iter5_reg <= data_7_reg_2013_pp0_iter4_reg;
                data_8_reg_2034_pp0_iter1_reg <= data_8_reg_2034;
                data_8_reg_2034_pp0_iter2_reg <= data_8_reg_2034_pp0_iter1_reg;
                data_8_reg_2034_pp0_iter3_reg <= data_8_reg_2034_pp0_iter2_reg;
                data_8_reg_2034_pp0_iter4_reg <= data_8_reg_2034_pp0_iter3_reg;
                data_8_reg_2034_pp0_iter5_reg <= data_8_reg_2034_pp0_iter4_reg;
                data_9_reg_2054_pp0_iter1_reg <= data_9_reg_2054;
                data_9_reg_2054_pp0_iter2_reg <= data_9_reg_2054_pp0_iter1_reg;
                data_9_reg_2054_pp0_iter3_reg <= data_9_reg_2054_pp0_iter2_reg;
                data_9_reg_2054_pp0_iter4_reg <= data_9_reg_2054_pp0_iter3_reg;
                data_9_reg_2054_pp0_iter5_reg <= data_9_reg_2054_pp0_iter4_reg;
                data_9_reg_2054_pp0_iter6_reg <= data_9_reg_2054_pp0_iter5_reg;
                data_reg_1952_pp0_iter1_reg <= data_reg_1952;
                data_reg_1952_pp0_iter2_reg <= data_reg_1952_pp0_iter1_reg;
                data_reg_1952_pp0_iter3_reg <= data_reg_1952_pp0_iter2_reg;
                data_reg_1952_pp0_iter4_reg <= data_reg_1952_pp0_iter3_reg;
                data_reg_1952_pp0_iter5_reg <= data_reg_1952_pp0_iter4_reg;
                icmp_ln16_11_reg_2029 <= icmp_ln16_11_fu_612_p2;
                icmp_ln16_13_reg_2049 <= icmp_ln16_13_fu_626_p2;
                icmp_ln16_16_reg_2064_pp0_iter1_reg <= icmp_ln16_16_reg_2064;
                icmp_ln16_17_reg_2069 <= icmp_ln16_17_fu_640_p2;
                icmp_ln16_17_reg_2069_pp0_iter1_reg <= icmp_ln16_17_reg_2069;
                icmp_ln16_1_reg_1968 <= icmp_ln16_1_fu_525_p2;
                icmp_ln16_2_reg_1983 <= icmp_ln16_2_fu_549_p2;
                icmp_ln16_3_reg_1988 <= icmp_ln16_3_fu_555_p2;
                icmp_ln16_6_reg_2003 <= icmp_ln16_6_fu_579_p2;
                icmp_ln16_6_reg_2003_pp0_iter1_reg <= icmp_ln16_6_reg_2003;
                icmp_ln16_7_reg_2008 <= icmp_ln16_7_fu_585_p2;
                icmp_ln16_7_reg_2008_pp0_iter1_reg <= icmp_ln16_7_reg_2008;
                icmp_ln16_reg_1963 <= icmp_ln16_fu_519_p2;
                    max_val_19_reg_2189(30 downto 0) <= max_val_19_fu_882_p3(30 downto 0);
                    max_val_21_reg_2202(30 downto 0) <= max_val_21_fu_911_p3(30 downto 0);
                    max_val_4_reg_2176(30 downto 0) <= max_val_4_fu_812_p3(30 downto 0);
                    max_val_reg_2252(30 downto 0) <= max_val_fu_1264_p3(30 downto 0);
                res_18_reg_2339 <= res_18_fu_1405_p3;
                res_19_reg_2344 <= res_19_fu_1463_p3;
                res_20_reg_2349 <= res_20_fu_1521_p3;
                scale_2_reg_2309_pp0_iter7_reg <= scale_2_reg_2309;
                    select_ln25_1_reg_2247(30 downto 0) <= select_ln25_1_fu_1206_p3(30 downto 0);
                    select_ln25_reg_2242(30 downto 0) <= select_ln25_fu_1158_p3(30 downto 0);
                trunc_ln313_1_reg_1978 <= trunc_ln313_1_fu_531_p1;
                trunc_ln313_2_reg_1998 <= trunc_ln313_2_fu_561_p1;
                trunc_ln313_4_reg_2039 <= trunc_ln313_4_fu_618_p1;
                trunc_ln313_5_reg_2059 <= trunc_ln313_5_fu_632_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_13_reg_2115 <= input_0_q0;
                data_14_reg_2136 <= input_1_q0;
                data_15_reg_2156 <= input_2_q0;
                icmp_ln16_20_reg_2126 <= grp_fu_450_p2;
                icmp_ln16_22_reg_2146 <= grp_fu_466_p2;
                icmp_ln16_26_reg_2166 <= grp_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                data_2_reg_1973 <= input_1_q1;
                data_3_reg_1993 <= input_2_q1;
                data_7_reg_2013 <= input_0_q0;
                data_8_reg_2034 <= input_1_q0;
                data_9_reg_2054 <= input_2_q0;
                data_reg_1952 <= input_0_q1;
                icmp_ln16_10_reg_2024 <= grp_fu_450_p2;
                icmp_ln16_12_reg_2044 <= grp_fu_466_p2;
                icmp_ln16_16_reg_2064 <= grp_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                scale_1_reg_2274 <= grp_fu_389_p2;
                scale_reg_2264 <= grp_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                scale_2_reg_2309 <= grp_fu_384_p2;
            end if;
        end if;
    end process;
    abs_val_reg_1957(31) <= '0';
    abs_val_3_reg_2018(31) <= '0';
    max_val_2_reg_2089(31) <= '0';
    abs_val_1_reg_2096(31) <= '0';
    max_val_18_reg_2102(31) <= '0';
    abs_val_4_reg_2109(31) <= '0';
    abs_val_6_reg_2120(31) <= '0';
    max_val_4_reg_2176(31) <= '0';
    abs_val_2_reg_2183(31) <= '0';
    max_val_19_reg_2189(31) <= '0';
    abs_val_5_reg_2196(31) <= '0';
    max_val_21_reg_2202(31) <= '0';
    abs_val_7_reg_2209(31) <= '0';
    max_val_6_reg_2215(31) <= '0';
    max_val_20_reg_2222(31) <= '0';
    max_val_22_reg_2229(31) <= '0';
    abs_val_8_reg_2236(31) <= '0';
    select_ln25_reg_2242(31) <= '0';
    select_ln25_1_reg_2247(31) <= '0';
    max_val_reg_2252(31) <= '0';
    select_ln25_2_reg_2259(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to11, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to11 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    abs_val_1_fu_671_p1 <= t_18_fu_664_p3;
    abs_val_2_fu_826_p1 <= t_19_fu_819_p3;
    abs_val_3_fu_607_p1 <= t_fu_599_p3;
    abs_val_4_fu_701_p1 <= t_20_fu_694_p3;
    abs_val_5_fu_896_p1 <= t_21_fu_889_p3;
    abs_val_6_fu_722_p1 <= t_22_fu_714_p3;
    abs_val_7_fu_926_p1 <= t_23_fu_919_p3;
    abs_val_8_fu_1112_p1 <= t_24_fu_1105_p3;
    abs_val_fu_504_p1 <= t_17_fu_496_p3;
    and_ln16_10_fu_905_p2 <= (or_ln16_10_fu_901_p2 and grp_fu_420_p2);
    and_ln16_11_fu_1086_p2 <= (or_ln16_12_fu_1080_p2 and or_ln16_11_fu_1064_p2);
    and_ln16_12_fu_1092_p2 <= (grp_fu_429_p2 and and_ln16_11_fu_1086_p2);
    and_ln16_13_fu_1252_p2 <= (or_ln16_14_fu_1246_p2 and or_ln16_13_fu_1230_p2);
    and_ln16_14_fu_1258_p2 <= (grp_fu_435_p2 and and_ln16_13_fu_1252_p2);
    and_ln16_1_fu_800_p2 <= (or_ln16_2_fu_794_p2 and or_ln16_1_fu_778_p2);
    and_ln16_2_fu_806_p2 <= (grp_fu_410_p2 and and_ln16_1_fu_800_p2);
    and_ln16_3_fu_970_p2 <= (or_ln16_4_fu_964_p2 and or_ln16_3_fu_948_p2);
    and_ln16_4_fu_976_p2 <= (grp_fu_420_p2 and and_ln16_3_fu_970_p2);
    and_ln16_5_fu_680_p2 <= (or_ln16_5_fu_676_p2 and grp_fu_415_p2);
    and_ln16_6_fu_870_p2 <= (or_ln16_7_fu_864_p2 and or_ln16_6_fu_848_p2);
    and_ln16_7_fu_876_p2 <= (grp_fu_415_p2 and and_ln16_6_fu_870_p2);
    and_ln16_8_fu_1028_p2 <= (or_ln16_9_fu_1022_p2 and or_ln16_8_fu_1006_p2);
    and_ln16_9_fu_1034_p2 <= (grp_fu_425_p2 and and_ln16_8_fu_1028_p2);
    and_ln16_fu_650_p2 <= (or_ln16_fu_646_p2 and grp_fu_410_p2);
    and_ln18_1_fu_1443_p2 <= (icmp_ln18_4_fu_1437_p2 and icmp_ln18_3_fu_1431_p2);
    and_ln18_2_fu_1501_p2 <= (icmp_ln18_6_fu_1495_p2 and icmp_ln18_5_fu_1489_p2);
    and_ln18_3_fu_1559_p2 <= (icmp_ln18_8_fu_1553_p2 and icmp_ln18_7_fu_1547_p2);
    and_ln18_4_fu_1617_p2 <= (icmp_ln18_9_fu_1605_p2 and icmp_ln18_10_fu_1611_p2);
    and_ln18_5_fu_1675_p2 <= (icmp_ln18_12_fu_1669_p2 and icmp_ln18_11_fu_1663_p2);
    and_ln18_6_fu_1733_p2 <= (icmp_ln18_14_fu_1727_p2 and icmp_ln18_13_fu_1721_p2);
    and_ln18_7_fu_1791_p2 <= (icmp_ln18_16_fu_1785_p2 and icmp_ln18_15_fu_1779_p2);
    and_ln18_8_fu_1849_p2 <= (icmp_ln18_18_fu_1843_p2 and icmp_ln18_17_fu_1837_p2);
    and_ln18_fu_1385_p2 <= (icmp_ln18_fu_1373_p2 and icmp_ln18_2_fu_1379_p2);
    and_ln25_1_fu_1200_p2 <= (or_ln25_1_fu_1194_p2 and grp_fu_429_p2);
    and_ln25_2_fu_1306_p2 <= (or_ln25_2_fu_1300_p2 and grp_fu_435_p2);
    and_ln25_fu_1152_p2 <= (or_ln25_fu_1146_p2 and grp_fu_425_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to11_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to11 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln16_1_fu_931_p1 <= max_val_4_reg_2176;
    bitcast_ln16_2_fu_831_p1 <= max_val_18_reg_2102;
    bitcast_ln16_3_fu_989_p1 <= max_val_19_reg_2189;
    bitcast_ln16_4_fu_1047_p1 <= max_val_21_reg_2202;
    bitcast_ln16_5_fu_1213_p1 <= max_val_22_reg_2229;
    bitcast_ln16_fu_761_p1 <= max_val_2_reg_2089;
    bitcast_ln25_1_fu_1165_p1 <= max_val_20_reg_2222;
    bitcast_ln25_2_fu_1271_p1 <= max_val_reg_2252;
    bitcast_ln25_fu_1117_p1 <= max_val_6_reg_2215;
    bitcast_ln30_1_fu_1882_p1 <= grp_fu_406_p2;
    bitcast_ln30_2_fu_1897_p1 <= grp_fu_398_p2;
    bitcast_ln30_3_fu_1887_p1 <= grp_fu_398_p2;
    bitcast_ln30_5_fu_1907_p1 <= grp_fu_402_p2;
    bitcast_ln30_6_fu_1892_p1 <= grp_fu_402_p2;
    bitcast_ln30_8_fu_1917_p1 <= grp_fu_406_p2;
    clamped_val_10_fu_1695_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_5_fu_1675_p2(0) = '1') else 
        res_10_fu_1687_p3;
    clamped_val_9_fu_1637_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_4_fu_1617_p2(0) = '1') else 
        res_8_fu_1629_p3;
    clamped_val_fu_1579_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_3_fu_1559_p2(0) = '1') else 
        res_6_fu_1571_p3;
    data_19_fu_1355_p1 <= grp_generic_fmax_float_s_fu_329_ap_return;
    data_20_fu_1413_p1 <= grp_generic_fmax_float_s_fu_335_ap_return;
    data_21_fu_1471_p1 <= grp_generic_fmax_float_s_fu_341_ap_return;
    data_22_fu_1529_p1 <= grp_generic_fmax_float_s_fu_347_ap_return;
    data_23_fu_1587_p1 <= x_assign_s_generic_fmax_float_s_fu_353_ap_return;
    data_24_fu_1645_p1 <= grp_generic_fmax_float_s_fu_329_ap_return;
    data_25_fu_1703_p1 <= grp_generic_fmax_float_s_fu_335_ap_return;
    data_26_fu_1761_p1 <= grp_generic_fmax_float_s_fu_341_ap_return;
    data_27_fu_1819_p1 <= grp_generic_fmax_float_s_fu_347_ap_return;
    dc_1_fu_1323_p1 <= data_2_reg_1973_pp0_iter5_reg;
    dc_2_fu_1327_p1 <= data_3_reg_1993_pp0_iter5_reg;
    dc_3_fu_1331_p1 <= data_7_reg_2013_pp0_iter5_reg;
    dc_5_fu_1339_p1 <= data_9_reg_2054_pp0_iter6_reg;
    dc_6_fu_1343_p1 <= data_13_reg_2115_pp0_iter6_reg;
    dc_7_fu_1347_p1 <= data_14_reg_2136_pp0_iter6_reg;
    dc_8_fu_1351_p1 <= data_15_reg_2156_pp0_iter6_reg;
    dc_fu_1319_p1 <= data_reg_1952_pp0_iter5_reg;

    grp_fu_359_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, dc_fu_1319_p1, dc_5_fu_1339_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_359_p0 <= dc_5_fu_1339_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_359_p0 <= dc_fu_1319_p1;
        else 
            grp_fu_359_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_359_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, scale_reg_2264, scale_1_reg_2274, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_359_p1 <= scale_1_reg_2274;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_359_p1 <= scale_reg_2264;
        else 
            grp_fu_359_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_364_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, dc_1_fu_1323_p1, dc_6_fu_1343_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_364_p0 <= dc_6_fu_1343_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_364_p0 <= dc_1_fu_1323_p1;
        else 
            grp_fu_364_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_364_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, scale_reg_2264, scale_2_reg_2309, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_364_p1 <= scale_2_reg_2309;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_364_p1 <= scale_reg_2264;
        else 
            grp_fu_364_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_369_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, dc_2_fu_1327_p1, dc_7_fu_1347_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_369_p0 <= dc_7_fu_1347_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_369_p0 <= dc_2_fu_1327_p1;
        else 
            grp_fu_369_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_369_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, scale_reg_2264, scale_2_reg_2309, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_369_p1 <= scale_2_reg_2309;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_369_p1 <= scale_reg_2264;
        else 
            grp_fu_369_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_374_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, dc_3_fu_1331_p1, dc_8_fu_1351_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_374_p0 <= dc_8_fu_1351_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_374_p0 <= dc_3_fu_1331_p1;
        else 
            grp_fu_374_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_374_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, scale_1_reg_2274, scale_2_reg_2309, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_374_p1 <= scale_2_reg_2309;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_374_p1 <= scale_1_reg_2274;
        else 
            grp_fu_374_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_379_p0 <= data_8_reg_2034_pp0_iter5_reg;

    grp_fu_384_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, select_ln25_reg_2242, select_ln25_2_reg_2259, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_384_p1 <= select_ln25_2_reg_2259;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_384_p1 <= select_ln25_reg_2242;
            else 
                grp_fu_384_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_384_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_389_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, clamped_val_9_reg_2359, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_389_p0 <= clamped_val_9_reg_2359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_389_p0 <= ap_const_lv32_42FE0000;
        else 
            grp_fu_389_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_389_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, select_ln25_1_reg_2247, scale_1_reg_2274_pp0_iter8_reg, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_389_p1 <= scale_1_reg_2274_pp0_iter8_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_389_p1 <= select_ln25_1_reg_2247;
        else 
            grp_fu_389_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_394_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, res_18_reg_2339, clamped_val_10_reg_2364, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_394_p0 <= clamped_val_10_reg_2364;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_394_p0 <= res_18_reg_2339;
            else 
                grp_fu_394_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_394_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_394_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, scale_reg_2264_pp0_iter7_reg, scale_1_reg_2274_pp0_iter8_reg, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_394_p1 <= scale_1_reg_2274_pp0_iter8_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_394_p1 <= scale_reg_2264_pp0_iter7_reg;
            else 
                grp_fu_394_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_394_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_398_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, res_19_reg_2344, res_21_reg_2369, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_398_p0 <= res_21_reg_2369;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_398_p0 <= res_19_reg_2344;
            else 
                grp_fu_398_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_398_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_398_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, scale_reg_2264_pp0_iter7_reg, scale_2_reg_2309_pp0_iter7_reg, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_398_p1 <= scale_2_reg_2309_pp0_iter7_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_398_p1 <= scale_reg_2264_pp0_iter7_reg;
            else 
                grp_fu_398_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_398_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_402_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, res_20_reg_2349, res_22_reg_2374, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_402_p0 <= res_22_reg_2374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_402_p0 <= res_20_reg_2349;
            else 
                grp_fu_402_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_402_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_402_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, scale_reg_2264_pp0_iter7_reg, scale_2_reg_2309_pp0_iter7_reg, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_402_p1 <= scale_2_reg_2309_pp0_iter7_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_402_p1 <= scale_reg_2264_pp0_iter7_reg;
            else 
                grp_fu_402_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_402_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_406_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, clamped_val_reg_2354, res_23_reg_2379, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_406_p0 <= res_23_reg_2379;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_406_p0 <= clamped_val_reg_2354;
            else 
                grp_fu_406_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_406_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_406_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage1, scale_1_reg_2274_pp0_iter7_reg, scale_2_reg_2309_pp0_iter7_reg, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_406_p1 <= scale_2_reg_2309_pp0_iter7_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_406_p1 <= scale_1_reg_2274_pp0_iter7_reg;
            else 
                grp_fu_406_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_406_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_410_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, abs_val_fu_504_p1, abs_val_1_fu_671_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_410_p0 <= abs_val_1_fu_671_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_410_p0 <= abs_val_fu_504_p1;
        else 
            grp_fu_410_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_410_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, max_val_2_fu_656_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_410_p1 <= max_val_2_fu_656_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_410_p1 <= ap_const_lv32_0;
        else 
            grp_fu_410_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_415_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, abs_val_3_fu_607_p1, abs_val_4_fu_701_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_415_p0 <= abs_val_4_fu_701_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_415_p0 <= abs_val_3_fu_607_p1;
        else 
            grp_fu_415_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_415_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, max_val_18_fu_686_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_415_p1 <= max_val_18_fu_686_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_415_p1 <= ap_const_lv32_0;
        else 
            grp_fu_415_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_420_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, abs_val_6_fu_722_p1, abs_val_2_fu_826_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_420_p0 <= abs_val_2_fu_826_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_420_p0 <= abs_val_6_fu_722_p1;
            else 
                grp_fu_420_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_420_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_420_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, max_val_4_fu_812_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_420_p1 <= max_val_4_fu_812_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_420_p1 <= ap_const_lv32_0;
            else 
                grp_fu_420_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_420_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_425_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_00001, ap_block_pp0_stage0_00001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_425_opcode <= ap_const_lv5_4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_425_opcode <= ap_const_lv5_2;
        else 
            grp_fu_425_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_425_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, abs_val_5_fu_896_p1, max_val_6_fu_982_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_425_p0 <= max_val_6_fu_982_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_425_p0 <= abs_val_5_fu_896_p1;
        else 
            grp_fu_425_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_425_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, max_val_19_fu_882_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_425_p1 <= ap_const_lv32_3727C5AC;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_425_p1 <= max_val_19_fu_882_p3;
        else 
            grp_fu_425_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_429_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_00001, ap_block_pp0_stage0_00001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_429_opcode <= ap_const_lv5_4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_429_opcode <= ap_const_lv5_2;
        else 
            grp_fu_429_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_429_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, abs_val_7_fu_926_p1, max_val_20_fu_1040_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_429_p0 <= max_val_20_fu_1040_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_429_p0 <= abs_val_7_fu_926_p1;
        else 
            grp_fu_429_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_429_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, max_val_21_fu_911_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_429_p1 <= ap_const_lv32_3727C5AC;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_429_p1 <= max_val_21_fu_911_p3;
        else 
            grp_fu_429_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_435_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_00001, ap_block_pp0_stage0_00001)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_435_opcode <= ap_const_lv5_4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_435_opcode <= ap_const_lv5_2;
            else 
                grp_fu_435_opcode <= "XXXXX";
            end if;
        else 
            grp_fu_435_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_435_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, abs_val_8_fu_1112_p1, max_val_fu_1264_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_435_p0 <= max_val_fu_1264_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_435_p0 <= abs_val_8_fu_1112_p1;
            else 
                grp_fu_435_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_435_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_435_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, max_val_22_fu_1098_p3, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_435_p1 <= ap_const_lv32_3727C5AC;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_435_p1 <= max_val_22_fu_1098_p3;
            else 
                grp_fu_435_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_435_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_440_p4 <= input_0_q0(30 downto 23);
    grp_fu_450_p2 <= "0" when (grp_fu_440_p4 = ap_const_lv8_FF) else "1";
    grp_fu_456_p4 <= input_1_q0(30 downto 23);
    grp_fu_466_p2 <= "0" when (grp_fu_456_p4 = ap_const_lv8_FF) else "1";
    grp_fu_472_p4 <= input_2_q0(30 downto 23);
    grp_fu_482_p2 <= "0" when (grp_fu_472_p4 = ap_const_lv8_FF) else "1";
    grp_generic_round_float_s_fu_284_ap_start <= grp_generic_round_float_s_fu_284_ap_start_reg;
    grp_generic_round_float_s_fu_293_ap_start <= grp_generic_round_float_s_fu_293_ap_start_reg;
    grp_generic_round_float_s_fu_302_ap_start <= grp_generic_round_float_s_fu_302_ap_start_reg;
    grp_generic_round_float_s_fu_311_ap_start <= grp_generic_round_float_s_fu_311_ap_start_reg;
    grp_generic_round_float_s_fu_320_ap_start <= grp_generic_round_float_s_fu_320_ap_start_reg;
    icmp_ln16_11_fu_612_p2 <= "1" when (trunc_ln16_5_fu_595_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_13_fu_626_p2 <= "1" when (trunc_ln16_6_fu_622_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_14_fu_852_p2 <= "0" when (tmp_13_fu_834_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_15_fu_858_p2 <= "1" when (trunc_ln16_7_fu_844_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_17_fu_640_p2 <= "1" when (trunc_ln16_8_fu_636_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_18_fu_1010_p2 <= "0" when (tmp_16_fu_992_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_19_fu_1016_p2 <= "1" when (trunc_ln16_9_fu_1002_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_1_fu_525_p2 <= "1" when (trunc_ln16_fu_492_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_21_fu_727_p2 <= "1" when (trunc_ln16_10_fu_710_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_23_fu_741_p2 <= "1" when (trunc_ln16_11_fu_737_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_24_fu_1068_p2 <= "0" when (tmp_23_fu_1050_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_25_fu_1074_p2 <= "1" when (trunc_ln16_12_fu_1060_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_27_fu_755_p2 <= "1" when (trunc_ln16_13_fu_751_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_28_fu_1234_p2 <= "0" when (tmp_26_fu_1216_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_29_fu_1240_p2 <= "1" when (trunc_ln16_14_fu_1226_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_2_fu_549_p2 <= "0" when (tmp_4_fu_539_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_3_fu_555_p2 <= "1" when (trunc_ln16_1_fu_535_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_4_fu_782_p2 <= "0" when (tmp_5_fu_764_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_5_fu_788_p2 <= "1" when (trunc_ln16_2_fu_774_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_6_fu_579_p2 <= "0" when (tmp_8_fu_569_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_7_fu_585_p2 <= "1" when (trunc_ln16_3_fu_565_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_8_fu_952_p2 <= "0" when (tmp_9_fu_934_p4 = ap_const_lv8_FF) else "1";
    icmp_ln16_9_fu_958_p2 <= "1" when (trunc_ln16_4_fu_944_p1 = ap_const_lv23_0) else "0";
    icmp_ln16_fu_519_p2 <= "0" when (tmp_1_fu_509_p4 = ap_const_lv8_FF) else "1";
    icmp_ln18_10_fu_1611_p2 <= "0" when (x_fp_sig_4_fu_1601_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_11_fu_1663_p2 <= "1" when (x_fp_exp_5_fu_1649_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_12_fu_1669_p2 <= "0" when (x_fp_sig_5_fu_1659_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_13_fu_1721_p2 <= "1" when (x_fp_exp_6_fu_1707_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_14_fu_1727_p2 <= "0" when (x_fp_sig_6_fu_1717_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_15_fu_1779_p2 <= "1" when (x_fp_exp_7_fu_1765_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_16_fu_1785_p2 <= "0" when (x_fp_sig_7_fu_1775_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_17_fu_1837_p2 <= "1" when (x_fp_exp_8_fu_1823_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_18_fu_1843_p2 <= "0" when (x_fp_sig_8_fu_1833_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_2_fu_1379_p2 <= "0" when (x_fp_sig_fu_1369_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_3_fu_1431_p2 <= "1" when (x_fp_exp_1_fu_1417_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_4_fu_1437_p2 <= "0" when (x_fp_sig_1_fu_1427_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_5_fu_1489_p2 <= "1" when (x_fp_exp_2_fu_1475_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_6_fu_1495_p2 <= "0" when (x_fp_sig_2_fu_1485_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_7_fu_1547_p2 <= "1" when (x_fp_exp_3_fu_1533_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_8_fu_1553_p2 <= "0" when (x_fp_sig_3_fu_1543_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_9_fu_1605_p2 <= "1" when (x_fp_exp_4_fu_1591_p4 = ap_const_lv8_FF) else "0";
    icmp_ln18_fu_1373_p2 <= "1" when (x_fp_exp_fu_1359_p4 = ap_const_lv8_FF) else "0";
    icmp_ln25_1_fu_1140_p2 <= "1" when (trunc_ln25_fu_1130_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_2_fu_1182_p2 <= "0" when (tmp_18_fu_1168_p4 = ap_const_lv8_FF) else "1";
    icmp_ln25_3_fu_1188_p2 <= "1" when (trunc_ln25_1_fu_1178_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_4_fu_1288_p2 <= "0" when (tmp_28_fu_1274_p4 = ap_const_lv8_FF) else "1";
    icmp_ln25_5_fu_1294_p2 <= "1" when (trunc_ln25_2_fu_1284_p1 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_1134_p2 <= "0" when (tmp_3_fu_1120_p4 = ap_const_lv8_FF) else "1";

    input_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_0_address0 <= ap_const_lv64_2(2 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_0_address0 <= ap_const_lv64_1(2 - 1 downto 0);
            else 
                input_0_address0 <= "XX";
            end if;
        else 
            input_0_address0 <= "XX";
        end if; 
    end process;

    input_0_address1 <= ap_const_lv64_0(2 - 1 downto 0);

    input_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_0_ce0 <= ap_const_logic_1;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_0_ce1 <= ap_const_logic_1;
        else 
            input_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_1_address0 <= ap_const_lv64_2(2 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_1_address0 <= ap_const_lv64_1(2 - 1 downto 0);
            else 
                input_1_address0 <= "XX";
            end if;
        else 
            input_1_address0 <= "XX";
        end if; 
    end process;

    input_1_address1 <= ap_const_lv64_0(2 - 1 downto 0);

    input_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_1_ce0 <= ap_const_logic_1;
        else 
            input_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_1_ce1 <= ap_const_logic_1;
        else 
            input_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_2_address0 <= ap_const_lv64_2(2 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_2_address0 <= ap_const_lv64_1(2 - 1 downto 0);
            else 
                input_2_address0 <= "XX";
            end if;
        else 
            input_2_address0 <= "XX";
        end if; 
    end process;

    input_2_address1 <= ap_const_lv64_0(2 - 1 downto 0);

    input_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_2_ce0 <= ap_const_logic_1;
        else 
            input_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_2_ce1 <= ap_const_logic_1;
        else 
            input_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    max_val_18_fu_686_p3 <= 
        abs_val_3_reg_2018 when (and_ln16_5_fu_680_p2(0) = '1') else 
        ap_const_lv32_0;
    max_val_19_fu_882_p3 <= 
        abs_val_4_reg_2109 when (and_ln16_7_fu_876_p2(0) = '1') else 
        max_val_18_reg_2102;
    max_val_20_fu_1040_p3 <= 
        abs_val_5_reg_2196 when (and_ln16_9_fu_1034_p2(0) = '1') else 
        max_val_19_reg_2189;
    max_val_21_fu_911_p3 <= 
        abs_val_6_reg_2120 when (and_ln16_10_fu_905_p2(0) = '1') else 
        ap_const_lv32_0;
    max_val_22_fu_1098_p3 <= 
        abs_val_7_reg_2209 when (and_ln16_12_fu_1092_p2(0) = '1') else 
        max_val_21_reg_2202;
    max_val_2_fu_656_p3 <= 
        abs_val_reg_1957 when (and_ln16_fu_650_p2(0) = '1') else 
        ap_const_lv32_0;
    max_val_4_fu_812_p3 <= 
        abs_val_1_reg_2096 when (and_ln16_2_fu_806_p2(0) = '1') else 
        max_val_2_reg_2089;
    max_val_6_fu_982_p3 <= 
        abs_val_2_reg_2183 when (and_ln16_4_fu_976_p2(0) = '1') else 
        max_val_4_reg_2176;
    max_val_fu_1264_p3 <= 
        abs_val_8_reg_2236 when (and_ln16_14_fu_1258_p2(0) = '1') else 
        max_val_22_reg_2229;
    or_ln16_10_fu_901_p2 <= (icmp_ln16_21_reg_2131 or icmp_ln16_20_reg_2126);
    or_ln16_11_fu_1064_p2 <= (icmp_ln16_23_reg_2151 or icmp_ln16_22_reg_2146);
    or_ln16_12_fu_1080_p2 <= (icmp_ln16_25_fu_1074_p2 or icmp_ln16_24_fu_1068_p2);
    or_ln16_13_fu_1230_p2 <= (icmp_ln16_27_reg_2171_pp0_iter2_reg or icmp_ln16_26_reg_2166_pp0_iter2_reg);
    or_ln16_14_fu_1246_p2 <= (icmp_ln16_29_fu_1240_p2 or icmp_ln16_28_fu_1234_p2);
    or_ln16_1_fu_778_p2 <= (icmp_ln16_3_reg_1988 or icmp_ln16_2_reg_1983);
    or_ln16_2_fu_794_p2 <= (icmp_ln16_5_fu_788_p2 or icmp_ln16_4_fu_782_p2);
    or_ln16_3_fu_948_p2 <= (icmp_ln16_7_reg_2008_pp0_iter1_reg or icmp_ln16_6_reg_2003_pp0_iter1_reg);
    or_ln16_4_fu_964_p2 <= (icmp_ln16_9_fu_958_p2 or icmp_ln16_8_fu_952_p2);
    or_ln16_5_fu_676_p2 <= (icmp_ln16_11_reg_2029 or icmp_ln16_10_reg_2024);
    or_ln16_6_fu_848_p2 <= (icmp_ln16_13_reg_2049 or icmp_ln16_12_reg_2044);
    or_ln16_7_fu_864_p2 <= (icmp_ln16_15_fu_858_p2 or icmp_ln16_14_fu_852_p2);
    or_ln16_8_fu_1006_p2 <= (icmp_ln16_17_reg_2069_pp0_iter1_reg or icmp_ln16_16_reg_2064_pp0_iter1_reg);
    or_ln16_9_fu_1022_p2 <= (icmp_ln16_19_fu_1016_p2 or icmp_ln16_18_fu_1010_p2);
    or_ln16_fu_646_p2 <= (icmp_ln16_reg_1963 or icmp_ln16_1_reg_1968);
    or_ln25_1_fu_1194_p2 <= (icmp_ln25_3_fu_1188_p2 or icmp_ln25_2_fu_1182_p2);
    or_ln25_2_fu_1300_p2 <= (icmp_ln25_5_fu_1294_p2 or icmp_ln25_4_fu_1288_p2);
    or_ln25_fu_1146_p2 <= (icmp_ln25_fu_1134_p2 or icmp_ln25_1_fu_1140_p2);

    output_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter11 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                output_0_address0 <= ap_const_lv64_2(2 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                output_0_address0 <= ap_const_lv64_1(2 - 1 downto 0);
            else 
                output_0_address0 <= "XX";
            end if;
        else 
            output_0_address0 <= "XX";
        end if; 
    end process;

    output_0_address1 <= ap_const_lv64_0(2 - 1 downto 0);

    output_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_0_ce0 <= ap_const_logic_1;
        else 
            output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_0_ce1 <= ap_const_logic_1;
        else 
            output_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, bitcast_ln30_1_fu_1882_p1, bitcast_ln30_2_fu_1897_p1)
    begin
        if ((ap_enable_reg_pp0_iter11 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                output_0_d0 <= bitcast_ln30_2_fu_1897_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                output_0_d0 <= bitcast_ln30_1_fu_1882_p1;
            else 
                output_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            output_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_0_d1 <= grp_fu_394_p2;

    output_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_0_we0 <= ap_const_logic_1;
        else 
            output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_0_we1 <= ap_const_logic_1;
        else 
            output_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter11 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                output_1_address0 <= ap_const_lv64_2(2 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                output_1_address0 <= ap_const_lv64_0(2 - 1 downto 0);
            else 
                output_1_address0 <= "XX";
            end if;
        else 
            output_1_address0 <= "XX";
        end if; 
    end process;

    output_1_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    output_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_1_ce0 <= ap_const_logic_1;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            output_1_ce1 <= ap_const_logic_1;
        else 
            output_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, bitcast_ln30_3_fu_1887_p1, bitcast_ln30_5_fu_1907_p1)
    begin
        if ((ap_enable_reg_pp0_iter11 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                output_1_d0 <= bitcast_ln30_5_fu_1907_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                output_1_d0 <= bitcast_ln30_3_fu_1887_p1;
            else 
                output_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            output_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_1_d1 <= grp_fu_389_p2;

    output_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_1_we0 <= ap_const_logic_1;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            output_1_we1 <= ap_const_logic_1;
        else 
            output_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter11 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                output_2_address0 <= ap_const_lv64_2(2 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                output_2_address0 <= ap_const_lv64_0(2 - 1 downto 0);
            else 
                output_2_address0 <= "XX";
            end if;
        else 
            output_2_address0 <= "XX";
        end if; 
    end process;

    output_2_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    output_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_2_ce0 <= ap_const_logic_1;
        else 
            output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            output_2_ce1 <= ap_const_logic_1;
        else 
            output_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, bitcast_ln30_6_fu_1892_p1, bitcast_ln30_8_fu_1917_p1)
    begin
        if ((ap_enable_reg_pp0_iter11 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                output_2_d0 <= bitcast_ln30_8_fu_1917_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                output_2_d0 <= bitcast_ln30_6_fu_1892_p1;
            else 
                output_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            output_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    output_2_d1 <= grp_fu_394_p2;

    output_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            output_2_we0 <= ap_const_logic_1;
        else 
            output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_we1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            output_2_we1 <= ap_const_logic_1;
        else 
            output_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    res_10_fu_1687_p3 <= 
        grp_generic_fmax_float_s_fu_329_ap_return when (ymaggreater_6_fu_1681_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_12_fu_1745_p3 <= 
        grp_generic_fmax_float_s_fu_335_ap_return when (ymaggreater_7_fu_1739_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_14_fu_1803_p3 <= 
        grp_generic_fmax_float_s_fu_341_ap_return when (ymaggreater_8_fu_1797_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_16_fu_1861_p3 <= 
        grp_generic_fmax_float_s_fu_347_ap_return when (ymaggreater_9_fu_1855_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_18_fu_1405_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_fu_1385_p2(0) = '1') else 
        res_fu_1397_p3;
    res_19_fu_1463_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_1_fu_1443_p2(0) = '1') else 
        res_2_fu_1455_p3;
    res_20_fu_1521_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_2_fu_1501_p2(0) = '1') else 
        res_4_fu_1513_p3;
    res_21_fu_1753_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_6_fu_1733_p2(0) = '1') else 
        res_12_fu_1745_p3;
    res_22_fu_1811_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_7_fu_1791_p2(0) = '1') else 
        res_14_fu_1803_p3;
    res_23_fu_1869_p3 <= 
        ap_const_lv32_42FE0000 when (and_ln18_8_fu_1849_p2(0) = '1') else 
        res_16_fu_1861_p3;
    res_2_fu_1455_p3 <= 
        grp_generic_fmax_float_s_fu_335_ap_return when (ymaggreater_2_fu_1449_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_4_fu_1513_p3 <= 
        grp_generic_fmax_float_s_fu_341_ap_return when (ymaggreater_3_fu_1507_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_6_fu_1571_p3 <= 
        grp_generic_fmax_float_s_fu_347_ap_return when (ymaggreater_4_fu_1565_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_8_fu_1629_p3 <= 
        x_assign_s_generic_fmax_float_s_fu_353_ap_return when (ymaggreater_5_fu_1623_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    res_fu_1397_p3 <= 
        grp_generic_fmax_float_s_fu_329_ap_return when (ymaggreater_fu_1391_p2(0) = '1') else 
        ap_const_lv32_42FE0000;
    select_ln25_1_fu_1206_p3 <= 
        ap_const_lv32_3727C5AC when (and_ln25_1_fu_1200_p2(0) = '1') else 
        max_val_20_reg_2222;
    select_ln25_2_fu_1312_p3 <= 
        ap_const_lv32_3727C5AC when (and_ln25_2_fu_1306_p2(0) = '1') else 
        max_val_reg_2252;
    select_ln25_fu_1158_p3 <= 
        ap_const_lv32_3727C5AC when (and_ln25_fu_1152_p2(0) = '1') else 
        max_val_6_reg_2215;
    t_17_fu_496_p3 <= (ap_const_lv1_0 & trunc_ln313_fu_488_p1);
    t_18_fu_664_p3 <= (ap_const_lv1_0 & trunc_ln313_1_reg_1978);
    t_19_fu_819_p3 <= (ap_const_lv1_0 & trunc_ln313_2_reg_1998);
    t_20_fu_694_p3 <= (ap_const_lv1_0 & trunc_ln313_4_reg_2039);
    t_21_fu_889_p3 <= (ap_const_lv1_0 & trunc_ln313_5_reg_2059);
    t_22_fu_714_p3 <= (ap_const_lv1_0 & trunc_ln313_6_fu_706_p1);
    t_23_fu_919_p3 <= (ap_const_lv1_0 & trunc_ln313_7_reg_2141);
    t_24_fu_1105_p3 <= (ap_const_lv1_0 & trunc_ln313_8_reg_2161);
    t_fu_599_p3 <= (ap_const_lv1_0 & trunc_ln313_3_fu_591_p1);
    tmp_13_fu_834_p4 <= bitcast_ln16_2_fu_831_p1(30 downto 23);
    tmp_16_fu_992_p4 <= bitcast_ln16_3_fu_989_p1(30 downto 23);
    tmp_18_fu_1168_p4 <= bitcast_ln25_1_fu_1165_p1(30 downto 23);
    tmp_1_fu_509_p4 <= input_0_q1(30 downto 23);
    tmp_23_fu_1050_p4 <= bitcast_ln16_4_fu_1047_p1(30 downto 23);
    tmp_26_fu_1216_p4 <= bitcast_ln16_5_fu_1213_p1(30 downto 23);
    tmp_28_fu_1274_p4 <= bitcast_ln25_2_fu_1271_p1(30 downto 23);
    tmp_3_fu_1120_p4 <= bitcast_ln25_fu_1117_p1(30 downto 23);
    tmp_4_fu_539_p4 <= input_1_q1(30 downto 23);
    tmp_5_fu_764_p4 <= bitcast_ln16_fu_761_p1(30 downto 23);
    tmp_8_fu_569_p4 <= input_2_q1(30 downto 23);
    tmp_9_fu_934_p4 <= bitcast_ln16_1_fu_931_p1(30 downto 23);
    trunc_ln16_10_fu_710_p1 <= input_0_q0(23 - 1 downto 0);
    trunc_ln16_11_fu_737_p1 <= input_1_q0(23 - 1 downto 0);
    trunc_ln16_12_fu_1060_p1 <= bitcast_ln16_4_fu_1047_p1(23 - 1 downto 0);
    trunc_ln16_13_fu_751_p1 <= input_2_q0(23 - 1 downto 0);
    trunc_ln16_14_fu_1226_p1 <= bitcast_ln16_5_fu_1213_p1(23 - 1 downto 0);
    trunc_ln16_1_fu_535_p1 <= input_1_q1(23 - 1 downto 0);
    trunc_ln16_2_fu_774_p1 <= bitcast_ln16_fu_761_p1(23 - 1 downto 0);
    trunc_ln16_3_fu_565_p1 <= input_2_q1(23 - 1 downto 0);
    trunc_ln16_4_fu_944_p1 <= bitcast_ln16_1_fu_931_p1(23 - 1 downto 0);
    trunc_ln16_5_fu_595_p1 <= input_0_q0(23 - 1 downto 0);
    trunc_ln16_6_fu_622_p1 <= input_1_q0(23 - 1 downto 0);
    trunc_ln16_7_fu_844_p1 <= bitcast_ln16_2_fu_831_p1(23 - 1 downto 0);
    trunc_ln16_8_fu_636_p1 <= input_2_q0(23 - 1 downto 0);
    trunc_ln16_9_fu_1002_p1 <= bitcast_ln16_3_fu_989_p1(23 - 1 downto 0);
    trunc_ln16_fu_492_p1 <= input_0_q1(23 - 1 downto 0);
    trunc_ln25_1_fu_1178_p1 <= bitcast_ln25_1_fu_1165_p1(23 - 1 downto 0);
    trunc_ln25_2_fu_1284_p1 <= bitcast_ln25_2_fu_1271_p1(23 - 1 downto 0);
    trunc_ln25_fu_1130_p1 <= bitcast_ln25_fu_1117_p1(23 - 1 downto 0);
    trunc_ln313_1_fu_531_p1 <= input_1_q1(31 - 1 downto 0);
    trunc_ln313_2_fu_561_p1 <= input_2_q1(31 - 1 downto 0);
    trunc_ln313_3_fu_591_p1 <= input_0_q0(31 - 1 downto 0);
    trunc_ln313_4_fu_618_p1 <= input_1_q0(31 - 1 downto 0);
    trunc_ln313_5_fu_632_p1 <= input_2_q0(31 - 1 downto 0);
    trunc_ln313_6_fu_706_p1 <= input_0_q0(31 - 1 downto 0);
    trunc_ln313_7_fu_733_p1 <= input_1_q0(31 - 1 downto 0);
    trunc_ln313_8_fu_747_p1 <= input_2_q0(31 - 1 downto 0);
    trunc_ln313_fu_488_p1 <= input_0_q1(31 - 1 downto 0);
    x_fp_exp_1_fu_1417_p4 <= data_20_fu_1413_p1(30 downto 23);
    x_fp_exp_2_fu_1475_p4 <= data_21_fu_1471_p1(30 downto 23);
    x_fp_exp_3_fu_1533_p4 <= data_22_fu_1529_p1(30 downto 23);
    x_fp_exp_4_fu_1591_p4 <= data_23_fu_1587_p1(30 downto 23);
    x_fp_exp_5_fu_1649_p4 <= data_24_fu_1645_p1(30 downto 23);
    x_fp_exp_6_fu_1707_p4 <= data_25_fu_1703_p1(30 downto 23);
    x_fp_exp_7_fu_1765_p4 <= data_26_fu_1761_p1(30 downto 23);
    x_fp_exp_8_fu_1823_p4 <= data_27_fu_1819_p1(30 downto 23);
    x_fp_exp_fu_1359_p4 <= data_19_fu_1355_p1(30 downto 23);
    x_fp_sig_1_fu_1427_p1 <= data_20_fu_1413_p1(23 - 1 downto 0);
    x_fp_sig_2_fu_1485_p1 <= data_21_fu_1471_p1(23 - 1 downto 0);
    x_fp_sig_3_fu_1543_p1 <= data_22_fu_1529_p1(23 - 1 downto 0);
    x_fp_sig_4_fu_1601_p1 <= data_23_fu_1587_p1(23 - 1 downto 0);
    x_fp_sig_5_fu_1659_p1 <= data_24_fu_1645_p1(23 - 1 downto 0);
    x_fp_sig_6_fu_1717_p1 <= data_25_fu_1703_p1(23 - 1 downto 0);
    x_fp_sig_7_fu_1775_p1 <= data_26_fu_1761_p1(23 - 1 downto 0);
    x_fp_sig_8_fu_1833_p1 <= data_27_fu_1819_p1(23 - 1 downto 0);
    x_fp_sig_fu_1369_p1 <= data_19_fu_1355_p1(23 - 1 downto 0);
    ymaggreater_2_fu_1449_p2 <= "1" when (signed(data_20_fu_1413_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_3_fu_1507_p2 <= "1" when (signed(data_21_fu_1471_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_4_fu_1565_p2 <= "1" when (signed(data_22_fu_1529_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_5_fu_1623_p2 <= "1" when (signed(data_23_fu_1587_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_6_fu_1681_p2 <= "1" when (signed(data_24_fu_1645_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_7_fu_1739_p2 <= "1" when (signed(data_25_fu_1703_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_8_fu_1797_p2 <= "1" when (signed(data_26_fu_1761_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_9_fu_1855_p2 <= "1" when (signed(data_27_fu_1819_p1) < signed(ap_const_lv32_42FE0000)) else "0";
    ymaggreater_fu_1391_p2 <= "1" when (signed(data_19_fu_1355_p1) < signed(ap_const_lv32_42FE0000)) else "0";
end behav;
