<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" >
 <name>XXXX</name>
 <version>1.00</version>
 <description>for test</description>
 <addressUnitBits>8</addressUnitBits>
 <width>32</width>
 <size>32</size>
 <resetValue>0x00000000</resetValue>
 <resetMask>0xFFFFFFFF</resetMask>
 <peripherals>
  <peripheral>
  <name>AUDIO_CODEC</name>
  <description></description>
  <baseAddress>0x01C22C00</baseAddress>
  <interrupt>
   <name>AUDIO_CODEC</name>
   <value>61</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DA_CTL</name>
    <displayName>DA_CTL</displayName>
    <description>Digital Audio Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_FAT0</name>
    <displayName>DA_FAT0</displayName>
    <description>Digital Audio Format Register 0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_FAT1</name>
    <displayName>DA_FAT1</displayName>
    <description>Digital Audio Format Register 1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_ISTA</name>
    <displayName>DA_ISTA</displayName>
    <description>Digital Audio Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_RXFIFO</name>
    <displayName>DA_RXFIFO</displayName>
    <description>Digital Audio RX FIFO Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_FCTL</name>
    <displayName>DA_FCTL</displayName>
    <description>Digital Audio FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_FSTA</name>
    <displayName>DA_FSTA</displayName>
    <description>Digital Audio FIFO Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_INT</name>
    <displayName>DA_INT</displayName>
    <description>Digital Audio Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_TXFIFO</name>
    <displayName>DA_TXFIFO</displayName>
    <description>Digital Audio TX FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_CLKD</name>
    <displayName>DA_CLKD</displayName>
    <description>Digital Audio Clock Divide Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_TXCNT</name>
    <displayName>DA_TXCNT</displayName>
    <description>Digital Audio RX Sample Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_RXCNT</name>
    <displayName>DA_RXCNT</displayName>
    <description>Digital Audio TX Sample Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_TXCHSEL</name>
    <displayName>DA_TXCHSEL</displayName>
    <description>Digital Audio TX Channel Select register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_TXCHMAP</name>
    <displayName>DA_TXCHMAP</displayName>
    <description>Digital Audio TX Channel Mapping Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_RXCHSEL</name>
    <displayName>DA_RXCHSEL</displayName>
    <description>Digital Audio RX Channel Select register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DA_RXCHMAP</name>
    <displayName>DA_RXCHMAP</displayName>
    <description>Digital Audio RX Channel Mapping Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>Codec_RST</name>
    <displayName>Codec_RST</displayName>
    <description>Chip Soft Reset Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SYSCLK_CTL</name>
    <displayName>SYSCLK_CTL</displayName>
    <description>System Clock Control Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MOD_CLK_ENA</name>
    <displayName>MOD_CLK_ENA</displayName>
    <description>Module Clock Control Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MOD_RST_CTL</name>
    <displayName>MOD_RST_CTL</displayName>
    <description>Module Reset Control Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SYS_SR_CTRL</name>
    <displayName>SYS_SR_CTRL</displayName>
    <description>System Sample rate &amp; SRC Configuration Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SYS_SRC_CLK</name>
    <displayName>SYS_SRC_CLK</displayName>
    <description>System SRC Clock Source Select Register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SYS_DVC_MOD</name>
    <displayName>SYS_DVC_MOD</displayName>
    <description>System DVC Mode Select Register</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1CLK_CTRL</name>
    <displayName>AIF1CLK_CTRL</displayName>
    <description>AIF1 BCLK/LRCK Control Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_ADCDAT_CTRL</name>
    <displayName>AIF1_ADCDAT_CTRL</displayName>
    <description>AIF1 ADCDAT Control Register</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_DACDAT_CTRL</name>
    <displayName>AIF1_DACDAT_CTRL</displayName>
    <description>AIF1 DACDAT Control Register</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_MIXR_SRC</name>
    <displayName>AIF1_MIXR_SRC</displayName>
    <description>AIF1 Digital Mixer Source Select Register</description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_VOL_CTRL1</name>
    <displayName>AIF1_VOL_CTRL1</displayName>
    <description>AIF1 Volume Control 1 Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_VOL_CTRL2</name>
    <displayName>AIF1_VOL_CTRL2</displayName>
    <description>AIF1 Volume Control 2 Register</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_VOL_CTRL3</name>
    <displayName>AIF1_VOL_CTRL3</displayName>
    <description>AIF1 Volume Control 3 Register</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_VOL_CTRL4</name>
    <displayName>AIF1_VOL_CTRL4</displayName>
    <description>AIF1 Volume Control 4 Register</description>
    <addressOffset>0x25C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_MXR_GAIN</name>
    <displayName>AIF1_MXR_GAIN</displayName>
    <description>AIF1 Digital Mixer Gain Control Register</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF1_RXD_CTRL</name>
    <displayName>AIF1_RXD_CTRL</displayName>
    <description>AIF1 Receiver Data Discarding Control Register</description>
    <addressOffset>0x264</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_CLK_CTRL</name>
    <displayName>AIF2_CLK_CTRL</displayName>
    <description>AIF2 BCLK/LRCK Control Register</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_ADCDAT_CTRL</name>
    <displayName>AIF2_ADCDAT_CTRL</displayName>
    <description>AIF2 ADCDAT Control Register</description>
    <addressOffset>0x284</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_DACDAT_CTRL</name>
    <displayName>AIF2_DACDAT_CTRL</displayName>
    <description>AIF2 DACDAT Control Register</description>
    <addressOffset>0x288</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_MXR_SRC</name>
    <displayName>AIF2_MXR_SRC</displayName>
    <description>AIF2 Digital Mixer Source Select Register</description>
    <addressOffset>0x28C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_VOL_CTRL1</name>
    <displayName>AIF2_VOL_CTRL1</displayName>
    <description>AIF2 Volume Control 1 Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_VOL_CTRL2</name>
    <displayName>AIF2_VOL_CTRL2</displayName>
    <description>AIF2 Volume Control 2 Register</description>
    <addressOffset>0x298</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_MXR_GAIN</name>
    <displayName>AIF2_MXR_GAIN</displayName>
    <description>AIF2 Digital Mixer Gain Control Register</description>
    <addressOffset>0x2A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF2_RXD_CTRL</name>
    <displayName>AIF2_RXD_CTRL</displayName>
    <description>AIF2 Receiver Data Discarding Control Register</description>
    <addressOffset>0x2A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF3_CLK_CTRL</name>
    <displayName>AIF3_CLK_CTRL</displayName>
    <description>AIF3 BCLK/LRCK Control Register</description>
    <addressOffset>0x2C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF3_ADCDAT_CTRL</name>
    <displayName>AIF3_ADCDAT_CTRL</displayName>
    <description>AIF3 ADCDAT Control Register</description>
    <addressOffset>0x2C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF3_DACDAT_CTRL</name>
    <displayName>AIF3_DACDAT_CTRL</displayName>
    <description>AIF3 DACDAT Control Register</description>
    <addressOffset>0x2C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF3_SGP_CTRL</name>
    <displayName>AIF3_SGP_CTRL</displayName>
    <description>AIF3 Signal Path Control Register</description>
    <addressOffset>0x2CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AIF3_RXD_CTRL</name>
    <displayName>AIF3_RXD_CTRL</displayName>
    <description>AIF3 Receiver Data Discarding Control Register</description>
    <addressOffset>0x2E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC_DIG_CTRL</name>
    <displayName>ADC_DIG_CTRL</displayName>
    <description>ADC Digital Control Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC_VOL_CTRL</name>
    <displayName>ADC_VOL_CTRL</displayName>
    <description>ADC Volume Control Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ADC_DBG_CTRL</name>
    <displayName>ADC_DBG_CTRL</displayName>
    <description>ADC Debug Control Register</description>
    <addressOffset>0x308</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HMIC_CTRL1</name>
    <displayName>HMIC_CTRL1</displayName>
    <description>HMIC Control 1 Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HMIC_CTRL2</name>
    <displayName>HMIC_CTRL2</displayName>
    <description>HMIC Control 2 Register</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HMIC_STS</name>
    <displayName>HMIC_STS</displayName>
    <description>HMIC Status Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_DIG_CTRL</name>
    <displayName>DAC_DIG_CTRL</displayName>
    <description>DAC Digital Control Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_VOL_CTRL</name>
    <displayName>DAC_VOL_CTRL</displayName>
    <description>DAC Volume Control Register</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_DBG_CTRL</name>
    <displayName>DAC_DBG_CTRL</displayName>
    <description>DAC Debug Control Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_MXR_SRC</name>
    <displayName>DAC_MXR_SRC</displayName>
    <description>DAC Digital Mixer Source Select Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DAC_MXR_GAIN</name>
    <displayName>DAC_MXR_GAIN</displayName>
    <description>DAC Digital Mixer Gain Control Register</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLSTA</name>
    <displayName>AC_ADC_DAPLSTA</displayName>
    <description>ADC DAP Left Status Register</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRSTA</name>
    <displayName>AC_ADC_DAPRSTA</displayName>
    <description>ADC DAP Right Status Register</description>
    <addressOffset>0x404</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLCTRL</name>
    <displayName>AC_ADC_DAPLCTRL</displayName>
    <description>ADC DAP Left Channel Control Register</description>
    <addressOffset>0x408</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRCTRL</name>
    <displayName>AC_ADC_DAPRCTRL</displayName>
    <description>ADC DAP Right Channel Control Register</description>
    <addressOffset>0x40C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLTL</name>
    <displayName>AC_ADC_DAPLTL</displayName>
    <description>ADC DAP Left Target Level Register</description>
    <addressOffset>0x410</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRTL</name>
    <displayName>AC_ADC_DAPRTL</displayName>
    <description>ADC DAP Right Target Level Register</description>
    <addressOffset>0x414</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLHAC</name>
    <displayName>AC_ADC_DAPLHAC</displayName>
    <description>ADC DAP Left High Average Coef Register</description>
    <addressOffset>0x418</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLLAC</name>
    <displayName>AC_ADC_DAPLLAC</displayName>
    <description>ADC DAP Left Low Average Coef Register</description>
    <addressOffset>0x41C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRHAC</name>
    <displayName>AC_ADC_DAPRHAC</displayName>
    <description>ADC DAP Right High Average Coef Register</description>
    <addressOffset>0x420</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRLAC</name>
    <displayName>AC_ADC_DAPRLAC</displayName>
    <description>ADC DAP Right Low Average Coef Register</description>
    <addressOffset>0x424</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLDT</name>
    <displayName>AC_ADC_DAPLDT</displayName>
    <description>ADC DAP Left Decay Time Register</description>
    <addressOffset>0x428</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLAT</name>
    <displayName>AC_ADC_DAPLAT</displayName>
    <description>ADC DAP Left Attack Time Register</description>
    <addressOffset>0x42C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRDT</name>
    <displayName>AC_ADC_DAPRDT</displayName>
    <description>ADC DAP Right Decay Time Register</description>
    <addressOffset>0x430</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRAT</name>
    <displayName>AC_ADC_DAPRAT</displayName>
    <description>ADC DAP Right Attack Time Register</description>
    <addressOffset>0x434</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPNTH</name>
    <displayName>AC_ADC_DAPNTH</displayName>
    <description>ADC DAP Noise Threshold Register</description>
    <addressOffset>0x438</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLHNAC</name>
    <displayName>AC_ADC_DAPLHNAC</displayName>
    <description>ADC DAP Left Input Signal High Average Coef Register</description>
    <addressOffset>0x43C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPLLNAC</name>
    <displayName>AC_ADC_DAPLLNAC</displayName>
    <description>ADC DAP Left Input Signal Low Average Coef Register</description>
    <addressOffset>0x440</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRHNAC</name>
    <displayName>AC_ADC_DAPRHNAC</displayName>
    <description>ADC DAP Right Input Signal High Average Coef Register</description>
    <addressOffset>0x444</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_ADC_DAPRLNAC</name>
    <displayName>AC_ADC_DAPRLNAC</displayName>
    <description>ADC DAP Right Input Signal Low Average Coef Register</description>
    <addressOffset>0x448</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAPHHPFC</name>
    <displayName>AC_DAPHHPFC</displayName>
    <description>ADC DAP High HPF Coef Register</description>
    <addressOffset>0x44C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAPLHPFC</name>
    <displayName>AC_DAPLHPFC</displayName>
    <description>ADC DAP Low HPF Coef Register</description>
    <addressOffset>0x450</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAPOPT</name>
    <displayName>AC_DAPOPT</displayName>
    <description>ADC DAP Optimum Register</description>
    <addressOffset>0x454</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DAC_DAPCTRL</name>
    <displayName>AC_DAC_DAPCTRL</displayName>
    <description>DAC DAP Control Register</description>
    <addressOffset>0x480</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AGC_ENA</name>
    <displayName>AGC_ENA</displayName>
    <description>AGC Enable Register</description>
    <addressOffset>0x4D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRC_ENA</name>
    <displayName>DRC_ENA</displayName>
    <description>DRC Enable Register</description>
    <addressOffset>0x4D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC_BISTCR</name>
    <displayName>SRC_BISTCR</displayName>
    <description>SRC Bist control Register</description>
    <addressOffset>0x4D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC_BISTST</name>
    <displayName>SRC_BISTST</displayName>
    <description>SRC Bist Status Register</description>
    <addressOffset>0x4DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC1_CTRL1</name>
    <displayName>SRC1_CTRL1</displayName>
    <description>SRC1 Control 1 Register</description>
    <addressOffset>0x4E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC1_CTRL2</name>
    <displayName>SRC1_CTRL2</displayName>
    <description>SRC1 Control 2 Register</description>
    <addressOffset>0x4E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC1_CTRL3</name>
    <displayName>SRC1_CTRL3</displayName>
    <description>SRC1 Control 3 Register</description>
    <addressOffset>0x4E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC1_CTRL4</name>
    <displayName>SRC1_CTRL4</displayName>
    <description>SRC1 Control 4 Register</description>
    <addressOffset>0x4EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC2_CTRL1</name>
    <displayName>SRC2_CTRL1</displayName>
    <description>SRC2 Control 1 Register</description>
    <addressOffset>0x4F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC2_CTRL2</name>
    <displayName>SRC2_CTRL2</displayName>
    <description>SRC2 Control 2 Register</description>
    <addressOffset>0x4F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC2_CTRL3</name>
    <displayName>SRC2_CTRL3</displayName>
    <description>SRC2 Control 3 Register</description>
    <addressOffset>0x4F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SRC2_CTRL4</name>
    <displayName>SRC2_CTRL4</displayName>
    <description>SRC2 Control 4 Register</description>
    <addressOffset>0x4FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HHPFC</name>
    <displayName>AC_DRC0_HHPFC</displayName>
    <description>DRC0 High HPF Coef Register</description>
    <addressOffset>0x600</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LHPFC</name>
    <displayName>AC_DRC0_LHPFC</displayName>
    <description>DRC0 Low HPF Coef Register</description>
    <addressOffset>0x604</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_CTRL</name>
    <displayName>AC_DRC0_CTRL</displayName>
    <description>DRC0 Control Register</description>
    <addressOffset>0x608</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LPFHAT</name>
    <displayName>AC_DRC0_LPFHAT</displayName>
    <description>DRC0 Left Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x60C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LPFLAT</name>
    <displayName>AC_DRC0_LPFLAT</displayName>
    <description>DRC0 Left Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x610</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_RPFHAT</name>
    <displayName>AC_DRC0_RPFHAT</displayName>
    <description>DRC0 Right Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x614</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_RPFLAT</name>
    <displayName>AC_DRC0_RPFLAT</displayName>
    <description>DRC0 Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x618</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LPFHRT</name>
    <displayName>AC_DRC0_LPFHRT</displayName>
    <description>DRC0 Left Peak Filter High Release Time Coef Register</description>
    <addressOffset>0x61C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LPFLRT</name>
    <displayName>AC_DRC0_LPFLRT</displayName>
    <description>DRC0 Left Peak Filter Low Release Time Coef Register</description>
    <addressOffset>0x620</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_RPFHRT</name>
    <displayName>AC_DRC0_RPFHRT</displayName>
    <description>DRC0 Right Peak filter High Release Time Coef Register</description>
    <addressOffset>0x624</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_RPFLRT</name>
    <displayName>AC_DRC0_RPFLRT</displayName>
    <description>DRC0 Right Peak filter Low Release Time Coef Register</description>
    <addressOffset>0x628</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LRMSHAT</name>
    <displayName>AC_DRC0_LRMSHAT</displayName>
    <description>DRC0 Left RMS Filter High Coef Register</description>
    <addressOffset>0x62C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LRMSLAT</name>
    <displayName>AC_DRC0_LRMSLAT</displayName>
    <description>DRC0 Left RMS Filter Low Coef Register</description>
    <addressOffset>0x630</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_RRMSHAT</name>
    <displayName>AC_DRC0_RRMSHAT</displayName>
    <description>DRC0 Right RMS Filter High Coef Register</description>
    <addressOffset>0x634</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_RRMSLAT</name>
    <displayName>AC_DRC0_RRMSLAT</displayName>
    <description>DRC0 Right RMS Filter Low Coef Register</description>
    <addressOffset>0x638</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HCT</name>
    <displayName>AC_DRC0_HCT</displayName>
    <description>DRC0 Compressor Theshold High Setting Register</description>
    <addressOffset>0x63C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LCT</name>
    <displayName>AC_DRC0_LCT</displayName>
    <description>DRC0 Compressor Slope High Setting Register</description>
    <addressOffset>0x640</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HKC</name>
    <displayName>AC_DRC0_HKC</displayName>
    <description>DRC0 Compressor Slope High Setting Register</description>
    <addressOffset>0x644</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LKC</name>
    <displayName>AC_DRC0_LKC</displayName>
    <description>DRC0 Compressor Slope Low Setting Register</description>
    <addressOffset>0x648</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HOPC</name>
    <displayName>AC_DRC0_HOPC</displayName>
    <description>DRC0 Compressor High Output at Compressor Threshold Register</description>
    <addressOffset>0x64C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LOPC</name>
    <displayName>AC_DRC0_LOPC</displayName>
    <description>DRC0 Compressor Low Output at Compressor Threshold Register</description>
    <addressOffset>0x650</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HLT</name>
    <displayName>AC_DRC0_HLT</displayName>
    <description>DRC0 Limiter Theshold High Setting Register</description>
    <addressOffset>0x654</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LLT</name>
    <displayName>AC_DRC0_LLT</displayName>
    <description>DRC0 Limiter Theshold Low Setting Register</description>
    <addressOffset>0x658</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HKl</name>
    <displayName>AC_DRC0_HKl</displayName>
    <description>DRC0 Limiter Slope High Setting Register</description>
    <addressOffset>0x65C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LKl</name>
    <displayName>AC_DRC0_LKl</displayName>
    <description>DRC0 Limiter Slope Low Setting Register</description>
    <addressOffset>0x660</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HOPL</name>
    <displayName>AC_DRC0_HOPL</displayName>
    <description>DRC0 Limiter High Output at Limiter Threshold</description>
    <addressOffset>0x664</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LOPL</name>
    <displayName>AC_DRC0_LOPL</displayName>
    <description>DRC0 Limiter Low Output at Limiter Threshold</description>
    <addressOffset>0x668</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HET</name>
    <displayName>AC_DRC0_HET</displayName>
    <description>DRC0 Expander Theshold High Setting Register</description>
    <addressOffset>0x66C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LET</name>
    <displayName>AC_DRC0_LET</displayName>
    <description>DRC0 Expander Theshold Low Setting Register</description>
    <addressOffset>0x670</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HKE</name>
    <displayName>AC_DRC0_HKE</displayName>
    <description>DRC0 Expander Slope High Setting Register</description>
    <addressOffset>0x674</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LKE</name>
    <displayName>AC_DRC0_LKE</displayName>
    <description>DRC0 Expander Slope Low Setting Register</description>
    <addressOffset>0x678</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HOPE</name>
    <displayName>AC_DRC0_HOPE</displayName>
    <description>DRC0 Expander High Output at Expander Threshold</description>
    <addressOffset>0x67C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LOPE</name>
    <displayName>AC_DRC0_LOPE</displayName>
    <description>DRC0 Expander Low Output at Expander Threshold</description>
    <addressOffset>0x680</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_HKN</name>
    <displayName>AC_DRC0_HKN</displayName>
    <description>DRC0 Linear Slope High Setting Register</description>
    <addressOffset>0x684</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_LKN</name>
    <displayName>AC_DRC0_LKN</displayName>
    <description>DRC0 Linear Slope Low Setting Register</description>
    <addressOffset>0x688</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_SFHAT</name>
    <displayName>AC_DRC0_SFHAT</displayName>
    <description>DRC0 Smooth filter Gain High Attack Time Coef Register</description>
    <addressOffset>0x68C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_SFLAT</name>
    <displayName>AC_DRC0_SFLAT</displayName>
    <description>DRC0 Smooth filter Gain Low Attack Time Coef Register</description>
    <addressOffset>0x690</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_SFHRT</name>
    <displayName>AC_DRC0_SFHRT</displayName>
    <description>DRC0 Smooth filter Gain High Release Time Coef Register</description>
    <addressOffset>0x694</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_SFLRT</name>
    <displayName>AC_DRC0_SFLRT</displayName>
    <description>DRC0 Smooth filter Gain Low Release Time Coef Register</description>
    <addressOffset>0x698</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_MXGHS</name>
    <displayName>AC_DRC0_MXGHS</displayName>
    <description>DRC0 MAX Gain High Setting Register</description>
    <addressOffset>0x69C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_MXGLS</name>
    <displayName>AC_DRC0_MXGLS</displayName>
    <description>DRC0 MAX Gain Low Setting Register</description>
    <addressOffset>0x6A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_MNGHS</name>
    <displayName>AC_DRC0_MNGHS</displayName>
    <description>DRC0 MIN Gain High Setting Register</description>
    <addressOffset>0x6A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_MNGLS</name>
    <displayName>AC_DRC0_MNGLS</displayName>
    <description>DRC0 MIN Gain Low Setting Register</description>
    <addressOffset>0x6A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_EPSHC</name>
    <displayName>AC_DRC0_EPSHC</displayName>
    <description>DRC0 Expander Smooth Time High Coef Register</description>
    <addressOffset>0x6AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_EPSLC</name>
    <displayName>AC_DRC0_EPSLC</displayName>
    <description>DRC0 Expander Smooth Time Low Coef Register</description>
    <addressOffset>0x6B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC0_OPT</name>
    <displayName>AC_DRC0_OPT</displayName>
    <description>Was: 0x6AC DRC0 Optimum Register</description>
    <addressOffset>0x6BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HHPFC</name>
    <displayName>AC_DRC1_HHPFC</displayName>
    <description>DRC1 High HPF Coef Register</description>
    <addressOffset>0x700</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LHPFC</name>
    <displayName>AC_DRC1_LHPFC</displayName>
    <description>DRC1 Low HPF Coef Register</description>
    <addressOffset>0x704</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_CTRL</name>
    <displayName>AC_DRC1_CTRL</displayName>
    <description>DRC1 Control Register</description>
    <addressOffset>0x708</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LPFHAT</name>
    <displayName>AC_DRC1_LPFHAT</displayName>
    <description>DRC1 Left Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x70C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LPFLAT</name>
    <displayName>AC_DRC1_LPFLAT</displayName>
    <description>DRC1 Left Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x710</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_RPFHAT</name>
    <displayName>AC_DRC1_RPFHAT</displayName>
    <description>DRC1 Right Peak Filter High Attack Time Coef Register</description>
    <addressOffset>0x714</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_RPFLAT</name>
    <displayName>AC_DRC1_RPFLAT</displayName>
    <description>DRC1 Peak Filter Low Attack Time Coef Register</description>
    <addressOffset>0x718</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LPFHRT</name>
    <displayName>AC_DRC1_LPFHRT</displayName>
    <description>DRC1 Left Peak Filter High Release Time Coef Register</description>
    <addressOffset>0x71C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LPFLRT</name>
    <displayName>AC_DRC1_LPFLRT</displayName>
    <description>DRC1 Left Peak Filter Low Release Time Coef Register</description>
    <addressOffset>0x720</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_RPFHRT</name>
    <displayName>AC_DRC1_RPFHRT</displayName>
    <description>DRC1 Right Peak filter High Release Time Coef Register</description>
    <addressOffset>0x724</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_RPFLRT</name>
    <displayName>AC_DRC1_RPFLRT</displayName>
    <description>DRC1 Right Peak filter Low Release Time Coef Register</description>
    <addressOffset>0x728</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LRMSHAT</name>
    <displayName>AC_DRC1_LRMSHAT</displayName>
    <description>DRC1 Left RMS Filter High Coef Register</description>
    <addressOffset>0x72C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LRMSLAT</name>
    <displayName>AC_DRC1_LRMSLAT</displayName>
    <description>DRC1 Left RMS Filter Low Coef Register</description>
    <addressOffset>0x730</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_RRMSHAT</name>
    <displayName>AC_DRC1_RRMSHAT</displayName>
    <description>DRC1 Right RMS Filter High Coef Register</description>
    <addressOffset>0x734</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_RRMSLAT</name>
    <displayName>AC_DRC1_RRMSLAT</displayName>
    <description>DRC1 Right RMS Filter Low Coef Register</description>
    <addressOffset>0x738</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HCT</name>
    <displayName>AC_DRC1_HCT</displayName>
    <description>DRC1 Compressor Theshold High Setting Register</description>
    <addressOffset>0x73C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LCT</name>
    <displayName>AC_DRC1_LCT</displayName>
    <description>DRC1 Compressor Slope High Setting Register</description>
    <addressOffset>0x740</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HKC</name>
    <displayName>AC_DRC1_HKC</displayName>
    <description>DRC1 Compressor Slope High Setting Register</description>
    <addressOffset>0x744</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LKC</name>
    <displayName>AC_DRC1_LKC</displayName>
    <description>DRC1 Compressor Slope Low Setting Register</description>
    <addressOffset>0x748</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HOPC</name>
    <displayName>AC_DRC1_HOPC</displayName>
    <description>DRC1 Compressor High Output at Compressor Threshold</description>
    <addressOffset>0x74C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LOPC</name>
    <displayName>AC_DRC1_LOPC</displayName>
    <description>DRC1 Compressor Low Output at Compressor Threshold Register</description>
    <addressOffset>0x750</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HLT</name>
    <displayName>AC_DRC1_HLT</displayName>
    <description>DRC1 Limiter Theshold High Setting Register</description>
    <addressOffset>0x754</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LLT</name>
    <displayName>AC_DRC1_LLT</displayName>
    <description>DRC1 Limiter Theshold Low Setting Register</description>
    <addressOffset>0x758</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HKl</name>
    <displayName>AC_DRC1_HKl</displayName>
    <description>DRC1 Limiter Slope High Setting Register</description>
    <addressOffset>0x75C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LKl</name>
    <displayName>AC_DRC1_LKl</displayName>
    <description>DRC1 Limiter Slope Low Setting Register</description>
    <addressOffset>0x760</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HOPL</name>
    <displayName>AC_DRC1_HOPL</displayName>
    <description>DRC1 Limiter High Output at Limiter Threshold</description>
    <addressOffset>0x764</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LOPL</name>
    <displayName>AC_DRC1_LOPL</displayName>
    <description>DRC1 Limiter Low Output at Limiter Threshold</description>
    <addressOffset>0x768</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HET</name>
    <displayName>AC_DRC1_HET</displayName>
    <description>DRC1 Expander Theshold High Setting Register</description>
    <addressOffset>0x76C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LET</name>
    <displayName>AC_DRC1_LET</displayName>
    <description>DRC1 Expander Theshold Low Setting Register</description>
    <addressOffset>0x770</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HKE</name>
    <displayName>AC_DRC1_HKE</displayName>
    <description>DRC1 Expander Slope High Setting Register</description>
    <addressOffset>0x774</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LKE</name>
    <displayName>AC_DRC1_LKE</displayName>
    <description>DRC1 Expander Slope Low Setting Register</description>
    <addressOffset>0x778</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HOPE</name>
    <displayName>AC_DRC1_HOPE</displayName>
    <description>DRC1 Expander High Output at Expander Threshold</description>
    <addressOffset>0x77C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LOPE</name>
    <displayName>AC_DRC1_LOPE</displayName>
    <description>DRC1 Expander Low Output at Expander Threshold</description>
    <addressOffset>0x780</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_HKN</name>
    <displayName>AC_DRC1_HKN</displayName>
    <description>DRC1 Linear Slope High Setting Register</description>
    <addressOffset>0x784</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_LKN</name>
    <displayName>AC_DRC1_LKN</displayName>
    <description>DRC1 Linear Slope Low Setting Register</description>
    <addressOffset>0x788</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_SFHAT</name>
    <displayName>AC_DRC1_SFHAT</displayName>
    <description>DRC1 Smooth filter Gain High Attack Time Coef Register</description>
    <addressOffset>0x78C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_SFLAT</name>
    <displayName>AC_DRC1_SFLAT</displayName>
    <description>DRC1 Smooth filter Gain Low Attack Time Coef Register</description>
    <addressOffset>0x790</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_SFHRT</name>
    <displayName>AC_DRC1_SFHRT</displayName>
    <description>DRC1 Smooth filter Gain High Release Time Coef Register</description>
    <addressOffset>0x794</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_SFLRT</name>
    <displayName>AC_DRC1_SFLRT</displayName>
    <description>DRC1 Smooth filter Gain Low Release Time Coef Register</description>
    <addressOffset>0x798</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_MXGHS</name>
    <displayName>AC_DRC1_MXGHS</displayName>
    <description>DRC1 MAX Gain High Setting Register</description>
    <addressOffset>0x79C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_MXGLS</name>
    <displayName>AC_DRC1_MXGLS</displayName>
    <description>DRC1 MAX Gain Low Setting Register</description>
    <addressOffset>0x7A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_MNGHS</name>
    <displayName>AC_DRC1_MNGHS</displayName>
    <description>DRC1 MIN Gain High Setting Register</description>
    <addressOffset>0x7A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_MNGLS</name>
    <displayName>AC_DRC1_MNGLS</displayName>
    <description>DRC1 MIN Gain Low Setting Register</description>
    <addressOffset>0x7A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_EPSHC</name>
    <displayName>AC_DRC1_EPSHC</displayName>
    <description>DRC1 Expander Smooth Time High Coef Register</description>
    <addressOffset>0x7AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_EPSLC</name>
    <displayName>AC_DRC1_EPSLC</displayName>
    <description>DRC1 Expander Smooth Time Low Coef Register</description>
    <addressOffset>0x7B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DRC1_OPT</name>
    <displayName>AC_DRC1_OPT</displayName>
    <description>DRC1 Optimum Register</description>
    <addressOffset>0x7B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>C0_CPUX_CFG</name>
  <description></description>
  <baseAddress>0x01700000</baseAddress>
  <registers>
   <register>
    <name>C_CTRL_REG0</name>
    <displayName>C_CTRL_REG0</displayName>
    <description>Cluster Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C_CTRL_REG1</name>
    <displayName>C_CTRL_REG1</displayName>
    <description>Cluster Control Register1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CACHE_CFG_REG0</name>
    <displayName>CACHE_CFG_REG0</displayName>
    <description>Cache parameters configuration register0</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CACHE_CFG_REG1</name>
    <displayName>CACHE_CFG_REG1</displayName>
    <description>Cache parameters configuration register1</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG0</name>
    <displayName>GENER_CTRL_REG0</displayName>
    <description>General Control Register0</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C_CPU_STATUS</name>
    <displayName>C_CPU_STATUS</displayName>
    <description>Cluster CPU Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_STATUS_REG</name>
    <displayName>L2_STATUS_REG</displayName>
    <description>L2 Status Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C_RST_CTRL</name>
    <displayName>C_RST_CTRL</displayName>
    <description>Cluster Reset Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000A0</addressOffset>
    <registers>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>Reset Vector Base Address Registerx_L</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>Reset Vector Base Address Registerx_H</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>CCU</name>
  <description></description>
  <baseAddress>0x01C20000</baseAddress>
  <registers>
   <register>
    <name>PLL_CPUX_CTRL_REG</name>
    <displayName>PLL_CPUX_CTRL_REG</displayName>
    <description>PLL_CPUX Control Register </description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_CTRL_REG</name>
    <displayName>PLL_AUDIO_CTRL_REG</displayName>
    <description>PLL_AUDIO Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_CTRL_REG</name>
    <displayName>PLL_VE_CTRL_REG</displayName>
    <description>PLL_VE Control Register </description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_CTRL_REG</name>
    <displayName>PLL_DDR0_CTRL_REG</displayName>
    <description>PLL_DDR0 Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERIPH0_CTRL_REG</name>
    <displayName>PLL_PERIPH0_CTRL_REG</displayName>
    <description>PLL_PERIPH0 Control Register </description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERIPH1_CTRL_REG</name>
    <displayName>PLL_PERIPH1_CTRL_REG</displayName>
    <description>PLL_PERIPH1 Control Register </description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU_CTRL_REG</name>
    <displayName>PLL_GPU_CTRL_REG</displayName>
    <description>PLL_GPU Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_MIPI_CTRL_REG</name>
    <displayName>PLL_MIPI_CTRL_REG</displayName>
    <description>PLL_MIPI Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_HSIC_CTRL_REG</name>
    <displayName>PLL_HSIC_CTRL_REG</displayName>
    <description>PLL_HSIC Control Register </description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_CTRL_REG</name>
    <displayName>PLL_DE_CTRL_REG</displayName>
    <description>PLL_DE Control Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_CTRL_REG</name>
    <displayName>PLL_DDR1_CTRL_REG</displayName>
    <description>PLL_DDR1 Control Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CPUX_AXI_CFG_REG</name>
    <displayName>CPUX_AXI_CFG_REG</displayName>
    <description>CPUX/AXI Configuration Register </description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AHB1_APB1_CFG_REG</name>
    <displayName>AHB1_APB1_CFG_REG</displayName>
    <description>AHB1/APB1 Configuration Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB2_CFG_REG</name>
    <displayName>APB2_CFG_REG</displayName>
    <description>APB2 Configuration Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AHB2_CFG_REG</name>
    <displayName>AHB2_CFG_REG</displayName>
    <description>AHB2 Configuration Register</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_CLK_GATING_REG0</name>
    <displayName>BUS_CLK_GATING_REG0</displayName>
    <description>Bus Clock Gating Register 0</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_CLK_GATING_REG1</name>
    <displayName>BUS_CLK_GATING_REG1</displayName>
    <description>Bus Clock Gating Register 1</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_CLK_GATING_REG2</name>
    <displayName>BUS_CLK_GATING_REG2</displayName>
    <description>Bus Clock Gating Register 2</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_CLK_GATING_REG3</name>
    <displayName>BUS_CLK_GATING_REG3</displayName>
    <description>Bus Clock Gating Register 3</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_CLK_GATING_REG4</name>
    <displayName>BUS_CLK_GATING_REG4</displayName>
    <description>Bus Clock Gating Register 4</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_CLK_REG</name>
    <displayName>THS_CLK_REG</displayName>
    <description>THS Clock Register</description>
    <addressOffset>0x074</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND_CLK_REG</name>
    <displayName>NAND_CLK_REG</displayName>
    <description>NAND Clock Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SDMMC0_CLK_REG</name>
    <displayName>SDMMC0_CLK_REG</displayName>
    <description>SDMMC0 Clock Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SDMMC1_CLK_REG</name>
    <displayName>SDMMC1_CLK_REG</displayName>
    <description>SDMMC1 Clock Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SDMMC2_CLK_REG</name>
    <displayName>SDMMC2_CLK_REG</displayName>
    <description>SDMMC2 Clock Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TS_CLK_REG</name>
    <displayName>TS_CLK_REG</displayName>
    <description>TS Clock Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CLK_REG</name>
    <displayName>CE_CLK_REG</displayName>
    <description>CE Clock Register</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI0_CLK_REG</name>
    <displayName>SPI0_CLK_REG</displayName>
    <description>SPI0 Clock Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI1_CLK_REG</name>
    <displayName>SPI1_CLK_REG</displayName>
    <description>SPI1 Clock Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_0_CLK_REG</name>
    <displayName>I2S_PCM_0_CLK_REG</displayName>
    <description>I2S/PCM-0 Clock Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_1_CLK_REG</name>
    <displayName>I2S_PCM_1_CLK_REG</displayName>
    <description>I2S/PCM-1 Clock Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_2_CLK_REG</name>
    <displayName>I2S_PCM_2_CLK_REG</displayName>
    <description>I2S/PCM-2 Clock Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPDIF_CLK_REG</name>
    <displayName>SPDIF_CLK_REG</displayName>
    <description>SPDIF Clock Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_CFG_REG</name>
    <displayName>USBPHY_CFG_REG</displayName>
    <description>USBPHY Configuration Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_CFG_REG</name>
    <displayName>DRAM_CFG_REG</displayName>
    <description>DRAM Configuration Register</description>
    <addressOffset>0x0F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_CFG_REG</name>
    <displayName>PLL_DDR_CFG_REG</displayName>
    <description>PLL_DDR Configuration Register</description>
    <addressOffset>0x0F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_RST_REG</name>
    <displayName>MBUS_RST_REG</displayName>
    <description>MBUS Reset Register</description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_CLK_GATING_REG</name>
    <displayName>DRAM_CLK_GATING_REG</displayName>
    <description>DRAM Clock Gating Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_CLK_REG</name>
    <displayName>DE_CLK_REG</displayName>
    <description>DE Clock Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON0_CLK_REG</name>
    <displayName>TCON0_CLK_REG</displayName>
    <description>TCON0 Clock Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_CLK_REG</name>
    <displayName>TCON1_CLK_REG</displayName>
    <description>TCON1 Clock Register</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DEINTERLACE_CLK_REG</name>
    <displayName>DEINTERLACE_CLK_REG</displayName>
    <description>DEINTERLACE Clock Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_MISC_CLK_REG</name>
    <displayName>CSI_MISC_CLK_REG</displayName>
    <description>CSI_MISC Clock Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_CLK_REG</name>
    <displayName>CSI_CLK_REG</displayName>
    <description>CSI Clock Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_CLK_REG</name>
    <displayName>VE_CLK_REG</displayName>
    <description>VE Clock Register</description>
    <addressOffset>0x13C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AC_DIG_CLK_REG</name>
    <displayName>AC_DIG_CLK_REG</displayName>
    <description>AC Digital Clock Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CLK_REG</name>
    <displayName>AVS_CLK_REG</displayName>
    <description>AVS Clock Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_CLK_REG</name>
    <displayName>HDMI_CLK_REG</displayName>
    <description>HDMI Clock Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HDMI_SLOW_CLK_REG</name>
    <displayName>HDMI_SLOW_CLK_REG</displayName>
    <description>HDMI Slow Clock Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_CLK_REG</name>
    <displayName>MBUS_CLK_REG</displayName>
    <description>MBUS Clock Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MIPI_DSI_CLK_REG</name>
    <displayName>MIPI_DSI_CLK_REG</displayName>
    <description></description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_CLK_REG</name>
    <displayName>GPU_CLK_REG</displayName>
    <description>GPU Clock Register</description>
    <addressOffset>0x1A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_STABLE_TIME_REG0</name>
    <displayName>PLL_STABLE_TIME_REG0</displayName>
    <description>PLL Stable Time Register0</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_STABLE_TIME_REG1</name>
    <displayName>PLL_STABLE_TIME_REG1</displayName>
    <description>PLL Stable Time Register1</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERIPH1_BIAS_REG</name>
    <displayName>PLL_PERIPH1_BIAS_REG</displayName>
    <description>PLL_PERIPH1 Bias Register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_BIAS_REG</name>
    <displayName>PLL_CPUX_BIAS_REG</displayName>
    <description>PLL_CPUX Bias Register</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_BIAS_REG</name>
    <displayName>PLL_AUDIO_BIAS_REG</displayName>
    <description>PLL_AUDIO Bias Register</description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_BIAS_REG</name>
    <displayName>PLL_VIDEO0_BIAS_REG</displayName>
    <description>PLL_VIDEO0 Bias Register</description>
    <addressOffset>0x228</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_BIAS_REG</name>
    <displayName>PLL_VE_BIAS_REG</displayName>
    <description>PLL_VE Bias Register</description>
    <addressOffset>0x22C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_BIAS_REG</name>
    <displayName>PLL_DDR0_BIAS_REG</displayName>
    <description>PLL_DDR0 Bias Register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERIPH0_BIAS_REG</name>
    <displayName>PLL_PERIPH0_BIAS_REG</displayName>
    <description>PLL_PERIPH0 Bias Register</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_BIAS_REG</name>
    <displayName>PLL_VIDEO1_BIAS_REG</displayName>
    <description>PLL_VIDEO1 Bias Register</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU_BIAS_REG</name>
    <displayName>PLL_GPU_BIAS_REG</displayName>
    <description>PLL_GPU Bias Register</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_MIPI_BIAS_REG</name>
    <displayName>PLL_MIPI_BIAS_REG</displayName>
    <description>PLL_MIPI Bias Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_HSIC_BIAS_REG</name>
    <displayName>PLL_HSIC_BIAS_REG</displayName>
    <description>PLL_HSIC Bias Register</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_BIAS_REG</name>
    <displayName>PLL_DE_BIAS_REG</displayName>
    <description>PLL_DE Bias Register</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_BIAS_REG</name>
    <displayName>PLL_DDR1_BIAS_REG</displayName>
    <description>PLL_DDR1 Bias Register</description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_TUN_REG</name>
    <displayName>PLL_CPUX_TUN_REG</displayName>
    <description>PLL_CPUX Tuning Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_TUN_REG</name>
    <displayName>PLL_DDR0_TUN_REG</displayName>
    <description>PLL_DDR0 Tuning Register</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_MIPI_TUN_REG</name>
    <displayName>PLL_MIPI_TUN_REG</displayName>
    <description>PLL_MIPI Tuning Register</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERIPH1_PAT_CTRL_REG</name>
    <displayName>PLL_PERIPH1_PAT_CTRL_REG</displayName>
    <description>PLL_PERIPH1 Pattern Control Register</description>
    <addressOffset>0x27C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_PAT_CTRL_REG</name>
    <displayName>PLL_CPUX_PAT_CTRL_REG</displayName>
    <description>PLL_CPUX Pattern Control Register </description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_PAT_CTRL_REG</name>
    <displayName>PLL_AUDIO_PAT_CTRL_REG</displayName>
    <description>PLL_AUDIO Pattern Control Register</description>
    <addressOffset>0x284</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern Control Register</description>
    <addressOffset>0x288</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT_CTRL_REG</name>
    <displayName>PLL_VE_PAT_CTRL_REG</displayName>
    <description>PLL_VE Pattern Control Register</description>
    <addressOffset>0x28C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR0_PAT_CTRL_REG</name>
    <displayName>PLL_DDR0_PAT_CTRL_REG</displayName>
    <description>PLL_DDR0 Pattern Control Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern Control Register</description>
    <addressOffset>0x298</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU_PAT_CTRL_REG</name>
    <displayName>PLL_GPU_PAT_CTRL_REG</displayName>
    <description>PLL_GPU Pattern Control Register</description>
    <addressOffset>0x29C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_MIPI_PAT_CTRL_REG</name>
    <displayName>PLL_MIPI_PAT_CTRL_REG</displayName>
    <description>PLL_MIPI Pattern Control Register</description>
    <addressOffset>0x2A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_HSIC_PAT_CTRL_REG</name>
    <displayName>PLL_HSIC_PAT_CTRL_REG</displayName>
    <description>PLL_HSIC Pattern Control Register</description>
    <addressOffset>0x2A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DE_PAT_CTRL_REG</name>
    <displayName>PLL_DE_PAT_CTRL_REG</displayName>
    <description>PLL_DE Pattern Control Register</description>
    <addressOffset>0x2A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_PAT_CTRL_REG0</name>
    <displayName>PLL_DDR1_PAT_CTRL_REG0</displayName>
    <description>PLL_DDR1 Pattern Control Register0</description>
    <addressOffset>0x2AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR1_PAT_CTRL_REG1</name>
    <displayName>PLL_DDR1_PAT_CTRL_REG1</displayName>
    <description>PLL_DDR1 Pattern Control Register1</description>
    <addressOffset>0x2B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_SOFT_RST_REG0</name>
    <displayName>BUS_SOFT_RST_REG0</displayName>
    <description>Bus Software Reset Register 0</description>
    <addressOffset>0x2C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_SOFT_RST_REG1</name>
    <displayName>BUS_SOFT_RST_REG1</displayName>
    <description>Bus Software Reset Register 1</description>
    <addressOffset>0x2C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_SOFT_RST_REG2</name>
    <displayName>BUS_SOFT_RST_REG2</displayName>
    <description>Bus Software Reset Register 2</description>
    <addressOffset>0x2C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_SOFT_RST_REG3</name>
    <displayName>BUS_SOFT_RST_REG3</displayName>
    <description>Bus Software Reset Register 3</description>
    <addressOffset>0x2D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_SOFT_RST_REG4</name>
    <displayName>BUS_SOFT_RST_REG4</displayName>
    <description>Bus Software Reset Register 4</description>
    <addressOffset>0x2D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCM_SEC_SWITCH_REG</name>
    <displayName>CCM_SEC_SWITCH_REG</displayName>
    <description>CCM Security Switch Register</description>
    <addressOffset>0x2F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PS_CTRL_REG</name>
    <displayName>PS_CTRL_REG</displayName>
    <description>PS Control Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PS_CNT_REG</name>
    <displayName>PS_CNT_REG</displayName>
    <description>PS Counter Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_LOCK_CTRL_REG</name>
    <displayName>PLL_LOCK_CTRL_REG</displayName>
    <description>PLL Lock Control Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CE_NS</name>
  <description></description>
  <baseAddress>0x03040000</baseAddress>
  <registers>
   <register>
    <name>CE_TDA</name>
    <displayName>CE_TDA</displayName>
    <description>Task Descriptor Address</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ICR</name>
    <displayName>CE_ICR</displayName>
    <description>Interrupt Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ISR</name>
    <displayName>CE_ISR</displayName>
    <description>Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TLR</name>
    <displayName>CE_TLR</displayName>
    <description>Task Load Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TSR</name>
    <displayName>CE_TSR</displayName>
    <description>Task Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_ESR</name>
    <displayName>CE_ESR</displayName>
    <description>Error Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CSA</name>
    <displayName>CE_CSA</displayName>
    <description>DMA Current Source Address</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CDA</name>
    <displayName>CE_CDA</displayName>
    <description>DMA Current Destination Address</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_TPR</name>
    <displayName>CE_TPR</displayName>
    <description>Throughput Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="CE_NS">
  <name>CE_S</name>
  <baseAddress>0x03040800</baseAddress>
  </peripheral>
  <peripheral>
  <name>CIR_RX</name>
  <description></description>
  <baseAddress>0x01F02000</baseAddress>
  <registers>
   <register>
    <name>CIR_CTL</name>
    <displayName>CIR_CTL</displayName>
    <description>CIR Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXPCFG</name>
    <displayName>CIR_RXPCFG</displayName>
    <description>CIR Receiver Pulse Configure Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXFIFO</name>
    <displayName>CIR_RXFIFO</displayName>
    <description>CIR Receiver FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXINT</name>
    <displayName>CIR_RXINT</displayName>
    <description>CIR Receiver Interrupt Control Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXSTA</name>
    <displayName>CIR_RXSTA</displayName>
    <description>CIR Receiver Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIR_RXCFG</name>
    <displayName>CIR_RXCFG</displayName>
    <description>CIR Receiver Configure Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CPU_SUBSYS_CTRL</name>
  <description></description>
  <baseAddress>0x08100000</baseAddress>
  <registers>
   <register>
    <name>GENER_CTRL_REG0</name>
    <displayName>GENER_CTRL_REG0</displayName>
    <description>General Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GIC_JTAG_RST_CTRL</name>
    <displayName>GIC_JTAG_RST_CTRL</displayName>
    <description>GIC and JTAG Reset Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_INT_EN</name>
    <displayName>C0_INT_EN</displayName>
    <description>Cluster0 Interrupt Enable Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RQ_FIQ_STATUS</name>
    <displayName>RQ_FIQ_STATUS</displayName>
    <description>IRQ/FIQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG2</name>
    <displayName>GENER_CTRL_REG2</displayName>
    <description>General Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBG_STATE</name>
    <displayName>DBG_STATE</displayName>
    <description>Debug State Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DDRPHYC</name>
  <description></description>
  <baseAddress>0x03103000</baseAddress>
  <registers>
   <register>
    <name>PHYC_REG_000</name>
    <displayName>PHYC_REG_000</displayName>
    <description>Reg_000</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_004</name>
    <displayName>PHYC_REG_004</displayName>
    <description>Reg_004</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_00C</name>
    <displayName>PHYC_REG_00C</displayName>
    <description>Reg_00C</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_010</name>
    <displayName>PHYC_REG_010</displayName>
    <description>Reg_010</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_018</name>
    <displayName>PHYC_REG_018</displayName>
    <description>Reg_018</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_02C</name>
    <displayName>PHYC_REG_02C</displayName>
    <description>Reg_02C</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_030</name>
    <displayName>PHYC_REG_030</displayName>
    <description>Reg_030</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_034</name>
    <displayName>PHYC_REG_034</displayName>
    <description>Reg_034</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_038</name>
    <displayName>PHYC_REG_038</displayName>
    <description>Reg_038</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_03C</name>
    <displayName>PHYC_REG_03C</displayName>
    <description>Reg_03C</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_050</name>
    <displayName>PHYC_REG_050</displayName>
    <description>Reg_050</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_054</name>
    <displayName>PHYC_REG_054</displayName>
    <description>Reg_054</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_058</name>
    <displayName>PHYC_REG_058</displayName>
    <description>Reg_058</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_05C</name>
    <displayName>PHYC_REG_05C</displayName>
    <description>Reg_05C</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_060</name>
    <displayName>PHYC_REG_060</displayName>
    <description>Reg_060</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_064</name>
    <displayName>PHYC_REG_064</displayName>
    <description>Reg_064</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_068</name>
    <displayName>PHYC_REG_068</displayName>
    <description>Reg_068</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_06C</name>
    <displayName>PHYC_REG_06C</displayName>
    <description>Reg_06C</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_078</name>
    <displayName>PHYC_REG_078</displayName>
    <description>Reg_078</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_07C</name>
    <displayName>PHYC_REG_07C</displayName>
    <description>Reg_07c</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_080</name>
    <displayName>PHYC_REG_080</displayName>
    <description>Reg_080</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_08C</name>
    <displayName>PHYC_REG_08C</displayName>
    <description>Reg_08C</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_090</name>
    <displayName>PHYC_REG_090</displayName>
    <description>Reg_090</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_094</name>
    <displayName>PHYC_REG_094</displayName>
    <description>Reg_094</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_09C</name>
    <displayName>PHYC_REG_09C</displayName>
    <description>Reg_09C</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0A0</name>
    <displayName>PHYC_REG_0A0</displayName>
    <description>Reg_0a0</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0B8</name>
    <displayName>PHYC_REG_0B8</displayName>
    <description>Reg_0B8</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0BC</name>
    <displayName>PHYC_REG_0BC</displayName>
    <description>Reg_0BC</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_0C0</name>
    <displayName>PHYC_REG_0C0</displayName>
    <description>Reg_0C0</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_100</name>
    <displayName>PHYC_REG_100</displayName>
    <description>Reg_100</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_108</name>
    <displayName>PHYC_REG_108</displayName>
    <description>Reg_108</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_10C</name>
    <displayName>PHYC_REG_10C</displayName>
    <description>Reg_10C</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_110</name>
    <displayName>PHYC_REG_110</displayName>
    <description>Reg_110</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_114</name>
    <displayName>PHYC_REG_114</displayName>
    <description>Reg_114</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_11C</name>
    <displayName>PHYC_REG_11C</displayName>
    <description>Reg_11C</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_120</name>
    <displayName>PHYC_REG_120</displayName>
    <description>Reg_120</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_140</name>
    <displayName>PHYC_REG_140</displayName>
    <description>Reg_140</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_208</name>
    <displayName>PHYC_REG_208</displayName>
    <description>Reg_208</description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_218</name>
    <displayName>PHYC_REG_218</displayName>
    <description>Reg_218</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_21C</name>
    <displayName>PHYC_REG_21C</displayName>
    <description>Reg_21C</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000228</addressOffset>
    <register>
     <name>PHYC_REG_228</name>
     <displayName>PHYC_REG_228</displayName>
     <description>Reg_228</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000240</addressOffset>
    <register>
     <name>PHYC_REG_240</name>
     <displayName>PHYC_REG_240</displayName>
     <description>Reg_240</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x040</dimIncrement>
   </cluster>
   <register>
    <name>PHYC_REG_280</name>
    <displayName>PHYC_REG_280</displayName>
    <description>Reg_280</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000310</addressOffset>
    <register>
     <name>PHYC_REG_310</name>
     <displayName>PHYC_REG_310</displayName>
     <description>Reg_310 Rank 0</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x024</dimIncrement>
   </cluster>
   <register>
    <name>PHYC_REG_334</name>
    <displayName>PHYC_REG_334</displayName>
    <description>Reg_334 Rank 0</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_338</name>
    <displayName>PHYC_REG_338</displayName>
    <description>Reg_338 Rank 0</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_33C</name>
    <displayName>PHYC_REG_33C</displayName>
    <description>Reg_33C Rank 0</description>
    <addressOffset>0x33C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_344</name>
    <displayName>PHYC_REG_344</displayName>
    <description>Reg_344 Rank 0</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_348</name>
    <displayName>PHYC_REG_348</displayName>
    <description>Reg_348 Rank 0</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000390</addressOffset>
    <register>
     <name>PHYC_REG_390</name>
     <displayName>PHYC_REG_390</displayName>
     <description>Reg_390</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x024</dimIncrement>
   </cluster>
   <register>
    <name>PHYC_REG_3B4</name>
    <displayName>PHYC_REG_3B4</displayName>
    <description>Reg_3B4 Rank 1</description>
    <addressOffset>0x3B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3B8</name>
    <displayName>PHYC_REG_3B8</displayName>
    <description>Reg_3B8 Rank 1</description>
    <addressOffset>0x3B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3BC</name>
    <displayName>PHYC_REG_3BC</displayName>
    <description>Reg_3BC Rank 1</description>
    <addressOffset>0x3BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3C4</name>
    <displayName>PHYC_REG_3C4</displayName>
    <description>Reg_3C4 Rank 1</description>
    <addressOffset>0x3C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHYC_REG_3C8</name>
    <displayName>PHYC_REG_3C8</displayName>
    <description>Reg_3C8 Rank 1</description>
    <addressOffset>0x3C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_BLD</name>
  <description></description>
  <baseAddress>0x01101000</baseAddress>
  <registers>
   <register>
    <name>BLD_EN_COLOR_CTL</name>
    <displayName>BLD_EN_COLOR_CTL</displayName>
    <description>BLD_FILL_COLOR_CTL Offset 0x000 BLD fill color control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000004</addressOffset>
    <registers>
     <register>
      <name>BLD_FILL_COLOR</name>
      <displayName>BLD_FILL_COLOR</displayName>
      <description>BLD fill color register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BLD_CH_ISIZE</name>
      <displayName>BLD_CH_ISIZE</displayName>
      <description>BLD input memory size register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BLD_CH_OFFSET</name>
      <displayName>BLD_CH_OFFSET</displayName>
      <description>BLD input memory offset register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x060</dimIncrement>
   </cluster>
   <register>
    <name>ROUTE</name>
    <displayName>ROUTE</displayName>
    <description>BLD_CH_RTCTL BLD routing control register (default value 0x00543210)</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PREMULTIPLY</name>
    <displayName>PREMULTIPLY</displayName>
    <description>BLD pre-multiply control register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BKCOLOR</name>
    <displayName>BKCOLOR</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OUTPUT_SIZE</name>
    <displayName>OUTPUT_SIZE</displayName>
    <description></description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000090</addressOffset>
    <register>
     <name>BLD_MODE</name>
     <displayName>BLD_MODE</displayName>
     <description>BLD_CTL SUN8I_MIXER_BLEND_MODE blender0..blaener3 (or more)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <register>
    <name>CK_CTL</name>
    <displayName>CK_CTL</displayName>
    <description></description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CK_CFG</name>
    <displayName>CK_CFG</displayName>
    <description></description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>CK_MAX</name>
     <displayName>CK_MAX</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000E0</addressOffset>
    <register>
     <name>CK_MIN</name>
     <displayName>CK_MIN</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>OUT_CTL</name>
    <displayName>OUT_CTL</displayName>
    <description></description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_CSR</name>
  <description></description>
  <baseAddress>0x01020000</baseAddress>
  <registers>
   <register>
    <name>CSR_CTL</name>
    <displayName>CSR_CTL</displayName>
    <description></description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>INT</name>
    <displayName>INT</displayName>
    <description>Interrupt register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IFMT</name>
    <displayName>IFMT</displayName>
    <description>Input data attribute register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IDATA_SIZE</name>
    <displayName>IDATA_SIZE</displayName>
    <description>Input data size register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IDATA_MEN_PITCH0</name>
    <displayName>IDATA_MEN_PITCH0</displayName>
    <description>Input Y/RGB/ARGB memory pitch register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IDATA_MEN_PITCH1</name>
    <displayName>IDATA_MEN_PITCH1</displayName>
    <description>Input U/UV memory pitch register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IDATA_MEN_PITCH2</name>
    <displayName>IDATA_MEN_PITCH2</displayName>
    <description>Input V memory pitch register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IMEN_LADD0</name>
    <displayName>IMEN_LADD0</displayName>
    <description>Input Y/RGB/ARGB memory address register0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IMEN_HADD0</name>
    <displayName>IMEN_HADD0</displayName>
    <description>Input Y/RGB/ARGB memory address register1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IMEN_LADD1</name>
    <displayName>IMEN_LADD1</displayName>
    <description>Input U/UV memory address register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IMEN_HADD1</name>
    <displayName>IMEN_HADD1</displayName>
    <description>Input U/UV memory address register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IMEN_LADD2</name>
    <displayName>IMEN_LADD2</displayName>
    <description>Input V memory address register0</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IMEN_HADD2</name>
    <displayName>IMEN_HADD2</displayName>
    <description>Input V memory address register1</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ODATA_SIZE</name>
    <displayName>ODATA_SIZE</displayName>
    <description>Output data size register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ODATA_MEN_PITCH0</name>
    <displayName>ODATA_MEN_PITCH0</displayName>
    <description></description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ODATA_MEN_PITCH1</name>
    <displayName>ODATA_MEN_PITCH1</displayName>
    <description></description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ODATA_MEN_PITCH2</name>
    <displayName>ODATA_MEN_PITCH2</displayName>
    <description></description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OMEN_LADD0</name>
    <displayName>OMEN_LADD0</displayName>
    <description>Output Y/RGB/ARGB memory address register0</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OMEN_HADD0</name>
    <displayName>OMEN_HADD0</displayName>
    <description>Output Y/RGB/ARGB memory address register1</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OMEN_LADD1</name>
    <displayName>OMEN_LADD1</displayName>
    <description>Output U/UV memory address register0</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OMEN_HADD1</name>
    <displayName>OMEN_HADD1</displayName>
    <description>Output U/UV memory address register1</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OMEN_LADD2</name>
    <displayName>OMEN_LADD2</displayName>
    <description>Output V memory address register0</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OMEN_HADD2</name>
    <displayName>OMEN_HADD2</displayName>
    <description>Output V memory address register1</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_GLB</name>
  <description></description>
  <baseAddress>0x01100000</baseAddress>
  <registers>
   <register>
    <name>GLB_CTL</name>
    <displayName>GLB_CTL</displayName>
    <description>Global control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_STS</name>
    <displayName>GLB_STS</displayName>
    <description>Global status register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_DBUFFER</name>
    <displayName>GLB_DBUFFER</displayName>
    <description>Global double buffer control register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GLB_SIZE</name>
    <displayName>GLB_SIZE</displayName>
    <description>Global size register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_TOP</name>
  <description>Display Engine Top</description>
  <baseAddress>0x01000000</baseAddress>
  <interrupt>
   <name>DE</name>
   <value>127</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SCLK_GATE</name>
    <displayName>SCLK_GATE</displayName>
    <description>DE SCLK Gating Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCLK_GATE</name>
    <displayName>HCLK_GATE</displayName>
    <description>DE HCLK Gating Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AHB_RESET</name>
    <displayName>AHB_RESET</displayName>
    <description>DE AHB Reset register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SCLK_DIV</name>
    <displayName>SCLK_DIV</displayName>
    <description>DE SCLK Division register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE2TCON_MUX</name>
    <displayName>DE2TCON_MUX</displayName>
    <description>MUX register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CMD_CTL</name>
    <displayName>CMD_CTL</displayName>
    <description></description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DE_UI1</name>
  <description></description>
  <baseAddress>0x01103000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <register>
      <name>ATTR</name>
      <displayName>ATTR</displayName>
      <description></description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SIZE</name>
      <displayName>SIZE</displayName>
      <description></description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>COORD</name>
      <displayName>COORD</displayName>
      <description></description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PITCH</name>
      <displayName>PITCH</displayName>
      <description></description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TOP_LADDR</name>
      <displayName>TOP_LADDR</displayName>
      <description></description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BOT_LADDR</name>
      <displayName>BOT_LADDR</displayName>
      <description></description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>FCOLOR</name>
      <displayName>FCOLOR</displayName>
      <description></description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <register>
    <name>TOP_HADDR</name>
    <displayName>TOP_HADDR</displayName>
    <description></description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BOT_HADDR</name>
    <displayName>BOT_HADDR</displayName>
    <description></description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OVL_SIZE</name>
    <displayName>OVL_SIZE</displayName>
    <description></description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_UI1">
  <name>DE_UI2</name>
  <baseAddress>0x01104000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_UI1">
  <name>DE_UI3</name>
  <baseAddress>0x01105000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DE_VI1</name>
  <description></description>
  <baseAddress>0x01102000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <register>
      <name>ATTR</name>
      <displayName>ATTR</displayName>
      <description></description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SIZE</name>
      <displayName>SIZE</displayName>
      <description></description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>COORD</name>
      <displayName>COORD</displayName>
      <description></description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x0000000C</addressOffset>
      <register>
       <name>PITCH</name>
       <displayName>PITCH</displayName>
       <description>ix=0: Y, ix=1: U/UV channel, ix=3: V channel </description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000018</addressOffset>
      <register>
       <name>TOP_LADDR</name>
       <displayName>TOP_LADDR</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
     <cluster>
      <dim>3</dim>
      <addressOffset>0x00000024</addressOffset>
      <register>
       <name>BOT_LADDR</name>
       <displayName>BOT_LADDR</displayName>
       <description></description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x00C</dimIncrement>
     </cluster>
    </registers>
    <dimIncrement>0x0C0</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x000000C0</addressOffset>
    <register>
     <name>FCOLOR</name>
     <displayName>FCOLOR</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x000000D0</addressOffset>
    <register>
     <name>TOP_HADDR</name>
     <displayName>TOP_HADDR</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x000000DC</addressOffset>
    <register>
     <name>BOT_HADDR</name>
     <displayName>BOT_HADDR</displayName>
     <description></description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000E8</addressOffset>
    <register>
     <name>OVL_SIZE</name>
     <displayName>OVL_SIZE</displayName>
     <description>OVL_V overlay window size register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000F0</addressOffset>
    <register>
     <name>HORI</name>
     <displayName>HORI</displayName>
     <description>OVL_V horizontal down sample control register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x000000F8</addressOffset>
    <register>
     <name>VERT</name>
     <displayName>VERT</displayName>
     <description>OVL_V vertical down sample control register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="DE_VI1">
  <name>DE_VI2</name>
  <baseAddress>0x01102000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="DE_VI1">
  <name>DE_VI3</name>
  <baseAddress>0x01102000</baseAddress>
  </peripheral>
  <peripheral>
  <name>DMAC</name>
  <description></description>
  <baseAddress>0x01C02000</baseAddress>
  <interrupt>
   <name>DMAC</name>
   <value>82</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DMAC_IRQ_EN_REG</name>
    <displayName>DMAC_IRQ_EN_REG</displayName>
    <description>DMAC IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_IRQ_PEND_REG</name>
    <displayName>DMAC_IRQ_PEND_REG</displayName>
    <description>DMAC IRQ Pending Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMA_SEC_REG</name>
    <displayName>DMA_SEC_REG</displayName>
    <description>DMA Security Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_AUTO_GATE_REG</name>
    <displayName>DMAC_AUTO_GATE_REG</displayName>
    <description>DMAC Auto Gating Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMAC_STA_REG</name>
    <displayName>DMAC_STA_REG</displayName>
    <description>DMAC Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>DMAC_EN_REGN</name>
      <displayName>DMAC_EN_REGN</displayName>
      <description>DMAC Channel Enable Register N (N = 0 to 15) 0x0100 + N*0x0040</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PAU_REGN</name>
      <displayName>DMAC_PAU_REGN</displayName>
      <description>DMAC Channel Pause Register N (N = 0 to 15) 0x0104 + N*0x0040</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_DESC_ADDR_REGN</name>
      <displayName>DMAC_DESC_ADDR_REGN</displayName>
      <description>DMAC Channel Start Address Register N (N = 0 to 15) 0x0108 + N*0x0040</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CFG_REGN</name>
      <displayName>DMAC_CFG_REGN</displayName>
      <description>DMAC Channel Configuration Register N (N = 0 to 15) 0x010C + N*0x0040</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CUR_SRC_REGN</name>
      <displayName>DMAC_CUR_SRC_REGN</displayName>
      <description>DMAC Channel Current Source Register N (N = 0 to 15) 0x0110 + N*0x0040</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_CUR_DEST_REGN</name>
      <displayName>DMAC_CUR_DEST_REGN</displayName>
      <description>DMAC Channel Current Destination Register N (N = 0 to 15) 0x0114 + N*0x0040</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_BCNT_LEFT_REGN</name>
      <displayName>DMAC_BCNT_LEFT_REGN</displayName>
      <description>DMAC Channel Byte Counter Left Register N (N = 0 to 15) 0x0118 + N*0x0040</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PARA_REGN</name>
      <displayName>DMAC_PARA_REGN</displayName>
      <description>DMAC Channel Parameter Register N (N = 0 to 15) 0x011C + N*0x0040</description>
      <addressOffset>0x01C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_MODE_REGN</name>
      <displayName>DMAC_MODE_REGN</displayName>
      <description>DMAC Mode Register N (N = 0 to 15) 0x0128 + N*0x0040</description>
      <addressOffset>0x028</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_FDESC_ADDR_REGN</name>
      <displayName>DMAC_FDESC_ADDR_REGN</displayName>
      <description>DMAC Former Descriptor Address Register N (N = 0 to 15) 0x012C + N*0x0040</description>
      <addressOffset>0x02C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>DMAC_PKG_NUM_REGN</name>
      <displayName>DMAC_PKG_NUM_REGN</displayName>
      <description>DMAC Package Number Register N (N = 0 to 15) 0x0130 + N*0x0040</description>
      <addressOffset>0x030</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>DMIC</name>
  <description></description>
  <baseAddress>0x02031000</baseAddress>
  <registers>
   <register>
    <name>DMIC_EN</name>
    <displayName>DMIC_EN</displayName>
    <description>DMIC Enable Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_SR</name>
    <displayName>DMIC_SR</displayName>
    <description>DMIC Sample Rate Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CTR</name>
    <displayName>DMIC_CTR</displayName>
    <description>DMIC Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_DATA</name>
    <displayName>DMIC_DATA</displayName>
    <description>DMIC Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_INTC</name>
    <displayName>DMIC_INTC</displayName>
    <description>MIC Interrupt Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_INTS</name>
    <displayName>DMIC_INTS</displayName>
    <description>DMIC Interrupt Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_RXFIFO_CTR</name>
    <displayName>DMIC_RXFIFO_CTR</displayName>
    <description>DMIC RXFIFO Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_RXFIFO_STA</name>
    <displayName>DMIC_RXFIFO_STA</displayName>
    <description>DMIC RXFIFO Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CH_NUM</name>
    <displayName>DMIC_CH_NUM</displayName>
    <description>DMIC Channel Numbers Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CH_MAP</name>
    <displayName>DMIC_CH_MAP</displayName>
    <description>DMIC Channel Mapping Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CNT</name>
    <displayName>DMIC_CNT</displayName>
    <description>DMIC Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DATA0_DATA1_VOL_CTR</name>
    <displayName>DATA0_DATA1_VOL_CTR</displayName>
    <description>Data0 and Data1 Volume Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DATA2_DATA3_VOL_CTR</name>
    <displayName>DATA2_DATA3_VOL_CTR</displayName>
    <description>Data2 And Data3 Volume Control Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_EN_CTR</name>
    <displayName>HPF_EN_CTR</displayName>
    <description>High Pass Filter Enable Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_COEF_REG</name>
    <displayName>HPF_COEF_REG</displayName>
    <description>High Pass Filter Coefficient Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HPF_GAIN_REG</name>
    <displayName>HPF_GAIN_REG</displayName>
    <description>High Pass Filter Gain Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>DRAMC</name>
  <description></description>
  <baseAddress>0x01C01000</baseAddress>
  <registers>
   <register>
    <name>ccr</name>
    <displayName>ccr</displayName>
    <description>controller configuration register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dcr</name>
    <displayName>dcr</displayName>
    <description>dram configuration register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>iocr</name>
    <displayName>iocr</displayName>
    <description>i/o configuration register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>csr</name>
    <displayName>csr</displayName>
    <description>controller status register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>drr</name>
    <displayName>drr</displayName>
    <description>dram refresh register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>tpr0</name>
    <displayName>tpr0</displayName>
    <description>dram timing parameters register 0</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>tpr1</name>
    <displayName>tpr1</displayName>
    <description>dram timing parameters register 1</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>tpr2</name>
    <displayName>tpr2</displayName>
    <description>dram timing parameters register 2</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>gdllcr</name>
    <displayName>gdllcr</displayName>
    <description>global dll control register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>rslr0</name>
    <displayName>rslr0</displayName>
    <description>rank system latency register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>rslr1</name>
    <displayName>rslr1</displayName>
    <description>rank system latency register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>rdgr0</name>
    <displayName>rdgr0</displayName>
    <description>rank dqs gating register</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>rdgr1</name>
    <displayName>rdgr1</displayName>
    <description>rank dqs gating register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>odtcr</name>
    <displayName>odtcr</displayName>
    <description>odt configuration register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dtr0</name>
    <displayName>dtr0</displayName>
    <description>data training register 0</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dtr1</name>
    <displayName>dtr1</displayName>
    <description>data training register 1</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dtar</name>
    <displayName>dtar</displayName>
    <description>data training address register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>zqcr0</name>
    <displayName>zqcr0</displayName>
    <description>zq control register 0</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>zqcr1</name>
    <displayName>zqcr1</displayName>
    <description>zq control register 1</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>zqsr</name>
    <displayName>zqsr</displayName>
    <description>zq status register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>idcr</name>
    <displayName>idcr</displayName>
    <description>initializaton delay configure reg</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>mr</name>
    <displayName>mr</displayName>
    <description>mode register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>emr</name>
    <displayName>emr</displayName>
    <description>extended mode register</description>
    <addressOffset>0x1F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>emr2</name>
    <displayName>emr2</displayName>
    <description></description>
    <addressOffset>0x1F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>emr3</name>
    <displayName>emr3</displayName>
    <description>extended mode register</description>
    <addressOffset>0x1FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dllctr</name>
    <displayName>dllctr</displayName>
    <description>dll control register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>5</dim>
    <addressOffset>0x00000204</addressOffset>
    <register>
     <name>dllcr</name>
     <displayName>dllcr</displayName>
     <description>dll control register 0(byte 0)..4(byte 4)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x014</dimIncrement>
   </cluster>
   <register>
    <name>dqtr0</name>
    <displayName>dqtr0</displayName>
    <description>dq timing register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dqtr1</name>
    <displayName>dqtr1</displayName>
    <description>dq timing register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dqtr2</name>
    <displayName>dqtr2</displayName>
    <description>dq timing register</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dqtr3</name>
    <displayName>dqtr3</displayName>
    <description>dq timing register</description>
    <addressOffset>0x224</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dqstr</name>
    <displayName>dqstr</displayName>
    <description>dqs timing register</description>
    <addressOffset>0x228</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>dqsbtr</name>
    <displayName>dqsbtr</displayName>
    <description>dqsb timing register</description>
    <addressOffset>0x22C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>mcr</name>
    <displayName>mcr</displayName>
    <description>mode configure register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ppwrsctl</name>
    <displayName>ppwrsctl</displayName>
    <description>pad power save control</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>apr</name>
    <displayName>apr</displayName>
    <description>arbiter period register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>pldtr</name>
    <displayName>pldtr</displayName>
    <description>priority level data threshold reg</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>32</dim>
    <addressOffset>0x00000250</addressOffset>
    <register>
     <name>hpcr</name>
     <displayName>hpcr</displayName>
     <description>host port configure register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
   <register>
    <name>csel</name>
    <displayName>csel</displayName>
    <description>controller select register</description>
    <addressOffset>0x2E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>EMAC</name>
  <description></description>
  <baseAddress>0x01C30000</baseAddress>
  <interrupt>
   <name>EMAC</name>
   <value>78</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>EMAC_BASIC_CTL0</name>
    <displayName>EMAC_BASIC_CTL0</displayName>
    <description>EMAC Basic Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_BASIC_CTL1</name>
    <displayName>EMAC_BASIC_CTL1</displayName>
    <description>EMAC Basic Control Register1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_INT_STA</name>
    <displayName>EMAC_INT_STA</displayName>
    <description>EMAC Interrupt Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_INT_EN</name>
    <displayName>EMAC_INT_EN</displayName>
    <description>EMAC Interrupt Enable Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CTL0</name>
    <displayName>EMAC_TX_CTL0</displayName>
    <description>EMAC Transmit Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CTL1</name>
    <displayName>EMAC_TX_CTL1</displayName>
    <description>EMAC Transmit Control Register1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_FLOW_CTL</name>
    <displayName>EMAC_TX_FLOW_CTL</displayName>
    <description>EMAC Transmit Flow Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_DMA_DESC_LIST</name>
    <displayName>EMAC_TX_DMA_DESC_LIST</displayName>
    <description>EMAC Transmit Descriptor List Address Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CTL0</name>
    <displayName>EMAC_RX_CTL0</displayName>
    <description>EMAC Receive Control Register0</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CTL1</name>
    <displayName>EMAC_RX_CTL1</displayName>
    <description>EMAC Receive Control Register1</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_DMA_DESC_LIST</name>
    <displayName>EMAC_RX_DMA_DESC_LIST</displayName>
    <description>EMAC Receive Descriptor List Address Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_FRM_FLT</name>
    <displayName>EMAC_RX_FRM_FLT</displayName>
    <description>EMAC Receive Frame Filter Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_HASH0</name>
    <displayName>EMAC_RX_HASH0</displayName>
    <description>EMAC Hash Table Register0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_HASH1</name>
    <displayName>EMAC_RX_HASH1</displayName>
    <description>EMAC Hash Table Register1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_MII_CMD</name>
    <displayName>EMAC_MII_CMD</displayName>
    <description>EMAC Management Interface Command Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_MII_DATA</name>
    <displayName>EMAC_MII_DATA</displayName>
    <description>EMAC Management Interface Data Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000050</addressOffset>
    <registers>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>EMAC MAC Address High Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>EMAC MAC Address Low Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x040</dimIncrement>
   </cluster>
   <register>
    <name>EMAC_TX_DMA_STA</name>
    <displayName>EMAC_TX_DMA_STA</displayName>
    <description>EMAC Transmit DMA Status Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CUR_DESC</name>
    <displayName>EMAC_TX_CUR_DESC</displayName>
    <description>EMAC Current Transmit Descriptor Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_TX_CUR_BUF</name>
    <displayName>EMAC_TX_CUR_BUF</displayName>
    <description>EMAC Current Transmit Buffer Address Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_DMA_STA</name>
    <displayName>EMAC_RX_DMA_STA</displayName>
    <description>EMAC Receive DMA Status Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CUR_DESC</name>
    <displayName>EMAC_RX_CUR_DESC</displayName>
    <description>EMAC Current Receive Descriptor Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RX_CUR_BUF</name>
    <displayName>EMAC_RX_CUR_BUF</displayName>
    <description>EMAC Current Receive Buffer Address Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_RGMII_STA</name>
    <displayName>EMAC_RGMII_STA</displayName>
    <description>EMAC RGMII Status Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPADC</name>
  <description></description>
  <baseAddress>0x02009000</baseAddress>
  <interrupt>
   <name>GPADC</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>GP_SR_CON</name>
    <displayName>GP_SR_CON</displayName>
    <description>GPADC Sample Rate Configure Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CTRL</name>
    <displayName>GP_CTRL</displayName>
    <description>GPADC Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CS_EN</name>
    <displayName>GP_CS_EN</displayName>
    <description>GPADC Compare and Select Enable Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_INTC</name>
    <displayName>GP_FIFO_INTC</displayName>
    <description>GPADC FIFO Interrupt Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_INTS</name>
    <displayName>GP_FIFO_INTS</displayName>
    <description>GPADC FIFO Interrupt Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_FIFO_DATA</name>
    <displayName>GP_FIFO_DATA</displayName>
    <description>GPADC FIFO Data Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CDATA</name>
    <displayName>GP_CDATA</displayName>
    <description>GPADC Calibration Data Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAL_INTC</name>
    <displayName>GP_DATAL_INTC</displayName>
    <description>GPADC Data Low Interrupt Configure Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAH_INTC</name>
    <displayName>GP_DATAH_INTC</displayName>
    <description>GPADC Data High Interrupt Configure Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATA_INTC</name>
    <displayName>GP_DATA_INTC</displayName>
    <description>GPADC Data Interrupt Configure Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAL_INTS</name>
    <displayName>GP_DATAL_INTS</displayName>
    <description>GPADC Data Low Interrupt Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATAH_INTS</name>
    <displayName>GP_DATAH_INTS</displayName>
    <description>GPADC Data High Interrupt Status Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_DATA_INTS</name>
    <displayName>GP_DATA_INTS</displayName>
    <description>GPADC Data Interrupt Status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH0_CMP_DATA</name>
    <displayName>GP_CH0_CMP_DATA</displayName>
    <description>GPADC CH0 Compare Data Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GP_CH0_DATA</name>
    <displayName>GP_CH0_DATA</displayName>
    <description>GPADC CH0 Data Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GPIOB</name>
  <description></description>
  <baseAddress>0x01C20824</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>CFG</name>
     <displayName>CFG</displayName>
     <description>Configure Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>DATA</name>
    <displayName>DATA</displayName>
    <description>Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>DRV</name>
     <displayName>DRV</displayName>
     <description>Multi_Driving Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x0000001C</addressOffset>
    <register>
     <name>PULL</name>
     <displayName>PULL</displayName>
     <description>Pull Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOC</name>
  <baseAddress>0x01C20848</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOD</name>
  <baseAddress>0x01C2086C</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOE</name>
  <baseAddress>0x01C20890</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOF</name>
  <baseAddress>0x01C208B4</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOG</name>
  <baseAddress>0x01C208D8</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOH</name>
  <baseAddress>0x01C208FC</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOB">
  <name>GPIOL</name>
  <baseAddress>0x01F02C00</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOBLOCK</name>
  <description></description>
  <baseAddress>0x01C20800</baseAddress>
  <registers>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>CFG</name>
       <displayName>CFG</displayName>
       <description>Configure Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x010</dimIncrement>
     </cluster>
     <register>
      <name>DATA</name>
      <displayName>DATA</displayName>
      <description>Data Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x00000014</addressOffset>
      <register>
       <name>DRV</name>
       <displayName>DRV</displayName>
       <description>Multi_Driving Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x008</dimIncrement>
     </cluster>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x0000001C</addressOffset>
      <register>
       <name>PULL</name>
       <displayName>PULL</displayName>
       <description>Pull Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x008</dimIncrement>
     </cluster>
    </registers>
    <dimIncrement>0x120</dimIncrement>
   </cluster>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000200</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>EINT_CFG</name>
       <displayName>EINT_CFG</displayName>
       <description>External Interrupt Configure Registers</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x010</dimIncrement>
     </cluster>
     <register>
      <name>EINT_CTL</name>
      <displayName>EINT_CTL</displayName>
      <description>External Interrupt Control Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_STATUS</name>
      <displayName>EINT_STATUS</displayName>
      <description>External Interrupt Status Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_DEB</name>
      <displayName>EINT_DEB</displayName>
      <description>External Interrupt Debounce Register</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x100</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOBLOCK">
  <name>GPIOBLOCK_L</name>
  <baseAddress>0x01F02C00</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOINTB</name>
  <description></description>
  <baseAddress>0x01C20A00</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>EINT_CFG</name>
     <displayName>EINT_CFG</displayName>
     <description>External Interrupt Configure Registers</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>EINT_CTL</name>
    <displayName>EINT_CTL</displayName>
    <description>External Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_STATUS</name>
    <displayName>EINT_STATUS</displayName>
    <description>External Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_DEB</name>
    <displayName>EINT_DEB</displayName>
    <description>External Interrupt Debounce Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTC</name>
  <baseAddress>0x01C20A20</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTD</name>
  <baseAddress>0x01C20A40</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTE</name>
  <baseAddress>0x01C20A60</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTF</name>
  <baseAddress>0x01C20A80</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTG</name>
  <baseAddress>0x01C20AA0</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTB">
  <name>GPIOINTH</name>
  <baseAddress>0x01C20AC0</baseAddress>
  <interrupt>
   <name>PB_EINT</name>
   <value>43</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PG_EINT</name>
   <value>49</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>PH_EINT</name>
   <value>53</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_PL_EINT</name>
   <value>77</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>GPU</name>
  <description>Mali-400MP2</description>
  <baseAddress>0x01C40000</baseAddress>
  <interrupt>
   <name>GPU_GP</name>
   <value>129</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPU_GPMMU</name>
   <value>130</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPU_PP0</name>
   <value>131</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPU_PP0MMU</name>
   <value>132</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPU_PMU</name>
   <value>133</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPU_PP1</name>
   <value>134</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPU_PPMMU1</name>
   <value>135</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>MALIGP2_MGMT_VSCL_START_ADDR</name>
    <displayName>MALIGP2_MGMT_VSCL_START_ADDR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_VSCL_START_ADDR</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_VSCL_END_ADDR</name>
    <displayName>MALIGP2_MGMT_VSCL_END_ADDR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_VSCL_END_ADDR</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PLBUCL_START_ADDR</name>
    <displayName>MALIGP2_MGMT_PLBUCL_START_ADDR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PLBUCL_START_ADDR</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PLBUCL_END_ADDR</name>
    <displayName>MALIGP2_MGMT_PLBUCL_END_ADDR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PLBUCL_END_ADDR</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PLBU_ALLOC_START_ADDR</name>
    <displayName>MALIGP2_MGMT_PLBU_ALLOC_START_ADDR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PLBU_ALLOC_START_ADDR</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PLBU_ALLOC_END_ADDR</name>
    <displayName>MALIGP2_MGMT_PLBU_ALLOC_END_ADDR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PLBU_ALLOC_END_ADDR</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_CMD</name>
    <displayName>MALIGP2_MGMT_CMD</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_CMD</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_INT_RAWSTAT</name>
    <displayName>MALIGP2_MGMT_INT_RAWSTAT</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_INT_RAWSTAT</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_INT_CLEAR</name>
    <displayName>MALIGP2_MGMT_INT_CLEAR</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_INT_CLEAR</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_INT_MASK</name>
    <displayName>MALIGP2_MGMT_INT_MASK</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_INT_MASK</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_INT_STAT</name>
    <displayName>MALIGP2_MGMT_INT_STAT</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_INT_STAT</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_0_ENABLE</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_0_ENABLE</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_ENABLE</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_1_ENABLE</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_1_ENABLE</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_ENABLE</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_0_SRC</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_0_SRC</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_SRC</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_1_SRC</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_1_SRC</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_SRC</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_0_VALUE</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_0_VALUE</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_VALUE</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_1_VALUE</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_1_VALUE</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_VALUE</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PERF_CNT_0_LIMIT</name>
    <displayName>MALIGP2_MGMT_PERF_CNT_0_LIMIT</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_LIMIT</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_STATUS</name>
    <displayName>MALIGP2_MGMT_STATUS</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_STATUS</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_VERSION</name>
    <displayName>MALIGP2_MGMT_VERSION</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_VERSION</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_VSCL_START_ADDR_READ</name>
    <displayName>MALIGP2_MGMT_VSCL_START_ADDR_READ</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_VSCL_START_ADDR_READ</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_MGMT_PLBCL_START_ADDR_READ</name>
    <displayName>MALIGP2_MGMT_PLBCL_START_ADDR_READ</displayName>
    <description>MALIGP2_REG_ADDR_MGMT_PLBCL_START_ADDR_READ</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_CONTR_AXI_BUS_ERROR_STAT</name>
    <displayName>MALIGP2_CONTR_AXI_BUS_ERROR_STAT</displayName>
    <description>MALIGP2_CONTR_AXI_BUS_ERROR_STAT</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALIGP2_REGISTER_ADDRESS_SPACE_SIZE</name>
    <displayName>MALIGP2_REGISTER_ADDRESS_SPACE_SIZE</displayName>
    <description>MALIGP2_REGISTER_ADDRESS_SPACE_SIZE</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_VERSION</name>
    <displayName>MALI200_MGMT_VERSION</displayName>
    <description>MALI200_REG_ADDR_MGMT_VERSION</description>
    <addressOffset>0x1000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_CURRENT_REND_LIST_ADDR</name>
    <displayName>MALI200_MGMT_CURRENT_REND_LIST_ADDR</displayName>
    <description>MALI200_REG_ADDR_MGMT_CURRENT_REND_LIST_ADDR</description>
    <addressOffset>0x1004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_STATUS</name>
    <displayName>MALI200_MGMT_STATUS</displayName>
    <description>MALI200_REG_ADDR_MGMT_STATUS</description>
    <addressOffset>0x1008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_CTRL_MGMT</name>
    <displayName>MALI200_MGMT_CTRL_MGMT</displayName>
    <description>MALI200_REG_ADDR_MGMT_CTRL_MGMT</description>
    <addressOffset>0x100C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_INT_RAWSTAT</name>
    <displayName>MALI200_MGMT_INT_RAWSTAT</displayName>
    <description>MALI200_REG_ADDR_MGMT_INT_RAWSTAT</description>
    <addressOffset>0x1020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_INT_CLEAR</name>
    <displayName>MALI200_MGMT_INT_CLEAR</displayName>
    <description>MALI200_REG_ADDR_MGMT_INT_CLEAR</description>
    <addressOffset>0x1024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_INT_MASK</name>
    <displayName>MALI200_MGMT_INT_MASK</displayName>
    <description>MALI200_REG_ADDR_MGMT_INT_MASK</description>
    <addressOffset>0x1028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_INT_STATUS</name>
    <displayName>MALI200_MGMT_INT_STATUS</displayName>
    <description>MALI200_REG_ADDR_MGMT_INT_STATUS</description>
    <addressOffset>0x102C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_BUS_ERROR_STATUS</name>
    <displayName>MALI200_MGMT_BUS_ERROR_STATUS</displayName>
    <description>MALI200_REG_ADDR_MGMT_BUS_ERROR_STATUS</description>
    <addressOffset>0x1050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_0_ENABLE</name>
    <displayName>MALI200_MGMT_PERF_CNT_0_ENABLE</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_0_ENABLE</description>
    <addressOffset>0x1080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_0_SRC</name>
    <displayName>MALI200_MGMT_PERF_CNT_0_SRC</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_0_SRC</description>
    <addressOffset>0x1084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_0_LIMIT</name>
    <displayName>MALI200_MGMT_PERF_CNT_0_LIMIT</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_0_LIMIT</description>
    <addressOffset>0x1088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_0_VALUE</name>
    <displayName>MALI200_MGMT_PERF_CNT_0_VALUE</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_0_VALUE</description>
    <addressOffset>0x108C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_1_ENABLE</name>
    <displayName>MALI200_MGMT_PERF_CNT_1_ENABLE</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_1_ENABLE</description>
    <addressOffset>0x10A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_1_SRC</name>
    <displayName>MALI200_MGMT_PERF_CNT_1_SRC</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_1_SRC</description>
    <addressOffset>0x10A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERF_CNT_1_VALUE</name>
    <displayName>MALI200_MGMT_PERF_CNT_1_VALUE</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERF_CNT_1_VALUE</description>
    <addressOffset>0x10AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MALI200_MGMT_PERFMON_CONTR</name>
    <displayName>MALI200_MGMT_PERFMON_CONTR</displayName>
    <description>MALI200_REG_ADDR_MGMT_PERFMON_CONTR</description>
    <addressOffset>0x10B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>15</dim>
    <addressOffset>0x000010B4</addressOffset>
    <register>
     <name>MALI200_MGMT_PERFMON_BASE</name>
     <displayName>MALI200_MGMT_PERFMON_BASE</displayName>
     <description>MALI200_REG_ADDR_MGMT_PERFMON_BASE</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x03C</dimIncrement>
   </cluster>
   <register>
    <name>MALI200_REG_SIZEOF_REGISTER_BANK</name>
    <displayName>MALI200_REG_SIZEOF_REGISTER_BANK</displayName>
    <description>MALI200_REG_SIZEOF_REGISTER_BANK</description>
    <addressOffset>0x10F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>I2S0</name>
  <description>I2S/PCM Controller</description>
  <baseAddress>0x01C22000</baseAddress>
  <interrupt>
   <name>I2S_PCM0</name>
   <value>45</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM1</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM2</name>
   <value>47</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>I2S_PCM_CTL</name>
    <displayName>I2S_PCM_CTL</displayName>
    <description>I2S/PCM Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FMT0</name>
    <displayName>I2S_PCM_FMT0</displayName>
    <description>I2S/PCM Format Register 0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FMT1</name>
    <displayName>I2S_PCM_FMT1</displayName>
    <description>I2S/PCM Format Register 1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_ISTA</name>
    <displayName>I2S_PCM_ISTA</displayName>
    <description>I2S/PCM Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXFIFO</name>
    <displayName>I2S_PCM_RXFIFO</displayName>
    <description>I2S/PCM RX FIFO Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FCTL</name>
    <displayName>I2S_PCM_FCTL</displayName>
    <description>I2S/PCM FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FSTA</name>
    <displayName>I2S_PCM_FSTA</displayName>
    <description>I2S/PCM FIFO Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_INT</name>
    <displayName>I2S_PCM_INT</displayName>
    <description>I2S/PCM DMA &amp; Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TXFIFO</name>
    <displayName>I2S_PCM_TXFIFO</displayName>
    <description>I2S/PCM TX FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_CLKD</name>
    <displayName>I2S_PCM_CLKD</displayName>
    <description>I2S/PCM Clock Divide Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TXCNT</name>
    <displayName>I2S_PCM_TXCNT</displayName>
    <description>I2S/PCM TX Sample Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCNT</name>
    <displayName>I2S_PCM_RXCNT</displayName>
    <description>I2S/PCM RX Sample Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_CHCFG</name>
    <displayName>I2S_PCM_CHCFG</displayName>
    <description>I2S/PCM Channel Configuration register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHSEL</name>
    <displayName>I2S_PCM_TX0CHSEL</displayName>
    <description>I2S/PCM TX0 Channel Configuration register I2S/PCM_TXnCHSEL</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHSEL</name>
    <displayName>I2S_PCM_TX1CHSEL</displayName>
    <description>I2S/PCM TX1 Channel Select Register I2S/PCM_TXnCHSEL</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHSEL</name>
    <displayName>I2S_PCM_TX2CHSEL</displayName>
    <description>I2S/PCM TX2 Channel Select Register I2S/PCM_TXnCHSEL</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHSEL</name>
    <displayName>I2S_PCM_TX3CHSEL</displayName>
    <description>I2S/PCM TX3 Channel Select Register I2S/PCM_TXnCHSEL</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHMAP</name>
    <displayName>I2S_PCM_TX0CHMAP</displayName>
    <description>I2S/PCM TX0 Channel Mapping Register I2S/PCM_TXnCHMAP</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHMAP</name>
    <displayName>I2S_PCM_TX1CHMAP</displayName>
    <description>I2S/PCM TX1 Channel Mapping Register I2S/PCM_TXnCHMAP</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHMAP</name>
    <displayName>I2S_PCM_TX2CHMAP</displayName>
    <description>I2S/PCM TX2 Channel Mapping Register I2S/PCM_TXnCHMAP</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHMAP</name>
    <displayName>I2S_PCM_TX3CHMAP</displayName>
    <description>I2S/PCM TX3 Channel Mapping Register I2S/PCM_TXnCHMAP</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHSEL</name>
    <displayName>I2S_PCM_RXCHSEL</displayName>
    <description>I2S/PCM RX Channel Select register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHMAP</name>
    <displayName>I2S_PCM_RXCHMAP</displayName>
    <description>I2S/PCM RX Channel Mapping Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S1</name>
  <baseAddress>0x01C22400</baseAddress>
  <interrupt>
   <name>I2S_PCM0</name>
   <value>45</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM1</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM2</name>
   <value>47</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S2</name>
  <baseAddress>0x01C22800</baseAddress>
  <interrupt>
   <name>I2S_PCM0</name>
   <value>45</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM1</name>
   <value>46</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S_PCM2</name>
   <value>47</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>IOMMU</name>
  <description></description>
  <baseAddress>0x02010000</baseAddress>
  <interrupt>
   <name>IOMMU</name>
   <value>96</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>IOMMU_RESET_REG</name>
    <displayName>IOMMU_RESET_REG</displayName>
    <description>IOMMU Reset Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_ENABLE_REG</name>
    <displayName>IOMMU_ENABLE_REG</displayName>
    <description>IOMMU Enable Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_BYPASS_REG</name>
    <displayName>IOMMU_BYPASS_REG</displayName>
    <description>IOMMU Bypass Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_AUTO_GATING_REG</name>
    <displayName>IOMMU_AUTO_GATING_REG</displayName>
    <description>IOMMU Auto Gating Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_WBUF_CTRL_REG</name>
    <displayName>IOMMU_WBUF_CTRL_REG</displayName>
    <description>IOMMU Write Buffer Control Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_OOO_CTRL_REG</name>
    <displayName>IOMMU_OOO_CTRL_REG</displayName>
    <description>IOMMU Out of Order Control Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_4KB_BDY_PRT_CTRL_REG</name>
    <displayName>IOMMU_4KB_BDY_PRT_CTRL_REG</displayName>
    <description>IOMMU 4KB Boundary Protect Control Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TTB_REG</name>
    <displayName>IOMMU_TTB_REG</displayName>
    <description>IOMMU Translation Table Base Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_ENABLE_REG</name>
    <displayName>IOMMU_TLB_ENABLE_REG</displayName>
    <description>IOMMU TLB Enable Register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_PREFETCH_REG</name>
    <displayName>IOMMU_TLB_PREFETCH_REG</displayName>
    <description>IOMMU TLB Prefetch Register</description>
    <addressOffset>0x070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_FLUSH_ENABLE_REG</name>
    <displayName>IOMMU_TLB_FLUSH_ENABLE_REG</displayName>
    <description>IOMMU TLB Flush Enable Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_MODE_SEL_REG</name>
    <displayName>IOMMU_TLB_IVLD_MODE_SEL_REG</displayName>
    <description>IOMMU TLB Invalidation Mode Select Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_STA_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_STA_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation Start Address Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_END_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_END_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation End Address Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ADDR_REG</name>
    <displayName>IOMMU_TLB_IVLD_ADDR_REG</displayName>
    <description>IOMMU TLB Invalidation Address Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ADDR_MASK_REG</name>
    <displayName>IOMMU_TLB_IVLD_ADDR_MASK_REG</displayName>
    <description>IOMMU TLB Invalidation Address Mask Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_TLB_IVLD_ENABLE_REG</name>
    <displayName>IOMMU_TLB_IVLD_ENABLE_REG</displayName>
    <description>IOMMU TLB Invalidation Enable Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_MODE_SEL_REG</name>
    <displayName>IOMMU_PC_IVLD_MODE_SEL_REG</displayName>
    <description>IOMMU PC Invalidation Mode Select Register</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation Address Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_STA_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_STA_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation Start Address Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_ENABLE_REG</name>
    <displayName>IOMMU_PC_IVLD_ENABLE_REG</displayName>
    <description>IOMMU PC Invalidation Enable Register</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PC_IVLD_END_ADDR_REG</name>
    <displayName>IOMMU_PC_IVLD_END_ADDR_REG</displayName>
    <description>IOMMU PC Invalidation End Address Register</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL0_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL0_REG</displayName>
    <description>IOMMU Domain Authority Control 0 Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL1_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL1_REG</displayName>
    <description>IOMMU Domain Authority Control 1 Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL2_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL2_REG</displayName>
    <description>IOMMU Domain Authority Control 2 Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL3_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL3_REG</displayName>
    <description>IOMMU Domain Authority Control 3 Register</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL4_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL4_REG</displayName>
    <description>IOMMU Domain Authority Control 4 Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL5_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL5_REG</displayName>
    <description>IOMMU Domain Authority Control 5 Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL6_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL6_REG</displayName>
    <description>IOMMU Domain Authority Control 6 Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_CTRL7_REG</name>
    <displayName>IOMMU_DM_AUT_CTRL7_REG</displayName>
    <description>IOMMU Domain Authority Control 7 Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_DM_AUT_OVWT_REG</name>
    <displayName>IOMMU_DM_AUT_OVWT_REG</displayName>
    <description>IOMMU Domain Authority Overwrite Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ENABLE_REG</name>
    <displayName>IOMMU_INT_ENABLE_REG</displayName>
    <description>IOMMU Interrupt Enable Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_CLR_REG</name>
    <displayName>IOMMU_INT_CLR_REG</displayName>
    <description>IOMMU Interrupt Clear Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_STA_REG</name>
    <displayName>IOMMU_INT_STA_REG</displayName>
    <description>IOMMU Interrupt Status Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR0_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR0_REG</displayName>
    <description>IOMMU Interrupt Error Address 0 Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR1_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR1_REG</displayName>
    <description>IOMMU Interrupt Error Address 1 Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR2_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR2_REG</displayName>
    <description>IOMMU Interrupt Error Address 2 Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR3_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR3_REG</displayName>
    <description>IOMMU Interrupt Error Address 3 Register</description>
    <addressOffset>0x11C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR4_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR4_REG</displayName>
    <description>IOMMU Interrupt Error Address 4 Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR5_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR5_REG</displayName>
    <description>IOMMU Interrupt Error Address 5 Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR6_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR6_REG</displayName>
    <description>IOMMU Interrupt Error Address 6 Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR7_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR7_REG</displayName>
    <description>IOMMU Interrupt Error Address 7 Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_ADDR8_REG</name>
    <displayName>IOMMU_INT_ERR_ADDR8_REG</displayName>
    <description>IOMMU Interrupt Error Address 8 Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA0_REG</name>
    <displayName>IOMMU_INT_ERR_DATA0_REG</displayName>
    <description>IOMMU Interrupt Error Data 0 Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA1_REG</name>
    <displayName>IOMMU_INT_ERR_DATA1_REG</displayName>
    <description>IOMMU Interrupt Error Data 1 Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA2_REG</name>
    <displayName>IOMMU_INT_ERR_DATA2_REG</displayName>
    <description>IOMMU Interrupt Error Data 2 Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA3_REG</name>
    <displayName>IOMMU_INT_ERR_DATA3_REG</displayName>
    <description>IOMMU Interrupt Error Data 3 Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA4_REG</name>
    <displayName>IOMMU_INT_ERR_DATA4_REG</displayName>
    <description>IOMMU Interrupt Error Data 4 Register</description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA5_REG</name>
    <displayName>IOMMU_INT_ERR_DATA5_REG</displayName>
    <description>IOMMU Interrupt Error Data 5 Register</description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA6_REG</name>
    <displayName>IOMMU_INT_ERR_DATA6_REG</displayName>
    <description>IOMMU Interrupt Error Data 6 Register</description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA7_REG</name>
    <displayName>IOMMU_INT_ERR_DATA7_REG</displayName>
    <description>IOMMU Interrupt Error Data 7 Register</description>
    <addressOffset>0x170</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_INT_ERR_DATA8_REG</name>
    <displayName>IOMMU_INT_ERR_DATA8_REG</displayName>
    <description>IOMMU Interrupt Error Data 8 Register</description>
    <addressOffset>0x174</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_L1PG_INT_REG</name>
    <displayName>IOMMU_L1PG_INT_REG</displayName>
    <description>IOMMU L1 Page Table Interrupt Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_L2PG_INT_REG</name>
    <displayName>IOMMU_L2PG_INT_REG</displayName>
    <description>IOMMU L2 Page Table Interrupt Register</description>
    <addressOffset>0x184</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_REG</name>
    <displayName>IOMMU_VA_REG</displayName>
    <description>IOMMU Virtual Address Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_DATA_REG</name>
    <displayName>IOMMU_VA_DATA_REG</displayName>
    <description>IOMMU Virtual Address Data Register</description>
    <addressOffset>0x194</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_VA_CONFIG_REG</name>
    <displayName>IOMMU_VA_CONFIG_REG</displayName>
    <description>IOMMU Virtual Address Configuration Register</description>
    <addressOffset>0x198</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ENABLE_REG</name>
    <displayName>IOMMU_PMU_ENABLE_REG</displayName>
    <description>IOMMU PMU Enable Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_CLR_REG</name>
    <displayName>IOMMU_PMU_CLR_REG</displayName>
    <description>IOMMU PMU Clear Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW0_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW0_REG</displayName>
    <description>IOMMU PMU Access Low 0 Register</description>
    <addressOffset>0x230</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH0_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH0_REG</displayName>
    <description>IOMMU PMU Access High 0 Register</description>
    <addressOffset>0x234</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW0_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW0_REG</displayName>
    <description>IOMMU PMU Hit Low 0 Register</description>
    <addressOffset>0x238</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH0_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH0_REG</displayName>
    <description>IOMMU PMU Hit High 0 Register</description>
    <addressOffset>0x23C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW1_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW1_REG</displayName>
    <description>IOMMU PMU Access Low 1 Register</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH1_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH1_REG</displayName>
    <description>IOMMU PMU Access High 1 Register</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW1_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW1_REG</displayName>
    <description>IOMMU PMU Hit Low 1 Register</description>
    <addressOffset>0x248</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH1_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH1_REG</displayName>
    <description>IOMMU PMU Hit High 1 Register</description>
    <addressOffset>0x24C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW2_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW2_REG</displayName>
    <description>IOMMU PMU Access Low 2 Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH2_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH2_REG</displayName>
    <description>IOMMU PMU Access High 2 Register</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW2_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW2_REG</displayName>
    <description>IOMMU PMU Hit Low 2 Register</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH2_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH2_REG</displayName>
    <description>IOMMU PMU Hit High 2 Register</description>
    <addressOffset>0x25C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW3_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW3_REG</displayName>
    <description>IOMMU PMU Access Low 3 Register</description>
    <addressOffset>0x260</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH3_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH3_REG</displayName>
    <description>IOMMU PMU Access High 3 Register</description>
    <addressOffset>0x264</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW3_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW3_REG</displayName>
    <description>IOMMU PMU Hit Low 3 Register</description>
    <addressOffset>0x268</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH3_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH3_REG</displayName>
    <description>IOMMU PMU Hit High 3 Register</description>
    <addressOffset>0x26C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW4_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW4_REG</displayName>
    <description>IOMMU PMU Access Low 4 Register</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH4_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH4_REG</displayName>
    <description>IOMMU PMU Access High 4 Register</description>
    <addressOffset>0x274</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW4_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW4_REG</displayName>
    <description>IOMMU PMU Hit Low 4 Register</description>
    <addressOffset>0x278</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH4_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH4_REG</displayName>
    <description>IOMMU PMU Hit High 4 Register</description>
    <addressOffset>0x27C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW5_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW5_REG</displayName>
    <description>IOMMU PMU Access Low 5 Register</description>
    <addressOffset>0x280</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH5_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH5_REG</displayName>
    <description>IOMMU PMU Access High 5 Register</description>
    <addressOffset>0x284</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW5_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW5_REG</displayName>
    <description>IOMMU PMU Hit Low 5 Register</description>
    <addressOffset>0x288</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH5_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH5_REG</displayName>
    <description>IOMMU PMU Hit High 5 Register</description>
    <addressOffset>0x28C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW6_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW6_REG</displayName>
    <description>IOMMU PMU Access Low 6 Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH6_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH6_REG</displayName>
    <description>IOMMU PMU Access High 6 Register</description>
    <addressOffset>0x294</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW6_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW6_REG</displayName>
    <description>IOMMU PMU Hit Low 6 Register</description>
    <addressOffset>0x298</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH6_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH6_REG</displayName>
    <description>IOMMU PMU Hit High 6 Register</description>
    <addressOffset>0x29C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW7_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW7_REG</displayName>
    <description>IOMMU PMU Access Low 7 Register</description>
    <addressOffset>0x2D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH7_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH7_REG</displayName>
    <description>IOMMU PMU Access High 7 Register</description>
    <addressOffset>0x2D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW7_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW7_REG</displayName>
    <description>IOMMU PMU Hit Low 7 Register</description>
    <addressOffset>0x2D8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH7_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH7_REG</displayName>
    <description>IOMMU PMU Hit High 7 Register</description>
    <addressOffset>0x2DC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_LOW8_REG</name>
    <displayName>IOMMU_PMU_ACCESS_LOW8_REG</displayName>
    <description>IOMMU PMU Access Low 8 Register</description>
    <addressOffset>0x2E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ACCESS_HIGH8_REG</name>
    <displayName>IOMMU_PMU_ACCESS_HIGH8_REG</displayName>
    <description>IOMMU PMU Access High 8 Register</description>
    <addressOffset>0x2E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_LOW8_REG</name>
    <displayName>IOMMU_PMU_HIT_LOW8_REG</displayName>
    <description>IOMMU PMU Hit Low 8 Register</description>
    <addressOffset>0x2E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_HIT_HIGH8_REG</name>
    <displayName>IOMMU_PMU_HIT_HIGH8_REG</displayName>
    <description>IOMMU PMU Hit High 8 Register</description>
    <addressOffset>0x2EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW0_REG</name>
    <displayName>IOMMU_PMU_TL_LOW0_REG</displayName>
    <description>IOMMU Total Latency Low 0 Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH0_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH0_REG</displayName>
    <description>IOMMU Total Latency High 0 Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML0_REG</name>
    <displayName>IOMMU_PMU_ML0_REG</displayName>
    <description>IOMMU Max Latency 0 Register</description>
    <addressOffset>0x308</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW1_REG</name>
    <displayName>IOMMU_PMU_TL_LOW1_REG</displayName>
    <description>IOMMU Total Latency Low 1 Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH1_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH1_REG</displayName>
    <description>IOMMU Total Latency High 1 Register</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML1_REG</name>
    <displayName>IOMMU_PMU_ML1_REG</displayName>
    <description>IOMMU Max Latency 1 Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW2_REG</name>
    <displayName>IOMMU_PMU_TL_LOW2_REG</displayName>
    <description>IOMMU Total Latency Low 2 Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH2_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH2_REG</displayName>
    <description>IOMMU Total Latency High 2 Register</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML2_REG</name>
    <displayName>IOMMU_PMU_ML2_REG</displayName>
    <description>IOMMU Max Latency 2 Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW3_REG</name>
    <displayName>IOMMU_PMU_TL_LOW3_REG</displayName>
    <description>IOMMU Total Latency Low 3 Register</description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH3_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH3_REG</displayName>
    <description>IOMMU Total Latency High 3 Register</description>
    <addressOffset>0x334</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML3_REG</name>
    <displayName>IOMMU_PMU_ML3_REG</displayName>
    <description>IOMMU Max Latency 3 Register</description>
    <addressOffset>0x338</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW4_REG</name>
    <displayName>IOMMU_PMU_TL_LOW4_REG</displayName>
    <description>IOMMU Total Latency Low 4 Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH4_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH4_REG</displayName>
    <description>IOMMU Total Latency High 4 Register</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML4_REG</name>
    <displayName>IOMMU_PMU_ML4_REG</displayName>
    <description>IOMMU Max Latency 4 Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW5_REG</name>
    <displayName>IOMMU_PMU_TL_LOW5_REG</displayName>
    <description>IOMMU Total Latency Low 5 Register</description>
    <addressOffset>0x350</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH5_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH5_REG</displayName>
    <description>IOMMU Total Latency High 5 Register</description>
    <addressOffset>0x354</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML5_REG</name>
    <displayName>IOMMU_PMU_ML5_REG</displayName>
    <description>IOMMU Max Latency 5 Register</description>
    <addressOffset>0x358</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_LOW6_REG</name>
    <displayName>IOMMU_PMU_TL_LOW6_REG</displayName>
    <description>IOMMU Total Latency Low 6 Register</description>
    <addressOffset>0x360</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_TL_HIGH6_REG</name>
    <displayName>IOMMU_PMU_TL_HIGH6_REG</displayName>
    <description>IOMMU Total Latency High 6 Register</description>
    <addressOffset>0x364</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_PMU_ML6_REG</name>
    <displayName>IOMMU_PMU_ML6_REG</displayName>
    <description>IOMMU Max Latency 6 Register</description>
    <addressOffset>0x368</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>MSGBOX</name>
  <description></description>
  <baseAddress>0x01C17000</baseAddress>
  <interrupt>
   <name>MSGBOX</name>
   <value>81</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>MSGBOX_CTRL_REG0</name>
    <displayName>MSGBOX_CTRL_REG0</displayName>
    <description>Message Queue Attribute Control Register 0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MSGBOX_CTRL_REG1</name>
    <displayName>MSGBOX_CTRL_REG1</displayName>
    <description>Message Queue Attribute Control Register 1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000040</addressOffset>
    <registers>
     <register>
      <name>MSGBOXU_IRQ_EN_REG</name>
      <displayName>MSGBOXU_IRQ_EN_REG</displayName>
      <description>IRQ Enable For User N(N=0,1)</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>MSGBOXU_IRQ_STATUS_REG</name>
      <displayName>MSGBOXU_IRQ_STATUS_REG</displayName>
      <description>IRQ Status For User N(N=0,1)</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000100</addressOffset>
    <register>
     <name>MSGBOXM_FIFO_STATUS_REG</name>
     <displayName>MSGBOXM_FIFO_STATUS_REG</displayName>
     <description>FIFO Status For Message Queue N(N = 0~7)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000140</addressOffset>
    <register>
     <name>MSGBOXM_MSG_STATUS_REG</name>
     <displayName>MSGBOXM_MSG_STATUS_REG</displayName>
     <description>Message Status For Message Queue N(N=0~7)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000180</addressOffset>
    <register>
     <name>MSGBOXM_MSG_REG</name>
     <displayName>MSGBOXM_MSG_REG</displayName>
     <description>Message Register For Message Queue N(N=0~7)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>NDFC</name>
  <description>NAND Flash Controller Interface</description>
  <baseAddress>0x01C03000</baseAddress>
  <interrupt>
   <name>NAND</name>
   <value>102</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>NDFC_CTL</name>
    <displayName>NDFC_CTL</displayName>
    <description>NDFC Configure and Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ST</name>
    <displayName>NDFC_ST</displayName>
    <description>NDFC Status Information Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_INT</name>
    <displayName>NDFC_INT</displayName>
    <description>NDFC Interrupt Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_TIMING_CTL</name>
    <displayName>NDFC_TIMING_CTL</displayName>
    <description>NDFC Timing Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_TIMING_CFG</name>
    <displayName>NDFC_TIMING_CFG</displayName>
    <description>NDFC Timing Configure Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ADDR_LOW</name>
    <displayName>NDFC_ADDR_LOW</displayName>
    <description>NDFC Low Word Address Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ADDR_HIGH</name>
    <displayName>NDFC_ADDR_HIGH</displayName>
    <description>NDFC High Word Address Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_BLOCK_NUM</name>
    <displayName>NDFC_BLOCK_NUM</displayName>
    <description>NDFC Data Block Number Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_CNT</name>
    <displayName>NDFC_CNT</displayName>
    <description>NDFC Data Counter for data transfer Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_CMD</name>
    <displayName>NDFC_CMD</displayName>
    <description>Set up NDFC commands Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_RCMD_SET</name>
    <displayName>NDFC_RCMD_SET</displayName>
    <description>Read Command Set Register for vendor’s NAND memory</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_WCMD_SET</name>
    <displayName>NDFC_WCMD_SET</displayName>
    <description>Write Command Set Register for vendor’s NAND memory</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ECC_CTL</name>
    <displayName>NDFC_ECC_CTL</displayName>
    <description>ECC Configure and Control Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ECC_ST</name>
    <displayName>NDFC_ECC_ST</displayName>
    <description>ECC Status and Operation information Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_EFR</name>
    <displayName>NDFC_EFR</displayName>
    <description>Enhanced Feature Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ERR_CNT0</name>
    <displayName>NDFC_ERR_CNT0</displayName>
    <description>Corrected Error Bit Counter Register 0</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_ERR_CNT1</name>
    <displayName>NDFC_ERR_CNT1</displayName>
    <description>Corrected Error Bit Counter Register 1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000050</addressOffset>
    <register>
     <name>NDFC_USER_DATA</name>
     <displayName>NDFC_USER_DATA</displayName>
     <description>User Data Field Register n (n from 0 to 15)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x040</dimIncrement>
   </cluster>
   <register>
    <name>NDFC_EFNAND_STA</name>
    <displayName>NDFC_EFNAND_STA</displayName>
    <description>EFNAND Status Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_SPARE_AREA</name>
    <displayName>NDFC_SPARE_AREA</displayName>
    <description>Spare Area Configure Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_PAT_ID</name>
    <displayName>NDFC_PAT_ID</displayName>
    <description>Pattern ID Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_RDATA_STA_CTL</name>
    <displayName>NDFC_RDATA_STA_CTL</displayName>
    <description>Read Data Status Control Register</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_RDATA_STA_0</name>
    <displayName>NDFC_RDATA_STA_0</displayName>
    <description>Read Data Status Register 0</description>
    <addressOffset>0x0AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_RDATA_STA_1</name>
    <displayName>NDFC_RDATA_STA_1</displayName>
    <description>Read Data Status Register 1</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_MDMA_ADDR</name>
    <displayName>NDFC_MDMA_ADDR</displayName>
    <description>MBUS DMA Address Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_MDMA_CNT</name>
    <displayName>NDFC_MDMA_CNT</displayName>
    <description>MBUS DMA Data Counter Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_NDMA_MODE_CTL</name>
    <displayName>NDFC_NDMA_MODE_CTL</displayName>
    <description>DFC Normal DMA Mode Control Register</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NDFC_IO_DATA</name>
    <displayName>NDFC_IO_DATA</displayName>
    <description>Data Input/ Output Port Address Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>1024</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>RAM0_BASE</name>
     <displayName>RAM0_BASE</displayName>
     <description>1024 Bytes RAM0 base</description>
     <addressOffset>0x000</addressOffset>
     <size>0x08</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
   <cluster>
    <dim>1024</dim>
    <addressOffset>0x00000800</addressOffset>
    <register>
     <name>RAM1_BASE</name>
     <displayName>RAM1_BASE</displayName>
     <description>1024 Bytes RAM1 base</description>
     <addressOffset>0x000</addressOffset>
     <size>0x08</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>OWA</name>
  <description>One Wire Audio</description>
  <baseAddress>0x01C21000</baseAddress>
  <interrupt>
   <name>OWA</name>
   <value>44</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>OWA_GEN_CTL</name>
    <displayName>OWA_GEN_CTL</displayName>
    <description>OWA General Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CFIG</name>
    <displayName>OWA_TX_CFIG</displayName>
    <description>OWA TX Configuration Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RX_CFIG</name>
    <displayName>OWA_RX_CFIG</displayName>
    <description>OWA RX Configuration Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_ISTA</name>
    <displayName>OWA_ISTA</displayName>
    <description>OWA Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RXFIFO</name>
    <displayName>OWA_RXFIFO</displayName>
    <description>OWA RXFIFO Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_FCTL</name>
    <displayName>OWA_FCTL</displayName>
    <description>OWA FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_FSTA</name>
    <displayName>OWA_FSTA</displayName>
    <description>OWA FIFO Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_INT</name>
    <displayName>OWA_INT</displayName>
    <description>OWA Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_FIFO</name>
    <displayName>OWA_TX_FIFO</displayName>
    <description>OWA TX FIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CNT</name>
    <displayName>OWA_TX_CNT</displayName>
    <description>OWA TX Counter Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RX_CNT</name>
    <displayName>OWA_RX_CNT</displayName>
    <description>OWA RX Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CHSTA0</name>
    <displayName>OWA_TX_CHSTA0</displayName>
    <description>OWA TX Channel Status Register0</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_TX_CHSTA1</name>
    <displayName>OWA_TX_CHSTA1</displayName>
    <description>OWA TX Channel Status Register1</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RXCHSTA0</name>
    <displayName>OWA_RXCHSTA0</displayName>
    <description>OWA RX Channel Status Register0</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_RXCHSTA1</name>
    <displayName>OWA_RXCHSTA1</displayName>
    <description>OWA RX Channel Status Register1</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_CTL</name>
    <displayName>OWA_EXP_CTL</displayName>
    <description>OWA Expand Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_ISTA</name>
    <displayName>OWA_EXP_ISTA</displayName>
    <description>OWA Expand Interrupt Status Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_INFO_0</name>
    <displayName>OWA_EXP_INFO_0</displayName>
    <description>OWA Expand Infomation Register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_INFO_1</name>
    <displayName>OWA_EXP_INFO_1</displayName>
    <description>OWA Expand Infomation Register1</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_DBG_0</name>
    <displayName>OWA_EXP_DBG_0</displayName>
    <description>OWA Expand Debug Register0</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_EXP_DBG_1</name>
    <displayName>OWA_EXP_DBG_1</displayName>
    <description>OWA Expand Debug Register1</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>PWM</name>
  <description></description>
  <baseAddress>0x01C21400</baseAddress>
  <registers>
   <register>
    <name>PIER</name>
    <displayName>PIER</displayName>
    <description>PWM IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PISR</name>
    <displayName>PISR</displayName>
    <description>PWM IRQ Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CIER</name>
    <displayName>CIER</displayName>
    <description>Capture IRQ Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CISR</name>
    <displayName>CISR</displayName>
    <description>Capture IRQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>PCCR</name>
     <displayName>PCCR</displayName>
     <description>PWM01, PWM23, PWM45, PWM67 Clock Configuration Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>PCGR</name>
    <displayName>PCGR</displayName>
    <description>PWM Clock Gating Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000060</addressOffset>
    <register>
     <name>PDZCR</name>
     <displayName>PDZCR</displayName>
     <description>PWM01, PWM23, PWM45, PWM67 Dead Zone Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>PER</name>
    <displayName>PER</displayName>
    <description>PWM Enable Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000090</addressOffset>
    <register>
     <name>PGR0</name>
     <displayName>PGR0</displayName>
     <description>PWM Group0, Group1, Group2, Group3 Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>CER</name>
    <displayName>CER</displayName>
    <description>Capture Enable Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000100</addressOffset>
    <registers>
     <register>
      <name>PCR</name>
      <displayName>PCR</displayName>
      <description>PWM Control Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PPR</name>
      <displayName>PPR</displayName>
      <description>PWM Period Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PCNTR</name>
      <displayName>PCNTR</displayName>
      <description>PWM Count Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>PPCNTR</name>
      <displayName>PPCNTR</displayName>
      <description>PWM Pulse Count Register</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CCR</name>
      <displayName>CCR</displayName>
      <description>Capture Control Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CRLR</name>
      <displayName>CRLR</displayName>
      <description>Capture Rise Lock Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CFLR</name>
      <displayName>CFLR</displayName>
      <description>Capture Fall Lock Register</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x100</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>RTC</name>
  <description></description>
  <baseAddress>0x01F00000</baseAddress>
  <registers>
   <register>
    <name>LOSC_CTRL_REG</name>
    <displayName>LOSC_CTRL_REG</displayName>
    <description>Low Oscillator Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LOSC_AUTO_SWT_STA_REG</name>
    <displayName>LOSC_AUTO_SWT_STA_REG</displayName>
    <description>LOSC Auto Switch Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>INTOSC_CLK_PRESCAL_REG</name>
    <displayName>INTOSC_CLK_PRESCAL_REG</displayName>
    <description>Internal OSC Clock Prescalar Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_YY_MM_DD_REG</name>
    <displayName>RTC_YY_MM_DD_REG</displayName>
    <description>RTC Year-Month-Day Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_HH_MM_SS_REG</name>
    <displayName>RTC_HH_MM_SS_REG</displayName>
    <description>RTC Hour-Minute-Second Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_COUNTER_REG</name>
    <displayName>ALARM0_COUNTER_REG</displayName>
    <description>Alarm 0 Counter Register </description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_CUR_VLU_REG</name>
    <displayName>ALARM0_CUR_VLU_REG</displayName>
    <description>Alarm 0 Counter Current Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_ENABLE_REG</name>
    <displayName>ALARM0_ENABLE_REG</displayName>
    <description>Alarm 0 Enable Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_IRQ_EN</name>
    <displayName>ALARM0_IRQ_EN</displayName>
    <description>Alarm 0 IRQ Enable Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM0_IRQ_STA_REG</name>
    <displayName>ALARM0_IRQ_STA_REG</displayName>
    <description>Alarm 0 IRQ Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM1_WK_HH_MM_SS</name>
    <displayName>ALARM1_WK_HH_MM_SS</displayName>
    <description>Alarm 1 Week HMS Register </description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM1_ENABLE_REG</name>
    <displayName>ALARM1_ENABLE_REG</displayName>
    <description>Alarm 1 Enable Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM1_IRQ_EN</name>
    <displayName>ALARM1_IRQ_EN</displayName>
    <description>Alarm 1 IRQ Enable Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM1_IRQ_STA_REG</name>
    <displayName>ALARM1_IRQ_STA_REG</displayName>
    <description></description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ALARM_CONFIG_REG</name>
    <displayName>ALARM_CONFIG_REG</displayName>
    <description>Alarm Config Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LOSC_OUT_GATING_REG</name>
    <displayName>LOSC_OUT_GATING_REG</displayName>
    <description>LOSC output gating register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000100</addressOffset>
    <register>
     <name>GP_DATA_REG</name>
     <displayName>GP_DATA_REG</displayName>
     <description>General Purpose Register (N=0~3)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>GPL_HOLD_OUTPUT_REG</name>
    <displayName>GPL_HOLD_OUTPUT_REG</displayName>
    <description>GPL Hold Output Register</description>
    <addressOffset>0x180</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDD_RTC_REG</name>
    <displayName>VDD_RTC_REG</displayName>
    <description>VDD RTC Regulate Register</description>
    <addressOffset>0x190</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IC_CHARA_REG</name>
    <displayName>IC_CHARA_REG</displayName>
    <description>IC Characteristic Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CRY_CONFIG_REG</name>
    <displayName>CRY_CONFIG_REG</displayName>
    <description>Crypt Configuration Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CRY_KEY_REG</name>
    <displayName>CRY_KEY_REG</displayName>
    <description>Crypt Key Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CRY_ENABLE_REG</name>
    <displayName>CRY_ENABLE_REG</displayName>
    <description>Crypt Enable Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>R_PRCM</name>
  <description></description>
  <baseAddress>0x01F01400</baseAddress>
  <registers>
   <register>
    <name>CPUS_CLK_REG</name>
    <displayName>CPUS_CLK_REG</displayName>
    <description>CPUS Clock Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB0_CFG_REG</name>
    <displayName>APB0_CFG_REG</displayName>
    <description>APB0 Configuration Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB0_CLK_GATING_REG</name>
    <displayName>APB0_CLK_GATING_REG</displayName>
    <description>APB0 Clock Gating Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CTRL_REG1</name>
    <displayName>PLL_CTRL_REG1</displayName>
    <description>PLL Control Register 1</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_CIR_RX_CLK_REG</name>
    <displayName>R_CIR_RX_CLK_REG</displayName>
    <description>R_CIR_RX Clock Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB0_SOFT_RST_REG</name>
    <displayName>APB0_SOFT_RST_REG</displayName>
    <description>APB0 Software Reset Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0CPUX_PWROFF_GATING_REG</name>
    <displayName>C0CPUX_PWROFF_GATING_REG</displayName>
    <description>Cluster0 CPUX Power Off Gating Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C1CPUX_PWROFF_GATING_REG</name>
    <displayName>C1CPUX_PWROFF_GATING_REG</displayName>
    <description>Cluster1 CPUX Power Off Gating Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDD_SYS_PWROFF_GATING_REG</name>
    <displayName>VDD_SYS_PWROFF_GATING_REG</displayName>
    <description>VDD_SYS Power Off Gating Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_PWROFF_GATING_REG</name>
    <displayName>GPU_PWROFF_GATING_REG</displayName>
    <description>GPU Power Off Gating Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDD_SYS_PWROFF_RST_REG</name>
    <displayName>VDD_SYS_PWROFF_RST_REG</displayName>
    <description>VDD_SYS Power Domain Reset Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CPU0_PWR_SWITCH_CTRL</name>
    <displayName>C0_CPU0_PWR_SWITCH_CTRL</displayName>
    <description>C0_CPU0 Power Switch Control Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CPU1_PWR_SWITCH_CTRL</name>
    <displayName>C0_CPU1_PWR_SWITCH_CTRL</displayName>
    <description>C0_CPU1 Power Switch Control Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CPU2_PWR_SWITCH_CTRL</name>
    <displayName>C0_CPU2_PWR_SWITCH_CTRL</displayName>
    <description>C0_CPU2 Power Switch Control Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CPU3_PWR_SWITCH_CTRL</name>
    <displayName>C0_CPU3_PWR_SWITCH_CTRL</displayName>
    <description>C0_CPU3 Power Switch Control Register</description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C1_CPU0_PWR_SWITCH_CTRL</name>
    <displayName>C1_CPU0_PWR_SWITCH_CTRL</displayName>
    <description>C1_CPU0 Power Switch Control Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C1_CPU1_PWR_SWITCH_CTRL</name>
    <displayName>C1_CPU1_PWR_SWITCH_CTRL</displayName>
    <description>C1_CPU1 Power Switch Control Register</description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C1_CPU2_PWR_SWITCH_CTRL</name>
    <displayName>C1_CPU2_PWR_SWITCH_CTRL</displayName>
    <description>C1_CPU2 Power Switch Control Register</description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C1_CPU3_PWR_SWITCH_CTRL</name>
    <displayName>C1_CPU3_PWR_SWITCH_CTRL</displayName>
    <description>C1_CPU3 Power Switch Control Register</description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RPIO_HOLD_CTRL_REG</name>
    <displayName>RPIO_HOLD_CTRL_REG</displayName>
    <description>R_PIO Hold Control Register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OSC24M_CTRL_REG</name>
    <displayName>OSC24M_CTRL_REG</displayName>
    <description>OSC24M Control Register</description>
    <addressOffset>0x1F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>R_RSB</name>
  <description>Reduced Serial Bus Host Controller</description>
  <baseAddress>0x01F03400</baseAddress>
  <interrupt>
   <name>R_RSB</name>
   <value>71</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>RSB_CTRL</name>
    <displayName>RSB_CTRL</displayName>
    <description>RSB Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_CCR</name>
    <displayName>RSB_CCR</displayName>
    <description>RSB Clock Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_INTE</name>
    <displayName>RSB_INTE</displayName>
    <description>RSB Interrupt Enable Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_STAT</name>
    <displayName>RSB_STAT</displayName>
    <description>RSB Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_DADDR0</name>
    <displayName>RSB_DADDR0</displayName>
    <description>RSB Data Acess Address Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_DLEN</name>
    <displayName>RSB_DLEN</displayName>
    <description>RSB Data Length Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_DATA0</name>
    <displayName>RSB_DATA0</displayName>
    <description>RSB Data Buffer0 Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_LCR</name>
    <displayName>RSB_LCR</displayName>
    <description>RSB Line Control register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_PMCR</name>
    <displayName>RSB_PMCR</displayName>
    <description>RSB PMU Mode Control register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_CMD</name>
    <displayName>RSB_CMD</displayName>
    <description>RSB Command Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RSB_SADDR</name>
    <displayName>RSB_SADDR</displayName>
    <description>RSB Slave address Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>R_TIMER</name>
  <description></description>
  <baseAddress>0x01F00800</baseAddress>
  <interrupt>
   <name>R_TIMER0</name>
   <value>65</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER1</name>
   <value>66</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER2</name>
   <value>74</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER3</name>
   <value>75</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>RTMR_IRQ_EN_REG</name>
    <displayName>RTMR_IRQ_EN_REG</displayName>
    <description>R_timer IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR_IRQ_STA_REG</name>
    <displayName>RTMR_IRQ_STA_REG</displayName>
    <description>R_timer IRQ Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR0_CTRL_REG</name>
    <displayName>RTMR0_CTRL_REG</displayName>
    <description>R_timer 0 Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR0_INTV_VALUE_REG</name>
    <displayName>RTMR0_INTV_VALUE_REG</displayName>
    <description>R_timer 0 Interval Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR0_CUR_VALUE_REG</name>
    <displayName>RTMR0_CUR_VALUE_REG</displayName>
    <description>R_timer 0 Current Value Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR1_CTRL_REG</name>
    <displayName>RTMR1_CTRL_REG</displayName>
    <description>R_timer 1 Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR1_INTV_VALUE_REG</name>
    <displayName>RTMR1_INTV_VALUE_REG</displayName>
    <description>R_timer 1 Interval Value Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTMR1_CUR_VALUE_REG</name>
    <displayName>RTMR1_CUR_VALUE_REG</displayName>
    <description>R_timer 1 Current Value Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>R_WDOG</name>
  <description></description>
  <baseAddress>0x01F01000</baseAddress>
  <interrupt>
   <name>R_WDOG</name>
   <value>68</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>RWDOG_IRQ_EN_REG</name>
    <displayName>RWDOG_IRQ_EN_REG</displayName>
    <description>R_watchdog IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RWDOG_IRQ_STA_REG</name>
    <displayName>RWDOG_IRQ_STA_REG</displayName>
    <description>R_watchdog Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RWDOG_CTRL_REG</name>
    <displayName>RWDOG_CTRL_REG</displayName>
    <description>R_watchdog Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RWDOG_CFG_REG</name>
    <displayName>RWDOG_CFG_REG</displayName>
    <description>R_watchdog Configuration Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RWDOG_MODE_REG</name>
    <displayName>RWDOG_MODE_REG</displayName>
    <description>R_watchdog Mode Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SID</name>
  <description>Security ID</description>
  <baseAddress>0x01C14000</baseAddress>
  <registers>
   <register>
    <name>SID_RKEY0</name>
    <displayName>SID_RKEY0</displayName>
    <description>Securiy root key[31:0]</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SID_RKEY1</name>
    <displayName>SID_RKEY1</displayName>
    <description>Securiy root key[63:32]</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SID_RKEY2</name>
    <displayName>SID_RKEY2</displayName>
    <description>Securiy root key[95:64]</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SID_RKEY3</name>
    <displayName>SID_RKEY3</displayName>
    <description>Securiy root key[127:96]</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>SMHC0</name>
  <description>SD-MMC Host Controller</description>
  <baseAddress>0x01C0F000</baseAddress>
  <interrupt>
   <name>SMHC0</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC1</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC2</name>
   <value>94</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SMHC_CTRL</name>
    <displayName>SMHC_CTRL</displayName>
    <description>Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CLKDIV</name>
    <displayName>SMHC_CLKDIV</displayName>
    <description>Clock control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TMOUT</name>
    <displayName>SMHC_TMOUT</displayName>
    <description>Time out Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CTYPE</name>
    <displayName>SMHC_CTYPE</displayName>
    <description>Bus width Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BLKSIZ</name>
    <displayName>SMHC_BLKSIZ</displayName>
    <description>Block size Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BYTCNT</name>
    <displayName>SMHC_BYTCNT</displayName>
    <description>Byte count Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CMD</name>
    <displayName>SMHC_CMD</displayName>
    <description>Command Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CMDARG</name>
    <displayName>SMHC_CMDARG</displayName>
    <description>Command argument Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP0</name>
    <displayName>SMHC_RESP0</displayName>
    <description>Response 0 Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP1</name>
    <displayName>SMHC_RESP1</displayName>
    <description>Response 1 Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP2</name>
    <displayName>SMHC_RESP2</displayName>
    <description>Response 2 Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RESP3</name>
    <displayName>SMHC_RESP3</displayName>
    <description>Response 3 Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_INTMASK</name>
    <displayName>SMHC_INTMASK</displayName>
    <description>Interrupt mask Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_MINTSTS</name>
    <displayName>SMHC_MINTSTS</displayName>
    <description>Masked interrupt status Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RINTSTS</name>
    <displayName>SMHC_RINTSTS</displayName>
    <description>Raw interrupt status Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_STATUS</name>
    <displayName>SMHC_STATUS</displayName>
    <description>Status Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FIFOTH</name>
    <displayName>SMHC_FIFOTH</displayName>
    <description>FIFO water level Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FUNS</name>
    <displayName>SMHC_FUNS</displayName>
    <description>FIFO function select Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TBC0</name>
    <displayName>SMHC_TBC0</displayName>
    <description>Transferred byte count0 between controller and card</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_TBC1</name>
    <displayName>SMHC_TBC1</displayName>
    <description>Transferred byte count1 between host memory and internal FIFO</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_CSDC</name>
    <displayName>SMHC_CSDC</displayName>
    <description>CRC status detect control Register(only for SMHC2)</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_A12A</name>
    <displayName>SMHC_A12A</displayName>
    <description>Auto command 12 argument Register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_NTSR</name>
    <displayName>SMHC_NTSR</displayName>
    <description>SD new timing set Register(only for SMHC0&amp;1)</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_HWRST</name>
    <displayName>SMHC_HWRST</displayName>
    <description>Hardware reset Register</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DMAC</name>
    <displayName>SMHC_DMAC</displayName>
    <description>DMA control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DLBA</name>
    <displayName>SMHC_DLBA</displayName>
    <description>Descriptor list base address Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDST</name>
    <displayName>SMHC_IDST</displayName>
    <description>DMAC status Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_IDIE</name>
    <displayName>SMHC_IDIE</displayName>
    <description>DMAC interrupt enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_THLD</name>
    <displayName>SMHC_THLD</displayName>
    <description>Card threshold control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_EDSD</name>
    <displayName>SMHC_EDSD</displayName>
    <description>eMMC4.5 DDR start bit detection control Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_RES_CRC</name>
    <displayName>SMHC_RES_CRC</displayName>
    <description>Response CRC from device(only for SMHC0&amp;1)</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000114</addressOffset>
    <register>
     <name>SMHC_D7_D0_CRC</name>
     <displayName>SMHC_D7_D0_CRC</displayName>
     <description>CRC in Data7..Data0 from Device (Only for SMHC0, SMHC1)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <register>
    <name>SMHC_CRC_STA</name>
    <displayName>SMHC_CRC_STA</displayName>
    <description>CRC status from device in write operation(only for SMHC0&amp;1)</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DRV_DL</name>
    <displayName>SMHC_DRV_DL</displayName>
    <description>Drive delay control Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_SAMP_DL</name>
    <displayName>SMHC_SAMP_DL</displayName>
    <description>Sample delay control Register</description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_DS_DL</name>
    <displayName>SMHC_DS_DL</displayName>
    <description>Data strobe delay control Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_FIFO</name>
    <displayName>SMHC_FIFO</displayName>
    <description>Read/ Write FIFO</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="SMHC0">
  <name>SMHC1</name>
  <baseAddress>0x01C10000</baseAddress>
  <interrupt>
   <name>SMHC0</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC1</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC2</name>
   <value>94</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="SMHC0">
  <name>SMHC2</name>
  <baseAddress>0x01C11000</baseAddress>
  <interrupt>
   <name>SMHC0</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC1</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SMHC2</name>
   <value>94</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>SPI0</name>
  <description>Serial Peripheral Interface</description>
  <baseAddress>0x01C68000</baseAddress>
  <interrupt>
   <name>SPI0</name>
   <value>97</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SPI1</name>
   <value>98</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>SPI_GCR</name>
    <displayName>SPI_GCR</displayName>
    <description>SPI Global Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TCR</name>
    <displayName>SPI_TCR</displayName>
    <description>SPI Transfer Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_IER</name>
    <displayName>SPI_IER</displayName>
    <description>SPI Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_ISR</name>
    <displayName>SPI_ISR</displayName>
    <description>SPI Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FCR</name>
    <displayName>SPI_FCR</displayName>
    <description>SPI FIFO Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_FSR</name>
    <displayName>SPI_FSR</displayName>
    <description>SPI FIFO Status Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_WCR</name>
    <displayName>SPI_WCR</displayName>
    <description>SPI Wait Clock Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_CCR</name>
    <displayName>SPI_CCR</displayName>
    <description>SPI Clock Rate Control register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MBC</name>
    <displayName>SPI_MBC</displayName>
    <description>SPI Master Burst Counter Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_MTC</name>
    <displayName>SPI_MTC</displayName>
    <description>SPI Master Transmit Counter Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BCC</name>
    <displayName>SPI_BCC</displayName>
    <description>SPI Master Burst Control Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_TXD</name>
    <displayName>SPI_TXD</displayName>
    <description>SPI TX Data Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_RXD</name>
    <displayName>SPI_RXD</displayName>
    <description>SPI RX Data Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="SPI0">
  <name>SPI1</name>
  <baseAddress>0x01C69000</baseAddress>
  <interrupt>
   <name>SPI0</name>
   <value>97</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>SPI1</name>
   <value>98</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>SYS_CFG</name>
  <description></description>
  <baseAddress>0x01C00000</baseAddress>
  <registers>
   <register>
    <name>VER_REG</name>
    <displayName>VER_REG</displayName>
    <description>Version Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_EPHY_CLK_REG0</name>
    <displayName>EMAC_EPHY_CLK_REG0</displayName>
    <description>EMAC-EPHY Clock Register 0</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TCON0</name>
  <description>TCON0 LVDS/RGB/MIPI-DSI Interface</description>
  <baseAddress>0x01C0C000</baseAddress>
  <registers>
   <register>
    <name>LCD_GCTL_REG</name>
    <displayName>LCD_GCTL_REG</displayName>
    <description>TCON global control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_GINT0_REG</name>
    <displayName>LCD_GINT0_REG</displayName>
    <description>TCON global interrupt register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_GINT1_REG</name>
    <displayName>LCD_GINT1_REG</displayName>
    <description>TCON global interrupt register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_FRM_CTL_REG</name>
    <displayName>LCD_FRM_CTL_REG</displayName>
    <description>TCON FRM control register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>LCD_FRM_SEED_REG</name>
     <displayName>LCD_FRM_SEED_REG</displayName>
     <description>TCON FRM seed register (N=0,1,2,3,4,5)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x0000002C</addressOffset>
    <register>
     <name>LCD_FRM_TAB_REG</name>
     <displayName>LCD_FRM_TAB_REG</displayName>
     <description>TCON FRM table register (N=0,1,2,3)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>LCD_3D_FIFO_REG</name>
    <displayName>LCD_3D_FIFO_REG</displayName>
    <description>TCON0 3D fifo register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CTL_REG</name>
    <displayName>LCD_CTL_REG</displayName>
    <description>TCON0 control register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_DCLK_REG</name>
    <displayName>LCD_DCLK_REG</displayName>
    <description>TCON0 data clock register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC0_REG</name>
    <displayName>LCD_BASIC0_REG</displayName>
    <description>TCON0 basic timing register0</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC1_REG</name>
    <displayName>LCD_BASIC1_REG</displayName>
    <description>TCON0 basic timing register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC2_REG</name>
    <displayName>LCD_BASIC2_REG</displayName>
    <description>TCON0 basic timing register2</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_BASIC3_REG</name>
    <displayName>LCD_BASIC3_REG</displayName>
    <description>TCON0 basic timing register3</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_HV_IF_REG</name>
    <displayName>LCD_HV_IF_REG</displayName>
    <description>TCON0 hv panel interface register</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_IF_REG</name>
    <displayName>LCD_CPU_IF_REG</displayName>
    <description>TCON0 cpu panel interface register</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_WR_REG</name>
    <displayName>LCD_CPU_WR_REG</displayName>
    <description>TCON0 cpu panel write data register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_RD0_REG</name>
    <displayName>LCD_CPU_RD0_REG</displayName>
    <description>TCON0 cpu panel read data register0</description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_CPU_RD1_REG</name>
    <displayName>LCD_CPU_RD1_REG</displayName>
    <description>TCON0 cpu panel read data register1</description>
    <addressOffset>0x06C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_LVDS_IF_REG</name>
    <displayName>LCD_LVDS_IF_REG</displayName>
    <description>TCON0 lvds panel interface register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_IO_POL_REG</name>
    <displayName>LCD_IO_POL_REG</displayName>
    <description>TCON0 IO polarity register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_IO_TRI_REG</name>
    <displayName>LCD_IO_TRI_REG</displayName>
    <description>TCON0 IO trigger register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_CEU_CTL_REG</name>
    <displayName>TCON_CEU_CTL_REG</displayName>
    <description>TCON CEU control register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>11</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>TCON_CEU_COEF_MUL_REG</name>
     <displayName>TCON_CEU_COEF_MUL_REG</displayName>
     <description>TCON CEU coefficient register0 (N=0,1,2,4,5,6,8,9,10)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x02C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x0000013C</addressOffset>
    <registers>
     <register>
      <name>TCON_CEU_COEF_ADD_REG</name>
      <displayName>TCON_CEU_COEF_ADD_REG</displayName>
      <description>0x11C+N*0x10 TCON CEU coefficient register1 (N=0,1,2)</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x030</dimIncrement>
   </cluster>
   <register>
    <name>TCON_SAFE_PERIOD_REG</name>
    <displayName>TCON_SAFE_PERIOD_REG</displayName>
    <description>TCON safe period register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LCD_LVDS_ANA0_REG</name>
    <displayName>LCD_LVDS_ANA0_REG</displayName>
    <description>TCON LVDS analog register0</description>
    <addressOffset>0x220</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>256</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>LCD_GAMMA_TABLE_REG</name>
     <displayName>LCD_GAMMA_TABLE_REG</displayName>
     <description>Gamma Table 0x400-0x7FF</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
   <register>
    <name>LCD_3D_FIFO_BIST_REG</name>
    <displayName>LCD_3D_FIFO_BIST_REG</displayName>
    <description></description>
    <addressOffset>0xFF4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_TRI_FIFO_BIST_REG</name>
    <displayName>TCON_TRI_FIFO_BIST_REG</displayName>
    <description></description>
    <addressOffset>0xFF8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TCON1</name>
  <description>TCON1 HDMI Interface</description>
  <baseAddress>0x01C0D000</baseAddress>
  <registers>
   <register>
    <name>TCON_GCTL_REG</name>
    <displayName>TCON_GCTL_REG</displayName>
    <description>TCON global control register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_GINT0_REG</name>
    <displayName>TCON_GINT0_REG</displayName>
    <description>TCON global interrupt register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_GINT1_REG</name>
    <displayName>TCON_GINT1_REG</displayName>
    <description>TCON global interrupt register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_CTL_REG</name>
    <displayName>TCON1_CTL_REG</displayName>
    <description>TCON1 control register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_BASIC0_REG</name>
    <displayName>TCON1_BASIC0_REG</displayName>
    <description>TCON1 basic timing register0</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_BASIC1_REG</name>
    <displayName>TCON1_BASIC1_REG</displayName>
    <description>TCON1 basic timing register1</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_BASIC2_REG</name>
    <displayName>TCON1_BASIC2_REG</displayName>
    <description>TCON1 basic timing register2</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_BASIC3_REG</name>
    <displayName>TCON1_BASIC3_REG</displayName>
    <description>TCON1 basic timing register3</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_BASIC4_REG</name>
    <displayName>TCON1_BASIC4_REG</displayName>
    <description>TCON1 basic timing register4</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_BASIC5_REG</name>
    <displayName>TCON1_BASIC5_REG</displayName>
    <description>TCON1 basic timing register5</description>
    <addressOffset>0x0A8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_PS_SYNC_REG</name>
    <displayName>TCON1_PS_SYNC_REG</displayName>
    <description>TCON1 sync register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_IO_POL_REG</name>
    <displayName>TCON1_IO_POL_REG</displayName>
    <description>TCON1 IO polarity register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_IO_TRI_REG</name>
    <displayName>TCON1_IO_TRI_REG</displayName>
    <description>TCON1 IO trigger register</description>
    <addressOffset>0x0F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_CEU_CTL_REG</name>
    <displayName>TCON_CEU_CTL_REG</displayName>
    <description>TCON CEU control register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>11</dim>
    <addressOffset>0x00000110</addressOffset>
    <register>
     <name>TCON_CEU_COEF_MUL_REG</name>
     <displayName>TCON_CEU_COEF_MUL_REG</displayName>
     <description>TCON CEU coefficient register0 (N=0,1,2,4,5,6,8,9,10)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x02C</dimIncrement>
   </cluster>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000160</addressOffset>
    <register>
     <name>TCON_CEU_COEF_RANG_REG</name>
     <displayName>TCON_CEU_COEF_RANG_REG</displayName>
     <description>TCON CEU coefficient register2 (N=0,1,2)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x00C</dimIncrement>
   </cluster>
   <register>
    <name>TCON_SAFE_PERIOD_REG</name>
    <displayName>TCON_SAFE_PERIOD_REG</displayName>
    <description>TCON safe period register</description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON1_FILL_CTL_REG</name>
    <displayName>TCON1_FILL_CTL_REG</displayName>
    <description>TCON1 fill data control register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>3</dim>
    <addressOffset>0x00000304</addressOffset>
    <registers>
     <register>
      <name>TCON1_FILL_BEGIN_REG</name>
      <displayName>TCON1_FILL_BEGIN_REG</displayName>
      <description>TCON1 fill data begin register (N=0,1,2)</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TCON1_FILL_END_REG</name>
      <displayName>TCON1_FILL_END_REG</displayName>
      <description>TCON1 fill data end register (N=0,1,2)</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>TCON1_FILL_DATA0_REG</name>
      <displayName>TCON1_FILL_DATA0_REG</displayName>
      <description>TCON1 fill data value register (N=0,1,2)</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x024</dimIncrement>
   </cluster>
   <cluster>
    <dim>256</dim>
    <addressOffset>0x00000400</addressOffset>
    <register>
     <name>TCON1_GAMMA_TABLE_REG</name>
     <displayName>TCON1_GAMMA_TABLE_REG</displayName>
     <description>Gamma Table 0x400-0x7FF</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x400</dimIncrement>
   </cluster>
   <register>
    <name>TCON_ECC_FIFO_BIST_REG</name>
    <displayName>TCON_ECC_FIFO_BIST_REG</displayName>
    <description></description>
    <addressOffset>0xFFC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>THS</name>
  <description></description>
  <baseAddress>0x01C25000</baseAddress>
  <registers>
   <register>
    <name>THS_CTRL</name>
    <displayName>THS_CTRL</displayName>
    <description>THS Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_EN</name>
    <displayName>THS_EN</displayName>
    <description>THS Enable Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_PER</name>
    <displayName>THS_PER</displayName>
    <description>THS Period Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA_INTC</name>
    <displayName>THS_DATA_INTC</displayName>
    <description>THS Data Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUT_INTC</name>
    <displayName>THS_SHUT_INTC</displayName>
    <description>THS Shut Interrupt Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_INTC</name>
    <displayName>THS_ALARM_INTC</displayName>
    <description>THS Alarm Interrupt Control Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA_INTS</name>
    <displayName>THS_DATA_INTS</displayName>
    <description>THS Data Interrupt Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUT_INTS</name>
    <displayName>THS_SHUT_INTS</displayName>
    <description>THS Shut Interrupt Status Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARMO_INTS</name>
    <displayName>THS_ALARMO_INTS</displayName>
    <description>THS Alarm off Interrupt Status Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_INTS</name>
    <displayName>THS_ALARM_INTS</displayName>
    <description>THS Alarm Interrupt Status Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_FILTER</name>
    <displayName>THS_FILTER</displayName>
    <description>THS Median Filter Control Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_ALARM_CTRL</name>
    <displayName>THS_ALARM_CTRL</displayName>
    <description>THS Alarm Threshold Control Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_SHUTDOWN_CTRL</name>
    <displayName>THS_SHUTDOWN_CTRL</displayName>
    <description>THS Shutdown Threshold Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_CDATA</name>
    <displayName>THS_CDATA</displayName>
    <description>THS Calibration Data</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_DATA</name>
    <displayName>THS_DATA</displayName>
    <description>THS Data Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TIMER</name>
  <description></description>
  <baseAddress>0x01C20C00</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>50</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>51</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TMR_IRQ_EN_REG</name>
    <displayName>TMR_IRQ_EN_REG</displayName>
    <description>Timer IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR_IRQ_STA_REG</name>
    <displayName>TMR_IRQ_STA_REG</displayName>
    <description>Timer Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_CTRL_REG</name>
    <displayName>TMR0_CTRL_REG</displayName>
    <description>Timer0 Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_INTV_VALUE_REG</name>
    <displayName>TMR0_INTV_VALUE_REG</displayName>
    <description>Timer0 Interval Value Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR0_CUR_VALUE_REG</name>
    <displayName>TMR0_CUR_VALUE_REG</displayName>
    <description>Timer0 Current Value Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_CTRL_REG</name>
    <displayName>TMR1_CTRL_REG</displayName>
    <description>Timer1 Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_INTV_VALUE_REG</name>
    <displayName>TMR1_INTV_VALUE_REG</displayName>
    <description>Timer1 Interval Value Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR1_CUR_VALUE_REG</name>
    <displayName>TMR1_CUR_VALUE_REG</displayName>
    <description>Timer1 Current Value Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_CTL_REG</name>
    <displayName>AVS_CNT_CTL_REG</displayName>
    <description>AVS Control Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT0_REG</name>
    <displayName>AVS_CNT0_REG</displayName>
    <description>AVS Counter 0 Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT1_REG</name>
    <displayName>AVS_CNT1_REG</displayName>
    <description>AVS Counter 1 Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_EN_REG</name>
    <displayName>WDOG_IRQ_EN_REG</displayName>
    <description>Watchdog IRQ Enable Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_STA_REG</name>
    <displayName>WDOG_IRQ_STA_REG</displayName>
    <description>Watchdog Status Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CTRL_REG</name>
    <displayName>WDOG_CTRL_REG</displayName>
    <description>Watchdog Control Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CFG_REG</name>
    <displayName>WDOG_CFG_REG</displayName>
    <description>Watchdog Configuration Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_MODE_REG</name>
    <displayName>WDOG_MODE_REG</displayName>
    <description>Watchdog Mode Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TPADC</name>
  <description></description>
  <baseAddress>0x02009C00</baseAddress>
  <interrupt>
   <name>TPADC</name>
   <value>94</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TP_CTRL_REG0</name>
    <displayName>TP_CTRL_REG0</displayName>
    <description>TP Control Register 0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CTRL_REG1</name>
    <displayName>TP_CTRL_REG1</displayName>
    <description>TP Control Register 1</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CTRL_REG2</name>
    <displayName>TP_CTRL_REG2</displayName>
    <description>TP Control Register 2</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CTRL_REG3</name>
    <displayName>TP_CTRL_REG3</displayName>
    <description>TP Control Register 3</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_INT_FIFO_CTRL_REG</name>
    <displayName>TP_INT_FIFO_CTRL_REG</displayName>
    <description>TP Interrupt FIFO Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_INT_FIFO_STAT_REG</name>
    <displayName>TP_INT_FIFO_STAT_REG</displayName>
    <description>TP Interrupt FIFO Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_CALI_DATA_REG</name>
    <displayName>TP_CALI_DATA_REG</displayName>
    <description>TP Calibration Data Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TP_DATA_REG</name>
    <displayName>TP_DATA_REG</displayName>
    <description>TP Data Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>R_TWI</name>
  <description></description>
  <baseAddress>0x01F02400</baseAddress>
  <interrupt>
   <name>R_TWI</name>
   <value>76</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TWI_ADDR</name>
    <displayName>TWI_ADDR</displayName>
    <description>TWI Slave Address Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_XADDR</name>
    <displayName>TWI_XADDR</displayName>
    <description>TWI Extended Slave Address Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DATA</name>
    <displayName>TWI_DATA</displayName>
    <description>TWI Data Byte Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CNTR</name>
    <displayName>TWI_CNTR</displayName>
    <description>TWI Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_STAT</name>
    <displayName>TWI_STAT</displayName>
    <description>TWI Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CCR</name>
    <displayName>TWI_CCR</displayName>
    <description>TWI Clock Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_SRST</name>
    <displayName>TWI_SRST</displayName>
    <description>TWI Software Reset Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_EFR</name>
    <displayName>TWI_EFR</displayName>
    <description>TWI Enhance Feature Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_LCR</name>
    <displayName>TWI_LCR</displayName>
    <description>TWI Line Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="R_TWI">
  <name>TWI0</name>
  <baseAddress>0x01C2AC00</baseAddress>
  <interrupt>
   <name>R_TWI</name>
   <value>76</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="R_TWI">
  <name>TWI1</name>
  <baseAddress>0x01C2B000</baseAddress>
  <interrupt>
   <name>R_TWI</name>
   <value>76</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="R_TWI">
  <name>TWI2</name>
  <baseAddress>0x01C2B400</baseAddress>
  <interrupt>
   <name>R_TWI</name>
   <value>76</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI0</name>
   <value>38</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>40</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>UART0</name>
  <description></description>
  <baseAddress>0x01C28000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>70</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>UART_RBR_THR_DLL</name>
    <displayName>UART_RBR_THR_DLL</displayName>
    <description>UART Receive Buffer Register/Transmit Holding Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DLH_IER</name>
    <displayName>UART_DLH_IER</displayName>
    <description></description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_IIR_FCR</name>
    <displayName>UART_IIR_FCR</displayName>
    <description>UART Interrupt Identity Register/UART FIFO Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LCR</name>
    <displayName>UART_LCR</displayName>
    <description>UART Line Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MCR</name>
    <displayName>UART_MCR</displayName>
    <description>UART Modem Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LSR</name>
    <displayName>UART_LSR</displayName>
    <description>UART Line Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MSR</name>
    <displayName>UART_MSR</displayName>
    <description>UART Modem Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_SCH</name>
    <displayName>UART_SCH</displayName>
    <description>UART Scratch Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_USR</name>
    <displayName>UART_USR</displayName>
    <description>UART Status Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_TFL</name>
    <displayName>UART_TFL</displayName>
    <description>UART Transmit FIFO Level Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_RFL</name>
    <displayName>UART_RFL</displayName>
    <description>UART Receive FIFO Level Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_HSK</name>
    <displayName>UART_HSK</displayName>
    <description>UART DMA Handshake Configuration Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DMA_REQ_EN</name>
    <displayName>UART_DMA_REQ_EN</displayName>
    <description>UART DMA Request Enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_HALT</name>
    <displayName>UART_HALT</displayName>
    <description>UART Halt TX Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLL</name>
    <displayName>UART_DBG_DLL</displayName>
    <description>UART Debug DLL Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLH</name>
    <displayName>UART_DBG_DLH</displayName>
    <description>UART Debug DLH Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_FCC</name>
    <displayName>UART_A_FCC</displayName>
    <description>UART FIFO Clock Control Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_CTRL</name>
    <displayName>UART_A_RXDMA_CTRL</displayName>
    <description>UART RXDMA Control Register</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_STR</name>
    <displayName>UART_A_RXDMA_STR</displayName>
    <description>UART RXDMA Start Register</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_STA</name>
    <displayName>UART_A_RXDMA_STA</displayName>
    <description>UART RXDMA Status Register</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_LMT</name>
    <displayName>UART_A_RXDMA_LMT</displayName>
    <description>UART RXDMA Limit Register</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_SADDRL</name>
    <displayName>UART_A_RXDMA_SADDRL</displayName>
    <description>UART RXDMA Buffer Start Address Low Register</description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_SADDRH</name>
    <displayName>UART_A_RXDMA_SADDRH</displayName>
    <description>UART RXDMA Buffer Start Address High Register</description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_BL</name>
    <displayName>UART_A_RXDMA_BL</displayName>
    <description>UART RXDMA Buffer Length Register</description>
    <addressOffset>0x118</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_IE</name>
    <displayName>UART_A_RXDMA_IE</displayName>
    <description>UART RXDMA Interrupt Enable Register</description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_IS</name>
    <displayName>UART_A_RXDMA_IS</displayName>
    <description>UART RXDMA Interrupt Status Register</description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_WADDRL</name>
    <displayName>UART_A_RXDMA_WADDRL</displayName>
    <description>UART RXDMA Write Address Low Register</description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_WADDRH</name>
    <displayName>UART_A_RXDMA_WADDRH</displayName>
    <description>UART RXDMA Write Address high Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_RADDRL</name>
    <displayName>UART_A_RXDMA_RADDRL</displayName>
    <description>UART RXDMA Read Address Low Register</description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_RADDRH</name>
    <displayName>UART_A_RXDMA_RADDRH</displayName>
    <description>UART RXDMA Read Address high Register</description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_A_RXDMA_DCNT</name>
    <displayName>UART_A_RXDMA_DCNT</displayName>
    <description>UART RADMA Data Count Register</description>
    <addressOffset>0x138</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART1</name>
  <baseAddress>0x01C28400</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>70</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART2</name>
  <baseAddress>0x01C28800</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>70</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART3</name>
  <baseAddress>0x01C28C00</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>70</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART4</name>
  <baseAddress>0x01C29000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>70</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>R_UART</name>
  <baseAddress>0x01F02800</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>70</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USBOTG0</name>
  <description>USB OTG Dual-Role Device controller</description>
  <baseAddress>0x01C19000</baseAddress>
  <interrupt>
   <name>USBOTG0</name>
   <value>103</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>USB_EPFIFO</name>
     <displayName>USB_EPFIFO</displayName>
     <description>USB_EPFIFO [0..5] USB FIFO Entry for Endpoint N</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <register>
    <name>USB_GCS</name>
    <displayName>USB_GCS</displayName>
    <description>USB_POWER, USB_DEVCTL, USB_EPINDEX, USB_DMACTL USB Global Control and Status Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTX</name>
    <displayName>USB_INTTX</displayName>
    <description>USB_INTTX USB_EPINTF USB Endpoint Interrupt Flag Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRX</name>
    <displayName>USB_INTRX</displayName>
    <description>USB_INTRX USB_EPINTF</description>
    <addressOffset>0x046</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTXE</name>
    <displayName>USB_INTTXE</displayName>
    <description>USB_INTTXE USB_EPINTE USB Endpoint Interrupt Enable Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRXE</name>
    <displayName>USB_INTRXE</displayName>
    <description>USB_INTRXE USB_EPINTE</description>
    <addressOffset>0x04A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSB</name>
    <displayName>USB_INTUSB</displayName>
    <description>USB_INTUSB USB_BUSINTF USB Bus Interrupt Flag Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSBE</name>
    <displayName>USB_INTUSBE</displayName>
    <description>USB_INTUSBE USB_BUSINTE USB Bus Interrupt Enable Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_FNUM</name>
    <displayName>USB_FNUM</displayName>
    <description>USB Frame Number Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TESTC</name>
    <displayName>USB_TESTC</displayName>
    <description>USB_TESTC USB Test Control Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXMAXP</name>
    <displayName>USB_TXMAXP</displayName>
    <description>USB_TXMAXP USB EP1~5 Tx Control and Status Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXCSRHI</name>
    <displayName>USB_TXCSRHI</displayName>
    <description>[15:8]: USB_TXCSRH, [7:0]: USB_TXCSRL</description>
    <addressOffset>0x082</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXMAXP</name>
    <displayName>USB_RXMAXP</displayName>
    <description>USB_RXMAXP USB EP1~5 Rx Control and Status Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCSRHI</name>
    <displayName>USB_RXCSRHI</displayName>
    <description>USB_RXCSR</description>
    <addressOffset>0x086</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCOUNT</name>
    <displayName>USB_RXCOUNT</displayName>
    <description>USB_RXCOUNT</description>
    <addressOffset>0x088</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXPKTCNT</name>
    <displayName>USB_RXPKTCNT</displayName>
    <description>USB_RXPKTCNT</description>
    <addressOffset>0x08A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_EPATTR</name>
    <displayName>USB_EPATTR</displayName>
    <description>USB_EPATTR USB EP0 Attribute Register, USB EP1~5 Attribute Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXFIFO</name>
    <displayName>USB_TXFIFO</displayName>
    <description>USB_TXFIFO (bits 28:16 Start address of the endpoint FIFO is in units of 8 bytes)</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXFIFO</name>
    <displayName>USB_RXFIFO</displayName>
    <description>USB_RXFIFO (bits 28:16 Start address of the endpoint FIFO is in units of 8 bytes)</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000098</addressOffset>
    <registers>
     <register>
      <name>USB_TXFADDR</name>
      <displayName>USB_TXFADDR</displayName>
      <description>USB_TXFADDR</description>
      <addressOffset>0x000</addressOffset>
      <size>0x10</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHADDR</name>
      <displayName>USB_TXHADDR</displayName>
      <description>USB_TXHADDR</description>
      <addressOffset>0x002</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHUBPORT</name>
      <displayName>USB_TXHUBPORT</displayName>
      <description>USB_TXHUBPORT</description>
      <addressOffset>0x003</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXFADDR</name>
      <displayName>USB_RXFADDR</displayName>
      <description>USB_RXFADDR</description>
      <addressOffset>0x004</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHADDR</name>
      <displayName>USB_RXHADDR</displayName>
      <description>USB_RXHADDR</description>
      <addressOffset>0x006</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHUBPORT</name>
      <displayName>USB_RXHUBPORT</displayName>
      <description>USB_RXHUBPORT</description>
      <addressOffset>0x007</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x070</dimIncrement>
   </cluster>
   <register>
    <name>USB_ISCR</name>
    <displayName>USB_ISCR</displayName>
    <description>HCI Interface Register (HCI_Interface)</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_PHYCTL</name>
    <displayName>USBPHY_PHYCTL</displayName>
    <description>USBPHY_PHYCTL</description>
    <addressOffset>0x404</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register (bist)</description>
    <addressOffset>0x408</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register (PHY_Control)</description>
    <addressOffset>0x410</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_OTGCTL</name>
    <displayName>PHY_OTGCTL</displayName>
    <description>Control PHY routing to EHCI or OTG</description>
    <addressOffset>0x420</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_STATUS</name>
    <displayName>PHY_STATUS</displayName>
    <description>PHY Status Register</description>
    <addressOffset>0x424</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register</description>
    <addressOffset>0x428</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMA_INTE</name>
    <displayName>USB_DMA_INTE</displayName>
    <description>USB DMA Interrupt Enable Register</description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMA_INTS</name>
    <displayName>USB_DMA_INTS</displayName>
    <description>USB DMA Interrupt Status Register</description>
    <addressOffset>0x504</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000540</addressOffset>
    <registers>
     <register>
      <name>CHAN_CFG</name>
      <displayName>CHAN_CFG</displayName>
      <description>USB DMA Channel Configuration Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SDRAM_ADD</name>
      <displayName>SDRAM_ADD</displayName>
      <description>USB DMA Channel Configuration Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BC</name>
      <displayName>BC</displayName>
      <description>USB DMA Byte Counter Register/USB DMA RESIDUAL Byte Counter Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>USBPHY0</name>
  <description></description>
  <baseAddress>0x01C1A800</baseAddress>
  <registers>
   <register>
    <name>HCI_ICR</name>
    <displayName>HCI_ICR</displayName>
    <description>HCI Interface Register (HCI_Interface)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_PHYCTL</name>
    <displayName>USBPHY_PHYCTL</displayName>
    <description>(HSIC_STATUS) HSIC status Register This register is valid on HCI1.</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register (bist)</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register (PHY_Control)</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_OTGCTL</name>
    <displayName>PHY_OTGCTL</displayName>
    <description>Control PHY routing to EHCI or OTG</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_STATUS</name>
    <displayName>PHY_STATUS</displayName>
    <description>PHY Status Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USBPHY0">
  <name>USBPHY1</name>
  <baseAddress>0x01C1B800</baseAddress>
  </peripheral>
  <peripheral>
  <name>USBEHCI0</name>
  <description></description>
  <baseAddress>0x01C1A000</baseAddress>
  <interrupt>
   <name>USBEHCI0</name>
   <value>104</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USBEHCI1</name>
   <value>106</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>HCCAPBASE</name>
    <displayName>HCCAPBASE</displayName>
    <description>EHCI Capability Register (HCIVERSION and CAPLENGTH) register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPARAMS</name>
    <displayName>HCSPARAMS</displayName>
    <description>EHCI Host Control Structural Parameter Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCCPARAMS</name>
    <displayName>HCCPARAMS</displayName>
    <description>EHCI Host Control Capability Parameter Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPPORTROUTE</name>
    <displayName>HCSPPORTROUTE</displayName>
    <description>EHCI Companion Port Route Description</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBCMD</name>
    <displayName>USBCMD</displayName>
    <description>EHCI USB Command Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBSTS</name>
    <displayName>USBSTS</displayName>
    <description>EHCI USB Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBINTR</name>
    <displayName>USBINTR</displayName>
    <description>EHCI USB Interrupt Enable Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRINDEX</name>
    <displayName>FRINDEX</displayName>
    <description>EHCI USB Frame Index Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CTRLDSSEGMENT</name>
    <displayName>CTRLDSSEGMENT</displayName>
    <description>EHCI 4G Segment Selector Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PERIODICLISTBASE</name>
    <displayName>PERIODICLISTBASE</displayName>
    <description>EHCI Frame List Base Address Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASYNCLISTADDR</name>
    <displayName>ASYNCLISTADDR</displayName>
    <description>EHCI Next Asynchronous List Address Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USBEHCI0">
  <name>USBEHCI1</name>
  <baseAddress>0x01C1B000</baseAddress>
  <interrupt>
   <name>USBEHCI0</name>
   <value>104</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USBEHCI1</name>
   <value>106</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USBOHCI0</name>
  <description></description>
  <baseAddress>0x01C1A400</baseAddress>
  <interrupt>
   <name>USBOHCI0</name>
   <value>105</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USBOHCI1</name>
   <value>107</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>O_HcRevision</name>
    <displayName>O_HcRevision</displayName>
    <description>OHCI Revision Register (not documented)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControl</name>
    <displayName>O_HcControl</displayName>
    <description>OHCI Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcCommandStatus</name>
    <displayName>O_HcCommandStatus</displayName>
    <description>OHCI Command Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptStatus</name>
    <displayName>O_HcInterruptStatus</displayName>
    <description>OHCI Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptEnable</name>
    <displayName>O_HcInterruptEnable</displayName>
    <description>OHCI Interrupt Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptDisable</name>
    <displayName>O_HcInterruptDisable</displayName>
    <description>OHCI Interrupt Disable Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcHCCA</name>
    <displayName>O_HcHCCA</displayName>
    <description>OHCI HCCA Base</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPeriodCurrentED</name>
    <displayName>O_HcPeriodCurrentED</displayName>
    <description>OHCI Period Current ED Base</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlHeadED</name>
    <displayName>O_HcControlHeadED</displayName>
    <description>OHCI Control Head ED Base</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlCurrentED</name>
    <displayName>O_HcControlCurrentED</displayName>
    <description>OHCI Control Current ED Base</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkHeadED</name>
    <displayName>O_HcBulkHeadED</displayName>
    <description>OHCI Bulk Head ED Base</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkCurrentED</name>
    <displayName>O_HcBulkCurrentED</displayName>
    <description>OHCI Bulk Current ED Base</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcDoneHead</name>
    <displayName>O_HcDoneHead</displayName>
    <description>OHCI Done Head Base</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmInterval</name>
    <displayName>O_HcFmInterval</displayName>
    <description>OHCI Frame Interval Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmRemaining</name>
    <displayName>O_HcFmRemaining</displayName>
    <description>OHCI Frame Remaining Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmNumber</name>
    <displayName>O_HcFmNumber</displayName>
    <description>OHCI Frame Number Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPerioddicStart</name>
    <displayName>O_HcPerioddicStart</displayName>
    <description>OHCI Periodic Start Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcLSThreshold</name>
    <displayName>O_HcLSThreshold</displayName>
    <description>OHCI LS Threshold Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDescriptorA</name>
    <displayName>O_HcRhDescriptorA</displayName>
    <description>OHCI Root Hub Descriptor Register A</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDesriptorB</name>
    <displayName>O_HcRhDesriptorB</displayName>
    <description>OHCI Root Hub Descriptor Register B</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhStatus</name>
    <displayName>O_HcRhStatus</displayName>
    <description>OHCI Root Hub Status Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>1</dim>
    <addressOffset>0x00000054</addressOffset>
    <register>
     <name>O_HcRhPortStatus</name>
     <displayName>O_HcRhPortStatus</displayName>
     <description>OHCI Root Hub Port Status Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x004</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USBOHCI0">
  <name>USBOHCI1</name>
  <baseAddress>0x01C1B400</baseAddress>
  <interrupt>
   <name>USBOHCI0</name>
   <value>105</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USBOHCI1</name>
   <value>107</value>
   <description></description>
  </interrupt>
  </peripheral>
 </peripherals>
 <vendor>
 </vendor>
</device >
