

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'
================================================================
* Date:           Thu Dec 29 12:27:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_5_VITIS_LOOP_49_6  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten16"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 7, i4 %i_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %j_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i12 %indvar_flatten16" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 13 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%icmp_ln48 = icmp_eq  i12 %indvar_flatten16_load, i12 2048" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%add_ln48 = add i12 %indvar_flatten16_load, i12 1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 16 'add' 'add_ln48' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc87.i, void %VITIS_LOOP_54_7.i.exitStub" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 17 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1_load = load i9 %j_1" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 18 'load' 'j_1_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_3_load = load i4 %i_3" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 19 'load' 'i_3_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%icmp_ln49 = icmp_eq  i9 %j_1_load, i9 256" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 20 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln48 = select i1 %icmp_ln49, i9 0, i9 %j_1_load" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 21 'select' 'select_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln48_4 = add i4 %i_3_load, i4 15" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 22 'add' 'add_ln48_4' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.18ns)   --->   "%select_ln48_1 = select i1 %icmp_ln49, i4 %add_ln48_4, i4 %i_3_load" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 23 'select' 'select_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i4 %select_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 24 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%zext_ln48_1 = zext i3 %trunc_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 25 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%shl_ln48 = shl i8 1, i8 %zext_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 26 'shl' 'shl_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%trunc_ln48_1 = trunc i8 %shl_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 27 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln48_1 = add i7 %trunc_ln48_1, i7 127" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 28 'add' 'add_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %trunc_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 29 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%add_ln48_2 = add i4 %zext_ln48_2, i4 1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 30 'add' 'add_ln48_2' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i4 %add_ln48_2" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 31 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.66ns)   --->   "%shl_ln48_1 = shl i9 1, i9 %zext_ln48_3" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 32 'shl' 'shl_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i9 %shl_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 33 'trunc' 'trunc_ln48_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_3 = add i8 %trunc_ln48_2, i8 255" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 34 'add' 'add_ln48_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %select_ln48, i32 7, i32 8" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%icmp_ln50 = icmp_eq  i2 %tmp, i2 0" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 36 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i9 %select_ln48" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 37 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i9 %select_ln48" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 38 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln51 = and i7 %trunc_ln51, i7 %add_ln48_1" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 39 'and' 'and_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %and_ln51" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 40 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sub_ln51_1 = sub i8 %add_ln48_3, i8 %zext_ln51" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 41 'sub' 'sub_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i8 %sub_ln51_1" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 42 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr i23 %zetas, i64 0, i64 %zext_ln51_1" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 43 'getelementptr' 'zetas_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%zetas_load = load i8 %zetas_addr" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 44 'load' 'zetas_load' <Predicate = (!icmp_ln48)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_1 : Operation 45 [1/1] (0.90ns)   --->   "%add_ln49 = add i9 %select_ln48, i9 1" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 45 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln49 = store i12 %add_ln48, i12 %indvar_flatten16" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 46 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln49 = store i4 %select_ln48_1, i4 %i_3" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 47 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln49 = store i9 %add_ln49, i9 %j_1" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 48 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.46>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_5_VITIS_LOOP_49_6_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i4 %select_ln48_1" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 51 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.87ns)   --->   "%sub_ln48 = sub i8 153, i8 %sext_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 52 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %sub_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 53 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 55 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln50, i5 0" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dpu_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 %zext_ln48" [HLS_Final_vitis_src/dpu.cpp:48]   --->   Operation 57 'getelementptr' 'dpu_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (1.29ns)   --->   "%zetas_load = load i8 %zetas_addr" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 58 'load' 'zetas_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_2 : Operation 59 [1/1] (1.13ns)   --->   "%sub_ln51 = sub i23 0, i23 %zetas_load" [HLS_Final_vitis_src/dpu.cpp:51]   --->   Operation 59 'sub' 'sub_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%select_ln50 = select i1 %icmp_ln50, i23 4201983, i23 %sub_ln51" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 60 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%sext_ln50 = sext i23 %select_ln50" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 61 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%zext_ln50 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 62 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50)   --->   "%zext_ln50_1 = zext i32 %sext_ln50" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 63 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.27ns) (out node of the LUT)   --->   "%shl_ln50 = shl i8192 %zext_ln50_1, i8192 %zext_ln50" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 64 'shl' 'shl_ln50' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln50 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 65 'specbramwithbyteenable' 'specbramwithbyteenable_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln50, i2 0" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 66 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %udiv" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 67 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.84ns)   --->   "%shl_ln50_1 = shl i1024 15, i1024 %zext_ln50_2" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 68 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln50 = store void @_ssdm_op_Write.bram.i8192, i8 %dpu_pMem_addr, i8192 %shl_ln50, i1024 %shl_ln50_1" [HLS_Final_vitis_src/dpu.cpp:50]   --->   Operation 69 'store' 'store_ln50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body55.i" [HLS_Final_vitis_src/dpu.cpp:49]   --->   Operation 70 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.7ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_3_load', HLS_Final_vitis_src/dpu.cpp:48) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln48_4', HLS_Final_vitis_src/dpu.cpp:48) [24]  (0.809 ns)
	'select' operation ('select_ln48_1', HLS_Final_vitis_src/dpu.cpp:48) [25]  (0.187 ns)
	'add' operation ('add_ln48_2', HLS_Final_vitis_src/dpu.cpp:48) [35]  (0.715 ns)
	'shl' operation ('shl_ln48_1', HLS_Final_vitis_src/dpu.cpp:48) [37]  (0.662 ns)
	'add' operation ('add_ln48_3', HLS_Final_vitis_src/dpu.cpp:48) [39]  (0 ns)
	'sub' operation ('sub_ln51_1', HLS_Final_vitis_src/dpu.cpp:51) [50]  (1.03 ns)
	'getelementptr' operation ('zetas_addr', HLS_Final_vitis_src/dpu.cpp:51) [52]  (0 ns)
	'load' operation ('zetas_load', HLS_Final_vitis_src/dpu.cpp:51) on array 'zetas' [53]  (1.3 ns)

 <State 2>: 5ns
The critical path consists of the following:
	'load' operation ('zetas_load', HLS_Final_vitis_src/dpu.cpp:51) on array 'zetas' [53]  (1.3 ns)
	'sub' operation ('sub_ln51', HLS_Final_vitis_src/dpu.cpp:51) [54]  (1.13 ns)
	'select' operation ('select_ln50', HLS_Final_vitis_src/dpu.cpp:50) [55]  (0 ns)
	'shl' operation ('shl_ln50', HLS_Final_vitis_src/dpu.cpp:50) [59]  (1.28 ns)
	'store' operation ('store_ln50', HLS_Final_vitis_src/dpu.cpp:50) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'dpu_pMem' [64]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
