Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1_AR000033086_AR000033086_AR000033086 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 30 22:02:24 2023
| Host         : IBM-481 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   701 |
|    Minimum number of control sets                        |   701 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1461 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   701 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    65 |
| >= 10 to < 12      |    34 |
| >= 12 to < 14      |    74 |
| >= 14 to < 16      |     9 |
| >= 16              |   416 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2199 |          769 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |            1673 |          672 |
| Yes          | No                    | No                     |            8938 |         2390 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            5907 |         1913 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/cmp84_reg_9320                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/tmp_reg_1138[0]_i_1_n_6                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/ap_enable_reg_pp0_iter16_reg                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_background_Y_R_c_channel_U/mOutPtr[3]_i_1__1_n_6                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_background_V_B_c_channel_U/mOutPtr[3]_i_1__3_n_6                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_background_U_G_c_channel_U/mOutPtr[3]_i_1__2_n_6                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_12                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                       |                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/ap_condition_289                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/m_axi_mm_video1_ARREADY_4                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_width_c111_channel_U/mOutPtr[3]_i_1_n_6                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_c_U/mOutPtr[3]_i_1__14_n_6                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/width_c_U/ap_rst_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[9]_i_1_n_3                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerStartX4_c_channel_U/mOutPtr[3]_i_1__5_n_6                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerScaleFactor16_c_channel_U/mOutPtr[3]_i_1__11_n_6                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                                                      | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/m_axi_mm_video3_ARREADY_4                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerStartY7_c_channel_U/mOutPtr[3]_i_1__8_n_6                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_c_U/mOutPtr[3]_i_1__15_n_6                                                                                                                                                                      | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerEnable_c118_channel_U/mOutPtr[3]_i_1__4_n_6                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerEnable_c117_U/U_design_1_v_mix_0_0_fifo_w4_d2_S_ram/shiftReg_ce                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c116_channel_U/mOutPtr[3]_i_1__0_n_6                                                                                                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_c_U/mOutPtr[4]_i_1__7_n_6                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_c_U/mOutPtr[4]_i_1__5_n_6                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerStartY9_c_channel_U/mOutPtr[4]_i_1__2_n_6                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/E[0]                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerStartX5_c_channel_U/mOutPtr[4]_i_1_n_6                                                                                                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerScaleFactor18_c_channel_U/mOutPtr[4]_i_1__4_n_6                                                                                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_c_U/mOutPtr[4]_i_1__8_n_6                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerStartX6_c_channel_U/mOutPtr[4]_i_1__0_n_6                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/internal_empty_n_reg[0]                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_c_U/mOutPtr[4]_i_1__6_n_6                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerStartY8_c_channel_U/mOutPtr[4]_i_1__1_n_6                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerScaleFactor17_c_channel_U/mOutPtr[4]_i_1__3_n_6                                                                                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/buff_rdata/mOutPtr[5]_i_1__1_n_6                                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/buff_rdata/mOutPtr[5]_i_1__0_n_6                                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/buff_rdata/mOutPtr[5]_i_1_n_6                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[2]_i_1_n_3                                                            |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_1_n_3                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[5]_i_1_n_3                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_2812                                                                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/yCount_V_1                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/mac_muladd_8s_10ns_18s_18_4_1_U131/design_1_v_mix_0_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rreq/pout[6]_i_1__0_n_6                                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rreq/pout[6]_i_1_n_6                                                                                                                                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_13[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rreq/pout[6]_i_1__1_n_6                                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                          |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                             |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_u_load_reg_913[7]_i_1_n_3                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/select_ln1594_5_reg_37630                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln1594_5_reg_3763[7]_i_1_n_3                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zonePlateVAddr0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/b_reg_35990                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/shiftReg_ce                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/icmp_ln934_1_reg_532_reg[0]_0                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_3[0]                                                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln1267_reg_3809                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_3[0]                                                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3896                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_20                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_21                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/p_3_in                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/shiftReg_ce                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/icmp_ln932_1_reg_522_reg[0]_0                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_11                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_9                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerScaleFactor_2[7]_i_1_n_6                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerScaleFactor_1[7]_i_1_n_6                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter4_reg[0]                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/icmp_ln1028_reg_3528_pp0_iter13_reg_reg[0][0]                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/mac_muladd_8s_10ns_18s_18_4_1_U131/design_1_v_mix_0_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/trunc_ln315_1_reg_537[7]_i_1_n_6                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_10                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/pixbuf_y_val_V_1_0_1_load_1_reg_1193[7]_i_1_n_6                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/rampVal_20                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/b_reg_35990                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q1_reg_1                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/select_ln314_1_reg_38900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_19                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/trunc_ln145_s_reg_1142[7]_i_1_n_6                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_NS_fsm[5]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/width_c_U/E[0]                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/rampVal_10                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_ovrlayId_c_channel                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15560                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]_5[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[3][0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zonePlateVAddr0                                                                                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[3]_1                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerScaleFactor_3[7]_i_1_n_6                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/shiftReg_ce                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/icmp_ln1074_1_reg_438_reg[0]_0                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/b_reg_35990                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg_1                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_2[0]                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/ap_rst_n_2[0]                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_sync_reg_entry_proc_U0_ap_ready                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_36520                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/xCount_V_3[9]_i_2_n_3                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/xCount_V_3[9]_i_1_n_3                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_1952                                                                       | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/yCount_V_3                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/E[0]                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/SR[0]                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/yCount_V_2[9]_i_2_n_3                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/yCount_V_20                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_289/ap_enable_reg_pp0_iter2_reg[0]                                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_289/SR[0]                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/xCount_V[9]_i_2_n_3                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/xCount_V[9]_i_1_n_3                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V[27]_i_1_n_3                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/ret_reg_584[10]_i_1_n_3                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/xBar_V                                                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_2[0]                                                                              |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/mac_muladd_8ns_7ns_17ns_17_4_1_U427/design_1_v_mix_0_0_mac_muladd_8ns_7ns_17ns_17_4_1_DSP48_3_U/ap_enable_reg_pp0_iter12_reg          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_25_U0/ap_CS_fsm[2]_i_1__18_n_6                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c126_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_24_U0/grp_v_mix_422_to_444_false_24_Pipeline_VITIS_LOOP_60_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_24_U0/grp_v_mix_422_to_444_false_24_Pipeline_VITIS_LOOP_60_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_25_U0/grp_v_mix_yuv2rgb_false_25_Pipeline_VITIS_LOOP_856_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_25_U0/grp_v_mix_yuv2rgb_false_25_Pipeline_VITIS_LOOP_856_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_26_U0/y_fu_5200_out                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_520                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/y_fu_760                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_c_U/v_mix_core_alpha_false_false_28_U0_hwReg_1812_read                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_19_U0/grp_v_mix_upsample_false_19_Pipeline_VITIS_LOOP_62_2_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_19_U0/grp_v_mix_upsample_false_19_Pipeline_VITIS_LOOP_62_2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_16_U0/grp_v_mix_420_to_422_false_16_Pipeline_VITIS_LOOP_31_2_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_16_U0/grp_v_mix_420_to_422_false_16_Pipeline_VITIS_LOOP_31_2_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_13_U0/ap_CS_fsm[2]_i_1__9_n_6                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read_c120_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_8                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state8                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_209_ap_start_reg0                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_18_U0/ap_CS_fsm[2]_i_1__14_n_6                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c121_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_18_U0/grp_v_mix_yuv2rgb_false_18_Pipeline_VITIS_LOOP_856_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_18_U0/grp_v_mix_yuv2rgb_false_18_Pipeline_VITIS_LOOP_856_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_229/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_229_ap_start_reg_reg[0]               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_229/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_16_U0/ap_CS_fsm[2]_i_1__12_n_6                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c123_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_13_U0/grp_v_mix_420_to_422_false_13_Pipeline_VITIS_LOOP_31_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_13_U0/grp_v_mix_420_to_422_false_13_Pipeline_VITIS_LOOP_31_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/y_fu_780                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c114_U/v_mix_core_alpha_false_false_27_U0_hwReg_1811_read                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/grp_v_mix_core_alpha_false_false_27_Pipeline_VITIS_LOOP_420_3_fu_154/flow_control_loop_pipe_sequential_init_U/E[0]                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/grp_v_mix_core_alpha_false_false_27_Pipeline_VITIS_LOOP_420_3_fu_154/flow_control_loop_pipe_sequential_init_U/SR[0]                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/y_fu_840                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_c_U/v_mix_core_alpha_false_false_20_U0_hwReg_1810_read                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_23_U0/grp_v_mix_420_to_422_false_23_Pipeline_VITIS_LOOP_31_2_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_23_U0/grp_v_mix_420_to_422_false_23_Pipeline_VITIS_LOOP_31_2_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/flow_control_loop_pipe_sequential_init_U/E[0]                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/flow_control_loop_pipe_sequential_init_U/SR[0]                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_23_U0/ap_CS_fsm[2]_i_1__16_n_6                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c128_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/ap_NS_fsm[2]                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/v_mix_444_to_422_true_U0_height_read                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_U0/ap_CS_fsm[2]_i_1__20_n_6                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c133_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_64/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_64/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_19_U0/y_fu_5200_out                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_520                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_26_U0/grp_v_mix_upsample_false_26_Pipeline_VITIS_LOOP_62_2_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_26_U0/grp_v_mix_upsample_false_26_Pipeline_VITIS_LOOP_62_2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_U0/y_fu_5200_out                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_520                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state3                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/grp_v_mix_core_alpha_false_false_28_Pipeline_VITIS_LOOP_420_3_fu_144/flow_control_loop_pipe_sequential_init_U/E[0]                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/grp_v_mix_core_alpha_false_false_28_Pipeline_VITIS_LOOP_420_3_fu_144/flow_control_loop_pipe_sequential_init_U/SR[0]                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_420_false_U0/ap_CS_fsm[2]_i_1__24_n_6                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_420_false_U0/v_mix_422_to_420_false_U0_height_read                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_17_U0/grp_v_mix_422_to_444_false_17_Pipeline_VITIS_LOOP_60_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_17_U0/grp_v_mix_422_to_444_false_17_Pipeline_VITIS_LOOP_60_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_U0/ap_CS_fsm[2]_i_1__21_n_6                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c132_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_24_U0/ap_CS_fsm[2]_i_1__17_n_6                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c127_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_7                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3093_3_fu_82/flow_control_loop_pipe_sequential_init_U/E[0]                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/MultiPixStream2AXIvideo_U0/ap_NS_fsm17_out                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3093_3_fu_82/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3093_3_fu_82_ap_start_reg_reg_0[0] | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3093_3_fu_82/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/y_15_fu_12801_out                                                                                                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read_c119_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_15_fu_1280                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_U0/ap_CS_fsm[2]_i_1__22_n_6                                                                                                                                                                     | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c131_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/y_fu_5200_out                                                                                                                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read_c_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_520                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_17_U0/ap_CS_fsm[2]_i_1__13_n_6                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c122_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_620                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/ap_NS_fsm[2]                                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c112_U/v_mix_rgb2yuv_true_U0_height_read                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/x_fu_128[12]_i_2__0_n_6                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/ap_CS_fsm_state1                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184_ap_start_reg_reg_0[0]       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read_c119_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/j_fu_1220                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_145/ap_NS_fsm110_out                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_21_U0/grp_AXIMMvideo2Bytes_1_21_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/grp_AXIMMvideo2Bytes_1_21_Pipeline_VITIS_LOOP_30_2_fu_164_ap_start_reg_reg[0]           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_21_U0/grp_AXIMMvideo2Bytes_1_21_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                    |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_14_U0/grp_AXIMMvideo2Bytes_1_14_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/grp_AXIMMvideo2Bytes_1_14_Pipeline_VITIS_LOOP_30_2_fu_164_ap_start_reg_reg[0]           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_14_U0/grp_AXIMMvideo2Bytes_1_14_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                    |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_U0/grp_AXIMMvideo2Bytes_1_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/grp_AXIMMvideo2Bytes_1_Pipeline_VITIS_LOOP_30_2_fu_164_ap_start_reg_reg[0]                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_U0/grp_AXIMMvideo2Bytes_1_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                          |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgBarSelYuv_y27_U/E[0]                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln1220_reg_38450                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/y_3_reg_15870                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/width_c_U/hBarSel_4_loc_0_fu_3561                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_36460                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/phi_mul_fu_464                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/g_2_fu_5241116_out                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_4                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_5                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_3                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[23]_i_1_n_3                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_256/flow_control_loop_pipe_sequential_init_U/E[0]                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/x_fu_48[15]_i_2_n_6                                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/ap_NS_fsm[4]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_229/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_background_U_G[15]_i_1_n_6                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_background_V_B[15]_i_1_n_6                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_6                                                                                                                                                                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_background_Y_R[15]_i_1_n_6                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerAlpha_1[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerAlpha_2[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerAlpha_3[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStride_1[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStride_3[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_reserve[15]_i_1_n_6                                                                                                                                                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerHeight_1[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerHeight_3[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartX_2[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartX_3[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartY_3[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerHeight_2[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerWidth_2[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerWidth_3[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStride_2[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartX_1[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartY_1[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartY_2[15]_i_1_n_6                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerWidth_1[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_6                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_0[0]                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_3[0]                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg[0]                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter16_reg_1[0]                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/ap_NS_fsm[2]                                                                                                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c124_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_660                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/x_fu_48[15]_i_2__0_n_6                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/ap_NS_fsm[2]                                                                                                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c129_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_660                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/x_fu_48[15]_i_2__1_n_6                                                                                                      | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                           |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/ap_NS_fsm[2]                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c134_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/y_fu_660                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_c_U/U_design_1_v_mix_0_0_fifo_w16_d8_S_ram/shiftReg_ce                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_c_U/U_design_1_v_mix_0_0_fifo_w16_d9_S_ram/shiftReg_ce                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_c_U/U_design_1_v_mix_0_0_fifo_w16_d8_S_ram/shiftReg_ce                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_c_U/U_design_1_v_mix_0_0_fifo_w16_d9_S_ram/shiftReg_ce                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split115_proc_U0/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split124_proc_U0/shiftReg_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split16_proc_U0/shiftReg_ce                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_13                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_17                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_14                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_18                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_15                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_16                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_6                                                                                                                                                                                                                     | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg[0]                                                         |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/icmp_ln124_reg_1122_pp0_iter1_reg_reg[0][0]                                            |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/icmp_ln124_reg_1122_pp0_iter1_reg_reg[0]_0[0]                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/trunc_ln_reg_1198[7]_i_1_n_6                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/filt_res1_2_reg_9870                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/rhs_10_reg_9520                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/x_1_fu_130                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/flow_control_loop_pipe_sequential_init_U/icmp_ln730_reg_957_reg[0]                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196_ap_start_reg0                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/boxColorR_c_channel_U/ap_NS_fsm[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[2]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/select_ln1594_5_reg_37630                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_5[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/Q[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/Q[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/Q[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_176[15]_i_1_n_6                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_209/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_209_s_axis_video_TREADY                                      |                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/HwReg_layerEnableFlag_3_3_fu_3520                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/HwReg_layerEnableFlag_3_2_fu_3480                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/HwReg_layerEnableFlag_3_1_fu_3440                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                           |                                                                                                                                                                                                                                                                                 |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             21 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgBarSelYuv_y_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/select_ln1921_1_reg_10370                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/select_ln1921_2_reg_1042[3]_i_1_n_3                                                                                                                     |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_14                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               15 |             22 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_width_c107_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_17[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_width_c110_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_width_c109_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_sync_reg_channel_write_p_read6_c_channel                                                                                                                                                            |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_load_loc_c100_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_16[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_420_false_U0/Q[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/icmp_ln717_reg_918_reg[0][0]                                                           |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_width_c108_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/shiftReg_ce                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/fb_pix_V_fu_44[55]_i_2_n_6                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                         |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read5_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_load_loc_c94_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/fb_pix_V_fu_44[55]_i_2_n_6                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/SR[1]                                                                         |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/ap_condition_158                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/ap_condition_158                                                                                            | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/ap_phi_reg_pp0_iter2_srcpix_val_V_0_2_reg_198[7]_i_1_n_6                                                     |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/ap_condition_156                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_load_loc_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_load_loc_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/grp_v_mix_core_alpha_false_false_27_Pipeline_VITIS_LOOP_420_3_fu_154/ap_condition_122                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_load_loc_c105_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read5_c139_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_load_loc_c104_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read5_c138_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/grp_v_mix_core_alpha_false_false_28_Pipeline_VITIS_LOOP_420_3_fu_144/ap_condition_122                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_load_loc_c103_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_load_loc_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_load_loc_c82_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read4_c136_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read4_c137_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_load_loc_c81_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_load_loc_c80_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_phi_reg_pp0_iter3_pix_val_V_1_reg_3750                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/shiftReg_ce                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/pixOut_1_reg_1005[7]_i_1_n_3                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read4_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_load_loc_c98_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_load_loc_c99_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_load_loc_c91_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_load_loc_c90_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_load_loc_c89_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_load_loc_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c115_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c114_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c113_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_height_c112_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/fb_pix_V_fu_44[55]_i_2__1_n_6                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/SR[1]                                                                               |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/shiftReg_ce                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/fb_pix_V_fu_44[55]_i_2__1_n_6                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                               |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/fb_pix_V_fu_44[55]_i_2__0_n_6                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/SR[1]                                                                         |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15560                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/fb_pix_V_fu_44[55]_i_2__0_n_6                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                         |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_5370                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg[0]                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_load_loc_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_load_loc_c87_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_load_loc_c86_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_load_loc_c85_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_351[0]                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_15[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_load_loc_c_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_14[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_load_loc_c96_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_load_loc_c95_U/U_design_1_v_mix_0_0_fifo_w12_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_19_U0/ap_CS_fsm_state1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_U0/ap_CS_fsm_state1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_18_U0/ap_CS_fsm_state1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_26_U0/ap_CS_fsm_state1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               19 |             25 |         1.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_25_U0/ap_CS_fsm_state1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/Q[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_U0/ap_CS_fsm_state1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_13_U0/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_17_U0/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_U0/ap_CS_fsm_state1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/internal_full_n_reg                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_16_U0/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_U0/ap_CS_fsm_state1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_23_U0/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/ap_CS_fsm_state1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_24_U0/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_12[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               17 |             26 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_4[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             26 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_289/E[0]                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               16 |             26 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split16_proc_U0/shiftReg_ce_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               12 |             28 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |               19 |             28 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             28 |         2.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split124_proc_U0/shiftReg_ce_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split115_proc_U0/shiftReg_ce_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_21_U0/trunc_ln_reg_3530                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                     | design_1_i/v_mix_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_6                                                                                                                                                                                                                          |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_14_U0/trunc_ln_reg_3530                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                5 |             29 |         5.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_U0/trunc_ln_reg_3530                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c125_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/cmp41_i_reg_3360                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c135_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/cmp41_i_reg_3360                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c130_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/cmp41_i_reg_3360                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight13_load_loc_c101_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                            |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/D[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_64/shiftReg_ce                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight14_load_loc_c92_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_229/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg[0]                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/flow_control_loop_pipe_sequential_init_U/boxLeft_fu_138                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_3                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce_6                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/internal_full_n_reg_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerHeight15_load_loc_c83_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split115_proc_U0/shiftReg_ce_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/count_new_0_reg_308                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth10_c_U/VMixHlsDataFlowFunction_Block_split16_proc_U0_ap_ready                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split16_proc_U0/shiftReg_ce_2                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/VMixHlsDataFlowFunction_Block_split124_proc_U0/shiftReg_ce_2                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/internal_full_n_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_c_U/internal_full_n_reg_1                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/shiftReg_ce                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth12_c_U/internal_full_n_reg_1                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                                         |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/HwReg_layerWidth11_c_U/VMixHlsDataFlowFunction_Block_split115_proc_U0_ap_ready                                                                                                                                      | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerEnable[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/pixbuf_y_val_V_5_0_1_load_reg_1166[7]_i_1_n_6                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layer3_buf1[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_13_U0/grp_v_mix_420_to_422_false_13_Pipeline_VITIS_LOOP_31_2_fu_108/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layer2_buf1[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layer3_buf2[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layer2_buf2[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/count_new_0_reg_308                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/s                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layer1_buf2[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/boxVCoord_loc_0_fu_108                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layer1_buf1[31]_i_1_n_6                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |               14 |             33 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                          |               13 |             33 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/add_ln1525_2_reg_9720                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/Q[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_block_pp0_stage0_subdone                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/ap_CS_fsm_state1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/Q[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               14 |             37 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             38 |         3.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_3[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               14 |             39 |         2.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               14 |             40 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg_0[0]                                                       |                                                                                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/shiftReg_ce                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |               11 |             41 |         3.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             41 |         3.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |               15 |             42 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               18 |             43 |         2.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               15 |             43 |         2.87 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             43 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               15 |             44 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]                                                                                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               12 |             44 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               13 |             44 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_1                                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               44 |             44 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               44 |             44 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               44 |             44 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_21_U0/grp_AXIMMvideo2Bytes_1_21_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c130_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c135_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SRL_SIG_reg[0][0]_1[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_14_U0/grp_AXIMMvideo2Bytes_1_14_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c125_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                                                                                   |               11 |             47 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_U0/grp_AXIMMvideo2Bytes_1_Pipeline_VITIS_LOOP_30_2_fu_164/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read3_c135_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                                                                                   |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read2_c130_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SRL_SIG_reg[0][0]_1[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/p_read1_c125_channel_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SRL_SIG_reg[0][0]_1[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_106/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_23_U0/grp_v_mix_420_to_422_false_23_Pipeline_VITIS_LOOP_31_2_fu_106/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               15 |             48 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_20_U0/grp_v_mix_core_alpha_false_false_20_Pipeline_VITIS_LOOP_420_3_fu_178/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/grp_v_mix_core_alpha_false_false_27_Pipeline_VITIS_LOOP_420_3_fu_154/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/grp_v_mix_core_alpha_false_false_28_Pipeline_VITIS_LOOP_420_3_fu_144/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               20 |             48 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_U0/grp_Bytes2MultiPixStream_10_Pipeline_VITIS_LOOP_108_2_fu_112/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               16 |             48 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_24_U0/grp_v_mix_422_to_444_false_24_Pipeline_VITIS_LOOP_60_2_fu_108/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_17_U0/grp_v_mix_422_to_444_false_17_Pipeline_VITIS_LOOP_60_2_fu_108/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/Q[2]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               20 |             48 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_420_to_422_false_16_U0/grp_v_mix_420_to_422_false_16_Pipeline_VITIS_LOOP_31_2_fu_106/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               16 |             48 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_U0/grp_AXIMMvideo2Bytes_1_Pipeline_VITIS_LOOP_30_2_fu_164/fb_pix_reg_1370                                                                                                                        |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_22_U0/grp_Bytes2MultiPixStream_10_22_Pipeline_VITIS_LOOP_108_2_fu_112/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_108/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_25_U0/grp_v_mix_yuv2rgb_false_25_Pipeline_VITIS_LOOP_856_2_fu_108/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_14_U0/grp_AXIMMvideo2Bytes_1_14_Pipeline_VITIS_LOOP_30_2_fu_164/fb_pix_reg_1370                                                                                                                  |                                                                                                                                                                                                                                                                                 |               16 |             48 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_false_18_U0/grp_v_mix_yuv2rgb_false_18_Pipeline_VITIS_LOOP_856_2_fu_108/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_26_U0/grp_v_mix_upsample_false_26_Pipeline_VITIS_LOOP_62_2_fu_74/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                 |               15 |             48 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_74/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             48 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_21_U0/grp_AXIMMvideo2Bytes_1_21_Pipeline_VITIS_LOOP_30_2_fu_164/fb_pix_reg_1370                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_108/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_upsample_false_19_U0/grp_v_mix_upsample_false_19_Pipeline_VITIS_LOOP_62_2_fu_74/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/Bytes2MultiPixStream_10_15_U0/grp_Bytes2MultiPixStream_10_15_Pipeline_VITIS_LOOP_108_2_fu_112/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                7 |             49 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |                8 |             49 |         6.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/width_c_U/zonePlateVAddr_loc_0_fu_352                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               22 |             54 |         2.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               18 |             55 |         3.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               15 |             55 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               13 |             55 |         4.23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/grp_v_mix_444_to_422_true_Pipeline_VITIS_LOOP_717_2_fu_184/flow_control_loop_pipe_sequential_init_U/icmp_ln717_reg_918_pp0_iter1_reg_reg[0][0]                                             |                                                                                                                                                                                                                                                                                 |               20 |             56 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_27_U0/Q[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               12 |             57 |         4.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_core_alpha_false_false_28_U0/Q[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             57 |         7.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_6                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               17 |             60 |         3.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               13 |             60 |         4.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/shiftReg_ce_4                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               13 |             60 |         4.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               22 |             67 |         3.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               17 |             70 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               20 |             70 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               13 |             70 |         5.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               15 |             70 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               19 |             70 |         3.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/HwReg_layerHeight_1_1_fu_3880                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               23 |             72 |         3.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/HwReg_layerHeight_3_1_fu_3800                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               20 |             72 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/HwReg_layerHeight_2_1_fu_3840                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               21 |             72 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_yuv2rgb_true_U0/grp_v_mix_yuv2rgb_true_Pipeline_VITIS_LOOP_900_2_fu_74/mac_muladd_8s_10ns_18s_18_4_1_U131/design_1_v_mix_0_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg              |                                                                                                                                                                                                                                                                                 |               15 |             76 |         5.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |               36 |             77 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               34 |             80 |         2.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_rgb2yuv_true_U0/grp_v_mix_rgb2yuv_true_Pipeline_VITIS_LOOP_1041_2_fu_86/mac_muladd_8ns_7ns_17ns_17_4_1_U427/design_1_v_mix_0_0_mac_muladd_8ns_7ns_17ns_17_4_1_DSP48_3_U/ap_enable_reg_pp0_iter12_reg          |                                                                                                                                                                                                                                                                                 |               15 |             87 |         5.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_0                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                               |               27 |             88 |         3.26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_U0/grp_AXIMMvideo2Bytes_1_Pipeline_VITIS_LOOP_30_2_fu_164/internal_full_n_reg[0]                                                                                                                 |                                                                                                                                                                                                                                                                                 |               24 |             96 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_444_to_422_true_U0/ap_CS_fsm_state5                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               27 |             96 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_14_U0/grp_AXIMMvideo2Bytes_1_14_Pipeline_VITIS_LOOP_30_2_fu_164/internal_full_n_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                 |               25 |             96 |         3.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/AXIMMvideo2Bytes_1_21_U0/grp_AXIMMvideo2Bytes_1_21_Pipeline_VITIS_LOOP_30_2_fu_164/internal_full_n_reg[0]                                                                                                           |                                                                                                                                                                                                                                                                                 |               20 |             96 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/width_c_U/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               23 |             96 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               52 |            100 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/grp_v_mix_422_to_444_true_Pipeline_VITIS_LOOP_116_2_fu_238/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                           |                                                                                                                                                                                                                                                                                 |               32 |            105 |         3.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/v_mix_422_to_444_true_U0/ap_CS_fsm_state5                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               40 |            128 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                         |               32 |            145 |         4.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video1_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               43 |            172 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video3_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               43 |            172 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/mm_video2_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               43 |            172 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               38 |            173 |         4.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               83 |            310 |         3.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/entry_proc_U0_ap_ready                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |               76 |            313 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               70 |            348 |         4.97 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_609/entry_proc_U0/ap_rst_n_0                                                                                                                                                                                             |              341 |            920 |         2.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              770 |           2205 |         2.86 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


