INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WTree
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sim_1/new/wTree_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wTree_tb
