// Seed: 2075610634
module module_0 (
    output tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output tri  id_4,
    input  wire id_5
    , id_8,
    output tri  id_6
);
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output logic id_2,
    output uwire id_3,
    input wand id_4,
    output supply0 id_5,
    output logic id_6,
    output tri0 id_7,
    input supply1 id_8
);
  wire id_10;
  initial begin : LABEL_0
    id_6 <= #1 1;
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_5,
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
