#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 30 11:03:37 2019
# Process ID: 16392
# Current directory: C:/Users/asgei/Desktop/RSA/RSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15240 C:\Users\asgei\Desktop\RSA\RSA\RSA.xpr
# Log file: C:/Users/asgei/Desktop/RSA/RSA/vivado.log
# Journal file: C:/Users/asgei/Desktop/RSA/RSA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/asgei/Desktop/RSA/RSA/RSA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/student/Documents/RSA/RSA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 699.293 ; gain = 111.449
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Core_tb_behav xil_defaultlib.Core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavoir of entity xil_defaultlib.Core [core_default]
Compiling architecture bench of entity xil_defaultlib.core_tb
Built simulation snapshot Core_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/xsim.dir/Core_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/xsim.dir/Core_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 30 11:04:28 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 30 11:04:28 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 721.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Core_tb_behav -key {Behavioral:sim_1:Functional:Core_tb} -tclbatch {Core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 759.875 ; gain = 26.879
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 759.875 ; gain = 38.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 759.875 ; gain = 38.199
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: Core
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1188.645 ; gain = 178.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core' [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-614] signal 'program_counter' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:85]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'redundant' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Core' (3#1) [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.113 ; gain = 222.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.527 ; gain = 230.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.527 ; gain = 230.176
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1360.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1394.359 ; gain = 384.008
10 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1394.359 ; gain = 568.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1451.133 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 11:18:34 2019...
