INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequence_detector/sequence_detector.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequence_detector/sequence_detector.srcs/sources_1/new/SD.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequence_detector/sequence_detector.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequence_detector/sequence_detector.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
