#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 20 13:56:09 2021
# Process ID: 10764
# Current directory: C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.runs/synth_1
# Command line: vivado.exe -log FPGA_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl
# Log file: C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.runs/synth_1/FPGA_TOP.vds
# Journal file: C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/b183r035m/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source FPGA_TOP.tcl -notrace
Command: synth_design -top FPGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 482.883 ; gain = 97.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_TOP' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv:23]
	Parameter PinNumber bound to: 36 - type: integer 
	Parameter WaveCycle bound to: 8'b10010110 
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.runs/synth_1/.Xil/Vivado-10764-DESKTOP-026M7H9/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.runs/synth_1/.Xil/Vivado-10764-DESKTOP-026M7H9/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 16 connections, but only 14 given [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv:52]
INFO: [Synth 8-6157] synthesizing module 'BTN_CHECK' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/BTN_CHECK.sv:23]
	Parameter ChatCheckTime bound to: 18'b111010100110000000 
INFO: [Synth 8-6155] done synthesizing module 'BTN_CHECK' (2#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/BTN_CHECK.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GEN_WAVE' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_WAVE.sv:23]
	Parameter Cycle bound to: 8'b10010110 
INFO: [Synth 8-6155] done synthesizing module 'GEN_WAVE' (3#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_WAVE.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GEN_DLY_WAVE' [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_DLY_WAVE.sv:23]
	Parameter Cycle bound to: 8'b10010110 
INFO: [Synth 8-6155] done synthesizing module 'GEN_DLY_WAVE' (4#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_DLY_WAVE.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_TOP' (5#1) [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 537.188 ; gain = 151.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 537.188 ; gain = 151.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 537.188 ; gain = 151.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [c:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 868.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 868.348 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 868.348 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 868.348 ; gain = 482.871
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "btn_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conv_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "master_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 868.348 ; gain = 482.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPGA_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BTN_CHECK 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GEN_WAVE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GEN_DLY_WAVE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP delay_sp_signal/conv_data2, operation Mode is: A*(B:0x96).
DSP Report: operator delay_sp_signal/conv_data2 is absorbed into DSP delay_sp_signal/conv_data2.
INFO: [Synth 8-3886] merging instance 'address_in_reg[0]' (FDR_1) to 'address_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'address_in_reg[1]' (FDR_1) to 'address_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'address_in_reg[2]' (FDS_1) to 'address_in_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\address_in_reg[4] )
INFO: [Synth 8-3886] merging instance 'address_in_reg[5]' (FDR_1) to 'address_in_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\address_in_reg[6] )
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[11]' (FDRE) to 'delay_sp_signal/conv_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[12]' (FDRE) to 'delay_sp_signal/conv_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[13]' (FDRE) to 'delay_sp_signal/conv_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[14]' (FDRE) to 'delay_sp_signal/conv_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[15]' (FDRE) to 'delay_sp_signal/conv_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[16]' (FDRE) to 'delay_sp_signal/conv_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[17]' (FDRE) to 'delay_sp_signal/conv_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[18]' (FDRE) to 'delay_sp_signal/conv_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[19]' (FDRE) to 'delay_sp_signal/conv_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[20]' (FDRE) to 'delay_sp_signal/conv_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[21]' (FDRE) to 'delay_sp_signal/conv_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[22]' (FDRE) to 'delay_sp_signal/conv_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[23]' (FDRE) to 'delay_sp_signal/conv_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[24]' (FDRE) to 'delay_sp_signal/conv_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[25]' (FDRE) to 'delay_sp_signal/conv_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[26]' (FDRE) to 'delay_sp_signal/conv_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[27]' (FDRE) to 'delay_sp_signal/conv_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[28]' (FDRE) to 'delay_sp_signal/conv_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[29]' (FDRE) to 'delay_sp_signal/conv_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'delay_sp_signal/conv_data_reg[30]' (FDRE) to 'delay_sp_signal/conv_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delay_sp_signal/conv_data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (delay_sp_signal/conv_data_reg[31]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (address_in_reg[6]) is unused and will be removed from module FPGA_TOP.
WARNING: [Synth 8-3332] Sequential element (address_in_reg[4]) is unused and will be removed from module FPGA_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 868.348 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GEN_DLY_WAVE | A*(B:0x96)  | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 905.078 ; gain = 519.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 915.426 ; gain = 529.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    68|
|4     |DSP48E1    |     1|
|5     |LUT1       |     6|
|6     |LUT2       |    65|
|7     |LUT3       |    89|
|8     |LUT4       |    56|
|9     |LUT5       |    18|
|10    |LUT6       |    12|
|11    |FDRE       |   150|
|12    |FDSE       |     1|
|13    |IBUF       |     7|
|14    |IOBUF      |     2|
|15    |OBUF       |    38|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   540|
|2     |  alloc_btn       |BTN_CHECK    |    54|
|3     |  delay_sp_signal |GEN_DLY_WAVE |   294|
|4     |  rst_btn         |BTN_CHECK_0  |    58|
|5     |  sp_signal       |GEN_WAVE     |    52|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 925.941 ; gain = 209.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 925.941 ; gain = 540.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 925.941 ; gain = 551.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.runs/synth_1/FPGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_TOP_utilization_synth.rpt -pb FPGA_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 925.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 20 13:56:56 2021...
