#-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
#--
#-- This file contains confidential and proprietary information
#-- of Xilinx, Inc. and is protected under U.S. and
#-- international copyright and other intellectual property
#-- laws.
#--
#-- DISCLAIMER
#-- This disclaimer is not a license and does not grant any
#-- rights to the materials distributed herewith. Except as
#-- otherwise provided in a valid license issued to you by
#-- Xilinx, and to the maximum extent permitted by applicable
#-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
#-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
#-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
#-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
#-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
#-- (2) Xilinx shall not be liable (whether in contract or tort,
#-- including negligence, or under any other theory of
#-- liability) for any loss or damage of any kind or nature
#-- related to, arising under or in connection with these
#-- materials, including for any direct, or any indirect,
#-- special, incidental, or consequential loss or damage
#-- (including loss of data, profits, goodwill, or any type of
#-- loss or damage suffered as a result of any action brought
#-- by a third party) even if such damage or loss was
#-- reasonably foreseeable or Xilinx had been advised of the
#-- possibility of the same.
#--
#-- CRITICAL APPLICATIONS
#-- Xilinx products are not designed or intended to be fail-
#-- safe, or for use in any application requiring fail-safe
#-- performance, such as life-support or safety devices or
#-- systems, Class III medical devices, nuclear facilities,
#-- applications related to the deployment of airbags, or any
#-- other applications that could lead to death, personal
#-- injury, or severe property or environmental damage
#-- (individually and collectively, "Critical
#-- Applications"). Customer assumes the sole risk and
#-- liability of any use of Xilinx products in Critical
#-- Applications, subject only to applicable laws and
#-- regulations governing limitations on product liability.
#--
#-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
#-- PART OF THIS FILE AT ALL TIMES.

###################################################################
##
## Name     : axi_interconnect
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN axi_interconnect

## Peripheral Options
OPTION RUN_NGCBUILD = TRUE
OPTION IMP_NETLIST = TRUE
OPTION IPTYPE = BUS
OPTION BUS_STD = AXI
OPTION STYLE = HDL
OPTION HDL = MIXED
OPTION PLATGEN_SYSLEVEL_UPDATE_PROC = platgen_update
OPTION MAX_MASTERS = 16
OPTION MAX_SLAVES = 16
OPTION DESC = AXI Interconnect
OPTION LONG_DESC = AXI4 Memory-Mapped Interconnect
OPTION IP_GROUP = Bus and Bridge:MICROBLAZE
OPTION ARCH_SUPPORT_MAP = (spartan6t=PRODUCTION, spartan6=PRODUCTION, spartan6l=PRODUCTION, qspartan6t=PRODUCTION, qspartan6=PRODUCTION, aspartan6t=PRODUCTION, aspartan6=PRODUCTION, virtex6lx=PRODUCTION, virtex6sx=PRODUCTION, virtex6cx=PRODUCTION, virtex6llx=PRODUCTION, virtex6lsx=PRODUCTION, qspartan6l=PRE_PRODUCTION, qvirtex6lx=PRODUCTION, qvirtex6sx=PRODUCTION, qvirtex6fx=PRODUCTION, qvirtex6tx=PRODUCTION, virtex7=PRE_PRODUCTION, kintex7=PRE_PRODUCTION, artix7=PRE_PRODUCTION, zynq=PRE_PRODUCTION, virtex7l=PRE_PRODUCTION, kintex7l=PRE_PRODUCTION, aartix7=PRE_PRODUCTION, artix7l=PRE_PRODUCTION)


## Bus Interfaces
BUS_INTERFACE BUS = S_AXI_CTRL, BUS_TYPE = SLAVE, BUS_STD = AXI, ISVALID = (C_USE_CTRL_PORT != 0)

## Generics for VHDL or Parameters for Verilog
PARAMETER C_FAMILY = rtl, DT = STRING, TYPE = NON_HDL
PARAMETER C_BASEFAMILY = rtl, DT = STRING, ASSIGNMENT = UPDATE, IPLEVEL_UPDATE_VALUE_PROC = iplevel_update_basefamily
PARAMETER C_NUM_SLAVE_SLOTS = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE
PARAMETER C_NUM_MASTER_SLOTS = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE
PARAMETER C_AXI_ID_WIDTH = 1, DT = INTEGER, RANGE = (1 : 16), ASSIGNMENT = UPDATE
PARAMETER C_AXI_ADDR_WIDTH = 32, DT = INTEGER, RANGE = (32), ASSIGNMENT = UPDATE
PARAMETER C_AXI_DATA_MAX_WIDTH = 32, DT = INTEGER, ASSIGNMENT = UPDATE, RANGE = (32, 64, 128, 256, 512, 1024)
PARAMETER C_S_AXI_DATA_WIDTH = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_DATA_WIDTH = 0x00000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020000000200000002000000020, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_INTERCONNECT_DATA_WIDTH = 32, DT = INTEGER, RANGE = (32, 64, 128, 256, 512, 1024), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_S_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_BASE_ADDR = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_HIGH_ADDR = 0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_BASE_ID = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_THREAD_ID_WIDTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_IS_INTERCONNECT = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_ACLK_RATIO = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_IS_ACLK_ASYNC = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_ACLK_RATIO = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_IS_ACLK_ASYNC = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_INTERCONNECT_ACLK_RATIO = 1, DT = INTEGER, RANGE = (1 : 2147483647), ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_SUPPORTS_WRITE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_SUPPORTS_READ = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_SUPPORTS_WRITE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_SUPPORTS_READ = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_AXI_SUPPORTS_USER_SIGNALS = 0, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_AXI_AWUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_AXI_ARUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_AXI_WUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_AXI_RUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_AXI_BUSER_WIDTH = 1, DT = INTEGER, RANGE = (1 : 256), ASSIGNMENT = OPTIONAL_UPDATE
PARAMETER C_AXI_CONNECTIVITY = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_SINGLE_THREAD = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_SUPPORTS_REORDERING = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT
PARAMETER C_S_AXI_SUPPORTS_NARROW_BURST = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_SUPPORTS_NARROW_BURST = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_WRITE_ACCEPTANCE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_READ_ACCEPTANCE = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_WRITE_ISSUING = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_READ_ISSUING = 0x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_ARB_PRIORITY = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_SECURE = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_WRITE_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_WRITE_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT
PARAMETER C_S_AXI_WRITE_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_READ_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_READ_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT
PARAMETER C_S_AXI_READ_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_WRITE_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_WRITE_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT
PARAMETER C_M_AXI_WRITE_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_READ_FIFO_DEPTH = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_READ_FIFO_TYPE = 0b1111111111111111, DT = STD_LOGIC_VECTOR, ASSIGNMENT = CONSTANT
PARAMETER C_M_AXI_READ_FIFO_DELAY = 0b0000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_AW_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_AR_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_W_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_R_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_S_AXI_B_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_AW_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_AR_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_W_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_R_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_M_AXI_B_REGISTER = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, DT = STD_LOGIC_VECTOR, ASSIGNMENT = UPDATE
PARAMETER C_INTERCONNECT_R_REGISTER = 0, DT = INTEGER, RANGE = (0, 1, 7, 8), VALUES = ( 0 = BYPASS, 8 = AUTOMATIC, 1 = FULLY_REGISTERED, 7 = LIGHT_WEIGHT)
PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1, DT = INTEGER, RANGE = (0,1), VALUES = (0= Shared Access (Area optimized) , 1= Crossbar (Performance optimized) ), DESC = Interconnect Architecture
PARAMETER C_USE_CTRL_PORT = 0, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = CONSTANT
PARAMETER C_USE_INTERRUPT = 1, DT = INTEGER, RANGE = (1, 0), ASSIGNMENT = CONSTANT
PARAMETER C_RANGE_CHECK = 2, DT = INTEGER, VALUES = (2 = AUTOMATIC, 0 = OFF, 1 = ON), ASSIGNMENT = OPTIONAL_UPDATE, SYSLEVEL_UPDATE_VALUE_PROC = syslevel_update_range_check, DESC = Check for transaction errors (DECERR)
PARAMETER C_S_AXI_CTRL_PROTOCOL = AXI4LITE, DT = STRING, BUS = S_AXI_CTRL, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0)
PARAMETER C_S_AXI_CTRL_ADDR_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, RANGE = (32), ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0)
PARAMETER C_S_AXI_CTRL_DATA_WIDTH = 32, DT = INTEGER, BUS = S_AXI_CTRL, RANGE = (32), ASSIGNMENT = CONSTANT, ISVALID = (C_USE_CTRL_PORT != 0)
PARAMETER C_BASEADDR = 0xFFFFFFFF, BUS = S_AXI_CTRL, ADDRESS = BASE, PAIR = C_HIGHADDR, DT = STD_LOGIC_VECTOR, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = (C_USE_CTRL_PORT != 0)
PARAMETER C_HIGHADDR = 0x00000000, BUS = S_AXI_CTRL, ADDRESS = HIGH, PAIR = C_BASEADDR, DT = STD_LOGIC_VECTOR, TYPE = NON_HDL, ASSIGNMENT = OPTIONAL, ISVALID = (C_USE_CTRL_PORT != 0)
PARAMETER C_DEBUG = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, RANGE = (0:1)
PARAMETER C_S_AXI_DEBUG_SLOT = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (0:15)
PARAMETER C_M_AXI_DEBUG_SLOT = 0, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (0:15)
PARAMETER C_MAX_DEBUG_THREADS = 1, DT = INTEGER, ASSIGNMENT = OPTIONAL, ISVALID = (C_DEBUG != 0), RANGE = (1:256)

## Ports
PORT INTERCONNECT_ACLK = "", DIR = I, SIGIS = CLK, ASSIGNMENT = REQUIRE, BUS = S_AXI_CTRL
PORT INTERCONNECT_ARESETN = "", DIR = I, SIGIS = RST, ASSIGNMENT = REQUIRE
PORT S_AXI_ARESET_OUT_N = ARESETN, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0], SIGIS = RST
PORT M_AXI_ARESET_OUT_N = ARESETN, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0], SIGIS = RST
PORT IRQ = "", DIR = O, SIGIS = INTERRUPT, ISVALID = (C_USE_CTRL_PORT != 0)
PORT S_AXI_ACLK = ACLK, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0], SIGIS = CLK
PORT S_AXI_AWID = AWID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT S_AXI_AWADDR = AWADDR, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH
PORT S_AXI_AWLEN = AWLEN, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*8)-1):0], CONTRIBUTION = 8
PORT S_AXI_AWSIZE = AWSIZE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT S_AXI_AWBURST = AWBURST, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT S_AXI_AWLOCK = AWLOCK, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT S_AXI_AWCACHE = AWCACHE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT S_AXI_AWPROT = AWPROT, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT S_AXI_AWQOS = AWQOS, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT S_AXI_AWUSER = AWUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_AWUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_AWUSER_WIDTH
PORT S_AXI_AWVALID = AWVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_AWREADY = AWREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_WID = WID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT S_AXI_WDATA = WDATA, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH
PORT S_AXI_WSTRB = WSTRB, DIR = I, VEC = [(((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH/8
PORT S_AXI_WLAST = WLAST, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_WUSER = WUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_WUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_WUSER_WIDTH
PORT S_AXI_WVALID = WVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_WREADY = WREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_BID = BID, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT S_AXI_BRESP = BRESP, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT S_AXI_BUSER = BUSER, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_BUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_BUSER_WIDTH
PORT S_AXI_BVALID = BVALID, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_BREADY = BREADY, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_ARID = ARID, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT S_AXI_ARADDR = ARADDR, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH
PORT S_AXI_ARLEN = ARLEN, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*8)-1):0], CONTRIBUTION = 8
PORT S_AXI_ARSIZE = ARSIZE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT S_AXI_ARBURST = ARBURST, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT S_AXI_ARLOCK = ARLOCK, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT S_AXI_ARCACHE = ARCACHE, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT S_AXI_ARPROT = ARPROT, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT S_AXI_ARQOS = ARQOS, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT S_AXI_ARUSER = ARUSER, DIR = I, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ARUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_ARUSER_WIDTH
PORT S_AXI_ARVALID = ARVALID, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_ARREADY = ARREADY, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_RID = RID, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT S_AXI_RDATA = RDATA, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH
PORT S_AXI_RRESP = RRESP, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT S_AXI_RLAST = RLAST, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_RUSER = RUSER, DIR = O, VEC = [((C_NUM_SLAVE_SLOTS*C_AXI_RUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_RUSER_WIDTH
PORT S_AXI_RVALID = RVALID, DIR = O, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT S_AXI_RREADY = RREADY, DIR = I, VEC = [(C_NUM_SLAVE_SLOTS-1):0]
PORT M_AXI_ACLK = ACLK, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0], SIGIS = CLK
PORT M_AXI_AWID = AWID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT M_AXI_AWADDR = AWADDR, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH
PORT M_AXI_AWLEN = AWLEN, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*8)-1):0], CONTRIBUTION = 8
PORT M_AXI_AWSIZE = AWSIZE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT M_AXI_AWBURST = AWBURST, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT M_AXI_AWLOCK = AWLOCK, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT M_AXI_AWCACHE = AWCACHE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT M_AXI_AWPROT = AWPROT, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT M_AXI_AWREGION = AWREGION, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT M_AXI_AWQOS = AWQOS, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT M_AXI_AWUSER = AWUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_AWUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_AWUSER_WIDTH
PORT M_AXI_AWVALID = AWVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_AWREADY = AWREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_WID = WID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT M_AXI_WDATA = WDATA, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH
PORT M_AXI_WSTRB = WSTRB, DIR = O, VEC = [(((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)/8)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH/8
PORT M_AXI_WLAST = WLAST, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_WUSER = WUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_WUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_WUSER_WIDTH
PORT M_AXI_WVALID = WVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_WREADY = WREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_BID = BID, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT M_AXI_BRESP = BRESP, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT M_AXI_BUSER = BUSER, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_BUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_BUSER_WIDTH
PORT M_AXI_BVALID = BVALID, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_BREADY = BREADY, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_ARID = ARID, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT M_AXI_ARADDR = ARADDR, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ADDR_WIDTH)-1):0], CONTRIBUTION = C_AXI_ADDR_WIDTH
PORT M_AXI_ARLEN = ARLEN, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*8)-1):0], CONTRIBUTION = 8
PORT M_AXI_ARSIZE = ARSIZE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT M_AXI_ARBURST = ARBURST, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT M_AXI_ARLOCK = ARLOCK, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT M_AXI_ARCACHE = ARCACHE, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT M_AXI_ARPROT = ARPROT, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*3)-1):0], CONTRIBUTION = 3
PORT M_AXI_ARREGION = ARREGION, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT M_AXI_ARQOS = ARQOS, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*4)-1):0], CONTRIBUTION = 4
PORT M_AXI_ARUSER = ARUSER, DIR = O, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ARUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_ARUSER_WIDTH
PORT M_AXI_ARVALID = ARVALID, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_ARREADY = ARREADY, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_RID = RID, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_ID_WIDTH)-1):0], CONTRIBUTION = C_AXI_ID_WIDTH
PORT M_AXI_RDATA = RDATA, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_DATA_MAX_WIDTH)-1):0], CONTRIBUTION = C_AXI_DATA_MAX_WIDTH
PORT M_AXI_RRESP = RRESP, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*2)-1):0], CONTRIBUTION = 2
PORT M_AXI_RLAST = RLAST, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_RUSER = RUSER, DIR = I, VEC = [((C_NUM_MASTER_SLOTS*C_AXI_RUSER_WIDTH)-1):0], CONTRIBUTION = C_AXI_RUSER_WIDTH
PORT M_AXI_RVALID = RVALID, DIR = I, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT M_AXI_RREADY = RREADY, DIR = O, VEC = [(C_NUM_MASTER_SLOTS-1):0]
PORT S_AXI_CTRL_AWADDR = AWADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]
PORT S_AXI_CTRL_AWVALID = AWVALID, DIR = I, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_AWREADY = AWREADY, DIR = O, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_WDATA = WDATA, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]
PORT S_AXI_CTRL_WVALID = WVALID, DIR = I, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_WREADY = WREADY, DIR = O, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_BRESP = BRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1 : 0]
PORT S_AXI_CTRL_BVALID = BVALID, DIR = O, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_BREADY = BREADY, DIR = I, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_ARADDR = ARADDR, DIR = I, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_ADDR_WIDTH - 1) : 0]
PORT S_AXI_CTRL_ARVALID = ARVALID, DIR = I, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_ARREADY = ARREADY, DIR = O, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_RDATA = RDATA, DIR = O, BUS = S_AXI_CTRL, VEC = [(C_S_AXI_CTRL_DATA_WIDTH - 1) : 0]
PORT S_AXI_CTRL_RRESP = RRESP, DIR = O, BUS = S_AXI_CTRL, VEC = [1 : 0]
PORT S_AXI_CTRL_RVALID = RVALID, DIR = O, BUS = S_AXI_CTRL
PORT S_AXI_CTRL_RREADY = RREADY, DIR = I, BUS = S_AXI_CTRL
PORT INTERCONNECT_ARESET_OUT_N = "", DIR = O, ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_TRANS_SEQ = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ARB_GRANT = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_TRANS_SEQ = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ARB_GRANT = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_TRANS_QUAL = "", DIR = O, VEC = [(C_MAX_DEBUG_THREADS-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ACCEPT_CNT = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ACTIVE_THREAD = "", DIR = O, VEC = [(16-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ACTIVE_TARGET = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ACTIVE_REGION = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ERROR = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_TARGET = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_TRANS_QUAL = "", DIR = O, VEC = [(C_MAX_DEBUG_THREADS-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ACCEPT_CNT = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ACTIVE_THREAD = "", DIR = O, VEC = [(16-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ACTIVE_TARGET = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ACTIVE_REGION = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ERROR = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_TARGET = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_B_TRANS_SEQ = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_R_BEAT_CNT = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_R_TRANS_SEQ = "", DIR = O, VEC = [((C_MAX_DEBUG_THREADS*8)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AW_ISSUING_CNT = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_AR_ISSUING_CNT = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_W_BEAT_CNT = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_W_TRANS_SEQ = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_BID_TARGET = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_BID_ERROR = "", DIR = O, ISVALID = (C_DEBUG != 0)
PORT DEBUG_RID_TARGET = "", DIR = O, VEC = [(8-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_RID_ERROR = "", DIR = O, ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SR_SC_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SC_SF_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_SF_CB_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_CB_MF_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MF_MC_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MC_MP_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_ARADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_ARADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_AWADDR = "", DIR = O, VEC = [(C_AXI_ADDR_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_AWADDRCONTROL = "", DIR = O, VEC = [(((((((((1+1)+8)+3)+2)+1)+4)+3)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_BRESP = "", DIR = O, VEC = [((((1+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_RDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_RDATACONTROL = "", DIR = O, VEC = [(((((1+1)+1)+2)+C_AXI_ID_WIDTH)-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_WDATA = "", DIR = O, VEC = [(C_AXI_DATA_MAX_WIDTH-1):0], ISVALID = (C_DEBUG != 0)
PORT DEBUG_MP_MR_WDATACONTROL = "", DIR = O, VEC = [((((1+1)+1)+(C_AXI_DATA_MAX_WIDTH/8))-1):0], ISVALID = (C_DEBUG != 0)

END
