c Circuit verification problem for formal verification
c Digital circuit with 20 signals (v1 through v20)
c Contains standard logic gates and XOR operations
c This circuit should solve quickly with appropriate SAT solver
c Generated for verification task
p cnf 20 78
c Input signal constraints
1 2 0
c XOR gate: v1 XOR v2 = v3
1 2 3 0
-1 -2 3 0
1 -2 -3 0
-1 2 -3 0
c XOR gate: v3 XOR v4 = v5
3 4 5 0
-3 -4 5 0
3 -4 -5 0
-3 4 -5 0
c XOR gate: v5 XOR v6 = v7
5 6 7 0
-5 -6 7 0
5 -6 -7 0
-5 6 -7 0
c AND gate: v1 AND v2 = v8
-1 -2 8 0
1 -8 0
2 -8 0
c OR gate: v3 OR v4 = v9
3 4 -9 0
-3 9 0
-4 9 0
c XOR gate: v7 XOR v8 = v10
7 8 10 0
-7 -8 10 0
7 -8 -10 0
-7 8 -10 0
c AND gate: v9 AND v10 = v11
-9 -10 11 0
9 -11 0
10 -11 0
c XOR gate: v11 XOR v6 = v12
11 6 12 0
-11 -6 12 0
11 -6 -12 0
-11 6 -12 0
c OR gate: v12 OR v5 = v13
12 5 -13 0
-12 13 0
-5 13 0
c XOR gate: v13 XOR v1 = v14
13 1 14 0
-13 -1 14 0
13 -1 -14 0
-13 1 -14 0
c AND gate: v14 AND v7 = v15
-14 -7 15 0
14 -15 0
7 -15 0
c XOR gate: v15 XOR v9 = v16
15 9 16 0
-15 -9 16 0
15 -9 -16 0
-15 9 -16 0
c OR gate: v16 OR v11 = v17
16 11 -17 0
-16 17 0
-11 17 0
c XOR gate: v17 XOR v4 = v18
17 4 18 0
-17 -4 18 0
17 -4 -18 0
-17 4 -18 0
c AND gate: v18 AND v12 = v19
-18 -12 19 0
18 -19 0
12 -19 0
c Final output constraint: v19 OR v10 = v20
19 10 -20 0
-19 20 0
-10 20 0
c Additional circuit constraints for consistency
8 13 0
-16 -3 0
14 -5 0
v20 0
c Cross-coupling constraints
2 -7 11 0
-8 15 0
6 -14 0
-9 18 0
4 -11 17 0
-13 16 0
c Feedback path constraints
10 -18 0
-15 19 0
7 -20 0