#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10ffcc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10ffe50 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1109fa0 .functor NOT 1, L_0x1134360, C4<0>, C4<0>, C4<0>;
L_0x11340c0 .functor XOR 1, L_0x1133f60, L_0x1134020, C4<0>, C4<0>;
L_0x1134250 .functor XOR 1, L_0x11340c0, L_0x1134180, C4<0>, C4<0>;
v0x1130830_0 .net *"_ivl_10", 0 0, L_0x1134180;  1 drivers
v0x1130930_0 .net *"_ivl_12", 0 0, L_0x1134250;  1 drivers
v0x1130a10_0 .net *"_ivl_2", 0 0, L_0x1133500;  1 drivers
v0x1130ad0_0 .net *"_ivl_4", 0 0, L_0x1133f60;  1 drivers
v0x1130bb0_0 .net *"_ivl_6", 0 0, L_0x1134020;  1 drivers
v0x1130ce0_0 .net *"_ivl_8", 0 0, L_0x11340c0;  1 drivers
v0x1130dc0_0 .var "clk", 0 0;
v0x1130e60_0 .net "f_dut", 0 0, L_0x1133d20;  1 drivers
v0x1130f00_0 .net "f_ref", 0 0, L_0x1131fe0;  1 drivers
v0x1130fa0_0 .var/2u "stats1", 159 0;
v0x1131040_0 .var/2u "strobe", 0 0;
v0x11310e0_0 .net "tb_match", 0 0, L_0x1134360;  1 drivers
v0x11311a0_0 .net "tb_mismatch", 0 0, L_0x1109fa0;  1 drivers
v0x1131260_0 .net "wavedrom_enable", 0 0, v0x112e450_0;  1 drivers
v0x1131300_0 .net "wavedrom_title", 511 0, v0x112e510_0;  1 drivers
v0x11313d0_0 .net "x1", 0 0, v0x112e5d0_0;  1 drivers
v0x1131470_0 .net "x2", 0 0, v0x112e670_0;  1 drivers
v0x1131620_0 .net "x3", 0 0, v0x112e760_0;  1 drivers
L_0x1133500 .concat [ 1 0 0 0], L_0x1131fe0;
L_0x1133f60 .concat [ 1 0 0 0], L_0x1131fe0;
L_0x1134020 .concat [ 1 0 0 0], L_0x1133d20;
L_0x1134180 .concat [ 1 0 0 0], L_0x1131fe0;
L_0x1134360 .cmp/eeq 1, L_0x1133500, L_0x1134250;
S_0x10fffe0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x10ffe50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x10ebe70 .functor NOT 1, v0x112e760_0, C4<0>, C4<0>, C4<0>;
L_0x1100700 .functor AND 1, L_0x10ebe70, v0x112e670_0, C4<1>, C4<1>;
L_0x110a010 .functor NOT 1, v0x112e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x11318c0 .functor AND 1, L_0x1100700, L_0x110a010, C4<1>, C4<1>;
L_0x1131990 .functor NOT 1, v0x112e760_0, C4<0>, C4<0>, C4<0>;
L_0x1131a00 .functor AND 1, L_0x1131990, v0x112e670_0, C4<1>, C4<1>;
L_0x1131ab0 .functor AND 1, L_0x1131a00, v0x112e5d0_0, C4<1>, C4<1>;
L_0x1131b70 .functor OR 1, L_0x11318c0, L_0x1131ab0, C4<0>, C4<0>;
L_0x1131cd0 .functor NOT 1, v0x112e670_0, C4<0>, C4<0>, C4<0>;
L_0x1131d40 .functor AND 1, v0x112e760_0, L_0x1131cd0, C4<1>, C4<1>;
L_0x1131e60 .functor AND 1, L_0x1131d40, v0x112e5d0_0, C4<1>, C4<1>;
L_0x1131ed0 .functor OR 1, L_0x1131b70, L_0x1131e60, C4<0>, C4<0>;
L_0x1132050 .functor AND 1, v0x112e760_0, v0x112e670_0, C4<1>, C4<1>;
L_0x11320c0 .functor AND 1, L_0x1132050, v0x112e5d0_0, C4<1>, C4<1>;
L_0x1131fe0 .functor OR 1, L_0x1131ed0, L_0x11320c0, C4<0>, C4<0>;
v0x110a210_0 .net *"_ivl_0", 0 0, L_0x10ebe70;  1 drivers
v0x110a2b0_0 .net *"_ivl_10", 0 0, L_0x1131a00;  1 drivers
v0x10ebee0_0 .net *"_ivl_12", 0 0, L_0x1131ab0;  1 drivers
v0x112cdb0_0 .net *"_ivl_14", 0 0, L_0x1131b70;  1 drivers
v0x112ce90_0 .net *"_ivl_16", 0 0, L_0x1131cd0;  1 drivers
v0x112cfc0_0 .net *"_ivl_18", 0 0, L_0x1131d40;  1 drivers
v0x112d0a0_0 .net *"_ivl_2", 0 0, L_0x1100700;  1 drivers
v0x112d180_0 .net *"_ivl_20", 0 0, L_0x1131e60;  1 drivers
v0x112d260_0 .net *"_ivl_22", 0 0, L_0x1131ed0;  1 drivers
v0x112d3d0_0 .net *"_ivl_24", 0 0, L_0x1132050;  1 drivers
v0x112d4b0_0 .net *"_ivl_26", 0 0, L_0x11320c0;  1 drivers
v0x112d590_0 .net *"_ivl_4", 0 0, L_0x110a010;  1 drivers
v0x112d670_0 .net *"_ivl_6", 0 0, L_0x11318c0;  1 drivers
v0x112d750_0 .net *"_ivl_8", 0 0, L_0x1131990;  1 drivers
v0x112d830_0 .net "f", 0 0, L_0x1131fe0;  alias, 1 drivers
v0x112d8f0_0 .net "x1", 0 0, v0x112e5d0_0;  alias, 1 drivers
v0x112d9b0_0 .net "x2", 0 0, v0x112e670_0;  alias, 1 drivers
v0x112da70_0 .net "x3", 0 0, v0x112e760_0;  alias, 1 drivers
S_0x112dbb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x10ffe50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x112e390_0 .net "clk", 0 0, v0x1130dc0_0;  1 drivers
v0x112e450_0 .var "wavedrom_enable", 0 0;
v0x112e510_0 .var "wavedrom_title", 511 0;
v0x112e5d0_0 .var "x1", 0 0;
v0x112e670_0 .var "x2", 0 0;
v0x112e760_0 .var "x3", 0 0;
E_0x10faba0/0 .event negedge, v0x112e390_0;
E_0x10faba0/1 .event posedge, v0x112e390_0;
E_0x10faba0 .event/or E_0x10faba0/0, E_0x10faba0/1;
E_0x10fa930 .event negedge, v0x112e390_0;
E_0x10e59f0 .event posedge, v0x112e390_0;
S_0x112de90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x112dbb0;
 .timescale -12 -12;
v0x112e090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x112e190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x112dbb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x112e860 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x10ffe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x11322f0 .functor NOT 1, v0x112e760_0, C4<0>, C4<0>, C4<0>;
L_0x1132470 .functor NOT 1, v0x112e670_0, C4<0>, C4<0>, C4<0>;
L_0x1132610 .functor AND 1, L_0x11322f0, L_0x1132470, C4<1>, C4<1>;
L_0x1132720 .functor NOT 1, v0x112e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x11328d0 .functor AND 1, L_0x1132610, L_0x1132720, C4<1>, C4<1>;
L_0x11329e0 .functor NOT 1, v0x112e760_0, C4<0>, C4<0>, C4<0>;
L_0x1132a90 .functor NOT 1, v0x112e670_0, C4<0>, C4<0>, C4<0>;
L_0x1132b00 .functor AND 1, L_0x11329e0, L_0x1132a90, C4<1>, C4<1>;
L_0x1132c60 .functor AND 1, L_0x1132b00, v0x112e5d0_0, C4<1>, C4<1>;
L_0x1132d20 .functor OR 1, L_0x11328d0, L_0x1132c60, C4<0>, C4<0>;
L_0x1132e90 .functor NOT 1, v0x112e760_0, C4<0>, C4<0>, C4<0>;
L_0x1132f00 .functor AND 1, L_0x1132e90, v0x112e670_0, C4<1>, C4<1>;
L_0x1132fe0 .functor NOT 1, v0x112e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1133050 .functor AND 1, L_0x1132f00, L_0x1132fe0, C4<1>, C4<1>;
L_0x1132f70 .functor OR 1, L_0x1132d20, L_0x1133050, C4<0>, C4<0>;
L_0x1133280 .functor NOT 1, v0x112e670_0, C4<0>, C4<0>, C4<0>;
L_0x1133380 .functor AND 1, v0x112e760_0, L_0x1133280, C4<1>, C4<1>;
L_0x1133440 .functor AND 1, L_0x1133380, v0x112e5d0_0, C4<1>, C4<1>;
L_0x11335a0 .functor OR 1, L_0x1132f70, L_0x1133440, C4<0>, C4<0>;
L_0x11336b0 .functor AND 1, v0x112e760_0, v0x112e670_0, C4<1>, C4<1>;
L_0x11337d0 .functor NOT 1, v0x112e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1133840 .functor AND 1, L_0x11336b0, L_0x11337d0, C4<1>, C4<1>;
L_0x1133a10 .functor OR 1, L_0x11335a0, L_0x1133840, C4<0>, C4<0>;
L_0x1133b20 .functor AND 1, v0x112e760_0, v0x112e670_0, C4<1>, C4<1>;
L_0x1133c60 .functor AND 1, L_0x1133b20, v0x112e5d0_0, C4<1>, C4<1>;
L_0x1133d20 .functor OR 1, L_0x1133a10, L_0x1133c60, C4<0>, C4<0>;
v0x112ea70_0 .net *"_ivl_0", 0 0, L_0x11322f0;  1 drivers
v0x112eb50_0 .net *"_ivl_10", 0 0, L_0x11329e0;  1 drivers
v0x112ec30_0 .net *"_ivl_12", 0 0, L_0x1132a90;  1 drivers
v0x112ed20_0 .net *"_ivl_14", 0 0, L_0x1132b00;  1 drivers
v0x112ee00_0 .net *"_ivl_16", 0 0, L_0x1132c60;  1 drivers
v0x112ef30_0 .net *"_ivl_18", 0 0, L_0x1132d20;  1 drivers
v0x112f010_0 .net *"_ivl_2", 0 0, L_0x1132470;  1 drivers
v0x112f0f0_0 .net *"_ivl_20", 0 0, L_0x1132e90;  1 drivers
v0x112f1d0_0 .net *"_ivl_22", 0 0, L_0x1132f00;  1 drivers
v0x112f340_0 .net *"_ivl_24", 0 0, L_0x1132fe0;  1 drivers
v0x112f420_0 .net *"_ivl_26", 0 0, L_0x1133050;  1 drivers
v0x112f500_0 .net *"_ivl_28", 0 0, L_0x1132f70;  1 drivers
v0x112f5e0_0 .net *"_ivl_30", 0 0, L_0x1133280;  1 drivers
v0x112f6c0_0 .net *"_ivl_32", 0 0, L_0x1133380;  1 drivers
v0x112f7a0_0 .net *"_ivl_34", 0 0, L_0x1133440;  1 drivers
v0x112f880_0 .net *"_ivl_36", 0 0, L_0x11335a0;  1 drivers
v0x112f960_0 .net *"_ivl_38", 0 0, L_0x11336b0;  1 drivers
v0x112fb50_0 .net *"_ivl_4", 0 0, L_0x1132610;  1 drivers
v0x112fc30_0 .net *"_ivl_40", 0 0, L_0x11337d0;  1 drivers
v0x112fd10_0 .net *"_ivl_42", 0 0, L_0x1133840;  1 drivers
v0x112fdf0_0 .net *"_ivl_44", 0 0, L_0x1133a10;  1 drivers
v0x112fed0_0 .net *"_ivl_46", 0 0, L_0x1133b20;  1 drivers
v0x112ffb0_0 .net *"_ivl_48", 0 0, L_0x1133c60;  1 drivers
v0x1130090_0 .net *"_ivl_6", 0 0, L_0x1132720;  1 drivers
v0x1130170_0 .net *"_ivl_8", 0 0, L_0x11328d0;  1 drivers
v0x1130250_0 .net "f", 0 0, L_0x1133d20;  alias, 1 drivers
v0x1130310_0 .net "x1", 0 0, v0x112e5d0_0;  alias, 1 drivers
v0x11303b0_0 .net "x2", 0 0, v0x112e670_0;  alias, 1 drivers
v0x11304a0_0 .net "x3", 0 0, v0x112e760_0;  alias, 1 drivers
S_0x1130610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x10ffe50;
 .timescale -12 -12;
E_0x10fadf0 .event anyedge, v0x1131040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1131040_0;
    %nor/r;
    %assign/vec4 v0x1131040_0, 0;
    %wait E_0x10fadf0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x112dbb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x112e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e670_0, 0;
    %assign/vec4 v0x112e760_0, 0;
    %wait E_0x10fa930;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10e59f0;
    %load/vec4 v0x112e760_0;
    %load/vec4 v0x112e670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x112e5d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x112e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e670_0, 0;
    %assign/vec4 v0x112e760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x10fa930;
    %fork TD_tb.stim1.wavedrom_stop, S_0x112e190;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10faba0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x112e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x112e670_0, 0;
    %assign/vec4 v0x112e760_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x10ffe50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1130dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1131040_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x10ffe50;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1130dc0_0;
    %inv;
    %store/vec4 v0x1130dc0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x10ffe50;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x112e390_0, v0x11311a0_0, v0x1131620_0, v0x1131470_0, v0x11313d0_0, v0x1130f00_0, v0x1130e60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x10ffe50;
T_7 ;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x10ffe50;
T_8 ;
    %wait E_0x10faba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1130fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130fa0_0, 4, 32;
    %load/vec4 v0x11310e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130fa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1130fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130fa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1130f00_0;
    %load/vec4 v0x1130f00_0;
    %load/vec4 v0x1130e60_0;
    %xor;
    %load/vec4 v0x1130f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130fa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1130fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1130fa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/truthtable1/iter5/response2/top_module.sv";
