/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire \U0.U0.new_n18 ;
  wire \U0.U0.new_n24 ;
  wire \U0.U2.DUT1.k1 ;
  wire \U0.po0 ;
  wire \U0.po4 ;
  wire \U0.po6 ;
  input [8:0] a;
  input [8:0] b;
  output [8:0] r;
  assign _00_ = b[6] & ~(a[6]);
  assign _01_ = b[6] | ~(a[6]);
  assign _02_ = _01_ & ~(_00_);
  assign _03_ = a[4] & ~(b[4]);
  assign _04_ = a[5] | ~(b[5]);
  assign _05_ = _04_ & _03_;
  assign _06_ = b[5] | ~(a[5]);
  assign _07_ = _06_ & ~(_05_);
  assign _08_ = a[8] | ~(b[8]);
  assign _09_ = _03_ | ~(_01_);
  assign _10_ = _06_ & ~(_09_);
  assign _11_ = _01_ & ~(_04_);
  assign _12_ = _11_ | _10_;
  assign _13_ = _12_ | _00_;
  assign _14_ = b[7] & ~(a[7]);
  assign _15_ = _14_ | _13_;
  assign _16_ = a[8] & ~(b[8]);
  assign _17_ = a[7] & ~(b[7]);
  assign _18_ = _17_ | _16_;
  assign _19_ = _15_ & ~(_18_);
  assign _20_ = _19_ | ~(_08_);
  assign _21_ = b[4] & ~(a[4]);
  assign _22_ = _21_ & _06_;
  assign _23_ = _04_ & ~(_22_);
  assign _24_ = _20_ ? _07_ : _23_;
  assign _25_ = _24_ | _02_;
  assign _26_ = ~(b[6] ^ a[6]);
  assign _27_ = _06_ & ~(_03_);
  assign _28_ = _04_ & ~(_27_);
  assign _29_ = _04_ & ~(_21_);
  assign _30_ = _06_ & ~(_29_);
  assign _31_ = _20_ ? _28_ : _30_;
  assign _32_ = _26_ & ~(_31_);
  assign \U0.po6  = _25_ & ~(_32_);
  assign \U0.po4  = a[4] ^ b[4];
  assign \U0.po0  = a[0] ^ b[0];
  assign _33_ = b[5] ^ a[5];
  assign _34_ = _20_ ? _03_ : _21_;
  assign _35_ = _34_ & ~(_33_);
  assign _36_ = ~(_06_ & _04_);
  assign _37_ = _36_ & ~(_34_);
  assign \U0.U2.DUT1.k1  = _37_ | _35_;
  assign _38_ = _17_ | _14_;
  assign \U0.U0.new_n18  = _38_ ^ \U0.po6 ;
  assign _39_ = _16_ | ~(_08_);
  assign _40_ = _38_ | \U0.po6 ;
  assign _41_ = _17_ & _08_;
  assign _42_ = _20_ & _14_;
  assign _43_ = _42_ | _41_;
  assign _44_ = _40_ & ~(_43_);
  assign \U0.U0.new_n24  = _39_ & ~(_44_);
  assign r = { \U0.U0.new_n24 , \U0.U0.new_n18 , \U0.po6 , \U0.U2.DUT1.k1 , \U0.po4 , 3'h2, \U0.po0  };
endmodule
