Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Panoramix\Documents\RISCV\SDRAMController.qsys --synthesis=VHDL --output-directory=C:\Users\Panoramix\Documents\RISCV\SDRAMController\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading RISCV/SDRAMController.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_master
Progress: Adding mm_bridge [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sdram_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SDRAMController.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: SDRAMController.sdram_pll: Refclk Freq: 50.0
Warning: SDRAMController.: You have exported the interface mm_bridge.s0 but not its associated clock interface.  Export the driver of mm_bridge.clk
Warning: SDRAMController.: You have exported the interface mm_bridge.s0 but not its associated reset interface.  Export the driver(s) of mm_bridge.reset
Info: SDRAMController: Generating SDRAMController "SDRAMController" for QUARTUS_SYNTH
Info: jtag_master: "SDRAMController" instantiated altera_jtag_avalon_master "jtag_master"
Info: mm_bridge: "SDRAMController" instantiated altera_avalon_mm_bridge "mm_bridge"
Info: sdram_controller: Starting RTL generation for module 'SDRAMController_sdram_controller'
Info: sdram_controller:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SDRAMController_sdram_controller --dir=C:/Users/PANORA~1/AppData/Local/Temp/alt7995_8746399596490382012.dir/0003_sdram_controller_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/PANORA~1/AppData/Local/Temp/alt7995_8746399596490382012.dir/0003_sdram_controller_gen//SDRAMController_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'SDRAMController_sdram_controller'
Info: sdram_controller: "SDRAMController" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: sdram_pll: "SDRAMController" instantiated altera_up_avalon_sys_sdram_pll "sdram_pll"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SDRAMController" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "SDRAMController" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: "sdram_pll" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sdram_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: mm_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_m0_translator"
Info: sdram_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_s1_translator"
Info: mm_bridge_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_bridge_m0_agent"
Info: sdram_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SDRAMController: Done "SDRAMController" with 29 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
