

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_jlBarD"
Parsing file _cuobjdump_complete_output_jlBarD
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VNxkpq"
Running: cat _ptx_VNxkpq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XkNpod
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XkNpod --output-file  /dev/null 2> _ptx_VNxkpqinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VNxkpq _ptx2_XkNpod _ptx_VNxkpqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:56:31 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=120224 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 450209 (ipc=81.9) sim_rate=150069 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f3abb9fda40 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2792 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=192931 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=225166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 225166 (inst/sec)
gpgpu_simulation_rate = 2481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=209254 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 13426  inst.: 1352277 (ipc=129.0) sim_rate=193182 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7181,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7505,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7545,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7726,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7727
gpu_sim_insn = 456218
gpu_ipc =      59.0421
gpu_tot_sim_cycle = 17653
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=193840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 154, Miss_rate = 0.336, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 203, Miss_rate = 0.360, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 153, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1582
	L1D_total_cache_miss_rate = 0.3238
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1038
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7921	W0_Idle:87798	W0_Scoreboard:110194	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8304 {8:1038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141168 {136:1038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17652 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	919 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1683 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	687 	340 	26 	0 	0 	0 	0 	1 	6 	22 	465 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       139       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       393       282       305       125       147       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22923 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03073
n_activity=2503 dram_eff=0.2861
bk0: 6a 23225i bk1: 0a 23296i bk2: 28a 23214i bk3: 28a 23157i bk4: 64a 23119i bk5: 60a 23016i bk6: 34a 23187i bk7: 22a 23206i bk8: 18a 23154i bk9: 18a 23151i bk10: 22a 23119i bk11: 6a 23243i bk12: 2a 23277i bk13: 2a 23275i bk14: 2a 23282i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7f3aa81e7d20 :  mf: uid= 59331, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17646), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7f3ab96cf010 :  mf: uid= 59330, sid10:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17645), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22916 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03082
n_activity=2531 dram_eff=0.2837
bk0: 4a 23275i bk1: 2a 23281i bk2: 28a 23213i bk3: 28a 23173i bk4: 60a 23098i bk5: 60a 23049i bk6: 38a 23110i bk7: 26a 23198i bk8: 20a 23125i bk9: 16a 23180i bk10: 18a 23115i bk11: 10a 23207i bk12: 4a 23260i bk13: 2a 23279i bk14: 0a 23295i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0214163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22918 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02927
n_activity=2616 dram_eff=0.2607
bk0: 4a 23282i bk1: 2a 23289i bk2: 30a 23196i bk3: 28a 23162i bk4: 60a 23118i bk5: 64a 22946i bk6: 18a 23221i bk7: 32a 23092i bk8: 26a 23013i bk9: 10a 23200i bk10: 10a 23182i bk11: 10a 23208i bk12: 4a 23243i bk13: 2a 23253i bk14: 0a 23300i bk15: 2a 23284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22952 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02841
n_activity=2181 dram_eff=0.3035
bk0: 0a 23300i bk1: 0a 23303i bk2: 28a 23213i bk3: 32a 23135i bk4: 64a 23114i bk5: 58a 23052i bk6: 24a 23208i bk7: 32a 23142i bk8: 12a 23189i bk9: 12a 23200i bk10: 12a 23199i bk11: 18a 23148i bk12: 0a 23296i bk13: 4a 23245i bk14: 0a 23293i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0369099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22932 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02953
n_activity=2365 dram_eff=0.2909
bk0: 2a 23283i bk1: 2a 23283i bk2: 30a 23193i bk3: 32a 23165i bk4: 62a 23096i bk5: 56a 23036i bk6: 28a 23192i bk7: 32a 23170i bk8: 12a 23211i bk9: 14a 23144i bk10: 12a 23182i bk11: 18a 23137i bk12: 4a 23244i bk13: 2a 23277i bk14: 0a 23294i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22902 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03202
n_activity=2731 dram_eff=0.2732
bk0: 0a 23298i bk1: 0a 23302i bk2: 30a 23192i bk3: 32a 23156i bk4: 62a 23110i bk5: 64a 22988i bk6: 26a 23193i bk7: 30a 23166i bk8: 22a 23110i bk9: 30a 23046i bk10: 16a 23105i bk11: 6a 23244i bk12: 2a 23273i bk13: 2a 23274i bk14: 0a 23297i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1717
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5416
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6219
icnt_total_pkts_simt_to_mem=2301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17878
	minimum = 6
	maximum = 30
Network latency average = 7.87742
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90876
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Accepted packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Injected flit rate average = 0.0225903
	minimum = 0.00207066 (at node 2)
	maximum = 0.0480135 (at node 15)
Accepted flit rate average= 0.0225903
	minimum = 0.0103533 (at node 2)
	maximum = 0.0599198 (at node 3)
Injected packet length average = 2.28343
Accepted packet length average = 2.28343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91523 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2438 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16338 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Accepted packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Injected flit rate average = 0.0252147 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.0823772 (3 samples)
Accepted flit rate average = 0.0252147 (3 samples)
	minimum = 0.00952771 (3 samples)
	maximum = 0.0557854 (3 samples)
Injected packet size average = 2.5912 (3 samples)
Accepted packet size average = 2.5912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 193840 (inst/sec)
gpgpu_simulation_rate = 2521 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17653)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(466,17653)
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 1673145 (ipc=632.5) sim_rate=185905 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:56:39 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,17653), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(618,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656,17653), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(657,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (659,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(660,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (698,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(699,17653)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,17653), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (770,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(771,17653)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(777,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,17653)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (782,17653), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(783,17653)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (815,17653), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (826,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(827,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (829,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(830,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (834,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,17653)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (858,17653), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(859,17653)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17653), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (879,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(880,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (881,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (887,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (913,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (939,17653), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (957,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (963,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (972,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1042,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1044,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1051,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1067,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1076,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1097,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1108,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1128,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1137,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1150,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1159,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1181,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1183,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1222,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1237,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1330,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1339,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1357,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1357,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1366,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1378,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1399,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1402,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1402,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1454
gpu_sim_insn = 452904
gpu_ipc =     311.4883
gpu_tot_sim_cycle = 19107
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.7185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1142
gpu_total_sim_rate=201087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 602, Miss = 219, Miss_rate = 0.364, Pending_hits = 222, Reservation_fails = 21
	L1D_cache_core[1]: Access = 563, Miss = 217, Miss_rate = 0.385, Pending_hits = 204, Reservation_fails = 207
	L1D_cache_core[2]: Access = 364, Miss = 124, Miss_rate = 0.341, Pending_hits = 228, Reservation_fails = 29
	L1D_cache_core[3]: Access = 724, Miss = 275, Miss_rate = 0.380, Pending_hits = 228, Reservation_fails = 211
	L1D_cache_core[4]: Access = 336, Miss = 120, Miss_rate = 0.357, Pending_hits = 204, Reservation_fails = 318
	L1D_cache_core[5]: Access = 502, Miss = 180, Miss_rate = 0.359, Pending_hits = 240, Reservation_fails = 25
	L1D_cache_core[6]: Access = 320, Miss = 116, Miss_rate = 0.362, Pending_hits = 192, Reservation_fails = 168
	L1D_cache_core[7]: Access = 438, Miss = 165, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 124
	L1D_cache_core[8]: Access = 415, Miss = 156, Miss_rate = 0.376, Pending_hits = 180, Reservation_fails = 210
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 82
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 214
	L1D_cache_core[11]: Access = 562, Miss = 223, Miss_rate = 0.397, Pending_hits = 192, Reservation_fails = 493
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 298
	L1D_cache_core[13]: Access = 434, Miss = 163, Miss_rate = 0.376, Pending_hits = 192, Reservation_fails = 238
	L1D_cache_core[14]: Access = 268, Miss = 91, Miss_rate = 0.340, Pending_hits = 168, Reservation_fails = 294
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2516
	L1D_total_cache_miss_rate = 0.3727
	L1D_total_cache_pending_hits = 2976
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 118, 105, 105, 105, 118, 118, 105, 105, 98, 98, 98, 98, 98, 98, 98, 98, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1284
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10957	W0_Idle:96618	W0_Scoreboard:118918	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10272 {8:1284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174624 {136:1284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19106 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1649 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2085 	115 	113 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	779 	482 	38 	0 	0 	0 	0 	1 	6 	22 	465 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         669       659       765       707       577       360       123       131       147       150       126       125       268       268
dram[1]:          0       268       666       611       588       886       528       390       139       132       167       123       124       268    none         272
dram[2]:          0       272       782       551       702       796       574       364       151       138       157       137       176     11967    none         267
dram[3]:     none      none         677       622       699       687       453       463       125       147       123       147    none         176    none      none  
dram[4]:        268       268       651       643       625       760       475       390       135       162       125       132       124       268    none      none  
dram[5]:     none      none         554       582       650       739       414       416       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       389       316       410       357       321       408       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       319       398       398       468       397       268       251       277       251       252       268         0       272
dram[2]:          0       272       386       419       511       493       389       511       278       256       268       252       268       518         0       267
dram[3]:          0         0       476       360       446       425       316       357       266       252       251       261         0       268         0         0
dram[4]:        268       268       449       460       365       366       366       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       330       362       353       387       370       326       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24841 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02839
n_activity=2503 dram_eff=0.2861
bk0: 6a 25143i bk1: 0a 25214i bk2: 28a 25132i bk3: 28a 25075i bk4: 64a 25037i bk5: 60a 24934i bk6: 34a 25105i bk7: 22a 25124i bk8: 18a 25072i bk9: 18a 25069i bk10: 22a 25037i bk11: 6a 25161i bk12: 2a 25195i bk13: 2a 25193i bk14: 2a 25200i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24834 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02847
n_activity=2534 dram_eff=0.2833
bk0: 4a 25193i bk1: 2a 25199i bk2: 28a 25131i bk3: 28a 25091i bk4: 60a 25016i bk5: 60a 24967i bk6: 38a 25028i bk7: 26a 25116i bk8: 20a 25043i bk9: 16a 25098i bk10: 18a 25033i bk11: 10a 25125i bk12: 4a 25178i bk13: 2a 25197i bk14: 0a 25213i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0197875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24836 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02704
n_activity=2616 dram_eff=0.2607
bk0: 4a 25200i bk1: 2a 25207i bk2: 30a 25114i bk3: 28a 25080i bk4: 60a 25036i bk5: 64a 24864i bk6: 18a 25139i bk7: 32a 25010i bk8: 26a 24931i bk9: 10a 25118i bk10: 10a 25100i bk11: 10a 25126i bk12: 4a 25161i bk13: 2a 25171i bk14: 0a 25218i bk15: 2a 25202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24870 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02625
n_activity=2181 dram_eff=0.3035
bk0: 0a 25218i bk1: 0a 25221i bk2: 28a 25131i bk3: 32a 25053i bk4: 64a 25032i bk5: 58a 24970i bk6: 24a 25126i bk7: 32a 25060i bk8: 12a 25107i bk9: 12a 25118i bk10: 12a 25117i bk11: 18a 25066i bk12: 0a 25214i bk13: 4a 25163i bk14: 0a 25211i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24850 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02728
n_activity=2365 dram_eff=0.2909
bk0: 2a 25201i bk1: 2a 25201i bk2: 30a 25111i bk3: 32a 25083i bk4: 62a 25014i bk5: 56a 24954i bk6: 28a 25110i bk7: 32a 25088i bk8: 12a 25129i bk9: 14a 25062i bk10: 12a 25100i bk11: 18a 25055i bk12: 4a 25162i bk13: 2a 25195i bk14: 0a 25212i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24820 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02958
n_activity=2731 dram_eff=0.2732
bk0: 0a 25216i bk1: 0a 25220i bk2: 30a 25110i bk3: 32a 25074i bk4: 62a 25028i bk5: 64a 24906i bk6: 26a 25111i bk7: 30a 25084i bk8: 22a 25028i bk9: 30a 24964i bk10: 16a 25023i bk11: 6a 25162i bk12: 2a 25191i bk13: 2a 25192i bk14: 0a 25215i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 75, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 201, Miss = 79, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2827
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3290
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8313
icnt_total_pkts_simt_to_mem=4275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.0194
	minimum = 6
	maximum = 243
Network latency average = 20.8599
	minimum = 6
	maximum = 161
Slowest packet = 3855
Flit latency average = 21.2923
	minimum = 6
	maximum = 160
Slowest flit = 10686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Accepted packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Injected flit rate average = 0.103622
	minimum = 0.0687758 (at node 8)
	maximum = 0.251032 (at node 20)
Accepted flit rate average= 0.103622
	minimum = 0.0715268 (at node 8)
	maximum = 0.378267 (at node 20)
Injected packet length average = 1.83243
Accepted packet length average = 1.83243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6913 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.5 (4 samples)
Network latency average = 12.1478 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.5 (4 samples)
Flit latency average = 11.4456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Accepted packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Injected flit rate average = 0.0448166 (4 samples)
	minimum = 0.0204174 (4 samples)
	maximum = 0.124541 (4 samples)
Accepted flit rate average = 0.0448166 (4 samples)
	minimum = 0.0250275 (4 samples)
	maximum = 0.136406 (4 samples)
Injected packet size average = 2.09077 (4 samples)
Accepted packet size average = 2.09077 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 201087 (inst/sec)
gpgpu_simulation_rate = 2123 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19107)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(25,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(23,0,0) tid=(474,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(30,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (399,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(400,19107)
GPGPU-Sim uArch: cycles simulated: 19607  inst.: 2130233 (ipc=640.9) sim_rate=193657 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(33,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 21607  inst.: 2153275 (ipc=137.4) sim_rate=179439 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: cycles simulated: 23607  inst.: 2186350 (ipc=83.7) sim_rate=168180 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5466,19107), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5467,19107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5712,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5713,19107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5724,19107), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5725,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5772,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5773,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5775,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5776,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5838,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5839,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5860,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5861,19107)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(48,0,0) tid=(473,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5916,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5917,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5920,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5921,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5976,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5977,19107)
GPGPU-Sim uArch: cycles simulated: 25107  inst.: 2259326 (ipc=74.9) sim_rate=161380 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6004,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6005,19107)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6013,19107), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6014,19107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6016,19107), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6017,19107)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6036,19107), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6037,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6086,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6087,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6102,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6103,19107)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6147,19107), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6148,19107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6166,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6233,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6261,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6269,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6285,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6305,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6319,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6334,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6345,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6380,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6381,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6429,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6432,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6481,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6485,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6538,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6555,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6560,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6573,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6598,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6650,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6653,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6683,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6708,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6760,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6776,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6783,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(50,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6910,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6912,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6981,19107), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 26607  inst.: 2338333 (ipc=70.5) sim_rate=155888 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9828,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10200,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10214,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10539,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10620,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10693,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10911,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 30107  inst.: 2356751 (ipc=49.7) sim_rate=147296 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11011,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11012,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11032,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11311,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11481,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11647,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11828,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11897,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11898
gpu_sim_insn = 547599
gpu_ipc =      46.0245
gpu_tot_sim_cycle = 31005
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      76.0324
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2797
gpu_total_sim_rate=147336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101570
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 3413, Miss = 1259, Miss_rate = 0.369, Pending_hits = 261, Reservation_fails = 21
	L1D_cache_core[1]: Access = 2779, Miss = 1063, Miss_rate = 0.383, Pending_hits = 215, Reservation_fails = 230
	L1D_cache_core[2]: Access = 1928, Miss = 731, Miss_rate = 0.379, Pending_hits = 237, Reservation_fails = 29
	L1D_cache_core[3]: Access = 2746, Miss = 1045, Miss_rate = 0.381, Pending_hits = 242, Reservation_fails = 211
	L1D_cache_core[4]: Access = 1613, Miss = 621, Miss_rate = 0.385, Pending_hits = 208, Reservation_fails = 318
	L1D_cache_core[5]: Access = 2711, Miss = 1049, Miss_rate = 0.387, Pending_hits = 268, Reservation_fails = 25
	L1D_cache_core[6]: Access = 1992, Miss = 758, Miss_rate = 0.381, Pending_hits = 203, Reservation_fails = 168
	L1D_cache_core[7]: Access = 2047, Miss = 793, Miss_rate = 0.387, Pending_hits = 217, Reservation_fails = 124
	L1D_cache_core[8]: Access = 2158, Miss = 844, Miss_rate = 0.391, Pending_hits = 201, Reservation_fails = 210
	L1D_cache_core[9]: Access = 2220, Miss = 874, Miss_rate = 0.394, Pending_hits = 195, Reservation_fails = 82
	L1D_cache_core[10]: Access = 1857, Miss = 704, Miss_rate = 0.379, Pending_hits = 190, Reservation_fails = 214
	L1D_cache_core[11]: Access = 2876, Miss = 1093, Miss_rate = 0.380, Pending_hits = 220, Reservation_fails = 493
	L1D_cache_core[12]: Access = 1562, Miss = 612, Miss_rate = 0.392, Pending_hits = 181, Reservation_fails = 298
	L1D_cache_core[13]: Access = 1970, Miss = 742, Miss_rate = 0.377, Pending_hits = 208, Reservation_fails = 238
	L1D_cache_core[14]: Access = 2321, Miss = 916, Miss_rate = 0.395, Pending_hits = 185, Reservation_fails = 294
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 13104
	L1D_total_cache_miss_rate = 0.3832
	L1D_total_cache_pending_hits = 3231
	L1D_total_cache_reservation_fails = 2955
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
567, 567, 1012, 135, 541, 148, 578, 148, 593, 593, 984, 148, 135, 552, 578, 593, 120, 120, 591, 120, 133, 526, 578, 552, 120, 539, 591, 120, 120, 120, 120, 120, 148, 135, 135, 567, 148, 148, 135, 541, 128, 571, 586, 128, 586, 560, 128, 128, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 8100
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4510
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4689
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15731	W0_Idle:126079	W0_Scoreboard:262892	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36080 {8:4510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 613360 {136:4510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 95 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 174 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 31004 
mrq_lat_table:2508 	105 	199 	297 	207 	86 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11478 	2234 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11964 	1180 	145 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2722 	1590 	212 	1 	0 	0 	0 	1 	6 	22 	465 	8694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        18        18        19        23        50         6         7         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        28        32        22         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        44        55        51        27         4         5         2         3 
dram[3]:         1         3        14        16        34        29        23        18        45        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        40        42         2         2         2         3 
maximum service time to same row:
dram[0]:      5293      4740       949       951      2922      5413      2751      5441      2034      7547      8344      2482      4045      6160      1899      5521 
dram[1]:      1197      1132      5437      4244      3244      8262      3924      2096      1497      2475      3050      3210      2366      4160      3236      5584 
dram[2]:      4390      5021      4147      3674      4790      4188      2812      3521      7154      7994      5183      2094      6474      1216      5326      5328 
dram[3]:      5605      6036      3164      3966      5459      2177      2188      4303      5331      6622      2760      5835      1813      5495      5076      5453 
dram[4]:      1156      5342      2562      4198      5041      1701      2837      3047      3856      1841      2116      1176      6199      2982      6403      4456 
dram[5]:       960      5941      3279       919      5385      1757      1265      7616       887      2425      7950      3453      3575      6493      5301      5734 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.300000  5.714286 17.000000  8.428572 23.000000 14.000000  9.375000  6.818182  3.000000  2.400000  2.000000  1.333333 
dram[1]:  1.666667  1.333333  4.200000  3.142857  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.454545  5.615385  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  6.333333  3.750000  8.142858  5.900000  8.000000 14.600000  8.000000 10.857142  2.285714  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.800000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  2.750000  3.125000  6.000000  8.500000  6.222222  8.285714  7.700000  9.375000 12.000000 13.600000  2.000000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 14.000000 18.250000  7.100000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3410/556 = 6.133093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        34        32        36        32         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        34        35        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        31        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        19        37        34        34        33         5         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        34        35        32        35         4         2         0         0 
total reads: 1067
min_bank_accesses = 0!
chip skew: 182/174 = 1.05
average mf latency per bank:
dram[0]:        799       276       758       748      1860      1986       948       747       376       380       359       350       362       365       266       280
dram[1]:        174       285       651       588      1810      2142       800       775       351       368       405       340       351       350       291       272
dram[2]:        101       285       939       516      2057      1951       797       755       363       357       315       337       271      4456       278       278
dram[3]:        277       277       629       600      2002      1938       784       780       353       369       366       376       284       344       274       263
dram[4]:        286       268       625       584      1856      2241       776       785       353       371       361       354       299       276       272       270
dram[5]:        272       276       558       613      1987      1945       856       789       344       364       338       309       245       324       269       266
maximum mf latency per bank:
dram[0]:        287       280       389       316       410       357       321       408       299       327       309       353       279       308       268       305
dram[1]:        311       324       398       366       398       398       468       397       298       352       321       328       332       341       307       290
dram[2]:        304       323       386       419       511       493       389       511       326       337       298       344       290       518       290       299
dram[3]:        277       306       476       360       446       425       316       357       322       320       283       347       286       310       289       280
dram[4]:        305       277       449       460       365       366       366       339       311       323       316       318       311       300       281       290
dram[5]:        285       293       330       362       353       387       370       355       319       341       294       370       294       280       287       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40923 n_nop=39839 n_act=83 n_pre=67 n_req=555 n_rd=758 n_write=176 bw_util=0.04565
n_activity=6839 dram_eff=0.2731
bk0: 12a 40750i bk1: 4a 40872i bk2: 30a 40813i bk3: 32a 40730i bk4: 86a 40429i bk5: 76a 40430i bk6: 72a 40467i bk7: 86a 40278i bk8: 70a 40205i bk9: 76a 40167i bk10: 78a 39960i bk11: 86a 39791i bk12: 16a 40704i bk13: 14a 40687i bk14: 4a 40892i bk15: 16a 40738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0606261
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40923 n_nop=39753 n_act=103 n_pre=87 n_req=577 n_rd=806 n_write=174 bw_util=0.04789
n_activity=7215 dram_eff=0.2717
bk0: 10a 40810i bk1: 8a 40820i bk2: 42a 40688i bk3: 44a 40572i bk4: 72a 40550i bk5: 78a 40417i bk6: 78a 40285i bk7: 72a 40438i bk8: 78a 40151i bk9: 90a 39879i bk10: 82a 39932i bk11: 84a 39705i bk12: 26a 40515i bk13: 18a 40662i bk14: 10a 40747i bk15: 14a 40787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0867238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40923 n_nop=39735 n_act=105 n_pre=89 n_req=588 n_rd=812 n_write=182 bw_util=0.04858
n_activity=7635 dram_eff=0.2604
bk0: 6a 40871i bk1: 24a 40655i bk2: 34a 40760i bk3: 40a 40637i bk4: 74a 40530i bk5: 86a 40292i bk6: 78a 40132i bk7: 86a 40157i bk8: 76a 39955i bk9: 76a 40053i bk10: 80a 39908i bk11: 84a 39919i bk12: 24a 40645i bk13: 16a 40663i bk14: 10a 40786i bk15: 18a 40763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0873592
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40923 n_nop=39823 n_act=89 n_pre=73 n_req=556 n_rd=764 n_write=174 bw_util=0.04584
n_activity=7001 dram_eff=0.268
bk0: 4a 40884i bk1: 14a 40819i bk2: 46a 40582i bk3: 46a 40546i bk4: 78a 40620i bk5: 76a 40437i bk6: 70a 40359i bk7: 78a 40294i bk8: 66a 40049i bk9: 74a 40055i bk10: 72a 40089i bk11: 76a 40042i bk12: 24a 40567i bk13: 16a 40678i bk14: 12a 40788i bk15: 12a 40856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0644137
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40923 n_nop=39773 n_act=98 n_pre=82 n_req=576 n_rd=788 n_write=182 bw_util=0.04741
n_activity=7309 dram_eff=0.2654
bk0: 4a 40869i bk1: 6a 40877i bk2: 44a 40602i bk3: 50a 40550i bk4: 80a 40493i bk5: 68a 40554i bk6: 80a 40283i bk7: 78a 40358i bk8: 80a 39904i bk9: 82a 39950i bk10: 76a 39990i bk11: 70a 40025i bk12: 30a 40492i bk13: 18a 40706i bk14: 10a 40799i bk15: 12a 40806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0633873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40923 n_nop=39846 n_act=78 n_pre=62 n_req=558 n_rd=758 n_write=179 bw_util=0.04579
n_activity=7104 dram_eff=0.2638
bk0: 12a 40810i bk1: 12a 40801i bk2: 46a 40607i bk3: 40a 40704i bk4: 70a 40628i bk5: 82a 40434i bk6: 72a 40407i bk7: 76a 40346i bk8: 72a 40121i bk9: 76a 40170i bk10: 78a 39956i bk11: 78a 39907i bk12: 12a 40767i bk13: 8a 40796i bk14: 12a 40830i bk15: 12a 40855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0599418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1192, Miss = 184, Miss_rate = 0.154, Pending_hits = 12, Reservation_fails = 227
L2_cache_bank[1]: Access = 1137, Miss = 195, Miss_rate = 0.172, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1134, Miss = 199, Miss_rate = 0.175, Pending_hits = 7, Reservation_fails = 114
L2_cache_bank[3]: Access = 1145, Miss = 204, Miss_rate = 0.178, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1149, Miss = 191, Miss_rate = 0.166, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 1372, Miss = 215, Miss_rate = 0.157, Pending_hits = 10, Reservation_fails = 100
L2_cache_bank[6]: Access = 1122, Miss = 186, Miss_rate = 0.166, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1096, Miss = 196, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1134, Miss = 202, Miss_rate = 0.178, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1116, Miss = 192, Miss_rate = 0.172, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 1091, Miss = 187, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1115, Miss = 192, Miss_rate = 0.172, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 13803
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1697
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=32233
icnt_total_pkts_simt_to_mem=22991
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.76271
	minimum = 6
	maximum = 79
Network latency average = 9.26266
	minimum = 6
	maximum = 57
Slowest packet = 5721
Flit latency average = 8.54808
	minimum = 6
	maximum = 57
Slowest flit = 27572
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0683339
	minimum = 0.0434527 (at node 12)
	maximum = 0.0904354 (at node 0)
Accepted packet rate average = 0.0683339
	minimum = 0.0434527 (at node 12)
	maximum = 0.0904354 (at node 0)
Injected flit rate average = 0.132721
	minimum = 0.0727013 (at node 12)
	maximum = 0.175996 (at node 20)
Accepted flit rate average= 0.132721
	minimum = 0.100269 (at node 12)
	maximum = 0.186922 (at node 0)
Injected packet length average = 1.94224
Accepted packet length average = 1.94224
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5056 (5 samples)
	minimum = 6 (5 samples)
	maximum = 85 (5 samples)
Network latency average = 11.5708 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 10.8661 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0308151 (5 samples)
	minimum = 0.0189722 (5 samples)
	maximum = 0.0702271 (5 samples)
Accepted packet rate average = 0.0308151 (5 samples)
	minimum = 0.0189722 (5 samples)
	maximum = 0.0702271 (5 samples)
Injected flit rate average = 0.0623974 (5 samples)
	minimum = 0.0308742 (5 samples)
	maximum = 0.134832 (5 samples)
Accepted flit rate average = 0.0623974 (5 samples)
	minimum = 0.0400758 (5 samples)
	maximum = 0.146509 (5 samples)
Injected packet size average = 2.02489 (5 samples)
Accepted packet size average = 2.02489 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 147336 (inst/sec)
gpgpu_simulation_rate = 1937 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,31005)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,31005)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,31005)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,31005)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(11,0,0) tid=(303,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(39,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 31505  inst.: 2662317 (ipc=609.9) sim_rate=156606 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 32505  inst.: 2687883 (ipc=220.3) sim_rate=149326 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1523,31005), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1524,31005)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1721,31005), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1722,31005)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1746,31005), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1747,31005)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1866,31005), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1867,31005)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1868,31005), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1869,31005)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(48,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1900,31005), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1901,31005)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1990,31005), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1991,31005)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2048,31005), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2049,31005)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2064,31005), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2065,31005)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2239,31005), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2240,31005)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2259,31005), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2260,31005)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2301,31005), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2302,31005)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2304,31005), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2305,31005)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2311,31005), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2312,31005)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2331,31005), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2332,31005)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2352,31005), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2353,31005)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2376,31005), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2377,31005)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2415,31005), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2416,31005)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2433,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2639,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2646,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2662,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2676,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2686,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2696,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2752,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2776,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2827,31005), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(51,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2964,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2984,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2998,31005), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34005  inst.: 2808543 (ipc=150.4) sim_rate=147818 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3063,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3135,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3159,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3171,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3195,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3223,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3233,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3304,31005), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3408,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3490,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3555,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3684,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3731,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3809,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3941,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3965,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3977,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4031,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4037,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4055,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4055,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4064,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4070,31005), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4088,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4097,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4115,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4139,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4145,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4168,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4219,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4224,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4344,31005), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 10.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4345
gpu_sim_insn = 492696
gpu_ipc =     113.3938
gpu_tot_sim_cycle = 35350
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      80.6246
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 3125
gpu_total_sim_rate=150004

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115500
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 3733, Miss = 1503, Miss_rate = 0.403, Pending_hits = 304, Reservation_fails = 2568
	L1D_cache_core[1]: Access = 3079, Miss = 1289, Miss_rate = 0.419, Pending_hits = 259, Reservation_fails = 2949
	L1D_cache_core[2]: Access = 2324, Miss = 1040, Miss_rate = 0.448, Pending_hits = 292, Reservation_fails = 2756
	L1D_cache_core[3]: Access = 3062, Miss = 1285, Miss_rate = 0.420, Pending_hits = 286, Reservation_fails = 2686
	L1D_cache_core[4]: Access = 1925, Miss = 861, Miss_rate = 0.447, Pending_hits = 253, Reservation_fails = 3177
	L1D_cache_core[5]: Access = 3103, Miss = 1347, Miss_rate = 0.434, Pending_hits = 321, Reservation_fails = 2760
	L1D_cache_core[6]: Access = 2304, Miss = 995, Miss_rate = 0.432, Pending_hits = 248, Reservation_fails = 2482
	L1D_cache_core[7]: Access = 2359, Miss = 1032, Miss_rate = 0.437, Pending_hits = 261, Reservation_fails = 2915
	L1D_cache_core[8]: Access = 2514, Miss = 1116, Miss_rate = 0.444, Pending_hits = 250, Reservation_fails = 2782
	L1D_cache_core[9]: Access = 2532, Miss = 1112, Miss_rate = 0.439, Pending_hits = 237, Reservation_fails = 2593
	L1D_cache_core[10]: Access = 2173, Miss = 943, Miss_rate = 0.434, Pending_hits = 234, Reservation_fails = 3125
	L1D_cache_core[11]: Access = 3276, Miss = 1405, Miss_rate = 0.429, Pending_hits = 277, Reservation_fails = 3191
	L1D_cache_core[12]: Access = 1874, Miss = 849, Miss_rate = 0.453, Pending_hits = 229, Reservation_fails = 3037
	L1D_cache_core[13]: Access = 2206, Miss = 925, Miss_rate = 0.419, Pending_hits = 244, Reservation_fails = 2677
	L1D_cache_core[14]: Access = 2641, Miss = 1159, Miss_rate = 0.439, Pending_hits = 228, Reservation_fails = 2287
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 16861
	L1D_total_cache_miss_rate = 0.4312
	L1D_total_cache_pending_hits = 3923
	L1D_total_cache_reservation_fails = 41985
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38297
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
623, 623, 1068, 191, 597, 204, 634, 204, 649, 649, 1040, 204, 191, 608, 634, 649, 148, 148, 619, 148, 161, 554, 606, 580, 148, 567, 619, 148, 148, 148, 148, 148, 176, 163, 163, 595, 176, 176, 163, 569, 156, 599, 614, 156, 614, 588, 156, 156, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 47130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4805
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43719
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80032	W0_Idle:143980	W0_Scoreboard:274284	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38440 {8:4805,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 653480 {136:4805,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 95 
maxdqlatency = 0 
maxmflatency = 628 
averagemflatency = 208 
max_icnt2mem_latency = 498 
max_icnt2sh_latency = 35349 
mrq_lat_table:2508 	105 	199 	297 	207 	86 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12358 	5472 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12337 	1282 	242 	466 	2658 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2868 	1730 	221 	1 	0 	0 	0 	1 	6 	22 	465 	10106 	2500 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        18        18        19        23        50         6         7         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        28        32        22         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        44        55        51        27         4         5         2         3 
dram[3]:         1         3        14        16        34        29        23        18        45        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        40        42         2         2         2         3 
maximum service time to same row:
dram[0]:      5293      4740       949       951      2922      5413      2751      5441      2034      7547      8344      2482      4045      6160      1899      5521 
dram[1]:      1197      1132      5437      4244      3244      8262      3924      2096      1497      2475      3050      3210      2366      4160      3236      5584 
dram[2]:      4390      5021      4147      3674      4790      4188      2812      3521      7154      7994      5183      2094      6474      1216      5326      5328 
dram[3]:      5605      6036      3164      3966      5459      2177      2188      4303      5331      6622      2760      5835      1813      5495      5076      5453 
dram[4]:      1156      5342      2562      4198      5041      1701      2837      3047      3856      1841      2116      1176      6199      2982      6403      4456 
dram[5]:       960      5941      3279       919      5385      1757      1265      7616       887      2425      7950      3453      3575      6493      5301      5734 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.300000  5.714286 17.000000  8.428572 23.000000 14.000000  9.375000  6.818182  3.000000  2.400000  2.000000  1.333333 
dram[1]:  1.666667  1.333333  4.200000  3.142857  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.454545  5.615385  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  6.333333  3.750000  8.142858  5.900000  8.000000 14.600000  8.000000 10.857142  2.285714  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.800000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  2.750000  3.125000  6.000000  8.500000  6.222222  8.285714  7.700000  9.375000 12.000000 13.600000  2.000000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 14.000000 18.250000  7.100000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3410/556 = 6.133093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        34        32        36        32         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        30        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        34        35        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        31        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        19        37        34        34        33         5         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        34        35        32        35         4         2         0         0 
total reads: 1067
min_bank_accesses = 0!
chip skew: 182/174 = 1.05
average mf latency per bank:
dram[0]:        799       276      1903      1828      2931      3127      1308      1173       376       380       359       350       362       365       266       280
dram[1]:        174       285      1447      1294      3155      3193      1169      1148       351       368       405       340       351       350       291       272
dram[2]:        101       285      1886      1587      3259      3183      1185      1153       363       357       315       337       271     28370       278       278
dram[3]:        277       277      1419      1412      3294      3145      1149      1080       353       369       366       376       284       344       274       263
dram[4]:        286       268      1599      1438      2900      3506      1105      1107       353       371       361       354       299       276       272       270
dram[5]:        272       276      1240      1441      3140      2933      1233      1135       344       364       338       309       245       324       269       266
maximum mf latency per bank:
dram[0]:        287       280       479       406       495       454       446       495       299       327       309       353       279       308       268       305
dram[1]:        311       324       487       439       586       445       545       544       298       352       321       328       332       341       307       290
dram[2]:        304       323       445       491       586       628       539       564       326       337       298       344       290       625       290       299
dram[3]:        277       306       541       500       575       538       442       364       322       320       283       347       286       310       289       280
dram[4]:        305       277       583       538       479       524       382       492       311       323       316       318       311       300       281       290
dram[5]:        285       293       409       415       425       456       442       451       319       341       294       370       294       280       287       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46658 n_nop=45574 n_act=83 n_pre=67 n_req=555 n_rd=758 n_write=176 bw_util=0.04004
n_activity=6839 dram_eff=0.2731
bk0: 12a 46485i bk1: 4a 46607i bk2: 30a 46548i bk3: 32a 46465i bk4: 86a 46164i bk5: 76a 46165i bk6: 72a 46202i bk7: 86a 46013i bk8: 70a 45940i bk9: 76a 45902i bk10: 78a 45695i bk11: 86a 45526i bk12: 16a 46439i bk13: 14a 46422i bk14: 4a 46627i bk15: 16a 46473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0531742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46658 n_nop=45488 n_act=103 n_pre=87 n_req=577 n_rd=806 n_write=174 bw_util=0.04201
n_activity=7215 dram_eff=0.2717
bk0: 10a 46545i bk1: 8a 46555i bk2: 42a 46423i bk3: 44a 46307i bk4: 72a 46285i bk5: 78a 46152i bk6: 78a 46020i bk7: 72a 46173i bk8: 78a 45886i bk9: 90a 45614i bk10: 82a 45667i bk11: 84a 45440i bk12: 26a 46250i bk13: 18a 46397i bk14: 10a 46482i bk15: 14a 46522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0760641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46658 n_nop=45470 n_act=105 n_pre=89 n_req=588 n_rd=812 n_write=182 bw_util=0.04261
n_activity=7635 dram_eff=0.2604
bk0: 6a 46606i bk1: 24a 46390i bk2: 34a 46495i bk3: 40a 46372i bk4: 74a 46265i bk5: 86a 46027i bk6: 78a 45867i bk7: 86a 45892i bk8: 76a 45690i bk9: 76a 45788i bk10: 80a 45643i bk11: 84a 45654i bk12: 24a 46380i bk13: 16a 46398i bk14: 10a 46521i bk15: 18a 46498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0766214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46658 n_nop=45558 n_act=89 n_pre=73 n_req=556 n_rd=764 n_write=174 bw_util=0.04021
n_activity=7001 dram_eff=0.268
bk0: 4a 46619i bk1: 14a 46554i bk2: 46a 46317i bk3: 46a 46281i bk4: 78a 46355i bk5: 76a 46172i bk6: 70a 46094i bk7: 78a 46029i bk8: 66a 45784i bk9: 74a 45790i bk10: 72a 45824i bk11: 76a 45777i bk12: 24a 46302i bk13: 16a 46413i bk14: 12a 46523i bk15: 12a 46591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0564962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46658 n_nop=45508 n_act=98 n_pre=82 n_req=576 n_rd=788 n_write=182 bw_util=0.04158
n_activity=7309 dram_eff=0.2654
bk0: 4a 46604i bk1: 6a 46612i bk2: 44a 46337i bk3: 50a 46285i bk4: 80a 46228i bk5: 68a 46289i bk6: 80a 46018i bk7: 78a 46093i bk8: 80a 45639i bk9: 82a 45685i bk10: 76a 45725i bk11: 70a 45760i bk12: 30a 46227i bk13: 18a 46441i bk14: 10a 46534i bk15: 12a 46541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.055596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46658 n_nop=45581 n_act=78 n_pre=62 n_req=558 n_rd=758 n_write=179 bw_util=0.04016
n_activity=7104 dram_eff=0.2638
bk0: 12a 46545i bk1: 12a 46536i bk2: 46a 46342i bk3: 40a 46439i bk4: 70a 46363i bk5: 82a 46169i bk6: 72a 46142i bk7: 76a 46081i bk8: 72a 45856i bk9: 76a 45905i bk10: 78a 45691i bk11: 78a 45642i bk12: 12a 46502i bk13: 8a 46531i bk14: 12a 46565i bk15: 12a 46590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.052574

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1456, Miss = 184, Miss_rate = 0.126, Pending_hits = 12, Reservation_fails = 227
L2_cache_bank[1]: Access = 1409, Miss = 195, Miss_rate = 0.138, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1402, Miss = 199, Miss_rate = 0.142, Pending_hits = 7, Reservation_fails = 114
L2_cache_bank[3]: Access = 1408, Miss = 204, Miss_rate = 0.145, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1414, Miss = 191, Miss_rate = 0.135, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 2617, Miss = 215, Miss_rate = 0.082, Pending_hits = 10, Reservation_fails = 100
L2_cache_bank[6]: Access = 1392, Miss = 186, Miss_rate = 0.134, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1367, Miss = 196, Miss_rate = 0.143, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1402, Miss = 202, Miss_rate = 0.144, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1392, Miss = 192, Miss_rate = 0.138, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 1360, Miss = 187, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1391, Miss = 192, Miss_rate = 0.138, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 18010
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1301
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=37620
icnt_total_pkts_simt_to_mem=31110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.6082
	minimum = 6
	maximum = 310
Network latency average = 29.0609
	minimum = 6
	maximum = 182
Slowest packet = 28069
Flit latency average = 33.6482
	minimum = 6
	maximum = 181
Slowest flit = 56555
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0717214
	minimum = 0.0460299 (at node 13)
	maximum = 0.286536 (at node 20)
Accepted packet rate average = 0.0717214
	minimum = 0.0460299 (at node 13)
	maximum = 0.286536 (at node 20)
Injected flit rate average = 0.115126
	minimum = 0.0810127 (at node 15)
	maximum = 0.30771 (at node 20)
Accepted flit rate average= 0.115126
	minimum = 0.0570771 (at node 13)
	maximum = 0.567779 (at node 20)
Injected packet length average = 1.60518
Accepted packet length average = 1.60518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.856 (6 samples)
	minimum = 6 (6 samples)
	maximum = 122.5 (6 samples)
Network latency average = 14.4858 (6 samples)
	minimum = 6 (6 samples)
	maximum = 82.8333 (6 samples)
Flit latency average = 14.6631 (6 samples)
	minimum = 6 (6 samples)
	maximum = 81.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0376328 (6 samples)
	minimum = 0.0234818 (6 samples)
	maximum = 0.106279 (6 samples)
Accepted packet rate average = 0.0376328 (6 samples)
	minimum = 0.0234818 (6 samples)
	maximum = 0.106279 (6 samples)
Injected flit rate average = 0.0711855 (6 samples)
	minimum = 0.0392306 (6 samples)
	maximum = 0.163645 (6 samples)
Accepted flit rate average = 0.0711855 (6 samples)
	minimum = 0.0429093 (6 samples)
	maximum = 0.216721 (6 samples)
Injected packet size average = 1.89158 (6 samples)
Accepted packet size average = 1.89158 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 150004 (inst/sec)
gpgpu_simulation_rate = 1860 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35350)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,35350)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,35350)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,35350)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(28,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(42,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 35850  inst.: 3152167 (ipc=604.2) sim_rate=150103 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:56:51 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 37350  inst.: 3174151 (ipc=162.0) sim_rate=144279 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: cycles simulated: 38350  inst.: 3185795 (ipc=111.9) sim_rate=138512 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 39350  inst.: 3200305 (ipc=87.6) sim_rate=133346 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 40850  inst.: 3223140 (ipc=67.8) sim_rate=128925 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 41850  inst.: 3237949 (ipc=59.7) sim_rate=124536 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 43350  inst.: 3261213 (ipc=51.4) sim_rate=120785 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:56:57 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 44350  inst.: 3278260 (ipc=47.6) sim_rate=117080 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: cycles simulated: 45350  inst.: 3294571 (ipc=44.4) sim_rate=113605 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 46850  inst.: 3318740 (ipc=40.8) sim_rate=110624 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 47850  inst.: 3334391 (ipc=38.7) sim_rate=107561 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 49350  inst.: 3358957 (ipc=36.3) sim_rate=104967 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:57:02 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 50350  inst.: 3374798 (ipc=35.0) sim_rate=102266 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: cycles simulated: 51350  inst.: 3391812 (ipc=33.9) sim_rate=99759 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: cycles simulated: 52850  inst.: 3417018 (ipc=32.4) sim_rate=97629 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 53850  inst.: 3434174 (ipc=31.6) sim_rate=95393 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: cycles simulated: 55350  inst.: 3458462 (ipc=30.4) sim_rate=93471 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:57:07 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(8,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 56350  inst.: 3474405 (ipc=29.7) sim_rate=91431 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 57350  inst.: 3489998 (ipc=29.1) sim_rate=89487 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: cycles simulated: 58850  inst.: 3513157 (ipc=28.2) sim_rate=87828 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: cycles simulated: 59850  inst.: 3527648 (ipc=27.7) sim_rate=86040 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 61350  inst.: 3552016 (ipc=27.0) sim_rate=84571 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:57:12 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 62350  inst.: 3567044 (ipc=26.6) sim_rate=82954 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: cycles simulated: 63350  inst.: 3582322 (ipc=26.2) sim_rate=81416 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 64850  inst.: 3606862 (ipc=25.7) sim_rate=80152 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 65850  inst.: 3622466 (ipc=25.3) sim_rate=78749 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: cycles simulated: 66850  inst.: 3637654 (ipc=25.0) sim_rate=77396 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:57:17 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(23,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 68350  inst.: 3658703 (ipc=24.5) sim_rate=76222 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 69850  inst.: 3683111 (ipc=24.1) sim_rate=75165 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 70850  inst.: 3699191 (ipc=23.9) sim_rate=73983 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 72350  inst.: 3724451 (ipc=23.6) sim_rate=73028 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: cycles simulated: 73350  inst.: 3739898 (ipc=23.4) sim_rate=71921 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:57:22 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(43,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 74850  inst.: 3764326 (ipc=23.1) sim_rate=71025 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: cycles simulated: 76350  inst.: 3787607 (ipc=22.9) sim_rate=70140 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 77350  inst.: 3804635 (ipc=22.7) sim_rate=69175 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 78850  inst.: 3829233 (ipc=22.5) sim_rate=68379 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44389,35350), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(44390,35350)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(45,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 80350  inst.: 3856622 (ipc=22.4) sim_rate=67660 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45412,35350), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45413,35350)
GPGPU-Sim uArch: cycles simulated: 81350  inst.: 3876712 (ipc=22.3) sim_rate=66839 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46622,35350), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46623,35350)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47094,35350), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47095,35350)
GPGPU-Sim uArch: cycles simulated: 82850  inst.: 3910966 (ipc=22.3) sim_rate=66287 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48108,35350), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48109,35350)
GPGPU-Sim uArch: cycles simulated: 83850  inst.: 3934002 (ipc=22.3) sim_rate=65566 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:57:30 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(35,0,0) tid=(320,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48853,35350), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48854,35350)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49649,35350), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49650,35350)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49926,35350), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49927,35350)
GPGPU-Sim uArch: cycles simulated: 85350  inst.: 3973454 (ipc=22.5) sim_rate=65138 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50209,35350), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50210,35350)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50509,35350), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50510,35350)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50771,35350), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50772,35350)
GPGPU-Sim uArch: cycles simulated: 86350  inst.: 4008003 (ipc=22.7) sim_rate=64645 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51055,35350), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51056,35350)
GPGPU-Sim uArch: cycles simulated: 87350  inst.: 4030713 (ipc=22.7) sim_rate=63979 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:57:33 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(23,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52293,35350), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52294,35350)
GPGPU-Sim uArch: cycles simulated: 88850  inst.: 4060186 (ipc=22.6) sim_rate=63440 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: cycles simulated: 89850  inst.: 4076966 (ipc=22.5) sim_rate=62722 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 91350  inst.: 4105917 (ipc=22.4) sim_rate=62210 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56121,35350), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56122,35350)
GPGPU-Sim uArch: cycles simulated: 92350  inst.: 4128263 (ipc=22.4) sim_rate=61615 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:57:37 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(43,0,0) tid=(302,0,0)
GPGPU-Sim uArch: cycles simulated: 93850  inst.: 4153058 (ipc=22.3) sim_rate=61074 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59380,35350), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(59381,35350)
GPGPU-Sim uArch: cycles simulated: 94850  inst.: 4172372 (ipc=22.2) sim_rate=60469 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 96350  inst.: 4204365 (ipc=22.2) sim_rate=60062 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 97350  inst.: 4222782 (ipc=22.1) sim_rate=59475 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:57:41 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(57,0,0) tid=(507,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62506,35350), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62507,35350)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63496,35350), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63497,35350)
GPGPU-Sim uArch: cycles simulated: 98850  inst.: 4253689 (ipc=22.1) sim_rate=59079 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: cycles simulated: 99850  inst.: 4274241 (ipc=22.1) sim_rate=58551 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65256,35350), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(65257,35350)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65908,35350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 101350  inst.: 4305782 (ipc=22.1) sim_rate=58186 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:57:44 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(40,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 102350  inst.: 4322534 (ipc=22.0) sim_rate=57633 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 103850  inst.: 4348216 (ipc=21.9) sim_rate=57213 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (69620,35350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 105350  inst.: 4374040 (ipc=21.8) sim_rate=56805 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70023,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70910,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71492,35350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 106850  inst.: 4397123 (ipc=21.6) sim_rate=56373 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71801,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72345,35350), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(41,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 108350  inst.: 4423129 (ipc=21.5) sim_rate=55988 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 109350  inst.: 4442515 (ipc=21.5) sim_rate=55531 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (74469,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (75211,35350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 110850  inst.: 4470571 (ipc=21.5) sim_rate=55192 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75981,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (76076,35350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 112350  inst.: 4498308 (ipc=21.4) sim_rate=54857 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (77061,35350), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(50,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (78224,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (78329,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (78405,35350), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 113850  inst.: 4530012 (ipc=21.4) sim_rate=54578 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79189,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79428,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (79689,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (80203,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (80329,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 115850  inst.: 4569760 (ipc=21.4) sim_rate=54401 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (80836,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81782,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (81897,35350), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 117350  inst.: 4596423 (ipc=21.3) sim_rate=54075 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (82597,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (82766,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (82806,35350), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(53,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (83236,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83284,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (83310,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83794,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (84266,35350), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (84304,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (84365,35350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 120350  inst.: 4636724 (ipc=21.0) sim_rate=53915 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (85065,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (85494,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (86915,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (87257,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (87754,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87974,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (88319,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (88368,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 123850  inst.: 4669391 (ipc=20.6) sim_rate=53671 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (88894,35350), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (89090,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (90580,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (90944,35350), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 90945
gpu_sim_insn = 1823993
gpu_ipc =      20.0560
gpu_tot_sim_cycle = 126295
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      37.0092
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 205174
gpu_stall_icnt2sh    = 545869
gpu_total_sim_rate=53724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356543
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 23124, Miss = 12437, Miss_rate = 0.538, Pending_hits = 838, Reservation_fails = 62944
	L1D_cache_core[1]: Access = 20523, Miss = 10940, Miss_rate = 0.533, Pending_hits = 709, Reservation_fails = 56232
	L1D_cache_core[2]: Access = 21061, Miss = 11723, Miss_rate = 0.557, Pending_hits = 899, Reservation_fails = 61194
	L1D_cache_core[3]: Access = 24539, Miss = 13613, Miss_rate = 0.555, Pending_hits = 984, Reservation_fails = 63877
	L1D_cache_core[4]: Access = 19719, Miss = 10931, Miss_rate = 0.554, Pending_hits = 755, Reservation_fails = 59669
	L1D_cache_core[5]: Access = 21709, Miss = 11869, Miss_rate = 0.547, Pending_hits = 897, Reservation_fails = 60871
	L1D_cache_core[6]: Access = 24384, Miss = 13570, Miss_rate = 0.557, Pending_hits = 1015, Reservation_fails = 62625
	L1D_cache_core[7]: Access = 20689, Miss = 11386, Miss_rate = 0.550, Pending_hits = 782, Reservation_fails = 60051
	L1D_cache_core[8]: Access = 21867, Miss = 12202, Miss_rate = 0.558, Pending_hits = 820, Reservation_fails = 63693
	L1D_cache_core[9]: Access = 20259, Miss = 11044, Miss_rate = 0.545, Pending_hits = 771, Reservation_fails = 57642
	L1D_cache_core[10]: Access = 20635, Miss = 11445, Miss_rate = 0.555, Pending_hits = 777, Reservation_fails = 60297
	L1D_cache_core[11]: Access = 21317, Miss = 11556, Miss_rate = 0.542, Pending_hits = 762, Reservation_fails = 59503
	L1D_cache_core[12]: Access = 19533, Miss = 10730, Miss_rate = 0.549, Pending_hits = 704, Reservation_fails = 58763
	L1D_cache_core[13]: Access = 22299, Miss = 12557, Miss_rate = 0.563, Pending_hits = 842, Reservation_fails = 63381
	L1D_cache_core[14]: Access = 22681, Miss = 12510, Miss_rate = 0.552, Pending_hits = 823, Reservation_fails = 61863
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 178513
	L1D_total_cache_miss_rate = 0.5504
	L1D_total_cache_pending_hits = 12378
	L1D_total_cache_reservation_fails = 912605
	L1D_cache_data_port_util = 0.082
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 475790
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436815
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1569, 1513, 1962, 1085, 1543, 1124, 1055, 1150, 1595, 1580, 1986, 1150, 1077, 1554, 1580, 1580, 621, 595, 1092, 591, 619, 1027, 1064, 595, 621, 1040, 1092, 621, 621, 621, 621, 554, 649, 636, 576, 1068, 649, 623, 606, 1042, 629, 1072, 1061, 603, 1087, 1061, 603, 629, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1086404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66521
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1082993
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1843351	W0_Idle:239614	W0_Scoreboard:527512	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 532168 {8:66521,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9046856 {136:66521,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 235 
maxdqlatency = 0 
maxmflatency = 943 
averagemflatency = 331 
max_icnt2mem_latency = 650 
max_icnt2sh_latency = 126294 
mrq_lat_table:7882 	299 	326 	520 	744 	289 	128 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40595 	131904 	8371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18213 	6069 	12854 	75091 	47379 	21345 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6411 	27028 	31043 	2040 	14 	0 	0 	1 	6 	22 	465 	10106 	35139 	68595 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         9        14        14        32        32        27        21        48        26        25        50         8        12        19         7 
dram[1]:         5         6        14        14        31        31        31        32        46        28        32        22         7         8         8         5 
dram[2]:         5         8        14        14        31        29        32        25        44        55        51        29         9        11        12        15 
dram[3]:         6         6        14        16        34        29        25        23        45        54        54        46        10         6         5         8 
dram[4]:         5         4        14        16        33        28        25        28        41        56        54        49         8         7        15        12 
dram[5]:         8         5        14        16        33        28        31        30        46        36        40        42        11         5         9         7 
maximum service time to same row:
dram[0]:     15309     13362      7169      7626      7495     16574     16479     14088      9915     10940      9808     14742      9289     10313     16370     11943 
dram[1]:     11478     12238     14000     10841     10063     11470     11709     19656     18487     11297     16842      9355      9497     11935      9425     10823 
dram[2]:     22145     15360     12225     11866      8317     11171     12018     12497     10339      9927      8906     16828     12367     10414     12028     15979 
dram[3]:     14847     16998     11183     14418      9441     11553     16805     15824     13112      6622     13628     12951      8825     19188     21597      8472 
dram[4]:     20426     13280      8060     11898     12224      4291     17094     14528     11116      8519      5994     12010     17819     10082      8733     15341 
dram[5]:     18487     19154     17797      7221     16677     16703     27965     19650     11782     10946     10163      9815     18469     18347      9015     26510 
average row accesses per activate:
dram[0]:  1.666667  2.290323  2.136364  1.960000  2.382979  2.400000  2.796296  3.268293  4.709677  5.000000  3.105263  3.255319  2.195122  2.250000  2.046512  1.888889 
dram[1]:  1.842105  1.685714  1.837209  2.263158  2.500000  2.263158  3.069767  4.275862  3.145833  3.160000  3.488372  2.709091  1.914894  2.023256  1.875000  1.653846 
dram[2]:  1.709677  1.928571  1.829787  2.045455  2.578947  2.870968  3.542857  3.289474  3.729730  4.363636  2.859649  3.581395  1.977778  2.069767  2.000000  2.482759 
dram[3]:  1.633333  1.968750  1.930233  2.095238  2.454545  2.488889  3.333333  3.256410  3.325000  2.850000  3.217391  2.956522  2.317073  1.930233  1.843137  1.972222 
dram[4]:  1.600000  1.763158  1.786885  1.914894  2.694444  2.545455  3.113636  4.166667  3.820513  3.731707  3.100000  3.700000  2.409091  1.836735  2.023809  2.264706 
dram[5]:  2.148148  1.805556  1.870370  1.900000  2.702703  2.285714  3.526316  3.200000  3.380952  3.000000  2.909091  2.890909  2.162162  1.906977  2.100000  2.392857 
average row locality = 10267/4005 = 2.563545
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        71        73        80       103       102       133       115       109        91       130       118        86        83        88        85 
dram[1]:        70        59        67        72        94        81       111       108       117       121       118       115        86        83        75        86 
dram[2]:        53        54        72        79        93        86       106       108       102       109       125       113        84        83        74        72 
dram[3]:        49        63        72        72       101       109       114       109       100       132       111       102        90        81        94        71 
dram[4]:        64        67        90        74        91       107       119       104       112       117       114       112       100        86        85        77 
dram[5]:        58        65        87        79        95        92       109       111       108       129       124       118        76        80        84        67 
total reads: 8869
bank skew: 133/49 = 2.71
chip skew: 1522/1413 = 1.08
number of total write accesses:
dram[0]:         0         0        21        18         9         6        18        19        37        34        47        35         4         7         0         0 
dram[1]:         0         0        12        14         1         5        21        16        34        37        32        34         4         4         0         0 
dram[2]:         0         0        14        11         5         3        18        17        36        35        38        41         5         6         0         0 
dram[3]:         0         0        11        16         7         3        16        18        33        39        37        34         5         2         0         0 
dram[4]:         0         0        19        16         6         5        18        21        37        36        41        36         6         4         0         0 
dram[5]:         0         0        14        16         5         4        25        17        34        36        36        41         4         2         0         0 
total reads: 1398
min_bank_accesses = 0!
chip skew: 255/214 = 1.19
average mf latency per bank:
dram[0]:       1351      1201      1400      1255     15358     16428      7655      7586      5261      5340      4366      4569      2334      1923      1391      1318
dram[1]:       1237      1351      1365      1410     18724     21557      8984      9404      5582      5305      4951      5213      2240      2196      1446      1358
dram[2]:       1318      1233      1403      1455     19320     19517      8858      8382      5431      5006      4671      4548      2057      6165      1490      1255
dram[3]:       1137      1250      1405      1422     17222     16218      8594      8028      5660      4375      4978      5087      1947      1774      1245      1365
dram[4]:       1391      1282      1368      1438     18919     16335      8004      8891      4848      4988      4669      5257      1864      1892      1218      1297
dram[5]:       1968      1206      1527      1406     21252     19116      9382      8510      5956      4772      5409      4637      2683      1925      1587      1080
maximum mf latency per bank:
dram[0]:        738       653       722       685       706       725       812       692       678       663       943       648       759       722       714       706
dram[1]:        729       679       750       758       736       695       764       763       773       743       697       702       733       720       711       756
dram[2]:        697       669       655       690       718       729       669       754       663       715       883       650       806       756       743       727
dram[3]:        694       665       747       736       692       720       717       707       700       766       795       662       734       712       780       662
dram[4]:        780       794       919       742       761       770       778       757       818       780       801       863       777       756       874       687
dram[5]:        737       715       880       699       751       727       740       750       730       698       783       786       701       752       849       734

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166705 n_nop=162026 n_act=674 n_pre=658 n_req=1777 n_rd=3044 n_write=303 bw_util=0.04015
n_activity=32262 dram_eff=0.2075
bk0: 110a 165505i bk1: 142a 165511i bk2: 146a 164900i bk3: 160a 164556i bk4: 206a 164659i bk5: 204a 164800i bk6: 266a 164039i bk7: 230a 164104i bk8: 218a 164710i bk9: 182a 165084i bk10: 260a 163688i bk11: 236a 163825i bk12: 172a 164971i bk13: 166a 164986i bk14: 176a 165156i bk15: 170a 164976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0969257
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166705 n_nop=162190 n_act=680 n_pre=664 n_req=1677 n_rd=2926 n_write=245 bw_util=0.03804
n_activity=32769 dram_eff=0.1935
bk0: 140a 165345i bk1: 118a 165458i bk2: 134a 165068i bk3: 144a 165092i bk4: 188a 165161i bk5: 162a 165067i bk6: 222a 164580i bk7: 216a 164876i bk8: 234a 164449i bk9: 242a 164256i bk10: 236a 164522i bk11: 230a 164020i bk12: 172a 164963i bk13: 166a 165067i bk14: 150a 165258i bk15: 172a 164916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0575328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166705 n_nop=162406 n_act=616 n_pre=600 n_req=1642 n_rd=2826 n_write=257 bw_util=0.03699
n_activity=29842 dram_eff=0.2066
bk0: 106a 165570i bk1: 108a 165709i bk2: 144a 164986i bk3: 158a 164878i bk4: 186a 164978i bk5: 172a 165146i bk6: 212a 164692i bk7: 216a 164376i bk8: 204a 164633i bk9: 218a 164623i bk10: 250a 163760i bk11: 226a 163995i bk12: 168a 164883i bk13: 166a 164898i bk14: 148a 165043i bk15: 144a 165350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166705 n_nop=162170 n_act=677 n_pre=661 n_req=1691 n_rd=2940 n_write=257 bw_util=0.03836
n_activity=32617 dram_eff=0.196
bk0: 98a 165679i bk1: 126a 165513i bk2: 144a 165075i bk3: 144a 164962i bk4: 202a 164903i bk5: 218a 164772i bk6: 228a 164780i bk7: 218a 164747i bk8: 200a 164565i bk9: 264a 163878i bk10: 222a 164411i bk11: 204a 164422i bk12: 180a 165064i bk13: 162a 165164i bk14: 188a 164858i bk15: 142a 165420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0542575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166705 n_nop=162040 n_act=679 n_pre=663 n_req=1764 n_rd=3038 n_write=285 bw_util=0.03987
n_activity=32079 dram_eff=0.2072
bk0: 128a 165145i bk1: 134a 165240i bk2: 180a 164086i bk3: 148a 164559i bk4: 182a 164890i bk5: 214a 164402i bk6: 238a 164123i bk7: 208a 164619i bk8: 224a 164539i bk9: 234a 164328i bk10: 228a 163909i bk11: 224a 164063i bk12: 200a 164605i bk13: 172a 164650i bk14: 170a 164890i bk15: 154a 165336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12011
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=166705 n_nop=162128 n_act=679 n_pre=663 n_req=1716 n_rd=2964 n_write=271 bw_util=0.03881
n_activity=33273 dram_eff=0.1945
bk0: 116a 165739i bk1: 130a 165486i bk2: 174a 164733i bk3: 158a 164838i bk4: 190a 165171i bk5: 184a 165009i bk6: 218a 164818i bk7: 222a 164675i bk8: 216a 164585i bk9: 258a 164172i bk10: 248a 164037i bk11: 236a 163929i bk12: 152a 165312i bk13: 160a 165143i bk14: 168a 165279i bk15: 134a 165632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0404787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14790, Miss = 777, Miss_rate = 0.053, Pending_hits = 15, Reservation_fails = 360
L2_cache_bank[1]: Access = 14792, Miss = 745, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 136
L2_cache_bank[2]: Access = 15113, Miss = 738, Miss_rate = 0.049, Pending_hits = 7, Reservation_fails = 114
L2_cache_bank[3]: Access = 15221, Miss = 725, Miss_rate = 0.048, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 15203, Miss = 709, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 179
L2_cache_bank[5]: Access = 15791, Miss = 704, Miss_rate = 0.045, Pending_hits = 14, Reservation_fails = 337
L2_cache_bank[6]: Access = 15125, Miss = 731, Miss_rate = 0.048, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 14645, Miss = 739, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 14952, Miss = 775, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 250
L2_cache_bank[9]: Access = 14908, Miss = 744, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 196
L2_cache_bank[10]: Access = 15623, Miss = 741, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 14797, Miss = 741, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 180960
L2_total_cache_misses = 8869
L2_total_cache_miss_rate = 0.0490
L2_total_cache_pending_hits = 127
L2_total_cache_reservation_fails = 1572
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 952
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=447434
icnt_total_pkts_simt_to_mem=295401
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.7875
	minimum = 6
	maximum = 414
Network latency average = 31.1902
	minimum = 6
	maximum = 378
Slowest packet = 42713
Flit latency average = 26.3315
	minimum = 6
	maximum = 378
Slowest flit = 161390
Fragmentation average = 0.095382
	minimum = 0
	maximum = 287
Injected packet rate average = 0.132722
	minimum = 0.106911 (at node 1)
	maximum = 0.156831 (at node 25)
Accepted packet rate average = 0.132722
	minimum = 0.106911 (at node 1)
	maximum = 0.156831 (at node 25)
Injected flit rate average = 0.274527
	minimum = 0.174457 (at node 1)
	maximum = 0.396624 (at node 25)
Accepted flit rate average= 0.274527
	minimum = 0.23446 (at node 20)
	maximum = 0.3566 (at node 6)
Injected packet length average = 2.06844
Accepted packet length average = 2.06844
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.7033 (7 samples)
	minimum = 6 (7 samples)
	maximum = 164.143 (7 samples)
Network latency average = 16.8721 (7 samples)
	minimum = 6 (7 samples)
	maximum = 125 (7 samples)
Flit latency average = 16.33 (7 samples)
	minimum = 6 (7 samples)
	maximum = 123.571 (7 samples)
Fragmentation average = 0.013626 (7 samples)
	minimum = 0 (7 samples)
	maximum = 41 (7 samples)
Injected packet rate average = 0.051217 (7 samples)
	minimum = 0.0354002 (7 samples)
	maximum = 0.1135 (7 samples)
Accepted packet rate average = 0.051217 (7 samples)
	minimum = 0.0354002 (7 samples)
	maximum = 0.1135 (7 samples)
Injected flit rate average = 0.100234 (7 samples)
	minimum = 0.0585487 (7 samples)
	maximum = 0.196928 (7 samples)
Accepted flit rate average = 0.100234 (7 samples)
	minimum = 0.0702738 (7 samples)
	maximum = 0.236703 (7 samples)
Injected packet size average = 1.95705 (7 samples)
Accepted packet size average = 1.95705 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 27 sec (87 sec)
gpgpu_simulation_rate = 53724 (inst/sec)
gpgpu_simulation_rate = 1451 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,126295)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,126295)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,126295)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,126295)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(42,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(37,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(38,0,0) tid=(414,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(26,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 126795  inst.: 5012156 (ipc=676.2) sim_rate=56956 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 127295  inst.: 5061000 (ipc=386.9) sim_rate=56865 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:57:59 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(16,0,0) tid=(345,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1775,126295), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1776,126295)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1883,126295), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1884,126295)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1928,126295), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1929,126295)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1967,126295), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1968,126295)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1971,126295), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1972,126295)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2039,126295), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2040,126295)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2042,126295), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2043,126295)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(48,0,0) tid=(452,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2067,126295), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2068,126295)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2084,126295), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2085,126295)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2088,126295), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2089,126295)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2165,126295), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2166,126295)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2171,126295), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2172,126295)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2309,126295), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2310,126295)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2323,126295), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2324,126295)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2336,126295), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2337,126295)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2369,126295), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2370,126295)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2379,126295), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2380,126295)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2475,126295), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2476,126295)
GPGPU-Sim uArch: cycles simulated: 128795  inst.: 5248101 (ipc=229.6) sim_rate=58312 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:58:00 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(54,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2657,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2671,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2680,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2686,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2694,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2710,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2731,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2734,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2740,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2749,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2758,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2785,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3012,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3032,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3089,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3155,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3197,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3257,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3266,126295), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3281,126295), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(59,0,0) tid=(283,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3362,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3437,126295), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 129795  inst.: 5362134 (ipc=196.6) sim_rate=58924 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3565,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3778,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3784,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3793,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3796,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3844,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3943,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3960,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3970,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4003,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4012,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4060,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4076,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4084,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4105,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4123,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4129,126295), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4230,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4249,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4257,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4264,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4282,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4382,126295), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4383
gpu_sim_insn = 731316
gpu_ipc =     166.8528
gpu_tot_sim_cycle = 130678
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      41.3642
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 205174
gpu_stall_icnt2sh    = 546187
gpu_total_sim_rate=59399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370583
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 23444, Miss = 12682, Miss_rate = 0.541, Pending_hits = 882, Reservation_fails = 65772
	L1D_cache_core[1]: Access = 20883, Miss = 11221, Miss_rate = 0.537, Pending_hits = 763, Reservation_fails = 58868
	L1D_cache_core[2]: Access = 21381, Miss = 11970, Miss_rate = 0.560, Pending_hits = 942, Reservation_fails = 63545
	L1D_cache_core[3]: Access = 24779, Miss = 13799, Miss_rate = 0.557, Pending_hits = 1020, Reservation_fails = 66552
	L1D_cache_core[4]: Access = 20119, Miss = 11239, Miss_rate = 0.559, Pending_hits = 815, Reservation_fails = 62468
	L1D_cache_core[5]: Access = 22029, Miss = 12113, Miss_rate = 0.550, Pending_hits = 941, Reservation_fails = 63302
	L1D_cache_core[6]: Access = 24704, Miss = 13818, Miss_rate = 0.559, Pending_hits = 1059, Reservation_fails = 65569
	L1D_cache_core[7]: Access = 21089, Miss = 11693, Miss_rate = 0.554, Pending_hits = 836, Reservation_fails = 62921
	L1D_cache_core[8]: Access = 22187, Miss = 12448, Miss_rate = 0.561, Pending_hits = 865, Reservation_fails = 66085
	L1D_cache_core[9]: Access = 20579, Miss = 11288, Miss_rate = 0.549, Pending_hits = 815, Reservation_fails = 60508
	L1D_cache_core[10]: Access = 21035, Miss = 11750, Miss_rate = 0.559, Pending_hits = 833, Reservation_fails = 62769
	L1D_cache_core[11]: Access = 21637, Miss = 11801, Miss_rate = 0.545, Pending_hits = 806, Reservation_fails = 62027
	L1D_cache_core[12]: Access = 19773, Miss = 10914, Miss_rate = 0.552, Pending_hits = 740, Reservation_fails = 61267
	L1D_cache_core[13]: Access = 22699, Miss = 12860, Miss_rate = 0.567, Pending_hits = 899, Reservation_fails = 66006
	L1D_cache_core[14]: Access = 23001, Miss = 12755, Miss_rate = 0.555, Pending_hits = 869, Reservation_fails = 64213
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 182351
	L1D_total_cache_miss_rate = 0.5537
	L1D_total_cache_pending_hits = 13085
	L1D_total_cache_reservation_fails = 951872
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 478621
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 473251
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1625, 1569, 2018, 1141, 1599, 1180, 1111, 1206, 1651, 1636, 2042, 1206, 1133, 1610, 1636, 1636, 649, 623, 1120, 619, 647, 1055, 1092, 623, 649, 1068, 1120, 649, 649, 649, 649, 582, 677, 664, 604, 1096, 677, 651, 634, 1070, 657, 1100, 1089, 631, 1115, 1089, 631, 657, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1125671
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66810
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1122260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1908746	W0_Idle:258234	W0_Scoreboard:537621	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 534480 {8:66810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9086160 {136:66810,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 235 
maxdqlatency = 0 
maxmflatency = 943 
averagemflatency = 331 
max_icnt2mem_latency = 650 
max_icnt2sh_latency = 130677 
mrq_lat_table:8062 	305 	342 	570 	795 	362 	148 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41362 	135336 	8461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18574 	6196 	12957 	75421 	49737 	22355 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6537 	27183 	31051 	2040 	14 	0 	0 	1 	6 	22 	465 	10106 	35139 	72595 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         9        14        14        32        32        27        21        48        26        25        50         8        12        19         7 
dram[1]:         5         6        14        14        31        31        31        32        46        28        32        22         7         8         8         5 
dram[2]:         5         8        14        14        31        29        32        25        44        55        51        29         9        11        12        15 
dram[3]:         6         6        14        16        34        29        25        23        45        54        54        46        10         6         5         8 
dram[4]:         5         4        14        16        33        28        25        28        41        56        54        49         8         7        15        12 
dram[5]:         8         5        14        16        33        28        31        30        46        36        40        42        11         5         9         7 
maximum service time to same row:
dram[0]:     15309     13362      7169      7626      7495     16574     16479     14088      9915     10940      9808     14742      9289     10313     16370     11943 
dram[1]:     11478     12238     14000     10841     10063     11470     11709     19656     18487     11297     16842      9355      9497     11935      9425     10823 
dram[2]:     22145     15360     12225     11866      8317     11171     12018     12497     10339      9927      8906     16828     12367     10414     12028     15979 
dram[3]:     14847     16998     11183     14418      9441     11553     16805     15824     13112      6622     13628     12951      8825     19188     21597      8472 
dram[4]:     20426     13280      8060     11898     12224      4291     17094     14528     11116      8519      5994     12010     17819     10082      8733     15341 
dram[5]:     18487     19154     17797      7221     16677     16703     27965     19650     11782     10946     10163      9815     18469     18347      9015     26510 
average row accesses per activate:
dram[0]:  1.666667  2.290323  2.777778  2.440000  2.382979  2.400000  2.796296  3.268293  4.709677  5.000000  3.105263  3.255319  2.195122  2.250000  2.046512  1.888889 
dram[1]:  1.842105  1.685714  2.883721  3.236842  2.500000  2.342105  3.069767  4.275862  3.145833  3.160000  3.488372  2.709091  1.914894  2.023256  1.875000  1.653846 
dram[2]:  1.709677  1.928571  2.404255  2.477273  2.578947  2.870968  3.542857  3.289474  3.729730  4.363636  2.859649  3.581395  1.977778  2.069767  2.000000  2.482759 
dram[3]:  1.633333  1.968750  2.744186  3.285714  2.454545  2.488889  3.333333  3.256410  3.325000  2.850000  3.217391  2.956522  2.317073  1.930233  1.843137  1.972222 
dram[4]:  1.600000  1.763158  2.096774  2.553191  2.694444  2.545455  3.113636  4.166667  3.820513  3.731707  3.100000  3.700000  2.409091  1.836735  2.023809  2.264706 
dram[5]:  2.148148  1.805556  2.400000  2.760000  2.702703  2.285714  3.526316  3.200000  3.380952  3.000000  2.909091  2.890909  2.162162  1.906977  2.100000  2.392857 
average row locality = 10663/4008 = 2.660429
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        71        83        88       103       102       133       115       109        91       130       118        86        83        88        85 
dram[1]:        70        59        79        82        94        82       111       108       117       121       118       115        86        83        75        86 
dram[2]:        53        54        81        85        93        86       106       108       102       109       125       113        84        83        74        72 
dram[3]:        49        63        83        86       101       109       114       109       100       132       111       102        90        81        94        71 
dram[4]:        64        67        98        84        91       107       119       104       112       117       114       112       100        86        85        77 
dram[5]:        58        65        96        91        95        92       109       111       108       129       124       118        76        80        84        67 
total reads: 8989
bank skew: 133/49 = 2.71
chip skew: 1540/1428 = 1.08
number of total write accesses:
dram[0]:         0         0        42        34         9         6        18        19        37        34        47        35         4         7         0         0 
dram[1]:         0         0        45        41         1         7        21        16        34        37        32        34         4         4         0         0 
dram[2]:         0         0        32        24         5         3        18        17        36        35        38        41         5         6         0         0 
dram[3]:         0         0        35        52         7         3        16        18        33        39        37        34         5         2         0         0 
dram[4]:         0         0        32        36         6         5        18        21        37        36        41        36         6         4         0         0 
dram[5]:         0         0        36        47         5         4        25        17        34        36        36        41         4         2         0         0 
total reads: 1674
min_bank_accesses = 0!
chip skew: 292/260 = 1.12
average mf latency per bank:
dram[0]:       1351      1201      1206      1156     15773     16830      7778      7768      5261      5340      4366      4569      2334      1923      1391      1318
dram[1]:       1237      1351      1033      1147     19249     21329      9166      9568      5582      5305      4951      5213      2240      2196      1446      1358
dram[2]:       1318      1233      1234      1403     19811     20129      9042      8564      5431      5006      4671      4548      2057      9951      1490      1255
dram[3]:       1137      1250      1188      1097     17719     16635      8729      8175      5660      4375      4978      5087      1947      1774      1245      1365
dram[4]:       1391      1282      1335      1286     19371     16711      8139      9040      4848      4988      4669      5257      1864      1892      1218      1297
dram[5]:       1968      1206      1322      1120     21698     19566      9531      8659      5956      4772      5409      4637      2683      1925      1587      1080
maximum mf latency per bank:
dram[0]:        738       653       722       685       706       725       812       692       678       663       943       648       759       722       714       706
dram[1]:        729       679       750       758       736       695       764       763       773       743       697       702       733       720       711       756
dram[2]:        697       669       655       690       718       729       669       754       663       715       883       650       806       756       743       727
dram[3]:        694       665       747       736       692       720       717       707       700       766       795       662       734       712       780       662
dram[4]:        780       794       919       742       761       770       778       757       818       780       801       863       777       756       874       687
dram[5]:        737       715       880       699       751       727       740       750       730       698       783       786       701       752       849       734

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172490 n_nop=167736 n_act=675 n_pre=659 n_req=1832 n_rd=3080 n_write=340 bw_util=0.03965
n_activity=32823 dram_eff=0.2084
bk0: 110a 171290i bk1: 142a 171297i bk2: 166a 170421i bk3: 176a 170119i bk4: 206a 170443i bk5: 204a 170585i bk6: 266a 169824i bk7: 230a 169889i bk8: 218a 170495i bk9: 182a 170869i bk10: 260a 169473i bk11: 236a 169610i bk12: 172a 170756i bk13: 166a 170771i bk14: 176a 170941i bk15: 170a 170761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0979709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172490 n_nop=167867 n_act=680 n_pre=664 n_req=1762 n_rd=2972 n_write=307 bw_util=0.03802
n_activity=33526 dram_eff=0.1956
bk0: 140a 171130i bk1: 118a 171243i bk2: 158a 170444i bk3: 164a 170517i bk4: 188a 170946i bk5: 164a 170825i bk6: 222a 170365i bk7: 216a 170661i bk8: 234a 170234i bk9: 242a 170041i bk10: 236a 170307i bk11: 230a 169805i bk12: 172a 170748i bk13: 166a 170852i bk14: 150a 171043i bk15: 172a 170701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.071436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172490 n_nop=168130 n_act=616 n_pre=600 n_req=1688 n_rd=2856 n_write=288 bw_util=0.03645
n_activity=30303 dram_eff=0.2075
bk0: 106a 171355i bk1: 108a 171494i bk2: 162a 170531i bk3: 170a 170508i bk4: 186a 170763i bk5: 172a 170931i bk6: 212a 170477i bk7: 216a 170161i bk8: 204a 170418i bk9: 218a 170408i bk10: 250a 169545i bk11: 226a 169780i bk12: 168a 170668i bk13: 166a 170683i bk14: 148a 170828i bk15: 144a 171135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102783
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172490 n_nop=167845 n_act=677 n_pre=661 n_req=1776 n_rd=2990 n_write=317 bw_util=0.03834
n_activity=33370 dram_eff=0.1982
bk0: 98a 171464i bk1: 126a 171298i bk2: 166a 170524i bk3: 172a 170279i bk4: 202a 170688i bk5: 218a 170557i bk6: 228a 170565i bk7: 218a 170532i bk8: 200a 170350i bk9: 264a 169663i bk10: 222a 170196i bk11: 204a 170207i bk12: 180a 170849i bk13: 162a 170949i bk14: 188a 170643i bk15: 142a 171205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0650588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172490 n_nop=167754 n_act=680 n_pre=664 n_req=1815 n_rd=3074 n_write=318 bw_util=0.03933
n_activity=32620 dram_eff=0.208
bk0: 128a 170930i bk1: 134a 171027i bk2: 196a 169665i bk3: 168a 170109i bk4: 182a 170673i bk5: 214a 170187i bk6: 238a 169908i bk7: 208a 170404i bk8: 224a 170324i bk9: 234a 170113i bk10: 228a 169694i bk11: 224a 169848i bk12: 200a 170390i bk13: 172a 170435i bk14: 170a 170675i bk15: 154a 171121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172490 n_nop=167816 n_act=680 n_pre=664 n_req=1790 n_rd=3006 n_write=324 bw_util=0.03861
n_activity=34011 dram_eff=0.1958
bk0: 116a 171525i bk1: 130a 171272i bk2: 192a 170270i bk3: 182a 170285i bk4: 190a 170955i bk5: 184a 170793i bk6: 218a 170602i bk7: 222a 170459i bk8: 216a 170369i bk9: 258a 169956i bk10: 248a 169822i bk11: 236a 169714i bk12: 152a 171098i bk13: 160a 170929i bk14: 168a 171065i bk15: 134a 171418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0523277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15060, Miss = 787, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 360
L2_cache_bank[1]: Access = 15066, Miss = 753, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 136
L2_cache_bank[2]: Access = 15385, Miss = 750, Miss_rate = 0.049, Pending_hits = 28, Reservation_fails = 114
L2_cache_bank[3]: Access = 15493, Miss = 736, Miss_rate = 0.048, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[4]: Access = 15477, Miss = 718, Miss_rate = 0.046, Pending_hits = 25, Reservation_fails = 179
L2_cache_bank[5]: Access = 17060, Miss = 710, Miss_rate = 0.042, Pending_hits = 21, Reservation_fails = 337
L2_cache_bank[6]: Access = 15400, Miss = 742, Miss_rate = 0.048, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 14923, Miss = 753, Miss_rate = 0.050, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 15224, Miss = 783, Miss_rate = 0.051, Pending_hits = 18, Reservation_fails = 250
L2_cache_bank[9]: Access = 15187, Miss = 754, Miss_rate = 0.050, Pending_hits = 21, Reservation_fails = 196
L2_cache_bank[10]: Access = 15897, Miss = 750, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 15077, Miss = 753, Miss_rate = 0.050, Pending_hits = 32, Reservation_fails = 0
L2_total_cache_accesses = 185249
L2_total_cache_misses = 8989
L2_total_cache_miss_rate = 0.0485
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 1572
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 952
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.226
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=452879
icnt_total_pkts_simt_to_mem=303690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.1996
	minimum = 6
	maximum = 339
Network latency average = 28.8978
	minimum = 6
	maximum = 182
Slowest packet = 362398
Flit latency average = 33.5025
	minimum = 6
	maximum = 181
Slowest flit = 744140
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0724854
	minimum = 0.0465435 (at node 3)
	maximum = 0.289528 (at node 20)
Accepted packet rate average = 0.0724854
	minimum = 0.0465435 (at node 3)
	maximum = 0.289528 (at node 20)
Injected flit rate average = 0.116054
	minimum = 0.0816792 (at node 15)
	maximum = 0.308693 (at node 20)
Accepted flit rate average= 0.116054
	minimum = 0.0574949 (at node 3)
	maximum = 0.574264 (at node 20)
Injected packet length average = 1.60107
Accepted packet length average = 1.60107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.0154 (8 samples)
	minimum = 6 (8 samples)
	maximum = 186 (8 samples)
Network latency average = 18.3753 (8 samples)
	minimum = 6 (8 samples)
	maximum = 132.125 (8 samples)
Flit latency average = 18.4766 (8 samples)
	minimum = 6 (8 samples)
	maximum = 130.75 (8 samples)
Fragmentation average = 0.0119228 (8 samples)
	minimum = 0 (8 samples)
	maximum = 35.875 (8 samples)
Injected packet rate average = 0.0538755 (8 samples)
	minimum = 0.0367931 (8 samples)
	maximum = 0.135504 (8 samples)
Accepted packet rate average = 0.0538755 (8 samples)
	minimum = 0.0367931 (8 samples)
	maximum = 0.135504 (8 samples)
Injected flit rate average = 0.102212 (8 samples)
	minimum = 0.06144 (8 samples)
	maximum = 0.210898 (8 samples)
Accepted flit rate average = 0.102212 (8 samples)
	minimum = 0.0686764 (8 samples)
	maximum = 0.278899 (8 samples)
Injected packet size average = 1.89718 (8 samples)
Accepted packet size average = 1.89718 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 31 sec (91 sec)
gpgpu_simulation_rate = 59399 (inst/sec)
gpgpu_simulation_rate = 1436 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,130678)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,130678)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,130678)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,130678)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,0,0) tid=(315,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(14,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(44,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(17,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 131178  inst.: 5727314 (ipc=643.8) sim_rate=62253 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: cycles simulated: 131678  inst.: 5761925 (ipc=356.5) sim_rate=61956 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:58:03 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 132678  inst.: 5803137 (ipc=198.9) sim_rate=61735 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 134178  inst.: 5818562 (ipc=118.0) sim_rate=61248 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: cycles simulated: 135178  inst.: 5832715 (ipc=95.0) sim_rate=60757 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 136678  inst.: 5854975 (ipc=74.9) sim_rate=60360 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 138178  inst.: 5872720 (ipc=62.3) sim_rate=59925 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: cycles simulated: 139178  inst.: 5886028 (ipc=56.5) sim_rate=59454 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:58:09 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(12,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 140678  inst.: 5904941 (ipc=50.0) sim_rate=59049 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: cycles simulated: 141678  inst.: 5918209 (ipc=46.6) sim_rate=58596 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: cycles simulated: 143178  inst.: 5936967 (ipc=42.5) sim_rate=58205 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 144178  inst.: 5949966 (ipc=40.3) sim_rate=57766 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 145678  inst.: 5967821 (ipc=37.5) sim_rate=57382 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 146678  inst.: 5980631 (ipc=36.0) sim_rate=56958 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:58:15 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(11,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 148178  inst.: 6000602 (ipc=34.0) sim_rate=56609 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 149178  inst.: 6013836 (ipc=32.9) sim_rate=56204 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 150678  inst.: 6032686 (ipc=31.4) sim_rate=55858 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: cycles simulated: 151678  inst.: 6044753 (ipc=30.4) sim_rate=55456 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 153178  inst.: 6062088 (ipc=29.2) sim_rate=55109 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: cycles simulated: 154178  inst.: 6074623 (ipc=28.5) sim_rate=54726 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 155678  inst.: 6091312 (ipc=27.4) sim_rate=54386 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:58:22 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 156678  inst.: 6104700 (ipc=26.9) sim_rate=54023 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: cycles simulated: 158178  inst.: 6124143 (ipc=26.1) sim_rate=53720 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: cycles simulated: 159678  inst.: 6141578 (ipc=25.4) sim_rate=53405 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: cycles simulated: 160678  inst.: 6154210 (ipc=25.0) sim_rate=53053 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 162178  inst.: 6172889 (ipc=24.4) sim_rate=52759 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 163178  inst.: 6186305 (ipc=24.0) sim_rate=52426 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:58:28 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(455,0,0)
GPGPU-Sim uArch: cycles simulated: 164678  inst.: 6204803 (ipc=23.5) sim_rate=52141 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 165678  inst.: 6218049 (ipc=23.2) sim_rate=51817 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 167178  inst.: 6237342 (ipc=22.8) sim_rate=51548 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 168178  inst.: 6249975 (ipc=22.5) sim_rate=51229 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: cycles simulated: 169678  inst.: 6268555 (ipc=22.1) sim_rate=50963 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: cycles simulated: 170678  inst.: 6281670 (ipc=21.9) sim_rate=50658 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:58:34 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 172178  inst.: 6298675 (ipc=21.5) sim_rate=50389 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: cycles simulated: 173178  inst.: 6312918 (ipc=21.4) sim_rate=50102 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: cycles simulated: 174678  inst.: 6329518 (ipc=21.0) sim_rate=49838 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: cycles simulated: 175678  inst.: 6344160 (ipc=20.9) sim_rate=49563 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: cycles simulated: 177178  inst.: 6360674 (ipc=20.5) sim_rate=49307 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: cycles simulated: 178178  inst.: 6373746 (ipc=20.4) sim_rate=49028 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: cycles simulated: 179678  inst.: 6392358 (ipc=20.1) sim_rate=48796 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:58:41 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 181178  inst.: 6411073 (ipc=19.9) sim_rate=48568 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: cycles simulated: 182178  inst.: 6423990 (ipc=19.8) sim_rate=48300 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 183678  inst.: 6442793 (ipc=19.6) sim_rate=48080 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 184678  inst.: 6453537 (ipc=19.4) sim_rate=47803 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: cycles simulated: 186178  inst.: 6473316 (ipc=19.2) sim_rate=47597 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: cycles simulated: 187178  inst.: 6485947 (ipc=19.1) sim_rate=47342 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:58:47 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(23,0,0) tid=(321,0,0)
GPGPU-Sim uArch: cycles simulated: 188678  inst.: 6503984 (ipc=18.9) sim_rate=47130 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: cycles simulated: 189678  inst.: 6515308 (ipc=18.8) sim_rate=46872 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: cycles simulated: 191178  inst.: 6534685 (ipc=18.7) sim_rate=46676 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 192178  inst.: 6546635 (ipc=18.6) sim_rate=46430 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 193678  inst.: 6564196 (ipc=18.4) sim_rate=46226 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: cycles simulated: 195178  inst.: 6582387 (ipc=18.2) sim_rate=46030 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:58:53 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(20,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 196178  inst.: 6592728 (ipc=18.1) sim_rate=45782 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 197678  inst.: 6612739 (ipc=18.0) sim_rate=45605 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: cycles simulated: 198678  inst.: 6626993 (ipc=18.0) sim_rate=45390 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: cycles simulated: 200178  inst.: 6644575 (ipc=17.8) sim_rate=45201 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: cycles simulated: 201178  inst.: 6658941 (ipc=17.8) sim_rate=44992 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: cycles simulated: 202678  inst.: 6676850 (ipc=17.7) sim_rate=44811 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 203678  inst.: 6688901 (ipc=17.6) sim_rate=44592 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:59:00 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 205178  inst.: 6708867 (ipc=17.5) sim_rate=44429 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: cycles simulated: 206178  inst.: 6721862 (ipc=17.4) sim_rate=44222 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: cycles simulated: 207678  inst.: 6740616 (ipc=17.3) sim_rate=44056 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 208678  inst.: 6753635 (ipc=17.3) sim_rate=43854 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: cycles simulated: 210178  inst.: 6772731 (ipc=17.2) sim_rate=43695 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: cycles simulated: 211178  inst.: 6785804 (ipc=17.1) sim_rate=43498 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:59:06 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(16,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 212678  inst.: 6805377 (ipc=17.1) sim_rate=43346 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 213678  inst.: 6817873 (ipc=17.0) sim_rate=43151 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 215178  inst.: 6838575 (ipc=17.0) sim_rate=43009 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 216678  inst.: 6858213 (ipc=16.9) sim_rate=42863 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 217678  inst.: 6871537 (ipc=16.9) sim_rate=42680 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:59:11 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(16,0,0) tid=(351,0,0)
GPGPU-Sim uArch: cycles simulated: 219178  inst.: 6891667 (ipc=16.8) sim_rate=42541 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 220178  inst.: 6905533 (ipc=16.8) sim_rate=42365 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 221678  inst.: 6925313 (ipc=16.7) sim_rate=42227 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: cycles simulated: 223178  inst.: 6944780 (ipc=16.6) sim_rate=42089 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: cycles simulated: 224178  inst.: 6958563 (ipc=16.6) sim_rate=41919 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 225678  inst.: 6977332 (ipc=16.5) sim_rate=41780 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:59:17 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(10,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 227178  inst.: 6996573 (ipc=16.5) sim_rate=41646 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 228178  inst.: 7010242 (ipc=16.5) sim_rate=41480 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 229678  inst.: 7029948 (ipc=16.4) sim_rate=41352 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 230678  inst.: 7045009 (ipc=16.4) sim_rate=41198 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: cycles simulated: 232178  inst.: 7064484 (ipc=16.3) sim_rate=41072 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:59:22 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(19,0,0) tid=(266,0,0)
GPGPU-Sim uArch: cycles simulated: 233678  inst.: 7083334 (ipc=16.3) sim_rate=40944 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 234678  inst.: 7096951 (ipc=16.3) sim_rate=40787 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 236178  inst.: 7116918 (ipc=16.2) sim_rate=40668 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: cycles simulated: 237178  inst.: 7130774 (ipc=16.2) sim_rate=40515 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 238678  inst.: 7150231 (ipc=16.2) sim_rate=40396 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 239678  inst.: 7163329 (ipc=16.1) sim_rate=40243 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:59:28 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(25,0,0) tid=(329,0,0)
GPGPU-Sim uArch: cycles simulated: 241178  inst.: 7183129 (ipc=16.1) sim_rate=40129 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: cycles simulated: 242178  inst.: 7197569 (ipc=16.1) sim_rate=39986 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 243678  inst.: 7218353 (ipc=16.0) sim_rate=39880 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: cycles simulated: 244678  inst.: 7230284 (ipc=16.0) sim_rate=39726 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 246178  inst.: 7251284 (ipc=16.0) sim_rate=39624 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: cycles simulated: 247178  inst.: 7263722 (ipc=16.0) sim_rate=39476 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:59:34 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(17,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 248678  inst.: 7283556 (ipc=15.9) sim_rate=39370 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 249678  inst.: 7295757 (ipc=15.9) sim_rate=39224 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 251178  inst.: 7312506 (ipc=15.8) sim_rate=39104 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: cycles simulated: 252178  inst.: 7326337 (ipc=15.8) sim_rate=38969 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: cycles simulated: 253678  inst.: 7346090 (ipc=15.8) sim_rate=38868 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 254678  inst.: 7360043 (ipc=15.8) sim_rate=38737 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:59:40 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(17,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 256178  inst.: 7378303 (ipc=15.7) sim_rate=38629 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 257678  inst.: 7398741 (ipc=15.7) sim_rate=38535 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: cycles simulated: 258678  inst.: 7409908 (ipc=15.7) sim_rate=38393 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 260178  inst.: 7429678 (ipc=15.6) sim_rate=38297 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 261678  inst.: 7449216 (ipc=15.6) sim_rate=38201 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: cycles simulated: 262678  inst.: 7461494 (ipc=15.6) sim_rate=38068 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:59:46 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(36,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 264178  inst.: 7481344 (ipc=15.6) sim_rate=37976 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 265678  inst.: 7497068 (ipc=15.5) sim_rate=37863 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: cycles simulated: 267178  inst.: 7517413 (ipc=15.5) sim_rate=37775 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 268178  inst.: 7530083 (ipc=15.5) sim_rate=37650 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: cycles simulated: 269678  inst.: 7549858 (ipc=15.4) sim_rate=37561 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 271178  inst.: 7570673 (ipc=15.4) sim_rate=37478 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:59:52 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(6,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 272678  inst.: 7591014 (ipc=15.4) sim_rate=37394 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 273678  inst.: 7603697 (ipc=15.4) sim_rate=37273 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 275178  inst.: 7622308 (ipc=15.3) sim_rate=37181 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 276678  inst.: 7642275 (ipc=15.3) sim_rate=37098 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 278178  inst.: 7660427 (ipc=15.3) sim_rate=37006 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:59:57 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(11,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 279678  inst.: 7682018 (ipc=15.3) sim_rate=36932 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 280678  inst.: 7694488 (ipc=15.3) sim_rate=36815 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: cycles simulated: 282178  inst.: 7712459 (ipc=15.2) sim_rate=36725 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 283678  inst.: 7733097 (ipc=15.2) sim_rate=36649 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: cycles simulated: 285178  inst.: 7751156 (ipc=15.2) sim_rate=36562 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 17:00:02 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(21,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 286678  inst.: 7772589 (ipc=15.2) sim_rate=36491 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: cycles simulated: 288178  inst.: 7791801 (ipc=15.2) sim_rate=36410 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 289178  inst.: 7804348 (ipc=15.1) sim_rate=36299 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 290678  inst.: 7824114 (ipc=15.1) sim_rate=36222 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 292178  inst.: 7844133 (ipc=15.1) sim_rate=36148 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 293678  inst.: 7866372 (ipc=15.1) sim_rate=36084 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 17:00:08 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(36,0,0) tid=(453,0,0)
GPGPU-Sim uArch: cycles simulated: 295178  inst.: 7884750 (ipc=15.1) sim_rate=36003 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: cycles simulated: 296678  inst.: 7906287 (ipc=15.1) sim_rate=35937 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 298178  inst.: 7926087 (ipc=15.0) sim_rate=35864 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 299678  inst.: 7946927 (ipc=15.0) sim_rate=35796 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 17:00:12 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(35,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 301178  inst.: 7967104 (ipc=15.0) sim_rate=35726 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 302678  inst.: 7988063 (ipc=15.0) sim_rate=35660 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 304178  inst.: 8007773 (ipc=15.0) sim_rate=35590 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: cycles simulated: 305678  inst.: 8029109 (ipc=15.0) sim_rate=35527 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 17:00:16 2019
GPGPU-Sim uArch: cycles simulated: 307178  inst.: 8049243 (ipc=15.0) sim_rate=35459 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 17:00:17 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(24,0,0) tid=(371,0,0)
GPGPU-Sim uArch: cycles simulated: 308678  inst.: 8069720 (ipc=15.0) sim_rate=35393 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 310178  inst.: 8091498 (ipc=15.0) sim_rate=35334 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 311678  inst.: 8112508 (ipc=15.0) sim_rate=35271 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 17:00:20 2019
GPGPU-Sim uArch: cycles simulated: 313178  inst.: 8132890 (ipc=14.9) sim_rate=35207 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 314678  inst.: 8152929 (ipc=14.9) sim_rate=35141 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 17:00:22 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(25,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 316178  inst.: 8172276 (ipc=14.9) sim_rate=35074 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 17:00:23 2019
GPGPU-Sim uArch: cycles simulated: 317678  inst.: 8191577 (ipc=14.9) sim_rate=35006 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 319178  inst.: 8213019 (ipc=14.9) sim_rate=34949 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 320678  inst.: 8232008 (ipc=14.9) sim_rate=34881 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: cycles simulated: 322178  inst.: 8251721 (ipc=14.9) sim_rate=34817 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 17:00:27 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(18,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 323678  inst.: 8273114 (ipc=14.9) sim_rate=34760 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 325678  inst.: 8301482 (ipc=14.9) sim_rate=34734 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 327178  inst.: 8320396 (ipc=14.8) sim_rate=34668 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 17:00:30 2019
GPGPU-Sim uArch: cycles simulated: 328678  inst.: 8340287 (ipc=14.8) sim_rate=34607 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 17:00:31 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(17,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 330178  inst.: 8359453 (ipc=14.8) sim_rate=34543 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 331678  inst.: 8381322 (ipc=14.8) sim_rate=34491 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 333178  inst.: 8402098 (ipc=14.8) sim_rate=34434 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 335178  inst.: 8427403 (ipc=14.8) sim_rate=34397 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 336678  inst.: 8447189 (ipc=14.8) sim_rate=34338 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 17:00:36 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(15,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 338178  inst.: 8466500 (ipc=14.8) sim_rate=34277 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: cycles simulated: 339678  inst.: 8483838 (ipc=14.7) sim_rate=34209 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: cycles simulated: 341178  inst.: 8505497 (ipc=14.7) sim_rate=34158 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 343178  inst.: 8531874 (ipc=14.7) sim_rate=34127 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: cycles simulated: 344678  inst.: 8552314 (ipc=14.7) sim_rate=34072 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 17:00:41 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(25,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 346178  inst.: 8571836 (ipc=14.7) sim_rate=34015 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 348178  inst.: 8596850 (ipc=14.7) sim_rate=33979 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 349678  inst.: 8615444 (ipc=14.7) sim_rate=33919 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: cycles simulated: 351178  inst.: 8636104 (ipc=14.7) sim_rate=33867 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 17:00:45 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(21,0,0) tid=(368,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (221869,130678), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(221870,130678)
GPGPU-Sim uArch: cycles simulated: 353178  inst.: 8664010 (ipc=14.6) sim_rate=33843 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (223408,130678), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(223409,130678)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (223675,130678), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(223676,130678)
GPGPU-Sim uArch: cycles simulated: 354678  inst.: 8692659 (ipc=14.7) sim_rate=33823 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (224948,130678), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(224949,130678)
GPGPU-Sim uArch: cycles simulated: 356178  inst.: 8721413 (ipc=14.7) sim_rate=33803 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 357178  inst.: 8734238 (ipc=14.7) sim_rate=33722 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (226814,130678), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(226815,130678)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(49,0,0) tid=(320,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (227741,130678), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(227742,130678)
GPGPU-Sim uArch: cycles simulated: 358678  inst.: 8759772 (ipc=14.7) sim_rate=33691 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (228103,130678), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(228104,130678)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (228150,130678), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(228151,130678)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (228477,130678), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(228478,130678)
GPGPU-Sim uArch: cycles simulated: 359678  inst.: 8782695 (ipc=14.7) sim_rate=33650 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (229203,130678), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(229204,130678)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (230213,130678), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(230214,130678)
GPGPU-Sim uArch: cycles simulated: 361178  inst.: 8820746 (ipc=14.8) sim_rate=33666 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 17:00:52 2019
GPGPU-Sim uArch: cycles simulated: 362178  inst.: 8839726 (ipc=14.8) sim_rate=33611 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (231523,130678), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(231524,130678)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(26,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (231798,130678), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(231799,130678)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (232023,130678), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(232024,130678)
GPGPU-Sim uArch: cycles simulated: 363178  inst.: 8864328 (ipc=14.9) sim_rate=33577 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: cycles simulated: 364678  inst.: 8890233 (ipc=14.9) sim_rate=33548 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (234475,130678), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(234476,130678)
GPGPU-Sim uArch: cycles simulated: 365678  inst.: 8905264 (ipc=14.9) sim_rate=33478 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: cycles simulated: 366678  inst.: 8922933 (ipc=14.9) sim_rate=33419 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 17:00:57 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(53,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 368178  inst.: 8944475 (ipc=14.9) sim_rate=33374 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: cycles simulated: 369678  inst.: 8963394 (ipc=14.9) sim_rate=33321 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 370678  inst.: 8975170 (ipc=14.9) sim_rate=33241 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: cycles simulated: 372178  inst.: 8994785 (ipc=14.9) sim_rate=33191 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 373678  inst.: 9013208 (ipc=14.8) sim_rate=33136 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 375178  inst.: 9032612 (ipc=14.8) sim_rate=33086 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 17:01:03 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(29,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 376178  inst.: 9045347 (ipc=14.8) sim_rate=33012 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 17:01:04 2019
GPGPU-Sim uArch: cycles simulated: 377678  inst.: 9063671 (ipc=14.8) sim_rate=32958 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 379178  inst.: 9083999 (ipc=14.8) sim_rate=32913 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 380678  inst.: 9104013 (ipc=14.8) sim_rate=32866 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 381678  inst.: 9116141 (ipc=14.8) sim_rate=32791 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 17:01:08 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(51,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 383178  inst.: 9136166 (ipc=14.8) sim_rate=32746 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 384678  inst.: 9155847 (ipc=14.8) sim_rate=32699 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 386178  inst.: 9173779 (ipc=14.7) sim_rate=32646 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: cycles simulated: 387678  inst.: 9194950 (ipc=14.7) sim_rate=32606 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 388678  inst.: 9207362 (ipc=14.7) sim_rate=32534 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: cycles simulated: 390178  inst.: 9227780 (ipc=14.7) sim_rate=32492 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 17:01:14 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(57,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 391678  inst.: 9246773 (ipc=14.7) sim_rate=32444 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: cycles simulated: 393178  inst.: 9266117 (ipc=14.7) sim_rate=32399 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 394678  inst.: 9285157 (ipc=14.7) sim_rate=32352 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: cycles simulated: 395678  inst.: 9297910 (ipc=14.7) sim_rate=32284 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 397178  inst.: 9317651 (ipc=14.7) sim_rate=32241 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 17:01:19 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(57,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 398678  inst.: 9338587 (ipc=14.7) sim_rate=32202 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 400178  inst.: 9357814 (ipc=14.7) sim_rate=32157 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 401678  inst.: 9377795 (ipc=14.7) sim_rate=32115 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 402678  inst.: 9390723 (ipc=14.7) sim_rate=32050 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 404178  inst.: 9411217 (ipc=14.6) sim_rate=32010 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 405678  inst.: 9430623 (ipc=14.6) sim_rate=31968 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 17:01:25 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(48,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 407178  inst.: 9451543 (ipc=14.6) sim_rate=31930 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 408678  inst.: 9470798 (ipc=14.6) sim_rate=31888 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: cycles simulated: 410178  inst.: 9488765 (ipc=14.6) sim_rate=31841 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: cycles simulated: 411678  inst.: 9506654 (ipc=14.6) sim_rate=31794 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 413178  inst.: 9528302 (ipc=14.6) sim_rate=31761 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 17:01:30 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(46,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 414678  inst.: 9548486 (ipc=14.6) sim_rate=31722 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: cycles simulated: 415678  inst.: 9562392 (ipc=14.6) sim_rate=31663 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: cycles simulated: 417178  inst.: 9581832 (ipc=14.6) sim_rate=31623 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 418678  inst.: 9602505 (ipc=14.6) sim_rate=31587 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: cycles simulated: 420178  inst.: 9624565 (ipc=14.6) sim_rate=31555 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 17:01:35 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(46,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 421678  inst.: 9646595 (ipc=14.6) sim_rate=31524 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 423178  inst.: 9667204 (ipc=14.6) sim_rate=31489 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: cycles simulated: 424678  inst.: 9685954 (ipc=14.6) sim_rate=31447 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: cycles simulated: 426178  inst.: 9707698 (ipc=14.6) sim_rate=31416 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 17:01:39 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(40,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (296730,130678), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(296731,130678)
GPGPU-Sim uArch: cycles simulated: 427678  inst.: 9733927 (ipc=14.6) sim_rate=31399 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (297988,130678), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(297989,130678)
GPGPU-Sim uArch: cycles simulated: 428678  inst.: 9749440 (ipc=14.6) sim_rate=31348 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (298969,130678), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(298970,130678)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (299350,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 430178  inst.: 9786114 (ipc=14.6) sim_rate=31365 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 17:01:42 2019
GPGPU-Sim uArch: cycles simulated: 431178  inst.: 9804155 (ipc=14.6) sim_rate=31323 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (300843,130678), 2 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 432678  inst.: 9834335 (ipc=14.7) sim_rate=31319 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (302302,130678), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (302304,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 434178  inst.: 9860427 (ipc=14.7) sim_rate=31302 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: cycles simulated: 435678  inst.: 9883049 (ipc=14.7) sim_rate=31275 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (305575,130678), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (305579,130678), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (305632,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 437178  inst.: 9906927 (ipc=14.7) sim_rate=31252 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 17:01:47 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (306895,130678), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(62,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (307212,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 438678  inst.: 9929766 (ipc=14.7) sim_rate=31225 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (309356,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 440178  inst.: 9952792 (ipc=14.7) sim_rate=31199 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 441678  inst.: 9971864 (ipc=14.7) sim_rate=31162 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (312222,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 443178  inst.: 9993194 (ipc=14.7) sim_rate=31131 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 17:01:51 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(36,0,0) tid=(506,0,0)
GPGPU-Sim uArch: cycles simulated: 444678  inst.: 10013188 (ipc=14.7) sim_rate=31096 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: cycles simulated: 446178  inst.: 10031734 (ipc=14.7) sim_rate=31058 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 17:01:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (315692,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 447678  inst.: 10056547 (ipc=14.7) sim_rate=31038 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: cycles simulated: 449678  inst.: 10082536 (ipc=14.7) sim_rate=31023 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: cycles simulated: 451178  inst.: 10101778 (ipc=14.7) sim_rate=30987 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 17:01:56 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(31,0,0) tid=(489,0,0)
GPGPU-Sim uArch: cycles simulated: 452678  inst.: 10122345 (ipc=14.6) sim_rate=30955 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: cycles simulated: 454178  inst.: 10141892 (ipc=14.6) sim_rate=30920 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: cycles simulated: 455678  inst.: 10160174 (ipc=14.6) sim_rate=30881 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 17:01:59 2019
GPGPU-Sim uArch: cycles simulated: 457678  inst.: 10186834 (ipc=14.6) sim_rate=30869 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 459178  inst.: 10206405 (ipc=14.6) sim_rate=30835 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 17:02:01 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(47,0,0) tid=(362,0,0)
GPGPU-Sim uArch: cycles simulated: 460678  inst.: 10225831 (ipc=14.6) sim_rate=30800 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: cycles simulated: 462678  inst.: 10250509 (ipc=14.6) sim_rate=30782 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 464178  inst.: 10270879 (ipc=14.6) sim_rate=30751 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: cycles simulated: 466178  inst.: 10296201 (ipc=14.6) sim_rate=30734 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 17:02:05 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(31,0,0) tid=(505,0,0)
GPGPU-Sim uArch: cycles simulated: 467678  inst.: 10316547 (ipc=14.6) sim_rate=30704 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: cycles simulated: 469178  inst.: 10336063 (ipc=14.6) sim_rate=30670 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 471178  inst.: 10363145 (ipc=14.6) sim_rate=30660 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: cycles simulated: 472678  inst.: 10382841 (ipc=14.6) sim_rate=30627 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: cycles simulated: 474178  inst.: 10401077 (ipc=14.5) sim_rate=30591 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 17:02:10 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(60,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 476178  inst.: 10429853 (ipc=14.5) sim_rate=30586 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: cycles simulated: 477678  inst.: 10449930 (ipc=14.5) sim_rate=30555 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: cycles simulated: 479178  inst.: 10471004 (ipc=14.5) sim_rate=30527 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: cycles simulated: 480678  inst.: 10490956 (ipc=14.5) sim_rate=30496 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 17:02:14 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(52,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 482678  inst.: 10517789 (ipc=14.5) sim_rate=30486 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 17:02:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (353363,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 484178  inst.: 10538044 (ipc=14.5) sim_rate=30456 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: cycles simulated: 485678  inst.: 10559734 (ipc=14.5) sim_rate=30431 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: cycles simulated: 487678  inst.: 10587936 (ipc=14.5) sim_rate=30425 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (357586,130678), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(31,0,0) tid=(501,0,0)
GPGPU-Sim uArch: cycles simulated: 489178  inst.: 10611557 (ipc=14.5) sim_rate=30405 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (359727,130678), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (359943,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 490678  inst.: 10630815 (ipc=14.5) sim_rate=30373 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360298,130678), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (360762,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 492678  inst.: 10660864 (ipc=14.5) sim_rate=30372 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (362508,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 494678  inst.: 10693195 (ipc=14.5) sim_rate=30378 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (364290,130678), 1 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(56,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (365268,130678), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (365474,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 496178  inst.: 10715832 (ipc=14.5) sim_rate=30356 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (365792,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (366188,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 498178  inst.: 10747319 (ipc=14.5) sim_rate=30359 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 17:02:24 2019
GPGPU-Sim uArch: cycles simulated: 500178  inst.: 10780701 (ipc=14.5) sim_rate=30368 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (369607,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,0,0) tid=(482,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (371995,130678), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 502678  inst.: 10822755 (ipc=14.6) sim_rate=30400 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373461,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (374437,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 505178  inst.: 10858616 (ipc=14.6) sim_rate=30416 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (374529,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (374741,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374908,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (375317,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (375998,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376871,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (377349,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (377438,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (377473,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 508678  inst.: 10884701 (ipc=14.5) sim_rate=30404 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 17:02:28 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(59,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 514178  inst.: 10911477 (ipc=14.4) sim_rate=30394 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 17:02:29 2019
GPGPU-Sim uArch: cycles simulated: 519178  inst.: 10936659 (ipc=14.2) sim_rate=30379 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (392321,130678), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (392669,130678), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 524678  inst.: 10965152 (ipc=14.1) sim_rate=30374 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 17:02:31 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (394663,130678), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (396251,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 530678  inst.: 10988152 (ipc=14.0) sim_rate=30354 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 17:02:32 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 537178  inst.: 11010365 (ipc=13.8) sim_rate=30331 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: cycles simulated: 544178  inst.: 11035379 (ipc=13.6) sim_rate=30316 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (413538,130678), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (416908,130678), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (420351,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 552178  inst.: 11064532 (ipc=13.4) sim_rate=30313 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422541,130678), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 422542
gpu_sim_insn = 5660327
gpu_ipc =      13.3959
gpu_tot_sim_cycle = 553220
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      20.0024
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1862606
gpu_stall_icnt2sh    = 4059035
gpu_total_sim_rate=30317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618373
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 87609, Miss = 56626, Miss_rate = 0.646, Pending_hits = 4381, Reservation_fails = 414362
	L1D_cache_core[1]: Access = 71158, Miss = 45609, Miss_rate = 0.641, Pending_hits = 3523, Reservation_fails = 362253
	L1D_cache_core[2]: Access = 73647, Miss = 48028, Miss_rate = 0.652, Pending_hits = 3785, Reservation_fails = 380348
	L1D_cache_core[3]: Access = 76150, Miss = 49118, Miss_rate = 0.645, Pending_hits = 3820, Reservation_fails = 379810
	L1D_cache_core[4]: Access = 71683, Miss = 46327, Miss_rate = 0.646, Pending_hits = 3617, Reservation_fails = 373584
	L1D_cache_core[5]: Access = 73593, Miss = 47429, Miss_rate = 0.644, Pending_hits = 3679, Reservation_fails = 376990
	L1D_cache_core[6]: Access = 75363, Miss = 48798, Miss_rate = 0.648, Pending_hits = 3799, Reservation_fails = 374416
	L1D_cache_core[7]: Access = 72856, Miss = 47278, Miss_rate = 0.649, Pending_hits = 3710, Reservation_fails = 378031
	L1D_cache_core[8]: Access = 74064, Miss = 47580, Miss_rate = 0.642, Pending_hits = 3618, Reservation_fails = 377726
	L1D_cache_core[9]: Access = 85390, Miss = 55639, Miss_rate = 0.652, Pending_hits = 4559, Reservation_fails = 409940
	L1D_cache_core[10]: Access = 72752, Miss = 47449, Miss_rate = 0.652, Pending_hits = 3686, Reservation_fails = 375911
	L1D_cache_core[11]: Access = 79532, Miss = 51181, Miss_rate = 0.644, Pending_hits = 4022, Reservation_fails = 390335
	L1D_cache_core[12]: Access = 71112, Miss = 45889, Miss_rate = 0.645, Pending_hits = 3560, Reservation_fails = 371461
	L1D_cache_core[13]: Access = 74172, Miss = 48355, Miss_rate = 0.652, Pending_hits = 3682, Reservation_fails = 378625
	L1D_cache_core[14]: Access = 74560, Miss = 48274, Miss_rate = 0.647, Pending_hits = 3732, Reservation_fails = 381292
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 733580
	L1D_total_cache_miss_rate = 0.6471
	L1D_total_cache_pending_hits = 57173
	L1D_total_cache_reservation_fails = 5725084
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5092311
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 632773
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2571, 2515, 2934, 2027, 2545, 2111, 2057, 2122, 2597, 2552, 2973, 2107, 2064, 2541, 2537, 2582, 1550, 1524, 2066, 1550, 1578, 1971, 2008, 1539, 1565, 2014, 2051, 1580, 1580, 1580, 1565, 1498, 1150, 1122, 1047, 1569, 1120, 1109, 1092, 1543, 1130, 1558, 1562, 1104, 1573, 1547, 1089, 1085, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 6583935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506573
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6580524
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10921335	W0_Idle:1447437	W0_Scoreboard:1333227	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4052584 {8:506573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68893928 {136:506573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 238 
maxdqlatency = 0 
maxmflatency = 1240 
averagemflatency = 381 
max_icnt2mem_latency = 825 
max_icnt2sh_latency = 553151 
mrq_lat_table:71538 	3010 	2302 	7165 	16501 	3444 	653 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124657 	495904 	116480 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132907 	44263 	75690 	197190 	198672 	87456 	978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16454 	253711 	221417 	14502 	504 	0 	0 	1 	6 	22 	465 	10106 	35139 	72595 	35664 	74140 	2340 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	177 	929 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        10        31        25        32        32        27        28        48        26        25        50         9        15        19        14 
dram[1]:        18        10        46        41        31        31        31        32        46        28        32        22        13        24        12        16 
dram[2]:         7        12        28        20        31        29        32        25        44        55        51        29        14        12        12        15 
dram[3]:        11        11        39        53        34        29        25        23        45        54        54        46        15        22        10         9 
dram[4]:        12        12        21        34        33        28        30        28        41        56        54        49        13        12        20        12 
dram[5]:        12         8        31        45        33        28        31        30        46        36        40        42        14        17        16        11 
maximum service time to same row:
dram[0]:     26147     15531     24932     35469     10501     16574     16479     14088     11211     23295     11416     14747     11810     11729     20745     11943 
dram[1]:     52802     19121     60405     11547     35842     11470     12702     19656     18487     11297     16842     18741     10715     11935     31482     14812 
dram[2]:     22145     30165     17885     13656     10607     11171     12018     12497     10339      9927     16454     16828     12367     10414     12028     15979 
dram[3]:     21758     19616     12357     20926      9756     13275     16805     18059     13112     23477     13628     12951      9330     19188     22025     13194 
dram[4]:     27759     15800     29820     18998     27654     10315     26107     14528     11116     10672      6197     21072     17819     10585      8733     15341 
dram[5]:     45493     22335     40951     23553     16677     16703     27965     19650     11782     10946     10163     22773     18469     18347     22164     26510 
average row accesses per activate:
dram[0]:  2.202797  2.032258  2.184729  2.044226  2.121911  2.005465  2.026622  1.917647  2.102941  2.150649  2.161702  2.135671  2.118943  2.092379  2.278481  2.062500 
dram[1]:  2.094787  2.328622  2.241814  2.041344  2.133087  1.925651  2.035714  1.920875  2.158455  2.095029  2.121585  2.009511  2.100223  2.082126  2.372990  1.968116 
dram[2]:  1.982968  2.173127  2.062937  2.204878  1.994455  1.986418  1.979130  1.959311  2.025478  2.106547  2.192192  2.128171  2.040964  2.211970  2.184713  2.242774 
dram[3]:  2.182965  2.188144  2.075676  2.236364  1.953571  2.096267  1.896839  2.056497  2.126703  2.114024  2.026836  2.067031  2.070953  2.157143  2.130031  2.099125 
dram[4]:  2.160976  1.985437  2.030023  2.129330  2.007936  2.022684  1.961228  2.041254  2.104608  2.025199  2.141062  2.222857  2.073469  2.109333  2.250000  2.254957 
dram[5]:  2.248731  2.021680  2.113861  2.058511  2.112701  1.979239  2.033929  1.948805  2.252996  2.125661  2.055256  2.074438  2.086134  2.141026  2.208211  2.155340 
average row locality = 104737/50127 = 2.089433
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       819       811       761      1071       913      1030       953      1325      1234      1126      1015       906       849       720       726 
dram[1]:       884       659       819       719       952       863       961       978      1257      1107      1179      1117       888       814       738       679 
dram[2]:       815       841       822       843       890       992       952      1082      1193      1272      1076      1194       794       860       686       776 
dram[3]:       692       849       703       778       920       918       985       926      1180      1237      1088      1104       880       879       688       720 
dram[4]:       886       818       810       850      1018       909      1048      1043      1301      1175      1137      1146       949       764       783       796 
dram[5]:       886       746       788       694       967       975       950       970      1289      1246      1150      1110       936       812       753       666 
total reads: 89824
bank skew: 1325/659 = 2.01
chip skew: 15433/14547 = 1.06
number of total write accesses:
dram[0]:         0         0        76        71       217       188       188       188       391       422       398       386        56        57         0         0 
dram[1]:         0         0        71        71       202       173       179       163       364       326       374       362        55        48         0         0 
dram[2]:         0         0        63        61       189       178       186       170       397       369       384       400        53        27         0         0 
dram[3]:         0         0        65        83       174       149       155       166       381       376       347       407        54        27         0         0 
dram[4]:         0         0        69        72       247       161       166       194       389       352       396       410        67        27         0         0 
dram[5]:         0         0        66        80       214       169       189       172       403       361       375       367        57        23         0         0 
total reads: 14913
min_bank_accesses = 0!
chip skew: 2638/2384 = 1.11
average mf latency per bank:
dram[0]:       1229      1341      1243      1288      4362      5092      5582      5656      1630      1584      1699      1829      1444      1470      1565      1472
dram[1]:       1240      1783      1178      1453      4710      6092      5772      6214      1671      1897      1657      1852      1412      1682      1461      1642
dram[2]:       1401      1451      1289      1344      5389      5551      6158      5868      1791      1780      1815      1737      1608      2366      1618      1479
dram[3]:       1478      1374      1376      1338      5072      6009      5647      6550      1717      1817      1819      1787      1361      1533      1509      1540
dram[4]:       1308      1489      1340      1375      4653      6349      5800      6211      1680      1948      1779      1826      1379      1741      1429      1578
dram[5]:       1384      1518      1376      1382      5356      5565      6545      6041      1782      1758      1974      1880      1518      1548      1562      1576
maximum mf latency per bank:
dram[0]:        895       867       908      1002       946       939       897      1001       971       911       943       903       938       895       881       835
dram[1]:        892       964       901       888       867      1024       896       952       925       966       933       980       970       960       806      1009
dram[2]:        979       975       877       903       963      1020       990       983       877       965       912       975       953      1033       966       901
dram[3]:        857       954       881       893       938       977       918      1068      1029      1095       894       983       896       886       886       902
dram[4]:        896      1015       973      1025       923      1023       910      1062      1004      1093       941      1064       955       945       905       923
dram[5]:       1037       949       887      1090      1021      1042       972      1024       950      1240       945      1154       941      1016       889      1052

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730245 n_nop=679163 n_act=8499 n_pre=8483 n_req=17842 n_rd=30408 n_write=3692 bw_util=0.09339
n_activity=297142 dram_eff=0.2295
bk0: 1890a 713990i bk1: 1638a 715387i bk2: 1622a 714287i bk3: 1522a 714469i bk4: 2142a 705135i bk5: 1826a 707910i bk6: 2060a 705421i bk7: 1906a 705688i bk8: 2650a 695602i bk9: 2468a 696527i bk10: 2252a 697851i bk11: 2030a 699396i bk12: 1812a 710772i bk13: 1698a 712021i bk14: 1440a 717221i bk15: 1452a 716707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.213134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730245 n_nop=681417 n_act=8144 n_pre=8128 n_req=17002 n_rd=29228 n_write=3328 bw_util=0.08916
n_activity=290086 dram_eff=0.2245
bk0: 1768a 714587i bk1: 1318a 719488i bk2: 1638a 715048i bk3: 1438a 715691i bk4: 1904a 708839i bk5: 1726a 708519i bk6: 1922a 707134i bk7: 1956a 706605i bk8: 2514a 698043i bk9: 2214a 700749i bk10: 2358a 698025i bk11: 2234a 698103i bk12: 1776a 710979i bk13: 1628a 712863i bk14: 1476a 717376i bk15: 1358a 717264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.183067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730245 n_nop=679731 n_act=8436 n_pre=8420 n_req=17565 n_rd=30176 n_write=3482 bw_util=0.09218
n_activity=296298 dram_eff=0.2272
bk0: 1630a 714998i bk1: 1682a 715519i bk2: 1644a 714046i bk3: 1686a 714018i bk4: 1780a 708450i bk5: 1984a 706565i bk6: 1904a 706589i bk7: 2164a 703617i bk8: 2386a 697080i bk9: 2544a 696205i bk10: 2152a 699194i bk11: 2388a 695624i bk12: 1588a 712529i bk13: 1720a 713092i bk14: 1372a 717296i bk15: 1552a 716365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.200375
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730245 n_nop=681549 n_act=8134 n_pre=8118 n_req=16931 n_rd=29094 n_write=3350 bw_util=0.08886
n_activity=289059 dram_eff=0.2245
bk0: 1384a 718212i bk1: 1698a 715805i bk2: 1406a 716335i bk3: 1556a 715119i bk4: 1840a 708412i bk5: 1836a 709651i bk6: 1970a 706723i bk7: 1852a 708096i bk8: 2360a 698209i bk9: 2474a 697303i bk10: 2176a 699707i bk11: 2208a 697434i bk12: 1760a 711358i bk13: 1758a 712889i bk14: 1376a 717133i bk15: 1440a 716749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.187804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730245 n_nop=678605 n_act=8611 n_pre=8595 n_req=17983 n_rd=30866 n_write=3568 bw_util=0.09431
n_activity=298112 dram_eff=0.231
bk0: 1772a 714262i bk1: 1636a 714834i bk2: 1620a 713385i bk3: 1700a 713022i bk4: 2036a 703849i bk5: 1818a 707780i bk6: 2096a 704229i bk7: 2086a 704146i bk8: 2602a 695601i bk9: 2350a 697022i bk10: 2274a 696913i bk11: 2292a 697201i bk12: 1898a 709038i bk13: 1528a 714107i bk14: 1566a 715649i bk15: 1592a 715942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=730245 n_nop=680307 n_act=8303 n_pre=8287 n_req=17414 n_rd=29876 n_write=3472 bw_util=0.09133
n_activity=294954 dram_eff=0.2261
bk0: 1772a 715463i bk1: 1492a 716819i bk2: 1576a 715033i bk3: 1388a 716292i bk4: 1934a 707539i bk5: 1950a 707247i bk6: 1900a 707285i bk7: 1940a 706018i bk8: 2578a 696900i bk9: 2492a 697691i bk10: 2300a 697688i bk11: 2220a 698208i bk12: 1872a 710056i bk13: 1624a 713943i bk14: 1506a 716448i bk15: 1332a 718293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.184387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60740, Miss = 7934, Miss_rate = 0.131, Pending_hits = 58, Reservation_fails = 392
L2_cache_bank[1]: Access = 60697, Miss = 7270, Miss_rate = 0.120, Pending_hits = 39, Reservation_fails = 171
L2_cache_bank[2]: Access = 60659, Miss = 7678, Miss_rate = 0.127, Pending_hits = 48, Reservation_fails = 115
L2_cache_bank[3]: Access = 61023, Miss = 6936, Miss_rate = 0.114, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 61305, Miss = 7228, Miss_rate = 0.118, Pending_hits = 44, Reservation_fails = 181
L2_cache_bank[5]: Access = 63626, Miss = 7860, Miss_rate = 0.124, Pending_hits = 46, Reservation_fails = 339
L2_cache_bank[6]: Access = 60296, Miss = 7136, Miss_rate = 0.118, Pending_hits = 42, Reservation_fails = 1
L2_cache_bank[7]: Access = 61560, Miss = 7411, Miss_rate = 0.120, Pending_hits = 54, Reservation_fails = 3
L2_cache_bank[8]: Access = 60951, Miss = 7932, Miss_rate = 0.130, Pending_hits = 56, Reservation_fails = 256
L2_cache_bank[9]: Access = 62311, Miss = 7501, Miss_rate = 0.120, Pending_hits = 44, Reservation_fails = 392
L2_cache_bank[10]: Access = 62252, Miss = 7719, Miss_rate = 0.124, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 61736, Miss = 7219, Miss_rate = 0.117, Pending_hits = 52, Reservation_fails = 1
L2_total_cache_accesses = 737156
L2_total_cache_misses = 89824
L2_total_cache_miss_rate = 0.1219
L2_total_cache_pending_hits = 576
L2_total_cache_reservation_fails = 1851
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1220
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.293
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=2763838
icnt_total_pkts_simt_to_mem=967896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.9203
	minimum = 6
	maximum = 632
Network latency average = 35.4944
	minimum = 6
	maximum = 561
Slowest packet = 748942
Flit latency average = 23.8024
	minimum = 6
	maximum = 561
Slowest flit = 1782832
Fragmentation average = 0.091308
	minimum = 0
	maximum = 427
Injected packet rate average = 0.0967525
	minimum = 0.081502 (at node 1)
	maximum = 0.111525 (at node 24)
Accepted packet rate average = 0.0967525
	minimum = 0.081502 (at node 1)
	maximum = 0.111525 (at node 24)
Injected flit rate average = 0.260782
	minimum = 0.0979666 (at node 1)
	maximum = 0.469956 (at node 24)
Accepted flit rate average= 0.260782
	minimum = 0.12719 (at node 18)
	maximum = 0.439249 (at node 9)
Injected packet length average = 2.69535
Accepted packet length average = 2.69535
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.6715 (9 samples)
	minimum = 6 (9 samples)
	maximum = 235.556 (9 samples)
Network latency average = 20.2775 (9 samples)
	minimum = 6 (9 samples)
	maximum = 179.778 (9 samples)
Flit latency average = 19.0684 (9 samples)
	minimum = 6 (9 samples)
	maximum = 178.556 (9 samples)
Fragmentation average = 0.0207433 (9 samples)
	minimum = 0 (9 samples)
	maximum = 79.3333 (9 samples)
Injected packet rate average = 0.0586396 (9 samples)
	minimum = 0.0417608 (9 samples)
	maximum = 0.132839 (9 samples)
Accepted packet rate average = 0.0586396 (9 samples)
	minimum = 0.0417608 (9 samples)
	maximum = 0.132839 (9 samples)
Injected flit rate average = 0.119831 (9 samples)
	minimum = 0.0654985 (9 samples)
	maximum = 0.239682 (9 samples)
Accepted flit rate average = 0.119831 (9 samples)
	minimum = 0.0751779 (9 samples)
	maximum = 0.296715 (9 samples)
Injected packet size average = 2.04351 (9 samples)
Accepted packet size average = 2.04351 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 5 sec (365 sec)
gpgpu_simulation_rate = 30317 (inst/sec)
gpgpu_simulation_rate = 1515 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,553220)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,553220)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,553220)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,553220)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(33,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(21,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(38,0,0) tid=(396,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(41,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 553720  inst.: 11372426 (ipc=613.4) sim_rate=31072 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: cycles simulated: 554220  inst.: 11386348 (ipc=320.6) sim_rate=31025 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1758,553220), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1759,553220)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1844,553220), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1845,553220)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1995,553220), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1996,553220)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2017,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2017,553220), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2018,553220)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2018,553220)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2019,553220), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2020,553220)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2079,553220), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2080,553220)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2088,553220), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2089,553220)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2319,553220), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2320,553220)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2350,553220), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2351,553220)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2360,553220), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2361,553220)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2386,553220), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2387,553220)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2413,553220), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2414,553220)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2437,553220), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2438,553220)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(57,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2446,553220), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2447,553220)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2470,553220), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2471,553220)
GPGPU-Sim uArch: cycles simulated: 555720  inst.: 11472717 (ipc=162.8) sim_rate=31175 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2500,553220), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2501,553220)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2534,553220), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2535,553220)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2561,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2666,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2771,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2779,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2803,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2811,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2879,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2879,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2888,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2924,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2939,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3208,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3247,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3321,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3360,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3369,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3379,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3398,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3399,553220), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3443,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3583,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3589,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3700,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(53,0,0) tid=(450,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3814,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3871,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3916,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3919,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3945,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 557220  inst.: 11565851 (ipc=125.0) sim_rate=31343 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 17:02:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4107,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4116,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4119,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4134,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4152,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4173,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4185,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4208,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4229,553220), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4233,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4244,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4264,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4300,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4383,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4426,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4483,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4527,553220), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4528
gpu_sim_insn = 507084
gpu_ipc =     111.9885
gpu_tot_sim_cycle = 557748
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      20.7492
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1862758
gpu_stall_icnt2sh    = 4059359
gpu_total_sim_rate=31362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632383
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 87849, Miss = 56809, Miss_rate = 0.647, Pending_hits = 4417, Reservation_fails = 417103
	L1D_cache_core[1]: Access = 71558, Miss = 45920, Miss_rate = 0.642, Pending_hits = 3579, Reservation_fails = 364801
	L1D_cache_core[2]: Access = 73967, Miss = 48279, Miss_rate = 0.653, Pending_hits = 3829, Reservation_fails = 383001
	L1D_cache_core[3]: Access = 76470, Miss = 49361, Miss_rate = 0.645, Pending_hits = 3864, Reservation_fails = 382751
	L1D_cache_core[4]: Access = 72003, Miss = 46568, Miss_rate = 0.647, Pending_hits = 3661, Reservation_fails = 375787
	L1D_cache_core[5]: Access = 73909, Miss = 47668, Miss_rate = 0.645, Pending_hits = 3721, Reservation_fails = 379569
	L1D_cache_core[6]: Access = 75683, Miss = 49045, Miss_rate = 0.648, Pending_hits = 3842, Reservation_fails = 377510
	L1D_cache_core[7]: Access = 73256, Miss = 47582, Miss_rate = 0.650, Pending_hits = 3765, Reservation_fails = 380888
	L1D_cache_core[8]: Access = 74384, Miss = 47821, Miss_rate = 0.643, Pending_hits = 3662, Reservation_fails = 380390
	L1D_cache_core[9]: Access = 85702, Miss = 55874, Miss_rate = 0.652, Pending_hits = 4603, Reservation_fails = 412985
	L1D_cache_core[10]: Access = 73152, Miss = 47756, Miss_rate = 0.653, Pending_hits = 3745, Reservation_fails = 378685
	L1D_cache_core[11]: Access = 79848, Miss = 51420, Miss_rate = 0.644, Pending_hits = 4066, Reservation_fails = 392700
	L1D_cache_core[12]: Access = 71432, Miss = 46134, Miss_rate = 0.646, Pending_hits = 3604, Reservation_fails = 374608
	L1D_cache_core[13]: Access = 74528, Miss = 48626, Miss_rate = 0.652, Pending_hits = 3732, Reservation_fails = 381132
	L1D_cache_core[14]: Access = 74876, Miss = 48516, Miss_rate = 0.648, Pending_hits = 3776, Reservation_fails = 383645
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 737379
	L1D_total_cache_miss_rate = 0.6476
	L1D_total_cache_pending_hits = 57866
	L1D_total_cache_reservation_fails = 5765555
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 339586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5095257
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 670298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2599, 2543, 2962, 2055, 2573, 2139, 2085, 2150, 2625, 2580, 3001, 2135, 2092, 2569, 2565, 2610, 1578, 1552, 2094, 1578, 1606, 1999, 2036, 1567, 1593, 2042, 2079, 1608, 1608, 1608, 1593, 1526, 1178, 1150, 1075, 1597, 1148, 1137, 1120, 1571, 1158, 1586, 1590, 1132, 1601, 1575, 1117, 1113, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 6624406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506868
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6620995
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10990794	W0_Idle:1464029	W0_Scoreboard:1344536	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4054944 {8:506868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68934048 {136:506868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 238 
maxdqlatency = 0 
maxmflatency = 1240 
averagemflatency = 381 
max_icnt2mem_latency = 825 
max_icnt2sh_latency = 557747 
mrq_lat_table:71883 	3023 	2319 	7249 	16567 	3505 	694 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125441 	499182 	116689 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	133295 	44402 	75788 	197553 	200778 	88620 	991 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16582 	253859 	221436 	14502 	504 	0 	0 	1 	6 	22 	465 	10106 	35139 	72595 	35664 	74140 	6316 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	180 	936 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        10        31        25        32        32        27        28        48        26        25        50         9        15        19        14 
dram[1]:        18        10        46        41        31        31        31        32        46        28        32        22        13        24        12        16 
dram[2]:         7        12        28        20        31        29        32        25        44        55        51        29        14        12        12        15 
dram[3]:        11        11        39        53        34        29        25        23        45        54        54        46        15        22        10         9 
dram[4]:        12        12        21        34        33        28        30        28        41        56        54        49        13        12        20        12 
dram[5]:        12         8        31        45        33        28        31        30        46        36        40        42        14        17        16        11 
maximum service time to same row:
dram[0]:     26147     15531     24932     35469     10501     16574     16479     14088     11211     23295     11416     14747     11810     11729     20745     11943 
dram[1]:     52802     19121     60405     11547     35842     11470     12702     19656     18487     11297     16842     18741     10715     11935     31482     14812 
dram[2]:     22145     30165     17885     13656     10607     11171     12018     12497     10339      9927     16454     16828     12367     10414     12028     15979 
dram[3]:     21758     19616     12357     20926      9756     13275     16805     18059     13112     23477     13628     12951      9330     19188     22025     13194 
dram[4]:     27759     15800     29820     18998     27654     10315     26107     14528     11116     10672      6197     21072     17819     10585      8733     15341 
dram[5]:     45493     22335     40951     23553     16677     16703     27965     19650     11782     10946     10163     22773     18469     18347     22164     26510 
average row accesses per activate:
dram[0]:  2.202797  2.032258  2.283251  2.140049  2.128501  2.012727  2.026622  1.917647  2.102941  2.150649  2.161702  2.135671  2.118943  2.092379  2.278481  2.062500 
dram[1]:  2.094787  2.328622  2.372796  2.160207  2.155268  1.948052  2.035714  1.920875  2.158455  2.095029  2.121585  2.009511  2.100223  2.082126  2.372990  1.968116 
dram[2]:  1.982968  2.173127  2.146853  2.285366  2.003690  2.003390  1.979130  1.959311  2.025478  2.106547  2.192192  2.128171  2.040964  2.218905  2.184713  2.242774 
dram[3]:  2.182965  2.188144  2.189189  2.363636  1.964286  2.127701  1.896839  2.056497  2.126703  2.114024  2.026836  2.067031  2.070953  2.157143  2.130031  2.099125 
dram[4]:  2.160976  1.985437  2.115474  2.224019  2.012678  2.037736  1.961228  2.041254  2.104608  2.025199  2.141062  2.222857  2.073469  2.109333  2.250000  2.254957 
dram[5]:  2.248731  2.021680  2.235148  2.202128  2.119643  1.989619  2.033929  1.948805  2.252996  2.125661  2.055256  2.074438  2.086134  2.141026  2.208211  2.155340 
average row locality = 105364/50135 = 2.101606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       819       825       775      1073       915      1030       953      1325      1234      1126      1015       906       849       720       726 
dram[1]:       884       659       833       733       956       867       961       978      1257      1107      1179      1117       888       814       738       679 
dram[2]:       815       841       836       857       893       996       952      1082      1193      1272      1076      1194       794       861       686       776 
dram[3]:       692       849       717       794       922       922       985       926      1180      1237      1088      1104       880       879       688       720 
dram[4]:       886       818       824       865      1020       913      1048      1043      1301      1175      1137      1146       949       764       783       796 
dram[5]:       886       746       802       710       969       977       950       970      1289      1246      1150      1110       936       812       753       666 
total reads: 90033
bank skew: 1325/659 = 2.01
chip skew: 15468/14583 = 1.06
number of total write accesses:
dram[0]:         0         0       102        96       219       192       188       188       391       422       398       386        56        57         0         0 
dram[1]:         0         0       109       103       210       183       179       163       364       326       374       362        55        48         0         0 
dram[2]:         0         0        85        80       193       186       186       170       397       369       384       400        53        31         0         0 
dram[3]:         0         0        93       116       178       161       155       166       381       376       347       407        54        27         0         0 
dram[4]:         0         0        92        98       250       167       166       194       389       352       396       410        67        27         0         0 
dram[5]:         0         0       101       118       218       173       189       172       403       361       375       367        57        23         0         0 
total reads: 15331
min_bank_accesses = 0!
chip skew: 2695/2461 = 1.10
average mf latency per bank:
dram[0]:       1229      1341      1212      1254      4385      5106      5598      5677      1630      1584      1699      1829      1444      1470      1565      1472
dram[1]:       1240      1783      1136      1397      4703      6056      5793      6232      1671      1897      1657      1852      1412      1682      1461      1642
dram[2]:       1401      1451      1261      1323      5400      5545      6178      5886      1791      1780      1815      1737      1608      2747      1618      1479
dram[3]:       1478      1374      1334      1294      5091      5965      5662      6566      1717      1817      1819      1787      1361      1533      1509      1540
dram[4]:       1308      1489      1314      1342      4670      6332      5815      6226      1680      1948      1779      1826      1379      1741      1429      1578
dram[5]:       1384      1518      1323      1320      5367      5574      6563      6058      1782      1758      1974      1880      1518      1548      1562      1576
maximum mf latency per bank:
dram[0]:        895       867       908      1002       946       939       897      1001       971       911       943       903       938       895       881       835
dram[1]:        892       964       901       888       867      1024       896       952       925       966       933       980       970       960       806      1009
dram[2]:        979       975       877       903       963      1020       990       983       877       965       912       975       953      1033       966       901
dram[3]:        857       954       881       893       938       977       918      1068      1029      1095       894       983       896       886       886       902
dram[4]:        896      1015       973      1025       923      1023       910      1062      1004      1093       941      1064       955       945       905       923
dram[5]:       1037       949       887      1090      1021      1042       972      1024       950      1240       945      1154       941      1016       889      1052

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736221 n_nop=685016 n_act=8500 n_pre=8484 n_req=17931 n_rd=30472 n_write=3749 bw_util=0.09296
n_activity=298082 dram_eff=0.2296
bk0: 1890a 719966i bk1: 1638a 721364i bk2: 1650a 719894i bk3: 1550a 720072i bk4: 2146a 711083i bk5: 1830a 713819i bk6: 2060a 711396i bk7: 1906a 711663i bk8: 2650a 701577i bk9: 2468a 702502i bk10: 2252a 703826i bk11: 2030a 705372i bk12: 1812a 716748i bk13: 1698a 717997i bk14: 1440a 723197i bk15: 1452a 722683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.212948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736221 n_nop=687231 n_act=8145 n_pre=8129 n_req=17126 n_rd=29300 n_write=3416 bw_util=0.08888
n_activity=291262 dram_eff=0.2246
bk0: 1768a 720563i bk1: 1318a 725465i bk2: 1666a 720557i bk3: 1466a 721212i bk4: 1912a 714731i bk5: 1734a 714363i bk6: 1922a 713109i bk7: 1956a 712580i bk8: 2514a 704018i bk9: 2214a 706724i bk10: 2358a 704000i bk11: 2234a 704079i bk12: 1776a 716955i bk13: 1628a 718839i bk14: 1476a 723352i bk15: 1358a 723240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.18609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736221 n_nop=685572 n_act=8439 n_pre=8423 n_req=17658 n_rd=30248 n_write=3539 bw_util=0.09178
n_activity=297367 dram_eff=0.2272
bk0: 1630a 720973i bk1: 1682a 721495i bk2: 1672a 719741i bk3: 1714a 719695i bk4: 1786a 714336i bk5: 1992a 712458i bk6: 1904a 712563i bk7: 2164a 709591i bk8: 2386a 703055i bk9: 2544a 702180i bk10: 2152a 705170i bk11: 2388a 701601i bk12: 1588a 718506i bk13: 1722a 719006i bk14: 1372a 723270i bk15: 1552a 722340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.199192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736221 n_nop=687376 n_act=8134 n_pre=8118 n_req=17044 n_rd=29166 n_write=3427 bw_util=0.08854
n_activity=290121 dram_eff=0.2247
bk0: 1384a 724188i bk1: 1698a 721781i bk2: 1434a 721901i bk3: 1588a 720636i bk4: 1844a 714333i bk5: 1844a 715515i bk6: 1970a 712699i bk7: 1852a 714072i bk8: 2360a 704185i bk9: 2474a 703279i bk10: 2176a 705683i bk11: 2208a 703410i bk12: 1760a 717334i bk13: 1758a 718865i bk14: 1376a 723109i bk15: 1440a 722725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.188776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736221 n_nop=684449 n_act=8613 n_pre=8597 n_req=18076 n_rd=30936 n_write=3626 bw_util=0.09389
n_activity=299260 dram_eff=0.231
bk0: 1772a 720239i bk1: 1636a 720811i bk2: 1648a 719070i bk3: 1730a 718665i bk4: 2040a 709776i bk5: 1826a 713663i bk6: 2096a 710203i bk7: 2086a 710121i bk8: 2602a 701576i bk9: 2350a 702997i bk10: 2274a 702888i bk11: 2292a 703176i bk12: 1898a 715014i bk13: 1528a 720083i bk14: 1566a 721626i bk15: 1592a 721919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.224267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736221 n_nop=686132 n_act=8304 n_pre=8288 n_req=17529 n_rd=29944 n_write=3553 bw_util=0.091
n_activity=295903 dram_eff=0.2264
bk0: 1772a 721439i bk1: 1492a 722795i bk2: 1604a 720533i bk3: 1420a 721691i bk4: 1938a 713451i bk5: 1954a 713167i bk6: 1900a 713261i bk7: 1940a 711994i bk8: 2578a 702876i bk9: 2492a 703667i bk10: 2300a 703664i bk11: 2220a 704184i bk12: 1872a 716032i bk13: 1624a 719919i bk14: 1506a 722424i bk15: 1332a 724269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.188435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61009, Miss = 7950, Miss_rate = 0.130, Pending_hits = 70, Reservation_fails = 392
L2_cache_bank[1]: Access = 60969, Miss = 7286, Miss_rate = 0.120, Pending_hits = 52, Reservation_fails = 171
L2_cache_bank[2]: Access = 60928, Miss = 7696, Miss_rate = 0.126, Pending_hits = 76, Reservation_fails = 115
L2_cache_bank[3]: Access = 61294, Miss = 6954, Miss_rate = 0.113, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 61576, Miss = 7245, Miss_rate = 0.118, Pending_hits = 53, Reservation_fails = 181
L2_cache_bank[5]: Access = 64889, Miss = 7879, Miss_rate = 0.121, Pending_hits = 58, Reservation_fails = 465
L2_cache_bank[6]: Access = 60565, Miss = 7152, Miss_rate = 0.118, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[7]: Access = 61842, Miss = 7431, Miss_rate = 0.120, Pending_hits = 79, Reservation_fails = 3
L2_cache_bank[8]: Access = 61224, Miss = 7948, Miss_rate = 0.130, Pending_hits = 66, Reservation_fails = 256
L2_cache_bank[9]: Access = 62589, Miss = 7520, Miss_rate = 0.120, Pending_hits = 57, Reservation_fails = 392
L2_cache_bank[10]: Access = 62526, Miss = 7735, Miss_rate = 0.124, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 62016, Miss = 7237, Miss_rate = 0.117, Pending_hits = 76, Reservation_fails = 1
L2_total_cache_accesses = 741427
L2_total_cache_misses = 90033
L2_total_cache_miss_rate = 0.1214
L2_total_cache_pending_hits = 785
L2_total_cache_reservation_fails = 1977
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1220
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8634
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 237
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.291
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=2769289
icnt_total_pkts_simt_to_mem=976143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.7856
	minimum = 6
	maximum = 347
Network latency average = 29.7571
	minimum = 6
	maximum = 258
Slowest packet = 1475026
Flit latency average = 34.5232
	minimum = 6
	maximum = 257
Slowest flit = 3732980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0698698
	minimum = 0.045053 (at node 0)
	maximum = 0.278931 (at node 20)
Accepted packet rate average = 0.0698698
	minimum = 0.045053 (at node 0)
	maximum = 0.278931 (at node 20)
Injected flit rate average = 0.112044
	minimum = 0.0788428 (at node 15)
	maximum = 0.301016 (at node 20)
Accepted flit rate average= 0.112044
	minimum = 0.0556537 (at node 0)
	maximum = 0.552341 (at node 20)
Injected packet length average = 1.60361
Accepted packet length average = 1.60361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8829 (10 samples)
	minimum = 6 (10 samples)
	maximum = 246.7 (10 samples)
Network latency average = 21.2254 (10 samples)
	minimum = 6 (10 samples)
	maximum = 187.6 (10 samples)
Flit latency average = 20.6138 (10 samples)
	minimum = 6 (10 samples)
	maximum = 186.4 (10 samples)
Fragmentation average = 0.018669 (10 samples)
	minimum = 0 (10 samples)
	maximum = 71.4 (10 samples)
Injected packet rate average = 0.0597626 (10 samples)
	minimum = 0.04209 (10 samples)
	maximum = 0.147449 (10 samples)
Accepted packet rate average = 0.0597626 (10 samples)
	minimum = 0.04209 (10 samples)
	maximum = 0.147449 (10 samples)
Injected flit rate average = 0.119052 (10 samples)
	minimum = 0.0668329 (10 samples)
	maximum = 0.245816 (10 samples)
Accepted flit rate average = 0.119052 (10 samples)
	minimum = 0.0732255 (10 samples)
	maximum = 0.322278 (10 samples)
Injected packet size average = 1.99208 (10 samples)
Accepted packet size average = 1.99208 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 9 sec (369 sec)
gpgpu_simulation_rate = 31362 (inst/sec)
gpgpu_simulation_rate = 1511 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,557748)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,557748)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,557748)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,557748)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(9,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(11,0,0) tid=(399,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(14,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 558248  inst.: 11875081 (ipc=604.6) sim_rate=32094 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: cycles simulated: 558748  inst.: 11886002 (ipc=313.2) sim_rate=32037 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: cycles simulated: 560248  inst.: 11905105 (ipc=132.9) sim_rate=32002 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: cycles simulated: 561248  inst.: 11920439 (ipc=99.3) sim_rate=31958 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 17:02:43 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 562748  inst.: 11945562 (ipc=74.6) sim_rate=31940 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 17:02:44 2019
GPGPU-Sim uArch: cycles simulated: 563748  inst.: 11964301 (ipc=65.2) sim_rate=31904 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: cycles simulated: 565248  inst.: 11991915 (ipc=55.9) sim_rate=31893 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: cycles simulated: 566248  inst.: 12010242 (ipc=51.5) sim_rate=31857 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 17:02:47 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,0,0) tid=(463,0,0)
GPGPU-Sim uArch: cycles simulated: 567748  inst.: 12036981 (ipc=46.4) sim_rate=31843 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: cycles simulated: 568748  inst.: 12054660 (ipc=43.8) sim_rate=31806 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: cycles simulated: 570248  inst.: 12082774 (ipc=40.8) sim_rate=31796 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: cycles simulated: 571248  inst.: 12100901 (ipc=39.1) sim_rate=31760 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 572248  inst.: 12118380 (ipc=37.6) sim_rate=31723 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 17:02:52 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(11,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 573748  inst.: 12145166 (ipc=35.8) sim_rate=31710 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: cycles simulated: 574748  inst.: 12163051 (ipc=34.7) sim_rate=31674 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 17:02:54 2019
GPGPU-Sim uArch: cycles simulated: 576248  inst.: 12189053 (ipc=33.3) sim_rate=31659 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: cycles simulated: 577248  inst.: 12206130 (ipc=32.5) sim_rate=31622 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 17:02:56 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(30,0,0) tid=(268,0,0)
GPGPU-Sim uArch: cycles simulated: 578748  inst.: 12231857 (ipc=31.4) sim_rate=31606 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: cycles simulated: 579748  inst.: 12250371 (ipc=30.8) sim_rate=31573 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: cycles simulated: 581248  inst.: 12278214 (ipc=30.0) sim_rate=31563 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23959,557748), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23960,557748)
GPGPU-Sim uArch: cycles simulated: 582748  inst.: 12312105 (ipc=29.6) sim_rate=31569 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:03:00 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(40,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 583748  inst.: 12330775 (ipc=29.2) sim_rate=31536 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26884,557748), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26885,557748)
GPGPU-Sim uArch: cycles simulated: 585248  inst.: 12366466 (ipc=28.9) sim_rate=31547 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28578,557748), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28579,557748)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28769,557748), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28770,557748)
GPGPU-Sim uArch: cycles simulated: 586748  inst.: 12411013 (ipc=28.9) sim_rate=31580 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:03:03 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(39,0,0) tid=(354,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29490,557748), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29491,557748)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30318,557748), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30319,557748)
GPGPU-Sim uArch: cycles simulated: 588248  inst.: 12457844 (ipc=29.0) sim_rate=31618 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30558,557748), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30559,557748)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31000,557748), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31001,557748)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31341,557748), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31342,557748)
GPGPU-Sim uArch: cycles simulated: 589248  inst.: 12499211 (ipc=29.4) sim_rate=31643 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31821,557748), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31822,557748)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(16,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32016,557748), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32017,557748)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32738,557748), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32739,557748)
GPGPU-Sim uArch: cycles simulated: 590748  inst.: 12552563 (ipc=29.7) sim_rate=31698 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33305,557748), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33306,557748)
GPGPU-Sim uArch: cycles simulated: 591748  inst.: 12581339 (ipc=29.7) sim_rate=31691 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34519,557748), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34520,557748)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(33,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 593248  inst.: 12615125 (ipc=29.4) sim_rate=31696 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36929,557748), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36930,557748)
GPGPU-Sim uArch: cycles simulated: 594748  inst.: 12649455 (ipc=29.1) sim_rate=31702 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37203,557748), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37204,557748)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37240,557748), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37241,557748)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37540,557748), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37541,557748)
GPGPU-Sim uArch: cycles simulated: 595748  inst.: 12690428 (ipc=29.4) sim_rate=31726 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38376,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38769,557748), 1 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 597248  inst.: 12724662 (ipc=29.2) sim_rate=31732 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40452,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40825,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40838,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40858,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40874,557748), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 598748  inst.: 12756250 (ipc=28.9) sim_rate=31731 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41151,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41309,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41650,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42051,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42113,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42399,557748), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 600248  inst.: 12791529 (ipc=28.7) sim_rate=31740 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42593,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42627,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42940,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42987,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43209,557748), 2 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(58,0,0) tid=(398,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43275,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43749,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43902,557748), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43996,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44102,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44372,557748), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 602248  inst.: 12841787 (ipc=28.5) sim_rate=31786 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44668,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45045,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45574,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45838,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46166,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46409,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46455,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 604248  inst.: 12884734 (ipc=28.2) sim_rate=31814 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (46535,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47203,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (47509,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (47629,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47670,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48168,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (48367,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48903,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49404,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49436,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49551,557748), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49644,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 607748  inst.: 12919236 (ipc=26.9) sim_rate=31820 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50328,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (51539,557748), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 51540
gpu_sim_insn = 1348629
gpu_ipc =      26.1666
gpu_tot_sim_cycle = 609288
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      21.2074
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2022951
gpu_stall_icnt2sh    = 4470230
gpu_total_sim_rate=31826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764350
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 97904, Miss = 60548, Miss_rate = 0.618, Pending_hits = 4772, Reservation_fails = 444012
	L1D_cache_core[1]: Access = 80722, Miss = 49456, Miss_rate = 0.613, Pending_hits = 3919, Reservation_fails = 392147
	L1D_cache_core[2]: Access = 85227, Miss = 52735, Miss_rate = 0.619, Pending_hits = 4218, Reservation_fails = 416377
	L1D_cache_core[3]: Access = 86493, Miss = 53358, Miss_rate = 0.617, Pending_hits = 4204, Reservation_fails = 414771
	L1D_cache_core[4]: Access = 81668, Miss = 50430, Miss_rate = 0.618, Pending_hits = 3978, Reservation_fails = 407193
	L1D_cache_core[5]: Access = 83444, Miss = 51119, Miss_rate = 0.613, Pending_hits = 4042, Reservation_fails = 403504
	L1D_cache_core[6]: Access = 85377, Miss = 52836, Miss_rate = 0.619, Pending_hits = 4142, Reservation_fails = 407334
	L1D_cache_core[7]: Access = 82566, Miss = 51173, Miss_rate = 0.620, Pending_hits = 4095, Reservation_fails = 410913
	L1D_cache_core[8]: Access = 84123, Miss = 51617, Miss_rate = 0.614, Pending_hits = 4010, Reservation_fails = 410377
	L1D_cache_core[9]: Access = 95291, Miss = 59707, Miss_rate = 0.627, Pending_hits = 4940, Reservation_fails = 445052
	L1D_cache_core[10]: Access = 83181, Miss = 51825, Miss_rate = 0.623, Pending_hits = 4121, Reservation_fails = 412147
	L1D_cache_core[11]: Access = 91779, Miss = 56038, Miss_rate = 0.611, Pending_hits = 4517, Reservation_fails = 425956
	L1D_cache_core[12]: Access = 81788, Miss = 50088, Miss_rate = 0.612, Pending_hits = 3942, Reservation_fails = 404275
	L1D_cache_core[13]: Access = 84516, Miss = 52780, Miss_rate = 0.624, Pending_hits = 4094, Reservation_fails = 415241
	L1D_cache_core[14]: Access = 86847, Miss = 53178, Miss_rate = 0.612, Pending_hits = 4235, Reservation_fails = 418443
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 796888
	L1D_total_cache_miss_rate = 0.6173
	L1D_total_cache_pending_hits = 63229
	L1D_total_cache_reservation_fails = 6227742
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 426785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 565621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5557330
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 670412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3035, 2979, 3398, 2491, 2998, 2575, 2499, 2586, 3061, 3016, 3426, 2560, 2517, 3005, 3001, 3035, 1796, 1770, 2312, 1796, 1824, 2195, 2254, 1785, 1608, 2260, 2297, 1826, 1826, 1815, 1811, 1744, 1396, 1357, 1293, 1815, 1355, 1355, 1338, 1767, 1376, 1804, 1808, 1350, 1808, 1793, 1313, 1331, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 7201502
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 565621
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7198091
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11799763	W0_Idle:1487345	W0_Scoreboard:1728854	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4524968 {8:565621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76924456 {136:565621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 308 
maxdqlatency = 0 
maxmflatency = 1240 
averagemflatency = 378 
max_icnt2mem_latency = 825 
max_icnt2sh_latency = 601046 
mrq_lat_table:78776 	3280 	2532 	7553 	17501 	3827 	815 	219 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142132 	534916 	124007 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	160807 	48032 	81283 	206929 	211298 	91782 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18675 	289071 	242128 	15258 	504 	0 	0 	1 	6 	22 	465 	10106 	35139 	72595 	35664 	74140 	7310 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	197 	1023 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        16        44        41        32        32        30        31        48        27        25        50        11        15        19        14 
dram[1]:        18        15        56        54        31        31        31        32        46        28        32        22        13        24        12        16 
dram[2]:        16        14        40        39        31        29        32        27        44        55        51        29        14        12        12        15 
dram[3]:        16        16        47        53        34        29        25        26        45        54        54        46        15        22        10        10 
dram[4]:        17        16        45        48        33        28        30        29        41        56        54        49        13        12        20        12 
dram[5]:        16        15        53        58        33        28        31        30        46        36        40        42        14        17        16        11 
maximum service time to same row:
dram[0]:     26147     15531     24932     35469     10501     16574     16479     14088     11211     23295     11416     14747     11810     11729     20745     12890 
dram[1]:     52802     19121     60405     11547     35842     11470     12702     19656     18487     11297     16842     18741     10715     11935     31482     14812 
dram[2]:     22145     30165     17885     13656     10607     11171     12018     12497     10339      9927     16454     16828     12367     10414     12028     15979 
dram[3]:     21758     19616     12357     20926      9756     13275     16805     18059     13112     23477     13628     12951      9330     19188     22025     13194 
dram[4]:     27759     15800     29820     18998     27654     10315     26107     14528     11116     10672      6197     21072     17819     10585     10212     15341 
dram[5]:     45493     22335     40951     23553     16677     16703     27965     19650     11782     10946     10163     22773     18469     18347     22164     26510 
average row accesses per activate:
dram[0]:  2.188184  2.011338  2.218543  2.084445  2.098784  1.978654  2.054517  1.935385  2.097477  2.141304  2.118252  2.081855  2.108217  2.115063  2.260388  2.094629 
dram[1]:  2.076419  2.244648  2.338785  2.097674  2.116162  1.926421  2.052459  1.951104  2.110577  2.051656  2.083750  1.976398  2.080160  2.040598  2.412463  2.002611 
dram[2]:  2.006742  2.171429  2.126609  2.193548  1.980165  1.996914  2.019418  1.959361  2.016510  2.099164  2.146540  2.118012  2.021645  2.244292  2.210227  2.263158 
dram[3]:  2.197675  2.217703  2.079812  2.274600  1.965574  2.082456  1.916286  2.067358  2.088889  2.077016  1.980964  2.046135  2.060606  2.147436  2.118784  2.101299 
dram[4]:  2.142857  2.000000  2.079832  2.205184  2.000000  1.986278  1.983333  2.030257  2.091647  2.029740  2.080808  2.169251  2.059701  2.102138  2.257218  2.224747 
dram[5]:  2.235294  2.040201  2.168889  2.097506  2.114809  2.013029  2.025723  1.930233  2.211823  2.074699  2.008506  2.016393  2.086873  2.093182  2.150127  2.187861 
average row locality = 114505/54990 = 2.082288
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1000       887       894       836      1144       991      1116      1054      1410      1320      1219      1111       992       950       816       819 
dram[1]:       951       734       883       793      1026       949      1058      1062      1361      1194      1266      1203       979       903       813       767 
dram[2]:       893       912       900       928       980      1086      1046      1166      1282      1358      1168      1275       877       949       778       860 
dram[3]:       756       927       783       867       998      1006      1089      1016      1282      1320      1185      1202       962       976       767       809 
dram[4]:       960       884       893       914      1094       975      1129      1134      1383      1259      1223      1239      1033       857       860       881 
dram[5]:       950       812       867       795      1035      1043      1055      1060      1365      1333      1249      1201      1020       896       845       757 
total reads: 97905
bank skew: 1410/734 = 1.92
chip skew: 16718/15942 = 1.05
number of total write accesses:
dram[0]:         0         0       111       102       237       214       203       204       419       453       429       415        60        61         0         0 
dram[1]:         0         0       118       109       231       203       194       175       395       355       401       388        59        52         0         0 
dram[2]:         0         0        91        92       218       208       202       184       428       399       414       430        57        34         0         0 
dram[3]:         0         0       103       127       201       181       170       181       410       406       376       439        58        29         0         0 
dram[4]:         0         0        97       107       270       183       180       208       420       379       425       440        71        28         0         0 
dram[5]:         0         0       109       130       236       193       205       185       431       389       404       398        61        25         0         0 
total reads: 16600
min_bank_accesses = 0!
chip skew: 2908/2680 = 1.09
average mf latency per bank:
dram[0]:       1230      1373      1230      1307      4267      4955      5634      5833      1580      1553      1631      1780      1406      1464      1505      1438
dram[1]:       1271      1762      1151      1425      4581      5847      5908      6412      1609      1821      1622      1785      1407      1622      1459      1623
dram[2]:       1398      1473      1288      1346      5187      5408      6320      6114      1739      1722      1751      1700      1574      2623      1604      1481
dram[3]:       1453      1417      1335      1340      4857      5829      5629      6769      1640      1767      1735      1744      1317      1545      1444      1530
dram[4]:       1313      1476      1324      1339      4509      6169      5846      6245      1628      1874      1706      1754      1336      1672      1391      1530
dram[5]:       1379      1521      1328      1344      5188      5478      6468      6190      1719      1699      1880      1794      1491      1532      1498      1545
maximum mf latency per bank:
dram[0]:        895      1031       908      1006       946       939       897      1001       971       935       943       903       938       895       881       898
dram[1]:        892       964       901       888       867      1024       896       952       925       966       933       980       970       960       806      1009
dram[2]:        979       975       877       903       963      1020       990       983       877       965       912       975       953      1033       966       901
dram[3]:        857       954       881      1029       938       985       918      1068      1029      1095       894      1060       896      1053       886      1010
dram[4]:        896      1015       973      1025       923      1023       910      1062      1004      1093       941      1064       955       945       905       923
dram[5]:       1037       949       887      1090      1021      1042       972      1024       950      1240       945      1154       941      1016       889      1052

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804253 n_nop=748378 n_act=9300 n_pre=9284 n_req=19467 n_rd=33118 n_write=4173 bw_util=0.09273
n_activity=325642 dram_eff=0.229
bk0: 2000a 786928i bk1: 1774a 787943i bk2: 1788a 786199i bk3: 1672a 786530i bk4: 2288a 776980i bk5: 1982a 779461i bk6: 2232a 777231i bk7: 2108a 777033i bk8: 2820a 767187i bk9: 2640a 767998i bk10: 2438a 768137i bk11: 2222a 770253i bk12: 1984a 782643i bk13: 1900a 783837i bk14: 1632a 789015i bk15: 1638a 788847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.217628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804253 n_nop=750645 n_act=8958 n_pre=8942 n_req=18622 n_rd=31884 n_write=3824 bw_util=0.0888
n_activity=319809 dram_eff=0.2233
bk0: 1902a 787247i bk1: 1468a 791910i bk2: 1766a 787420i bk3: 1586a 787831i bk4: 2052a 780826i bk5: 1898a 780029i bk6: 2116a 778845i bk7: 2124a 778651i bk8: 2722a 768962i bk9: 2388a 771897i bk10: 2532a 769430i bk11: 2406a 769387i bk12: 1958a 783019i bk13: 1806a 784756i bk14: 1626a 790293i bk15: 1534a 789794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.185282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804253 n_nop=748942 n_act=9215 n_pre=9199 n_req=19215 n_rd=32916 n_write=3981 bw_util=0.09175
n_activity=324573 dram_eff=0.2274
bk0: 1786a 787678i bk1: 1824a 788170i bk2: 1800a 786354i bk3: 1856a 785766i bk4: 1960a 779884i bk5: 2172a 777850i bk6: 2092a 778381i bk7: 2332a 775128i bk8: 2564a 768418i bk9: 2716a 767528i bk10: 2336a 769970i bk11: 2550a 766936i bk12: 1754a 784449i bk13: 1898a 785003i bk14: 1556a 789309i bk15: 1720a 788642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.208533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804253 n_nop=750549 n_act=8982 n_pre=8966 n_req=18626 n_rd=31890 n_write=3866 bw_util=0.08892
n_activity=319414 dram_eff=0.2239
bk0: 1512a 791148i bk1: 1854a 788592i bk2: 1566a 788049i bk3: 1734a 786850i bk4: 1996a 780265i bk5: 2012a 781175i bk6: 2178a 778208i bk7: 2032a 779987i bk8: 2564a 769319i bk9: 2640a 768602i bk10: 2370a 770673i bk11: 2404a 768415i bk12: 1924a 783557i bk13: 1952a 784933i bk14: 1534a 789692i bk15: 1618a 789136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.183839
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804253 n_nop=748039 n_act=9384 n_pre=9368 n_req=19526 n_rd=33436 n_write=4026 bw_util=0.09316
n_activity=326240 dram_eff=0.2297
bk0: 1920a 786813i bk1: 1768a 787600i bk2: 1786a 785554i bk3: 1828a 785552i bk4: 2188a 775891i bk5: 1950a 779686i bk6: 2258a 776317i bk7: 2268a 775693i bk8: 2766a 767180i bk9: 2518a 768563i bk10: 2446a 767239i bk11: 2478a 767904i bk12: 2066a 780917i bk13: 1714a 786238i bk14: 1720a 788317i bk15: 1762a 788164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804253 n_nop=749431 n_act=9151 n_pre=9135 n_req=19049 n_rd=32566 n_write=3970 bw_util=0.09086
n_activity=324803 dram_eff=0.225
bk0: 1900a 788317i bk1: 1624a 789691i bk2: 1734a 786990i bk3: 1590a 787394i bk4: 2070a 779774i bk5: 2086a 779759i bk6: 2110a 778774i bk7: 2120a 777484i bk8: 2730a 768496i bk9: 2666a 768680i bk10: 2498a 768380i bk11: 2402a 768893i bk12: 2040a 782215i bk13: 1792a 786090i bk14: 1690a 788491i bk15: 1514a 790808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.186665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65820, Miss = 8591, Miss_rate = 0.131, Pending_hits = 71, Reservation_fails = 548
L2_cache_bank[1]: Access = 66006, Miss = 7968, Miss_rate = 0.121, Pending_hits = 52, Reservation_fails = 540
L2_cache_bank[2]: Access = 65915, Miss = 8337, Miss_rate = 0.126, Pending_hits = 76, Reservation_fails = 115
L2_cache_bank[3]: Access = 66329, Miss = 7605, Miss_rate = 0.115, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 66567, Miss = 7924, Miss_rate = 0.119, Pending_hits = 53, Reservation_fails = 344
L2_cache_bank[5]: Access = 70040, Miss = 8534, Miss_rate = 0.122, Pending_hits = 59, Reservation_fails = 890
L2_cache_bank[6]: Access = 65383, Miss = 7822, Miss_rate = 0.120, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[7]: Access = 67140, Miss = 8123, Miss_rate = 0.121, Pending_hits = 79, Reservation_fails = 3
L2_cache_bank[8]: Access = 66002, Miss = 8575, Miss_rate = 0.130, Pending_hits = 66, Reservation_fails = 297
L2_cache_bank[9]: Access = 67460, Miss = 8143, Miss_rate = 0.121, Pending_hits = 57, Reservation_fails = 615
L2_cache_bank[10]: Access = 67356, Miss = 8386, Miss_rate = 0.125, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 67156, Miss = 7897, Miss_rate = 0.118, Pending_hits = 76, Reservation_fails = 1
L2_total_cache_accesses = 801174
L2_total_cache_misses = 97905
L2_total_cache_miss_rate = 0.1222
L2_total_cache_pending_hits = 787
L2_total_cache_reservation_fails = 3354
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2597
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 237
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3064048
icnt_total_pkts_simt_to_mem=1036884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.1496
	minimum = 6
	maximum = 488
Network latency average = 26.6464
	minimum = 6
	maximum = 488
Slowest packet = 1536706
Flit latency average = 18.2192
	minimum = 6
	maximum = 488
Slowest flit = 3904389
Fragmentation average = 0.00879542
	minimum = 0
	maximum = 199
Injected packet rate average = 0.0858693
	minimum = 0.0672487 (at node 5)
	maximum = 0.102794 (at node 22)
Accepted packet rate average = 0.0858693
	minimum = 0.0672487 (at node 5)
	maximum = 0.102794 (at node 22)
Injected flit rate average = 0.255465
	minimum = 0.0684905 (at node 5)
	maximum = 0.50714 (at node 22)
Accepted flit rate average= 0.255465
	minimum = 0.0942569 (at node 23)
	maximum = 0.448099 (at node 14)
Injected packet length average = 2.97504
Accepted packet length average = 2.97504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.998 (11 samples)
	minimum = 6 (11 samples)
	maximum = 268.636 (11 samples)
Network latency average = 21.7182 (11 samples)
	minimum = 6 (11 samples)
	maximum = 214.909 (11 samples)
Flit latency average = 20.3961 (11 samples)
	minimum = 6 (11 samples)
	maximum = 213.818 (11 samples)
Fragmentation average = 0.0177714 (11 samples)
	minimum = 0 (11 samples)
	maximum = 83 (11 samples)
Injected packet rate average = 0.062136 (11 samples)
	minimum = 0.0443772 (11 samples)
	maximum = 0.143389 (11 samples)
Accepted packet rate average = 0.062136 (11 samples)
	minimum = 0.0443772 (11 samples)
	maximum = 0.143389 (11 samples)
Injected flit rate average = 0.131453 (11 samples)
	minimum = 0.0669836 (11 samples)
	maximum = 0.269573 (11 samples)
Accepted flit rate average = 0.131453 (11 samples)
	minimum = 0.0751374 (11 samples)
	maximum = 0.333716 (11 samples)
Injected packet size average = 2.11557 (11 samples)
Accepted packet size average = 2.11557 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 46 sec (406 sec)
gpgpu_simulation_rate = 31826 (inst/sec)
gpgpu_simulation_rate = 1500 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,609288)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,609288)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,609288)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,609288)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(10,0,0) tid=(423,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(22,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(14,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 609788  inst.: 13176278 (ipc=509.7) sim_rate=32374 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (506,609288), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(507,609288)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (517,609288), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(518,609288)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (518,609288), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(519,609288)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (522,609288), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(523,609288)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (530,609288), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(531,609288)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (534,609288), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(535,609288)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (536,609288), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(537,609288)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (537,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (537,609288), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(538,609288)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(538,609288)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (539,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (539,609288), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(540,609288)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(540,609288)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (545,609288), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(546,609288)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (552,609288), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(553,609288)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (553,609288), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(554,609288)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (557,609288), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(558,609288)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (569,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (569,609288), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(570,609288)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(570,609288)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (572,609288), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(573,609288)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (578,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (582,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (600,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (603,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (604,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (607,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (610,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (617,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (626,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (628,609288), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(45,0,0) tid=(359,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (631,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (631,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (651,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (659,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (659,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (659,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (660,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (664,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (667,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (670,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (670,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (685,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (693,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (713,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (714,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (715,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (721,609288), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (958,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (967,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (974,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (975,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (976,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (976,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (979,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (983,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (987,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 610288  inst.: 13361750 (ipc=440.3) sim_rate=32749 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1004,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1010,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1010,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1020,609288), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1052,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1053,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1076,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1076,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1077,609288), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 2.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1078
gpu_sim_insn = 450048
gpu_ipc =     417.4842
gpu_tot_sim_cycle = 610366
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      21.9073
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2022951
gpu_stall_icnt2sh    = 4470324
gpu_total_sim_rate=32773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773390
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 97968, Miss = 60564, Miss_rate = 0.618, Pending_hits = 4820, Reservation_fails = 444012
	L1D_cache_core[1]: Access = 80786, Miss = 49472, Miss_rate = 0.612, Pending_hits = 3967, Reservation_fails = 392147
	L1D_cache_core[2]: Access = 85307, Miss = 52755, Miss_rate = 0.618, Pending_hits = 4278, Reservation_fails = 416377
	L1D_cache_core[3]: Access = 86541, Miss = 53370, Miss_rate = 0.617, Pending_hits = 4240, Reservation_fails = 414771
	L1D_cache_core[4]: Access = 81732, Miss = 50446, Miss_rate = 0.617, Pending_hits = 4026, Reservation_fails = 407193
	L1D_cache_core[5]: Access = 83500, Miss = 51133, Miss_rate = 0.612, Pending_hits = 4084, Reservation_fails = 403504
	L1D_cache_core[6]: Access = 85425, Miss = 52848, Miss_rate = 0.619, Pending_hits = 4178, Reservation_fails = 407334
	L1D_cache_core[7]: Access = 82646, Miss = 51193, Miss_rate = 0.619, Pending_hits = 4155, Reservation_fails = 410913
	L1D_cache_core[8]: Access = 84187, Miss = 51633, Miss_rate = 0.613, Pending_hits = 4058, Reservation_fails = 410377
	L1D_cache_core[9]: Access = 95355, Miss = 59723, Miss_rate = 0.626, Pending_hits = 4988, Reservation_fails = 445052
	L1D_cache_core[10]: Access = 83245, Miss = 51841, Miss_rate = 0.623, Pending_hits = 4169, Reservation_fails = 412147
	L1D_cache_core[11]: Access = 91859, Miss = 56058, Miss_rate = 0.610, Pending_hits = 4577, Reservation_fails = 425956
	L1D_cache_core[12]: Access = 81868, Miss = 50108, Miss_rate = 0.612, Pending_hits = 4002, Reservation_fails = 404275
	L1D_cache_core[13]: Access = 84596, Miss = 52800, Miss_rate = 0.624, Pending_hits = 4154, Reservation_fails = 415241
	L1D_cache_core[14]: Access = 86911, Miss = 53194, Miss_rate = 0.612, Pending_hits = 4283, Reservation_fails = 418443
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 797138
	L1D_total_cache_miss_rate = 0.6170
	L1D_total_cache_pending_hits = 63979
	L1D_total_cache_reservation_fails = 6227742
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 426785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 565871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5557330
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 670412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3065, 3009, 3428, 2521, 3028, 2605, 2529, 2616, 3091, 3046, 3456, 2590, 2547, 3035, 3031, 3065, 1811, 1785, 2327, 1811, 1839, 2210, 2269, 1800, 1623, 2275, 2312, 1841, 1841, 1830, 1826, 1759, 1411, 1372, 1308, 1830, 1370, 1370, 1353, 1782, 1391, 1819, 1823, 1365, 1823, 1808, 1328, 1346, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 7201502
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 565871
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7198091
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11800275	W0_Idle:1487838	W0_Scoreboard:1741651	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4526968 {8:565871,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76958456 {136:565871,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 308 
maxdqlatency = 0 
maxmflatency = 1240 
averagemflatency = 378 
max_icnt2mem_latency = 825 
max_icnt2sh_latency = 601046 
mrq_lat_table:78872 	3293 	2548 	7576 	17536 	3856 	816 	219 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142169 	535129 	124007 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	161057 	48032 	81283 	206929 	211298 	91782 	1043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18827 	289164 	242133 	15258 	504 	0 	0 	1 	6 	22 	465 	10106 	35139 	72595 	35664 	74140 	7310 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	1024 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        16        44        41        32        32        30        31        48        27        25        50        11        15        19        14 
dram[1]:        18        15        56        54        31        31        31        32        46        28        32        22        13        24        12        16 
dram[2]:        16        14        40        39        31        29        32        27        44        55        51        29        14        12        12        15 
dram[3]:        16        16        47        53        34        29        25        26        45        54        54        46        15        22        10        10 
dram[4]:        17        16        45        48        33        28        30        29        41        56        54        49        13        12        20        12 
dram[5]:        16        15        53        58        33        28        31        30        46        36        40        42        14        17        16        11 
maximum service time to same row:
dram[0]:     26147     15531     24932     35469     10501     16574     16479     14088     11211     23295     11416     14747     11810     11729     20745     12890 
dram[1]:     52802     19121     60405     11547     35842     11470     12702     19656     18487     11297     16842     18741     10715     11935     31482     14812 
dram[2]:     22145     30165     17885     13656     10607     11171     12018     12497     10339      9927     16454     16828     12367     10414     12028     15979 
dram[3]:     21758     19616     12357     20926      9756     13275     16805     18059     13112     23477     13628     12951      9330     19188     22025     13194 
dram[4]:     27759     15800     29820     18998     27654     10315     26107     14528     11116     10672      6197     21072     17819     10585     10212     15341 
dram[5]:     45493     22335     40951     23553     16677     16703     27965     19650     11782     10946     10163     22773     18469     18347     22164     26510 
average row accesses per activate:
dram[0]:  2.188184  2.011338  2.218543  2.084445  2.116844  2.006557  2.054517  1.935385  2.097477  2.141304  2.118252  2.081855  2.108217  2.115063  2.260388  2.094629 
dram[1]:  2.076419  2.244648  2.338785  2.097674  2.142857  1.958194  2.052459  1.951104  2.110577  2.051656  2.083750  1.976398  2.080160  2.040598  2.412463  2.002611 
dram[2]:  2.006742  2.171429  2.126609  2.193548  2.011551  2.024691  2.019418  1.959361  2.016510  2.099164  2.146540  2.118012  2.021645  2.244292  2.210227  2.263158 
dram[3]:  2.197675  2.217703  2.079812  2.274600  1.993453  2.112084  1.916286  2.067358  2.088889  2.077016  1.980964  2.046135  2.060606  2.147436  2.118784  2.101299 
dram[4]:  2.142857  2.000000  2.079832  2.205184  2.026393  2.012007  1.983333  2.030257  2.091647  2.029740  2.080808  2.169251  2.059701  2.102138  2.257218  2.224747 
dram[5]:  2.235294  2.040201  2.168889  2.097506  2.143095  2.039088  2.025723  1.930233  2.211823  2.074699  2.008506  2.016393  2.086873  2.093182  2.150127  2.187861 
average row locality = 114718/54996 = 2.085933
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1000       887       894       836      1158      1010      1116      1054      1410      1320      1219      1111       992       950       816       819 
dram[1]:       951       734       883       793      1044       968      1058      1062      1361      1194      1266      1203       979       903       813       767 
dram[2]:       893       912       900       928      1001      1104      1046      1166      1282      1358      1168      1275       877       949       778       860 
dram[3]:       756       927       783       867      1017      1025      1089      1016      1282      1320      1185      1202       962       976       767       809 
dram[4]:       960       884       893       914      1112       990      1129      1134      1383      1259      1223      1239      1033       857       860       881 
dram[5]:       950       812       867       795      1052      1059      1055      1060      1365      1333      1249      1201      1020       896       845       757 
total reads: 98118
bank skew: 1410/734 = 1.92
chip skew: 16751/15979 = 1.05
number of total write accesses:
dram[0]:         0         0       111       102       237       214       203       204       419       453       429       415        60        61         0         0 
dram[1]:         0         0       118       109       231       203       194       175       395       355       401       388        59        52         0         0 
dram[2]:         0         0        91        92       218       208       202       184       428       399       414       430        57        34         0         0 
dram[3]:         0         0       103       127       201       181       170       181       410       406       376       439        58        29         0         0 
dram[4]:         0         0        97       107       270       183       180       208       420       379       425       440        71        28         0         0 
dram[5]:         0         0       109       130       236       193       205       185       431       389       404       398        61        25         0         0 
total reads: 16600
min_bank_accesses = 0!
chip skew: 2908/2680 = 1.09
average mf latency per bank:
dram[0]:       1230      1373      1230      1307      4227      4883      5634      5833      1580      1553      1631      1780      1406      1464      1505      1438
dram[1]:       1271      1762      1151      1425      4521      5757      5908      6412      1609      1821      1622      1785      1407      1622      1459      1623
dram[2]:       1398      1473      1288      1346      5103      5338      6320      6114      1739      1722      1751      1700      1574      2623      1604      1481
dram[3]:       1453      1417      1335      1340      4786      5742      5629      6769      1640      1767      1735      1744      1317      1545      1444      1530
dram[4]:       1313      1476      1324      1339      4454      6094      5846      6245      1628      1874      1706      1754      1336      1672      1391      1530
dram[5]:       1379      1521      1328      1344      5124      5412      6468      6190      1719      1699      1880      1794      1491      1532      1498      1545
maximum mf latency per bank:
dram[0]:        895      1031       908      1006       946       939       897      1001       971       935       943       903       938       895       881       898
dram[1]:        892       964       901       888       867      1024       896       952       925       966       933       980       970       960       806      1009
dram[2]:        979       975       877       903       963      1020       990       983       877       965       912       975       953      1033       966       901
dram[3]:        857       954       881      1029       938       985       918      1068      1029      1095       894      1060       896      1053       886      1010
dram[4]:        896      1015       973      1025       923      1023       910      1062      1004      1093       941      1064       955       945       905       923
dram[5]:       1037       949       887      1090      1021      1042       972      1024       950      1240       945      1154       941      1016       889      1052

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805675 n_nop=749730 n_act=9302 n_pre=9286 n_req=19500 n_rd=33184 n_write=4173 bw_util=0.09273
n_activity=325918 dram_eff=0.2292
bk0: 2000a 788351i bk1: 1774a 789366i bk2: 1788a 787622i bk3: 1672a 787954i bk4: 2316a 778294i bk5: 2020a 780689i bk6: 2232a 778650i bk7: 2108a 778454i bk8: 2820a 768608i bk9: 2640a 769419i bk10: 2438a 769558i bk11: 2222a 771674i bk12: 1984a 784064i bk13: 1900a 785258i bk14: 1632a 790438i bk15: 1638a 790270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.21815
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805675 n_nop=751991 n_act=8959 n_pre=8943 n_req=18659 n_rd=31958 n_write=3824 bw_util=0.08882
n_activity=320097 dram_eff=0.2236
bk0: 1902a 788669i bk1: 1468a 793332i bk2: 1766a 788842i bk3: 1586a 789254i bk4: 2088a 782132i bk5: 1936a 781275i bk6: 2116a 780266i bk7: 2124a 780073i bk8: 2722a 770384i bk9: 2388a 773319i bk10: 2532a 770852i bk11: 2406a 770809i bk12: 1958a 784441i bk13: 1806a 786178i bk14: 1626a 791715i bk15: 1534a 791216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.185632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805675 n_nop=750284 n_act=9216 n_pre=9200 n_req=19254 n_rd=32994 n_write=3981 bw_util=0.09179
n_activity=324894 dram_eff=0.2276
bk0: 1786a 789100i bk1: 1824a 789592i bk2: 1800a 787776i bk3: 1856a 787188i bk4: 2002a 781170i bk5: 2208a 779079i bk6: 2092a 779803i bk7: 2332a 776550i bk8: 2564a 769840i bk9: 2716a 768950i bk10: 2336a 771392i bk11: 2550a 768358i bk12: 1754a 785871i bk13: 1898a 786425i bk14: 1556a 790731i bk15: 1720a 790064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.208899
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805675 n_nop=751891 n_act=8984 n_pre=8968 n_req=18664 n_rd=31966 n_write=3866 bw_util=0.08895
n_activity=319729 dram_eff=0.2241
bk0: 1512a 792570i bk1: 1854a 790014i bk2: 1566a 789471i bk3: 1734a 788272i bk4: 2034a 781564i bk5: 2050a 782389i bk6: 2178a 779629i bk7: 2032a 781409i bk8: 2564a 770741i bk9: 2640a 770024i bk10: 2370a 772095i bk11: 2404a 769837i bk12: 1924a 784979i bk13: 1952a 786355i bk14: 1534a 791114i bk15: 1618a 790558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.184542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805675 n_nop=749395 n_act=9384 n_pre=9368 n_req=19559 n_rd=33502 n_write=4026 bw_util=0.09316
n_activity=326492 dram_eff=0.2299
bk0: 1920a 788235i bk1: 1768a 789022i bk2: 1786a 786976i bk3: 1828a 786974i bk4: 2224a 777214i bk5: 1980a 780953i bk6: 2258a 777739i bk7: 2268a 777115i bk8: 2766a 768602i bk9: 2518a 769985i bk10: 2446a 768661i bk11: 2478a 769326i bk12: 2066a 782339i bk13: 1714a 787660i bk14: 1720a 789739i bk15: 1762a 789586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.225452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805675 n_nop=750787 n_act=9151 n_pre=9135 n_req=19082 n_rd=32632 n_write=3970 bw_util=0.09086
n_activity=325080 dram_eff=0.2252
bk0: 1900a 789739i bk1: 1624a 791113i bk2: 1734a 788412i bk3: 1590a 788816i bk4: 2104a 781109i bk5: 2118a 781021i bk6: 2110a 780196i bk7: 2120a 778906i bk8: 2730a 769918i bk9: 2666a 770102i bk10: 2498a 769802i bk11: 2402a 770315i bk12: 2040a 783637i bk13: 1792a 787512i bk14: 1690a 789913i bk15: 1514a 792230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.186737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65840, Miss = 8605, Miss_rate = 0.131, Pending_hits = 71, Reservation_fails = 548
L2_cache_bank[1]: Access = 66028, Miss = 7987, Miss_rate = 0.121, Pending_hits = 52, Reservation_fails = 540
L2_cache_bank[2]: Access = 65935, Miss = 8355, Miss_rate = 0.127, Pending_hits = 76, Reservation_fails = 115
L2_cache_bank[3]: Access = 66349, Miss = 7624, Miss_rate = 0.115, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[4]: Access = 66589, Miss = 7945, Miss_rate = 0.119, Pending_hits = 53, Reservation_fails = 344
L2_cache_bank[5]: Access = 70060, Miss = 8552, Miss_rate = 0.122, Pending_hits = 59, Reservation_fails = 890
L2_cache_bank[6]: Access = 65405, Miss = 7841, Miss_rate = 0.120, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[7]: Access = 67160, Miss = 8142, Miss_rate = 0.121, Pending_hits = 79, Reservation_fails = 3
L2_cache_bank[8]: Access = 66024, Miss = 8593, Miss_rate = 0.130, Pending_hits = 66, Reservation_fails = 297
L2_cache_bank[9]: Access = 67480, Miss = 8158, Miss_rate = 0.121, Pending_hits = 57, Reservation_fails = 615
L2_cache_bank[10]: Access = 67378, Miss = 8403, Miss_rate = 0.125, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[11]: Access = 67176, Miss = 7913, Miss_rate = 0.118, Pending_hits = 76, Reservation_fails = 1
L2_total_cache_accesses = 801424
L2_total_cache_misses = 98118
L2_total_cache_miss_rate = 0.1224
L2_total_cache_pending_hits = 787
L2_total_cache_reservation_fails = 3354
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2597
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 237
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3065298
icnt_total_pkts_simt_to_mem=1037134
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3
	minimum = 6
	maximum = 37
Network latency average = 9.68
	minimum = 6
	maximum = 29
Slowest packet = 1602604
Flit latency average = 8.344
	minimum = 6
	maximum = 25
Slowest flit = 4101522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0171786
	minimum = 0.0111317 (at node 3)
	maximum = 0.0204082 (at node 16)
Accepted packet rate average = 0.0171786
	minimum = 0.0111317 (at node 3)
	maximum = 0.0204082 (at node 16)
Injected flit rate average = 0.0515358
	minimum = 0.0111317 (at node 3)
	maximum = 0.102041 (at node 16)
Accepted flit rate average= 0.0515358
	minimum = 0.0185529 (at node 15)
	maximum = 0.0927644 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0232 (12 samples)
	minimum = 6 (12 samples)
	maximum = 249.333 (12 samples)
Network latency average = 20.715 (12 samples)
	minimum = 6 (12 samples)
	maximum = 199.417 (12 samples)
Flit latency average = 19.3918 (12 samples)
	minimum = 6 (12 samples)
	maximum = 198.083 (12 samples)
Fragmentation average = 0.0162904 (12 samples)
	minimum = 0 (12 samples)
	maximum = 76.0833 (12 samples)
Injected packet rate average = 0.0583895 (12 samples)
	minimum = 0.0416067 (12 samples)
	maximum = 0.133141 (12 samples)
Accepted packet rate average = 0.0583895 (12 samples)
	minimum = 0.0416067 (12 samples)
	maximum = 0.133141 (12 samples)
Injected flit rate average = 0.124793 (12 samples)
	minimum = 0.0623293 (12 samples)
	maximum = 0.255612 (12 samples)
Accepted flit rate average = 0.124793 (12 samples)
	minimum = 0.070422 (12 samples)
	maximum = 0.313637 (12 samples)
Injected packet size average = 2.13726 (12 samples)
Accepted packet size average = 2.13726 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 48 sec (408 sec)
gpgpu_simulation_rate = 32773 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
