Source Block: hdl/library/axi_adc_trigger/axi_adc_trigger.v@502:512@HdlStmAssign
      end
      old_comp_high_a <= comp_high_a;
    end
  end

  assign passthrough_high_a_s = !old_comp_high_a & comp_high_a & first_a_h_trigger;
  assign passthrough_low_a_s = old_comp_high_a & !comp_high_a & first_a_l_trigger;
  assign comp_low_a_s = !comp_high_a;

  always @(posedge clk) begin
    if (data_valid_b == 1'b1) begin

Diff Content:
- 507   assign passthrough_high_a_s = !old_comp_high_a & comp_high_a & first_a_h_trigger;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@503:513
      old_comp_high_a <= comp_high_a;
    end
  end

  assign passthrough_high_a_s = !old_comp_high_a & comp_high_a & first_a_h_trigger;
  assign passthrough_low_a_s = old_comp_high_a & !comp_high_a & first_a_l_trigger;
  assign comp_low_a_s = !comp_high_a;

  always @(posedge clk) begin
    if (data_valid_b == 1'b1) begin
      hyst_b_high_limit <= limit_b_cmp + hysteresis_b[DW:0];

