#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 23 16:11:16 2025
# Process ID: 5188
# Current directory: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/AES_Encrypt_axi/xsim_script.tcl}
# Log file: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/xsim.log
# Journal file: /home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/xsim.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 2800.037 MHz, CPU Physical cores: 4, Host memory: 16570 MB
#-----------------------------------------------------------
source xsim.dir/AES_Encrypt_axi/xsim_script.tcl
# xsim {AES_Encrypt_axi} -autoloadwcfg -tclbatch {AES_Encrypt_axi.tcl}
Time resolution is 1 ps
source AES_Encrypt_axi.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 30 [0.00%] @ "125000"
// RTL Simulation : 1 / 30 [0.00%] @ "845000"
// RTL Simulation : 2 / 30 [0.00%] @ "1555000"
// RTL Simulation : 3 / 30 [0.00%] @ "2265000"
// RTL Simulation : 4 / 30 [0.00%] @ "2975000"
// RTL Simulation : 5 / 30 [0.00%] @ "3685000"
// RTL Simulation : 6 / 30 [0.00%] @ "4395000"
// RTL Simulation : 7 / 30 [0.00%] @ "5105000"
// RTL Simulation : 8 / 30 [0.00%] @ "5815000"
// RTL Simulation : 9 / 30 [0.00%] @ "6525000"
// RTL Simulation : 10 / 30 [0.00%] @ "7235000"
// RTL Simulation : 11 / 30 [0.00%] @ "7945000"
// RTL Simulation : 12 / 30 [0.00%] @ "8655000"
// RTL Simulation : 13 / 30 [0.00%] @ "9365000"
// RTL Simulation : 14 / 30 [0.00%] @ "10075000"
// RTL Simulation : 15 / 30 [0.00%] @ "10785000"
// RTL Simulation : 16 / 30 [0.00%] @ "11495000"
// RTL Simulation : 17 / 30 [0.00%] @ "12205000"
// RTL Simulation : 18 / 30 [0.00%] @ "12915000"
// RTL Simulation : 19 / 30 [0.00%] @ "13625000"
// RTL Simulation : 20 / 30 [0.00%] @ "14335000"
// RTL Simulation : 21 / 30 [0.00%] @ "15045000"
// RTL Simulation : 22 / 30 [0.00%] @ "15755000"
// RTL Simulation : 23 / 30 [0.00%] @ "16465000"
// RTL Simulation : 24 / 30 [0.00%] @ "17175000"
// RTL Simulation : 25 / 30 [0.00%] @ "17885000"
// RTL Simulation : 26 / 30 [0.00%] @ "18595000"
// RTL Simulation : 27 / 30 [0.00%] @ "19305000"
// RTL Simulation : 28 / 30 [0.00%] @ "20015000"
// RTL Simulation : 29 / 30 [0.00%] @ "20725000"
// RTL Simulation : 30 / 30 [100.00%] @ "21435000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21495 ns : File "/home/fluctlights/HlsProjects/AES_AntonioMateo/solution1/sim/verilog/AES_Encrypt_axi.autotb.v" Line 448
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 23 16:11:21 2025...
