$comment
	File created using the following command:
		vcd file CS141L.msim.vcd -direction
$end
$date
	Fri Feb 20 04:45:49 2015
$end
$version
	ModelSim Version 10.3c
$end
$timescale
	1ps
$end

$scope module CS141L_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " labelPassButton $end
$var reg 1 # start $end
$var reg 8 $ startAddress [7:0] $end
$var reg 1 % zero $end
$var wire 1 & clock_out $end
$var wire 1 ' currentpc [7] $end
$var wire 1 ( currentpc [6] $end
$var wire 1 ) currentpc [5] $end
$var wire 1 * currentpc [4] $end
$var wire 1 + currentpc [3] $end
$var wire 1 , currentpc [2] $end
$var wire 1 - currentpc [1] $end
$var wire 1 . currentpc [0] $end
$var wire 1 / halt_out $end
$var wire 1 0 instruction_value [7] $end
$var wire 1 1 instruction_value [6] $end
$var wire 1 2 instruction_value [5] $end
$var wire 1 3 instruction_value [4] $end
$var wire 1 4 instruction_value [3] $end
$var wire 1 5 instruction_value [2] $end
$var wire 1 6 instruction_value [1] $end
$var wire 1 7 instruction_value [0] $end
$var wire 1 8 opcode_out [3] $end
$var wire 1 9 opcode_out [2] $end
$var wire 1 : opcode_out [1] $end
$var wire 1 ; opcode_out [0] $end
$var wire 1 < orOut $end
$var wire 1 = outPCResetFlag $end
$var wire 1 > sampler $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E clock_out~output_o $end
$var wire 1 F halt_out~output_o $end
$var wire 1 G outPCResetFlag~output_o $end
$var wire 1 H orOut~output_o $end
$var wire 1 I currentpc[7]~output_o $end
$var wire 1 J currentpc[6]~output_o $end
$var wire 1 K currentpc[5]~output_o $end
$var wire 1 L currentpc[4]~output_o $end
$var wire 1 M currentpc[3]~output_o $end
$var wire 1 N currentpc[2]~output_o $end
$var wire 1 O currentpc[1]~output_o $end
$var wire 1 P currentpc[0]~output_o $end
$var wire 1 Q instruction_value[7]~output_o $end
$var wire 1 R instruction_value[6]~output_o $end
$var wire 1 S instruction_value[5]~output_o $end
$var wire 1 T instruction_value[4]~output_o $end
$var wire 1 U instruction_value[3]~output_o $end
$var wire 1 V instruction_value[2]~output_o $end
$var wire 1 W instruction_value[1]~output_o $end
$var wire 1 X instruction_value[0]~output_o $end
$var wire 1 Y opcode_out[3]~output_o $end
$var wire 1 Z opcode_out[2]~output_o $end
$var wire 1 [ opcode_out[1]~output_o $end
$var wire 1 \ opcode_out[0]~output_o $end
$var wire 1 ] inst27|5~clkctrl_outclk $end
$var wire 1 ^ inst20|outputPC[0]~8_combout $end
$var wire 1 _ startAddress[0]~input_o $end
$var wire 1 ` start~input_o $end
$var wire 1 a inst|rom~5_combout $end
$var wire 1 b inst|rom~6_combout $end
$var wire 1 c inst|rom~1_combout $end
$var wire 1 d inst|rom~2_combout $end
$var wire 1 e labelPassButton~input_o $end
$var wire 1 f sjakga|labelPassFlagOut~0_combout $end
$var wire 1 g sjakga|labelPassFlagOut~q $end
$var wire 1 h gaadsf~combout $end
$var wire 1 i sjakga|outputPCResetFlag~0_combout $end
$var wire 1 j sjakga|outputPCResetFlag~q $end
$var wire 1 k inst20|always0~0_combout $end
$var wire 1 l inst20|outputPC[0]~9 $end
$var wire 1 m inst20|outputPC[1]~10_combout $end
$var wire 1 n startAddress[1]~input_o $end
$var wire 1 o inst20|outputPC[1]~11 $end
$var wire 1 p inst20|outputPC[2]~12_combout $end
$var wire 1 q startAddress[2]~input_o $end
$var wire 1 r inst20|outputPC[2]~13 $end
$var wire 1 s inst20|outputPC[3]~14_combout $end
$var wire 1 t startAddress[3]~input_o $end
$var wire 1 u inst20|outputPC[3]~15 $end
$var wire 1 v inst20|outputPC[4]~16_combout $end
$var wire 1 w startAddress[4]~input_o $end
$var wire 1 x inst20|outputPC[4]~17 $end
$var wire 1 y inst20|outputPC[5]~18_combout $end
$var wire 1 z startAddress[5]~input_o $end
$var wire 1 { inst20|outputPC[5]~19 $end
$var wire 1 | inst20|outputPC[6]~20_combout $end
$var wire 1 } startAddress[6]~input_o $end
$var wire 1 ~ inst20|outputPC[6]~21 $end
$var wire 1 !! inst20|outputPC[7]~22_combout $end
$var wire 1 "! startAddress[7]~input_o $end
$var wire 1 #! inst|addr_reg[5]~feeder_combout $end
$var wire 1 $! inst|rom~0_combout $end
$var wire 1 %! inst|rom~3_combout $end
$var wire 1 &! inst|rom~4_combout $end
$var wire 1 '! sjakga|haltFlag~0_combout $end
$var wire 1 (! sjakga|haltFlag~q $end
$var wire 1 )! zero~input_o $end
$var wire 1 *! clk~input_o $end
$var wire 1 +! inst27|5~combout $end
$var wire 1 ,! inst|rom~7_combout $end
$var wire 1 -! inst|rom~8_combout $end
$var wire 1 .! inst|rom~9_combout $end
$var wire 1 /! sjakga|opcode~2_combout $end
$var wire 1 0! sjakga|opcode~3_combout $end
$var wire 1 1! sjakga|opcode~4_combout $end
$var wire 1 2! inst20|outputPC [7] $end
$var wire 1 3! inst20|outputPC [6] $end
$var wire 1 4! inst20|outputPC [5] $end
$var wire 1 5! inst20|outputPC [4] $end
$var wire 1 6! inst20|outputPC [3] $end
$var wire 1 7! inst20|outputPC [2] $end
$var wire 1 8! inst20|outputPC [1] $end
$var wire 1 9! inst20|outputPC [0] $end
$var wire 1 :! inst|addr_reg [7] $end
$var wire 1 ;! inst|addr_reg [6] $end
$var wire 1 <! inst|addr_reg [5] $end
$var wire 1 =! inst|addr_reg [4] $end
$var wire 1 >! inst|addr_reg [3] $end
$var wire 1 ?! inst|addr_reg [2] $end
$var wire 1 @! inst|addr_reg [1] $end
$var wire 1 A! inst|addr_reg [0] $end
$var wire 1 B! sjakga|opcode [3] $end
$var wire 1 C! sjakga|opcode [2] $end
$var wire 1 D! sjakga|opcode [1] $end
$var wire 1 E! sjakga|opcode [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
b0 $
0%
0&
0.
0-
0,
0+
0*
0)
0(
0'
0/
07
06
05
04
13
02
11
10
0;
0:
09
08
1<
0=
x>
0?
1@
xA
1B
1C
1D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
1R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
1b
0c
1d
1e
1f
0g
1h
0i
0j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
09!
08!
07!
06!
05!
04!
03!
02!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
0E!
0D!
0C!
0B!
$end
#20000
1!
1*!
0>
1+!
1]
1E
1&
1g
19!
1P
1l
1.
0^
1m
#40000
0"
0!
0e
0*!
1>
0+!
0]
0E
0&
#60000
1!
1*!
0>
1+!
1]
1E
1&
1A!
18!
09!
0P
1O
1-!
1a
0o
0l
0.
1-
1,!
0m
1^
1W
1o
16
1.!
0b
1p
1m
0T
1X
03
17
0p
#80000
0!
0*!
1>
0+!
0]
0E
0&
#100000
1!
1*!
0>
1+!
1]
1E
1&
0A!
1@!
19!
1P
1c
1l
1.
0,!
0^
0W
0o
06
0d
0m
0Q
0R
00
01
1p
#120000
0!
0*!
1>
0+!
0]
0E
0&
#140000
1!
1*!
0>
1+!
1]
1E
1&
1A!
17!
08!
09!
0P
0O
1N
0-!
0c
0a
1r
1o
0l
0.
0-
1,
0p
1m
1^
0r
0.!
1d
1b
1s
1p
0m
1T
1Q
1R
0X
13
10
11
07
0s
#160000
0!
0*!
1>
0+!
0]
0E
0&
#180000
1!
1*!
0>
1+!
1]
1E
1&
0A!
1?!
0@!
19!
1P
1-!
1a
1l
1.
0^
1.!
0b
1m
0T
1X
03
17
#200000
0!
0*!
1>
0+!
0]
0E
0&
#220000
1!
1*!
0>
1+!
1]
1E
1&
1A!
18!
09!
0P
1O
1%!
1c
0o
0l
0.
1-
1,!
0m
1^
1W
1r
1o
16
1&!
0d
0p
1m
0Q
0R
1S
0r
00
01
12
1s
1p
0s
#240000
0!
0*!
1>
0+!
0]
0E
0&
#260000
1!
1*!
0>
1+!
1]
1E
1&
0A!
1@!
19!
1P
0-!
0c
1l
1.
0,!
0^
0W
0o
06
0.!
1d
0m
1Q
1R
0X
1r
10
11
07
0p
10!
1/!
1i
0f
1s
#280000
0!
0*!
1>
0+!
0]
0E
0&
#300000
1!
1*!
0>
1+!
1]
1E
1&
0g
1A!
1D!
1C!
1B!
16!
07!
08!
09!
1j
1G
0P
0O
0N
1M
1Y
1Z
1[
0%!
1c
0u
0r
1o
0l
1k
1=
0.
0-
0,
1+
18
19
1:
0h
0s
1p
1m
1^
0H
1u
0<
0&!
0d
1v
1s
0p
0m
1'!
0i
0Q
0R
0S
00
01
02
0v
00!
0/!
0'!
#320000
0!
0*!
1>
0+!
0]
0E
0&
#340000
1!
1*!
0>
1+!
1]
1E
1&
0A!
0?!
1>!
0@!
0D!
0C!
0B!
06!
0j
0G
0M
0Y
0Z
0[
0k
0=
0+
08
09
0:
0s
#360000
0!
0*!
1>
0+!
0]
0E
0&
#380000
1!
1*!
0>
1+!
1]
1E
1&
0>!
19!
1P
0c
0a
1l
1.
0^
1d
11!
1b
1m
1T
1Q
1R
13
10
11
1/!
#400000
0!
0*!
1>
0+!
0]
0E
0&
#420000
1!
1*!
0>
1+!
1]
1E
1&
1A!
1E!
1C!
1B!
18!
09!
0P
1O
1Y
1Z
1\
1-!
1a
0o
0l
0.
1-
18
19
1;
1,!
0m
1^
1W
1o
16
1.!
01!
0b
1p
1m
0T
1X
03
17
0p
#440000
0!
0*!
1>
0+!
0]
0E
0&
#460000
1!
1*!
0>
1+!
1]
1E
1&
0A!
1@!
0E!
19!
1P
0\
1c
1l
1.
0;
0,!
0^
0W
0o
06
0d
0m
0Q
0R
00
01
1p
0/!
#480000
0!
0*!
1>
0+!
0]
0E
0&
#500000
1!
1*!
0>
1+!
1]
1E
1&
1A!
0C!
0B!
17!
08!
09!
0P
0O
1N
0Y
0Z
0-!
0c
0a
1r
1o
0l
0.
0-
1,
08
09
0p
1m
1^
0r
0.!
1d
11!
1b
1s
1p
0m
1T
1Q
1R
0X
13
10
11
07
0s
1/!
#520000
0!
0*!
1>
0+!
0]
0E
0&
#540000
1!
1*!
0>
1+!
1]
1E
1&
0A!
1?!
0@!
1E!
1C!
1B!
19!
1P
1Y
1Z
1\
1-!
1a
1l
1.
18
19
1;
0^
1.!
01!
0b
1m
0T
1X
03
17
#560000
0!
0*!
1>
0+!
0]
0E
0&
#580000
1!
1*!
0>
1+!
1]
1E
1&
1A!
0E!
18!
09!
0P
1O
0\
1%!
1c
0o
0l
0.
1-
0;
1,!
0m
1^
1W
1r
1o
16
1&!
0d
0p
1m
0Q
0R
1S
0r
00
01
12
1s
1p
10!
0/!
0s
#600000
0!
0*!
1>
0+!
0]
0E
0&
#620000
1!
1*!
0>
1+!
1]
1E
1&
0A!
1@!
1D!
0C!
0B!
19!
1P
0Y
0Z
1[
0-!
0c
1l
1.
08
09
1:
0,!
0^
0W
0o
06
0.!
1d
0m
1Q
1R
0X
1r
10
11
07
0p
1/!
1'!
1s
#640000
0!
0*!
1>
0+!
0]
0E
0&
#660000
1!
1*!
0>
1+!
1]
1E
1&
1A!
1C!
1B!
1(!
16!
07!
08!
09!
0P
0O
0N
1M
1F
1Y
1Z
0%!
1c
0u
0r
1o
0l
0.
0-
0,
1+
1/
18
19
0+!
0s
1p
1m
1^
0]
0E
1u
0&
0&!
0d
1v
1s
0p
0m
0Q
0R
0S
00
01
02
0v
00!
0/!
0'!
#680000
0!
0*!
1>
#700000
1!
1*!
0>
#720000
0!
0*!
1>
#740000
1!
1*!
0>
#760000
0!
0*!
1>
#780000
1!
1*!
0>
#800000
0!
0*!
1>
#820000
1!
1*!
0>
#840000
0!
0*!
1>
#860000
1!
1*!
0>
#880000
0!
0*!
1>
#900000
1!
1*!
0>
#920000
0!
0*!
1>
#940000
1!
1*!
0>
#960000
0!
0*!
1>
#980000
1!
1*!
0>
#1000000
