// Seed: 1572563140
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_3 = id_4 + id_2 ? id_4 : 1'd0 ? id_1 : 1;
  module_0();
  wire id_5;
  always @(posedge id_5) begin
    assign id_2 = 1;
  end
endmodule
module module_2 (
    input  wor id_0
    , id_3,
    output tri id_1
);
  assign id_1 = 1'h0;
  module_0();
  assign id_3 = id_3;
endmodule
