Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\VGAdemo\SegmentDecoder.v" into library work
Parsing module <SegmentDecoder>.
Analyzing Verilog file "G:\VGAdemo\ShiftReg.v" into library work
Parsing module <ShiftReg>.
Analyzing Verilog file "G:\VGAdemo\Seg7Remap.v" into library work
Parsing module <Seg7Remap>.
Analyzing Verilog file "G:\VGAdemo\Seg7Decode.v" into library work
Parsing module <Seg7Decode>.
Analyzing Verilog file "G:\VGAdemo\AntiJitter.v" into library work
Parsing module <AntiJitter>.
Analyzing Verilog file "G:\VGAdemo\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "G:\VGAdemo\Seg7Device.v" into library work
Parsing module <Seg7Device>.
Analyzing Verilog file "G:\VGAdemo\Keypad.v" into library work
Parsing module <Keypad>.
Analyzing Verilog file "G:\VGAdemo\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "G:\VGAdemo\Top.v" Line 55: Port dbg_keyLine is not connected to this instance
WARNING:HDLCompiler:1016 - "G:\VGAdemo\Top.v" Line 59: Port segment is not connected to this instance
WARNING:HDLCompiler:1016 - "G:\VGAdemo\Top.v" Line 76: Port rdn is not connected to this instance

Elaborating module <Top>.

Elaborating module <AntiJitter(WIDTH=4)>.

Elaborating module <Keypad>.

Elaborating module <Seg7Device>.

Elaborating module <Seg7Decode>.

Elaborating module <SegmentDecoder>.

Elaborating module <Seg7Remap>.

Elaborating module <ShiftReg(WIDTH=64)>.

Elaborating module <vgac>.
WARNING:HDLCompiler:1127 - "G:\VGAdemo\vgac.v" Line 64: Assignment to r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\VGAdemo\Top.v" Line 103: Assignment to x_sqr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\VGAdemo\Top.v" Line 104: Assignment to y_sqr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\VGAdemo\Top.v" Line 105: Assignment to r_sqr ignored, since the identifier is never used

Elaborating module <ShiftReg(WIDTH=16)>.
WARNING:HDLCompiler:634 - "G:\VGAdemo\Top.v" Line 71: Net <vga_data[11]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "G:\VGAdemo\Top.v".
INFO:Xst:3210 - "G:\VGAdemo\Top.v" line 55: Output port <dbg_keyLine> of the instance <k0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\VGAdemo\Top.v" line 59: Output port <segment> of the instance <segDevice> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\VGAdemo\Top.v" line 59: Output port <anode> of the instance <segDevice> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\VGAdemo\Top.v" line 76: Output port <row_addr> of the instance <v0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\VGAdemo\Top.v" line 76: Output port <col_addr> of the instance <v0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\VGAdemo\Top.v" line 76: Output port <rdn> of the instance <v0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <vga_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 1-bit register for signal <wasReady>.
    Found 32-bit register for signal <clkdiv>.
    Found 10-bit subtractor for signal <x[9]_GND_1_o_sub_8_OUT> created at line 93.
    Found 9-bit subtractor for signal <y[8]_GND_1_o_sub_10_OUT> created at line 95.
    Found 32-bit adder for signal <clkdiv[31]_GND_1_o_add_1_OUT> created at line 47.
    Found 10-bit adder for signal <x[9]_GND_1_o_add_8_OUT> created at line 94.
    Found 9-bit adder for signal <y[8]_GND_1_o_add_10_OUT> created at line 96.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
Unit <Top> synthesized.

Synthesizing Unit <AntiJitter>.
    Related source file is "G:\VGAdemo\AntiJitter.v".
        WIDTH = 4
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <O>.
    Found 4-bit subtractor for signal <cnt[3]_GND_2_o_sub_6_OUT> created at line 39.
    Found 4-bit adder for signal <cnt[3]_GND_2_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <AntiJitter> synthesized.

Synthesizing Unit <Keypad>.
    Related source file is "G:\VGAdemo\Keypad.v".
    Found 4-bit register for signal <keyLineX>.
    Found 1-bit register for signal <state>.
    Found 5-bit register for signal <keyLineY>.
    Found 1-bit tristate buffer for signal <keyX<3>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<2>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<1>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<0>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<4>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<3>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<2>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<1>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<0>> created at line 30
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <Keypad> synthesized.

Synthesizing Unit <Seg7Device>.
    Related source file is "G:\VGAdemo\Seg7Device.v".
    Found 4x4-bit Read Only RAM for signal <anode>
    Found 8-bit 4-to-1 multiplexer for signal <segment> created at line 36.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <Seg7Device> synthesized.

Synthesizing Unit <Seg7Decode>.
    Related source file is "G:\VGAdemo\Seg7Decode.v".
    Summary:
	no macro.
Unit <Seg7Decode> synthesized.

Synthesizing Unit <SegmentDecoder>.
    Related source file is "G:\VGAdemo\SegmentDecoder.v".
    Found 16x7-bit Read Only RAM for signal <segment>
    Summary:
	inferred   1 RAM(s).
Unit <SegmentDecoder> synthesized.

Synthesizing Unit <Seg7Remap>.
    Related source file is "G:\VGAdemo\Seg7Remap.v".
    Summary:
	no macro.
Unit <Seg7Remap> synthesized.

Synthesizing Unit <ShiftReg_1>.
    Related source file is "G:\VGAdemo\ShiftReg.v".
        WIDTH = 64
        DELAY = 12
    Found 1-bit register for signal <oe>.
    Found 12-bit register for signal <counter>.
    Found 65-bit register for signal <shift>.
    Found 12-bit adder for signal <counter[11]_GND_17_o_add_5_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg_1> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "G:\VGAdemo\vgac.v".
WARNING:Xst:647 - Input <d_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 56.
    Found 10-bit adder for signal <h_count[9]_GND_18_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_18_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row<8:0>> created at line 55.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_18_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_10_o_LessThan_18_o> created at line 60
    Found 10-bit comparator greater for signal <GND_18_o_v_count[9]_LessThan_19_o> created at line 61
    Found 10-bit comparator greater for signal <v_count[9]_PWR_10_o_LessThan_20_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgac> synthesized.

Synthesizing Unit <ShiftReg_2>.
    Related source file is "G:\VGAdemo\ShiftReg.v".
        WIDTH = 16
        DELAY = 12
    Found 1-bit register for signal <oe>.
    Found 12-bit register for signal <counter>.
    Found 17-bit register for signal <shift>.
    Found 12-bit adder for signal <counter[11]_GND_21_o_add_5_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port Read Only RAM                    : 8
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 12-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit addsub                                          : 17
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 54
 1-bit register                                        : 24
 10-bit register                                       : 4
 12-bit register                                       : 2
 17-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 18
 5-bit register                                        : 1
 65-bit register                                       : 1
 9-bit register                                        : 2
# Comparators                                          : 6
 10-bit comparator greater                             : 6
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 65-bit 2-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <segDevice>.
   It will be removed from the design.

Synthesizing (advanced) Unit <AntiJitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <AntiJitter> synthesized (advanced).

Synthesizing (advanced) Unit <Seg7Device>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clkScan>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <Seg7Device> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentDecoder>.
INFO:Xst:3231 - The small RAM <Mram_segment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment>       |          |
    -----------------------------------------------------------------------
Unit <SegmentDecoder> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftReg_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ShiftReg_1> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftReg_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ShiftReg_2> synthesized (advanced).

Synthesizing (advanced) Unit <Top>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <Top> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port distributed Read Only RAM        : 8
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 22
 10-bit up counter                                     : 2
 12-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit updown counter                                  : 17
# Registers                                            : 153
 Flip-Flops                                            : 153
# Comparators                                          : 6
 10-bit comparator greater                             : 6
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 82
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <x_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...

Optimizing unit <vgac> ...

Optimizing unit <Seg7Device> ...

Optimizing unit <ShiftReg_1> ...

Optimizing unit <ShiftReg_2> ...
WARNING:Xst:2677 - Node <clkdiv_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/col_addr_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/row_addr_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <v0/rdn> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 257
 Flip-Flops                                            : 257

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 478
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 48
#      LUT2                        : 8
#      LUT3                        : 61
#      LUT4                        : 30
#      LUT5                        : 91
#      LUT6                        : 85
#      MUXCY                       : 67
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 257
#      FD                          : 103
#      FDCE                        : 10
#      FDE                         : 129
#      FDRE                        : 9
#      FDSE                        : 6
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 17
#      IOBUF                       : 9
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             257  out of  202800     0%  
 Number of Slice LUTs:                  347  out of  101400     0%  
    Number used as Logic:               347  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    354
   Number with an unused Flip Flop:      97  out of    354    27%  
   Number with an unused LUT:             7  out of    354     1%  
   Number of fully used LUT-FF pairs:   250  out of    354    70%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    400    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
clkdiv_15                          | BUFG                   | 95    |
clkdiv_1                           | BUFG                   | 22    |
clkdiv_3                           | BUFG                   | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.429ns (Maximum Frequency: 411.675MHz)
   Minimum input arrival time before clock: 1.186ns
   Maximum output required time after clock: 2.178ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.802ns (frequency: 555.047MHz)
  Total number of paths / destination ports: 251 / 47
-------------------------------------------------------------------------
Delay:               1.802ns (Levels of Logic = 3)
  Source:            x_5 (FF)
  Destination:       x_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x_5 to x_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.236   0.671  x_5 (x_5)
     LUT5:I0->O            2   0.043   0.355  Madd_x[9]_GND_1_o_add_8_OUT_cy<6>11 (Madd_x[9]_GND_1_o_add_8_OUT_cy<6>)
     LUT5:I4->O            2   0.043   0.410  keyCode[4]_x[9]_select_19_OUT<8>11 (keyCode[4]_x[9]_select_19_OUT<8>1)
     LUT4:I2->O            1   0.043   0.000  keyCode[4]_x[9]_select_19_OUT<8>1 (keyCode[4]_x[9]_select_19_OUT<8>)
     FDSE:D                   -0.000          x_8
    ----------------------------------------
    Total                      1.802ns (0.365ns logic, 1.437ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_15'
  Clock period: 2.150ns (frequency: 465.192MHz)
  Total number of paths / destination ports: 618 / 163
-------------------------------------------------------------------------
Delay:               2.150ns (Levels of Logic = 3)
  Source:            k0/keyLineX_3 (FF)
  Destination:       k0/rdyFilter/cnt_3 (FF)
  Source Clock:      clkdiv_15 rising
  Destination Clock: clkdiv_15 rising

  Data Path: k0/keyLineX_3 to k0/rdyFilter/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.236   0.539  k0/keyLineX_3 (k0/keyLineX_3)
     LUT4:I0->O            2   0.043   0.355  k0/ready_raw_SW0 (N23)
     LUT6:I5->O            5   0.043   0.373  k0/ready_raw (k0/ready_raw)
     LUT5:I4->O            4   0.043   0.356  k0/rdyFilter/_n0031_inv1 (k0/rdyFilter/_n0031_inv)
     FDE:CE                    0.161          k0/rdyFilter/cnt_0
    ----------------------------------------
    Total                      2.150ns (0.526ns logic, 1.624ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_1'
  Clock period: 2.225ns (frequency: 449.529MHz)
  Total number of paths / destination ports: 869 / 32
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 5)
  Source:            v0/v_count_5 (FF)
  Destination:       v0/v_count_9 (FF)
  Source Clock:      clkdiv_1 rising
  Destination Clock: clkdiv_1 rising

  Data Path: v0/v_count_5 to v0/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.615  v0/v_count_5 (v0/v_count_5)
     LUT5:I0->O            8   0.043   0.389  v0/v_count[9]_PWR_10_o_equal_8_o<9>_SW0 (N37)
     LUT6:I5->O            2   0.043   0.355  v0/v_count[9]_PWR_10_o_equal_8_o<9> (v0/v_count[9]_PWR_10_o_equal_8_o)
     LUT3:I2->O            1   0.043   0.000  v0/Mcount_v_count_lut<8> (v0/Mcount_v_count_lut<8>)
     MUXCY:S->O            0   0.238   0.000  v0/Mcount_v_count_cy<8> (v0/Mcount_v_count_cy<8>)
     XORCY:CI->O           1   0.262   0.000  v0/Mcount_v_count_xor<9> (v0/Mcount_v_count9)
     FDCE:D                   -0.000          v0/v_count_9
    ----------------------------------------
    Total                      2.225ns (0.865ns logic, 1.360ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_3'
  Clock period: 2.429ns (frequency: 411.675MHz)
  Total number of paths / destination ports: 8452 / 160
-------------------------------------------------------------------------
Delay:               2.429ns (Levels of Logic = 3)
  Source:            ledDevice/shift_1 (FF)
  Destination:       ledDevice/shift_16 (FF)
  Source Clock:      clkdiv_3 rising
  Destination Clock: clkdiv_3 rising

  Data Path: ledDevice/shift_1 to ledDevice/shift_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.236   0.618  ledDevice/shift_1 (ledDevice/shift_1)
     LUT6:I0->O            2   0.043   0.410  ledDevice/out12 (ledDevice/out11)
     LUT6:I4->O           18   0.043   0.445  ledDevice/out13 (ledDevice/sckEn)
     LUT3:I2->O           17   0.043   0.429  ledDevice/_n0033_inv1 (ledDevice/_n0033_inv)
     FDE:CE                    0.161          ledDevice/shift_0
    ----------------------------------------
    Total                      2.429ns (0.526ns logic, 1.903ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.080ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       x_2 (FF)
  Destination Clock: clk rising

  Data Path: rstn to x_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.344  rstn_IBUF (rstn_IBUF)
     INV:I->O             15   0.054   0.417  rstn_inv1_INV_0 (rstn_inv)
     FDRE:R                    0.264          x_2
    ----------------------------------------
    Total                      1.080ns (0.318ns logic, 0.762ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_15'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              1.186ns (Levels of Logic = 2)
  Source:            SW<12> (PAD)
  Destination:       a0<12>/cnt_0 (FF)
  Destination Clock: clkdiv_15 rising

  Data Path: SW<12> to a0<12>/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.000   0.626  SW_12_IBUF (SW_12_IBUF)
     LUT5:I0->O            4   0.043   0.356  a0<12>/_n0031_inv1 (a0<12>/_n0031_inv)
     FDE:CE                    0.161          a0<12>/cnt_0
    ----------------------------------------
    Total                      1.186ns (0.204ns logic, 0.982ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_15'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.069ns (Levels of Logic = 2)
  Source:            k0/state (FF)
  Destination:       BTN_Y<3> (PAD)
  Source Clock:      clkdiv_15 rising

  Data Path: k0/state to BTN_Y<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.236   0.395  k0/state (k0/state)
     INV:I->O              9   0.054   0.384  k0/state_inv1_INV_0 (k0/state_inv)
     IOBUF:T->IO               0.000          BTN_Y_3_IOBUF (BTN_Y<3>)
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            v0/hs (FF)
  Destination:       hs (PAD)
  Source Clock:      clkdiv_1 rising

  Data Path: v0/hs to hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  v0/hs (v0/hs)
     OBUF:I->O                 0.000          hs_OBUF (hs)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.035ns (Levels of Logic = 2)
  Source:            clkdiv_3 (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      clk rising

  Data Path: clkdiv_3 to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.417  clkdiv_3 (clkdiv_3)
     LUT2:I0->O            1   0.043   0.339  ledDevice/sck1 (LED_CLK_OBUF)
     OBUF:I->O                 0.000          LED_CLK_OBUF (LED_CLK)
    ----------------------------------------
    Total                      1.035ns (0.279ns logic, 0.756ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_3'
  Total number of paths / destination ports: 84 / 6
-------------------------------------------------------------------------
Offset:              2.178ns (Levels of Logic = 4)
  Source:            ledDevice/shift_1 (FF)
  Destination:       LED_CLK (PAD)
  Source Clock:      clkdiv_3 rising

  Data Path: ledDevice/shift_1 to LED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.236   0.618  ledDevice/shift_1 (ledDevice/shift_1)
     LUT6:I0->O            2   0.043   0.410  ledDevice/out12 (ledDevice/out11)
     LUT6:I4->O           18   0.043   0.445  ledDevice/out13 (ledDevice/sckEn)
     LUT2:I1->O            1   0.043   0.339  ledDevice/sck1 (LED_CLK_OBUF)
     OBUF:I->O                 0.000          LED_CLK_OBUF (LED_CLK)
    ----------------------------------------
    Total                      2.178ns (0.365ns logic, 1.813ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.802|         |         |         |
clkdiv_15      |    3.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_1       |    2.225|         |         |         |
clkdiv_15      |    1.350|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_15      |    2.150|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.413|         |         |         |
clkdiv_15      |    0.842|         |         |         |
clkdiv_3       |    2.429|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.95 secs
 
--> 

Total memory usage is 4637448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    8 (   0 filtered)

