
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;



entity project_clock is
  Port (clk : in std_logic;
        clk_out : out std_logic 
   );
    
    
end project_clock;
    
architecture Behavioral of project_clock is
    signal counter : integer := 0;
    
begin


end Behavioral;
