// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_1_HH_
#define _depthwise_conv2d_fix_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_30_1_1.h"
#include "network_mac_muladd_5ns_7ns_4ns_11_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_1 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<3> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<7> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<7> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;


    // Module declarations
    depthwise_conv2d_fix_1(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_1);

    ~depthwise_conv2d_fix_1();

    sc_trace_file* mVcdFile;

    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U64;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U65;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U66;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U67;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U68;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U69;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U70;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U71;
    network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>* network_mac_muladd_5ns_7ns_4ns_11_1_1_U72;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U73;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten48_reg_298;
    sc_signal< sc_lv<4> > out_d_0_reg_310;
    sc_signal< sc_lv<8> > indvar_flatten_reg_322;
    sc_signal< sc_lv<4> > out_h_0_reg_333;
    sc_signal< sc_lv<4> > out_w_0_reg_344;
    sc_signal< sc_lv<16> > reg_355;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1228;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > reg_360;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_364;
    sc_signal< sc_lv<16> > reg_369;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1228_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_374;
    sc_signal< sc_lv<7> > zext_ln40_fu_379_p1;
    sc_signal< sc_lv<7> > zext_ln40_reg_1174;
    sc_signal< sc_lv<11> > zext_ln40_1_cast14_fu_383_p1;
    sc_signal< sc_lv<11> > zext_ln40_1_cast14_reg_1180;
    sc_signal< sc_lv<7> > zext_ln48_fu_387_p1;
    sc_signal< sc_lv<7> > zext_ln48_reg_1187;
    sc_signal< sc_lv<11> > zext_ln48_1_cast_fu_391_p1;
    sc_signal< sc_lv<11> > zext_ln48_1_cast_reg_1193;
    sc_signal< sc_lv<4> > empty_fu_395_p1;
    sc_signal< sc_lv<4> > empty_reg_1198;
    sc_signal< sc_lv<8> > mul_ln4_fu_411_p2;
    sc_signal< sc_lv<8> > mul_ln4_reg_1203;
    sc_signal< sc_lv<11> > tmp_2_fu_417_p3;
    sc_signal< sc_lv<11> > tmp_2_reg_1208;
    sc_signal< sc_lv<1> > icmp_ln33_fu_425_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1213;
    sc_signal< sc_lv<7> > zext_ln48_2_fu_431_p1;
    sc_signal< sc_lv<7> > zext_ln48_2_reg_1218;
    sc_signal< sc_lv<7> > zext_ln40_2_cast_fu_462_p1;
    sc_signal< sc_lv<7> > zext_ln40_2_cast_reg_1223;
    sc_signal< sc_lv<1> > icmp_ln23_fu_472_p2;
    sc_signal< sc_lv<4> > out_d_fu_477_p2;
    sc_signal< sc_lv<4> > out_d_reg_1232;
    sc_signal< sc_lv<1> > icmp_ln32_fu_483_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1237;
    sc_signal< sc_lv<4> > select_ln24_fu_488_p3;
    sc_signal< sc_lv<4> > select_ln24_reg_1245;
    sc_signal< sc_lv<7> > zext_ln48_4_fu_496_p1;
    sc_signal< sc_lv<7> > zext_ln48_4_reg_1250;
    sc_signal< sc_lv<6> > select_ln24_8_fu_522_p3;
    sc_signal< sc_lv<6> > select_ln24_8_reg_1255;
    sc_signal< sc_lv<1> > select_ln24_14_fu_561_p3;
    sc_signal< sc_lv<1> > select_ln24_14_reg_1265;
    sc_signal< sc_lv<4> > out_h_fu_568_p2;
    sc_signal< sc_lv<4> > out_h_reg_1271;
    sc_signal< sc_lv<4> > out_w_0_mid2_fu_580_p3;
    sc_signal< sc_lv<4> > out_w_0_mid2_reg_1276;
    sc_signal< sc_lv<7> > zext_ln40_2_cast_mid_fu_588_p1;
    sc_signal< sc_lv<7> > zext_ln40_2_cast_mid_reg_1283;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_v_v_fu_598_p3;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_v_v_reg_1288;
    sc_signal< sc_lv<8> > add_ln32_2_fu_606_p2;
    sc_signal< sc_lv<8> > add_ln32_2_reg_1295;
    sc_signal< sc_lv<7> > zext_ln24_19_fu_612_p1;
    sc_signal< sc_lv<7> > zext_ln24_19_reg_1300;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_fu_640_p2;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_reg_1320;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_fu_654_p2;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_reg_1325;
    sc_signal< sc_lv<11> > zext_ln40_13_fu_659_p1;
    sc_signal< sc_lv<11> > zext_ln40_13_reg_1332;
    sc_signal< sc_lv<11> > zext_ln40_13_reg_1332_pp0_iter1_reg;
    sc_signal< sc_lv<4> > out_w_fu_673_p2;
    sc_signal< sc_lv<4> > out_w_reg_1344;
    sc_signal< sc_lv<11> > zext_ln40_15_fu_678_p1;
    sc_signal< sc_lv<11> > zext_ln40_15_reg_1349;
    sc_signal< sc_lv<7> > mul_ln48_fu_693_p2;
    sc_signal< sc_lv<7> > mul_ln48_reg_1360;
    sc_signal< sc_lv<7> > tmp11_fu_697_p2;
    sc_signal< sc_lv<7> > tmp11_reg_1365;
    sc_signal< sc_lv<11> > add_ln23_fu_702_p2;
    sc_signal< sc_lv<11> > add_ln23_reg_1370;
    sc_signal< sc_lv<11> > tmp10_2_0_mid2_fu_737_p2;
    sc_signal< sc_lv<11> > tmp10_2_0_mid2_reg_1385;
    sc_signal< sc_lv<11> > zext_ln40_17_fu_747_p1;
    sc_signal< sc_lv<11> > zext_ln40_17_reg_1392;
    sc_signal< sc_lv<7> > tmp12_mid2_v_v_fu_819_p3;
    sc_signal< sc_lv<7> > tmp12_mid2_v_v_reg_1418;
    sc_signal< sc_lv<16> > trunc_ln_reg_1423;
    sc_signal< sc_lv<16> > trunc_ln48_9_reg_1428;
    sc_signal< sc_lv<4> > select_ln24_9_fu_898_p3;
    sc_signal< sc_lv<4> > select_ln24_9_reg_1453;
    sc_signal< sc_lv<4> > select_ln32_fu_904_p3;
    sc_signal< sc_lv<4> > select_ln32_reg_1459;
    sc_signal< sc_lv<16> > trunc_ln48_s_reg_1464;
    sc_signal< sc_lv<16> > trunc_ln48_8_reg_1469;
    sc_signal< sc_lv<11> > add_ln40_20_fu_953_p2;
    sc_signal< sc_lv<11> > add_ln40_20_reg_1484;
    sc_signal< sc_lv<8> > select_ln32_14_fu_957_p3;
    sc_signal< sc_lv<8> > select_ln32_14_reg_1489;
    sc_signal< sc_lv<16> > trunc_ln48_1_reg_1499;
    sc_signal< sc_lv<16> > trunc_ln48_2_reg_1504;
    sc_signal< sc_lv<16> > add_ln48_10_fu_1005_p2;
    sc_signal< sc_lv<16> > add_ln48_10_reg_1514;
    sc_signal< sc_lv<16> > trunc_ln48_3_reg_1519;
    sc_signal< sc_lv<16> > trunc_ln48_4_reg_1524;
    sc_signal< sc_lv<16> > add_ln48_12_fu_1052_p2;
    sc_signal< sc_lv<16> > add_ln48_12_reg_1529;
    sc_signal< sc_lv<16> > add_ln48_13_fu_1058_p2;
    sc_signal< sc_lv<16> > add_ln48_13_reg_1534;
    sc_signal< sc_lv<16> > trunc_ln48_5_reg_1539;
    sc_signal< sc_lv<11> > grp_fu_1161_p3;
    sc_signal< sc_lv<11> > add_ln48_reg_1544;
    sc_signal< sc_lv<16> > add_ln48_17_fu_1096_p2;
    sc_signal< sc_lv<16> > add_ln48_17_reg_1549;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten48_phi_fu_302_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_out_d_0_phi_fu_314_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_326_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_337_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_348_p4;
    sc_signal< sc_lv<64> > zext_ln24_fu_530_p1;
    sc_signal< sc_lv<64> > zext_ln24_10_fu_621_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln24_11_fu_632_p1;
    sc_signal< sc_lv<64> > zext_ln40_14_fu_668_p1;
    sc_signal< sc_lv<64> > zext_ln40_16_fu_688_p1;
    sc_signal< sc_lv<64> > zext_ln24_12_fu_713_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln24_13_fu_723_p1;
    sc_signal< sc_lv<64> > zext_ln40_18_fu_756_p1;
    sc_signal< sc_lv<64> > zext_ln40_19_fu_765_p1;
    sc_signal< sc_lv<64> > zext_ln24_14_fu_783_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_15_fu_793_p1;
    sc_signal< sc_lv<64> > zext_ln40_20_fu_856_p1;
    sc_signal< sc_lv<64> > zext_ln40_21_fu_865_p1;
    sc_signal< sc_lv<64> > zext_ln24_16_fu_883_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln24_17_fu_893_p1;
    sc_signal< sc_lv<64> > zext_ln40_22_fu_939_p1;
    sc_signal< sc_lv<64> > zext_ln40_23_fu_948_p1;
    sc_signal< sc_lv<64> > zext_ln24_18_fu_971_p1;
    sc_signal< sc_lv<64> > zext_ln40_24_fu_1001_p1;
    sc_signal< sc_lv<64> > zext_ln48_3_fu_1101_p1;
    sc_signal< sc_lv<4> > empty_62_fu_399_p1;
    sc_signal< sc_lv<4> > mul_ln4_fu_411_p0;
    sc_signal< sc_lv<4> > mul_ln4_fu_411_p1;
    sc_signal< sc_lv<3> > trunc_ln27_fu_439_p1;
    sc_signal< sc_lv<6> > zext_ln27_fu_435_p1;
    sc_signal< sc_lv<6> > shl_ln_fu_443_p3;
    sc_signal< sc_lv<4> > mul_ln40_fu_457_p0;
    sc_signal< sc_lv<6> > mul_ln40_fu_457_p1;
    sc_signal< sc_lv<7> > mul_ln40_fu_457_p2;
    sc_signal< sc_lv<3> > trunc_ln27_2_fu_504_p1;
    sc_signal< sc_lv<6> > zext_ln27_4_fu_500_p1;
    sc_signal< sc_lv<6> > shl_ln27_mid1_fu_508_p3;
    sc_signal< sc_lv<6> > add_ln27_2_fu_516_p2;
    sc_signal< sc_lv<6> > add_ln27_fu_451_p2;
    sc_signal< sc_lv<4> > mul_ln40_18_fu_535_p0;
    sc_signal< sc_lv<6> > mul_ln40_18_fu_535_p1;
    sc_signal< sc_lv<7> > mul_ln40_18_fu_535_p2;
    sc_signal< sc_lv<7> > tmp_0_0_fu_466_p2;
    sc_signal< sc_lv<1> > icmp_ln33_2_fu_556_p2;
    sc_signal< sc_lv<1> > empty_64_fu_574_p2;
    sc_signal< sc_lv<7> > select_ln24_10_fu_540_p3;
    sc_signal< sc_lv<7> > tmp_0_0_mid1_fu_592_p2;
    sc_signal< sc_lv<7> > select_ln24_12_fu_548_p3;
    sc_signal< sc_lv<7> > add_ln24_fu_615_p2;
    sc_signal< sc_lv<7> > add_ln24_8_fu_626_p2;
    sc_signal< sc_lv<6> > tmp10_0_0_mid2_fu_640_p0;
    sc_signal< sc_lv<7> > tmp10_0_0_mid2_fu_640_p1;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_v_v_fu_645_p2;
    sc_signal< sc_lv<6> > tmp10_1_0_mid2_fu_654_p0;
    sc_signal< sc_lv<7> > tmp10_1_0_mid2_fu_654_p1;
    sc_signal< sc_lv<11> > add_ln40_fu_662_p2;
    sc_signal< sc_lv<11> > add_ln40_12_fu_682_p2;
    sc_signal< sc_lv<4> > mul_ln48_fu_693_p0;
    sc_signal< sc_lv<5> > mul_ln48_fu_693_p1;
    sc_signal< sc_lv<7> > add_ln24_9_fu_708_p2;
    sc_signal< sc_lv<7> > add_ln24_10_fu_718_p2;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_v_v_fu_728_p2;
    sc_signal< sc_lv<6> > tmp10_2_0_mid2_fu_737_p0;
    sc_signal< sc_lv<7> > tmp10_2_0_mid2_fu_737_p1;
    sc_signal< sc_lv<4> > add_ln40_13_fu_742_p2;
    sc_signal< sc_lv<11> > add_ln40_14_fu_751_p2;
    sc_signal< sc_lv<11> > add_ln40_15_fu_761_p2;
    sc_signal< sc_lv<7> > add_ln24_11_fu_778_p2;
    sc_signal< sc_lv<7> > add_ln24_12_fu_788_p2;
    sc_signal< sc_lv<4> > mul_ln48_2_fu_798_p0;
    sc_signal< sc_lv<5> > mul_ln48_2_fu_798_p1;
    sc_signal< sc_lv<7> > mul_ln48_2_fu_798_p2;
    sc_signal< sc_lv<7> > select_ln24_11_fu_802_p3;
    sc_signal< sc_lv<7> > tmp11_mid1_fu_814_p2;
    sc_signal< sc_lv<7> > select_ln24_13_fu_808_p3;
    sc_signal< sc_lv<30> > mul_ln40_9_fu_1105_p2;
    sc_signal< sc_lv<30> > mul_ln40_10_fu_1112_p2;
    sc_signal< sc_lv<11> > add_ln40_16_fu_852_p2;
    sc_signal< sc_lv<11> > add_ln40_17_fu_861_p2;
    sc_signal< sc_lv<7> > add_ln24_13_fu_878_p2;
    sc_signal< sc_lv<7> > add_ln24_14_fu_888_p2;
    sc_signal< sc_lv<30> > mul_ln40_11_fu_1119_p2;
    sc_signal< sc_lv<30> > mul_ln40_12_fu_1126_p2;
    sc_signal< sc_lv<11> > add_ln40_18_fu_935_p2;
    sc_signal< sc_lv<11> > add_ln40_19_fu_944_p2;
    sc_signal< sc_lv<30> > mul_ln40_13_fu_1133_p2;
    sc_signal< sc_lv<30> > mul_ln40_14_fu_1140_p2;
    sc_signal< sc_lv<30> > mul_ln40_15_fu_1147_p2;
    sc_signal< sc_lv<30> > mul_ln40_16_fu_1154_p2;
    sc_signal< sc_lv<16> > add_ln48_9_fu_1043_p2;
    sc_signal< sc_lv<16> > add_ln48_11_fu_1048_p2;
    sc_signal< sc_lv<30> > mul_ln40_17_fu_1167_p2;
    sc_signal< sc_lv<16> > add_ln48_14_fu_1082_p2;
    sc_signal< sc_lv<16> > add_ln48_15_fu_1086_p2;
    sc_signal< sc_lv<16> > add_ln48_16_fu_1091_p2;
    sc_signal< sc_lv<5> > grp_fu_1161_p0;
    sc_signal< sc_lv<7> > grp_fu_1161_p1;
    sc_signal< sc_lv<4> > grp_fu_1161_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > grp_fu_1161_p10;
    sc_signal< sc_lv<7> > mul_ln40_18_fu_535_p00;
    sc_signal< sc_lv<7> > mul_ln40_fu_457_p00;
    sc_signal< sc_lv<8> > mul_ln4_fu_411_p00;
    sc_signal< sc_lv<8> > mul_ln4_fu_411_p10;
    sc_signal< sc_lv<11> > tmp10_0_0_mid2_fu_640_p10;
    sc_signal< sc_lv<11> > tmp10_1_0_mid2_fu_654_p10;
    sc_signal< sc_lv<11> > tmp10_2_0_mid2_fu_737_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_fu_702_p2();
    void thread_add_ln24_10_fu_718_p2();
    void thread_add_ln24_11_fu_778_p2();
    void thread_add_ln24_12_fu_788_p2();
    void thread_add_ln24_13_fu_878_p2();
    void thread_add_ln24_14_fu_888_p2();
    void thread_add_ln24_8_fu_626_p2();
    void thread_add_ln24_9_fu_708_p2();
    void thread_add_ln24_fu_615_p2();
    void thread_add_ln27_2_fu_516_p2();
    void thread_add_ln27_fu_451_p2();
    void thread_add_ln32_2_fu_606_p2();
    void thread_add_ln40_12_fu_682_p2();
    void thread_add_ln40_13_fu_742_p2();
    void thread_add_ln40_14_fu_751_p2();
    void thread_add_ln40_15_fu_761_p2();
    void thread_add_ln40_16_fu_852_p2();
    void thread_add_ln40_17_fu_861_p2();
    void thread_add_ln40_18_fu_935_p2();
    void thread_add_ln40_19_fu_944_p2();
    void thread_add_ln40_20_fu_953_p2();
    void thread_add_ln40_fu_662_p2();
    void thread_add_ln48_10_fu_1005_p2();
    void thread_add_ln48_11_fu_1048_p2();
    void thread_add_ln48_12_fu_1052_p2();
    void thread_add_ln48_13_fu_1058_p2();
    void thread_add_ln48_14_fu_1082_p2();
    void thread_add_ln48_15_fu_1086_p2();
    void thread_add_ln48_16_fu_1091_p2();
    void thread_add_ln48_17_fu_1096_p2();
    void thread_add_ln48_9_fu_1043_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_314_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_337_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_348_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_62_fu_399_p1();
    void thread_empty_64_fu_574_p2();
    void thread_empty_fu_395_p1();
    void thread_grp_fu_1161_p0();
    void thread_grp_fu_1161_p1();
    void thread_grp_fu_1161_p10();
    void thread_grp_fu_1161_p2();
    void thread_icmp_ln23_fu_472_p2();
    void thread_icmp_ln32_fu_483_p2();
    void thread_icmp_ln33_2_fu_556_p2();
    void thread_icmp_ln33_fu_425_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln40_18_fu_535_p0();
    void thread_mul_ln40_18_fu_535_p00();
    void thread_mul_ln40_18_fu_535_p1();
    void thread_mul_ln40_18_fu_535_p2();
    void thread_mul_ln40_fu_457_p0();
    void thread_mul_ln40_fu_457_p00();
    void thread_mul_ln40_fu_457_p1();
    void thread_mul_ln40_fu_457_p2();
    void thread_mul_ln48_2_fu_798_p0();
    void thread_mul_ln48_2_fu_798_p1();
    void thread_mul_ln48_2_fu_798_p2();
    void thread_mul_ln48_fu_693_p0();
    void thread_mul_ln48_fu_693_p1();
    void thread_mul_ln48_fu_693_p2();
    void thread_mul_ln4_fu_411_p0();
    void thread_mul_ln4_fu_411_p00();
    void thread_mul_ln4_fu_411_p1();
    void thread_mul_ln4_fu_411_p10();
    void thread_mul_ln4_fu_411_p2();
    void thread_out_d_fu_477_p2();
    void thread_out_h_fu_568_p2();
    void thread_out_w_0_mid2_fu_580_p3();
    void thread_out_w_fu_673_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln24_10_fu_540_p3();
    void thread_select_ln24_11_fu_802_p3();
    void thread_select_ln24_12_fu_548_p3();
    void thread_select_ln24_13_fu_808_p3();
    void thread_select_ln24_14_fu_561_p3();
    void thread_select_ln24_8_fu_522_p3();
    void thread_select_ln24_9_fu_898_p3();
    void thread_select_ln24_fu_488_p3();
    void thread_select_ln32_14_fu_957_p3();
    void thread_select_ln32_fu_904_p3();
    void thread_shl_ln27_mid1_fu_508_p3();
    void thread_shl_ln_fu_443_p3();
    void thread_tmp10_0_0_mid2_fu_640_p0();
    void thread_tmp10_0_0_mid2_fu_640_p1();
    void thread_tmp10_0_0_mid2_fu_640_p10();
    void thread_tmp10_0_0_mid2_fu_640_p2();
    void thread_tmp10_0_0_mid2_v_v_fu_598_p3();
    void thread_tmp10_1_0_mid2_fu_654_p0();
    void thread_tmp10_1_0_mid2_fu_654_p1();
    void thread_tmp10_1_0_mid2_fu_654_p10();
    void thread_tmp10_1_0_mid2_fu_654_p2();
    void thread_tmp10_1_0_mid2_v_v_fu_645_p2();
    void thread_tmp10_2_0_mid2_fu_737_p0();
    void thread_tmp10_2_0_mid2_fu_737_p1();
    void thread_tmp10_2_0_mid2_fu_737_p10();
    void thread_tmp10_2_0_mid2_fu_737_p2();
    void thread_tmp10_2_0_mid2_v_v_fu_728_p2();
    void thread_tmp11_fu_697_p2();
    void thread_tmp11_mid1_fu_814_p2();
    void thread_tmp12_mid2_v_v_fu_819_p3();
    void thread_tmp_0_0_fu_466_p2();
    void thread_tmp_0_0_mid1_fu_592_p2();
    void thread_tmp_2_fu_417_p3();
    void thread_trunc_ln27_2_fu_504_p1();
    void thread_trunc_ln27_fu_439_p1();
    void thread_zext_ln24_10_fu_621_p1();
    void thread_zext_ln24_11_fu_632_p1();
    void thread_zext_ln24_12_fu_713_p1();
    void thread_zext_ln24_13_fu_723_p1();
    void thread_zext_ln24_14_fu_783_p1();
    void thread_zext_ln24_15_fu_793_p1();
    void thread_zext_ln24_16_fu_883_p1();
    void thread_zext_ln24_17_fu_893_p1();
    void thread_zext_ln24_18_fu_971_p1();
    void thread_zext_ln24_19_fu_612_p1();
    void thread_zext_ln24_fu_530_p1();
    void thread_zext_ln27_4_fu_500_p1();
    void thread_zext_ln27_fu_435_p1();
    void thread_zext_ln40_13_fu_659_p1();
    void thread_zext_ln40_14_fu_668_p1();
    void thread_zext_ln40_15_fu_678_p1();
    void thread_zext_ln40_16_fu_688_p1();
    void thread_zext_ln40_17_fu_747_p1();
    void thread_zext_ln40_18_fu_756_p1();
    void thread_zext_ln40_19_fu_765_p1();
    void thread_zext_ln40_1_cast14_fu_383_p1();
    void thread_zext_ln40_20_fu_856_p1();
    void thread_zext_ln40_21_fu_865_p1();
    void thread_zext_ln40_22_fu_939_p1();
    void thread_zext_ln40_23_fu_948_p1();
    void thread_zext_ln40_24_fu_1001_p1();
    void thread_zext_ln40_2_cast_fu_462_p1();
    void thread_zext_ln40_2_cast_mid_fu_588_p1();
    void thread_zext_ln40_fu_379_p1();
    void thread_zext_ln48_1_cast_fu_391_p1();
    void thread_zext_ln48_2_fu_431_p1();
    void thread_zext_ln48_3_fu_1101_p1();
    void thread_zext_ln48_4_fu_496_p1();
    void thread_zext_ln48_fu_387_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
