{
    "eid": "2-s2.0-85046272787",
    "title": "Formal modeling for consistency checking of signal transition graph",
    "cover-date": "2017-07-01",
    "subject-areas": [],
    "keywords": [
        "Asynchronous circuit",
        "Formal verification",
        "Model checking",
        "Promela",
        "Signal Transition Graph",
        "SPIN"
    ],
    "authors": [
        "Kanut Boonroeangkaow"
    ],
    "citedby-count": 0,
    "ref-count": 13,
    "ref-list": [
        "Proc. IEEE",
        "Formal verification at Intel",
        "Synthesis of Self-timed VLSI Circuits from Graphtheoretic Specifications",
        "Synthesis of Asynchronous VLSI Circuits from Signal Transition Graph Specifications",
        "Principles of Model Checking",
        "Principles of the spin model checker",
        "Formal Modeling for Persistence Checking of Signal Transition Graph Specification with Promela",
        "Multi-core model checking with Spin",
        "SPIN Model Checking for the BEE System",
        "A Model Checking Approach to Testing the Reliability of Smart Grid Protection Systems",
        "\u00c9clair: An elevator group controller model checking system based on S-ring and SPIN",
        "Signal persistence checking of asynchronous system implementation using SPIN",
        "Translating synchronous Petri nets into PROMELA for verifying behavioural properties"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "affilname": "Chulalongkorn University",
        "affiliation-country": "Thailand"
    },
    "funding": []
}