Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Aug  5 01:36:12 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -file ./report/decode_rs_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (202)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (202)
---------------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.747        0.000                      0                10829        0.063        0.000                      0                10829        4.458        0.000                       0                  5853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.747        0.000                      0                10829        0.063        0.000                      0                10829        4.458        0.000                       0                  5853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.592ns (49.090%)  route 1.651ns (50.910%))
  Logic Levels:           10  (CARRY8=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000     0.000    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.876     0.876 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0/DOUTBDOUT[12]
                         net (fo=7, unplaced)         0.261     1.137    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/DOUTBDOUT[12]
                         LUT5 (Prop_LUT5_I2_O)        0.111     1.248 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_187__0/O
                         net (fo=1, unplaced)         0.242     1.490    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_187__0_n_27
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     1.607 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_163/CO[7]
                         net (fo=1, unplaced)         0.005     1.612    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_163_n_27
                         CARRY8 (Prop_CARRY8_CI_CO[4])
                                                      0.092     1.704 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_128/CO[4]
                         net (fo=34, unplaced)        0.244     1.948    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_128_n_30
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.986 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_100/O
                         net (fo=1, unplaced)         0.185     2.171    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_100_n_27
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.209 f  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_81/O
                         net (fo=1, unplaced)         0.185     2.394    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_81_n_27
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.432 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_33/O
                         net (fo=1, unplaced)         0.185     2.617    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_33_n_27
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.655 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_10/O
                         net (fo=36, unplaced)        0.274     2.929    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/A0
                         RAMS64E (Prop_RAMS64E_ADR0_O)
                                                      0.148     3.077 r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, unplaced)         0.030     3.107    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/OB
                         MUXF7 (Prop_MUXF7_I0_O)      0.068     3.175 r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, unplaced)         0.000     3.175    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/O1
                         MUXF8 (Prop_MUXF8_I1_O)      0.028     3.203 r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/F8/O
                         net (fo=1, unplaced)         0.040     3.243    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q00[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000    10.000    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  6.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_14_reg_1552_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_14_reg_1552_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/i_14_reg_1552_reg[10]/Q
                         net (fo=2, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/i_14_reg_1552_reg_n_27_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/inst/add_ln168_1_fu_2980_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK



