                                                          Log file                                                       

Generated by MIG MIG Version 1.2
Coregen 13.2 - Build Number O.61xd on Wed Jul 20 13:27:36 2011


Creating the directory C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_2/user_designCreated the UCF file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_2/user_design/ucf/mig_7series_v1_2.ucf Successfully
Created the SDC file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_2/user_design/ucf/mig_7series_v1_2.xdc SuccessfullyCreated the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/clocking/clk_ibuf.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/clocking/infrastructure.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/clocking/iodelay_ctrl.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/arb_mux.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/arb_row_col.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/arb_select.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/bank_cntrl.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/bank_common.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/bank_compare.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/bank_mach.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/bank_queue.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/bank_state.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/col_mach.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/mc.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/rank_cntrl.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/rank_common.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/rank_mach.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/controller/round_robin_arb.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ecc/ecc_buf.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ecc/ecc_dec_fix.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ecc/ecc_gen.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ecc/ecc_merge_enc.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ip_top/mem_intfc.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ip_top/memc_ui_top_std.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/byte_group_io.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/byte_lane.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/calib_top.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/if_post_fifo.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/mc_phy.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/mc_phy_wrapper.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/of_pre_fifo.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_4lanes.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_init.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_dqs_found_cal.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_rdlvl.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_top.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_wrcal.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/phy_wrlvl.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/phy/prbs_gen.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ui/ui_cmd.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ui/ui_rd_data.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ui/ui_top.v Successfully
 ..Successful
Created the file - C:/Xilinx/13.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_2/bin/nt64/../../data/dlib/7series/ddr3_sdram/verilog/rtl/ui/ui_wr_data.v Successfully
 ..SuccessfulCreated the Top Level File - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_2/user_design/rtl/mig_7series_v1_2.vCreated the Top Level File - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_2.veoThe design output files are located in C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_2/user_design/rtl and ..user_design/ucf for rtl & ucf files respectively.