// Seed: 1466878775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd84,
    parameter id_4 = 32'd37
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  inout wire _id_4;
  output wire _id_3;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  inout logic [7:0] id_1;
  wire id_6 = id_1;
  if (-1'b0) begin : LABEL_0
    wire id_7;
    initial id_1[id_4] = id_2 == -1;
    logic [id_3 : id_4] id_8 = {1, id_8};
  end
endmodule
