#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26d4120 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x2701950 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x2701990 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x27019d0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x2701a10 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x2701a50 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x2701a90 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x2611800 .functor BUFZ 1, L_0x274a0b0, C4<0>, C4<0>, C4<0>;
o0x7f6677c79078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f6677c300f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2610470 .functor XOR 1, o0x7f6677c79078, L_0x7f6677c300f0, C4<0>, C4<0>;
L_0x274a300 .functor BUFZ 1, L_0x274a0b0, C4<0>, C4<0>, C4<0>;
o0x7f6677c79018 .functor BUFZ 1, C4<z>; HiZ drive
v0x26c8b10_0 .net "CEN", 0 0, o0x7f6677c79018;  0 drivers
o0x7f6677c79048 .functor BUFZ 1, C4<z>; HiZ drive
v0x272e5a0_0 .net "CIN", 0 0, o0x7f6677c79048;  0 drivers
v0x272e660_0 .net "CLK", 0 0, o0x7f6677c79078;  0 drivers
L_0x7f6677c30018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x272e700_0 .net "COUT", 0 0, L_0x7f6677c30018;  1 drivers
o0x7f6677c790d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x272e7c0_0 .net "I0", 0 0, o0x7f6677c790d8;  0 drivers
o0x7f6677c79108 .functor BUFZ 1, C4<z>; HiZ drive
v0x272e880_0 .net "I1", 0 0, o0x7f6677c79108;  0 drivers
o0x7f6677c79138 .functor BUFZ 1, C4<z>; HiZ drive
v0x272e940_0 .net "I2", 0 0, o0x7f6677c79138;  0 drivers
o0x7f6677c79168 .functor BUFZ 1, C4<z>; HiZ drive
v0x272ea00_0 .net "I3", 0 0, o0x7f6677c79168;  0 drivers
v0x272eac0_0 .net "LO", 0 0, L_0x2611800;  1 drivers
v0x272eb80_0 .net "O", 0 0, L_0x274a300;  1 drivers
o0x7f6677c791f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x272ec40_0 .net "SR", 0 0, o0x7f6677c791f8;  0 drivers
v0x272ed00_0 .net *"_s11", 3 0, L_0x2749980;  1 drivers
v0x272ede0_0 .net *"_s15", 1 0, L_0x2749bc0;  1 drivers
v0x272eec0_0 .net *"_s17", 1 0, L_0x2749cb0;  1 drivers
L_0x7f6677c30060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x272efa0_0 .net/2u *"_s2", 7 0, L_0x7f6677c30060;  1 drivers
v0x272f080_0 .net *"_s21", 0 0, L_0x2749ed0;  1 drivers
v0x272f160_0 .net *"_s23", 0 0, L_0x274a010;  1 drivers
v0x272f240_0 .net/2u *"_s28", 0 0, L_0x7f6677c300f0;  1 drivers
L_0x7f6677c300a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x272f320_0 .net/2u *"_s4", 7 0, L_0x7f6677c300a8;  1 drivers
v0x272f400_0 .net *"_s9", 3 0, L_0x2749890;  1 drivers
v0x272f4e0_0 .net "lut_o", 0 0, L_0x274a0b0;  1 drivers
v0x272f5a0_0 .net "lut_s1", 1 0, L_0x2749d90;  1 drivers
v0x272f680_0 .net "lut_s2", 3 0, L_0x2749a20;  1 drivers
v0x272f760_0 .net "lut_s3", 7 0, L_0x27496f0;  1 drivers
v0x272f840_0 .var "o_reg", 0 0;
v0x272f900_0 .net "polarized_clk", 0 0, L_0x2610470;  1 drivers
E_0x2670240 .event posedge, v0x272ec40_0, v0x272f900_0;
E_0x2670910 .event posedge, v0x272f900_0;
L_0x27496f0 .functor MUXZ 8, L_0x7f6677c300a8, L_0x7f6677c30060, o0x7f6677c79168, C4<>;
L_0x2749890 .part L_0x27496f0, 4, 4;
L_0x2749980 .part L_0x27496f0, 0, 4;
L_0x2749a20 .functor MUXZ 4, L_0x2749980, L_0x2749890, o0x7f6677c79138, C4<>;
L_0x2749bc0 .part L_0x2749a20, 2, 2;
L_0x2749cb0 .part L_0x2749a20, 0, 2;
L_0x2749d90 .functor MUXZ 2, L_0x2749cb0, L_0x2749bc0, o0x7f6677c79108, C4<>;
L_0x2749ed0 .part L_0x2749d90, 1, 1;
L_0x274a010 .part L_0x2749d90, 0, 1;
L_0x274a0b0 .functor MUXZ 1, L_0x274a010, L_0x2749ed0, o0x7f6677c790d8, C4<>;
S_0x27012a0 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7f6677c79768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f6677c79798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x274a370 .functor AND 1, o0x7f6677c79768, o0x7f6677c79798, C4<1>, C4<1>;
L_0x274a470 .functor OR 1, o0x7f6677c79768, o0x7f6677c79798, C4<0>, C4<0>;
o0x7f6677c79708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x274a5b0 .functor AND 1, L_0x274a470, o0x7f6677c79708, C4<1>, C4<1>;
L_0x274a670 .functor OR 1, L_0x274a370, L_0x274a5b0, C4<0>, C4<0>;
v0x272fb20_0 .net "CI", 0 0, o0x7f6677c79708;  0 drivers
v0x272fc00_0 .net "CO", 0 0, L_0x274a670;  1 drivers
v0x272fcc0_0 .net "I0", 0 0, o0x7f6677c79768;  0 drivers
v0x272fd60_0 .net "I1", 0 0, o0x7f6677c79798;  0 drivers
v0x272fe20_0 .net *"_s0", 0 0, L_0x274a370;  1 drivers
v0x272fee0_0 .net *"_s2", 0 0, L_0x274a470;  1 drivers
v0x272ffa0_0 .net *"_s4", 0 0, L_0x274a5b0;  1 drivers
S_0x26ee6c0 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f6677c79918 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730120_0 .net "C", 0 0, o0x7f6677c79918;  0 drivers
o0x7f6677c79948 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730200_0 .net "D", 0 0, o0x7f6677c79948;  0 drivers
v0x27302c0_0 .var "Q", 0 0;
E_0x266fdc0 .event posedge, v0x2730120_0;
S_0x26db6b0 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c79a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730440_0 .net "C", 0 0, o0x7f6677c79a38;  0 drivers
o0x7f6677c79a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730520_0 .net "D", 0 0, o0x7f6677c79a68;  0 drivers
o0x7f6677c79a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x27305e0_0 .net "E", 0 0, o0x7f6677c79a98;  0 drivers
v0x2730680_0 .var "Q", 0 0;
E_0x27303e0 .event posedge, v0x2730440_0;
S_0x26cb400 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c79bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730870_0 .net "C", 0 0, o0x7f6677c79bb8;  0 drivers
o0x7f6677c79be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730950_0 .net "D", 0 0, o0x7f6677c79be8;  0 drivers
o0x7f6677c79c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730a10_0 .net "E", 0 0, o0x7f6677c79c18;  0 drivers
v0x2730ab0_0 .var "Q", 0 0;
o0x7f6677c79c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730b70_0 .net "R", 0 0, o0x7f6677c79c78;  0 drivers
E_0x27307f0 .event posedge, v0x2730b70_0, v0x2730870_0;
S_0x27141d0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c79d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730d50_0 .net "C", 0 0, o0x7f6677c79d98;  0 drivers
o0x7f6677c79dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730e30_0 .net "D", 0 0, o0x7f6677c79dc8;  0 drivers
o0x7f6677c79df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2730ef0_0 .net "E", 0 0, o0x7f6677c79df8;  0 drivers
v0x2730f90_0 .var "Q", 0 0;
o0x7f6677c79e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731050_0 .net "S", 0 0, o0x7f6677c79e58;  0 drivers
E_0x2730cd0 .event posedge, v0x2731050_0, v0x2730d50_0;
S_0x2714bf0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c79f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731230_0 .net "C", 0 0, o0x7f6677c79f78;  0 drivers
o0x7f6677c79fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731310_0 .net "D", 0 0, o0x7f6677c79fa8;  0 drivers
o0x7f6677c79fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27313d0_0 .net "E", 0 0, o0x7f6677c79fd8;  0 drivers
v0x2731470_0 .var "Q", 0 0;
o0x7f6677c7a038 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731530_0 .net "R", 0 0, o0x7f6677c7a038;  0 drivers
E_0x27311b0 .event posedge, v0x2731230_0;
S_0x2714840 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c7a158 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731710_0 .net "C", 0 0, o0x7f6677c7a158;  0 drivers
o0x7f6677c7a188 .functor BUFZ 1, C4<z>; HiZ drive
v0x27317f0_0 .net "D", 0 0, o0x7f6677c7a188;  0 drivers
o0x7f6677c7a1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27318b0_0 .net "E", 0 0, o0x7f6677c7a1b8;  0 drivers
v0x2731950_0 .var "Q", 0 0;
o0x7f6677c7a218 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731a10_0 .net "S", 0 0, o0x7f6677c7a218;  0 drivers
E_0x2731690 .event posedge, v0x2731710_0;
S_0x27020f0 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f6677c7a338 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731bf0_0 .net "C", 0 0, o0x7f6677c7a338;  0 drivers
o0x7f6677c7a368 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731cd0_0 .net "D", 0 0, o0x7f6677c7a368;  0 drivers
v0x2731d90_0 .var "Q", 0 0;
E_0x2731b70 .event negedge, v0x2731bf0_0;
S_0x2701d10 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7a458 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731f10_0 .net "C", 0 0, o0x7f6677c7a458;  0 drivers
o0x7f6677c7a488 .functor BUFZ 1, C4<z>; HiZ drive
v0x2731ff0_0 .net "D", 0 0, o0x7f6677c7a488;  0 drivers
o0x7f6677c7a4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27320b0_0 .net "E", 0 0, o0x7f6677c7a4b8;  0 drivers
v0x2732180_0 .var "Q", 0 0;
E_0x2731eb0 .event negedge, v0x2731f10_0;
S_0x26eee60 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c7a5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732370_0 .net "C", 0 0, o0x7f6677c7a5d8;  0 drivers
o0x7f6677c7a608 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732450_0 .net "D", 0 0, o0x7f6677c7a608;  0 drivers
o0x7f6677c7a638 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732510_0 .net "E", 0 0, o0x7f6677c7a638;  0 drivers
v0x27325b0_0 .var "Q", 0 0;
o0x7f6677c7a698 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732670_0 .net "R", 0 0, o0x7f6677c7a698;  0 drivers
E_0x27322f0/0 .event negedge, v0x2732370_0;
E_0x27322f0/1 .event posedge, v0x2732670_0;
E_0x27322f0 .event/or E_0x27322f0/0, E_0x27322f0/1;
S_0x26eea80 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c7a7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732850_0 .net "C", 0 0, o0x7f6677c7a7b8;  0 drivers
o0x7f6677c7a7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732930_0 .net "D", 0 0, o0x7f6677c7a7e8;  0 drivers
o0x7f6677c7a818 .functor BUFZ 1, C4<z>; HiZ drive
v0x27329f0_0 .net "E", 0 0, o0x7f6677c7a818;  0 drivers
v0x2732a90_0 .var "Q", 0 0;
o0x7f6677c7a878 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732b50_0 .net "S", 0 0, o0x7f6677c7a878;  0 drivers
E_0x27327d0/0 .event negedge, v0x2732850_0;
E_0x27327d0/1 .event posedge, v0x2732b50_0;
E_0x27327d0 .event/or E_0x27327d0/0, E_0x27327d0/1;
S_0x26dbee0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c7a998 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732d80_0 .net "C", 0 0, o0x7f6677c7a998;  0 drivers
o0x7f6677c7a9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732e60_0 .net "D", 0 0, o0x7f6677c7a9c8;  0 drivers
o0x7f6677c7a9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2732f20_0 .net "E", 0 0, o0x7f6677c7a9f8;  0 drivers
v0x2732fc0_0 .var "Q", 0 0;
o0x7f6677c7aa58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733080_0 .net "R", 0 0, o0x7f6677c7aa58;  0 drivers
E_0x2732d00 .event negedge, v0x2732d80_0;
S_0x26dbb00 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f6677c7ab78 .functor BUFZ 1, C4<z>; HiZ drive
v0x27332b0_0 .net "C", 0 0, o0x7f6677c7ab78;  0 drivers
o0x7f6677c7aba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733390_0 .net "D", 0 0, o0x7f6677c7aba8;  0 drivers
o0x7f6677c7abd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733450_0 .net "E", 0 0, o0x7f6677c7abd8;  0 drivers
v0x27334f0_0 .var "Q", 0 0;
o0x7f6677c7ac38 .functor BUFZ 1, C4<z>; HiZ drive
v0x27335b0_0 .net "S", 0 0, o0x7f6677c7ac38;  0 drivers
E_0x2733230 .event negedge, v0x27332b0_0;
S_0x26db350 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7ad58 .functor BUFZ 1, C4<z>; HiZ drive
v0x27337e0_0 .net "C", 0 0, o0x7f6677c7ad58;  0 drivers
o0x7f6677c7ad88 .functor BUFZ 1, C4<z>; HiZ drive
v0x27338c0_0 .net "D", 0 0, o0x7f6677c7ad88;  0 drivers
v0x2733980_0 .var "Q", 0 0;
o0x7f6677c7ade8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733a20_0 .net "R", 0 0, o0x7f6677c7ade8;  0 drivers
E_0x2733760/0 .event negedge, v0x27337e0_0;
E_0x2733760/1 .event posedge, v0x2733a20_0;
E_0x2733760 .event/or E_0x2733760/0, E_0x2733760/1;
S_0x26d87c0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7aed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733c10_0 .net "C", 0 0, o0x7f6677c7aed8;  0 drivers
o0x7f6677c7af08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733cf0_0 .net "D", 0 0, o0x7f6677c7af08;  0 drivers
v0x2733db0_0 .var "Q", 0 0;
o0x7f6677c7af68 .functor BUFZ 1, C4<z>; HiZ drive
v0x2733e50_0 .net "S", 0 0, o0x7f6677c7af68;  0 drivers
E_0x2733b90/0 .event negedge, v0x2733c10_0;
E_0x2733b90/1 .event posedge, v0x2733e50_0;
E_0x2733b90 .event/or E_0x2733b90/0, E_0x2733b90/1;
S_0x26daeb0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7b058 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734040_0 .net "C", 0 0, o0x7f6677c7b058;  0 drivers
o0x7f6677c7b088 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734120_0 .net "D", 0 0, o0x7f6677c7b088;  0 drivers
v0x27341e0_0 .var "Q", 0 0;
o0x7f6677c7b0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734280_0 .net "R", 0 0, o0x7f6677c7b0e8;  0 drivers
E_0x2733fc0 .event negedge, v0x2734040_0;
S_0x26da160 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7b1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734470_0 .net "C", 0 0, o0x7f6677c7b1d8;  0 drivers
o0x7f6677c7b208 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734550_0 .net "D", 0 0, o0x7f6677c7b208;  0 drivers
v0x2734610_0 .var "Q", 0 0;
o0x7f6677c7b268 .functor BUFZ 1, C4<z>; HiZ drive
v0x27346b0_0 .net "S", 0 0, o0x7f6677c7b268;  0 drivers
E_0x27343f0 .event negedge, v0x2734470_0;
S_0x26d9490 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7b358 .functor BUFZ 1, C4<z>; HiZ drive
v0x27348a0_0 .net "C", 0 0, o0x7f6677c7b358;  0 drivers
o0x7f6677c7b388 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734980_0 .net "D", 0 0, o0x7f6677c7b388;  0 drivers
v0x2734a40_0 .var "Q", 0 0;
o0x7f6677c7b3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734ae0_0 .net "R", 0 0, o0x7f6677c7b3e8;  0 drivers
E_0x2734820 .event posedge, v0x2734ae0_0, v0x27348a0_0;
S_0x26d4490 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7b4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734cd0_0 .net "C", 0 0, o0x7f6677c7b4d8;  0 drivers
o0x7f6677c7b508 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734db0_0 .net "D", 0 0, o0x7f6677c7b508;  0 drivers
v0x2734e70_0 .var "Q", 0 0;
o0x7f6677c7b568 .functor BUFZ 1, C4<z>; HiZ drive
v0x2734f10_0 .net "S", 0 0, o0x7f6677c7b568;  0 drivers
E_0x2734c50 .event posedge, v0x2734f10_0, v0x2734cd0_0;
S_0x26d5ff0 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7b658 .functor BUFZ 1, C4<z>; HiZ drive
v0x2735100_0 .net "C", 0 0, o0x7f6677c7b658;  0 drivers
o0x7f6677c7b688 .functor BUFZ 1, C4<z>; HiZ drive
v0x27351e0_0 .net "D", 0 0, o0x7f6677c7b688;  0 drivers
v0x27352a0_0 .var "Q", 0 0;
o0x7f6677c7b6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2735340_0 .net "R", 0 0, o0x7f6677c7b6e8;  0 drivers
E_0x2735080 .event posedge, v0x2735100_0;
S_0x26d5c10 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f6677c7b7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2735530_0 .net "C", 0 0, o0x7f6677c7b7d8;  0 drivers
o0x7f6677c7b808 .functor BUFZ 1, C4<z>; HiZ drive
v0x2735610_0 .net "D", 0 0, o0x7f6677c7b808;  0 drivers
v0x27356d0_0 .var "Q", 0 0;
o0x7f6677c7b868 .functor BUFZ 1, C4<z>; HiZ drive
v0x2735770_0 .net "S", 0 0, o0x7f6677c7b868;  0 drivers
E_0x27354b0 .event posedge, v0x2735530_0;
S_0x2700ec0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7f6677c7b988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x274a7b0 .functor BUFZ 1, o0x7f6677c7b988, C4<0>, C4<0>, C4<0>;
v0x27358e0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x274a7b0;  1 drivers
v0x27359c0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f6677c7b988;  0 drivers
S_0x25c7df0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x2703240 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x2703280 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x27032c0 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x2703300 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7f6677c7bbc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x274a820 .functor BUFZ 1, o0x7f6677c7bbc8, C4<0>, C4<0>, C4<0>;
o0x7f6677c7ba18 .functor BUFZ 1, C4<z>; HiZ drive
v0x27377a0_0 .net "CLOCK_ENABLE", 0 0, o0x7f6677c7ba18;  0 drivers
v0x2737860_0 .net "D_IN_0", 0 0, L_0x274a910;  1 drivers
v0x2737900_0 .net "D_IN_1", 0 0, L_0x274a9d0;  1 drivers
o0x7f6677c7baa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2737a00_0 .net "D_OUT_0", 0 0, o0x7f6677c7baa8;  0 drivers
o0x7f6677c7bad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2737ad0_0 .net "D_OUT_1", 0 0, o0x7f6677c7bad8;  0 drivers
v0x2737b70_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x274a820;  1 drivers
o0x7f6677c7bb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2737c10_0 .net "INPUT_CLK", 0 0, o0x7f6677c7bb08;  0 drivers
o0x7f6677c7bb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2737ce0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f6677c7bb38;  0 drivers
o0x7f6677c7bb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x2737db0_0 .net "OUTPUT_CLK", 0 0, o0x7f6677c7bb68;  0 drivers
o0x7f6677c7bb98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2737e80_0 .net "OUTPUT_ENABLE", 0 0, o0x7f6677c7bb98;  0 drivers
v0x2737f50_0 .net "PACKAGE_PIN", 0 0, o0x7f6677c7bbc8;  0 drivers
S_0x2735ae0 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x25c7df0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x2735cb0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x2735cf0 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x2735d30 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x2735d70 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x274a910 .functor BUFZ 1, v0x2736dd0_0, C4<0>, C4<0>, C4<0>;
L_0x274a9d0 .functor BUFZ 1, v0x2736e90_0, C4<0>, C4<0>, C4<0>;
v0x2736620_0 .net "CLOCK_ENABLE", 0 0, o0x7f6677c7ba18;  alias, 0 drivers
v0x27366e0_0 .net "D_IN_0", 0 0, L_0x274a910;  alias, 1 drivers
v0x27367a0_0 .net "D_IN_1", 0 0, L_0x274a9d0;  alias, 1 drivers
v0x2736840_0 .net "D_OUT_0", 0 0, o0x7f6677c7baa8;  alias, 0 drivers
v0x2736900_0 .net "D_OUT_1", 0 0, o0x7f6677c7bad8;  alias, 0 drivers
v0x2736a10_0 .net "INPUT_CLK", 0 0, o0x7f6677c7bb08;  alias, 0 drivers
v0x2736ad0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f6677c7bb38;  alias, 0 drivers
v0x2736b90_0 .net "OUTPUT_CLK", 0 0, o0x7f6677c7bb68;  alias, 0 drivers
v0x2736c50_0 .net "OUTPUT_ENABLE", 0 0, o0x7f6677c7bb98;  alias, 0 drivers
v0x2736d10_0 .net "PACKAGE_PIN", 0 0, o0x7f6677c7bbc8;  alias, 0 drivers
v0x2736dd0_0 .var "din_0", 0 0;
v0x2736e90_0 .var "din_1", 0 0;
v0x2736f50_0 .var "din_q_0", 0 0;
v0x2737010_0 .var "din_q_1", 0 0;
v0x27370d0_0 .var "dout", 0 0;
v0x2737190_0 .var "dout_q_0", 0 0;
v0x2737250_0 .var "dout_q_1", 0 0;
v0x2737420_0 .var "outclk_delayed_1", 0 0;
v0x27374e0_0 .var "outclk_delayed_2", 0 0;
v0x27375a0_0 .var "outena_q", 0 0;
E_0x2735e40 .event edge, v0x27374e0_0, v0x2737190_0, v0x2737250_0;
E_0x2736130 .event edge, v0x2737420_0;
E_0x2736190 .event edge, v0x2736b90_0;
E_0x27361f0 .event edge, v0x2736ad0_0, v0x2736f50_0, v0x2737010_0;
S_0x2736280 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x2735ae0;
 .timescale 0 0;
E_0x2736450 .event posedge, v0x2736b90_0;
E_0x27364d0 .event negedge, v0x2736b90_0;
E_0x2736530 .event negedge, v0x2736a10_0;
E_0x2736590 .event posedge, v0x2736a10_0;
S_0x26edf50 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x26db4d0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7f6677c7c1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2738040_0 .net "I0", 0 0, o0x7f6677c7c1f8;  0 drivers
o0x7f6677c7c228 .functor BUFZ 1, C4<z>; HiZ drive
v0x2738120_0 .net "I1", 0 0, o0x7f6677c7c228;  0 drivers
o0x7f6677c7c258 .functor BUFZ 1, C4<z>; HiZ drive
v0x27381e0_0 .net "I2", 0 0, o0x7f6677c7c258;  0 drivers
o0x7f6677c7c288 .functor BUFZ 1, C4<z>; HiZ drive
v0x27382b0_0 .net "I3", 0 0, o0x7f6677c7c288;  0 drivers
v0x2738370_0 .net "O", 0 0, L_0x274b4a0;  1 drivers
L_0x7f6677c30138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2738430_0 .net/2u *"_s0", 7 0, L_0x7f6677c30138;  1 drivers
v0x2738510_0 .net *"_s13", 1 0, L_0x274afb0;  1 drivers
v0x27385f0_0 .net *"_s15", 1 0, L_0x274b0a0;  1 drivers
v0x27386d0_0 .net *"_s19", 0 0, L_0x274b2c0;  1 drivers
L_0x7f6677c30180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27387b0_0 .net/2u *"_s2", 7 0, L_0x7f6677c30180;  1 drivers
v0x2738890_0 .net *"_s21", 0 0, L_0x274b400;  1 drivers
v0x2738970_0 .net *"_s7", 3 0, L_0x274ac80;  1 drivers
v0x2738a50_0 .net *"_s9", 3 0, L_0x274ad70;  1 drivers
v0x2738b30_0 .net "s1", 1 0, L_0x274b180;  1 drivers
v0x2738c10_0 .net "s2", 3 0, L_0x274ae10;  1 drivers
v0x2738cf0_0 .net "s3", 7 0, L_0x274aae0;  1 drivers
L_0x274aae0 .functor MUXZ 8, L_0x7f6677c30180, L_0x7f6677c30138, o0x7f6677c7c288, C4<>;
L_0x274ac80 .part L_0x274aae0, 4, 4;
L_0x274ad70 .part L_0x274aae0, 0, 4;
L_0x274ae10 .functor MUXZ 4, L_0x274ad70, L_0x274ac80, o0x7f6677c7c258, C4<>;
L_0x274afb0 .part L_0x274ae10, 2, 2;
L_0x274b0a0 .part L_0x274ae10, 0, 2;
L_0x274b180 .functor MUXZ 2, L_0x274b0a0, L_0x274afb0, o0x7f6677c7c228, C4<>;
L_0x274b2c0 .part L_0x274b180, 1, 1;
L_0x274b400 .part L_0x274b180, 0, 1;
L_0x274b4a0 .functor MUXZ 1, L_0x274b400, L_0x274b2c0, o0x7f6677c7c1f8, C4<>;
S_0x2617920 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x267fbb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x267fbf0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x267fc30 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x267fc70 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x267fcb0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x267fcf0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x267fd30 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x267fd70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x267fdb0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x267fdf0 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x267fe30 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x267fe70 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x267feb0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x267fef0 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x267ff30 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x267ff70 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7f6677c7c5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2738e70_0 .net "BYPASS", 0 0, o0x7f6677c7c5e8;  0 drivers
o0x7f6677c7c618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2738f50_0 .net "DYNAMICDELAY", 7 0, o0x7f6677c7c618;  0 drivers
o0x7f6677c7c648 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739030_0 .net "EXTFEEDBACK", 0 0, o0x7f6677c7c648;  0 drivers
o0x7f6677c7c678 .functor BUFZ 1, C4<z>; HiZ drive
v0x27390d0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f6677c7c678;  0 drivers
o0x7f6677c7c6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739190_0 .net "LOCK", 0 0, o0x7f6677c7c6a8;  0 drivers
o0x7f6677c7c6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739250_0 .net "PLLOUTCOREA", 0 0, o0x7f6677c7c6d8;  0 drivers
o0x7f6677c7c708 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739310_0 .net "PLLOUTCOREB", 0 0, o0x7f6677c7c708;  0 drivers
o0x7f6677c7c738 .functor BUFZ 1, C4<z>; HiZ drive
v0x27393d0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f6677c7c738;  0 drivers
o0x7f6677c7c768 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739490_0 .net "PLLOUTGLOBALB", 0 0, o0x7f6677c7c768;  0 drivers
o0x7f6677c7c798 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739550_0 .net "REFERENCECLK", 0 0, o0x7f6677c7c798;  0 drivers
o0x7f6677c7c7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739610_0 .net "RESETB", 0 0, o0x7f6677c7c7c8;  0 drivers
o0x7f6677c7c7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27396d0_0 .net "SCLK", 0 0, o0x7f6677c7c7f8;  0 drivers
o0x7f6677c7c828 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739790_0 .net "SDI", 0 0, o0x7f6677c7c828;  0 drivers
o0x7f6677c7c858 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739850_0 .net "SDO", 0 0, o0x7f6677c7c858;  0 drivers
S_0x2617aa0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x27154d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x2715510 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x2715550 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x2715590 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x27155d0 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x2715610 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x2715650 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x2715690 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x27156d0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x2715710 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x2715750 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x2715790 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x27157d0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x2715810 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x2715850 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x2715890 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7f6677c7cb28 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739b50_0 .net "BYPASS", 0 0, o0x7f6677c7cb28;  0 drivers
o0x7f6677c7cb58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2739c30_0 .net "DYNAMICDELAY", 7 0, o0x7f6677c7cb58;  0 drivers
o0x7f6677c7cb88 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739d10_0 .net "EXTFEEDBACK", 0 0, o0x7f6677c7cb88;  0 drivers
o0x7f6677c7cbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739db0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f6677c7cbb8;  0 drivers
o0x7f6677c7cbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739e70_0 .net "LOCK", 0 0, o0x7f6677c7cbe8;  0 drivers
o0x7f6677c7cc18 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739f30_0 .net "PACKAGEPIN", 0 0, o0x7f6677c7cc18;  0 drivers
o0x7f6677c7cc48 .functor BUFZ 1, C4<z>; HiZ drive
v0x2739ff0_0 .net "PLLOUTCOREA", 0 0, o0x7f6677c7cc48;  0 drivers
o0x7f6677c7cc78 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a0b0_0 .net "PLLOUTCOREB", 0 0, o0x7f6677c7cc78;  0 drivers
o0x7f6677c7cca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a170_0 .net "PLLOUTGLOBALA", 0 0, o0x7f6677c7cca8;  0 drivers
o0x7f6677c7ccd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a230_0 .net "PLLOUTGLOBALB", 0 0, o0x7f6677c7ccd8;  0 drivers
o0x7f6677c7cd08 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a2f0_0 .net "RESETB", 0 0, o0x7f6677c7cd08;  0 drivers
o0x7f6677c7cd38 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a3b0_0 .net "SCLK", 0 0, o0x7f6677c7cd38;  0 drivers
o0x7f6677c7cd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a470_0 .net "SDI", 0 0, o0x7f6677c7cd68;  0 drivers
o0x7f6677c7cd98 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a530_0 .net "SDO", 0 0, o0x7f6677c7cd98;  0 drivers
S_0x261a8d0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x26715c0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x2671600 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x2671640 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x2671680 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x26716c0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x2671700 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x2671740 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x2671780 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x26717c0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x2671800 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x2671840 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x2671880 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x26718c0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x2671900 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x2671940 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7f6677c7d068 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a7b0_0 .net "BYPASS", 0 0, o0x7f6677c7d068;  0 drivers
o0x7f6677c7d098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x273a890_0 .net "DYNAMICDELAY", 7 0, o0x7f6677c7d098;  0 drivers
o0x7f6677c7d0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273a970_0 .net "EXTFEEDBACK", 0 0, o0x7f6677c7d0c8;  0 drivers
o0x7f6677c7d0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273aa10_0 .net "LATCHINPUTVALUE", 0 0, o0x7f6677c7d0f8;  0 drivers
o0x7f6677c7d128 .functor BUFZ 1, C4<z>; HiZ drive
v0x273aad0_0 .net "LOCK", 0 0, o0x7f6677c7d128;  0 drivers
o0x7f6677c7d158 .functor BUFZ 1, C4<z>; HiZ drive
v0x273ab90_0 .net "PACKAGEPIN", 0 0, o0x7f6677c7d158;  0 drivers
o0x7f6677c7d188 .functor BUFZ 1, C4<z>; HiZ drive
v0x273ac50_0 .net "PLLOUTCOREA", 0 0, o0x7f6677c7d188;  0 drivers
o0x7f6677c7d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273ad10_0 .net "PLLOUTCOREB", 0 0, o0x7f6677c7d1b8;  0 drivers
o0x7f6677c7d1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273add0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f6677c7d1e8;  0 drivers
o0x7f6677c7d218 .functor BUFZ 1, C4<z>; HiZ drive
v0x273ae90_0 .net "PLLOUTGLOBALB", 0 0, o0x7f6677c7d218;  0 drivers
o0x7f6677c7d248 .functor BUFZ 1, C4<z>; HiZ drive
v0x273af50_0 .net "RESETB", 0 0, o0x7f6677c7d248;  0 drivers
o0x7f6677c7d278 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b010_0 .net "SCLK", 0 0, o0x7f6677c7d278;  0 drivers
o0x7f6677c7d2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b0d0_0 .net "SDI", 0 0, o0x7f6677c7d2a8;  0 drivers
o0x7f6677c7d2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b190_0 .net "SDO", 0 0, o0x7f6677c7d2d8;  0 drivers
S_0x261aa50 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x261b7f0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x261b830 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x261b870 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x261b8b0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x261b8f0 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x261b930 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x261b970 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x261b9b0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x261b9f0 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x261ba30 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x261ba70 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x261bab0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x261baf0 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x261bb30 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7f6677c7d5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b410_0 .net "BYPASS", 0 0, o0x7f6677c7d5a8;  0 drivers
o0x7f6677c7d5d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x273b4f0_0 .net "DYNAMICDELAY", 7 0, o0x7f6677c7d5d8;  0 drivers
o0x7f6677c7d608 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b5d0_0 .net "EXTFEEDBACK", 0 0, o0x7f6677c7d608;  0 drivers
o0x7f6677c7d638 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b670_0 .net "LATCHINPUTVALUE", 0 0, o0x7f6677c7d638;  0 drivers
o0x7f6677c7d668 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b730_0 .net "LOCK", 0 0, o0x7f6677c7d668;  0 drivers
o0x7f6677c7d698 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b7f0_0 .net "PLLOUTCORE", 0 0, o0x7f6677c7d698;  0 drivers
o0x7f6677c7d6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b8b0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f6677c7d6c8;  0 drivers
o0x7f6677c7d6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273b970_0 .net "REFERENCECLK", 0 0, o0x7f6677c7d6f8;  0 drivers
o0x7f6677c7d728 .functor BUFZ 1, C4<z>; HiZ drive
v0x273ba30_0 .net "RESETB", 0 0, o0x7f6677c7d728;  0 drivers
o0x7f6677c7d758 .functor BUFZ 1, C4<z>; HiZ drive
v0x273baf0_0 .net "SCLK", 0 0, o0x7f6677c7d758;  0 drivers
o0x7f6677c7d788 .functor BUFZ 1, C4<z>; HiZ drive
v0x273bbb0_0 .net "SDI", 0 0, o0x7f6677c7d788;  0 drivers
o0x7f6677c7d7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273bc70_0 .net "SDO", 0 0, o0x7f6677c7d7b8;  0 drivers
S_0x2623260 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x2626210 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x2626250 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x2626290 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x26262d0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x2626310 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x2626350 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x2626390 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x26263d0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x2626410 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x2626450 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x2626490 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x26264d0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x2626510 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x2626550 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7f6677c7da28 .functor BUFZ 1, C4<z>; HiZ drive
v0x273beb0_0 .net "BYPASS", 0 0, o0x7f6677c7da28;  0 drivers
o0x7f6677c7da58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x273bf90_0 .net "DYNAMICDELAY", 7 0, o0x7f6677c7da58;  0 drivers
o0x7f6677c7da88 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c070_0 .net "EXTFEEDBACK", 0 0, o0x7f6677c7da88;  0 drivers
o0x7f6677c7dab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c110_0 .net "LATCHINPUTVALUE", 0 0, o0x7f6677c7dab8;  0 drivers
o0x7f6677c7dae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c1d0_0 .net "LOCK", 0 0, o0x7f6677c7dae8;  0 drivers
o0x7f6677c7db18 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c290_0 .net "PACKAGEPIN", 0 0, o0x7f6677c7db18;  0 drivers
o0x7f6677c7db48 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c350_0 .net "PLLOUTCORE", 0 0, o0x7f6677c7db48;  0 drivers
o0x7f6677c7db78 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c410_0 .net "PLLOUTGLOBAL", 0 0, o0x7f6677c7db78;  0 drivers
o0x7f6677c7dba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c4d0_0 .net "RESETB", 0 0, o0x7f6677c7dba8;  0 drivers
o0x7f6677c7dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c590_0 .net "SCLK", 0 0, o0x7f6677c7dbd8;  0 drivers
o0x7f6677c7dc08 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c650_0 .net "SDI", 0 0, o0x7f6677c7dc08;  0 drivers
o0x7f6677c7dc38 .functor BUFZ 1, C4<z>; HiZ drive
v0x273c710_0 .net "SDO", 0 0, o0x7f6677c7dc38;  0 drivers
S_0x26233e0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x27158e0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715920 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715960 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27159a0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27159e0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715a20 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715a60 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715aa0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715ae0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715b20 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715b60 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715ba0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715be0 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715c20 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715c60 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715ca0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2715ce0 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x2715d20 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7f6677c7e3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275b870 .functor NOT 1, o0x7f6677c7e3b8, C4<0>, C4<0>, C4<0>;
o0x7f6677c7dea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x27400a0_0 .net "MASK", 15 0, o0x7f6677c7dea8;  0 drivers
o0x7f6677c7ded8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2740180_0 .net "RADDR", 10 0, o0x7f6677c7ded8;  0 drivers
o0x7f6677c7df38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2740250_0 .net "RCLKE", 0 0, o0x7f6677c7df38;  0 drivers
v0x2740350_0 .net "RCLKN", 0 0, o0x7f6677c7e3b8;  0 drivers
v0x27403f0_0 .net "RDATA", 15 0, L_0x275b7b0;  1 drivers
o0x7f6677c7dfc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2740490_0 .net "RE", 0 0, o0x7f6677c7dfc8;  0 drivers
o0x7f6677c7e028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2740560_0 .net "WADDR", 10 0, o0x7f6677c7e028;  0 drivers
o0x7f6677c7e058 .functor BUFZ 1, C4<z>; HiZ drive
v0x2740630_0 .net "WCLK", 0 0, o0x7f6677c7e058;  0 drivers
o0x7f6677c7e088 .functor BUFZ 1, C4<z>; HiZ drive
v0x2740700_0 .net "WCLKE", 0 0, o0x7f6677c7e088;  0 drivers
o0x7f6677c7e0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x27407d0_0 .net "WDATA", 15 0, o0x7f6677c7e0b8;  0 drivers
o0x7f6677c7e118 .functor BUFZ 1, C4<z>; HiZ drive
v0x27408a0_0 .net "WE", 0 0, o0x7f6677c7e118;  0 drivers
S_0x273c950 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x26233e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x273caf0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cb30 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cb70 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cbb0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cbf0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cc30 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cc70 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273ccb0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273ccf0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cd30 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cd70 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cdb0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cdf0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273ce30 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273ce70 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273ceb0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x273cef0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x273cf30 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x273eff0_0 .net "MASK", 15 0, o0x7f6677c7dea8;  alias, 0 drivers
v0x273f0b0_0 .net "RADDR", 10 0, o0x7f6677c7ded8;  alias, 0 drivers
v0x273f190_0 .net "RCLK", 0 0, L_0x275b870;  1 drivers
v0x273f260_0 .net "RCLKE", 0 0, o0x7f6677c7df38;  alias, 0 drivers
v0x273f320_0 .net "RDATA", 15 0, L_0x275b7b0;  alias, 1 drivers
v0x273f450_0 .var "RDATA_I", 15 0;
v0x273f530_0 .net "RE", 0 0, o0x7f6677c7dfc8;  alias, 0 drivers
L_0x7f6677c301c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x273f5f0_0 .net "RMASK_I", 15 0, L_0x7f6677c301c8;  1 drivers
v0x273f6d0_0 .net "WADDR", 10 0, o0x7f6677c7e028;  alias, 0 drivers
v0x273f7b0_0 .net "WCLK", 0 0, o0x7f6677c7e058;  alias, 0 drivers
v0x273f870_0 .net "WCLKE", 0 0, o0x7f6677c7e088;  alias, 0 drivers
v0x273f930_0 .net "WDATA", 15 0, o0x7f6677c7e0b8;  alias, 0 drivers
v0x273fa10_0 .net "WDATA_I", 15 0, L_0x275b6f0;  1 drivers
v0x273faf0_0 .net "WE", 0 0, o0x7f6677c7e118;  alias, 0 drivers
v0x273fbb0_0 .net "WMASK_I", 15 0, L_0x274b620;  1 drivers
v0x273fc90_0 .var/i "i", 31 0;
v0x273fd70 .array "memory", 255 0, 15 0;
E_0x273e760 .event posedge, v0x273f190_0;
E_0x273e7e0 .event posedge, v0x273f7b0_0;
S_0x273e840 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x273c950;
 .timescale 0 0;
L_0x274b620 .functor BUFZ 16, o0x7f6677c7dea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x273ea30 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x273c950;
 .timescale 0 0;
S_0x273ec20 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x273c950;
 .timescale 0 0;
L_0x275b6f0 .functor BUFZ 16, o0x7f6677c7e0b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x273ee20 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x273c950;
 .timescale 0 0;
L_0x275b7b0 .functor BUFZ 16, v0x273f450_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x260f990 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2716180 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27161c0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716200 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716240 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716280 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27162c0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716300 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716340 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716380 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27163c0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716400 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716440 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716480 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27164c0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716500 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716540 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716580 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x27165c0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7f6677c7eb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275bb80 .functor NOT 1, o0x7f6677c7eb08, C4<0>, C4<0>, C4<0>;
o0x7f6677c7eb38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275bc20 .functor NOT 1, o0x7f6677c7eb38, C4<0>, C4<0>, C4<0>;
o0x7f6677c7e5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2744280_0 .net "MASK", 15 0, o0x7f6677c7e5f8;  0 drivers
o0x7f6677c7e628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2744360_0 .net "RADDR", 10 0, o0x7f6677c7e628;  0 drivers
o0x7f6677c7e688 .functor BUFZ 1, C4<z>; HiZ drive
v0x2744430_0 .net "RCLKE", 0 0, o0x7f6677c7e688;  0 drivers
v0x2744530_0 .net "RCLKN", 0 0, o0x7f6677c7eb08;  0 drivers
v0x27445d0_0 .net "RDATA", 15 0, L_0x275bac0;  1 drivers
o0x7f6677c7e718 .functor BUFZ 1, C4<z>; HiZ drive
v0x2744670_0 .net "RE", 0 0, o0x7f6677c7e718;  0 drivers
o0x7f6677c7e778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2744740_0 .net "WADDR", 10 0, o0x7f6677c7e778;  0 drivers
o0x7f6677c7e7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2744810_0 .net "WCLKE", 0 0, o0x7f6677c7e7d8;  0 drivers
v0x27448e0_0 .net "WCLKN", 0 0, o0x7f6677c7eb38;  0 drivers
o0x7f6677c7e808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2744980_0 .net "WDATA", 15 0, o0x7f6677c7e808;  0 drivers
o0x7f6677c7e868 .functor BUFZ 1, C4<z>; HiZ drive
v0x2744a50_0 .net "WE", 0 0, o0x7f6677c7e868;  0 drivers
S_0x2740a10 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x260f990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2740bb0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740bf0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740c30 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740c70 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740cb0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740cf0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740d30 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740d70 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740db0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740df0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740e30 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740e70 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740eb0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740ef0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740f30 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740f70 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2740fb0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x2740ff0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x2743170_0 .net "MASK", 15 0, o0x7f6677c7e5f8;  alias, 0 drivers
v0x2743230_0 .net "RADDR", 10 0, o0x7f6677c7e628;  alias, 0 drivers
v0x2743310_0 .net "RCLK", 0 0, L_0x275bb80;  1 drivers
v0x27433e0_0 .net "RCLKE", 0 0, o0x7f6677c7e688;  alias, 0 drivers
v0x27434a0_0 .net "RDATA", 15 0, L_0x275bac0;  alias, 1 drivers
v0x27435d0_0 .var "RDATA_I", 15 0;
v0x27436b0_0 .net "RE", 0 0, o0x7f6677c7e718;  alias, 0 drivers
L_0x7f6677c30210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2743770_0 .net "RMASK_I", 15 0, L_0x7f6677c30210;  1 drivers
v0x2743850_0 .net "WADDR", 10 0, o0x7f6677c7e778;  alias, 0 drivers
v0x2743930_0 .net "WCLK", 0 0, L_0x275bc20;  1 drivers
v0x27439f0_0 .net "WCLKE", 0 0, o0x7f6677c7e7d8;  alias, 0 drivers
v0x2743ab0_0 .net "WDATA", 15 0, o0x7f6677c7e808;  alias, 0 drivers
v0x2743b90_0 .net "WDATA_I", 15 0, L_0x275b9d0;  1 drivers
v0x2743c70_0 .net "WE", 0 0, o0x7f6677c7e868;  alias, 0 drivers
v0x2743d30_0 .net "WMASK_I", 15 0, L_0x275b8e0;  1 drivers
v0x2743e10_0 .var/i "i", 31 0;
v0x2743ef0 .array "memory", 255 0, 15 0;
E_0x27428e0 .event posedge, v0x2743310_0;
E_0x2742960 .event posedge, v0x2743930_0;
S_0x27429c0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x2740a10;
 .timescale 0 0;
L_0x275b8e0 .functor BUFZ 16, o0x7f6677c7e5f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2742bb0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x2740a10;
 .timescale 0 0;
S_0x2742da0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x2740a10;
 .timescale 0 0;
L_0x275b9d0 .functor BUFZ 16, o0x7f6677c7e808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2742fa0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x2740a10;
 .timescale 0 0;
L_0x275bac0 .functor BUFZ 16, v0x27435d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2659bf0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2716610 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716650 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716690 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27166d0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716710 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716750 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716790 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27167d0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716810 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716850 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716890 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27168d0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716910 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716950 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716990 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27169d0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2716a10 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x2716a50 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7f6677c7f288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275bfd0 .functor NOT 1, o0x7f6677c7f288, C4<0>, C4<0>, C4<0>;
o0x7f6677c7ed78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2748470_0 .net "MASK", 15 0, o0x7f6677c7ed78;  0 drivers
o0x7f6677c7eda8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2748550_0 .net "RADDR", 10 0, o0x7f6677c7eda8;  0 drivers
o0x7f6677c7edd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748620_0 .net "RCLK", 0 0, o0x7f6677c7edd8;  0 drivers
o0x7f6677c7ee08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748720_0 .net "RCLKE", 0 0, o0x7f6677c7ee08;  0 drivers
v0x27487f0_0 .net "RDATA", 15 0, L_0x275bf10;  1 drivers
o0x7f6677c7ee98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748890_0 .net "RE", 0 0, o0x7f6677c7ee98;  0 drivers
o0x7f6677c7eef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2748960_0 .net "WADDR", 10 0, o0x7f6677c7eef8;  0 drivers
o0x7f6677c7ef58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748a30_0 .net "WCLKE", 0 0, o0x7f6677c7ef58;  0 drivers
v0x2748b00_0 .net "WCLKN", 0 0, o0x7f6677c7f288;  0 drivers
o0x7f6677c7ef88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2748ba0_0 .net "WDATA", 15 0, o0x7f6677c7ef88;  0 drivers
o0x7f6677c7efe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748c70_0 .net "WE", 0 0, o0x7f6677c7efe8;  0 drivers
S_0x2744c00 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x2659bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2744da0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744de0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744e20 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744e60 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744ea0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744ee0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744f20 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744f60 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744fa0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2744fe0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2745020 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2745060 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27450a0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27450e0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2745120 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2745160 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x27451a0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x27451e0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x2747360_0 .net "MASK", 15 0, o0x7f6677c7ed78;  alias, 0 drivers
v0x2747420_0 .net "RADDR", 10 0, o0x7f6677c7eda8;  alias, 0 drivers
v0x2747500_0 .net "RCLK", 0 0, o0x7f6677c7edd8;  alias, 0 drivers
v0x27475d0_0 .net "RCLKE", 0 0, o0x7f6677c7ee08;  alias, 0 drivers
v0x2747690_0 .net "RDATA", 15 0, L_0x275bf10;  alias, 1 drivers
v0x27477c0_0 .var "RDATA_I", 15 0;
v0x27478a0_0 .net "RE", 0 0, o0x7f6677c7ee98;  alias, 0 drivers
L_0x7f6677c30258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2747960_0 .net "RMASK_I", 15 0, L_0x7f6677c30258;  1 drivers
v0x2747a40_0 .net "WADDR", 10 0, o0x7f6677c7eef8;  alias, 0 drivers
v0x2747b20_0 .net "WCLK", 0 0, L_0x275bfd0;  1 drivers
v0x2747be0_0 .net "WCLKE", 0 0, o0x7f6677c7ef58;  alias, 0 drivers
v0x2747ca0_0 .net "WDATA", 15 0, o0x7f6677c7ef88;  alias, 0 drivers
v0x2747d80_0 .net "WDATA_I", 15 0, L_0x275be70;  1 drivers
v0x2747e60_0 .net "WE", 0 0, o0x7f6677c7efe8;  alias, 0 drivers
v0x2747f20_0 .net "WMASK_I", 15 0, L_0x275bcf0;  1 drivers
v0x2748000_0 .var/i "i", 31 0;
v0x27480e0 .array "memory", 255 0, 15 0;
E_0x2746ad0 .event posedge, v0x2747500_0;
E_0x2746b50 .event posedge, v0x2747b20_0;
S_0x2746bb0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x2744c00;
 .timescale 0 0;
L_0x275bcf0 .functor BUFZ 16, o0x7f6677c7ed78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2746da0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x2744c00;
 .timescale 0 0;
S_0x2746f90 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x2744c00;
 .timescale 0 0;
L_0x275be70 .functor BUFZ 16, o0x7f6677c7ef88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2747190 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x2744c00;
 .timescale 0 0;
L_0x275bf10 .functor BUFZ 16, v0x27477c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2716cc0 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7f6677c7f4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748de0_0 .net "BOOT", 0 0, o0x7f6677c7f4c8;  0 drivers
o0x7f6677c7f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748ec0_0 .net "S0", 0 0, o0x7f6677c7f4f8;  0 drivers
o0x7f6677c7f528 .functor BUFZ 1, C4<z>; HiZ drive
v0x2748f80_0 .net "S1", 0 0, o0x7f6677c7f528;  0 drivers
S_0x2716e40 .scope module, "echowire1" "echowire1" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dtr"
    .port_info 1 /INPUT 1 "rts"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /OUTPUT 1 "D1"
    .port_info 5 /OUTPUT 1 "D2"
o0x7f6677c7f648 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275c070 .functor BUFZ 1, o0x7f6677c7f648, C4<0>, C4<0>, C4<0>;
o0x7f6677c7f678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275c140 .functor BUFZ 1, o0x7f6677c7f678, C4<0>, C4<0>, C4<0>;
o0x7f6677c7f6a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x275c210 .functor BUFZ 1, o0x7f6677c7f6a8, C4<0>, C4<0>, C4<0>;
v0x27490d0_0 .net "D1", 0 0, L_0x275c070;  1 drivers
v0x2749190_0 .net "D2", 0 0, L_0x275c140;  1 drivers
v0x2749250_0 .net "dtr", 0 0, o0x7f6677c7f648;  0 drivers
v0x2749320_0 .net "rts", 0 0, o0x7f6677c7f678;  0 drivers
v0x27493e0_0 .net "rx", 0 0, o0x7f6677c7f6a8;  0 drivers
v0x27494a0_0 .net "tx", 0 0, L_0x275c210;  1 drivers
    .scope S_0x26d4120;
T_0 ;
    %wait E_0x2670910;
    %load/vec4 v0x26c8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x272ec40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x272f4e0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x272f840_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x26d4120;
T_1 ;
    %wait E_0x2670240;
    %load/vec4 v0x272ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x272f840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x26c8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x272f4e0_0;
    %assign/vec4 v0x272f840_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x26ee6c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27302c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x26ee6c0;
T_3 ;
    %wait E_0x266fdc0;
    %load/vec4 v0x2730200_0;
    %assign/vec4 v0x27302c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x26db6b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2730680_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x26db6b0;
T_5 ;
    %wait E_0x27303e0;
    %load/vec4 v0x27305e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x2730520_0;
    %assign/vec4 v0x2730680_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x26cb400;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2730ab0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x26cb400;
T_7 ;
    %wait E_0x27307f0;
    %load/vec4 v0x2730b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2730ab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2730a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x2730950_0;
    %assign/vec4 v0x2730ab0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27141d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2730f90_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x27141d0;
T_9 ;
    %wait E_0x2730cd0;
    %load/vec4 v0x2731050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2730f90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2730ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x2730e30_0;
    %assign/vec4 v0x2730f90_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2714bf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2731470_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x2714bf0;
T_11 ;
    %wait E_0x27311b0;
    %load/vec4 v0x27313d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x2731530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2731470_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x2731310_0;
    %assign/vec4 v0x2731470_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2714840;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2731950_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x2714840;
T_13 ;
    %wait E_0x2731690;
    %load/vec4 v0x27318b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x2731a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2731950_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x27317f0_0;
    %assign/vec4 v0x2731950_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x27020f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2731d90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x27020f0;
T_15 ;
    %wait E_0x2731b70;
    %load/vec4 v0x2731cd0_0;
    %assign/vec4 v0x2731d90_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2701d10;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2732180_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x2701d10;
T_17 ;
    %wait E_0x2731eb0;
    %load/vec4 v0x27320b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x2731ff0_0;
    %assign/vec4 v0x2732180_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x26eee60;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27325b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x26eee60;
T_19 ;
    %wait E_0x27322f0;
    %load/vec4 v0x2732670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27325b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x2732510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x2732450_0;
    %assign/vec4 v0x27325b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x26eea80;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2732a90_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x26eea80;
T_21 ;
    %wait E_0x27327d0;
    %load/vec4 v0x2732b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2732a90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x27329f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x2732930_0;
    %assign/vec4 v0x2732a90_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x26dbee0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2732fc0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x26dbee0;
T_23 ;
    %wait E_0x2732d00;
    %load/vec4 v0x2732f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x2733080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2732fc0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x2732e60_0;
    %assign/vec4 v0x2732fc0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x26dbb00;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27334f0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x26dbb00;
T_25 ;
    %wait E_0x2733230;
    %load/vec4 v0x2733450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x27335b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27334f0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x2733390_0;
    %assign/vec4 v0x27334f0_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x26db350;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2733980_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x26db350;
T_27 ;
    %wait E_0x2733760;
    %load/vec4 v0x2733a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2733980_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x27338c0_0;
    %assign/vec4 v0x2733980_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x26d87c0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2733db0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x26d87c0;
T_29 ;
    %wait E_0x2733b90;
    %load/vec4 v0x2733e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2733db0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x2733cf0_0;
    %assign/vec4 v0x2733db0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x26daeb0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27341e0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x26daeb0;
T_31 ;
    %wait E_0x2733fc0;
    %load/vec4 v0x2734280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27341e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x2734120_0;
    %assign/vec4 v0x27341e0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x26da160;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2734610_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x26da160;
T_33 ;
    %wait E_0x27343f0;
    %load/vec4 v0x27346b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2734610_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x2734550_0;
    %assign/vec4 v0x2734610_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x26d9490;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2734a40_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x26d9490;
T_35 ;
    %wait E_0x2734820;
    %load/vec4 v0x2734ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2734a40_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x2734980_0;
    %assign/vec4 v0x2734a40_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x26d4490;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2734e70_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x26d4490;
T_37 ;
    %wait E_0x2734c50;
    %load/vec4 v0x2734f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2734e70_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x2734db0_0;
    %assign/vec4 v0x2734e70_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x26d5ff0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27352a0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x26d5ff0;
T_39 ;
    %wait E_0x2735080;
    %load/vec4 v0x2735340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27352a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x27351e0_0;
    %assign/vec4 v0x27352a0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x26d5c10;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27356d0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x26d5c10;
T_41 ;
    %wait E_0x27354b0;
    %load/vec4 v0x2735770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27356d0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x2735610_0;
    %assign/vec4 v0x27356d0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x2736280;
T_42 ;
    %wait E_0x2736590;
    %load/vec4 v0x2736620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x2736d10_0;
    %assign/vec4 v0x2736f50_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x2736280;
T_43 ;
    %wait E_0x2736530;
    %load/vec4 v0x2736620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x2736d10_0;
    %assign/vec4 v0x2737010_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x2736280;
T_44 ;
    %wait E_0x2736450;
    %load/vec4 v0x2736620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x2736840_0;
    %assign/vec4 v0x2737190_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x2736280;
T_45 ;
    %wait E_0x27364d0;
    %load/vec4 v0x2736620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x2736900_0;
    %assign/vec4 v0x2737250_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x2736280;
T_46 ;
    %wait E_0x2736450;
    %load/vec4 v0x2736620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x2736c50_0;
    %assign/vec4 v0x27375a0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x2735ae0;
T_47 ;
    %wait E_0x27361f0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x2736ad0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0x2736f50_0;
    %store/vec4 v0x2736dd0_0, 0, 1;
T_47.0 ;
    %load/vec4 v0x2737010_0;
    %store/vec4 v0x2736e90_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2735ae0;
T_48 ;
    %wait E_0x2736190;
    %load/vec4 v0x2736b90_0;
    %assign/vec4 v0x2737420_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x2735ae0;
T_49 ;
    %wait E_0x2736130;
    %load/vec4 v0x2737420_0;
    %assign/vec4 v0x27374e0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x2735ae0;
T_50 ;
    %wait E_0x2735e40;
    %load/vec4 v0x27374e0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0x2737190_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0x2737250_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x27370d0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x273c950;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x273fc90_0, 0, 32;
T_51.0 ;
    %load/vec4 v0x273fc90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x273fc90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x273fc90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
    %load/vec4 v0x273fc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x273fc90_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x273c950;
T_52 ;
    %wait E_0x273e7e0;
    %load/vec4 v0x273faf0_0;
    %load/vec4 v0x273f870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 0, 4;
T_52.2 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.4 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.6 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.8 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.10 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.12 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.14 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.16 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.18 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.20 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.22 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.24 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.26 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.28 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.30 ;
    %load/vec4 v0x273fbb0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0x273fa10_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x273f6d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x273fd70, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x273c950;
T_53 ;
    %wait E_0x273e760;
    %load/vec4 v0x273f530_0;
    %load/vec4 v0x273f260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x273f0b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x273fd70, 4;
    %load/vec4 v0x273f5f0_0;
    %inv;
    %and;
    %assign/vec4 v0x273f450_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x2740a10;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2743e10_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x2743e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2743e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x2743e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
    %load/vec4 v0x2743e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2743e10_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0x2740a10;
T_55 ;
    %wait E_0x2742960;
    %load/vec4 v0x2743c70_0;
    %load/vec4 v0x27439f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 0, 4;
T_55.2 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.4 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.6 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.8 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.10 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.12 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.14 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.16 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.18 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.20 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.22 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.24 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.26 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.28 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.30 ;
    %load/vec4 v0x2743d30_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0x2743b90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x2743850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2743ef0, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x2740a10;
T_56 ;
    %wait E_0x27428e0;
    %load/vec4 v0x27436b0_0;
    %load/vec4 v0x27433e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x2743230_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x2743ef0, 4;
    %load/vec4 v0x2743770_0;
    %inv;
    %and;
    %assign/vec4 v0x27435d0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x2744c00;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2748000_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x2748000_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2748000_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x2748000_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
    %load/vec4 v0x2748000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2748000_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x2744c00;
T_58 ;
    %wait E_0x2746b50;
    %load/vec4 v0x2747e60_0;
    %load/vec4 v0x2747be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 0, 4;
T_58.2 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.4 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.6 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.8 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.10 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.12 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.14 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.16 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.18 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.20 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.22 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.24 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.26 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.28 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.30 ;
    %load/vec4 v0x2747f20_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0x2747d80_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x2747a40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x27480e0, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x2744c00;
T_59 ;
    %wait E_0x2746ad0;
    %load/vec4 v0x27478a0_0;
    %load/vec4 v0x27475d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x2747420_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x27480e0, 4;
    %load/vec4 v0x2747960_0;
    %inv;
    %and;
    %assign/vec4 v0x27477c0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/christ/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "echowire1.v";
