
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.0.0.24.1

// backanno -o smack_buds_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui smack_buds_impl_1.udb 
// Netlist created on Sat Dec  3 17:12:48 2022
// Netlist written on Sat Dec  3 17:12:58 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( RGB, up, VSYNC, HSYNC, testPLLout, controller_latch, 
             controller_clock, ext12m, controller_in );
  input  ext12m, controller_in;
  output [5:0] RGB;
  output up, VSYNC, HSYNC, testPLLout, controller_latch, controller_clock;
  wire   \sixtyHZclock.n81[6] , \sixtyHZclock.n81[5] , \sixtyHZclock.n5108 , 
         \sixtyHZclock.clock_count[6] , \sixtyHZclock.n2309 , 
         \sixtyHZclock.clock_count[5] , internal25clk, \sixtyHZclock.n2311 , 
         \sixtyHZclock.n81[18] , \sixtyHZclock.n81[17] , \sixtyHZclock.n5126 , 
         \sixtyHZclock.clock_count[18] , \sixtyHZclock.n2321 , 
         \sixtyHZclock.clock_count[17] , \sixtyHZclock.n81[4] , 
         \sixtyHZclock.n81[3] , \sixtyHZclock.n5105 , 
         \sixtyHZclock.clock_count[4] , \sixtyHZclock.n2307 , 
         \sixtyHZclock.clock_count[3] , \sixtyHZclock.n81[2] , 
         \sixtyHZclock.n81[1] , \sixtyHZclock.n5102 , 
         \sixtyHZclock.clock_count[2] , \sixtyHZclock.n2305 , 
         \sixtyHZclock.clock_count[1] , \sixtyHZclock.n81[0] , 
         \sixtyHZclock.n5069 , \sixtyHZclock.clock_count[0] , \RGB_pad[2].vcc , 
         \sixtyHZclock.n81[16] , \sixtyHZclock.n81[15] , \sixtyHZclock.n5123 , 
         \sixtyHZclock.clock_count[16] , \sixtyHZclock.n2319 , 
         \sixtyHZclock.clock_count[15] , \sixtyHZclock.n81[14] , 
         \sixtyHZclock.n81[13] , \sixtyHZclock.n5120 , 
         \sixtyHZclock.clock_count[14] , \sixtyHZclock.n2317 , 
         \sixtyHZclock.clock_count[13] , \sixtyHZclock.n81[12] , 
         \sixtyHZclock.n81[11] , \sixtyHZclock.n5117 , 
         \sixtyHZclock.clock_count[12] , \sixtyHZclock.n2315 , 
         \sixtyHZclock.clock_count[11] , \sixtyHZclock.n81[10] , 
         \sixtyHZclock.n81[9] , \sixtyHZclock.n5114 , 
         \sixtyHZclock.clock_count[10] , \sixtyHZclock.n2313 , 
         \sixtyHZclock.clock_count[9] , \sixtyHZclock.n81[8] , 
         \sixtyHZclock.n81[7] , \sixtyHZclock.n5111 , 
         \sixtyHZclock.clock_count[8] , \sixtyHZclock.clock_count[7] , 
         \internalvga.n62[10] , \internalvga.n62[9] , \internalvga.n5099 , 
         \internalrow[10] , \internalvga.n2278 , \internalrow[9] , n221, 
         row_10__N_116, \internalvga.n62[8] , \internalvga.n62[7] , 
         \internalvga.n5096 , \internalrow[8] , \internalvga.n2276 , 
         \internalrow[7] , \internalvga.n62[6] , \internalvga.n62[5] , 
         \internalvga.n5093 , \internalrow[6] , \internalvga.n2274 , 
         \internalrow[5] , \internalvga.n62[4] , \internalvga.n62[3] , 
         \internalvga.n5090 , \internalrow[4] , \internalvga.n2272 , 
         \internalrow[3] , \internalvga.n62[2] , \internalvga.n62[1] , 
         \internalvga.n5087 , \internalrow[2] , \internalvga.n2270 , 
         \internalrow[1] , \internalvga.n62[0] , \internalvga.n4979 , 
         \internalrow[0] , \internalvga.n49[10] , \internalvga.n49[9] , 
         \internalvga.n5186 , \internalcol[10] , \internalvga.n2366 , 
         \internalcol[9] , col_10__N_104, \internalvga.n49[8] , 
         \internalvga.n49[7] , \internalvga.n5183 , \internalcol[8] , 
         \internalvga.n2364 , \internalcol[7] , \internalvga.n49[6] , 
         \internalvga.n49[5] , \internalvga.n5180 , \internalcol[6] , 
         \internalvga.n2362 , \internalcol[5] , \internalvga.n49[4] , 
         \internalvga.n49[3] , \internalvga.n5177 , \internalcol[4] , 
         \internalvga.n2360 , \internalcol[3] , \internalvga.n49[2] , 
         \internalvga.n49[1] , \internalvga.n5174 , \internalcol[2] , 
         \internalvga.n2358 , \internalcol[1] , \internalvga.n49[0] , 
         \internalvga.n5078 , \internalcol[0] , \game.n4991 , \xpos[4] , 
         \game.n2295 , \xpos[3] , \game.n62[3] , \game.n62[4] , \game.n2297 , 
         \game.n4988 , \xpos[2] , \game.n2293 , \xpos[1] , \game.n62[1] , 
         \game.n62[2] , \game.n5063 , \game.n2249 , \game.n62_adj_278[3] , 
         \game.n62_adj_278[4] , \game.n2251 , \game.n5057 , \xpos[0] , 
         \game.n62_adj_278[0] , \game.n2247 , \game.n4985 , \game.n62[0] , 
         \game.n5084 , \xpos[10] , \game.n2255 , \xpos[9] , 
         \game.n62_adj_278[9] , \game.n62_adj_278[10] , \game.n5081 , 
         \xpos[8] , \game.n2253 , \xpos[7] , \game.n62_adj_278[7] , 
         \game.n62_adj_278[8] , \game.n5066 , \xpos[6] , \xpos[5] , 
         \game.n62_adj_278[5] , \game.n62_adj_278[6] , \game.n5000 , 
         \game.n2301 , \game.n62[9] , \game.n62[10] , \game.n4997 , 
         \game.n2299 , \game.n62[7] , \game.n62[8] , \game.n5018 , 
         \game.n1_adj_279[10] , \game.n2401 , \game.n1_adj_279[9] , 
         \game.n1[9] , \game.n1[10] , \game.n5015 , \game.n1_adj_279[8] , 
         \game.n2399 , \game.n1_adj_279[7] , \game.n1[7] , \game.n1[8] , 
         \game.n5012 , \game.n1_adj_279[6] , \game.n2397 , 
         \game.n1_adj_279[5] , \game.n1[5] , \game.n1[6] , \game.n5009 , 
         \game.n1_adj_279[4] , \game.n2395 , \game.n1_adj_279[3] , 
         \game.n1[3] , \game.n1[4] , \game.n5006 , \game.n1_adj_279[2] , 
         \game.n2393 , \game.n1_adj_279[1] , \game.n1[1] , \game.n1[2] , 
         \game.n5003 , \game.n1_adj_279[0] , \game.n1[0] , \game.n5054 , 
         \game.n632 , \game.n2389 , \game.n633 , \game.n656[9] , 
         \game.n656[10] , \game.n5051 , \game.n634 , \game.n2387 , \game.n635 , 
         \game.n656[7] , \game.n656[8] , \game.n5039 , \game.n636 , 
         \game.n2385 , \game.n637 , \game.n656[5] , \game.n656[6] , 
         \game.n5036 , \game.n638 , \game.n2383 , \game.n639 , \game.n656[3] , 
         \game.n656[4] , \game.n5033 , \game.n640 , \game.n2381 , \game.n641 , 
         \game.n656[1] , \game.n656[2] , \game.n5030 , \game.n117 , 
         \game.n656[0] , \game.n5048 , \game.n2378 , \game.n107 , 
         \game.n614[10] , \game.n5045 , \game.n174 , \game.n2376 , \game.n109 , 
         \game.n614[8] , \game.n614[9] , \game.n5042 , \game.n110 , 
         \game.n2374 , \game.n111 , \game.n614[6] , \game.n614[7] , 
         \game.n5027 , \game.n112 , \game.n2372 , \game.n113 , \game.n614[4] , 
         \game.n614[5] , \game.n5024 , \game.n114 , \game.n2370 , \game.n115 , 
         \game.n614[2] , \game.n614[3] , \game.n5060 , \game.n62_adj_278[1] , 
         \game.n62_adj_278[2] , \game.n5021 , \game.n116 , \game.n614[1] , 
         \game.n4994 , \game.n62[5] , \game.n62[6] , \game.n49[10] , 
         \game.n5171 , \game.n2355 , \ypos[10] , \game.n47[3] , x_10__N_191, 
         internal60hzclk, \game.n49[9] , \game.n49[8] , \game.n5168 , 
         \ypos[9] , \game.n2353 , \ypos[8] , \game.n49[7] , \game.n49[6] , 
         \game.n5165 , \ypos[7] , \game.n2351 , \ypos[6] , \game.n49[5] , 
         \game.n49[4] , \game.n5162 , \ypos[5] , \game.n2349 , \ypos[4] , 
         \game.n49[3] , \game.n49[2] , \game.n5159 , \ypos[3] , \game.n2347 , 
         \ypos[2] , \game.n47[2] , \game.n49[1] , \game.n49[0] , \game.n5075 , 
         \ypos[1] , \game.n47[1] , \ypos[0] , \game.n47[0] , 
         \patternmaker.n4961 , \patternmaker.onsquarey_N_141[1] , 
         \patternmaker.n2282 , \patternmaker.n4949 , \patternmaker.n2261 , 
         \patternmaker.onsquarex_N_128[4] , \patternmaker.onsquarex_N_128[5] , 
         \patternmaker.n2263 , \patternmaker.n4946 , \patternmaker.n2259 , 
         \patternmaker.onsquarex_N_128[2] , \patternmaker.onsquarex_N_128[3] , 
         \patternmaker.n4943 , \patternmaker.onsquarex_N_128[1] , 
         \patternmaker.n4976 , \patternmaker.n2290 , 
         \patternmaker.onsquarey_N_141[10] , \patternmaker.n4973 , 
         \patternmaker.n2288 , \patternmaker.onsquarey_N_141[8] , 
         \patternmaker.onsquarey_N_141[9] , \patternmaker.n4970 , 
         \patternmaker.n2286 , \patternmaker.onsquarey_N_141[6] , 
         \patternmaker.onsquarey_N_141[7] , \patternmaker.n4967 , 
         \patternmaker.n2284 , \patternmaker.onsquarey_N_141[4] , 
         \patternmaker.onsquarey_N_141[5] , \patternmaker.n4958 , 
         \patternmaker.n2267 , \patternmaker.onsquarex_N_128[10] , 
         \patternmaker.n4955 , \patternmaker.n2265 , 
         \patternmaker.onsquarex_N_128[8] , \patternmaker.onsquarex_N_128[9] , 
         \patternmaker.n4952 , \patternmaker.onsquarex_N_128[6] , 
         \patternmaker.onsquarex_N_128[7] , \patternmaker.n4964 , 
         \patternmaker.onsquarey_N_141[2] , \patternmaker.onsquarey_N_141[3] , 
         \controller1.n89[14] , \controller1.n89[13] , \controller1.n5147 , 
         \controller1.counter[14] , \controller1.n2337 , 
         \controller1.counter[13] , \controller1.counter_20__N_51 , 
         \controller1.clk , \controller1.n2339 , \controller1.n89[12] , 
         \controller1.n89[11] , \controller1.n5144 , \controller1.counter[12] , 
         \controller1.n2335 , \controller1.counter[11] , \controller1.n89[10] , 
         \controller1.n89[9] , \controller1.n5141 , \controller1.counter[10] , 
         \controller1.n2333 , \controller1.counter[9] , \controller1.n89[8] , 
         \controller1.n89[7] , \controller1.n5138 , \controller1.counter[8] , 
         \controller1.n2331 , \controller1.counter[7] , \controller1.n89[6] , 
         \controller1.n89[5] , \controller1.n5135 , \controller1.counter[6] , 
         \controller1.n2329 , \controller1.counter[5] , \controller1.n89[4] , 
         \controller1.n89[3] , \controller1.n5132 , \controller1.counter[4] , 
         \controller1.n2327 , \controller1.counter[3] , \controller1.n89[2] , 
         \controller1.n89[1] , \controller1.n5129 , \controller1.counter[2] , 
         \controller1.n2325 , \controller1.n20 , \controller1.n89[0] , 
         \controller1.n5072 , \controller1.n21 , \controller1.n89[20] , 
         \controller1.n89[19] , \controller1.n5156 , \controller1.counter[20] , 
         \controller1.n2343 , \controller1.counter[19] , \controller1.n89[18] , 
         \controller1.n89[17] , \controller1.n5153 , \controller1.counter[18] , 
         \controller1.n2341 , \controller1.counter[17] , \controller1.n89[16] , 
         \controller1.n89[15] , \controller1.n5150 , \controller1.counter[16] , 
         \controller1.counter[15] , \game.x_10__N_180[4] , 
         \game.x_10__N_180[5] , \game.n21 , \controller_buttons_signal[1] , 
         \game.n3859 , \game.n3862 , \game.n1468 , \game.x_10__N_180[2] , 
         \game.x_10__N_180[3] , \game.n3853 , \game.n3856 , 
         \game.x_10__N_180[0] , \game.x_10__N_180[1] , \game.n3843 , 
         \game.n3850 , \game.x_10__N_180[10] , \game.n705 , 
         \game.x_10__N_180[8] , \game.x_10__N_180[9] , \game.n707 , 
         \game.n706 , \game.yVelocity_3__N_206[0] , 
         \game.yVelocity_3__N_206[1] , \controller_buttons_signal[7] , 
         \game.yVelocity[0] , \game.n1395 , \game.yVelocity[3] , 
         \game.yVelocity[2] , \game.yVelocity[1] , 
         \game.yVelocity_3__N_206[3] , \game.yVelocity_3__N_206[2] , 
         \game.n215 , \game.n2 , \game.x_10__N_180[7] , \game.x_10__N_180[6] , 
         \game.n671 , \game.n3865 , \controller1.output_7__N_1[7] , 
         \controller1.shift[7] , controller_latch_c, 
         \controller1.output_7__N_1[0] , \controller1.output_7__N_1[1] , 
         \controller1.shift[0] , \controller1.shift[1] , 
         \controller_buttons_signal[0] , 
         \controller1.shift[6].sig_000.FeedThruLUT , \controller1.shift[6] , 
         controller_clock_c, \controller1.shift[4].sig_002.FeedThruLUT , 
         \controller1.shift[5].sig_001.FeedThruLUT , \controller1.shift[4] , 
         \controller1.shift[5] , \controller1.shift[2].sig_004.FeedThruLUT , 
         \controller1.shift[3].sig_003.FeedThruLUT , \controller1.shift[2] , 
         \controller1.shift[3] , \controller1.shift[0].sig_006.FeedThruLUT , 
         \controller1.shift[1].sig_005.FeedThruLUT , \game.n644 , \game.n4 , 
         \game.n668 , \game.n2033 , \game.n669 , \game.n681 , \game.n2059 , 
         \game.n670 , \game.n12_adj_276 , \game.n11_adj_277 , 
         \patternmaker.n20_adj_227 , \patternmaker.n18_adj_218 , 
         \patternmaker.onsquarey_N_140 , \patternmaker.n3556 , 
         \patternmaker.n3566 , n3552, n3295, \patternmaker.n20_adj_228 , 
         \patternmaker.n4_adj_238 , \patternmaker.n20 , \patternmaker.n18 , 
         \patternmaker.onsquarex_N_127 , \patternmaker.n20_adj_237 , 
         \sixtyHZclock.n3580 , \sixtyHZclock.n3586 , \sixtyHZclock.n12 , 
         \sixtyHZclock.n3572 , \sixtyHZclock.n3285 , \sixtyHZclock.n16 , 
         \sixtyHZclock.n6 , \internalvga.n16 , \internalvga.n15 , 
         \internalvga.n5_c , \internalvga.n9 , \internalvga.n3558 , 
         \internalvga.n10 , \internalvga.n5_adj_281 , n5, \internalvga.n3564 , 
         VSYNC_N_120, RGB_c_0, \patternmaker.n18_adj_236 , \internalvga.n3290 , 
         HSYNC_N_117, \game.n8 , \game.n12 , \game.n676 , \game.n672 , 
         \game.n18 , \game.n19 , \game.n17 , \game.n677 , \game.n675 , 
         \game.n678 , \game.n674 , \game.n673 , \game.n18_adj_275 , \game.n20 , 
         \game.n16 , \patternmaker.n4 , \patternmaker.n6 , \patternmaker.n8 , 
         \patternmaker.n10 , \patternmaker.n12 , \patternmaker.n14 , 
         \patternmaker.n16 , \patternmaker.n4_adj_211 , 
         \patternmaker.n6_adj_212 , \patternmaker.n8_adj_213 , 
         \patternmaker.n10_adj_214 , \patternmaker.n12_adj_215 , 
         \patternmaker.n14_adj_216 , \patternmaker.n16_adj_217 , 
         \patternmaker.n4_adj_219 , \patternmaker.n6_adj_220 , 
         \patternmaker.n8_adj_221 , \patternmaker.n10_adj_222 , 
         \patternmaker.n12_adj_223 , \patternmaker.n14_adj_224 , 
         \patternmaker.n16_adj_225 , \patternmaker.n18_adj_226 , 
         \patternmaker.n4_adj_229 , \patternmaker.n6_adj_230 , 
         \patternmaker.n8_adj_231 , \patternmaker.n10_adj_232 , 
         \patternmaker.n12_adj_233 , \patternmaker.n14_adj_234 , 
         \patternmaker.n16_adj_235 , \controller1.n9 , \controller1.n10 , 
         \controller1.n3292 , \controller1.n3294 , \controller1.n1444 , 
         \controller1.n28 , \controller1.n36 , \controller1.n3592 , 
         \controller1.n14 , \controller1.n10_adj_210 , 
         \controller1.output_7__N_1[4] , \controller1.output_7__N_1[3] , 
         ext12m_c, \pll.lscc_pll_inst.feedback_w , testPLLout_c, 
         controller_in_c, up_c;

  sixtyHZclock_SLICE_0 \sixtyHZclock.SLICE_0 ( .DI1(\sixtyHZclock.n81[6] ), 
    .DI0(\sixtyHZclock.n81[5] ), .D1(\sixtyHZclock.n5108 ), 
    .C1(\sixtyHZclock.clock_count[6] ), .D0(\sixtyHZclock.n2309 ), 
    .C0(\sixtyHZclock.clock_count[5] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2309 ), .CIN1(\sixtyHZclock.n5108 ), 
    .Q0(\sixtyHZclock.clock_count[5] ), .Q1(\sixtyHZclock.clock_count[6] ), 
    .F0(\sixtyHZclock.n81[5] ), .F1(\sixtyHZclock.n81[6] ), 
    .COUT1(\sixtyHZclock.n2311 ), .COUT0(\sixtyHZclock.n5108 ));
  sixtyHZclock_SLICE_1 \sixtyHZclock.SLICE_1 ( .DI1(\sixtyHZclock.n81[18] ), 
    .DI0(\sixtyHZclock.n81[17] ), .D1(\sixtyHZclock.n5126 ), 
    .C1(\sixtyHZclock.clock_count[18] ), .D0(\sixtyHZclock.n2321 ), 
    .C0(\sixtyHZclock.clock_count[17] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2321 ), .CIN1(\sixtyHZclock.n5126 ), 
    .Q0(\sixtyHZclock.clock_count[17] ), .Q1(\sixtyHZclock.clock_count[18] ), 
    .F0(\sixtyHZclock.n81[17] ), .F1(\sixtyHZclock.n81[18] ), 
    .COUT0(\sixtyHZclock.n5126 ));
  sixtyHZclock_SLICE_2 \sixtyHZclock.SLICE_2 ( .DI1(\sixtyHZclock.n81[4] ), 
    .DI0(\sixtyHZclock.n81[3] ), .D1(\sixtyHZclock.n5105 ), 
    .C1(\sixtyHZclock.clock_count[4] ), .D0(\sixtyHZclock.n2307 ), 
    .C0(\sixtyHZclock.clock_count[3] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2307 ), .CIN1(\sixtyHZclock.n5105 ), 
    .Q0(\sixtyHZclock.clock_count[3] ), .Q1(\sixtyHZclock.clock_count[4] ), 
    .F0(\sixtyHZclock.n81[3] ), .F1(\sixtyHZclock.n81[4] ), 
    .COUT1(\sixtyHZclock.n2309 ), .COUT0(\sixtyHZclock.n5105 ));
  sixtyHZclock_SLICE_3 \sixtyHZclock.SLICE_3 ( .DI1(\sixtyHZclock.n81[2] ), 
    .DI0(\sixtyHZclock.n81[1] ), .D1(\sixtyHZclock.n5102 ), 
    .C1(\sixtyHZclock.clock_count[2] ), .D0(\sixtyHZclock.n2305 ), 
    .C0(\sixtyHZclock.clock_count[1] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2305 ), .CIN1(\sixtyHZclock.n5102 ), 
    .Q0(\sixtyHZclock.clock_count[1] ), .Q1(\sixtyHZclock.clock_count[2] ), 
    .F0(\sixtyHZclock.n81[1] ), .F1(\sixtyHZclock.n81[2] ), 
    .COUT1(\sixtyHZclock.n2307 ), .COUT0(\sixtyHZclock.n5102 ));
  sixtyHZclock_SLICE_4 \sixtyHZclock.SLICE_4 ( .DI1(\sixtyHZclock.n81[0] ), 
    .D1(\sixtyHZclock.n5069 ), .C1(\sixtyHZclock.clock_count[0] ), 
    .B1(\RGB_pad[2].vcc ), .CLK(internal25clk), .CIN1(\sixtyHZclock.n5069 ), 
    .Q1(\sixtyHZclock.clock_count[0] ), .F1(\sixtyHZclock.n81[0] ), 
    .COUT1(\sixtyHZclock.n2305 ), .COUT0(\sixtyHZclock.n5069 ));
  sixtyHZclock_SLICE_5 \sixtyHZclock.SLICE_5 ( .DI1(\sixtyHZclock.n81[16] ), 
    .DI0(\sixtyHZclock.n81[15] ), .D1(\sixtyHZclock.n5123 ), 
    .C1(\sixtyHZclock.clock_count[16] ), .D0(\sixtyHZclock.n2319 ), 
    .C0(\sixtyHZclock.clock_count[15] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2319 ), .CIN1(\sixtyHZclock.n5123 ), 
    .Q0(\sixtyHZclock.clock_count[15] ), .Q1(\sixtyHZclock.clock_count[16] ), 
    .F0(\sixtyHZclock.n81[15] ), .F1(\sixtyHZclock.n81[16] ), 
    .COUT1(\sixtyHZclock.n2321 ), .COUT0(\sixtyHZclock.n5123 ));
  sixtyHZclock_SLICE_6 \sixtyHZclock.SLICE_6 ( .DI1(\sixtyHZclock.n81[14] ), 
    .DI0(\sixtyHZclock.n81[13] ), .D1(\sixtyHZclock.n5120 ), 
    .C1(\sixtyHZclock.clock_count[14] ), .D0(\sixtyHZclock.n2317 ), 
    .C0(\sixtyHZclock.clock_count[13] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2317 ), .CIN1(\sixtyHZclock.n5120 ), 
    .Q0(\sixtyHZclock.clock_count[13] ), .Q1(\sixtyHZclock.clock_count[14] ), 
    .F0(\sixtyHZclock.n81[13] ), .F1(\sixtyHZclock.n81[14] ), 
    .COUT1(\sixtyHZclock.n2319 ), .COUT0(\sixtyHZclock.n5120 ));
  sixtyHZclock_SLICE_7 \sixtyHZclock.SLICE_7 ( .DI1(\sixtyHZclock.n81[12] ), 
    .DI0(\sixtyHZclock.n81[11] ), .D1(\sixtyHZclock.n5117 ), 
    .C1(\sixtyHZclock.clock_count[12] ), .D0(\sixtyHZclock.n2315 ), 
    .C0(\sixtyHZclock.clock_count[11] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2315 ), .CIN1(\sixtyHZclock.n5117 ), 
    .Q0(\sixtyHZclock.clock_count[11] ), .Q1(\sixtyHZclock.clock_count[12] ), 
    .F0(\sixtyHZclock.n81[11] ), .F1(\sixtyHZclock.n81[12] ), 
    .COUT1(\sixtyHZclock.n2317 ), .COUT0(\sixtyHZclock.n5117 ));
  sixtyHZclock_SLICE_8 \sixtyHZclock.SLICE_8 ( .DI1(\sixtyHZclock.n81[10] ), 
    .DI0(\sixtyHZclock.n81[9] ), .D1(\sixtyHZclock.n5114 ), 
    .C1(\sixtyHZclock.clock_count[10] ), .D0(\sixtyHZclock.n2313 ), 
    .C0(\sixtyHZclock.clock_count[9] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2313 ), .CIN1(\sixtyHZclock.n5114 ), 
    .Q0(\sixtyHZclock.clock_count[9] ), .Q1(\sixtyHZclock.clock_count[10] ), 
    .F0(\sixtyHZclock.n81[9] ), .F1(\sixtyHZclock.n81[10] ), 
    .COUT1(\sixtyHZclock.n2315 ), .COUT0(\sixtyHZclock.n5114 ));
  sixtyHZclock_SLICE_9 \sixtyHZclock.SLICE_9 ( .DI1(\sixtyHZclock.n81[8] ), 
    .DI0(\sixtyHZclock.n81[7] ), .D1(\sixtyHZclock.n5111 ), 
    .C1(\sixtyHZclock.clock_count[8] ), .D0(\sixtyHZclock.n2311 ), 
    .C0(\sixtyHZclock.clock_count[7] ), .CLK(internal25clk), 
    .CIN0(\sixtyHZclock.n2311 ), .CIN1(\sixtyHZclock.n5111 ), 
    .Q0(\sixtyHZclock.clock_count[7] ), .Q1(\sixtyHZclock.clock_count[8] ), 
    .F0(\sixtyHZclock.n81[7] ), .F1(\sixtyHZclock.n81[8] ), 
    .COUT1(\sixtyHZclock.n2313 ), .COUT0(\sixtyHZclock.n5111 ));
  internalvga_SLICE_10 \internalvga.SLICE_10 ( .DI1(\internalvga.n62[10] ), 
    .DI0(\internalvga.n62[9] ), .D1(\internalvga.n5099 ), 
    .B1(\internalrow[10] ), .D0(\internalvga.n2278 ), .B0(\internalrow[9] ), 
    .CE(n221), .LSR(row_10__N_116), .CLK(internal25clk), 
    .CIN0(\internalvga.n2278 ), .CIN1(\internalvga.n5099 ), 
    .Q0(\internalrow[9] ), .Q1(\internalrow[10] ), .F0(\internalvga.n62[9] ), 
    .F1(\internalvga.n62[10] ), .COUT0(\internalvga.n5099 ));
  internalvga_SLICE_11 \internalvga.SLICE_11 ( .DI1(\internalvga.n62[8] ), 
    .DI0(\internalvga.n62[7] ), .D1(\internalvga.n5096 ), 
    .B1(\internalrow[8] ), .D0(\internalvga.n2276 ), .B0(\internalrow[7] ), 
    .CE(n221), .LSR(row_10__N_116), .CLK(internal25clk), 
    .CIN0(\internalvga.n2276 ), .CIN1(\internalvga.n5096 ), 
    .Q0(\internalrow[7] ), .Q1(\internalrow[8] ), .F0(\internalvga.n62[7] ), 
    .F1(\internalvga.n62[8] ), .COUT1(\internalvga.n2278 ), 
    .COUT0(\internalvga.n5096 ));
  internalvga_SLICE_12 \internalvga.SLICE_12 ( .DI1(\internalvga.n62[6] ), 
    .DI0(\internalvga.n62[5] ), .D1(\internalvga.n5093 ), 
    .B1(\internalrow[6] ), .D0(\internalvga.n2274 ), .B0(\internalrow[5] ), 
    .CE(n221), .LSR(row_10__N_116), .CLK(internal25clk), 
    .CIN0(\internalvga.n2274 ), .CIN1(\internalvga.n5093 ), 
    .Q0(\internalrow[5] ), .Q1(\internalrow[6] ), .F0(\internalvga.n62[5] ), 
    .F1(\internalvga.n62[6] ), .COUT1(\internalvga.n2276 ), 
    .COUT0(\internalvga.n5093 ));
  internalvga_SLICE_13 \internalvga.SLICE_13 ( .DI1(\internalvga.n62[4] ), 
    .DI0(\internalvga.n62[3] ), .D1(\internalvga.n5090 ), 
    .B1(\internalrow[4] ), .D0(\internalvga.n2272 ), .B0(\internalrow[3] ), 
    .CE(n221), .LSR(row_10__N_116), .CLK(internal25clk), 
    .CIN0(\internalvga.n2272 ), .CIN1(\internalvga.n5090 ), 
    .Q0(\internalrow[3] ), .Q1(\internalrow[4] ), .F0(\internalvga.n62[3] ), 
    .F1(\internalvga.n62[4] ), .COUT1(\internalvga.n2274 ), 
    .COUT0(\internalvga.n5090 ));
  internalvga_SLICE_14 \internalvga.SLICE_14 ( .DI1(\internalvga.n62[2] ), 
    .DI0(\internalvga.n62[1] ), .D1(\internalvga.n5087 ), 
    .B1(\internalrow[2] ), .D0(\internalvga.n2270 ), .B0(\internalrow[1] ), 
    .CE(n221), .LSR(row_10__N_116), .CLK(internal25clk), 
    .CIN0(\internalvga.n2270 ), .CIN1(\internalvga.n5087 ), 
    .Q0(\internalrow[1] ), .Q1(\internalrow[2] ), .F0(\internalvga.n62[1] ), 
    .F1(\internalvga.n62[2] ), .COUT1(\internalvga.n2272 ), 
    .COUT0(\internalvga.n5087 ));
  internalvga_SLICE_15 \internalvga.SLICE_15 ( .DI1(\internalvga.n62[0] ), 
    .D1(\internalvga.n4979 ), .C1(\RGB_pad[2].vcc ), .B1(\internalrow[0] ), 
    .CE(n221), .LSR(row_10__N_116), .CLK(internal25clk), 
    .CIN1(\internalvga.n4979 ), .Q1(\internalrow[0] ), 
    .F1(\internalvga.n62[0] ), .COUT1(\internalvga.n2270 ), 
    .COUT0(\internalvga.n4979 ));
  internalvga_SLICE_16 \internalvga.SLICE_16 ( .DI1(\internalvga.n49[10] ), 
    .DI0(\internalvga.n49[9] ), .D1(\internalvga.n5186 ), 
    .C1(\internalcol[10] ), .D0(\internalvga.n2366 ), .C0(\internalcol[9] ), 
    .LSR(col_10__N_104), .CLK(internal25clk), .CIN0(\internalvga.n2366 ), 
    .CIN1(\internalvga.n5186 ), .Q0(\internalcol[9] ), .Q1(\internalcol[10] ), 
    .F0(\internalvga.n49[9] ), .F1(\internalvga.n49[10] ), 
    .COUT0(\internalvga.n5186 ));
  internalvga_SLICE_17 \internalvga.SLICE_17 ( .DI1(\internalvga.n49[8] ), 
    .DI0(\internalvga.n49[7] ), .D1(\internalvga.n5183 ), 
    .C1(\internalcol[8] ), .D0(\internalvga.n2364 ), .C0(\internalcol[7] ), 
    .LSR(col_10__N_104), .CLK(internal25clk), .CIN0(\internalvga.n2364 ), 
    .CIN1(\internalvga.n5183 ), .Q0(\internalcol[7] ), .Q1(\internalcol[8] ), 
    .F0(\internalvga.n49[7] ), .F1(\internalvga.n49[8] ), 
    .COUT1(\internalvga.n2366 ), .COUT0(\internalvga.n5183 ));
  internalvga_SLICE_18 \internalvga.SLICE_18 ( .DI1(\internalvga.n49[6] ), 
    .DI0(\internalvga.n49[5] ), .D1(\internalvga.n5180 ), 
    .C1(\internalcol[6] ), .D0(\internalvga.n2362 ), .C0(\internalcol[5] ), 
    .LSR(col_10__N_104), .CLK(internal25clk), .CIN0(\internalvga.n2362 ), 
    .CIN1(\internalvga.n5180 ), .Q0(\internalcol[5] ), .Q1(\internalcol[6] ), 
    .F0(\internalvga.n49[5] ), .F1(\internalvga.n49[6] ), 
    .COUT1(\internalvga.n2364 ), .COUT0(\internalvga.n5180 ));
  internalvga_SLICE_19 \internalvga.SLICE_19 ( .DI1(\internalvga.n49[4] ), 
    .DI0(\internalvga.n49[3] ), .D1(\internalvga.n5177 ), 
    .C1(\internalcol[4] ), .D0(\internalvga.n2360 ), .C0(\internalcol[3] ), 
    .LSR(col_10__N_104), .CLK(internal25clk), .CIN0(\internalvga.n2360 ), 
    .CIN1(\internalvga.n5177 ), .Q0(\internalcol[3] ), .Q1(\internalcol[4] ), 
    .F0(\internalvga.n49[3] ), .F1(\internalvga.n49[4] ), 
    .COUT1(\internalvga.n2362 ), .COUT0(\internalvga.n5177 ));
  internalvga_SLICE_20 \internalvga.SLICE_20 ( .DI1(\internalvga.n49[2] ), 
    .DI0(\internalvga.n49[1] ), .D1(\internalvga.n5174 ), 
    .C1(\internalcol[2] ), .D0(\internalvga.n2358 ), .C0(\internalcol[1] ), 
    .LSR(col_10__N_104), .CLK(internal25clk), .CIN0(\internalvga.n2358 ), 
    .CIN1(\internalvga.n5174 ), .Q0(\internalcol[1] ), .Q1(\internalcol[2] ), 
    .F0(\internalvga.n49[1] ), .F1(\internalvga.n49[2] ), 
    .COUT1(\internalvga.n2360 ), .COUT0(\internalvga.n5174 ));
  internalvga_SLICE_21 \internalvga.SLICE_21 ( .DI1(\internalvga.n49[0] ), 
    .D1(\internalvga.n5078 ), .C1(\internalcol[0] ), .B1(\RGB_pad[2].vcc ), 
    .LSR(col_10__N_104), .CLK(internal25clk), .CIN1(\internalvga.n5078 ), 
    .Q1(\internalcol[0] ), .F1(\internalvga.n49[0] ), 
    .COUT1(\internalvga.n2358 ), .COUT0(\internalvga.n5078 ));
  game_SLICE_22 \game.SLICE_22 ( .D1(\game.n4991 ), .B1(\xpos[4] ), 
    .D0(\game.n2295 ), .B0(\xpos[3] ), .CIN0(\game.n2295 ), 
    .CIN1(\game.n4991 ), .F0(\game.n62[3] ), .F1(\game.n62[4] ), 
    .COUT1(\game.n2297 ), .COUT0(\game.n4991 ));
  game_SLICE_23 \game.SLICE_23 ( .D1(\game.n4988 ), .B1(\xpos[2] ), 
    .D0(\game.n2293 ), .B0(\xpos[1] ), .CIN0(\game.n2293 ), 
    .CIN1(\game.n4988 ), .F0(\game.n62[1] ), .F1(\game.n62[2] ), 
    .COUT1(\game.n2295 ), .COUT0(\game.n4988 ));
  game_SLICE_24 \game.SLICE_24 ( .D1(\game.n5063 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[4] ), .D0(\game.n2249 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[3] ), 
    .CIN0(\game.n2249 ), .CIN1(\game.n5063 ), .F0(\game.n62_adj_278[3] ), 
    .F1(\game.n62_adj_278[4] ), .COUT1(\game.n2251 ), .COUT0(\game.n5063 ));
  game_SLICE_25 \game.SLICE_25 ( .D1(\game.n5057 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[0] ), .CIN1(\game.n5057 ), .F1(\game.n62_adj_278[0] ), 
    .COUT1(\game.n2247 ), .COUT0(\game.n5057 ));
  game_SLICE_26 \game.SLICE_26 ( .D1(\game.n4985 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[0] ), .CIN1(\game.n4985 ), .F1(\game.n62[0] ), 
    .COUT1(\game.n2293 ), .COUT0(\game.n4985 ));
  game_SLICE_27 \game.SLICE_27 ( .D1(\game.n5084 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[10] ), .D0(\game.n2255 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[9] ), 
    .CIN0(\game.n2255 ), .CIN1(\game.n5084 ), .F0(\game.n62_adj_278[9] ), 
    .F1(\game.n62_adj_278[10] ), .COUT0(\game.n5084 ));
  game_SLICE_28 \game.SLICE_28 ( .D1(\game.n5081 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[8] ), .D0(\game.n2253 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[7] ), 
    .CIN0(\game.n2253 ), .CIN1(\game.n5081 ), .F0(\game.n62_adj_278[7] ), 
    .F1(\game.n62_adj_278[8] ), .COUT1(\game.n2255 ), .COUT0(\game.n5081 ));
  game_SLICE_29 \game.SLICE_29 ( .D1(\game.n5066 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[6] ), .D0(\game.n2251 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[5] ), 
    .CIN0(\game.n2251 ), .CIN1(\game.n5066 ), .F0(\game.n62_adj_278[5] ), 
    .F1(\game.n62_adj_278[6] ), .COUT1(\game.n2253 ), .COUT0(\game.n5066 ));
  game_SLICE_30 \game.SLICE_30 ( .D1(\game.n5000 ), .B1(\xpos[10] ), 
    .D0(\game.n2301 ), .B0(\xpos[9] ), .CIN0(\game.n2301 ), 
    .CIN1(\game.n5000 ), .F0(\game.n62[9] ), .F1(\game.n62[10] ), 
    .COUT0(\game.n5000 ));
  game_SLICE_31 \game.SLICE_31 ( .D1(\game.n4997 ), .B1(\xpos[8] ), 
    .D0(\game.n2299 ), .B0(\xpos[7] ), .CIN0(\game.n2299 ), 
    .CIN1(\game.n4997 ), .F0(\game.n62[7] ), .F1(\game.n62[8] ), 
    .COUT1(\game.n2301 ), .COUT0(\game.n4997 ));
  game_SLICE_32 \game.SLICE_32 ( .D1(\game.n5018 ), .C1(\game.n1_adj_279[10] ), 
    .D0(\game.n2401 ), .C0(\game.n1_adj_279[9] ), .CIN0(\game.n2401 ), 
    .CIN1(\game.n5018 ), .F0(\game.n1[9] ), .F1(\game.n1[10] ), 
    .COUT0(\game.n5018 ));
  game_SLICE_33 \game.SLICE_33 ( .D1(\game.n5015 ), .C1(\game.n1_adj_279[8] ), 
    .D0(\game.n2399 ), .C0(\game.n1_adj_279[7] ), .CIN0(\game.n2399 ), 
    .CIN1(\game.n5015 ), .F0(\game.n1[7] ), .F1(\game.n1[8] ), 
    .COUT1(\game.n2401 ), .COUT0(\game.n5015 ));
  game_SLICE_34 \game.SLICE_34 ( .D1(\game.n5012 ), .C1(\game.n1_adj_279[6] ), 
    .D0(\game.n2397 ), .C0(\game.n1_adj_279[5] ), .CIN0(\game.n2397 ), 
    .CIN1(\game.n5012 ), .F0(\game.n1[5] ), .F1(\game.n1[6] ), 
    .COUT1(\game.n2399 ), .COUT0(\game.n5012 ));
  game_SLICE_35 \game.SLICE_35 ( .D1(\game.n5009 ), .C1(\game.n1_adj_279[4] ), 
    .D0(\game.n2395 ), .C0(\game.n1_adj_279[3] ), .CIN0(\game.n2395 ), 
    .CIN1(\game.n5009 ), .F0(\game.n1[3] ), .F1(\game.n1[4] ), 
    .COUT1(\game.n2397 ), .COUT0(\game.n5009 ));
  game_SLICE_36 \game.SLICE_36 ( .D1(\game.n5006 ), .C1(\game.n1_adj_279[2] ), 
    .D0(\game.n2393 ), .C0(\game.n1_adj_279[1] ), .CIN0(\game.n2393 ), 
    .CIN1(\game.n5006 ), .F0(\game.n1[1] ), .F1(\game.n1[2] ), 
    .COUT1(\game.n2395 ), .COUT0(\game.n5006 ));
  game_SLICE_37 \game.SLICE_37 ( .D1(\game.n5003 ), .C1(\game.n1_adj_279[0] ), 
    .B1(\RGB_pad[2].vcc ), .CIN1(\game.n5003 ), .F1(\game.n1[0] ), 
    .COUT1(\game.n2393 ), .COUT0(\game.n5003 ));
  game_SLICE_38 \game.SLICE_38 ( .D1(\game.n5054 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\game.n632 ), .D0(\game.n2389 ), .B0(\game.n633 ), .CIN0(\game.n2389 ), 
    .CIN1(\game.n5054 ), .F0(\game.n656[9] ), .F1(\game.n656[10] ), 
    .COUT0(\game.n5054 ));
  game_SLICE_39 \game.SLICE_39 ( .D1(\game.n5051 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\game.n634 ), .D0(\game.n2387 ), .C0(\RGB_pad[2].vcc ), 
    .B0(\game.n635 ), .CIN0(\game.n2387 ), .CIN1(\game.n5051 ), 
    .F0(\game.n656[7] ), .F1(\game.n656[8] ), .COUT1(\game.n2389 ), 
    .COUT0(\game.n5051 ));
  game_SLICE_40 \game.SLICE_40 ( .D1(\game.n5039 ), .B1(\game.n636 ), 
    .D0(\game.n2385 ), .B0(\game.n637 ), .CIN0(\game.n2385 ), 
    .CIN1(\game.n5039 ), .F0(\game.n656[5] ), .F1(\game.n656[6] ), 
    .COUT1(\game.n2387 ), .COUT0(\game.n5039 ));
  game_SLICE_41 \game.SLICE_41 ( .D1(\game.n5036 ), .B1(\game.n638 ), 
    .D0(\game.n2383 ), .B0(\game.n639 ), .CIN0(\game.n2383 ), 
    .CIN1(\game.n5036 ), .F0(\game.n656[3] ), .F1(\game.n656[4] ), 
    .COUT1(\game.n2385 ), .COUT0(\game.n5036 ));
  game_SLICE_42 \game.SLICE_42 ( .D1(\game.n5033 ), .B1(\game.n640 ), 
    .D0(\game.n2381 ), .B0(\game.n641 ), .CIN0(\game.n2381 ), 
    .CIN1(\game.n5033 ), .F0(\game.n656[1] ), .F1(\game.n656[2] ), 
    .COUT1(\game.n2383 ), .COUT0(\game.n5033 ));
  game_SLICE_43 \game.SLICE_43 ( .D1(\game.n5030 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\game.n117 ), .CIN1(\game.n5030 ), .F1(\game.n656[0] ), 
    .COUT1(\game.n2381 ), .COUT0(\game.n5030 ));
  game_SLICE_44 \game.SLICE_44 ( .D1(\game.n5048 ), .D0(\game.n2378 ), 
    .B0(\game.n107 ), .CIN0(\game.n2378 ), .CIN1(\game.n5048 ), 
    .F0(\game.n614[10] ), .COUT0(\game.n5048 ));
  game_SLICE_45 \game.SLICE_45 ( .D1(\game.n5045 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\game.n174 ), .D0(\game.n2376 ), .C0(\RGB_pad[2].vcc ), 
    .B0(\game.n109 ), .CIN0(\game.n2376 ), .CIN1(\game.n5045 ), 
    .F0(\game.n614[8] ), .F1(\game.n614[9] ), .COUT1(\game.n2378 ), 
    .COUT0(\game.n5045 ));
  game_SLICE_46 \game.SLICE_46 ( .D1(\game.n5042 ), .B1(\game.n110 ), 
    .D0(\game.n2374 ), .B0(\game.n111 ), .CIN0(\game.n2374 ), 
    .CIN1(\game.n5042 ), .F0(\game.n614[6] ), .F1(\game.n614[7] ), 
    .COUT1(\game.n2376 ), .COUT0(\game.n5042 ));
  game_SLICE_47 \game.SLICE_47 ( .D1(\game.n5027 ), .B1(\game.n112 ), 
    .D0(\game.n2372 ), .B0(\game.n113 ), .CIN0(\game.n2372 ), 
    .CIN1(\game.n5027 ), .F0(\game.n614[4] ), .F1(\game.n614[5] ), 
    .COUT1(\game.n2374 ), .COUT0(\game.n5027 ));
  game_SLICE_48 \game.SLICE_48 ( .D1(\game.n5024 ), .B1(\game.n114 ), 
    .D0(\game.n2370 ), .B0(\game.n115 ), .CIN0(\game.n2370 ), 
    .CIN1(\game.n5024 ), .F0(\game.n614[2] ), .F1(\game.n614[3] ), 
    .COUT1(\game.n2372 ), .COUT0(\game.n5024 ));
  game_SLICE_49 \game.SLICE_49 ( .D1(\game.n5060 ), .C1(\RGB_pad[2].vcc ), 
    .B1(\xpos[2] ), .D0(\game.n2247 ), .C0(\RGB_pad[2].vcc ), .B0(\xpos[1] ), 
    .CIN0(\game.n2247 ), .CIN1(\game.n5060 ), .F0(\game.n62_adj_278[1] ), 
    .F1(\game.n62_adj_278[2] ), .COUT1(\game.n2249 ), .COUT0(\game.n5060 ));
  game_SLICE_50 \game.SLICE_50 ( .D1(\game.n5021 ), .B1(\game.n116 ), 
    .C0(\RGB_pad[2].vcc ), .B0(\game.n117 ), .CIN1(\game.n5021 ), 
    .F1(\game.n614[1] ), .COUT1(\game.n2370 ), .COUT0(\game.n5021 ));
  game_SLICE_51 \game.SLICE_51 ( .D1(\game.n4994 ), .B1(\xpos[6] ), 
    .D0(\game.n2297 ), .B0(\xpos[5] ), .CIN0(\game.n2297 ), 
    .CIN1(\game.n4994 ), .F0(\game.n62[5] ), .F1(\game.n62[6] ), 
    .COUT1(\game.n2299 ), .COUT0(\game.n4994 ));
  game_SLICE_52 \game.SLICE_52 ( .DI0(\game.n49[10] ), .D1(\game.n5171 ), 
    .D0(\game.n2355 ), .C0(\ypos[10] ), .B0(\game.n47[3] ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .CIN0(\game.n2355 ), .CIN1(\game.n5171 ), 
    .Q0(\ypos[10] ), .F0(\game.n49[10] ), .COUT0(\game.n5171 ));
  game_SLICE_53 \game.SLICE_53 ( .DI1(\game.n49[9] ), .DI0(\game.n49[8] ), 
    .D1(\game.n5168 ), .C1(\ypos[9] ), .B1(\game.n47[3] ), .D0(\game.n2353 ), 
    .C0(\ypos[8] ), .B0(\game.n47[3] ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .CIN0(\game.n2353 ), .CIN1(\game.n5168 ), 
    .Q0(\ypos[8] ), .Q1(\ypos[9] ), .F0(\game.n49[8] ), .F1(\game.n49[9] ), 
    .COUT1(\game.n2355 ), .COUT0(\game.n5168 ));
  game_SLICE_54 \game.SLICE_54 ( .DI1(\game.n49[7] ), .DI0(\game.n49[6] ), 
    .D1(\game.n5165 ), .C1(\ypos[7] ), .B1(\game.n47[3] ), .D0(\game.n2351 ), 
    .C0(\ypos[6] ), .B0(\game.n47[3] ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .CIN0(\game.n2351 ), .CIN1(\game.n5165 ), 
    .Q0(\ypos[6] ), .Q1(\ypos[7] ), .F0(\game.n49[6] ), .F1(\game.n49[7] ), 
    .COUT1(\game.n2353 ), .COUT0(\game.n5165 ));
  game_SLICE_55 \game.SLICE_55 ( .DI1(\game.n49[5] ), .DI0(\game.n49[4] ), 
    .D1(\game.n5162 ), .C1(\ypos[5] ), .B1(\game.n47[3] ), .D0(\game.n2349 ), 
    .C0(\ypos[4] ), .B0(\game.n47[3] ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .CIN0(\game.n2349 ), .CIN1(\game.n5162 ), 
    .Q0(\ypos[4] ), .Q1(\ypos[5] ), .F0(\game.n49[4] ), .F1(\game.n49[5] ), 
    .COUT1(\game.n2351 ), .COUT0(\game.n5162 ));
  game_SLICE_56 \game.SLICE_56 ( .DI1(\game.n49[3] ), .DI0(\game.n49[2] ), 
    .D1(\game.n5159 ), .C1(\ypos[3] ), .B1(\game.n47[3] ), .D0(\game.n2347 ), 
    .C0(\ypos[2] ), .B0(\game.n47[2] ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .CIN0(\game.n2347 ), .CIN1(\game.n5159 ), 
    .Q0(\ypos[2] ), .Q1(\ypos[3] ), .F0(\game.n49[2] ), .F1(\game.n49[3] ), 
    .COUT1(\game.n2349 ), .COUT0(\game.n5159 ));
  game_SLICE_57 \game.SLICE_57 ( .DI1(\game.n49[1] ), .DI0(\game.n49[0] ), 
    .D1(\game.n5075 ), .C1(\ypos[1] ), .B1(\game.n47[1] ), 
    .D0(\RGB_pad[2].vcc ), .C0(\ypos[0] ), .B0(\game.n47[0] ), 
    .LSR(x_10__N_191), .CLK(internal60hzclk), .CIN1(\game.n5075 ), 
    .Q0(\ypos[0] ), .Q1(\ypos[1] ), .F0(\game.n49[0] ), .F1(\game.n49[1] ), 
    .COUT1(\game.n2347 ), .COUT0(\game.n5075 ));
  patternmaker_SLICE_58 \patternmaker.SLICE_58 ( .D1(\patternmaker.n4961 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\ypos[1] ), .CIN1(\patternmaker.n4961 ), 
    .F1(\patternmaker.onsquarey_N_141[1] ), .COUT1(\patternmaker.n2282 ), 
    .COUT0(\patternmaker.n4961 ));
  patternmaker_SLICE_59 \patternmaker.SLICE_59 ( .D1(\patternmaker.n4949 ), 
    .B1(\xpos[5] ), .D0(\patternmaker.n2261 ), .B0(\xpos[4] ), 
    .CIN0(\patternmaker.n2261 ), .CIN1(\patternmaker.n4949 ), 
    .F0(\patternmaker.onsquarex_N_128[4] ), 
    .F1(\patternmaker.onsquarex_N_128[5] ), .COUT1(\patternmaker.n2263 ), 
    .COUT0(\patternmaker.n4949 ));
  patternmaker_SLICE_60 \patternmaker.SLICE_60 ( .D1(\patternmaker.n4946 ), 
    .B1(\xpos[3] ), .D0(\patternmaker.n2259 ), .B0(\xpos[2] ), 
    .CIN0(\patternmaker.n2259 ), .CIN1(\patternmaker.n4946 ), 
    .F0(\patternmaker.onsquarex_N_128[2] ), 
    .F1(\patternmaker.onsquarex_N_128[3] ), .COUT1(\patternmaker.n2261 ), 
    .COUT0(\patternmaker.n4946 ));
  patternmaker_SLICE_61 \patternmaker.SLICE_61 ( .D1(\patternmaker.n4943 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\xpos[1] ), .CIN1(\patternmaker.n4943 ), 
    .F1(\patternmaker.onsquarex_N_128[1] ), .COUT1(\patternmaker.n2259 ), 
    .COUT0(\patternmaker.n4943 ));
  patternmaker_SLICE_62 \patternmaker.SLICE_62 ( .D1(\patternmaker.n4976 ), 
    .D0(\patternmaker.n2290 ), .B0(\ypos[10] ), .CIN0(\patternmaker.n2290 ), 
    .CIN1(\patternmaker.n4976 ), .F0(\patternmaker.onsquarey_N_141[10] ), 
    .COUT0(\patternmaker.n4976 ));
  patternmaker_SLICE_63 \patternmaker.SLICE_63 ( .D1(\patternmaker.n4973 ), 
    .B1(\ypos[9] ), .D0(\patternmaker.n2288 ), .B0(\ypos[8] ), 
    .CIN0(\patternmaker.n2288 ), .CIN1(\patternmaker.n4973 ), 
    .F0(\patternmaker.onsquarey_N_141[8] ), 
    .F1(\patternmaker.onsquarey_N_141[9] ), .COUT1(\patternmaker.n2290 ), 
    .COUT0(\patternmaker.n4973 ));
  patternmaker_SLICE_64 \patternmaker.SLICE_64 ( .D1(\patternmaker.n4970 ), 
    .B1(\ypos[7] ), .D0(\patternmaker.n2286 ), .B0(\ypos[6] ), 
    .CIN0(\patternmaker.n2286 ), .CIN1(\patternmaker.n4970 ), 
    .F0(\patternmaker.onsquarey_N_141[6] ), 
    .F1(\patternmaker.onsquarey_N_141[7] ), .COUT1(\patternmaker.n2288 ), 
    .COUT0(\patternmaker.n4970 ));
  patternmaker_SLICE_65 \patternmaker.SLICE_65 ( .D1(\patternmaker.n4967 ), 
    .B1(\ypos[5] ), .D0(\patternmaker.n2284 ), .B0(\ypos[4] ), 
    .CIN0(\patternmaker.n2284 ), .CIN1(\patternmaker.n4967 ), 
    .F0(\patternmaker.onsquarey_N_141[4] ), 
    .F1(\patternmaker.onsquarey_N_141[5] ), .COUT1(\patternmaker.n2286 ), 
    .COUT0(\patternmaker.n4967 ));
  patternmaker_SLICE_66 \patternmaker.SLICE_66 ( .D1(\patternmaker.n4958 ), 
    .D0(\patternmaker.n2267 ), .B0(\xpos[10] ), .CIN0(\patternmaker.n2267 ), 
    .CIN1(\patternmaker.n4958 ), .F0(\patternmaker.onsquarex_N_128[10] ), 
    .COUT0(\patternmaker.n4958 ));
  patternmaker_SLICE_67 \patternmaker.SLICE_67 ( .D1(\patternmaker.n4955 ), 
    .B1(\xpos[9] ), .D0(\patternmaker.n2265 ), .B0(\xpos[8] ), 
    .CIN0(\patternmaker.n2265 ), .CIN1(\patternmaker.n4955 ), 
    .F0(\patternmaker.onsquarex_N_128[8] ), 
    .F1(\patternmaker.onsquarex_N_128[9] ), .COUT1(\patternmaker.n2267 ), 
    .COUT0(\patternmaker.n4955 ));
  patternmaker_SLICE_68 \patternmaker.SLICE_68 ( .D1(\patternmaker.n4952 ), 
    .B1(\xpos[7] ), .D0(\patternmaker.n2263 ), .B0(\xpos[6] ), 
    .CIN0(\patternmaker.n2263 ), .CIN1(\patternmaker.n4952 ), 
    .F0(\patternmaker.onsquarex_N_128[6] ), 
    .F1(\patternmaker.onsquarex_N_128[7] ), .COUT1(\patternmaker.n2265 ), 
    .COUT0(\patternmaker.n4952 ));
  patternmaker_SLICE_69 \patternmaker.SLICE_69 ( .D1(\patternmaker.n4964 ), 
    .B1(\ypos[3] ), .D0(\patternmaker.n2282 ), .B0(\ypos[2] ), 
    .CIN0(\patternmaker.n2282 ), .CIN1(\patternmaker.n4964 ), 
    .F0(\patternmaker.onsquarey_N_141[2] ), 
    .F1(\patternmaker.onsquarey_N_141[3] ), .COUT1(\patternmaker.n2284 ), 
    .COUT0(\patternmaker.n4964 ));
  controller1_SLICE_70 \controller1.SLICE_70 ( .DI1(\controller1.n89[14] ), 
    .DI0(\controller1.n89[13] ), .D1(\controller1.n5147 ), 
    .C1(\controller1.counter[14] ), .D0(\controller1.n2337 ), 
    .C0(\controller1.counter[13] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2337 ), 
    .CIN1(\controller1.n5147 ), .Q0(\controller1.counter[13] ), 
    .Q1(\controller1.counter[14] ), .F0(\controller1.n89[13] ), 
    .F1(\controller1.n89[14] ), .COUT1(\controller1.n2339 ), 
    .COUT0(\controller1.n5147 ));
  controller1_SLICE_71 \controller1.SLICE_71 ( .DI1(\controller1.n89[12] ), 
    .DI0(\controller1.n89[11] ), .D1(\controller1.n5144 ), 
    .C1(\controller1.counter[12] ), .D0(\controller1.n2335 ), 
    .C0(\controller1.counter[11] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2335 ), 
    .CIN1(\controller1.n5144 ), .Q0(\controller1.counter[11] ), 
    .Q1(\controller1.counter[12] ), .F0(\controller1.n89[11] ), 
    .F1(\controller1.n89[12] ), .COUT1(\controller1.n2337 ), 
    .COUT0(\controller1.n5144 ));
  controller1_SLICE_72 \controller1.SLICE_72 ( .DI1(\controller1.n89[10] ), 
    .DI0(\controller1.n89[9] ), .D1(\controller1.n5141 ), 
    .C1(\controller1.counter[10] ), .D0(\controller1.n2333 ), 
    .C0(\controller1.counter[9] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2333 ), 
    .CIN1(\controller1.n5141 ), .Q0(\controller1.counter[9] ), 
    .Q1(\controller1.counter[10] ), .F0(\controller1.n89[9] ), 
    .F1(\controller1.n89[10] ), .COUT1(\controller1.n2335 ), 
    .COUT0(\controller1.n5141 ));
  controller1_SLICE_73 \controller1.SLICE_73 ( .DI1(\controller1.n89[8] ), 
    .DI0(\controller1.n89[7] ), .D1(\controller1.n5138 ), 
    .C1(\controller1.counter[8] ), .D0(\controller1.n2331 ), 
    .C0(\controller1.counter[7] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2331 ), 
    .CIN1(\controller1.n5138 ), .Q0(\controller1.counter[7] ), 
    .Q1(\controller1.counter[8] ), .F0(\controller1.n89[7] ), 
    .F1(\controller1.n89[8] ), .COUT1(\controller1.n2333 ), 
    .COUT0(\controller1.n5138 ));
  controller1_SLICE_74 \controller1.SLICE_74 ( .DI1(\controller1.n89[6] ), 
    .DI0(\controller1.n89[5] ), .D1(\controller1.n5135 ), 
    .C1(\controller1.counter[6] ), .D0(\controller1.n2329 ), 
    .C0(\controller1.counter[5] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2329 ), 
    .CIN1(\controller1.n5135 ), .Q0(\controller1.counter[5] ), 
    .Q1(\controller1.counter[6] ), .F0(\controller1.n89[5] ), 
    .F1(\controller1.n89[6] ), .COUT1(\controller1.n2331 ), 
    .COUT0(\controller1.n5135 ));
  controller1_SLICE_75 \controller1.SLICE_75 ( .DI1(\controller1.n89[4] ), 
    .DI0(\controller1.n89[3] ), .D1(\controller1.n5132 ), 
    .C1(\controller1.counter[4] ), .D0(\controller1.n2327 ), 
    .C0(\controller1.counter[3] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2327 ), 
    .CIN1(\controller1.n5132 ), .Q0(\controller1.counter[3] ), 
    .Q1(\controller1.counter[4] ), .F0(\controller1.n89[3] ), 
    .F1(\controller1.n89[4] ), .COUT1(\controller1.n2329 ), 
    .COUT0(\controller1.n5132 ));
  controller1_SLICE_76 \controller1.SLICE_76 ( .DI1(\controller1.n89[2] ), 
    .DI0(\controller1.n89[1] ), .D1(\controller1.n5129 ), 
    .C1(\controller1.counter[2] ), .D0(\controller1.n2325 ), 
    .C0(\controller1.n20 ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2325 ), 
    .CIN1(\controller1.n5129 ), .Q0(\controller1.n20 ), 
    .Q1(\controller1.counter[2] ), .F0(\controller1.n89[1] ), 
    .F1(\controller1.n89[2] ), .COUT1(\controller1.n2327 ), 
    .COUT0(\controller1.n5129 ));
  controller1_SLICE_77 \controller1.SLICE_77 ( .DI1(\controller1.n89[0] ), 
    .D1(\controller1.n5072 ), .C1(\controller1.n21 ), .B1(\RGB_pad[2].vcc ), 
    .LSR(\controller1.counter_20__N_51 ), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n5072 ), .Q1(\controller1.n21 ), 
    .F1(\controller1.n89[0] ), .COUT1(\controller1.n2325 ), 
    .COUT0(\controller1.n5072 ));
  controller1_SLICE_78 \controller1.SLICE_78 ( .DI1(\controller1.n89[20] ), 
    .DI0(\controller1.n89[19] ), .D1(\controller1.n5156 ), 
    .C1(\controller1.counter[20] ), .D0(\controller1.n2343 ), 
    .C0(\controller1.counter[19] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2343 ), 
    .CIN1(\controller1.n5156 ), .Q0(\controller1.counter[19] ), 
    .Q1(\controller1.counter[20] ), .F0(\controller1.n89[19] ), 
    .F1(\controller1.n89[20] ), .COUT0(\controller1.n5156 ));
  controller1_SLICE_79 \controller1.SLICE_79 ( .DI1(\controller1.n89[18] ), 
    .DI0(\controller1.n89[17] ), .D1(\controller1.n5153 ), 
    .C1(\controller1.counter[18] ), .D0(\controller1.n2341 ), 
    .C0(\controller1.counter[17] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2341 ), 
    .CIN1(\controller1.n5153 ), .Q0(\controller1.counter[17] ), 
    .Q1(\controller1.counter[18] ), .F0(\controller1.n89[17] ), 
    .F1(\controller1.n89[18] ), .COUT1(\controller1.n2343 ), 
    .COUT0(\controller1.n5153 ));
  controller1_SLICE_80 \controller1.SLICE_80 ( .DI1(\controller1.n89[16] ), 
    .DI0(\controller1.n89[15] ), .D1(\controller1.n5150 ), 
    .C1(\controller1.counter[16] ), .D0(\controller1.n2339 ), 
    .C0(\controller1.counter[15] ), .LSR(\controller1.counter_20__N_51 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n2339 ), 
    .CIN1(\controller1.n5150 ), .Q0(\controller1.counter[15] ), 
    .Q1(\controller1.counter[16] ), .F0(\controller1.n89[15] ), 
    .F1(\controller1.n89[16] ), .COUT1(\controller1.n2341 ), 
    .COUT0(\controller1.n5150 ));
  game_SLICE_81 \game.SLICE_81 ( .DI1(\game.x_10__N_180[4] ), 
    .DI0(\game.x_10__N_180[5] ), .D1(\game.n21 ), 
    .C1(\controller_buttons_signal[1] ), .B1(\game.n3859 ), 
    .A1(\game.n62_adj_278[4] ), .D0(\game.n21 ), .C0(\game.n62_adj_278[5] ), 
    .B0(\controller_buttons_signal[1] ), .A0(\game.n3862 ), .CE(\game.n1468 ), 
    .LSR(x_10__N_191), .CLK(internal60hzclk), .Q0(\xpos[5] ), .Q1(\xpos[4] ), 
    .F0(\game.x_10__N_180[5] ), .F1(\game.x_10__N_180[4] ));
  game_SLICE_83 \game.SLICE_83 ( .DI1(\game.x_10__N_180[2] ), 
    .DI0(\game.x_10__N_180[3] ), .D1(\game.n3853 ), .C1(\game.n62_adj_278[2] ), 
    .B1(\controller_buttons_signal[1] ), .A1(\game.n21 ), .D0(\game.n21 ), 
    .C0(\game.n62_adj_278[3] ), .B0(\controller_buttons_signal[1] ), 
    .A0(\game.n3856 ), .CE(\game.n1468 ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .Q0(\xpos[3] ), .Q1(\xpos[2] ), 
    .F0(\game.x_10__N_180[3] ), .F1(\game.x_10__N_180[2] ));
  game_SLICE_85 \game.SLICE_85 ( .DI1(\game.x_10__N_180[0] ), 
    .DI0(\game.x_10__N_180[1] ), .D1(\game.n21 ), .C1(\game.n3843 ), 
    .B1(\controller_buttons_signal[1] ), .A1(\game.n62_adj_278[0] ), 
    .D0(\game.n62_adj_278[1] ), .C0(\controller_buttons_signal[1] ), 
    .B0(\game.n3850 ), .A0(\game.n21 ), .CE(\game.n1468 ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .Q0(\xpos[1] ), .Q1(\xpos[0] ), 
    .F0(\game.x_10__N_180[1] ), .F1(\game.x_10__N_180[0] ));
  game_SLICE_86 \game.SLICE_86 ( .DI0(\game.x_10__N_180[10] ), 
    .D0(\game.n62_adj_278[10] ), .C0(\controller_buttons_signal[1] ), 
    .B0(\game.n705 ), .A0(\game.n21 ), .CE(\game.n1468 ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .Q0(\xpos[10] ), .F0(\game.x_10__N_180[10] ));
  game_SLICE_87 \game.SLICE_87 ( .DI1(\game.x_10__N_180[8] ), 
    .DI0(\game.x_10__N_180[9] ), .D1(\game.n62_adj_278[8] ), .C1(\game.n21 ), 
    .B1(\controller_buttons_signal[1] ), .A1(\game.n707 ), .D0(\game.n21 ), 
    .C0(\game.n62_adj_278[9] ), .B0(\game.n706 ), 
    .A0(\controller_buttons_signal[1] ), .CE(\game.n1468 ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .Q0(\xpos[9] ), .Q1(\xpos[8] ), 
    .F0(\game.x_10__N_180[9] ), .F1(\game.x_10__N_180[8] ));
  game_SLICE_88 \game.SLICE_88 ( .DI1(\game.yVelocity_3__N_206[0] ), 
    .DI0(\game.yVelocity_3__N_206[1] ), .D1(\controller_buttons_signal[7] ), 
    .C1(\game.yVelocity[0] ), .B1(\game.n1395 ), .D0(\game.yVelocity[0] ), 
    .C0(\game.yVelocity[3] ), .B0(\game.yVelocity[2] ), 
    .A0(\game.yVelocity[1] ), .LSR(x_10__N_191), .CLK(internal60hzclk), 
    .Q0(\game.yVelocity[1] ), .Q1(\game.yVelocity[0] ), 
    .F0(\game.yVelocity_3__N_206[1] ), .F1(\game.yVelocity_3__N_206[0] ));
  game_SLICE_89 \game.SLICE_89 ( .DI1(\game.yVelocity_3__N_206[3] ), 
    .DI0(\game.yVelocity_3__N_206[2] ), .D1(\game.yVelocity[3] ), 
    .C1(\game.yVelocity[2] ), .B1(\game.yVelocity[1] ), 
    .A1(\game.yVelocity[0] ), .D0(\game.n215 ), .C0(\game.yVelocity[1] ), 
    .B0(\game.n2 ), .A0(\game.yVelocity[2] ), .LSR(x_10__N_191), 
    .CLK(internal60hzclk), .Q0(\game.yVelocity[2] ), .Q1(\game.yVelocity[3] ), 
    .F0(\game.yVelocity_3__N_206[2] ), .F1(\game.yVelocity_3__N_206[3] ));
  game_SLICE_91 \game.SLICE_91 ( .DI1(\game.x_10__N_180[7] ), 
    .DI0(\game.x_10__N_180[6] ), .D1(\controller_buttons_signal[1] ), 
    .C1(\game.n62_adj_278[7] ), .B1(\game.n21 ), .A1(\game.n671 ), 
    .D0(\game.n3865 ), .C0(\game.n62_adj_278[6] ), 
    .B0(\controller_buttons_signal[1] ), .A0(\game.n21 ), .CE(\game.n1468 ), 
    .LSR(x_10__N_191), .CLK(internal60hzclk), .Q0(\xpos[6] ), .Q1(\xpos[7] ), 
    .F0(\game.x_10__N_180[6] ), .F1(\game.x_10__N_180[7] ));
  controller1_SLICE_96 \controller1.SLICE_96 ( 
    .DI0(\controller1.output_7__N_1[7] ), .A0(\controller1.shift[7] ), 
    .CLK(controller_latch_c), .Q0(\controller_buttons_signal[7] ), 
    .F0(\controller1.output_7__N_1[7] ));
  controller1_SLICE_98 \controller1.SLICE_98 ( 
    .DI1(\controller1.output_7__N_1[0] ), .DI0(\controller1.output_7__N_1[1] ), 
    .B1(\controller1.shift[0] ), .B0(\controller1.shift[1] ), 
    .CLK(controller_latch_c), .Q0(\controller_buttons_signal[1] ), 
    .Q1(\controller_buttons_signal[0] ), .F0(\controller1.output_7__N_1[1] ), 
    .F1(\controller1.output_7__N_1[0] ));
  controller1_SLICE_99 \controller1.SLICE_99 ( 
    .DI0(\controller1.shift[6].sig_000.FeedThruLUT ), 
    .B0(\controller1.shift[6] ), .CLK(controller_clock_c), 
    .Q0(\controller1.shift[7] ), 
    .F0(\controller1.shift[6].sig_000.FeedThruLUT ));
  controller1_SLICE_100 \controller1.SLICE_100 ( 
    .DI1(\controller1.shift[4].sig_002.FeedThruLUT ), 
    .DI0(\controller1.shift[5].sig_001.FeedThruLUT ), 
    .A1(\controller1.shift[4] ), .A0(\controller1.shift[5] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[6] ), 
    .Q1(\controller1.shift[5] ), 
    .F0(\controller1.shift[5].sig_001.FeedThruLUT ), 
    .F1(\controller1.shift[4].sig_002.FeedThruLUT ));
  controller1_SLICE_102 \controller1.SLICE_102 ( 
    .DI1(\controller1.shift[2].sig_004.FeedThruLUT ), 
    .DI0(\controller1.shift[3].sig_003.FeedThruLUT ), 
    .D1(\controller1.shift[2] ), .C0(\controller1.shift[3] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[4] ), 
    .Q1(\controller1.shift[3] ), 
    .F0(\controller1.shift[3].sig_003.FeedThruLUT ), 
    .F1(\controller1.shift[2].sig_004.FeedThruLUT ));
  controller1_SLICE_104 \controller1.SLICE_104 ( 
    .DI1(\controller1.shift[0].sig_006.FeedThruLUT ), 
    .DI0(\controller1.shift[1].sig_005.FeedThruLUT ), 
    .B1(\controller1.shift[0] ), .D0(\controller1.shift[1] ), 
    .CLK(controller_clock_c), .Q0(\controller1.shift[2] ), 
    .Q1(\controller1.shift[1] ), 
    .F0(\controller1.shift[1].sig_005.FeedThruLUT ), 
    .F1(\controller1.shift[0].sig_006.FeedThruLUT ));
  game_SLICE_107 \game.SLICE_107 ( .C1(\game.n644 ), .B1(\game.n656[10] ), 
    .D0(\game.n633 ), .C0(\game.n4 ), .B0(\game.n634 ), .A0(\game.n632 ), 
    .F0(\game.n644 ), .F1(\game.n668 ));
  game_SLICE_108 \game.SLICE_108 ( .D1(\game.n668 ), .C1(\game.n2033 ), 
    .B1(\game.n669 ), .A1(\game.n681 ), .D0(\game.n671 ), .C0(\game.n634 ), 
    .B0(\game.n656[8] ), .A0(\game.n644 ), .F0(\game.n2033 ), .F1(\game.n705 ));
  game_SLICE_109 \game.SLICE_109 ( .D1(\game.n644 ), .C1(\game.n656[8] ), 
    .B1(\game.n634 ), .D0(\game.n2059 ), .C0(\game.n614[8] ), .B0(\game.n107 ), 
    .A0(\game.n109 ), .F0(\game.n634 ), .F1(\game.n670 ));
  game_SLICE_110 \game.SLICE_110 ( .D1(\game.n614[3] ), .C1(\game.n2059 ), 
    .B1(\game.n114 ), .A1(\game.n107 ), .D0(\game.n109 ), 
    .C0(\game.n12_adj_276 ), .B0(\game.n11_adj_277 ), .A0(\game.n174 ), 
    .F0(\game.n2059 ), .F1(\game.n639 ));
  patternmaker_SLICE_111 \patternmaker.SLICE_111 ( .D1(\internalrow[10] ), 
    .C1(\patternmaker.n20_adj_227 ), .A1(\patternmaker.onsquarey_N_141[10] ), 
    .D0(\patternmaker.onsquarey_N_141[9] ), .C0(\patternmaker.n18_adj_218 ), 
    .A0(\internalrow[9] ), .F0(\patternmaker.n20_adj_227 ), 
    .F1(\patternmaker.onsquarey_N_140 ));
  patternmaker_SLICE_112 \patternmaker.SLICE_112 ( .D1(\patternmaker.n3556 ), 
    .C1(\patternmaker.n3566 ), .B1(n3552), .A1(n3295), .D0(\internalrow[10] ), 
    .C0(\patternmaker.onsquarey_N_140 ), .B0(\patternmaker.n20_adj_228 ), 
    .A0(\ypos[10] ), .F0(\patternmaker.n3566 ), .F1(\patternmaker.n4_adj_238 ));
  patternmaker_SLICE_113 \patternmaker.SLICE_113 ( .D1(\internalcol[10] ), 
    .C1(\patternmaker.n20 ), .A1(\patternmaker.onsquarex_N_128[10] ), 
    .D0(\internalcol[9] ), .C0(\patternmaker.n18 ), 
    .B0(\patternmaker.onsquarex_N_128[9] ), .F0(\patternmaker.n20 ), 
    .F1(\patternmaker.onsquarex_N_127 ));
  patternmaker_SLICE_114 \patternmaker.SLICE_114 ( 
    .D0(\patternmaker.n20_adj_237 ), .C0(\patternmaker.onsquarex_N_127 ), 
    .B0(\internalcol[10] ), .A0(\xpos[10] ), .F0(\patternmaker.n3556 ));
  sixtyHZclock_SLICE_115 \sixtyHZclock.SLICE_115 ( 
    .D1(\sixtyHZclock.clock_count[8] ), .C1(\sixtyHZclock.n3580 ), 
    .B1(\sixtyHZclock.clock_count[9] ), .A1(\sixtyHZclock.clock_count[14] ), 
    .D0(\sixtyHZclock.clock_count[18] ), .A0(\sixtyHZclock.clock_count[7] ), 
    .F0(\sixtyHZclock.n3580 ), .F1(\sixtyHZclock.n3586 ));
  sixtyHZclock_SLICE_117 \sixtyHZclock.SLICE_117 ( 
    .D1(\sixtyHZclock.clock_count[5] ), .C1(\sixtyHZclock.clock_count[16] ), 
    .D0(\sixtyHZclock.clock_count[1] ), .C0(\sixtyHZclock.clock_count[4] ), 
    .B0(\sixtyHZclock.clock_count[0] ), .A0(\sixtyHZclock.clock_count[2] ), 
    .F0(\sixtyHZclock.n12 ), .F1(\sixtyHZclock.n3572 ));
  sixtyHZclock_SLICE_118 \sixtyHZclock.SLICE_118 ( .D1(\sixtyHZclock.n3572 ), 
    .C1(\sixtyHZclock.n3285 ), .B1(\sixtyHZclock.clock_count[11] ), 
    .A1(\sixtyHZclock.clock_count[12] ), .D0(\sixtyHZclock.n12 ), 
    .C0(\sixtyHZclock.n3586 ), .B0(\sixtyHZclock.clock_count[13] ), 
    .A0(\sixtyHZclock.clock_count[17] ), .F0(\sixtyHZclock.n3285 ), 
    .F1(\sixtyHZclock.n16 ));
  sixtyHZclock_SLICE_121 \sixtyHZclock.SLICE_121 ( .D1(\sixtyHZclock.n16 ), 
    .C1(\sixtyHZclock.n6 ), .B1(\sixtyHZclock.clock_count[6] ), 
    .A1(\sixtyHZclock.clock_count[3] ), .C0(\sixtyHZclock.clock_count[15] ), 
    .A0(\sixtyHZclock.clock_count[10] ), .F0(\sixtyHZclock.n6 ), 
    .F1(internal60hzclk));
  SLICE_123 SLICE_123( .C1(row_10__N_116), .A1(col_10__N_104), 
    .D0(\internalrow[3] ), .C0(\internalvga.n16 ), .B0(\internalvga.n15 ), 
    .A0(\internalrow[9] ), .F0(row_10__N_116), .F1(n221));
  internalvga_SLICE_125 \internalvga.SLICE_125 ( .D1(n3295), 
    .C1(\internalvga.n5_c ), .B1(\internalcol[2] ), .A1(\internalcol[1] ), 
    .C0(\internalcol[6] ), .B0(\internalcol[5] ), .A0(\internalcol[3] ), 
    .F0(\internalvga.n5_c ), .F1(\internalvga.n9 ));
  internalvga_SLICE_127 \internalvga.SLICE_127 ( .D1(\internalvga.n9 ), 
    .C1(\internalvga.n3558 ), .B1(\internalcol[4] ), .A1(\internalcol[7] ), 
    .D0(\internalcol[8] ), .B0(\internalcol[0] ), .F0(\internalvga.n3558 ), 
    .F1(col_10__N_104));
  internalvga_SLICE_129 \internalvga.SLICE_129 ( .D1(\internalrow[1] ), 
    .C1(\internalvga.n10 ), .B1(\internalrow[6] ), .A1(\internalrow[5] ), 
    .D0(\internalrow[7] ), .A0(\internalrow[10] ), .F0(\internalvga.n10 ), 
    .F1(\internalvga.n16 ));
  internalvga_SLICE_131 \internalvga.SLICE_131 ( .D1(\internalvga.n5_adj_281 ), 
    .C1(n5), .B1(\internalrow[9] ), .A1(\internalvga.n3564 ), 
    .D0(\internalrow[8] ), .C0(\internalrow[7] ), .B0(\internalrow[6] ), 
    .A0(\internalrow[5] ), .F0(n5), .F1(VSYNC_N_120));
  patternmaker_SLICE_132 \patternmaker.SLICE_132 ( .D0(\internalrow[10] ), 
    .C0(\patternmaker.n4_adj_238 ), .B0(n5), .A0(\internalrow[9] ), 
    .F0(RGB_c_0));
  internalvga_SLICE_133 \internalvga.SLICE_133 ( .D1(\xpos[9] ), 
    .C1(\patternmaker.n18_adj_236 ), .B1(\internalcol[9] ), 
    .C0(\internalcol[9] ), .B0(\internalcol[10] ), .F0(n3295), 
    .F1(\patternmaker.n20_adj_237 ));
  internalvga_SLICE_135 \internalvga.SLICE_135 ( .D1(\internalcol[8] ), 
    .C1(\internalvga.n3290 ), .B1(\internalcol[9] ), .A1(\internalcol[7] ), 
    .D0(\internalcol[5] ), .C0(\internalcol[4] ), .B0(\internalcol[6] ), 
    .A0(\internalcol[10] ), .F0(\internalvga.n3290 ), .F1(HSYNC_N_117));
  internalvga_SLICE_137 \internalvga.SLICE_137 ( .D1(\internalrow[3] ), 
    .C1(\internalrow[10] ), .B1(\internalrow[2] ), .A1(\internalrow[1] ), 
    .D0(\internalrow[2] ), .C0(\internalrow[4] ), .A0(\internalrow[3] ), 
    .F0(\internalvga.n3564 ), .F1(\internalvga.n5_adj_281 ));
  game_SLICE_139 \game.SLICE_139 ( .D1(\game.n635 ), .C1(\game.n8 ), 
    .B1(\game.n12 ), .A1(\game.n638 ), .D0(\game.n62[0] ), .C0(\game.n639 ), 
    .B0(\game.n62[10] ), .A0(\game.n1[0] ), .F0(\game.n8 ), .F1(\game.n4 ));
  game_SLICE_141 \game.SLICE_141 ( .D1(\game.n115 ), .C1(\game.n2059 ), 
    .B1(\game.n614[2] ), .A1(\game.n107 ), .D0(\game.n640 ), .C0(\game.n644 ), 
    .B0(\game.n656[2] ), .F0(\game.n676 ), .F1(\game.n640 ));
  game_SLICE_143 \game.SLICE_143 ( .C1(\game.n112 ), .B1(\game.n113 ), 
    .A1(\game.n116 ), .D0(\game.n62[5] ), .B0(\game.n1[5] ), 
    .A0(\game.n62[10] ), .F0(\game.n112 ), .F1(\game.n11_adj_277 ));
  game_SLICE_145 \game.SLICE_145 ( .C1(\game.n644 ), .B1(\game.n656[9] ), 
    .A1(\game.n633 ), .D0(\game.n107 ), .C0(\game.n614[9] ), .B0(\game.n174 ), 
    .A0(\game.n2059 ), .F0(\game.n633 ), .F1(\game.n669 ));
  game_SLICE_146 \game.SLICE_146 ( .C1(\game.n681 ), .B1(\game.n670 ), 
    .A1(\game.n671 ), .D0(\game.n681 ), .C0(\game.n670 ), .B0(\game.n671 ), 
    .A0(\game.n669 ), .F0(\game.n706 ), .F1(\game.n707 ));
  game_SLICE_147 \game.SLICE_147 ( .D1(\game.n656[6] ), .C1(\game.n636 ), 
    .A1(\game.n644 ), .D0(\game.n107 ), .C0(\game.n614[6] ), .B0(\game.n2059 ), 
    .A0(\game.n111 ), .F0(\game.n636 ), .F1(\game.n672 ));
  game_SLICE_149 \game.SLICE_149 ( .D1(\game.n62[10] ), .C1(\game.n18 ), 
    .B1(\game.n19 ), .A1(\game.n17 ), .D0(\game.n668 ), .C0(\game.n677 ), 
    .B0(\game.n675 ), .A0(\game.n670 ), .F0(\game.n18 ), .F1(\game.n681 ));
  game_SLICE_150 \game.SLICE_150 ( .D1(\game.n656[3] ), .C1(\game.n639 ), 
    .B1(\game.n644 ), .A1(\game.n681 ), .D0(\game.n639 ), .C0(\game.n656[3] ), 
    .A0(\game.n644 ), .F0(\game.n675 ), .F1(\game.n3856 ));
  game_SLICE_151 \game.SLICE_151 ( .C0(\game.n678 ), .B0(\game.n671 ), 
    .A0(\game.n674 ), .F0(\game.n17 ));
  game_SLICE_152 \game.SLICE_152 ( .D1(\game.n644 ), .C1(\game.n638 ), 
    .A1(\game.n656[4] ), .D0(\game.n107 ), .C0(\game.n113 ), .B0(\game.n2059 ), 
    .A0(\game.n614[4] ), .F0(\game.n638 ), .F1(\game.n674 ));
  game_SLICE_153 \game.SLICE_153 ( .D1(\game.n62[7] ), .D0(\game.n62[10] ), 
    .B0(\game.n1[7] ), .A0(\game.n62[7] ), .F0(\game.n110 ), 
    .F1(\game.n1_adj_279[7] ));
  game_SLICE_154 \game.SLICE_154 ( .D1(\game.n114 ), .C1(\game.n115 ), 
    .B1(\game.n110 ), .A1(\game.n111 ), .D0(\game.n62[10] ), 
    .B0(\game.n62[2] ), .A0(\game.n1[2] ), .F0(\game.n115 ), 
    .F1(\game.n12_adj_276 ));
  game_SLICE_155 \game.SLICE_155 ( .D0(\game.n672 ), .C0(\game.n673 ), 
    .B0(\game.n676 ), .A0(\game.n669 ), .F0(\game.n19 ));
  game_SLICE_156 \game.SLICE_156 ( .D1(\game.n644 ), .C1(\game.n637 ), 
    .A1(\game.n656[5] ), .D0(\game.n2059 ), .C0(\game.n614[5] ), 
    .B0(\game.n107 ), .A0(\game.n112 ), .F0(\game.n637 ), .F1(\game.n673 ));
  game_SLICE_158 \game.SLICE_158 ( .D1(\game.n644 ), .C1(\game.n681 ), 
    .B1(\game.n637 ), .A1(\game.n656[5] ), .D0(\game.n681 ), .C0(\game.n644 ), 
    .B0(\game.n656[6] ), .A0(\game.n636 ), .F0(\game.n3865 ), 
    .F1(\game.n3862 ));
  game_SLICE_163 \game.SLICE_163 ( .D1(\game.n656[7] ), .C1(\game.n635 ), 
    .A1(\game.n644 ), .D0(\game.n107 ), .C0(\game.n2059 ), .B0(\game.n614[7] ), 
    .A0(\game.n110 ), .F0(\game.n635 ), .F1(\game.n671 ));
  game_SLICE_164 \game.SLICE_164 ( .D1(\game.n1[10] ), .C1(\game.n614[10] ), 
    .B1(\game.n62[10] ), .A1(\game.n2059 ), .C0(\game.n1[10] ), 
    .A0(\game.n62[10] ), .F0(\game.n107 ), .F1(\game.n632 ));
  game_SLICE_166 \game.SLICE_166 ( .C1(\game.n62[9] ), .D0(\game.n1[9] ), 
    .B0(\game.n62[9] ), .A0(\game.n62[10] ), .F0(\game.n174 ), 
    .F1(\game.n1_adj_279[9] ));
  game_SLICE_168 \game.SLICE_168 ( .D1(\game.n641 ), .C1(\game.n681 ), 
    .B1(\game.n644 ), .A1(\game.n656[1] ), .D0(\game.n656[4] ), 
    .C0(\game.n638 ), .B0(\game.n681 ), .A0(\game.n644 ), .F0(\game.n3859 ), 
    .F1(\game.n3850 ));
  game_SLICE_169 \game.SLICE_169 ( .D1(\game.n644 ), .C1(\game.n641 ), 
    .A1(\game.n656[1] ), .D0(\game.n2059 ), .C0(\game.n614[1] ), 
    .B0(\game.n107 ), .A0(\game.n116 ), .F0(\game.n641 ), .F1(\game.n677 ));
  game_SLICE_173 \game.SLICE_173 ( .C1(\game.n1395 ), 
    .B1(\controller_buttons_signal[7] ), .D0(\game.yVelocity[2] ), 
    .C0(\game.yVelocity[3] ), .B0(\game.yVelocity[0] ), 
    .A0(\game.yVelocity[1] ), .F0(\game.n1395 ), .F1(\game.n215 ));
  game_SLICE_177 \game.SLICE_177 ( .D1(\game.n656[0] ), .C1(\game.n117 ), 
    .B1(\game.n644 ), .C0(\game.n62[10] ), .B0(\game.n1[0] ), 
    .A0(\game.n62[0] ), .F0(\game.n117 ), .F1(\game.n678 ));
  game_SLICE_179 \game.SLICE_179 ( .D1(\xpos[3] ), .C1(\game.n18_adj_275 ), 
    .B1(\xpos[6] ), .A1(\xpos[10] ), .D0(\xpos[2] ), .C0(\xpos[0] ), 
    .B0(\xpos[7] ), .A0(\xpos[9] ), .F0(\game.n18_adj_275 ), .F1(\game.n20 ));
  game_SLICE_181 \game.SLICE_181 ( .D1(\xpos[8] ), .C1(\game.n16 ), 
    .B1(\game.n20 ), .A1(\xpos[4] ), .D0(\xpos[1] ), .B0(\xpos[5] ), 
    .F0(\game.n16 ), .F1(\game.n21 ));
  patternmaker_SLICE_183 \patternmaker.SLICE_183 ( .D1(\internalcol[2] ), 
    .C1(\patternmaker.n4 ), .A1(\patternmaker.onsquarex_N_128[2] ), 
    .D0(\internalcol[1] ), .C0(\internalcol[0] ), 
    .B0(\patternmaker.onsquarex_N_128[1] ), .A0(\xpos[0] ), 
    .F0(\patternmaker.n4 ), .F1(\patternmaker.n6 ));
  patternmaker_SLICE_185 \patternmaker.SLICE_185 ( .D1(\internalcol[4] ), 
    .C1(\patternmaker.n8 ), .B1(\patternmaker.onsquarex_N_128[4] ), 
    .D0(\patternmaker.onsquarex_N_128[3] ), .C0(\patternmaker.n6 ), 
    .A0(\internalcol[3] ), .F0(\patternmaker.n8 ), .F1(\patternmaker.n10 ));
  patternmaker_SLICE_187 \patternmaker.SLICE_187 ( 
    .D1(\patternmaker.onsquarex_N_128[6] ), .C1(\patternmaker.n12 ), 
    .A1(\internalcol[6] ), .D0(\internalcol[5] ), .C0(\patternmaker.n10 ), 
    .A0(\patternmaker.onsquarex_N_128[5] ), .F0(\patternmaker.n12 ), 
    .F1(\patternmaker.n14 ));
  patternmaker_SLICE_189 \patternmaker.SLICE_189 ( .D1(\internalcol[8] ), 
    .C1(\patternmaker.n16 ), .A1(\patternmaker.onsquarex_N_128[8] ), 
    .D0(\internalcol[7] ), .C0(\patternmaker.n14 ), 
    .B0(\patternmaker.onsquarex_N_128[7] ), .F0(\patternmaker.n16 ), 
    .F1(\patternmaker.n18 ));
  patternmaker_SLICE_191 \patternmaker.SLICE_191 ( .D1(\internalrow[2] ), 
    .C1(\patternmaker.n4_adj_211 ), .A1(\patternmaker.onsquarey_N_141[2] ), 
    .D0(\internalrow[0] ), .C0(\patternmaker.onsquarey_N_141[1] ), 
    .B0(\internalrow[1] ), .A0(\ypos[0] ), .F0(\patternmaker.n4_adj_211 ), 
    .F1(\patternmaker.n6_adj_212 ));
  patternmaker_SLICE_193 \patternmaker.SLICE_193 ( .D1(\internalrow[4] ), 
    .C1(\patternmaker.n8_adj_213 ), .B1(\patternmaker.onsquarey_N_141[4] ), 
    .D0(\patternmaker.onsquarey_N_141[3] ), .C0(\patternmaker.n6_adj_212 ), 
    .B0(\internalrow[3] ), .F0(\patternmaker.n8_adj_213 ), 
    .F1(\patternmaker.n10_adj_214 ));
  patternmaker_SLICE_195 \patternmaker.SLICE_195 ( .D1(\internalrow[6] ), 
    .C1(\patternmaker.n12_adj_215 ), .A1(\patternmaker.onsquarey_N_141[6] ), 
    .D0(\internalrow[5] ), .C0(\patternmaker.n10_adj_214 ), 
    .A0(\patternmaker.onsquarey_N_141[5] ), .F0(\patternmaker.n12_adj_215 ), 
    .F1(\patternmaker.n14_adj_216 ));
  patternmaker_SLICE_197 \patternmaker.SLICE_197 ( 
    .C1(\patternmaker.n16_adj_217 ), .B1(\patternmaker.onsquarey_N_141[8] ), 
    .A1(\internalrow[8] ), .D0(\patternmaker.onsquarey_N_141[7] ), 
    .C0(\patternmaker.n14_adj_216 ), .B0(\internalrow[7] ), 
    .F0(\patternmaker.n16_adj_217 ), .F1(\patternmaker.n18_adj_218 ));
  patternmaker_SLICE_199 \patternmaker.SLICE_199 ( .D1(\internalrow[2] ), 
    .C1(\patternmaker.n4_adj_219 ), .A1(\ypos[2] ), .D0(\ypos[0] ), 
    .C0(\ypos[1] ), .B0(\internalrow[1] ), .A0(\internalrow[0] ), 
    .F0(\patternmaker.n4_adj_219 ), .F1(\patternmaker.n6_adj_220 ));
  patternmaker_SLICE_201 \patternmaker.SLICE_201 ( 
    .C1(\patternmaker.n8_adj_221 ), .B1(\ypos[4] ), .A1(\internalrow[4] ), 
    .D0(\ypos[3] ), .C0(\patternmaker.n6_adj_220 ), .A0(\internalrow[3] ), 
    .F0(\patternmaker.n8_adj_221 ), .F1(\patternmaker.n10_adj_222 ));
  patternmaker_SLICE_203 \patternmaker.SLICE_203 ( .D1(\ypos[6] ), 
    .C1(\patternmaker.n12_adj_223 ), .A1(\internalrow[6] ), 
    .D0(\internalrow[5] ), .C0(\patternmaker.n10_adj_222 ), .A0(\ypos[5] ), 
    .F0(\patternmaker.n12_adj_223 ), .F1(\patternmaker.n14_adj_224 ));
  patternmaker_SLICE_205 \patternmaker.SLICE_205 ( 
    .C1(\patternmaker.n16_adj_225 ), .B1(\ypos[8] ), .A1(\internalrow[8] ), 
    .D0(\internalrow[7] ), .C0(\patternmaker.n14_adj_224 ), .A0(\ypos[7] ), 
    .F0(\patternmaker.n16_adj_225 ), .F1(\patternmaker.n18_adj_226 ));
  patternmaker_SLICE_207 \patternmaker.SLICE_207 ( 
    .C1(\patternmaker.n4_adj_229 ), .B1(\internalcol[2] ), .A1(\xpos[2] ), 
    .D0(\internalcol[0] ), .C0(\internalcol[1] ), .B0(\xpos[0] ), 
    .A0(\xpos[1] ), .F0(\patternmaker.n4_adj_229 ), 
    .F1(\patternmaker.n6_adj_230 ));
  patternmaker_SLICE_209 \patternmaker.SLICE_209 ( 
    .C1(\patternmaker.n8_adj_231 ), .B1(\xpos[4] ), .A1(\internalcol[4] ), 
    .C0(\patternmaker.n6_adj_230 ), .B0(\internalcol[3] ), .A0(\xpos[3] ), 
    .F0(\patternmaker.n8_adj_231 ), .F1(\patternmaker.n10_adj_232 ));
  patternmaker_SLICE_211 \patternmaker.SLICE_211 ( 
    .C1(\patternmaker.n12_adj_233 ), .B1(\xpos[6] ), .A1(\internalcol[6] ), 
    .C0(\patternmaker.n10_adj_232 ), .B0(\internalcol[5] ), .A0(\xpos[5] ), 
    .F0(\patternmaker.n12_adj_233 ), .F1(\patternmaker.n14_adj_234 ));
  patternmaker_SLICE_213 \patternmaker.SLICE_213 ( 
    .C1(\patternmaker.n16_adj_235 ), .B1(\internalcol[8] ), .A1(\xpos[8] ), 
    .D0(\internalcol[7] ), .C0(\patternmaker.n14_adj_234 ), .B0(\xpos[7] ), 
    .F0(\patternmaker.n16_adj_235 ), .F1(\patternmaker.n18_adj_236 ));
  controller1_SLICE_215 \controller1.SLICE_215 ( .D1(\controller1.n9 ), 
    .C1(\controller1.n10 ), .B1(\controller1.n3292 ), 
    .A1(\controller1.counter[8] ), .D0(\controller1.counter[2] ), 
    .C0(\controller1.counter[6] ), .B0(\controller1.counter[4] ), 
    .A0(\controller1.counter[3] ), .F0(\controller1.n10 ), 
    .F1(\controller1.n3294 ));
  controller1_SLICE_217 \controller1.SLICE_217 ( .D1(\controller1.n1444 ), 
    .C1(\controller1.n28 ), .B1(\controller1.counter[17] ), 
    .A1(\controller1.counter[14] ), .D0(\controller1.counter[13] ), 
    .C0(\controller1.n3294 ), .B0(\controller1.counter[12] ), 
    .A0(\controller1.counter[11] ), .F0(\controller1.n28 ), 
    .F1(\controller1.n36 ));
  controller1_SLICE_219 \controller1.SLICE_219 ( 
    .D1(\controller1.counter[17] ), .C1(\controller1.n3592 ), 
    .B1(\controller1.counter[14] ), .A1(\controller1.counter[8] ), 
    .D0(\controller1.counter[16] ), .C0(\controller1.counter[13] ), 
    .B0(\controller1.counter[15] ), .A0(\controller1.counter[12] ), 
    .F0(\controller1.n3592 ), .F1(controller_clock_c));
  controller1_SLICE_221 \controller1.SLICE_221 ( 
    .D1(\controller1.counter[13] ), .C1(\controller1.n3292 ), 
    .B1(\controller1.counter[14] ), .A1(\controller1.counter[15] ), 
    .C0(\controller1.counter[9] ), .A0(\controller1.counter[10] ), 
    .F0(\controller1.n3292 ), .F1(\controller1.n14 ));
  controller1_SLICE_223 \controller1.SLICE_223 ( .D1(\controller1.n14 ), 
    .C1(\controller1.n10_adj_210 ), .B1(\controller1.counter[12] ), 
    .A1(\controller1.counter[17] ), .D0(\controller1.counter[16] ), 
    .A0(\controller1.counter[11] ), .F0(\controller1.n10_adj_210 ), 
    .F1(controller_latch_c));
  controller1_SLICE_225 \controller1.SLICE_225 ( 
    .D0(\controller1.counter[19] ), .C0(\controller1.n36 ), 
    .B0(\controller1.counter[20] ), .A0(\controller1.counter[18] ), 
    .F0(\controller1.counter_20__N_51 ));
  controller1_SLICE_226 \controller1.SLICE_226 ( 
    .D0(\controller1.counter[15] ), .B0(\controller1.counter[16] ), 
    .F0(\controller1.n1444 ));
  internalvga_SLICE_228 \internalvga.SLICE_228 ( .D0(\internalcol[8] ), 
    .B0(\internalcol[7] ), .F0(n3552));
  patternmaker_SLICE_229 \patternmaker.SLICE_229 ( .D0(\internalrow[9] ), 
    .C0(\patternmaker.n18_adj_226 ), .A0(\ypos[9] ), 
    .F0(\patternmaker.n20_adj_228 ));
  internalvga_SLICE_230 \internalvga.SLICE_230 ( .D0(\internalrow[0] ), 
    .C0(\internalrow[4] ), .B0(\internalrow[8] ), .A0(\internalrow[2] ), 
    .F0(\internalvga.n15 ));
  game_SLICE_233 \game.SLICE_233 ( .D0(\game.n636 ), .C0(\game.n637 ), 
    .B0(\game.n640 ), .A0(\game.n641 ), .F0(\game.n12 ));
  game_SLICE_234 \game.SLICE_234 ( .B1(\game.n62[1] ), .C0(\game.n62[10] ), 
    .B0(\game.n1[1] ), .A0(\game.n62[1] ), .F0(\game.n116 ), 
    .F1(\game.n1_adj_279[1] ));
  game_SLICE_236 \game.SLICE_236 ( .D1(\game.n644 ), .C1(\game.n117 ), 
    .B1(\game.n656[0] ), .A1(\game.n681 ), .D0(\game.n681 ), .C0(\game.n640 ), 
    .B0(\game.n656[2] ), .A0(\game.n644 ), .F0(\game.n3853 ), 
    .F1(\game.n3843 ));
  game_SLICE_237 \game.SLICE_237 ( .A1(\game.yVelocity[2] ), 
    .D0(\game.yVelocity[0] ), .C0(\game.yVelocity[1] ), 
    .B0(\game.yVelocity[2] ), .A0(\game.yVelocity[3] ), .F0(\game.n2 ), 
    .F1(\game.n47[2] ));
  game_SLICE_240 \game.SLICE_240 ( .D1(\game.n62[3] ), .D0(\game.n62[10] ), 
    .C0(\game.n62[3] ), .A0(\game.n1[3] ), .F0(\game.n114 ), 
    .F1(\game.n1_adj_279[3] ));
  game_SLICE_241 \game.SLICE_241 ( .B1(\game.n62[6] ), .D0(\game.n62[10] ), 
    .C0(\game.n62[6] ), .A0(\game.n1[6] ), .F0(\game.n111 ), 
    .F1(\game.n1_adj_279[6] ));
  game_SLICE_242 \game.SLICE_242 ( .DI1(\controller1.output_7__N_1[4] ), 
    .A1(\controller1.shift[4] ), .D0(x_10__N_191), 
    .B0(\controller_buttons_signal[0] ), .A0(\controller_buttons_signal[1] ), 
    .CLK(controller_latch_c), .Q1(x_10__N_191), .F0(\game.n1468 ), 
    .F1(\controller1.output_7__N_1[4] ));
  game_SLICE_243 \game.SLICE_243 ( .C0(\game.n62[0] ), 
    .F0(\game.n1_adj_279[0] ));
  game_SLICE_244 \game.SLICE_244 ( .D0(\game.n62[2] ), 
    .F0(\game.n1_adj_279[2] ));
  game_SLICE_246 \game.SLICE_246 ( .B0(\game.n62[4] ), 
    .F0(\game.n1_adj_279[4] ));
  game_SLICE_249 \game.SLICE_249 ( .B1(\game.n62[8] ), .A0(\game.n62[5] ), 
    .F0(\game.n1_adj_279[5] ), .F1(\game.n1_adj_279[8] ));
  game_SLICE_252 \game.SLICE_252 ( .D0(\game.n62[10] ), 
    .F0(\game.n1_adj_279[10] ));
  game_SLICE_256 \game.SLICE_256 ( .C1(\game.n1[4] ), .B1(\game.n62[4] ), 
    .A1(\game.n62[10] ), .D0(\game.n62[10] ), .B0(\game.n1[8] ), 
    .A0(\game.n62[8] ), .F0(\game.n109 ), .F1(\game.n113 ));
  game_SLICE_259 \game.SLICE_259 ( .B1(\game.yVelocity[0] ), 
    .B0(\game.yVelocity[1] ), .F0(\game.n47[1] ), .F1(\game.n47[0] ));
  game_SLICE_261 \game.SLICE_261 ( .C0(\game.yVelocity[3] ), 
    .F0(\game.n47[3] ));
  controller1_SLICE_263 \controller1.SLICE_263 ( .D0(\controller1.counter[7] ), 
    .B0(\controller1.counter[5] ), .F0(\controller1.n9 ));
  controller1_SLICE_264 \controller1.SLICE_264 ( .B0(\controller1.shift[3] ), 
    .F0(\controller1.output_7__N_1[3] ));
  RGB_pad_2__SLICE_265 \RGB_pad[2].SLICE_265 ( .F0(\RGB_pad[2].vcc ));
  pll_lscc_pll_inst_u_PLL_B \pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(ext12m_c), .FEEDBACK(\pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[2].vcc ), .INTFBOUT(\pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(testPLLout_c), .OUTGLOBAL(internal25clk));
  controller1_shift_i0 \controller1.shift_i0 ( .PADDI(controller_in_c), 
    .INCLK(controller_clock_c), .DI0(\controller1.shift[0] ));
  controller1_output_i3 \controller1.output_i3 ( 
    .DO0(\controller1.output_7__N_1[3] ), .OUTCLK(controller_latch_c), 
    .PADDO(up_c));
  controller1_the_hsosc \controller1.the_hsosc ( .CLKHFPU(\RGB_pad[2].vcc ), 
    .CLKHFEN(\RGB_pad[2].vcc ), .CLKHF(\controller1.clk ));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_0), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_0), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_0), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_0), .RGB5(RGB[5]));
  up up_I( .PADDO(up_c), .up(up));
  VSYNC VSYNC_I( .PADDO(VSYNC_N_120), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_N_117), .HSYNC(HSYNC));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_0), .RGB1(RGB[1]));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  testPLLout testPLLout_I( .PADDO(testPLLout_c), .testPLLout(testPLLout));
  controller_latch controller_latch_I( .PADDO(controller_latch_c), 
    .controller_latch(controller_latch));
  controller_clock controller_clock_I( .PADDO(controller_clock_c), 
    .controller_clock(controller_clock));
  ext12m ext12m_I( .PADDI(ext12m_c), .ext12m(ext12m));
  controller_in controller_in_I( .PADDI(controller_in_c), 
    .controller_in(controller_in));
endmodule

module sixtyHZclock_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module sixtyHZclock_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_4 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sixtyHZclock_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sixtyHZclock/clock_count_80_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sixtyHZclock/clock_count_80__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sixtyHZclock/clock_count_80__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module internalvga_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_8_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_8_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_12 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_8_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_8_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_8_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/row__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \internalvga/row__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_15 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \internalvga/add_8_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/row__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_81_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_81__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_81__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_81_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_81__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_81__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_81_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_81__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_81__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_81_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_81__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_81__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \internalvga/col_81_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \internalvga/col_81__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_81__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module internalvga_SLICE_21 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \internalvga/col_81_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \internalvga/col_81__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_12_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_12_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_42_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_25 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/sub_42_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_26 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/add_12_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/sub_42_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_42_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_42_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \game/add_12_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_31 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_12_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_32 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_unary_minus_2_add_3_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_33 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_unary_minus_2_add_3_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_34 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_unary_minus_2_add_3_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_35 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_unary_minus_2_add_3_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_36 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_unary_minus_2_add_3_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_37 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/mod_13_unary_minus_2_add_3_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_38 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_add_426_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_add_426_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_add_426_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_add_426_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/mod_13_add_426_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_43 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/mod_13_add_426_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_44 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \game/add_276_12 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/add_276_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_46 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_276_8 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_47 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_276_6 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_276_4 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \game/sub_42_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_50 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \game/add_276_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_51 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \game/add_12_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_52 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \game/y_82_add_4_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_82__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_53 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_82_add_4_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_82__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_82__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_54 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_82_add_4_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_82__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_82__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_82_add_4_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_82__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_82__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_82_add_4_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game/y_82__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_82__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_57 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \game/y_82_add_4_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/y_82__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ffsre2 \game/y_82__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module patternmaker_SLICE_58 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/add_78_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_77_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_77_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_61 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \patternmaker/add_77_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_62 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_78_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_63 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_78_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_64 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_78_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_65 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_78_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_66 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_77_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_67 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_77_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_68 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_77_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_69 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \patternmaker/add_78_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_70 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_71 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_72 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_73 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_74 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_75 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_77 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_78 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_79 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module controller1_SLICE_80 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \controller1/counter_79_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/counter_79__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/counter_79__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_SLICE_81 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \game/mux_15_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \game/mux_15_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xACFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xE2EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_83 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \game/mux_15_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40001 \game/mux_15_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF7C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_85 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \game/mux_15_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \game/mux_15_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xB8FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFC5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_86 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \game/mux_15_i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_87 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \game/mux_15_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \game/mux_15_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xE4EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \game/i1_2_lut_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \game.i1_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/yVelocity__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/yVelocity__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAA54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_89 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \game/i1_4_lut_adj_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \game/i1_4_lut_adj_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/yVelocity__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game/yVelocity__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_91 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40012 \game/mux_15_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \game/mux_15_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game/x__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  ffsre2 \game/x__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF7C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_96 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40014 \controller1/shift_7__I_0_i8_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/output_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_98 ( input DI1, DI0, B1, B0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 \controller1/shift_7__I_0_i1_1_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \controller1/shift_7__I_0_i2_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \controller1/output_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/output_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_99 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40017 \controller1.SLICE_99_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/shift_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_100 ( input DI1, DI0, A1, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \controller1.SLICE_100_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \controller1.SLICE_100_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \controller1/shift_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_102 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \controller1.SLICE_102_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \controller1.SLICE_102_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \controller1/shift_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_104 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \controller1.SLICE_104_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \controller1.SLICE_104_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/shift_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/shift_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_107 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \game/i1733_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \game/i1732_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \game/mod_13_i455_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \game.i1676_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_109 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \game/mod_13_i430_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \game/mod_13_i405_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \game/mod_13_i410_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \game/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_111 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \patternmaker/onsquarey_I_6_i22_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \patternmaker/onsquarey_I_6_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40034 \patternmaker/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \patternmaker/i2804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0BBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_113 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \patternmaker/onsquarex_I_5_i22_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \patternmaker/onsquarex_I_5_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_114 ( input D0, C0, B0, A0, output F0 );

  lut40037 \patternmaker/i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_115 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 \sixtyHZclock/i2824_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \sixtyHZclock/i2818_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_117 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \sixtyHZclock/i2810_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sixtyHZclock/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sixtyHZclock/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \sixtyHZclock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sixtyHZclock_SLICE_121 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \sixtyHZclock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \sixtyHZclock/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3224_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \internalvga/i3233_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_125 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \internalvga/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \internalvga/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_127 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \internalvga/i3230_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \internalvga/i2796_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_129 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \internalvga/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \internalvga/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \internalvga/i3221_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \internalvga/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_132 ( input D0, C0, B0, A0, output F0 );

  lut40056 \patternmaker/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_133 ( input D1, C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \patternmaker/col_10__I_0_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \internalvga/i1_2_lut_adj_15 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \internalvga/i3218_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \internalvga/i1_4_lut_adj_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x1554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_137 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \internalvga/i1_4_lut_adj_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \internalvga/i2802_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 \game/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \game.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 \game/mod_13_i411_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \game/mod_13_i436_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_143 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \game/i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \game/mod_13_mux_3_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_145 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game/mod_13_i429_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \game/mod_13_i404_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_146 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \game/i3042_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \game/mod_13_i456_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xA9AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_147 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \game/mod_13_i432_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \game/mod_13_i407_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \game/mod_13_i441_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \game/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_150 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \game/i3046_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \game/mod_13_i435_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x569A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_151 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40079 \game/i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_152 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \game/mod_13_i434_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \game/mod_13_i409_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_153 ( input D1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \game/mod_13_unary_minus_2_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \game/mod_13_mux_3_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_154 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \game/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \game/mod_13_mux_3_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_155 ( input D0, C0, B0, A0, output F0 );

  lut40086 \game/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_156 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \game/mod_13_i433_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \game/mod_13_i408_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \game/i3044_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \game/i3043_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x5A3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x35CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_163 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \game/mod_13_i431_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \game/mod_13_i406_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_164 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \game/i1743_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \game/i280_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xC400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_166 ( input C1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \game/mod_13_unary_minus_2_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \game/mod_13_mux_3_i10_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 \game/i3048_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \game/i3045_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x4B78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x369C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_169 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \game/mod_13_i437_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \game/mod_13_i412_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_173 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \game/i76_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \game/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_177 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \game/mod_13_i438_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \game/mod_13_mux_3_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \game/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \game/i7_4_lut_adj_13 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_181 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40101 \game/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \game/i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_183 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40103 \patternmaker/onsquarex_I_5_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \patternmaker/onsquarex_I_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_185 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \patternmaker/onsquarex_I_5_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \patternmaker/onsquarex_I_5_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_187 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \patternmaker/onsquarex_I_5_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \patternmaker/onsquarex_I_5_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_189 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40103 \patternmaker/onsquarex_I_5_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \patternmaker/onsquarex_I_5_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_191 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40103 \patternmaker/onsquarey_I_6_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \patternmaker/onsquarey_I_6_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xB2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_193 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \patternmaker/onsquarey_I_6_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \patternmaker/onsquarey_I_6_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_195 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \patternmaker/onsquarey_I_6_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \patternmaker/onsquarey_I_6_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_197 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \patternmaker/onsquarey_I_6_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \patternmaker/onsquarey_I_6_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_199 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40032 \patternmaker/row_10__I_0_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \patternmaker/row_10__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_201 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \patternmaker/row_10__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \patternmaker/row_10__I_0_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_203 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \patternmaker/row_10__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \patternmaker/row_10__I_0_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_205 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \patternmaker/row_10__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \patternmaker/row_10__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_207 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40108 \patternmaker/col_10__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \patternmaker/col_10__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_209 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \patternmaker/col_10__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \patternmaker/col_10__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module patternmaker_SLICE_211 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \patternmaker/col_10__I_0_i14_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \patternmaker/col_10__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_213 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \patternmaker/col_10__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \patternmaker/col_10__I_0_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40113 \controller1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \controller1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40115 \controller1/i164_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \controller1/i177_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \controller1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \controller1/i2830_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_221 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 \controller1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \controller1/i1_2_lut_adj_10 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_223 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40119 \controller1/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \controller1/i2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_225 ( input D0, C0, B0, A0, output F0 );

  lut40120 \controller1/i163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_226 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40121 \controller1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module internalvga_SLICE_228 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40121 \internalvga/i2790_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module patternmaker_SLICE_229 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40033 \patternmaker/row_10__I_0_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module internalvga_SLICE_230 ( input D0, C0, B0, A0, output F0 );

  lut40122 \internalvga/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_233 ( input D0, C0, B0, A0, output F0 );

  lut40055 \game/i5_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_234 ( input B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40015 \game/mod_13_unary_minus_2_inv_0_i2_1_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \game/mod_13_mux_3_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 \game/i3051_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \game/i3047_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x665A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x27D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_237 ( input A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \game/y_82_inv_2_i3_1_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \game.i94_2_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_240 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \game/mod_13_unary_minus_2_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \game/mod_13_mux_3_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_241 ( input B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40015 \game/mod_13_unary_minus_2_inv_0_i7_1_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \game/mod_13_mux_3_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_242 ( input DI1, A1, D0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40125 \controller1/shift_7__I_0_i5_1_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \game/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \controller1/output_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_243 ( input C0, output F0 );
  wire   GNDI;

  lut40129 \game/mod_13_unary_minus_2_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_244 ( input D0, output F0 );
  wire   GNDI;

  lut40130 \game/mod_13_unary_minus_2_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_246 ( input B0, output F0 );
  wire   GNDI;

  lut40016 \game/mod_13_unary_minus_2_inv_0_i5_1_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_249 ( input B1, A0, output F0, F1 );
  wire   GNDI;

  lut40015 \game/mod_13_unary_minus_2_inv_0_i9_1_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \game/mod_13_unary_minus_2_inv_0_i6_1_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_252 ( input D0, output F0 );
  wire   GNDI;

  lut40130 \game/mod_13_unary_minus_2_inv_0_i11_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_256 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \game/mod_13_mux_3_i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \game/mod_13_mux_3_i9_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_SLICE_259 ( input B1, B0, output F0, F1 );
  wire   GNDI;

  lut40015 \game/y_82_inv_2_i1_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \game/y_82_inv_2_i2_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_SLICE_261 ( input C0, output F0 );
  wire   GNDI;

  lut40129 \game/y_82_inv_2_i4_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_263 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40102 \controller1/i3_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_264 ( input B0, output F0 );
  wire   GNDI;

  lut40016 \controller1/shift_7__I_0_i4_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_pad_2__SLICE_265 ( output F0 );
  wire   GNDI;

  lut40132 \RGB_pad[2].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module controller1_shift_i0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \controller1/shift_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module controller1_output_i3 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B0133 \controller1/output_i3 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B0133 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module controller1_the_hsosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/the_hsosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module up ( input PADDO, output up );
  wire   VCCI;

  BB_B_B \up_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(up));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => up) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module testPLLout ( input PADDO, output testPLLout );
  wire   VCCI;

  BB_B_B \testPLLout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(testPLLout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => testPLLout) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_latch ( input PADDO, output controller_latch );
  wire   VCCI;

  BB_B_B \controller_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controller_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controller_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_clock ( input PADDO, output controller_clock );
  wire   VCCI;

  BB_B_B \controller_clock_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controller_clock));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controller_clock) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext12m ( output PADDI, input ext12m );
  wire   GNDI;

  BB_B_B \ext12m_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(ext12m));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ext12m => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller_in ( output PADDI, input controller_in );
  wire   GNDI;

  BB_B_B \controller_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controller_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controller_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
