/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-11-05T16:47:43Z */
#ifndef _PIC32CMGC00_PM_INSTANCE_
#define _PIC32CMGC00_PM_INSTANCE_


/* ========== Instance Parameter definitions for PM peripheral ========== */
#define PM_BACKUP_IMPLEMENTED                    (1)        /* -- */
#define PM_BRIDGE_ID                             (2)        /* H2PB Bridge ID */
#define PM_INSTANCE_ID                           (3)        /* Instance index for PM */
#define PM_MCLK_ID_APB                           (3)        /* Index for PM APB clock */
#define PM_PAC_ID                                (3)        /* Index for PM registers write protection */
#define PM_PD_NUM                                (1)        /* Number of Switchable Power Domains2 total domains (PD_CORE_SW and PD_CORE_BU) */
#define PM_PERIPH_ID                             (0)        /* H2PB Peripheral ID */

#endif /* _PIC32CMGC00_PM_INSTANCE_ */
