// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2013\sampleModel2013_3_sub\Mysubsystem_31.v
// Created: 2024-08-16 14:57:53
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_31
// Source Path: sampleModel2013_3_sub/Subsystem/Mysubsystem_31
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_31
          (Out1,
           Out2);


  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk152_out1;  // uint8
  wire [7:0] cfblk129_out1;  // uint8


  assign cfblk152_out1 = 8'b00000000;



  assign Out1 = cfblk152_out1;

  assign cfblk129_out1 = (cfblk152_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out2 = cfblk129_out1;

endmodule  // Mysubsystem_31

