# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Chronopixel_IO.srcs/sim_serial/imports/new/LFSR.vhd" \
"../../../../Chronopixel_IO.srcs/sources_1/new/interfaces.vhd" \
"../../../../Chronopixel_IO.srcs/sources_1/new/chrono_serial.vhd" \
"../../../../Chronopixel_IO.srcs/sim_serial/imports/new/serial_tb.vhd" \

# Do not sort compile order
nosort
