Reading in the Synopsys vhdl primitives.
Writing to hnl file 'c:\Fndtn\Active\Projects\ROW_COLS\row_cols/workdirs/WORK/DSP.hnl'
