$date
	Wed May 25 07:02:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module target $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#2
1!
1#
#3
0#
1!
1"
#4
0!
1#
