# ğŸ¥¤ Vending Machine Controller â€“ Verilog (FSM Based)

## ğŸ“Œ Project Overview
This project implements a **Vending Machine Controller** using **Verilog HDL** based on a **Finite State Machine (FSM)** approach.  
The machine dispenses a product when the inserted amount reaches the required price.

---

## âš™ï¸ Features
- FSM-based sequential design
- Accepts â‚¹5 and â‚¹10 coins
- Product price: â‚¹10
- Automatic reset after dispensing
- Clean and synthesizable Verilog code
- Verified using testbench and waveform simulation

---

## ğŸ” FSM Description
The design consists of three states:
- **S0** â€“ Idle state (â‚¹0 inserted)
- **S5** â€“ â‚¹5 inserted
- **S10** â€“ â‚¹10 reached â†’ Product dispensed

This is a **Moore FSM**, where output depends only on the current state.

---

## ğŸ”Œ Inputs & Outputs

### Inputs
- `clk`   â€“ System clock  
- `reset` â€“ Asynchronous reset  
- `coin5` â€“ â‚¹5 coin input  
- `coin10`â€“ â‚¹10 coin input  

### Output
- `dispense` â€“ Goes HIGH when product is dispensed

---

## ğŸ§ª Verification
A Verilog testbench is used to:
- Apply reset
- Insert different coin sequences
- Verify correct state transitions
- Observe output using waveform (`.vcd`) analysis

---

## ğŸ›  Tools Used
- **Icarus Verilog**
- **GTKWave**
- **VS Code**

