
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
# Fri Oct 28 14:48:04 2011
# Target Board:  Digilent Atlys Rev C
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -2
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 75.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O
 PORT fpga_0_Push_Buttons_5Bits_GPIO_IO_I_pin = fpga_0_Push_Buttons_5Bits_GPIO_IO_I_pin, DIR = I, VEC = [0:4]
 PORT fpga_0_MCB_DDR2_mcbx_dram_addr_pin = fpga_0_MCB_DDR2_mcbx_dram_addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_MCB_DDR2_mcbx_dram_ba_pin = fpga_0_MCB_DDR2_mcbx_dram_ba_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_MCB_DDR2_mcbx_dram_ras_n_pin = fpga_0_MCB_DDR2_mcbx_dram_ras_n_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_cas_n_pin = fpga_0_MCB_DDR2_mcbx_dram_cas_n_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_we_n_pin = fpga_0_MCB_DDR2_mcbx_dram_we_n_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_cke_pin = fpga_0_MCB_DDR2_mcbx_dram_cke_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_clk_pin = fpga_0_MCB_DDR2_mcbx_dram_clk_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_clk_n_pin = fpga_0_MCB_DDR2_mcbx_dram_clk_n_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_dq_pin = fpga_0_MCB_DDR2_mcbx_dram_dq_pin, DIR = IO, VEC = [15:0]
 PORT fpga_0_MCB_DDR2_mcbx_dram_dqs_pin = fpga_0_MCB_DDR2_mcbx_dram_dqs_pin, DIR = IO
 PORT fpga_0_MCB_DDR2_mcbx_dram_dqs_n_pin = fpga_0_MCB_DDR2_mcbx_dram_dqs_n_pin, DIR = IO
 PORT fpga_0_MCB_DDR2_mcbx_dram_udqs_pin = fpga_0_MCB_DDR2_mcbx_dram_udqs_pin, DIR = IO
 PORT fpga_0_MCB_DDR2_mcbx_dram_udqs_n_pin = fpga_0_MCB_DDR2_mcbx_dram_udqs_n_pin, DIR = IO
 PORT fpga_0_MCB_DDR2_mcbx_dram_udm_pin = fpga_0_MCB_DDR2_mcbx_dram_udm_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_ldm_pin = fpga_0_MCB_DDR2_mcbx_dram_ldm_pin, DIR = O
 PORT fpga_0_MCB_DDR2_mcbx_dram_odt_pin = fpga_0_MCB_DDR2_mcbx_dram_odt_pin, DIR = O
 PORT fpga_0_MCB_DDR2_rzq_pin = fpga_0_MCB_DDR2_rzq_pin, DIR = IO
 PORT fpga_0_MCB_DDR2_zio_pin = fpga_0_MCB_DDR2_zio_pin, DIR = IO
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT hdmi_in_0_TMDS_pin = hdmi_in_0_TMDS, DIR = I, VEC = [3:0]
 PORT hdmi_in_0_TMDSB_pin = hdmi_in_0_TMDSB, DIR = I, VEC = [3:0]
 PORT xps_iic_0_Scl = xps_iic_0_Scl, DIR = IO
 PORT xps_iic_0_Sda = xps_iic_0_Sda, DIR = IO
 PORT hdmi_out_0_TMDS_pin = hdmi_out_0_TMDS, DIR = O, VEC = [3:0]
 PORT hdmi_out_0_TMDSB_pin = hdmi_out_0_TMDSB, DIR = O, VEC = [3:0]


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x48000000
 PARAMETER C_ICACHE_HIGHADDR = 0x4fffffff
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x48000000
 PARAMETER C_DCACHE_HIGHADDR = 0x4fffffff
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER HW_VER = 8.40.b
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_75_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin
END

BEGIN xps_gpio
 PARAMETER INSTANCE = Push_Buttons_5Bits
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = Push_Buttons_5Bits_IP2INTC_Irpt
 PORT GPIO_IO_I = fpga_0_Push_Buttons_5Bits_GPIO_IO_I_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER C_NUM_PORTS = 3
 PARAMETER C_PORT_CONFIG = 1
 PARAMETER C_MCB_LOC = MEMC3
 PARAMETER C_MEM_CALIBRATION_SOFT_IP = TRUE
 PARAMETER C_MEM_SKIP_IN_TERM_CAL = 0
 PARAMETER C_MEM_SKIP_DYNAMIC_CAL = 0
 PARAMETER C_MCB_RZQ_LOC = L6
 PARAMETER C_MCB_ZIO_LOC = C2
 PARAMETER C_MEM_PARTNO = EDE1116AXXX-8E
 PARAMETER C_MEM_ODT_TYPE = 3
 PARAMETER C_MEM_DATA_WIDTH = 16
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_XCL0_B_IN_USE = 1
 PARAMETER HW_VER = 6.06.a
 PARAMETER C_PIM1_BASETYPE = 6
 PARAMETER C_PIM2_BASETYPE = 6
 PARAMETER C_VFBC1_RDWD_DATA_WIDTH = 16
 PARAMETER C_VFBC2_RDWD_DATA_WIDTH = 16
 PARAMETER C_PIM3_BASETYPE = 0
 PARAMETER C_FAMILY = spartan6
 PARAMETER C_MPMC_BASEADDR = 0x48000000
 PARAMETER C_MPMC_HIGHADDR = 0x4fffffff
 BUS_INTERFACE XCL0 = microblaze_0_IXCL
 BUS_INTERFACE XCL0_B = microblaze_0_DXCL
 BUS_INTERFACE VFBC1 = hdmi_in_0_VFBC_OUT
 BUS_INTERFACE VFBC2 = hdmi_out_0_VFBC_OUT
 PORT MPMC_Clk0 = clk_75_0000MHzPLL0
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem_2x = clk_600_0000MHzPLL0_nobuf
 PORT MPMC_Clk_Mem_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT MPMC_PLL_Lock = Dcm_all_locked
 PORT mcbx_dram_addr = fpga_0_MCB_DDR2_mcbx_dram_addr_pin
 PORT mcbx_dram_ba = fpga_0_MCB_DDR2_mcbx_dram_ba_pin
 PORT mcbx_dram_ras_n = fpga_0_MCB_DDR2_mcbx_dram_ras_n_pin
 PORT mcbx_dram_cas_n = fpga_0_MCB_DDR2_mcbx_dram_cas_n_pin
 PORT mcbx_dram_we_n = fpga_0_MCB_DDR2_mcbx_dram_we_n_pin
 PORT mcbx_dram_cke = fpga_0_MCB_DDR2_mcbx_dram_cke_pin
 PORT mcbx_dram_clk = fpga_0_MCB_DDR2_mcbx_dram_clk_pin
 PORT mcbx_dram_clk_n = fpga_0_MCB_DDR2_mcbx_dram_clk_n_pin
 PORT mcbx_dram_dq = fpga_0_MCB_DDR2_mcbx_dram_dq_pin
 PORT mcbx_dram_dqs = fpga_0_MCB_DDR2_mcbx_dram_dqs_pin
 PORT mcbx_dram_dqs_n = fpga_0_MCB_DDR2_mcbx_dram_dqs_n_pin
 PORT mcbx_dram_udqs = fpga_0_MCB_DDR2_mcbx_dram_udqs_pin
 PORT mcbx_dram_udqs_n = fpga_0_MCB_DDR2_mcbx_dram_udqs_n_pin
 PORT mcbx_dram_udm = fpga_0_MCB_DDR2_mcbx_dram_udm_pin
 PORT mcbx_dram_ldm = fpga_0_MCB_DDR2_mcbx_dram_ldm_pin
 PORT mcbx_dram_odt = fpga_0_MCB_DDR2_mcbx_dram_odt_pin
 PORT rzq = fpga_0_MCB_DDR2_rzq_pin
 PORT zio = fpga_0_MCB_DDR2_zio_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 75000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_75_0000MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_75_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = Push_Buttons_5Bits_IP2INTC_Irpt & xps_iic_0_IIC2INTC_Irpt
 PORT Irq = microblaze_0_Interrupt
END

BEGIN hdmi_in
 PARAMETER INSTANCE = hdmi_in_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xcc800000
 PARAMETER C_HIGHADDR = 0xcc80ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE VFBC_OUT = hdmi_in_0_VFBC_OUT
 PORT TMDS = hdmi_in_0_TMDS
 PORT TMDSB = hdmi_in_0_TMDSB
END

BEGIN pll_module
 PARAMETER INSTANCE = pll_module_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_CLKFBOUT_MULT = 10
 PARAMETER C_CLKOUT1_DIVIDE = 10
 PARAMETER C_CLKOUT2_DIVIDE = 5
 PARAMETER C_COMPENSATION = INTERNAL
 PARAMETER C_CLKOUT1_BUF = true
 PARAMETER C_CLKOUT2_BUF = true
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKOUT3_DIVIDE = 10
 PORT LOCKED = pll_module_0_LOCKED
 PORT CLKOUT0 = pll_module_0_CLKOUT0
 PORT CLKOUT1 = pll_module_0_CLKOUT1
 PORT CLKFBOUT = pll_module_0_CLKFBOUT
 PORT CLKOUT2 = pll_module_0_CLKOUT2
 PORT CLKFBIN = pll_module_0_CLKFBOUT
 PORT CLKIN1 = clk_75_0000MHzPLL0
 PORT RST = Dcm_all_locked
 PORT CLKOUT3 = pll_module_0_CLKOUT3
END

BEGIN xps_iic
 PARAMETER INSTANCE = xps_iic_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x81600000
 PARAMETER C_HIGHADDR = 0x8160ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Scl = xps_iic_0_Scl
 PORT Sda = xps_iic_0_Sda
 PORT IIC2INTC_Irpt = xps_iic_0_IIC2INTC_Irpt
END

BEGIN hdmi_out
 PARAMETER INSTANCE = hdmi_out_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER RESOLUTION_SELECT = 3
 PARAMETER C_BASEADDR = 0xc0e00000
 PARAMETER C_HIGHADDR = 0xc0e0ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE VFBC_OUT = hdmi_out_0_VFBC_OUT
 PORT TMDS = hdmi_out_0_TMDS
 PORT TMDSB = hdmi_out_0_TMDSB
 PORT LOCKED_I = pll_module_0_LOCKED
 PORT PXLCLK_10X_I = pll_module_0_CLKOUT0
 PORT PXLCLK_2X_I = pll_module_0_CLKOUT2
 PORT PXLCLK_I = pll_module_0_CLKOUT1
 PORT FILTER_PIXEL_CLOCK = pll_module_0_CLKOUT3
END

BEGIN simple_video_filter
 PARAMETER INSTANCE = simple_video_filter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xc7000000
 PARAMETER C_HIGHADDR = 0xc700ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT PXLCLK_I = pll_module_0_CLKOUT2
 PORT PXLCLK_2X_I = pll_module_0_CLKOUT3
 PORT LOCKED_I = pll_module_0_LOCKED
 PORT PXLCLK_10X_I = pll_module_0_CLKOUT0
END

